#*****************************************************************************************
# Vivado (TM) v2023.2 (64-bit)
#
# mrmac_2x25_static_156MHz_X1Y0_X9Y1_example_design.tcl: Tcl script for re-creating project 'mrmac_0_ex'
#
# Generated by Vivado on Sat Sep 28 18:16:15 PDT 2024
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
#
# This file contains the Vivado Tcl commands for re-creating the project to the state*
# when this script was generated. In order to re-create the project, please source this
# file in the Vivado Tcl Shell.
#
# * Note that the runs in the created project will be configured the same way as the
#   original project, however they will not be launched automatically. To regenerate the
#   run results please launch the synthesis/implementation runs as needed.
#
#*****************************************************************************************
# NOTE: In order to use this script for source control purposes, please make sure that the
#       following files are added to the source control system:-
#
# 1. This project restoration tcl script (mrmac_2x25_static_156MHz_X1Y0_X9Y1_example_design.tcl) that was generated.
#
# 2. The following source(s) files that were local or imported into the original project.
#    (Please see the '$orig_proj_dir' and '$origin_dir' variable setting below at the start of the script)
#
#    "/group/techsup/ajayad/cases/current/00514859/0928/mrmac_0_ex_156/mrmac_0_ex/imports/mrmac_0_axis_stream_mux.sv"
#    "/group/techsup/ajayad/cases/current/00514859/0928/mrmac_0_ex_156/mrmac_0_ex/imports/mrmac_0_exdes.sv"
#    "/group/techsup/ajayad/cases/current/00514859/0928/mrmac_0_ex_156/mrmac_0_ex/imports/mrmac_0_gen_mon_all.sv"
#    "/group/techsup/ajayad/cases/current/00514859/0928/mrmac_0_ex_156/mrmac_0_ex/imports/mrmac_0_gen_mon_support.sv"
#    "/group/techsup/ajayad/cases/current/00514859/0928/mrmac_0_ex_156/mrmac_0_ex/imports/mrmac_0_exdes_imp_top.sv"
#    "/group/techsup/ajayad/cases/current/00514859/0928/mrmac_0_ex_156/mrmac_0_ex/mrmac_0_ex.srcs/sources_1/ip/mrmac_0_axis_clk_wiz_0/mrmac_0_axis_clk_wiz_0.xci"
#    "/group/techsup/ajayad/cases/current/00514859/0928/mrmac_0_ex_156/mrmac_0_ex/imports/mrmac_0_example_top.xdc"
#    "/group/techsup/ajayad/cases/current/00514859/0928/mrmac_0_ex_156/mrmac_0_ex/imports/mrmac_0_exdes_tb.v"
#
# 3. The following remote source files that were added to the original project:-
#
#    <none>
#
#*****************************************************************************************

# Check file required for this script exists
proc checkRequiredFiles { origin_dir} {
  set status true
  set files [list \
 "[file normalize "$origin_dir/imports/mrmac_0_axis_stream_mux.sv"]"\
 "[file normalize "$origin_dir/imports/mrmac_0_exdes.sv"]"\
 "[file normalize "$origin_dir/imports/mrmac_0_gen_mon_all.sv"]"\
 "[file normalize "$origin_dir/imports/mrmac_0_gen_mon_support.sv"]"\
 "[file normalize "$origin_dir/imports/mrmac_0_exdes_imp_top.sv"]"\
 "[file normalize "$origin_dir/mrmac_0_ex.srcs/sources_1/ip/mrmac_0_axis_clk_wiz_0/mrmac_0_axis_clk_wiz_0.xci"]"\
 "[file normalize "$origin_dir/imports/mrmac_0_example_top.xdc"]"\
 "[file normalize "$origin_dir/imports/mrmac_0_exdes_tb.v"]"\
  ]
  foreach ifile $files {
    if { ![file isfile $ifile] } {
      puts " Could not find local file $ifile "
      set status false
    }
  }

  return $status
}
# Set the reference directory for source file relative paths (by default the value is script directory path)
set origin_dir "."

# Use origin directory path location variable, if specified in the tcl shell
if { [info exists ::origin_dir_loc] } {
  set origin_dir $::origin_dir_loc
}

# Set the project name
set _xil_proj_name_ "mrmac_0_ex"

# Use project name variable, if specified in the tcl shell
if { [info exists ::user_project_name] } {
  set _xil_proj_name_ $::user_project_name
}

variable script_file
set script_file "mrmac_2x25_static_156MHz_X1Y0_X9Y1_example_design.tcl"

# Help information for this script
proc print_help {} {
  variable script_file
  puts "\nDescription:"
  puts "Recreate a Vivado project from this script. The created project will be"
  puts "functionally equivalent to the original project for which this script was"
  puts "generated. The script contains commands for creating a project, filesets,"
  puts "runs, adding/importing sources and setting properties on various objects.\n"
  puts "Syntax:"
  puts "$script_file"
  puts "$script_file -tclargs \[--origin_dir <path>\]"
  puts "$script_file -tclargs \[--project_name <name>\]"
  puts "$script_file -tclargs \[--help\]\n"
  puts "Usage:"
  puts "Name                   Description"
  puts "-------------------------------------------------------------------------"
  puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
  puts "                       origin_dir path value is \".\", otherwise, the value"
  puts "                       that was set with the \"-paths_relative_to\" switch"
  puts "                       when this script was generated.\n"
  puts "\[--project_name <name>\] Create project with the specified name. Default"
  puts "                       name is the name of the project from where this"
  puts "                       script was generated.\n"
  puts "\[--help\]               Print help information for this script"
  puts "-------------------------------------------------------------------------\n"
  exit 0
}

if { $::argc > 0 } {
  for {set i 0} {$i < $::argc} {incr i} {
    set option [string trim [lindex $::argv $i]]
    switch -regexp -- $option {
      "--origin_dir"   { incr i; set origin_dir [lindex $::argv $i] }
      "--project_name" { incr i; set _xil_proj_name_ [lindex $::argv $i] }
      "--help"         { print_help }
      default {
        if { [regexp {^-} $option] } {
          puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
          return 1
        }
      }
    }
  }
}

# Set the directory path for the original project from where this script was exported
set orig_proj_dir "[file normalize "$origin_dir/"]"

# Check for paths and files needed for project creation
set validate_required 0
if { $validate_required } {
  if { [checkRequiredFiles $origin_dir] } {
    puts "Tcl file $script_file is valid. All files required for project creation is accesable. "
  } else {
    puts "Tcl file $script_file is not valid. Not all files required for project creation is accesable. "
    return
  }
}

# Create project
create_project ${_xil_proj_name_} ./${_xil_proj_name_} -part xcvc1902-vsva2197-2MP-e-S

# Set the directory path for the new project
set proj_dir [get_property directory [current_project]]

# Reconstruct message rules
# None

# Set project properties
set obj [current_project]
set_property -name "board_part_repo_paths" -value "[file normalize "$origin_dir/../../../../../../board_files"]" -objects $obj
set_property -name "board_part" -value "xilinx.com:vck190:part0:3.2" -objects $obj
set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
set_property -name "enable_resource_estimation" -value "0" -objects $obj
set_property -name "enable_vhdl_2008" -value "1" -objects $obj
set_property -name "feature_set" -value "FeatureSet_Classic" -objects $obj
set_property -name "ip_cache_permissions" -value "read write" -objects $obj
set_property -name "ip_output_repo" -value "$proj_dir/${_xil_proj_name_}.cache/ip" -objects $obj
set_property -name "mem.enable_memory_map_generation" -value "1" -objects $obj
set_property -name "platform.board_id" -value "vck190" -objects $obj
set_property -name "revised_directory_structure" -value "1" -objects $obj
set_property -name "sim.central_dir" -value "$proj_dir/${_xil_proj_name_}.ip_user_files" -objects $obj
set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
set_property -name "simulator_language" -value "Mixed" -objects $obj
set_property -name "sim_compile_state" -value "1" -objects $obj
set_property -name "webtalk.activehdl_export_sim" -value "3" -objects $obj
set_property -name "webtalk.modelsim_export_sim" -value "3" -objects $obj
set_property -name "webtalk.questa_export_sim" -value "3" -objects $obj
set_property -name "webtalk.riviera_export_sim" -value "3" -objects $obj
set_property -name "webtalk.vcs_export_sim" -value "3" -objects $obj
set_property -name "webtalk.xcelium_export_sim" -value "3" -objects $obj
set_property -name "webtalk.xsim_export_sim" -value "3" -objects $obj
set_property -name "xpm_libraries" -value "XPM_CDC XPM_FIFO XPM_MEMORY" -objects $obj

# Create 'sources_1' fileset (if not found)
if {[string equal [get_filesets -quiet sources_1] ""]} {
  create_fileset -srcset sources_1
}

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/imports/mrmac_0_axis_stream_mux.sv" ]\
 [file normalize "${origin_dir}/imports/mrmac_0_exdes.sv" ]\
 [file normalize "${origin_dir}/imports/mrmac_0_gen_mon_all.sv" ]\
 [file normalize "${origin_dir}/imports/mrmac_0_gen_mon_support.sv" ]\
 [file normalize "${origin_dir}/imports/mrmac_0_exdes_imp_top.sv" ]\
]
set imported_files ""
foreach f $files {
  lappend imported_files [import_files -fileset sources_1 $f]
}

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "imports/mrmac_0_axis_stream_mux.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "imports/mrmac_0_exdes.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "imports/mrmac_0_gen_mon_all.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "imports/mrmac_0_gen_mon_support.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj

set file "imports/mrmac_0_exdes_imp_top.sv"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "file_type" -value "SystemVerilog" -objects $file_obj
set_property -name "used_in" -value "synthesis implementation" -objects $file_obj
set_property -name "used_in_simulation" -value "0" -objects $file_obj


# Set 'sources_1' fileset properties
set obj [get_filesets sources_1]
set_property -name "dataflow_viewer_settings" -value "min_width=16" -objects $obj
set_property -name "top" -value "mrmac_0_exdes_imp_top" -objects $obj
set_property -name "top_auto_set" -value "0" -objects $obj

# Set 'sources_1' fileset object
set obj [get_filesets sources_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/mrmac_0_ex.srcs/sources_1/ip/mrmac_0_axis_clk_wiz_0/mrmac_0_axis_clk_wiz_0.xci" ]\
]
set imported_files [import_files -fileset sources_1 $files]

# Set 'sources_1' fileset file properties for remote files
# None

# Set 'sources_1' fileset file properties for local files
set file "mrmac_0_axis_clk_wiz_0/mrmac_0_axis_clk_wiz_0.xci"
set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
set_property -name "generate_files_for_reference" -value "0" -objects $file_obj
set_property -name "registered_with_manager" -value "1" -objects $file_obj
if { ![get_property "is_locked" $file_obj] } {
  set_property -name "synth_checkpoint_mode" -value "Singular" -objects $file_obj
}


# Create 'constrs_1' fileset (if not found)
if {[string equal [get_filesets -quiet constrs_1] ""]} {
  create_fileset -constrset constrs_1
}

# Set 'constrs_1' fileset object
set obj [get_filesets constrs_1]

# Add/Import constrs file and set constrs file properties
set file "[file normalize "$origin_dir/imports/mrmac_0_example_top.xdc"]"
set file_imported [import_files -fileset constrs_1 [list $file]]
set file "imports/mrmac_0_example_top.xdc"
set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
set_property -name "file_type" -value "XDC" -objects $file_obj

# Set 'constrs_1' fileset properties
set obj [get_filesets constrs_1]

# Create 'sim_1' fileset (if not found)
if {[string equal [get_filesets -quiet sim_1] ""]} {
  create_fileset -simset sim_1
}

# Set 'sim_1' fileset object
set obj [get_filesets sim_1]
# Import local files from the original project
set files [list \
 [file normalize "${origin_dir}/imports/mrmac_0_exdes_tb.v" ]\
]
set imported_files ""
foreach f $files {
  lappend imported_files [import_files -fileset sim_1 $f]
}

# Set 'sim_1' fileset file properties for remote files
# None

# Set 'sim_1' fileset file properties for local files
set file "imports/mrmac_0_exdes_tb.v"
set file_obj [get_files -of_objects [get_filesets sim_1] [list "*$file"]]
set_property -name "used_in" -value "implementation simulation" -objects $file_obj
set_property -name "used_in_synthesis" -value "0" -objects $file_obj


# Set 'sim_1' fileset properties
set obj [get_filesets sim_1]
set_property -name "top" -value "mrmac_0_exdes_tb" -objects $obj
set_property -name "top_lib" -value "xil_defaultlib" -objects $obj

# Set 'utils_1' fileset object
set obj [get_filesets utils_1]
# Empty (no sources present)

# Set 'utils_1' fileset properties
set obj [get_filesets utils_1]


# Adding sources referenced in BDs, if not already added


# Proc to create BD mrmac_0_cips
proc cr_bd_mrmac_0_cips { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name mrmac_0_cips

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:axi_gpio:2.0\
  xilinx.com:ip:proc_sys_reset:5.0\
  xilinx.com:ip:smartconnect:1.0\
  xilinx.com:ip:versal_cips:3.4\
  xilinx.com:ip:xlslice:1.0\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set M00_AXI_0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI_0 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $M00_AXI_0

  set M00_AXI_1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI_1 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $M00_AXI_1

  set M00_AXI_2 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI_2 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $M00_AXI_2

  set M00_AXI_3 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI_3 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $M00_AXI_3

  set M00_AXI_4 [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M00_AXI_4 ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.NUM_READ_OUTSTANDING {2} \
   CONFIG.NUM_WRITE_OUTSTANDING {2} \
   CONFIG.PROTOCOL {AXI4LITE} \
   ] $M00_AXI_4


  # Create ports
  set c0_number_of_segments [ create_bd_port -dir O -from 2 -to 0 -type data c0_number_of_segments ]
  set c0_ten_gb_mode [ create_bd_port -dir O -from 0 -to 0 -type data c0_ten_gb_mode ]
  set c0_top_ctl_data_rate [ create_bd_port -dir O -from 2 -to 0 -type data c0_top_ctl_data_rate ]
  set c0_top_ctl_muxes [ create_bd_port -dir O -from 2 -to 0 -type data c0_top_ctl_muxes ]
  set c0_trig_in [ create_bd_port -dir O -from 0 -to 0 -type data c0_trig_in ]
  set c1_number_of_segments [ create_bd_port -dir O -from 2 -to 0 -type data c1_number_of_segments ]
  set c1_ten_gb_mode [ create_bd_port -dir O -from 0 -to 0 -type data c1_ten_gb_mode ]
  set c1_top_ctl_data_rate [ create_bd_port -dir O -from 2 -to 0 -type data c1_top_ctl_data_rate ]
  set c1_trig_in [ create_bd_port -dir O -from 0 -to 0 -type data c1_trig_in ]
  set c2_number_of_segments [ create_bd_port -dir O -from 2 -to 0 -type data c2_number_of_segments ]
  set c2_ten_gb_mode [ create_bd_port -dir O -from 0 -to 0 -type data c2_ten_gb_mode ]
  set c2_top_ctl_data_rate [ create_bd_port -dir O -from 2 -to 0 -type data c2_top_ctl_data_rate ]
  set c2_trig_in [ create_bd_port -dir O -from 0 -to 0 -type data c2_trig_in ]
  set c3_number_of_segments [ create_bd_port -dir O -from 2 -to 0 -type data c3_number_of_segments ]
  set c3_ten_gb_mode [ create_bd_port -dir O -from 0 -to 0 -type data c3_ten_gb_mode ]
  set c3_top_ctl_data_rate [ create_bd_port -dir O -from 2 -to 0 -type data c3_top_ctl_data_rate ]
  set c3_trig_in [ create_bd_port -dir O -from 0 -to 0 -type data c3_trig_in ]
  set gt_line_rate [ create_bd_port -dir O -from 7 -to 0 -type data gt_line_rate ]
  set gt_reset_all_in [ create_bd_port -dir O -from 3 -to 0 -type rst gt_reset_all_in ]
  set gt_loopback [ create_bd_port -dir O -from 2 -to 0 -type data gt_loopback ]
  set gt_reset_rx_datapath_in [ create_bd_port -dir O -from 3 -to 0 -type data gt_reset_rx_datapath_in ]
  set gt_reset_tx_datapath_in [ create_bd_port -dir O -from 3 -to 0 -type data gt_reset_tx_datapath_in ]
  set pl0_ref_clk_0 [ create_bd_port -dir O -type clk pl0_ref_clk_0 ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {M00_AXI_0:M00_AXI_1:M00_AXI_2:M00_AXI_3:M00_AXI_4} \
   CONFIG.ASSOCIATED_RESET {pl0_resetn_0} \
 ] $pl0_ref_clk_0
  set pl0_resetn_0 [ create_bd_port -dir O -from 0 -to 0 -type rst pl0_resetn_0 ]
  set stat_mst_reset_done [ create_bd_port -dir I -from 3 -to 0 -type data stat_mst_reset_done ]

  # Create instance: axi_gpio_debug, and set properties
  set axi_gpio_debug [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_debug ]
  set_property -dict [list \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_IS_DUAL {0} \
  ] $axi_gpio_debug


  # Create instance: axi_gpio_gt_prbs_comm_ctl, and set properties
  set axi_gpio_gt_prbs_comm_ctl [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_gt_prbs_comm_ctl ]
  set_property -dict [list \
    CONFIG.C_ALL_INPUTS_2 {1} \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_GPIO2_WIDTH {4} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_gpio_gt_prbs_comm_ctl


  # Create instance: axi_gpio_prbs_ctl, and set properties
  set axi_gpio_prbs_ctl [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_prbs_ctl ]
  set_property -dict [list \
    CONFIG.C_ALL_OUTPUTS {1} \
    CONFIG.C_ALL_OUTPUTS_2 {1} \
    CONFIG.C_IS_DUAL {1} \
  ] $axi_gpio_prbs_ctl


  # Create instance: proc_sys_reset_0, and set properties
  set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]

  # Create instance: smartconnect_0, and set properties
  set smartconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 smartconnect_0 ]
  set_property -dict [list \
    CONFIG.NUM_MI {8} \
    CONFIG.NUM_SI {1} \
  ] $smartconnect_0


  # Create instance: versal_cips_0, and set properties
  set versal_cips_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:versal_cips:3.4 versal_cips_0 ]
  set_property CONFIG.PS_PMC_CONFIG { \
    PMC_CRP_PL0_REF_CTRL_FREQMHZ {100} \
    PMC_MIO37 {{AUX_IO 0} {DIRECTION out} {DRIVE_STRENGTH 8mA} {OUTPUT_DATA high} {PULL pullup} {SCHMITT 0} {SLEW slow} {USAGE GPIO}} \
    PS_NUM_FABRIC_RESETS {1} \
    PS_UART0_BAUD_RATE {115200} \
    PS_UART0_PERIPHERAL {{ENABLE 1} {IO {PMC_MIO 42 .. 43}}} \
    PS_UART0_RTS_CTS {{ENABLE 0} {IO {PS_MIO 2 .. 3}}} \
    PS_USE_M_AXI_FPD {1} \
    PS_USE_PMCPL_CLK0 {1} \
    SMON_ALARMS {Set_Alarms_On} \
    SMON_ENABLE_TEMP_AVERAGING {0} \
    SMON_TEMP_AVERAGING_SAMPLES {0} \
  } $versal_cips_0


  # Create instance: xlslice_0, and set properties
  set xlslice_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0 ]

  # Create instance: xlslice_2, and set properties
  set xlslice_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {2} \
    CONFIG.DIN_TO {2} \
    CONFIG.DOUT_WIDTH {1} \
  ] $xlslice_2


  # Create instance: xlslice_3, and set properties
  set xlslice_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_3 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {10} \
    CONFIG.DIN_TO {8} \
    CONFIG.DOUT_WIDTH {3} \
  ] $xlslice_3


  # Create instance: xlslice_4, and set properties
  set xlslice_4 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_4 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {14} \
    CONFIG.DIN_TO {12} \
    CONFIG.DOUT_WIDTH {3} \
  ] $xlslice_4


  # Create instance: xlslice_5, and set properties
  set xlslice_5 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_5 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {16} \
    CONFIG.DIN_TO {16} \
    CONFIG.DOUT_WIDTH {1} \
  ] $xlslice_5


  # Create instance: xlslice_7, and set properties
  set xlslice_7 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_7 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {18} \
    CONFIG.DIN_TO {18} \
    CONFIG.DOUT_WIDTH {1} \
  ] $xlslice_7


  # Create instance: xlslice_8, and set properties
  set xlslice_8 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_8 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {26} \
    CONFIG.DIN_TO {24} \
    CONFIG.DOUT_WIDTH {3} \
  ] $xlslice_8


  # Create instance: xlslice_9, and set properties
  set xlslice_9 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_9 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {30} \
    CONFIG.DIN_TO {28} \
    CONFIG.DOUT_WIDTH {3} \
  ] $xlslice_9


  # Create instance: xlslice_10, and set properties
  set xlslice_10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_10 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {0} \
    CONFIG.DIN_TO {0} \
    CONFIG.DOUT_WIDTH {1} \
  ] $xlslice_10


  # Create instance: xlslice_12, and set properties
  set xlslice_12 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_12 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {2} \
    CONFIG.DIN_TO {2} \
    CONFIG.DOUT_WIDTH {1} \
  ] $xlslice_12


  # Create instance: xlslice_13, and set properties
  set xlslice_13 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_13 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {10} \
    CONFIG.DIN_TO {8} \
    CONFIG.DOUT_WIDTH {3} \
  ] $xlslice_13


  # Create instance: xlslice_14, and set properties
  set xlslice_14 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_14 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {14} \
    CONFIG.DIN_TO {12} \
    CONFIG.DOUT_WIDTH {3} \
  ] $xlslice_14


  # Create instance: xlslice_16, and set properties
  set xlslice_16 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_16 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {18} \
    CONFIG.DIN_TO {18} \
    CONFIG.DOUT_WIDTH {1} \
  ] $xlslice_16


  # Create instance: xlslice_17, and set properties
  set xlslice_17 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_17 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {26} \
    CONFIG.DIN_TO {24} \
    CONFIG.DOUT_WIDTH {3} \
  ] $xlslice_17


  # Create instance: xlslice_18, and set properties
  set xlslice_18 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_18 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {30} \
    CONFIG.DIN_TO {28} \
    CONFIG.DOUT_WIDTH {3} \
  ] $xlslice_18


  # Create instance: xlslice_19, and set properties
  set xlslice_19 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_19 ]
  set_property -dict [list \
    CONFIG.DIN_FROM {16} \
    CONFIG.DIN_TO {16} \
    CONFIG.DOUT_WIDTH {1} \
  ] $xlslice_19


  # Create instance: xlslice_gt_reset, and set properties
  set xlslice_gt_reset [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_gt_reset ]
  set_property -dict [list \
    CONFIG.DIN_FROM {11} \
    CONFIG.DIN_TO {8} \
    CONFIG.DOUT_WIDTH {4} \
  ] $xlslice_gt_reset


  # Create instance: xlslice_line_rate, and set properties
  set xlslice_line_rate [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_line_rate ]
  set_property -dict [list \
    CONFIG.DIN_FROM {7} \
    CONFIG.DOUT_WIDTH {8} \
  ] $xlslice_line_rate


  # Create instance: xlslice_gt_loopback, and set properties
  set xlslice_gt_loopback [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_gt_loopback ]
  set_property -dict [list \
    CONFIG.DIN_FROM {14} \
    CONFIG.DIN_TO {12} \
    CONFIG.DOUT_WIDTH {3} \
  ] $xlslice_gt_loopback


  # Create instance: xlslice_gt_reset_tx_datapath, and set properties
  set xlslice_gt_reset_tx_datapath [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_gt_reset_tx_datapath ]
  set_property -dict [list \
    CONFIG.DIN_FROM {3} \
    CONFIG.DIN_TO {0} \
    CONFIG.DOUT_WIDTH {4} \
  ] $xlslice_gt_reset_tx_datapath


  # Create instance: xlslice_gt_reset_rx_datapath, and set properties
  set xlslice_gt_reset_rx_datapath [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_gt_reset_rx_datapath ]
  set_property -dict [list \
    CONFIG.DIN_FROM {7} \
    CONFIG.DIN_TO {4} \
    CONFIG.DOUT_WIDTH {4} \
  ] $xlslice_gt_reset_rx_datapath


  # Create instance: xlslice_top_ctl_mux, and set properties
  set xlslice_top_ctl_mux [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_top_ctl_mux ]
  set_property -dict [list \
    CONFIG.DIN_FROM {18} \
    CONFIG.DIN_TO {16} \
    CONFIG.DOUT_WIDTH {3} \
  ] $xlslice_top_ctl_mux


  # Create interface connections
  connect_bd_intf_net -intf_net smartconnect_0_M00_AXI [get_bd_intf_ports M00_AXI_0] [get_bd_intf_pins smartconnect_0/M00_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M01_AXI [get_bd_intf_pins axi_gpio_gt_prbs_comm_ctl/S_AXI] [get_bd_intf_pins smartconnect_0/M01_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M02_AXI [get_bd_intf_pins axi_gpio_prbs_ctl/S_AXI] [get_bd_intf_pins smartconnect_0/M02_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M03_AXI [get_bd_intf_ports M00_AXI_1] [get_bd_intf_pins smartconnect_0/M03_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M04_AXI [get_bd_intf_ports M00_AXI_2] [get_bd_intf_pins smartconnect_0/M04_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M05_AXI [get_bd_intf_ports M00_AXI_3] [get_bd_intf_pins smartconnect_0/M05_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M06_AXI [get_bd_intf_ports M00_AXI_4] [get_bd_intf_pins smartconnect_0/M06_AXI]
  connect_bd_intf_net -intf_net smartconnect_0_M07_AXI [get_bd_intf_pins axi_gpio_debug/S_AXI] [get_bd_intf_pins smartconnect_0/M07_AXI]
  connect_bd_intf_net -intf_net versal_cips_0_M_AXI_FPD [get_bd_intf_pins smartconnect_0/S00_AXI] [get_bd_intf_pins versal_cips_0/M_AXI_FPD]

  # Create port connections
  connect_bd_net -net Net [get_bd_pins axi_gpio_prbs_ctl/gpio_io_o] [get_bd_pins xlslice_0/Din] [get_bd_pins xlslice_2/Din] [get_bd_pins xlslice_3/Din] [get_bd_pins xlslice_4/Din] [get_bd_pins xlslice_5/Din] [get_bd_pins xlslice_7/Din] [get_bd_pins xlslice_8/Din] [get_bd_pins xlslice_9/Din]
  connect_bd_net -net axi_gpio_debug_gpio_io_o [get_bd_pins axi_gpio_debug/gpio_io_o] [get_bd_pins xlslice_gt_reset_rx_datapath/Din] [get_bd_pins xlslice_gt_reset_tx_datapath/Din]
  connect_bd_net -net axi_gpio_gt_prbs_comm_ctl_gpio_io_o [get_bd_pins axi_gpio_gt_prbs_comm_ctl/gpio_io_o] [get_bd_pins xlslice_gt_reset/Din] [get_bd_pins xlslice_line_rate/Din] [get_bd_pins xlslice_gt_loopback/Din] [get_bd_pins xlslice_top_ctl_mux/Din]
  connect_bd_net -net axi_gpio_prbs_ctl_gpio2_io_o [get_bd_pins axi_gpio_prbs_ctl/gpio2_io_o] [get_bd_pins xlslice_10/Din] [get_bd_pins xlslice_12/Din] [get_bd_pins xlslice_13/Din] [get_bd_pins xlslice_14/Din] [get_bd_pins xlslice_16/Din] [get_bd_pins xlslice_17/Din] [get_bd_pins xlslice_18/Din] [get_bd_pins xlslice_19/Din]
  connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins proc_sys_reset_0/interconnect_aresetn] [get_bd_pins smartconnect_0/aresetn]
  connect_bd_net -net stat_mst_reset_done_1 [get_bd_ports stat_mst_reset_done] [get_bd_pins axi_gpio_gt_prbs_comm_ctl/gpio2_io_i]
  connect_bd_net -net versal_cips_0_pl0_ref_clk [get_bd_pins versal_cips_0/pl0_ref_clk] [get_bd_ports pl0_ref_clk_0] [get_bd_pins axi_gpio_gt_prbs_comm_ctl/s_axi_aclk] [get_bd_pins axi_gpio_prbs_ctl/s_axi_aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins smartconnect_0/aclk] [get_bd_pins versal_cips_0/m_axi_fpd_aclk] [get_bd_pins axi_gpio_debug/s_axi_aclk]
  connect_bd_net -net versal_cips_0_pl0_resetn [get_bd_pins proc_sys_reset_0/peripheral_aresetn] [get_bd_ports pl0_resetn_0] [get_bd_pins axi_gpio_gt_prbs_comm_ctl/s_axi_aresetn] [get_bd_pins axi_gpio_prbs_ctl/s_axi_aresetn] [get_bd_pins axi_gpio_debug/s_axi_aresetn]
  connect_bd_net -net versal_cips_0_pl0_resetn1 [get_bd_pins versal_cips_0/pl0_resetn] [get_bd_pins proc_sys_reset_0/ext_reset_in]
  connect_bd_net -net xlslice_0_Dout [get_bd_pins xlslice_0/Dout] [get_bd_ports c0_trig_in]
  connect_bd_net -net xlslice_10_Dout [get_bd_pins xlslice_10/Dout] [get_bd_ports c2_trig_in]
  connect_bd_net -net xlslice_12_Dout [get_bd_pins xlslice_12/Dout] [get_bd_ports c2_ten_gb_mode]
  connect_bd_net -net xlslice_13_Dout [get_bd_pins xlslice_13/Dout] [get_bd_ports c2_number_of_segments]
  connect_bd_net -net xlslice_14_Dout [get_bd_pins xlslice_14/Dout] [get_bd_ports c2_top_ctl_data_rate]
  connect_bd_net -net xlslice_16_Dout [get_bd_pins xlslice_16/Dout] [get_bd_ports c3_ten_gb_mode]
  connect_bd_net -net xlslice_17_Dout [get_bd_pins xlslice_17/Dout] [get_bd_ports c3_number_of_segments]
  connect_bd_net -net xlslice_18_Dout [get_bd_pins xlslice_18/Dout] [get_bd_ports c3_top_ctl_data_rate]
  connect_bd_net -net xlslice_19_Dout [get_bd_pins xlslice_19/Dout] [get_bd_ports c3_trig_in]
  connect_bd_net -net xlslice_2_Dout [get_bd_pins xlslice_2/Dout] [get_bd_ports c0_ten_gb_mode]
  connect_bd_net -net xlslice_3_Dout [get_bd_pins xlslice_3/Dout] [get_bd_ports c0_number_of_segments]
  connect_bd_net -net xlslice_4_Dout [get_bd_pins xlslice_4/Dout] [get_bd_ports c0_top_ctl_data_rate]
  connect_bd_net -net xlslice_5_Dout [get_bd_pins xlslice_5/Dout] [get_bd_ports c1_trig_in]
  connect_bd_net -net xlslice_7_Dout [get_bd_pins xlslice_7/Dout] [get_bd_ports c1_ten_gb_mode]
  connect_bd_net -net xlslice_8_Dout [get_bd_pins xlslice_8/Dout] [get_bd_ports c1_number_of_segments]
  connect_bd_net -net xlslice_9_Dout [get_bd_pins xlslice_9/Dout] [get_bd_ports c1_top_ctl_data_rate]
  connect_bd_net -net xlslice_gt_loopback_Dout [get_bd_pins xlslice_gt_loopback/Dout] [get_bd_ports gt_loopback]
  connect_bd_net -net xlslice_gt_reset_Dout [get_bd_pins xlslice_gt_reset/Dout] [get_bd_ports gt_reset_all_in]
  connect_bd_net -net xlslice_gt_reset_rx_datapath_Dout [get_bd_pins xlslice_gt_reset_rx_datapath/Dout] [get_bd_ports gt_reset_rx_datapath_in]
  connect_bd_net -net xlslice_gt_reset_tx_datapath_Dout [get_bd_pins xlslice_gt_reset_tx_datapath/Dout] [get_bd_ports gt_reset_tx_datapath_in]
  connect_bd_net -net xlslice_line_rate_Dout [get_bd_pins xlslice_line_rate/Dout] [get_bd_ports gt_line_rate]
  connect_bd_net -net xlslice_top_ctl_mux_Dout [get_bd_pins xlslice_top_ctl_mux/Dout] [get_bd_ports c0_top_ctl_muxes]

  # Create address segments
  assign_bd_address -offset 0xA4090000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs M00_AXI_0/Reg] -force
  assign_bd_address -offset 0xA4A00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs M00_AXI_1/Reg] -force
  assign_bd_address -offset 0xA4B00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs M00_AXI_2/Reg] -force
  assign_bd_address -offset 0xA4C00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs M00_AXI_3/Reg] -force
  assign_bd_address -offset 0xA4D00000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs M00_AXI_4/Reg] -force
  assign_bd_address -offset 0xA4120000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs axi_gpio_debug/S_AXI/Reg] -force
  assign_bd_address -offset 0xA4100000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs axi_gpio_gt_prbs_comm_ctl/S_AXI/Reg] -force
  assign_bd_address -offset 0xA4110000 -range 0x00010000 -target_address_space [get_bd_addr_spaces versal_cips_0/M_AXI_FPD] [get_bd_addr_segs axi_gpio_prbs_ctl/S_AXI/Reg] -force

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.200081",
   "Default View_TopLeft":"-2099,15",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port M00_AXI_0 -pg 1 -lvl 5 -x 1420 -y 1620 -defaultsOSRD
preplace port M00_AXI_1 -pg 1 -lvl 5 -x 1420 -y 2040 -defaultsOSRD
preplace port M00_AXI_2 -pg 1 -lvl 5 -x 1420 -y 2060 -defaultsOSRD
preplace port M00_AXI_3 -pg 1 -lvl 5 -x 1420 -y 2080 -defaultsOSRD
preplace port M00_AXI_4 -pg 1 -lvl 5 -x 1420 -y 2100 -defaultsOSRD
preplace port port-id_pl0_ref_clk_0 -pg 1 -lvl 5 -x 1420 -y 2320 -defaultsOSRD
preplace portBus c0_number_of_segments -pg 1 -lvl 5 -x 1420 -y 260 -defaultsOSRD
preplace portBus c0_ten_gb_mode -pg 1 -lvl 5 -x 1420 -y 160 -defaultsOSRD
preplace portBus c0_top_ctl_data_rate -pg 1 -lvl 5 -x 1420 -y 360 -defaultsOSRD
preplace portBus c0_top_ctl_muxes -pg 1 -lvl 5 -x 1420 -y 1980 -defaultsOSRD
preplace portBus c0_trig_in -pg 1 -lvl 5 -x 1420 -y 60 -defaultsOSRD
preplace portBus c1_number_of_segments -pg 1 -lvl 5 -x 1420 -y 660 -defaultsOSRD
preplace portBus c1_ten_gb_mode -pg 1 -lvl 5 -x 1420 -y 560 -defaultsOSRD
preplace portBus c1_top_ctl_data_rate -pg 1 -lvl 5 -x 1420 -y 760 -defaultsOSRD
preplace portBus c1_trig_in -pg 1 -lvl 5 -x 1420 -y 460 -defaultsOSRD
preplace portBus c2_number_of_segments -pg 1 -lvl 5 -x 1420 -y 1060 -defaultsOSRD
preplace portBus c2_ten_gb_mode -pg 1 -lvl 5 -x 1420 -y 860 -defaultsOSRD
preplace portBus c2_top_ctl_data_rate -pg 1 -lvl 5 -x 1420 -y 1160 -defaultsOSRD
preplace portBus c2_trig_in -pg 1 -lvl 5 -x 1420 -y 960 -defaultsOSRD
preplace portBus c3_number_of_segments -pg 1 -lvl 5 -x 1420 -y 1360 -defaultsOSRD
preplace portBus c3_ten_gb_mode -pg 1 -lvl 5 -x 1420 -y 1260 -defaultsOSRD
preplace portBus c3_top_ctl_data_rate -pg 1 -lvl 5 -x 1420 -y 1460 -defaultsOSRD
preplace portBus c3_trig_in -pg 1 -lvl 5 -x 1420 -y 1560 -defaultsOSRD
preplace portBus gt_line_rate -pg 1 -lvl 5 -x 1420 -y 1880 -defaultsOSRD
preplace portBus gt_reset_all_in -pg 1 -lvl 5 -x 1420 -y 1780 -defaultsOSRD
preplace portBus gt_loopback -pg 1 -lvl 5 -x 1420 -y 1680 -defaultsOSRD
preplace portBus gt_reset_rx_datapath_in -pg 1 -lvl 5 -x 1420 -y 2160 -defaultsOSRD
preplace portBus gt_reset_tx_datapath_in -pg 1 -lvl 5 -x 1420 -y 2260 -defaultsOSRD
preplace portBus pl0_resetn_0 -pg 1 -lvl 5 -x 1420 -y 2340 -defaultsOSRD
preplace portBus stat_mst_reset_done -pg 1 -lvl 0 -x 0 -y 1920 -defaultsOSRD
preplace inst axi_gpio_debug -pg 1 -lvl 3 -x 980 -y 2190 -defaultsOSRD
preplace inst axi_gpio_gt_prbs_comm_ctl -pg 1 -lvl 3 -x 980 -y 1940 -defaultsOSRD
preplace inst axi_gpio_prbs_ctl -pg 1 -lvl 3 -x 980 -y 1760 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 3 -x 980 -y 2380 -defaultsOSRD
preplace inst smartconnect_0 -pg 1 -lvl 2 -x 590 -y 2050 -defaultsOSRD
preplace inst versal_cips_0 -pg 1 -lvl 1 -x 220 -y 2050 -defaultsOSRD
preplace inst xlslice_0 -pg 1 -lvl 4 -x 1290 -y 60 -defaultsOSRD
preplace inst xlslice_2 -pg 1 -lvl 4 -x 1290 -y 160 -defaultsOSRD
preplace inst xlslice_3 -pg 1 -lvl 4 -x 1290 -y 260 -defaultsOSRD
preplace inst xlslice_4 -pg 1 -lvl 4 -x 1290 -y 360 -defaultsOSRD
preplace inst xlslice_5 -pg 1 -lvl 4 -x 1290 -y 460 -defaultsOSRD
preplace inst xlslice_7 -pg 1 -lvl 4 -x 1290 -y 560 -defaultsOSRD
preplace inst xlslice_8 -pg 1 -lvl 4 -x 1290 -y 660 -defaultsOSRD
preplace inst xlslice_9 -pg 1 -lvl 4 -x 1290 -y 760 -defaultsOSRD
preplace inst xlslice_10 -pg 1 -lvl 4 -x 1290 -y 960 -defaultsOSRD
preplace inst xlslice_12 -pg 1 -lvl 4 -x 1290 -y 860 -defaultsOSRD
preplace inst xlslice_13 -pg 1 -lvl 4 -x 1290 -y 1060 -defaultsOSRD
preplace inst xlslice_14 -pg 1 -lvl 4 -x 1290 -y 1160 -defaultsOSRD
preplace inst xlslice_16 -pg 1 -lvl 4 -x 1290 -y 1260 -defaultsOSRD
preplace inst xlslice_17 -pg 1 -lvl 4 -x 1290 -y 1360 -defaultsOSRD
preplace inst xlslice_18 -pg 1 -lvl 4 -x 1290 -y 1460 -defaultsOSRD
preplace inst xlslice_19 -pg 1 -lvl 4 -x 1290 -y 1560 -defaultsOSRD
preplace inst xlslice_gt_reset -pg 1 -lvl 4 -x 1290 -y 1780 -defaultsOSRD
preplace inst xlslice_line_rate -pg 1 -lvl 4 -x 1290 -y 1880 -defaultsOSRD
preplace inst xlslice_gt_loopback -pg 1 -lvl 4 -x 1290 -y 1680 -defaultsOSRD
preplace inst xlslice_gt_reset_tx_datapath -pg 1 -lvl 4 -x 1290 -y 2260 -defaultsOSRD
preplace inst xlslice_gt_reset_rx_datapath -pg 1 -lvl 4 -x 1290 -y 2160 -defaultsOSRD
preplace inst xlslice_top_ctl_mux -pg 1 -lvl 4 -x 1290 -y 1980 -defaultsOSRD
preplace netloc Net 1 3 1 1160 60n
preplace netloc axi_gpio_gt_prbs_comm_ctl_gpio_io_o 1 3 1 1180 1680n
preplace netloc axi_gpio_debug_gpio_io_o 1 3 1 1180 2160n
preplace netloc axi_gpio_prbs_ctl_gpio2_io_o 1 3 1 1170 860n
preplace netloc proc_sys_reset_0_interconnect_aresetn 1 1 3 450 1900 780J 2050 1160
preplace netloc stat_mst_reset_done_1 1 0 4 NJ 1920 420J 1910 770J 2030 1160
preplace netloc versal_cips_0_pl0_ref_clk 1 0 5 20 2150 430 1890 790 2280 1170J 2320 NJ
preplace netloc versal_cips_0_pl0_resetn 1 2 3 800 2270 1180 2340 NJ
preplace netloc versal_cips_0_pl0_resetn1 1 1 2 440 1920 730J
preplace netloc xlslice_0_Dout 1 4 1 NJ 60
preplace netloc xlslice_10_Dout 1 4 1 NJ 960
preplace netloc xlslice_12_Dout 1 4 1 NJ 860
preplace netloc xlslice_13_Dout 1 4 1 NJ 1060
preplace netloc xlslice_14_Dout 1 4 1 NJ 1160
preplace netloc xlslice_16_Dout 1 4 1 NJ 1260
preplace netloc xlslice_17_Dout 1 4 1 NJ 1360
preplace netloc xlslice_18_Dout 1 4 1 NJ 1460
preplace netloc xlslice_19_Dout 1 4 1 NJ 1560
preplace netloc xlslice_2_Dout 1 4 1 NJ 160
preplace netloc xlslice_3_Dout 1 4 1 NJ 260
preplace netloc xlslice_4_Dout 1 4 1 NJ 360
preplace netloc xlslice_5_Dout 1 4 1 NJ 460
preplace netloc xlslice_7_Dout 1 4 1 NJ 560
preplace netloc xlslice_8_Dout 1 4 1 NJ 660
preplace netloc xlslice_9_Dout 1 4 1 NJ 760
preplace netloc xlslice_gt_reset_Dout 1 4 1 NJ 1780
preplace netloc xlslice_line_rate_Dout 1 4 1 NJ 1880
preplace netloc xlslice_top_ctl_mux_Dout 1 4 1 NJ 1980
preplace netloc xlslice_gt_loopback_Dout 1 4 1 NJ 1680
preplace netloc xlslice_gt_reset_rx_datapath_Dout 1 4 1 NJ 2160
preplace netloc xlslice_gt_reset_tx_datapath_Dout 1 4 1 NJ 2260
preplace netloc smartconnect_0_M00_AXI 1 2 3 740J 1620 NJ 1620 NJ
preplace netloc smartconnect_0_M01_AXI 1 2 1 760 1920n
preplace netloc smartconnect_0_M07_AXI 1 2 1 760 2120n
preplace netloc smartconnect_0_M02_AXI 1 2 1 750 1740n
preplace netloc smartconnect_0_M03_AXI 1 2 3 NJ 2040 NJ 2040 NJ
preplace netloc smartconnect_0_M04_AXI 1 2 3 NJ 2060 NJ 2060 NJ
preplace netloc smartconnect_0_M05_AXI 1 2 3 NJ 2080 NJ 2080 NJ
preplace netloc smartconnect_0_M06_AXI 1 2 3 NJ 2100 NJ 2100 NJ
preplace netloc versal_cips_0_M_AXI_FPD 1 1 1 N 2030
levelinfo -pg 1 0 220 590 980 1290 1420
pagesize -pg 1 -db -bbox -sgen -240 0 1690 2480
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_mrmac_0_cips()

cr_bd_mrmac_0_cips ""
set_property REGISTERED_WITH_MANAGER "1" [get_files mrmac_0_cips.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files mrmac_0_cips.bd ] 
set_property USED_IN "synthesis implementation" [get_files mrmac_0_cips.bd ] 
set_property USED_IN_SIMULATION "0" [get_files mrmac_0_cips.bd ] 



# Proc to create BD mrmac_0_exdes_support
proc cr_bd_mrmac_0_exdes_support { parentCell } {

  # CHANGE DESIGN NAME HERE
  set design_name mrmac_0_exdes_support

  common::send_gid_msg -ssname BD::TCL -id 2010 -severity "INFO" "Currently there is no design <$design_name> in project, so creating one..."

  create_bd_design $design_name

  set bCheckIPsPassed 1
  ##################################################################
  # CHECK IPs
  ##################################################################
  set bCheckIPs 1
  if { $bCheckIPs == 1 } {
     set list_check_ips "\ 
  xilinx.com:ip:mrmac:2.2\
  xilinx.com:ip:gt_quad_base:1.1\
  xilinx.com:ip:util_ds_buf:2.2\
  xilinx.com:ip:xlconstant:1.1\
  "

   set list_ips_missing ""
   common::send_gid_msg -ssname BD::TCL -id 2011 -severity "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."

   foreach ip_vlnv $list_check_ips {
      set ip_obj [get_ipdefs -all $ip_vlnv]
      if { $ip_obj eq "" } {
         lappend list_ips_missing $ip_vlnv
      }
   }

   if { $list_ips_missing ne "" } {
      catch {common::send_gid_msg -ssname BD::TCL -id 2012 -severity "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
      set bCheckIPsPassed 0
   }

  }

  if { $bCheckIPsPassed != 1 } {
    common::send_gid_msg -ssname BD::TCL -id 2023 -severity "WARNING" "Will not continue with creation of design due to the error(s) above."
    return 3
  }

  
# Hierarchical cell: mrmac_0_gt_wrapper
proc create_hier_cell_mrmac_0_gt_wrapper { parentCell nameHier } {

  variable script_folder

  if { $parentCell eq "" || $nameHier eq "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2092 -severity "ERROR" "create_hier_cell_mrmac_0_gt_wrapper() - Empty argument(s)!"}
     return
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj

  # Create cell and set as current instance
  set hier_obj [create_bd_cell -type hier $nameHier]
  current_bd_instance $hier_obj

  # Create interface pins
  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_tx_interface_rtl:1.0 TX0_GT_IP_Interface

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_tx_interface_rtl:1.0 TX1_GT_IP_Interface

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_tx_interface_rtl:1.0 TX2_GT_IP_Interface

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_tx_interface_rtl:1.0 TX3_GT_IP_Interface

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_rx_interface_rtl:1.0 RX0_GT_IP_Interface

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_rx_interface_rtl:1.0 RX1_GT_IP_Interface

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_rx_interface_rtl:1.0 RX2_GT_IP_Interface

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:gt_rx_interface_rtl:1.0 RX3_GT_IP_Interface

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:apb_rtl:1.0 APB3_INTF

  create_bd_intf_pin -mode Master -vlnv xilinx.com:interface:gt_rtl:1.0 GT_Serial

  create_bd_intf_pin -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 CLK_IN_D


  # Create pins
  create_bd_pin -dir O gtpowergood
  create_bd_pin -dir I -from 7 -to 0 ch0_txrate
  create_bd_pin -dir I -type gt_usrclk ch0_txusrclk
  create_bd_pin -dir I -from 7 -to 0 ch1_txrate
  create_bd_pin -dir I -type gt_usrclk ch1_txusrclk
  create_bd_pin -dir I -from 7 -to 0 ch2_txrate
  create_bd_pin -dir I -type gt_usrclk ch2_txusrclk
  create_bd_pin -dir I -from 7 -to 0 ch3_txrate
  create_bd_pin -dir I -type gt_usrclk ch3_txusrclk
  create_bd_pin -dir I -from 7 -to 0 ch0_rxrate
  create_bd_pin -dir I -type gt_usrclk ch0_rxusrclk
  create_bd_pin -dir I -from 7 -to 0 ch1_rxrate
  create_bd_pin -dir I -type gt_usrclk ch1_rxusrclk
  create_bd_pin -dir I -from 7 -to 0 ch2_rxrate
  create_bd_pin -dir I -type gt_usrclk ch2_rxusrclk
  create_bd_pin -dir I -from 7 -to 0 ch3_rxrate
  create_bd_pin -dir I -type gt_usrclk ch3_rxusrclk
  create_bd_pin -dir I -from 2 -to 0 ch0_loopback
  create_bd_pin -dir I -from 2 -to 0 ch1_loopback
  create_bd_pin -dir I -from 2 -to 0 ch2_loopback
  create_bd_pin -dir I -from 2 -to 0 ch3_loopback
  create_bd_pin -dir I -type clk apb3clk_quad
  create_bd_pin -dir I -type rst s_axi_aresetn
  create_bd_pin -dir I -from 3 -to 0 gt_rxp_in_0
  create_bd_pin -dir I -from 3 -to 0 gt_rxn_in_0
  create_bd_pin -dir O -from 3 -to 0 gt_txp_out_0
  create_bd_pin -dir O -from 3 -to 0 gt_txn_out_0
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLR
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLRB_LEAF
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch0_tx_usr_clk
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch0_tx_usr_clk2
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLR1
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLRB_LEAF1
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch1_tx_usr_clk
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch1_tx_usr_clk2
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLR2
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLRB_LEAF2
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch2_tx_usr_clk
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch2_tx_usr_clk2
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLR3
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLRB_LEAF3
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch3_tx_usr_clk
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch3_tx_usr_clk2
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLR4
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLRB_LEAF4
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch0_rx_usr_clk
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch0_rx_usr_clk2
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLR5
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLRB_LEAF5
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch1_rx_usr_clk
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch1_rx_usr_clk2
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLR6
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLRB_LEAF6
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch2_rx_usr_clk
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch2_rx_usr_clk2
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLR7
  create_bd_pin -dir I -from 0 -to 0 MBUFG_GT_CLRB_LEAF7
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch3_rx_usr_clk
  create_bd_pin -dir O -from 0 -to 0 -type gt_usrclk ch3_rx_usr_clk2

  # Create instance: gt_quad_base, and set properties
  set gt_quad_base [ create_bd_cell -type ip -vlnv xilinx.com:ip:gt_quad_base:1.1 gt_quad_base ]
  set_property -dict [list \
    CONFIG.APB3_CLK_FREQUENCY {200.0} \
    CONFIG.CHANNEL_ORDERING {/mrmac_0_gt_wrapper/gt_quad_base/TX0_GT_IP_Interface mrmac_0_exdes_support_mrmac_0_core_0_0./mrmac_0_core/gt_tx_serdes_interface_0.0 /mrmac_0_gt_wrapper/gt_quad_base/TX1_GT_IP_Interface\
mrmac_0_exdes_support_mrmac_0_core_0_1./mrmac_0_core/gt_tx_serdes_interface_1.1 /mrmac_0_gt_wrapper/gt_quad_base/TX2_GT_IP_Interface mrmac_0_exdes_support_mrmac_0_core_0_2./mrmac_0_core/gt_tx_serdes_interface_2.2\
/mrmac_0_gt_wrapper/gt_quad_base/TX3_GT_IP_Interface mrmac_0_exdes_support_mrmac_0_core_0_3./mrmac_0_core/gt_tx_serdes_interface_3.3 /mrmac_0_gt_wrapper/gt_quad_base/RX0_GT_IP_Interface mrmac_0_exdes_support_mrmac_0_core_0_0./mrmac_0_core/gt_rx_serdes_interface_0.0\
/mrmac_0_gt_wrapper/gt_quad_base/RX1_GT_IP_Interface mrmac_0_exdes_support_mrmac_0_core_0_1./mrmac_0_core/gt_rx_serdes_interface_1.1 /mrmac_0_gt_wrapper/gt_quad_base/RX2_GT_IP_Interface mrmac_0_exdes_support_mrmac_0_core_0_2./mrmac_0_core/gt_rx_serdes_interface_2.2\
/mrmac_0_gt_wrapper/gt_quad_base/RX3_GT_IP_Interface mrmac_0_exdes_support_mrmac_0_core_0_3./mrmac_0_core/gt_rx_serdes_interface_3.3} \
    CONFIG.GT_TYPE {GTY} \
    CONFIG.PORTS_INFO_DICT {LANE_SEL_DICT {PROT0 {RX0 TX0} PROT1 {RX1 TX1} PROT2 {RX2 TX2} PROT3 {RX3 TX3}} GT_TYPE GTY REG_CONF_INTF APB3_INTF BOARD_PARAMETER { }} \
    CONFIG.PROT0_ENABLE {true} \
    CONFIG.PROT0_GT_DIRECTION {DUPLEX} \
    CONFIG.PROT0_LR0_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 25.78125 TX_PLL_TYPE\
LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED true TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80\
TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531\
TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL\
NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY\
156.250000000000 RX_FRACN_ENABLED true RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK\
RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE\
RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE\
true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM\
0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP\
00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2\
0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0\
false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3\
0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL\
00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false\
RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3\
0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1\
false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ\
250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE\
ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} \
    CONFIG.PROT0_LR10_SETTINGS {NA NA} \
    CONFIG.PROT0_LR11_SETTINGS {NA NA} \
    CONFIG.PROT0_LR12_SETTINGS {NA NA} \
    CONFIG.PROT0_LR13_SETTINGS {NA NA} \
    CONFIG.PROT0_LR14_SETTINGS {NA NA} \
    CONFIG.PROT0_LR15_SETTINGS {NA NA} \
    CONFIG.PROT0_LR1_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 25.78125 TX_PLL_TYPE\
LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED true TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80\
TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531\
TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL\
NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY\
156.250000000000 RX_FRACN_ENABLED true RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK\
RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE\
RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE\
true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM\
0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP\
00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2\
0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0\
false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3\
0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL\
00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false\
RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3\
0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1\
false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ\
250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE\
ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} \
    CONFIG.PROT0_LR2_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 25.78125 TX_PLL_TYPE\
LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED true TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80\
TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531\
TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL\
NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY\
156.250000000000 RX_FRACN_ENABLED true RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK\
RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE\
RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE\
true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM\
0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP\
00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2\
0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0\
false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3\
0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL\
00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false\
RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3\
0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1\
false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ\
250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE\
ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} \
    CONFIG.PROT0_LR3_SETTINGS {NA NA} \
    CONFIG.PROT0_LR4_SETTINGS {NA NA} \
    CONFIG.PROT0_LR5_SETTINGS {NA NA} \
    CONFIG.PROT0_LR6_SETTINGS {NA NA} \
    CONFIG.PROT0_LR7_SETTINGS {NA NA} \
    CONFIG.PROT0_LR8_SETTINGS {NA NA} \
    CONFIG.PROT0_LR9_SETTINGS {NA NA} \
    CONFIG.PROT0_NO_OF_LANES {1} \
    CONFIG.PROT0_RX_MASTERCLK_SRC {RX0} \
    CONFIG.PROT0_TX_MASTERCLK_SRC {TX0} \
    CONFIG.PROT1_ENABLE {true} \
    CONFIG.PROT1_GT_DIRECTION {DUPLEX} \
    CONFIG.PROT1_LR0_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 25.78125 TX_PLL_TYPE\
LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED true TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80\
TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531\
TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL\
NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY\
156.250000000000 RX_FRACN_ENABLED true RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK\
RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE\
RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE\
true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM\
0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP\
00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2\
0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0\
false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3\
0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL\
00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false\
RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3\
0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1\
false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ\
250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE\
ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} \
    CONFIG.PROT1_LR10_SETTINGS {NA NA} \
    CONFIG.PROT1_LR11_SETTINGS {NA NA} \
    CONFIG.PROT1_LR12_SETTINGS {NA NA} \
    CONFIG.PROT1_LR13_SETTINGS {NA NA} \
    CONFIG.PROT1_LR14_SETTINGS {NA NA} \
    CONFIG.PROT1_LR15_SETTINGS {NA NA} \
    CONFIG.PROT1_LR1_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 25.78125 TX_PLL_TYPE\
LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED true TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80\
TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531\
TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL\
NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY\
156.250000000000 RX_FRACN_ENABLED true RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK\
RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE\
RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE\
true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM\
0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP\
00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2\
0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0\
false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3\
0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL\
00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false\
RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3\
0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1\
false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ\
250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE\
ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} \
    CONFIG.PROT1_LR2_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 25.78125 TX_PLL_TYPE\
LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED true TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80\
TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531\
TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL\
NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY\
156.250000000000 RX_FRACN_ENABLED true RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK\
RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE\
RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE\
true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM\
0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP\
00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2\
0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0\
false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3\
0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL\
00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false\
RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3\
0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1\
false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ\
250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE\
ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} \
    CONFIG.PROT1_LR3_SETTINGS {NA NA} \
    CONFIG.PROT1_LR4_SETTINGS {NA NA} \
    CONFIG.PROT1_LR5_SETTINGS {NA NA} \
    CONFIG.PROT1_LR6_SETTINGS {NA NA} \
    CONFIG.PROT1_LR7_SETTINGS {NA NA} \
    CONFIG.PROT1_LR8_SETTINGS {NA NA} \
    CONFIG.PROT1_LR9_SETTINGS {NA NA} \
    CONFIG.PROT1_NO_OF_LANES {1} \
    CONFIG.PROT1_RX_MASTERCLK_SRC {RX1} \
    CONFIG.PROT1_TX_MASTERCLK_SRC {TX1} \
    CONFIG.PROT2_ENABLE {true} \
    CONFIG.PROT2_GT_DIRECTION {DUPLEX} \
    CONFIG.PROT2_LR0_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 25.78125 TX_PLL_TYPE\
LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED true TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80\
TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531\
TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL\
NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY\
156.250000000000 RX_FRACN_ENABLED true RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK\
RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE\
RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE\
true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM\
0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP\
00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2\
0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0\
false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3\
0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL\
00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false\
RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3\
0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1\
false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ\
250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE\
ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} \
    CONFIG.PROT2_LR10_SETTINGS {NA NA} \
    CONFIG.PROT2_LR11_SETTINGS {NA NA} \
    CONFIG.PROT2_LR12_SETTINGS {NA NA} \
    CONFIG.PROT2_LR13_SETTINGS {NA NA} \
    CONFIG.PROT2_LR14_SETTINGS {NA NA} \
    CONFIG.PROT2_LR15_SETTINGS {NA NA} \
    CONFIG.PROT2_LR1_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 25.78125 TX_PLL_TYPE\
LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED true TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80\
TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531\
TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL\
NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY\
156.250000000000 RX_FRACN_ENABLED true RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK\
RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE\
RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE\
true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM\
0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP\
00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2\
0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0\
false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3\
0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL\
00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false\
RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3\
0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1\
false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ\
250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE\
ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} \
    CONFIG.PROT2_LR2_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 25.78125 TX_PLL_TYPE\
LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED true TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80\
TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531\
TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL\
NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY\
156.250000000000 RX_FRACN_ENABLED true RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK\
RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE\
RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE\
true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM\
0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP\
00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2\
0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0\
false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3\
0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL\
00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false\
RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3\
0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1\
false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ\
250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE\
ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} \
    CONFIG.PROT2_LR3_SETTINGS {NA NA} \
    CONFIG.PROT2_LR4_SETTINGS {NA NA} \
    CONFIG.PROT2_LR5_SETTINGS {NA NA} \
    CONFIG.PROT2_LR6_SETTINGS {NA NA} \
    CONFIG.PROT2_LR7_SETTINGS {NA NA} \
    CONFIG.PROT2_LR8_SETTINGS {NA NA} \
    CONFIG.PROT2_LR9_SETTINGS {NA NA} \
    CONFIG.PROT2_NO_OF_LANES {1} \
    CONFIG.PROT2_RX_MASTERCLK_SRC {RX2} \
    CONFIG.PROT2_TX_MASTERCLK_SRC {TX2} \
    CONFIG.PROT3_ENABLE {true} \
    CONFIG.PROT3_GT_DIRECTION {DUPLEX} \
    CONFIG.PROT3_LR0_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 25.78125 TX_PLL_TYPE\
LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED true TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80\
TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531\
TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL\
NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY\
156.250000000000 RX_FRACN_ENABLED true RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK\
RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE\
RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE\
true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM\
0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP\
00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2\
0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0\
false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3\
0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL\
00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false\
RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3\
0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1\
false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ\
250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE\
ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} \
    CONFIG.PROT3_LR10_SETTINGS {NA NA} \
    CONFIG.PROT3_LR11_SETTINGS {NA NA} \
    CONFIG.PROT3_LR12_SETTINGS {NA NA} \
    CONFIG.PROT3_LR13_SETTINGS {NA NA} \
    CONFIG.PROT3_LR14_SETTINGS {NA NA} \
    CONFIG.PROT3_LR15_SETTINGS {NA NA} \
    CONFIG.PROT3_LR1_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 25.78125 TX_PLL_TYPE\
LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED true TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80\
TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531\
TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL\
NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY\
156.250000000000 RX_FRACN_ENABLED true RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK\
RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE\
RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE\
true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM\
0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP\
00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2\
0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0\
false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3\
0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL\
00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false\
RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3\
0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1\
false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ\
250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE\
ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} \
    CONFIG.PROT3_LR2_SETTINGS {GT_DIRECTION DUPLEX TX_PAM_SEL NRZ TX_HD_EN 0 TX_GRAY_BYP true TX_GRAY_LITTLEENDIAN true TX_PRECODE_BYP true TX_PRECODE_LITTLEENDIAN false TX_LINE_RATE 25.78125 TX_PLL_TYPE\
LCPLL TX_REFCLK_FREQUENCY 156.25 TX_ACTUAL_REFCLK_FREQUENCY 156.250000000000 TX_FRACN_ENABLED true TX_FRACN_OVRD false TX_FRACN_NUMERATOR 0 TX_REFCLK_SOURCE R0 TX_DATA_ENCODING RAW TX_USER_DATA_WIDTH 80\
TX_INT_DATA_WIDTH 80 TX_BUFFER_MODE 1 TX_BUFFER_BYPASS_MODE Fast_Sync TX_PIPM_ENABLE false TX_OUTCLK_SOURCE TXPROGDIVCLK TXPROGDIV_FREQ_ENABLE true TXPROGDIV_FREQ_SOURCE LCPLL TXPROGDIV_FREQ_VAL 644.531\
TX_DIFF_SWING_EMPH_MODE CUSTOM TX_64B66B_SCRAMBLER false TX_64B66B_ENCODER false TX_64B66B_CRC false TX_RATE_GROUP A TX_LANE_DESKEW_HDMI_ENABLE false TX_BUFFER_RESET_ON_RATE_CHANGE ENABLE PRESET None RX_PAM_SEL\
NRZ RX_HD_EN 0 RX_GRAY_BYP true RX_GRAY_LITTLEENDIAN true RX_PRECODE_BYP true RX_PRECODE_LITTLEENDIAN false INTERNAL_PRESET None RX_LINE_RATE 25.78125 RX_PLL_TYPE LCPLL RX_REFCLK_FREQUENCY 156.25 RX_ACTUAL_REFCLK_FREQUENCY\
156.250000000000 RX_FRACN_ENABLED true RX_FRACN_OVRD false RX_FRACN_NUMERATOR 0 RX_REFCLK_SOURCE R0 RX_DATA_DECODING RAW RX_USER_DATA_WIDTH 80 RX_INT_DATA_WIDTH 80 RX_BUFFER_MODE 1 RX_OUTCLK_SOURCE RXPROGDIVCLK\
RXPROGDIV_FREQ_ENABLE true RXPROGDIV_FREQ_SOURCE LCPLL RXPROGDIV_FREQ_VAL 644.531 RXRECCLK_FREQ_ENABLE true RXRECCLK_FREQ_VAL 644.531 INS_LOSS_NYQ 20 RX_EQ_MODE AUTO RX_COUPLING AC RX_TERMINATION PROGRAMMABLE\
RX_RATE_GROUP A RX_TERMINATION_PROG_VALUE 800 RX_PPM_OFFSET 0 RX_64B66B_DESCRAMBLER false RX_64B66B_DECODER false RX_64B66B_CRC false OOB_ENABLE false RX_COMMA_ALIGN_WORD 1 RX_COMMA_SHOW_REALIGN_ENABLE\
true PCIE_ENABLE false RX_COMMA_P_ENABLE false RX_COMMA_M_ENABLE false RX_COMMA_DOUBLE_ENABLE false RX_COMMA_P_VAL 0101111100 RX_COMMA_M_VAL 1010000011 RX_COMMA_MASK 0000000000 RX_SLIDE_MODE OFF RX_SSC_PPM\
0 RX_CB_NUM_SEQ 0 RX_CB_LEN_SEQ 1 RX_CB_MAX_SKEW 1 RX_CB_MAX_LEVEL 1 RX_CB_MASK 00000000 RX_CB_VAL 00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CB_K 00000000 RX_CB_DISP\
00000000 RX_CB_MASK_0_0 false RX_CB_VAL_0_0 0000000000 RX_CB_K_0_0 false RX_CB_DISP_0_0 false RX_CB_MASK_0_1 false RX_CB_VAL_0_1 0000000000 RX_CB_K_0_1 false RX_CB_DISP_0_1 false RX_CB_MASK_0_2 false RX_CB_VAL_0_2\
0000000000 RX_CB_K_0_2 false RX_CB_DISP_0_2 false RX_CB_MASK_0_3 false RX_CB_VAL_0_3 0000000000 RX_CB_K_0_3 false RX_CB_DISP_0_3 false RX_CB_MASK_1_0 false RX_CB_VAL_1_0 0000000000 RX_CB_K_1_0 false RX_CB_DISP_1_0\
false RX_CB_MASK_1_1 false RX_CB_VAL_1_1 0000000000 RX_CB_K_1_1 false RX_CB_DISP_1_1 false RX_CB_MASK_1_2 false RX_CB_VAL_1_2 0000000000 RX_CB_K_1_2 false RX_CB_DISP_1_2 false RX_CB_MASK_1_3 false RX_CB_VAL_1_3\
0000000000 RX_CB_K_1_3 false RX_CB_DISP_1_3 false RX_CC_NUM_SEQ 0 RX_CC_LEN_SEQ 1 RX_CC_PERIODICITY 5000 RX_CC_KEEP_IDLE DISABLE RX_CC_PRECEDENCE ENABLE RX_CC_REPEAT_WAIT 0 RX_CC_MASK 00000000 RX_CC_VAL\
00000000000000000000000000000000000000000000000000000000000000000000000000000000 RX_CC_K 00000000 RX_CC_DISP 00000000 RX_CC_MASK_0_0 false RX_CC_VAL_0_0 0000000000 RX_CC_K_0_0 false RX_CC_DISP_0_0 false\
RX_CC_MASK_0_1 false RX_CC_VAL_0_1 0000000000 RX_CC_K_0_1 false RX_CC_DISP_0_1 false RX_CC_MASK_0_2 false RX_CC_VAL_0_2 0000000000 RX_CC_K_0_2 false RX_CC_DISP_0_2 false RX_CC_MASK_0_3 false RX_CC_VAL_0_3\
0000000000 RX_CC_K_0_3 false RX_CC_DISP_0_3 false RX_CC_MASK_1_0 false RX_CC_VAL_1_0 0000000000 RX_CC_K_1_0 false RX_CC_DISP_1_0 false RX_CC_MASK_1_1 false RX_CC_VAL_1_1 0000000000 RX_CC_K_1_1 false RX_CC_DISP_1_1\
false RX_CC_MASK_1_2 false RX_CC_VAL_1_2 0000000000 RX_CC_K_1_2 false RX_CC_DISP_1_2 false RX_CC_MASK_1_3 false RX_CC_VAL_1_3 0000000000 RX_CC_K_1_3 false RX_CC_DISP_1_3 false PCIE_USERCLK2_FREQ 250 PCIE_USERCLK_FREQ\
250 RX_JTOL_FC 10 RX_JTOL_LF_SLOPE -20 RX_BUFFER_BYPASS_MODE Fast_Sync RX_BUFFER_BYPASS_MODE_LANE MULTI RX_BUFFER_RESET_ON_CB_CHANGE ENABLE RX_BUFFER_RESET_ON_COMMAALIGN DISABLE RX_BUFFER_RESET_ON_RATE_CHANGE\
ENABLE RESET_SEQUENCE_INTERVAL 0 RX_COMMA_PRESET NONE RX_COMMA_VALID_ONLY 0 GT_TYPE GTY} \
    CONFIG.PROT3_LR3_SETTINGS {NA NA} \
    CONFIG.PROT3_LR4_SETTINGS {NA NA} \
    CONFIG.PROT3_LR5_SETTINGS {NA NA} \
    CONFIG.PROT3_LR6_SETTINGS {NA NA} \
    CONFIG.PROT3_LR7_SETTINGS {NA NA} \
    CONFIG.PROT3_LR8_SETTINGS {NA NA} \
    CONFIG.PROT3_LR9_SETTINGS {NA NA} \
    CONFIG.PROT3_NO_OF_LANES {1} \
    CONFIG.PROT3_RX_MASTERCLK_SRC {RX3} \
    CONFIG.PROT3_TX_MASTERCLK_SRC {TX3} \
    CONFIG.QUAD_USAGE {TX_QUAD_CH {TXQuad_0_/mrmac_0_gt_wrapper/gt_quad_base {/mrmac_0_gt_wrapper/gt_quad_base mrmac_0_exdes_support_mrmac_0_core_0_0.IP_CH0,mrmac_0_exdes_support_mrmac_0_core_0_1.IP_CH1,mrmac_0_exdes_support_mrmac_0_core_0_2.IP_CH2,mrmac_0_exdes_support_mrmac_0_core_0_3.IP_CH3\
MSTRCLK 1,1,1,1 IS_CURRENT_QUAD 1}} RX_QUAD_CH {RXQuad_0_/mrmac_0_gt_wrapper/gt_quad_base {/mrmac_0_gt_wrapper/gt_quad_base mrmac_0_exdes_support_mrmac_0_core_0_0.IP_CH0,mrmac_0_exdes_support_mrmac_0_core_0_1.IP_CH1,mrmac_0_exdes_support_mrmac_0_core_0_2.IP_CH2,mrmac_0_exdes_support_mrmac_0_core_0_3.IP_CH3\
MSTRCLK 1,1,1,1 IS_CURRENT_QUAD 1}}} \
    CONFIG.REFCLK_LIST {{/CLK_IN_D_clk_p[0]} {/CLK_IN_D_clk_p[0]}} \
    CONFIG.REFCLK_STRING {HSCLK0_LCPLLGTREFCLK0 refclk_PROT0_R0_PROT1_R0_156.25_MHz_unique1 HSCLK1_LCPLLGTREFCLK0 refclk_PROT2_R0_PROT3_R0_156.25_MHz_unique1} \
    CONFIG.RX0_LANE_SEL {PROT0} \
    CONFIG.RX1_LANE_SEL {PROT1} \
    CONFIG.RX2_LANE_SEL {PROT2} \
    CONFIG.RX3_LANE_SEL {PROT3} \
    CONFIG.TX0_LANE_SEL {PROT0} \
    CONFIG.TX1_LANE_SEL {PROT1} \
    CONFIG.TX2_LANE_SEL {PROT2} \
    CONFIG.TX3_LANE_SEL {PROT3} \
  ] $gt_quad_base

  set_property -dict [list \
    CONFIG.APB3_CLK_FREQUENCY.VALUE_MODE {auto} \
    CONFIG.CHANNEL_ORDERING.VALUE_MODE {auto} \
    CONFIG.GT_TYPE.VALUE_MODE {auto} \
    CONFIG.PROT0_ENABLE.VALUE_MODE {auto} \
    CONFIG.PROT0_GT_DIRECTION.VALUE_MODE {auto} \
    CONFIG.PROT0_LR0_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR10_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR11_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR12_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR13_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR14_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR15_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR1_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR2_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR3_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR4_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR5_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR6_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR7_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR8_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_LR9_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT0_NO_OF_LANES.VALUE_MODE {auto} \
    CONFIG.PROT0_RX_MASTERCLK_SRC.VALUE_MODE {auto} \
    CONFIG.PROT0_TX_MASTERCLK_SRC.VALUE_MODE {auto} \
    CONFIG.PROT1_ENABLE.VALUE_MODE {auto} \
    CONFIG.PROT1_GT_DIRECTION.VALUE_MODE {auto} \
    CONFIG.PROT1_LR0_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_LR10_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_LR11_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_LR12_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_LR13_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_LR14_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_LR15_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_LR1_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_LR2_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_LR3_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_LR4_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_LR5_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_LR6_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_LR7_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_LR8_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_LR9_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT1_NO_OF_LANES.VALUE_MODE {auto} \
    CONFIG.PROT1_RX_MASTERCLK_SRC.VALUE_MODE {auto} \
    CONFIG.PROT1_TX_MASTERCLK_SRC.VALUE_MODE {auto} \
    CONFIG.PROT2_ENABLE.VALUE_MODE {auto} \
    CONFIG.PROT2_GT_DIRECTION.VALUE_MODE {auto} \
    CONFIG.PROT2_LR0_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_LR10_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_LR11_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_LR12_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_LR13_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_LR14_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_LR15_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_LR1_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_LR2_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_LR3_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_LR4_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_LR5_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_LR6_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_LR7_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_LR8_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_LR9_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT2_NO_OF_LANES.VALUE_MODE {auto} \
    CONFIG.PROT2_RX_MASTERCLK_SRC.VALUE_MODE {auto} \
    CONFIG.PROT2_TX_MASTERCLK_SRC.VALUE_MODE {auto} \
    CONFIG.PROT3_ENABLE.VALUE_MODE {auto} \
    CONFIG.PROT3_GT_DIRECTION.VALUE_MODE {auto} \
    CONFIG.PROT3_LR0_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_LR10_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_LR11_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_LR12_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_LR13_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_LR14_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_LR15_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_LR1_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_LR2_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_LR3_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_LR4_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_LR5_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_LR6_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_LR7_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_LR8_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_LR9_SETTINGS.VALUE_MODE {auto} \
    CONFIG.PROT3_NO_OF_LANES.VALUE_MODE {auto} \
    CONFIG.PROT3_RX_MASTERCLK_SRC.VALUE_MODE {auto} \
    CONFIG.PROT3_TX_MASTERCLK_SRC.VALUE_MODE {auto} \
    CONFIG.QUAD_USAGE.VALUE_MODE {auto} \
    CONFIG.RX0_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.RX1_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.RX2_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.RX3_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.TX0_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.TX1_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.TX2_LANE_SEL.VALUE_MODE {auto} \
    CONFIG.TX3_LANE_SEL.VALUE_MODE {auto} \
  ] $gt_quad_base


  # Create instance: mbufg_gt_0, and set properties
  set mbufg_gt_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 mbufg_gt_0 ]
  set_property -dict [list \
    CONFIG.C_BUFG_GT_SYNC {true} \
    CONFIG.C_BUF_TYPE {MBUFG_GT} \
  ] $mbufg_gt_0


  # Create instance: mbufg_gt_0_1, and set properties
  set mbufg_gt_0_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 mbufg_gt_0_1 ]
  set_property -dict [list \
    CONFIG.C_BUFG_GT_SYNC {true} \
    CONFIG.C_BUF_TYPE {MBUFG_GT} \
  ] $mbufg_gt_0_1


  # Create instance: mbufg_gt_0_2, and set properties
  set mbufg_gt_0_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 mbufg_gt_0_2 ]
  set_property -dict [list \
    CONFIG.C_BUFG_GT_SYNC {true} \
    CONFIG.C_BUF_TYPE {MBUFG_GT} \
  ] $mbufg_gt_0_2


  # Create instance: mbufg_gt_0_3, and set properties
  set mbufg_gt_0_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 mbufg_gt_0_3 ]
  set_property -dict [list \
    CONFIG.C_BUFG_GT_SYNC {true} \
    CONFIG.C_BUF_TYPE {MBUFG_GT} \
  ] $mbufg_gt_0_3


  # Create instance: mbufg_gt_1, and set properties
  set mbufg_gt_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 mbufg_gt_1 ]
  set_property -dict [list \
    CONFIG.C_BUFG_GT_SYNC {true} \
    CONFIG.C_BUF_TYPE {MBUFG_GT} \
  ] $mbufg_gt_1


  # Create instance: mbufg_gt_1_1, and set properties
  set mbufg_gt_1_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 mbufg_gt_1_1 ]
  set_property -dict [list \
    CONFIG.C_BUFG_GT_SYNC {true} \
    CONFIG.C_BUF_TYPE {MBUFG_GT} \
  ] $mbufg_gt_1_1


  # Create instance: mbufg_gt_1_2, and set properties
  set mbufg_gt_1_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 mbufg_gt_1_2 ]
  set_property -dict [list \
    CONFIG.C_BUFG_GT_SYNC {true} \
    CONFIG.C_BUF_TYPE {MBUFG_GT} \
  ] $mbufg_gt_1_2


  # Create instance: mbufg_gt_1_3, and set properties
  set mbufg_gt_1_3 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 mbufg_gt_1_3 ]
  set_property -dict [list \
    CONFIG.C_BUFG_GT_SYNC {true} \
    CONFIG.C_BUF_TYPE {MBUFG_GT} \
  ] $mbufg_gt_1_3


  # Create instance: util_ds_buf_0, and set properties
  set util_ds_buf_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:util_ds_buf:2.2 util_ds_buf_0 ]
  set_property CONFIG.C_BUF_TYPE {IBUFDSGTE} $util_ds_buf_0


  # Create instance: xlconst_mbufg_0, and set properties
  set xlconst_mbufg_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconst_mbufg_0 ]
  set_property -dict [list \
    CONFIG.CONST_VAL {1} \
    CONFIG.CONST_WIDTH {1} \
  ] $xlconst_mbufg_0


  # Create interface connections
  connect_bd_intf_net -intf_net APB3_INTF_1 [get_bd_intf_pins APB3_INTF] [get_bd_intf_pins gt_quad_base/APB3_INTF]
  connect_bd_intf_net -intf_net CLK_IN_D_1 [get_bd_intf_pins CLK_IN_D] [get_bd_intf_pins util_ds_buf_0/CLK_IN_D]
  connect_bd_intf_net -intf_net gt_quad_base_GT_Serial [get_bd_intf_pins GT_Serial] [get_bd_intf_pins gt_quad_base/GT_Serial]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_rx_serdes_interface_0 [get_bd_intf_pins RX0_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/RX0_GT_IP_Interface]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_rx_serdes_interface_1 [get_bd_intf_pins RX1_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/RX1_GT_IP_Interface]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_rx_serdes_interface_2 [get_bd_intf_pins RX2_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/RX2_GT_IP_Interface]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_rx_serdes_interface_3 [get_bd_intf_pins RX3_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/RX3_GT_IP_Interface]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_tx_serdes_interface_0 [get_bd_intf_pins TX0_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/TX0_GT_IP_Interface]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_tx_serdes_interface_1 [get_bd_intf_pins TX1_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/TX1_GT_IP_Interface]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_tx_serdes_interface_2 [get_bd_intf_pins TX2_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/TX2_GT_IP_Interface]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_tx_serdes_interface_3 [get_bd_intf_pins TX3_GT_IP_Interface] [get_bd_intf_pins gt_quad_base/TX3_GT_IP_Interface]

  # Create port connections
  connect_bd_net -net apb3clk_quad_1 [get_bd_pins apb3clk_quad] [get_bd_pins gt_quad_base/apb3clk]
  connect_bd_net -net ch0_loopback_1 [get_bd_pins ch0_loopback] [get_bd_pins gt_quad_base/ch0_loopback]
  connect_bd_net -net ch0_rxrate_1 [get_bd_pins ch0_rxrate] [get_bd_pins gt_quad_base/ch0_rxrate]
  connect_bd_net -net ch0_rxusrclk_1 [get_bd_pins ch0_rxusrclk] [get_bd_pins gt_quad_base/ch0_rxusrclk]
  connect_bd_net -net ch0_txrate_1 [get_bd_pins ch0_txrate] [get_bd_pins gt_quad_base/ch0_txrate]
  connect_bd_net -net ch0_txusrclk_1 [get_bd_pins ch0_txusrclk] [get_bd_pins gt_quad_base/ch0_txusrclk]
  connect_bd_net -net ch1_loopback_1 [get_bd_pins ch1_loopback] [get_bd_pins gt_quad_base/ch1_loopback]
  connect_bd_net -net ch1_rxrate_1 [get_bd_pins ch1_rxrate] [get_bd_pins gt_quad_base/ch1_rxrate]
  connect_bd_net -net ch1_rxusrclk_1 [get_bd_pins ch1_rxusrclk] [get_bd_pins gt_quad_base/ch1_rxusrclk]
  connect_bd_net -net ch1_txrate_1 [get_bd_pins ch1_txrate] [get_bd_pins gt_quad_base/ch1_txrate]
  connect_bd_net -net ch1_txusrclk_1 [get_bd_pins ch1_txusrclk] [get_bd_pins gt_quad_base/ch1_txusrclk]
  connect_bd_net -net ch2_loopback_1 [get_bd_pins ch2_loopback] [get_bd_pins gt_quad_base/ch2_loopback]
  connect_bd_net -net ch2_rxrate_1 [get_bd_pins ch2_rxrate] [get_bd_pins gt_quad_base/ch2_rxrate]
  connect_bd_net -net ch2_rxusrclk_1 [get_bd_pins ch2_rxusrclk] [get_bd_pins gt_quad_base/ch2_rxusrclk]
  connect_bd_net -net ch2_txrate_1 [get_bd_pins ch2_txrate] [get_bd_pins gt_quad_base/ch2_txrate]
  connect_bd_net -net ch2_txusrclk_1 [get_bd_pins ch2_txusrclk] [get_bd_pins gt_quad_base/ch2_txusrclk]
  connect_bd_net -net ch3_loopback_1 [get_bd_pins ch3_loopback] [get_bd_pins gt_quad_base/ch3_loopback]
  connect_bd_net -net ch3_rxrate_1 [get_bd_pins ch3_rxrate] [get_bd_pins gt_quad_base/ch3_rxrate]
  connect_bd_net -net ch3_rxusrclk_1 [get_bd_pins ch3_rxusrclk] [get_bd_pins gt_quad_base/ch3_rxusrclk]
  connect_bd_net -net ch3_txrate_1 [get_bd_pins ch3_txrate] [get_bd_pins gt_quad_base/ch3_txrate]
  connect_bd_net -net ch3_txusrclk_1 [get_bd_pins ch3_txusrclk] [get_bd_pins gt_quad_base/ch3_txusrclk]
  connect_bd_net -net gt_quad_base_ch0_rxoutclk [get_bd_pins gt_quad_base/ch0_rxoutclk] [get_bd_pins mbufg_gt_1/MBUFG_GT_I]
  connect_bd_net -net gt_quad_base_ch0_txoutclk [get_bd_pins gt_quad_base/ch0_txoutclk] [get_bd_pins mbufg_gt_0/MBUFG_GT_I]
  connect_bd_net -net gt_quad_base_ch1_rxoutclk [get_bd_pins gt_quad_base/ch1_rxoutclk] [get_bd_pins mbufg_gt_1_1/MBUFG_GT_I]
  connect_bd_net -net gt_quad_base_ch1_txoutclk [get_bd_pins gt_quad_base/ch1_txoutclk] [get_bd_pins mbufg_gt_0_1/MBUFG_GT_I]
  connect_bd_net -net gt_quad_base_ch2_rxoutclk [get_bd_pins gt_quad_base/ch2_rxoutclk] [get_bd_pins mbufg_gt_1_2/MBUFG_GT_I]
  connect_bd_net -net gt_quad_base_ch2_txoutclk [get_bd_pins gt_quad_base/ch2_txoutclk] [get_bd_pins mbufg_gt_0_2/MBUFG_GT_I]
  connect_bd_net -net gt_quad_base_ch3_rxoutclk [get_bd_pins gt_quad_base/ch3_rxoutclk] [get_bd_pins mbufg_gt_1_3/MBUFG_GT_I]
  connect_bd_net -net gt_quad_base_ch3_txoutclk [get_bd_pins gt_quad_base/ch3_txoutclk] [get_bd_pins mbufg_gt_0_3/MBUFG_GT_I]
  connect_bd_net -net gt_quad_base_gtpowergood [get_bd_pins gt_quad_base/gtpowergood] [get_bd_pins gtpowergood]
  connect_bd_net -net gt_quad_base_txn [get_bd_pins gt_quad_base/txn] [get_bd_pins gt_txn_out_0]
  connect_bd_net -net gt_quad_base_txp [get_bd_pins gt_quad_base/txp] [get_bd_pins gt_txp_out_0]
  connect_bd_net -net gt_rxn_in_0_1 [get_bd_pins gt_rxn_in_0] [get_bd_pins gt_quad_base/rxn]
  connect_bd_net -net gt_rxp_in_0_1 [get_bd_pins gt_rxp_in_0] [get_bd_pins gt_quad_base/rxp]
  connect_bd_net -net mbufg_gt_0_1_MBUFG_GT_O1 [get_bd_pins mbufg_gt_0_1/MBUFG_GT_O1] [get_bd_pins ch1_tx_usr_clk]
  connect_bd_net -net mbufg_gt_0_1_MBUFG_GT_O2 [get_bd_pins mbufg_gt_0_1/MBUFG_GT_O2] [get_bd_pins ch1_tx_usr_clk2]
  connect_bd_net -net mbufg_gt_0_2_MBUFG_GT_O1 [get_bd_pins mbufg_gt_0_2/MBUFG_GT_O1] [get_bd_pins ch2_tx_usr_clk]
  connect_bd_net -net mbufg_gt_0_2_MBUFG_GT_O2 [get_bd_pins mbufg_gt_0_2/MBUFG_GT_O2] [get_bd_pins ch2_tx_usr_clk2]
  connect_bd_net -net mbufg_gt_0_3_MBUFG_GT_O1 [get_bd_pins mbufg_gt_0_3/MBUFG_GT_O1] [get_bd_pins ch3_tx_usr_clk]
  connect_bd_net -net mbufg_gt_0_3_MBUFG_GT_O2 [get_bd_pins mbufg_gt_0_3/MBUFG_GT_O2] [get_bd_pins ch3_tx_usr_clk2]
  connect_bd_net -net mbufg_gt_0_MBUFG_GT_O1 [get_bd_pins mbufg_gt_0/MBUFG_GT_O1] [get_bd_pins ch0_tx_usr_clk]
  connect_bd_net -net mbufg_gt_0_MBUFG_GT_O2 [get_bd_pins mbufg_gt_0/MBUFG_GT_O2] [get_bd_pins ch0_tx_usr_clk2]
  connect_bd_net -net mbufg_gt_1_1_MBUFG_GT_O1 [get_bd_pins mbufg_gt_1_1/MBUFG_GT_O1] [get_bd_pins ch1_rx_usr_clk]
  connect_bd_net -net mbufg_gt_1_1_MBUFG_GT_O2 [get_bd_pins mbufg_gt_1_1/MBUFG_GT_O2] [get_bd_pins ch1_rx_usr_clk2]
  connect_bd_net -net mbufg_gt_1_2_MBUFG_GT_O1 [get_bd_pins mbufg_gt_1_2/MBUFG_GT_O1] [get_bd_pins ch2_rx_usr_clk]
  connect_bd_net -net mbufg_gt_1_2_MBUFG_GT_O2 [get_bd_pins mbufg_gt_1_2/MBUFG_GT_O2] [get_bd_pins ch2_rx_usr_clk2]
  connect_bd_net -net mbufg_gt_1_3_MBUFG_GT_O1 [get_bd_pins mbufg_gt_1_3/MBUFG_GT_O1] [get_bd_pins ch3_rx_usr_clk]
  connect_bd_net -net mbufg_gt_1_3_MBUFG_GT_O2 [get_bd_pins mbufg_gt_1_3/MBUFG_GT_O2] [get_bd_pins ch3_rx_usr_clk2]
  connect_bd_net -net mbufg_gt_1_MBUFG_GT_O1 [get_bd_pins mbufg_gt_1/MBUFG_GT_O1] [get_bd_pins ch0_rx_usr_clk]
  connect_bd_net -net mbufg_gt_1_MBUFG_GT_O2 [get_bd_pins mbufg_gt_1/MBUFG_GT_O2] [get_bd_pins ch0_rx_usr_clk2]
  connect_bd_net -net mrmac_0_core_rx_clr_out_0 [get_bd_pins MBUFG_GT_CLR4] [get_bd_pins mbufg_gt_1/MBUFG_GT_CLR]
  connect_bd_net -net mrmac_0_core_rx_clr_out_1 [get_bd_pins MBUFG_GT_CLR5] [get_bd_pins mbufg_gt_1_1/MBUFG_GT_CLR]
  connect_bd_net -net mrmac_0_core_rx_clr_out_2 [get_bd_pins MBUFG_GT_CLR6] [get_bd_pins mbufg_gt_1_2/MBUFG_GT_CLR]
  connect_bd_net -net mrmac_0_core_rx_clr_out_3 [get_bd_pins MBUFG_GT_CLR7] [get_bd_pins mbufg_gt_1_3/MBUFG_GT_CLR]
  connect_bd_net -net mrmac_0_core_rx_clrb_leaf_out_0 [get_bd_pins MBUFG_GT_CLRB_LEAF4] [get_bd_pins mbufg_gt_1/MBUFG_GT_CLRB_LEAF]
  connect_bd_net -net mrmac_0_core_rx_clrb_leaf_out_1 [get_bd_pins MBUFG_GT_CLRB_LEAF5] [get_bd_pins mbufg_gt_1_1/MBUFG_GT_CLRB_LEAF]
  connect_bd_net -net mrmac_0_core_rx_clrb_leaf_out_2 [get_bd_pins MBUFG_GT_CLRB_LEAF6] [get_bd_pins mbufg_gt_1_2/MBUFG_GT_CLRB_LEAF]
  connect_bd_net -net mrmac_0_core_rx_clrb_leaf_out_3 [get_bd_pins MBUFG_GT_CLRB_LEAF7] [get_bd_pins mbufg_gt_1_3/MBUFG_GT_CLRB_LEAF]
  connect_bd_net -net mrmac_0_core_tx_clr_out_0 [get_bd_pins MBUFG_GT_CLR] [get_bd_pins mbufg_gt_0/MBUFG_GT_CLR]
  connect_bd_net -net mrmac_0_core_tx_clr_out_1 [get_bd_pins MBUFG_GT_CLR1] [get_bd_pins mbufg_gt_0_1/MBUFG_GT_CLR]
  connect_bd_net -net mrmac_0_core_tx_clr_out_2 [get_bd_pins MBUFG_GT_CLR2] [get_bd_pins mbufg_gt_0_2/MBUFG_GT_CLR]
  connect_bd_net -net mrmac_0_core_tx_clr_out_3 [get_bd_pins MBUFG_GT_CLR3] [get_bd_pins mbufg_gt_0_3/MBUFG_GT_CLR]
  connect_bd_net -net mrmac_0_core_tx_clrb_leaf_out_0 [get_bd_pins MBUFG_GT_CLRB_LEAF] [get_bd_pins mbufg_gt_0/MBUFG_GT_CLRB_LEAF]
  connect_bd_net -net mrmac_0_core_tx_clrb_leaf_out_1 [get_bd_pins MBUFG_GT_CLRB_LEAF1] [get_bd_pins mbufg_gt_0_1/MBUFG_GT_CLRB_LEAF]
  connect_bd_net -net mrmac_0_core_tx_clrb_leaf_out_2 [get_bd_pins MBUFG_GT_CLRB_LEAF2] [get_bd_pins mbufg_gt_0_2/MBUFG_GT_CLRB_LEAF]
  connect_bd_net -net mrmac_0_core_tx_clrb_leaf_out_3 [get_bd_pins MBUFG_GT_CLRB_LEAF3] [get_bd_pins mbufg_gt_0_3/MBUFG_GT_CLRB_LEAF]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_pins s_axi_aresetn] [get_bd_pins gt_quad_base/apb3presetn]
  connect_bd_net -net util_ds_buf_0_IBUF_OUT [get_bd_pins util_ds_buf_0/IBUF_OUT] [get_bd_pins gt_quad_base/GT_REFCLK0] [get_bd_pins gt_quad_base/GT_REFCLK1]
  connect_bd_net -net xlconst_mbufg_0_dout [get_bd_pins xlconst_mbufg_0/dout] [get_bd_pins mbufg_gt_0/MBUFG_GT_CE] [get_bd_pins mbufg_gt_0_1/MBUFG_GT_CE] [get_bd_pins mbufg_gt_0_2/MBUFG_GT_CE] [get_bd_pins mbufg_gt_0_3/MBUFG_GT_CE] [get_bd_pins mbufg_gt_1/MBUFG_GT_CE] [get_bd_pins mbufg_gt_1_1/MBUFG_GT_CE] [get_bd_pins mbufg_gt_1_2/MBUFG_GT_CE] [get_bd_pins mbufg_gt_1_3/MBUFG_GT_CE]

  # Perform GUI Layout
  regenerate_bd_layout -hierarchy [get_bd_cells /mrmac_0_gt_wrapper] -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.183742",
   "Default View_TopLeft":"-2509,-5",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port TX0_GT_IP_Interface -pg 1 -lvl 0 -x 0 -y 1010 -defaultsOSRD
preplace port TX1_GT_IP_Interface -pg 1 -lvl 0 -x 0 -y 1050 -defaultsOSRD
preplace port TX2_GT_IP_Interface -pg 1 -lvl 0 -x 0 -y 1090 -defaultsOSRD
preplace port TX3_GT_IP_Interface -pg 1 -lvl 0 -x 0 -y 1130 -defaultsOSRD
preplace port RX0_GT_IP_Interface -pg 1 -lvl 0 -x 0 -y 1170 -defaultsOSRD
preplace port RX1_GT_IP_Interface -pg 1 -lvl 0 -x 0 -y 1210 -defaultsOSRD
preplace port RX2_GT_IP_Interface -pg 1 -lvl 0 -x 0 -y 1250 -defaultsOSRD
preplace port RX3_GT_IP_Interface -pg 1 -lvl 0 -x 0 -y 1290 -defaultsOSRD
preplace port APB3_INTF -pg 1 -lvl 0 -x 0 -y 1530 -defaultsOSRD
preplace port GT_Serial -pg 1 -lvl 4 -x 1150 -y 1330 -defaultsOSRD
preplace port CLK_IN_D -pg 1 -lvl 0 -x 0 -y 2060 -defaultsOSRD
preplace port port-id_gtpowergood -pg 1 -lvl 4 -x 1150 -y 1510 -defaultsOSRD
preplace port port-id_ch0_txusrclk -pg 1 -lvl 0 -x 0 -y 1870 -defaultsOSRD
preplace port port-id_ch1_txusrclk -pg 1 -lvl 0 -x 0 -y 1890 -defaultsOSRD
preplace port port-id_ch2_txusrclk -pg 1 -lvl 0 -x 0 -y 1910 -defaultsOSRD
preplace port port-id_ch3_txusrclk -pg 1 -lvl 0 -x 0 -y 1930 -defaultsOSRD
preplace port port-id_ch0_rxusrclk -pg 1 -lvl 0 -x 0 -y 1950 -defaultsOSRD
preplace port port-id_ch1_rxusrclk -pg 1 -lvl 0 -x 0 -y 1970 -defaultsOSRD
preplace port port-id_ch2_rxusrclk -pg 1 -lvl 0 -x 0 -y 1990 -defaultsOSRD
preplace port port-id_ch3_rxusrclk -pg 1 -lvl 0 -x 0 -y 2010 -defaultsOSRD
preplace port port-id_apb3clk_quad -pg 1 -lvl 0 -x 0 -y 2130 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x 0 -y 2150 -defaultsOSRD
preplace portBus ch0_txrate -pg 1 -lvl 0 -x 0 -y 1030 -defaultsOSRD
preplace portBus ch1_txrate -pg 1 -lvl 0 -x 0 -y 1070 -defaultsOSRD
preplace portBus ch2_txrate -pg 1 -lvl 0 -x 0 -y 1110 -defaultsOSRD
preplace portBus ch3_txrate -pg 1 -lvl 0 -x 0 -y 1150 -defaultsOSRD
preplace portBus ch0_rxrate -pg 1 -lvl 0 -x 0 -y 1190 -defaultsOSRD
preplace portBus ch1_rxrate -pg 1 -lvl 0 -x 0 -y 1230 -defaultsOSRD
preplace portBus ch2_rxrate -pg 1 -lvl 0 -x 0 -y 1270 -defaultsOSRD
preplace portBus ch3_rxrate -pg 1 -lvl 0 -x 0 -y 1310 -defaultsOSRD
preplace portBus ch0_loopback -pg 1 -lvl 0 -x 0 -y 1350 -defaultsOSRD
preplace portBus ch1_loopback -pg 1 -lvl 0 -x 0 -y 1390 -defaultsOSRD
preplace portBus ch2_loopback -pg 1 -lvl 0 -x 0 -y 1430 -defaultsOSRD
preplace portBus ch3_loopback -pg 1 -lvl 0 -x 0 -y 1470 -defaultsOSRD
preplace portBus gt_rxp_in_0 -pg 1 -lvl 0 -x 0 -y 910 -defaultsOSRD
preplace portBus gt_rxn_in_0 -pg 1 -lvl 0 -x 0 -y 890 -defaultsOSRD
preplace portBus gt_txp_out_0 -pg 1 -lvl 4 -x 1150 -y 1410 -defaultsOSRD
preplace portBus gt_txn_out_0 -pg 1 -lvl 4 -x 1150 -y 1390 -defaultsOSRD
preplace portBus MBUFG_GT_CLR -pg 1 -lvl 0 -x 0 -y 330 -defaultsOSRD
preplace portBus MBUFG_GT_CLRB_LEAF -pg 1 -lvl 0 -x 0 -y 390 -defaultsOSRD
preplace portBus ch0_tx_usr_clk -pg 1 -lvl 4 -x 1150 -y 300 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2 -pg 1 -lvl 4 -x 1150 -y 320 -defaultsOSRD
preplace portBus MBUFG_GT_CLR1 -pg 1 -lvl 0 -x 0 -y 770 -defaultsOSRD
preplace portBus MBUFG_GT_CLRB_LEAF1 -pg 1 -lvl 0 -x 0 -y 830 -defaultsOSRD
preplace portBus ch1_tx_usr_clk -pg 1 -lvl 4 -x 1150 -y 740 -defaultsOSRD
preplace portBus ch1_tx_usr_clk2 -pg 1 -lvl 4 -x 1150 -y 760 -defaultsOSRD
preplace portBus MBUFG_GT_CLR2 -pg 1 -lvl 0 -x 0 -y 2170 -defaultsOSRD
preplace portBus MBUFG_GT_CLRB_LEAF2 -pg 1 -lvl 0 -x 0 -y 2190 -defaultsOSRD
preplace portBus ch2_tx_usr_clk -pg 1 -lvl 4 -x 1150 -y 2100 -defaultsOSRD
preplace portBus ch2_tx_usr_clk2 -pg 1 -lvl 4 -x 1150 -y 2120 -defaultsOSRD
preplace portBus MBUFG_GT_CLR3 -pg 1 -lvl 0 -x 0 -y 2350 -defaultsOSRD
preplace portBus MBUFG_GT_CLRB_LEAF3 -pg 1 -lvl 0 -x 0 -y 2410 -defaultsOSRD
preplace portBus ch3_tx_usr_clk -pg 1 -lvl 4 -x 1150 -y 2320 -defaultsOSRD
preplace portBus ch3_tx_usr_clk2 -pg 1 -lvl 4 -x 1150 -y 2340 -defaultsOSRD
preplace portBus MBUFG_GT_CLR4 -pg 1 -lvl 0 -x 0 -y 110 -defaultsOSRD
preplace portBus MBUFG_GT_CLRB_LEAF4 -pg 1 -lvl 0 -x 0 -y 170 -defaultsOSRD
preplace portBus ch0_rx_usr_clk -pg 1 -lvl 4 -x 1150 -y 80 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2 -pg 1 -lvl 4 -x 1150 -y 100 -defaultsOSRD
preplace portBus MBUFG_GT_CLR5 -pg 1 -lvl 0 -x 0 -y 550 -defaultsOSRD
preplace portBus MBUFG_GT_CLRB_LEAF5 -pg 1 -lvl 0 -x 0 -y 610 -defaultsOSRD
preplace portBus ch1_rx_usr_clk -pg 1 -lvl 4 -x 1150 -y 520 -defaultsOSRD
preplace portBus ch1_rx_usr_clk2 -pg 1 -lvl 4 -x 1150 -y 540 -defaultsOSRD
preplace portBus MBUFG_GT_CLR6 -pg 1 -lvl 0 -x 0 -y 850 -defaultsOSRD
preplace portBus MBUFG_GT_CLRB_LEAF6 -pg 1 -lvl 0 -x 0 -y 870 -defaultsOSRD
preplace portBus ch2_rx_usr_clk -pg 1 -lvl 4 -x 1150 -y 960 -defaultsOSRD
preplace portBus ch2_rx_usr_clk2 -pg 1 -lvl 4 -x 1150 -y 980 -defaultsOSRD
preplace portBus MBUFG_GT_CLR7 -pg 1 -lvl 0 -x 0 -y 2570 -defaultsOSRD
preplace portBus MBUFG_GT_CLRB_LEAF7 -pg 1 -lvl 0 -x 0 -y 2630 -defaultsOSRD
preplace portBus ch3_rx_usr_clk -pg 1 -lvl 4 -x 1150 -y 2540 -defaultsOSRD
preplace portBus ch3_rx_usr_clk2 -pg 1 -lvl 4 -x 1150 -y 2560 -defaultsOSRD
preplace inst gt_quad_base -pg 1 -lvl 2 -x 520 -y 1530 -defaultsOSRD
preplace inst mbufg_gt_0 -pg 1 -lvl 3 -x 960 -y 330 -defaultsOSRD
preplace inst mbufg_gt_0_1 -pg 1 -lvl 3 -x 960 -y 770 -defaultsOSRD
preplace inst mbufg_gt_0_2 -pg 1 -lvl 3 -x 960 -y 2130 -defaultsOSRD
preplace inst mbufg_gt_0_3 -pg 1 -lvl 3 -x 960 -y 2350 -defaultsOSRD
preplace inst mbufg_gt_1 -pg 1 -lvl 3 -x 960 -y 110 -defaultsOSRD
preplace inst mbufg_gt_1_1 -pg 1 -lvl 3 -x 960 -y 550 -defaultsOSRD
preplace inst mbufg_gt_1_2 -pg 1 -lvl 3 -x 960 -y 990 -defaultsOSRD
preplace inst mbufg_gt_1_3 -pg 1 -lvl 3 -x 960 -y 2570 -defaultsOSRD
preplace inst util_ds_buf_0 -pg 1 -lvl 1 -x 170 -y 2070 -defaultsOSRD
preplace inst xlconst_mbufg_0 -pg 1 -lvl 2 -x 520 -y 2250 -defaultsOSRD
preplace netloc gt_quad_base_ch0_txoutclk 1 2 1 730 270n
preplace netloc gt_quad_base_ch1_txoutclk 1 2 1 740 710n
preplace netloc gt_quad_base_ch2_txoutclk 1 2 1 740 1730n
preplace netloc gt_quad_base_ch3_txoutclk 1 2 1 730 1750n
preplace netloc gt_quad_base_ch0_rxoutclk 1 2 1 720 50n
preplace netloc gt_quad_base_ch1_rxoutclk 1 2 1 750 490n
preplace netloc gt_quad_base_ch2_rxoutclk 1 2 1 780 930n
preplace netloc gt_quad_base_ch3_rxoutclk 1 2 1 700 1830n
preplace netloc util_ds_buf_0_IBUF_OUT 1 1 1 330 2030n
preplace netloc xlconst_mbufg_0_dout 1 2 1 760 70n
preplace netloc gt_quad_base_gtpowergood 1 2 2 NJ 1510 NJ
preplace netloc ch0_txrate_1 1 0 2 NJ 1030 NJ
preplace netloc ch0_txusrclk_1 1 0 2 NJ 1870 NJ
preplace netloc ch1_txrate_1 1 0 2 NJ 1070 NJ
preplace netloc ch1_txusrclk_1 1 0 2 NJ 1890 NJ
preplace netloc ch2_txrate_1 1 0 2 NJ 1110 NJ
preplace netloc ch2_txusrclk_1 1 0 2 NJ 1910 NJ
preplace netloc ch3_txrate_1 1 0 2 NJ 1150 NJ
preplace netloc ch3_txusrclk_1 1 0 2 NJ 1930 NJ
preplace netloc ch0_rxrate_1 1 0 2 NJ 1190 NJ
preplace netloc ch0_rxusrclk_1 1 0 2 NJ 1950 NJ
preplace netloc ch1_rxrate_1 1 0 2 NJ 1230 NJ
preplace netloc ch1_rxusrclk_1 1 0 2 NJ 1970 NJ
preplace netloc ch2_rxrate_1 1 0 2 NJ 1270 NJ
preplace netloc ch2_rxusrclk_1 1 0 2 NJ 1990 NJ
preplace netloc ch3_rxrate_1 1 0 2 NJ 1310 NJ
preplace netloc ch3_rxusrclk_1 1 0 2 20J 2000 320J
preplace netloc ch0_loopback_1 1 0 2 NJ 1350 NJ
preplace netloc ch1_loopback_1 1 0 2 NJ 1390 NJ
preplace netloc ch2_loopback_1 1 0 2 NJ 1430 NJ
preplace netloc ch3_loopback_1 1 0 2 NJ 1470 NJ
preplace netloc apb3clk_quad_1 1 0 2 20J 2140 320J
preplace netloc s_axi_aresetn_1 1 0 2 NJ 2150 340J
preplace netloc gt_rxp_in_0_1 1 0 3 NJ 910 340J 890 710
preplace netloc gt_rxn_in_0_1 1 0 3 NJ 890 320J 880 700
preplace netloc gt_quad_base_txp 1 2 2 NJ 1410 NJ
preplace netloc gt_quad_base_txn 1 2 2 NJ 1390 NJ
preplace netloc mrmac_0_core_tx_clr_out_0 1 0 3 NJ 330 NJ 330 NJ
preplace netloc mrmac_0_core_tx_clrb_leaf_out_0 1 0 3 NJ 390 NJ 390 NJ
preplace netloc mbufg_gt_0_MBUFG_GT_O1 1 3 1 NJ 300
preplace netloc mbufg_gt_0_MBUFG_GT_O2 1 3 1 NJ 320
preplace netloc mrmac_0_core_tx_clr_out_1 1 0 3 NJ 770 NJ 770 NJ
preplace netloc mrmac_0_core_tx_clrb_leaf_out_1 1 0 3 NJ 830 NJ 830 NJ
preplace netloc mbufg_gt_0_1_MBUFG_GT_O1 1 3 1 NJ 740
preplace netloc mbufg_gt_0_1_MBUFG_GT_O2 1 3 1 NJ 760
preplace netloc mrmac_0_core_tx_clr_out_2 1 0 3 NJ 2170 NJ 2170 790J
preplace netloc mrmac_0_core_tx_clrb_leaf_out_2 1 0 3 NJ 2190 NJ 2190 NJ
preplace netloc mbufg_gt_0_2_MBUFG_GT_O1 1 3 1 NJ 2100
preplace netloc mbufg_gt_0_2_MBUFG_GT_O2 1 3 1 NJ 2120
preplace netloc mrmac_0_core_tx_clr_out_3 1 0 3 NJ 2350 NJ 2350 NJ
preplace netloc mrmac_0_core_tx_clrb_leaf_out_3 1 0 3 NJ 2410 NJ 2410 NJ
preplace netloc mbufg_gt_0_3_MBUFG_GT_O1 1 3 1 NJ 2320
preplace netloc mbufg_gt_0_3_MBUFG_GT_O2 1 3 1 NJ 2340
preplace netloc mrmac_0_core_rx_clr_out_0 1 0 3 NJ 110 NJ 110 NJ
preplace netloc mrmac_0_core_rx_clrb_leaf_out_0 1 0 3 NJ 170 NJ 170 NJ
preplace netloc mbufg_gt_1_MBUFG_GT_O1 1 3 1 NJ 80
preplace netloc mbufg_gt_1_MBUFG_GT_O2 1 3 1 NJ 100
preplace netloc mrmac_0_core_rx_clr_out_1 1 0 3 NJ 550 NJ 550 NJ
preplace netloc mrmac_0_core_rx_clrb_leaf_out_1 1 0 3 NJ 610 NJ 610 NJ
preplace netloc mbufg_gt_1_1_MBUFG_GT_O1 1 3 1 NJ 520
preplace netloc mbufg_gt_1_1_MBUFG_GT_O2 1 3 1 NJ 540
preplace netloc mrmac_0_core_rx_clr_out_2 1 0 3 NJ 850 NJ 850 790J
preplace netloc mrmac_0_core_rx_clrb_leaf_out_2 1 0 3 NJ 870 NJ 870 770J
preplace netloc mbufg_gt_1_2_MBUFG_GT_O1 1 3 1 NJ 960
preplace netloc mbufg_gt_1_2_MBUFG_GT_O2 1 3 1 NJ 980
preplace netloc mrmac_0_core_rx_clr_out_3 1 0 3 NJ 2570 NJ 2570 NJ
preplace netloc mrmac_0_core_rx_clrb_leaf_out_3 1 0 3 NJ 2630 NJ 2630 NJ
preplace netloc mbufg_gt_1_3_MBUFG_GT_O1 1 3 1 NJ 2540
preplace netloc mbufg_gt_1_3_MBUFG_GT_O2 1 3 1 NJ 2560
preplace netloc mrmac_0_core_gt_tx_serdes_interface_0 1 0 2 NJ 1010 NJ
preplace netloc mrmac_0_core_gt_tx_serdes_interface_1 1 0 2 NJ 1050 NJ
preplace netloc mrmac_0_core_gt_tx_serdes_interface_2 1 0 2 NJ 1090 NJ
preplace netloc mrmac_0_core_gt_tx_serdes_interface_3 1 0 2 NJ 1130 NJ
preplace netloc mrmac_0_core_gt_rx_serdes_interface_0 1 0 2 NJ 1170 NJ
preplace netloc mrmac_0_core_gt_rx_serdes_interface_1 1 0 2 NJ 1210 NJ
preplace netloc mrmac_0_core_gt_rx_serdes_interface_2 1 0 2 NJ 1250 NJ
preplace netloc mrmac_0_core_gt_rx_serdes_interface_3 1 0 2 NJ 1290 NJ
preplace netloc APB3_INTF_1 1 0 2 NJ 1530 NJ
preplace netloc gt_quad_base_GT_Serial 1 2 2 NJ 1330 NJ
preplace netloc CLK_IN_D_1 1 0 1 NJ 2060
levelinfo -pg 1 0 170 520 960 1150
pagesize -pg 1 -db -bbox -sgen -230 0 1350 2680
"
}

  # Restore current instance
  current_bd_instance $oldCurInst
}
  variable script_folder

  if { $parentCell eq "" } {
     set parentCell [get_bd_cells /]
  }

  # Get object for parentCell
  set parentObj [get_bd_cells $parentCell]
  if { $parentObj == "" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2090 -severity "ERROR" "Unable to find parent cell <$parentCell>!"}
     return
  }

  # Make sure parentObj is hier blk
  set parentType [get_property TYPE $parentObj]
  if { $parentType ne "hier" } {
     catch {common::send_gid_msg -ssname BD::TCL -id 2091 -severity "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
     return
  }

  # Save current instance; Restore later
  set oldCurInst [current_bd_instance .]

  # Set parent object as current
  current_bd_instance $parentObj


  # Create interface ports
  set GT_Serial [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gt_rtl:1.0 GT_Serial ]

  set CLK_IN_D [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:diff_clock_rtl:1.0 CLK_IN_D ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {156250000} \
   ] $CLK_IN_D

  set s_axi [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:aximm_rtl:1.0 s_axi ]
  set_property -dict [ list \
   CONFIG.ADDR_WIDTH {32} \
   CONFIG.ARUSER_WIDTH {0} \
   CONFIG.AWUSER_WIDTH {0} \
   CONFIG.BUSER_WIDTH {0} \
   CONFIG.DATA_WIDTH {32} \
   CONFIG.HAS_BRESP {1} \
   CONFIG.HAS_BURST {0} \
   CONFIG.HAS_CACHE {0} \
   CONFIG.HAS_LOCK {0} \
   CONFIG.HAS_PROT {0} \
   CONFIG.HAS_QOS {0} \
   CONFIG.HAS_REGION {0} \
   CONFIG.HAS_RRESP {1} \
   CONFIG.HAS_WSTRB {0} \
   CONFIG.ID_WIDTH {0} \
   CONFIG.MAX_BURST_LENGTH {1} \
   CONFIG.NUM_READ_OUTSTANDING {1} \
   CONFIG.NUM_READ_THREADS {1} \
   CONFIG.NUM_WRITE_OUTSTANDING {1} \
   CONFIG.NUM_WRITE_THREADS {1} \
   CONFIG.PROTOCOL {AXI4LITE} \
   CONFIG.READ_WRITE_MODE {READ_WRITE} \
   CONFIG.RUSER_BITS_PER_BYTE {0} \
   CONFIG.RUSER_WIDTH {0} \
   CONFIG.SUPPORTS_NARROW_BURST {0} \
   CONFIG.WUSER_BITS_PER_BYTE {0} \
   CONFIG.WUSER_WIDTH {0} \
   ] $s_axi

  set ctl_tx_port0 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_mrmac:mrmac_ctrl_ports:2.0 ctl_tx_port0 ]

  set ctl_tx_port1 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_mrmac:mrmac_ctrl_ports:2.0 ctl_tx_port1 ]

  set ctl_tx_port2 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_mrmac:mrmac_ctrl_ports:2.0 ctl_tx_port2 ]

  set ctl_tx_port3 [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_mrmac:mrmac_ctrl_ports:2.0 ctl_tx_port3 ]

  set stat_tx_port0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_mrmac:mrmac_statistics_ports:2.0 stat_tx_port0 ]

  set stat_tx_port1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_mrmac:mrmac_statistics_ports:2.0 stat_tx_port1 ]

  set stat_tx_port2 [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_mrmac:mrmac_statistics_ports:2.0 stat_tx_port2 ]

  set stat_tx_port3 [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_mrmac:mrmac_statistics_ports:2.0 stat_tx_port3 ]

  set stat_rx_port0 [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_mrmac:mrmac_statistics_ports:2.0 stat_rx_port0 ]

  set stat_rx_port1 [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_mrmac:mrmac_statistics_ports:2.0 stat_rx_port1 ]

  set stat_rx_port2 [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_mrmac:mrmac_statistics_ports:2.0 stat_rx_port2 ]

  set stat_rx_port3 [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_mrmac:mrmac_statistics_ports:2.0 stat_rx_port3 ]

  set tx_preamblein [ create_bd_intf_port -mode Slave -vlnv xilinx.com:display_mrmac:mrmac_statistics_ports:2.0 tx_preamblein ]

  set rx_preambleout [ create_bd_intf_port -mode Master -vlnv xilinx.com:display_mrmac:mrmac_statistics_ports:2.0 rx_preambleout ]

  set APB3_INTF [ create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:apb_rtl:1.0 APB3_INTF ]


  # Create ports
  set apb3clk_quad [ create_bd_port -dir I -type clk -freq_hz 200000000 apb3clk_quad ]
  set tx_axi_clk [ create_bd_port -dir I -from 3 -to 0 -type clk -freq_hz 390625000 tx_axi_clk ]
  set rx_axi_clk [ create_bd_port -dir I -from 3 -to 0 -type clk -freq_hz 390625000 rx_axi_clk ]
  set tx_core_reset [ create_bd_port -dir I -from 3 -to 0 -type rst tx_core_reset ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $tx_core_reset
  set rx_core_reset [ create_bd_port -dir I -from 3 -to 0 -type rst rx_core_reset ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $rx_core_reset
  set tx_serdes_reset [ create_bd_port -dir I -from 3 -to 0 -type rst tx_serdes_reset ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $tx_serdes_reset
  set rx_serdes_reset [ create_bd_port -dir I -from 3 -to 0 -type rst rx_serdes_reset ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $rx_serdes_reset
  set rx_flexif_reset [ create_bd_port -dir I -from 3 -to 0 -type rst rx_flexif_reset ]
  set_property -dict [ list \
   CONFIG.POLARITY {ACTIVE_HIGH} \
 ] $rx_flexif_reset
  set s_axi_aclk [ create_bd_port -dir I -type clk s_axi_aclk ]
  set_property -dict [ list \
   CONFIG.ASSOCIATED_BUSIF {APB3_INTF:s_axi} \
 ] $s_axi_aclk
  set s_axi_aresetn [ create_bd_port -dir I -type rst s_axi_aresetn ]
  set tx_core_clk [ create_bd_port -dir I -from 3 -to 0 -type gt_usrclk tx_core_clk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {644531000} \
 ] $tx_core_clk
  set rx_core_clk [ create_bd_port -dir I -from 3 -to 0 -type gt_usrclk rx_core_clk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {644531000} \
 ] $rx_core_clk
  set rx_serdes_clk [ create_bd_port -dir I -from 3 -to 0 -type gt_usrclk rx_serdes_clk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {644531000} \
 ] $rx_serdes_clk
  set tx_alt_serdes_clk [ create_bd_port -dir I -from 3 -to 0 -type gt_usrclk tx_alt_serdes_clk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {322266000} \
 ] $tx_alt_serdes_clk
  set rx_alt_serdes_clk [ create_bd_port -dir I -from 3 -to 0 -type gt_usrclk rx_alt_serdes_clk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {322266000} \
 ] $rx_alt_serdes_clk
  set tx_flexif_clk [ create_bd_port -dir I -from 3 -to 0 -type clk -freq_hz 250000000 tx_flexif_clk ]
  set rx_flexif_clk [ create_bd_port -dir I -from 3 -to 0 -type clk -freq_hz 250000000 rx_flexif_clk ]
  set tx_ts_clk [ create_bd_port -dir I -from 3 -to 0 -type clk -freq_hz 250000000 tx_ts_clk ]
  set rx_ts_clk [ create_bd_port -dir I -from 3 -to 0 -type clk -freq_hz 250000000 rx_ts_clk ]
  set pm_tick [ create_bd_port -dir I -from 3 -to 0 pm_tick ]
  set gt_tx_reset_done_out [ create_bd_port -dir O -from 3 -to 0 gt_tx_reset_done_out ]
  set gt_rx_reset_done_out [ create_bd_port -dir O -from 3 -to 0 gt_rx_reset_done_out ]
  set gt_reset_all_in [ create_bd_port -dir I -from 3 -to 0 gt_reset_all_in ]
  set gtpowergood_in [ create_bd_port -dir I gtpowergood_in ]
  set ch0_tx_usr_clk [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch0_tx_usr_clk ]
  set ch1_tx_usr_clk [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch1_tx_usr_clk ]
  set ch2_tx_usr_clk [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch2_tx_usr_clk ]
  set ch3_tx_usr_clk [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch3_tx_usr_clk ]
  set ch0_rx_usr_clk [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch0_rx_usr_clk ]
  set ch1_rx_usr_clk [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch1_rx_usr_clk ]
  set ch2_rx_usr_clk [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch2_rx_usr_clk ]
  set ch3_rx_usr_clk [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch3_rx_usr_clk ]
  set ch0_tx_usr_clk2 [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch0_tx_usr_clk2 ]
  set ch2_tx_usr_clk2 [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch2_tx_usr_clk2 ]
  set ch1_tx_usr_clk2 [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch1_tx_usr_clk2 ]
  set ch3_tx_usr_clk2 [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch3_tx_usr_clk2 ]
  set ch0_rx_usr_clk2 [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch0_rx_usr_clk2 ]
  set ch2_rx_usr_clk2 [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch2_rx_usr_clk2 ]
  set ch1_rx_usr_clk2 [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch1_rx_usr_clk2 ]
  set ch3_rx_usr_clk2 [ create_bd_port -dir O -from 0 -to 0 -type gt_usrclk ch3_rx_usr_clk2 ]
  set tx_axis_tdata0 [ create_bd_port -dir I -from 63 -to 0 tx_axis_tdata0 ]
  set tx_axis_tdata2 [ create_bd_port -dir I -from 63 -to 0 tx_axis_tdata2 ]
  set tx_axis_tdata4 [ create_bd_port -dir I -from 63 -to 0 tx_axis_tdata4 ]
  set tx_axis_tdata6 [ create_bd_port -dir I -from 63 -to 0 tx_axis_tdata6 ]
  set tx_axis_tkeep_user0 [ create_bd_port -dir I -from 10 -to 0 tx_axis_tkeep_user0 ]
  set tx_axis_tkeep_user2 [ create_bd_port -dir I -from 10 -to 0 tx_axis_tkeep_user2 ]
  set tx_axis_tkeep_user4 [ create_bd_port -dir I -from 10 -to 0 tx_axis_tkeep_user4 ]
  set tx_axis_tkeep_user6 [ create_bd_port -dir I -from 10 -to 0 tx_axis_tkeep_user6 ]
  set tx_axis_tready_0 [ create_bd_port -dir O tx_axis_tready_0 ]
  set tx_axis_tready_1 [ create_bd_port -dir O tx_axis_tready_1 ]
  set tx_axis_tready_2 [ create_bd_port -dir O tx_axis_tready_2 ]
  set tx_axis_tready_3 [ create_bd_port -dir O tx_axis_tready_3 ]
  set tx_axis_tlast_0 [ create_bd_port -dir I tx_axis_tlast_0 ]
  set tx_axis_tlast_1 [ create_bd_port -dir I tx_axis_tlast_1 ]
  set tx_axis_tlast_2 [ create_bd_port -dir I tx_axis_tlast_2 ]
  set tx_axis_tlast_3 [ create_bd_port -dir I tx_axis_tlast_3 ]
  set tx_axis_tvalid_0 [ create_bd_port -dir I tx_axis_tvalid_0 ]
  set tx_axis_tvalid_1 [ create_bd_port -dir I tx_axis_tvalid_1 ]
  set tx_axis_tvalid_2 [ create_bd_port -dir I tx_axis_tvalid_2 ]
  set tx_axis_tvalid_3 [ create_bd_port -dir I tx_axis_tvalid_3 ]
  set rx_axis_tdata0 [ create_bd_port -dir O -from 63 -to 0 rx_axis_tdata0 ]
  set rx_axis_tdata2 [ create_bd_port -dir O -from 63 -to 0 rx_axis_tdata2 ]
  set rx_axis_tdata4 [ create_bd_port -dir O -from 63 -to 0 rx_axis_tdata4 ]
  set rx_axis_tdata6 [ create_bd_port -dir O -from 63 -to 0 rx_axis_tdata6 ]
  set rx_axis_tkeep_user0 [ create_bd_port -dir O -from 10 -to 0 rx_axis_tkeep_user0 ]
  set rx_axis_tkeep_user2 [ create_bd_port -dir O -from 10 -to 0 rx_axis_tkeep_user2 ]
  set rx_axis_tkeep_user4 [ create_bd_port -dir O -from 10 -to 0 rx_axis_tkeep_user4 ]
  set rx_axis_tkeep_user6 [ create_bd_port -dir O -from 10 -to 0 rx_axis_tkeep_user6 ]
  set rx_axis_tlast_0 [ create_bd_port -dir O rx_axis_tlast_0 ]
  set rx_axis_tlast_1 [ create_bd_port -dir O rx_axis_tlast_1 ]
  set rx_axis_tlast_2 [ create_bd_port -dir O rx_axis_tlast_2 ]
  set rx_axis_tlast_3 [ create_bd_port -dir O rx_axis_tlast_3 ]
  set rx_axis_tvalid_0 [ create_bd_port -dir O rx_axis_tvalid_0 ]
  set rx_axis_tvalid_1 [ create_bd_port -dir O rx_axis_tvalid_1 ]
  set rx_axis_tvalid_2 [ create_bd_port -dir O rx_axis_tvalid_2 ]
  set rx_axis_tvalid_3 [ create_bd_port -dir O rx_axis_tvalid_3 ]
  set gt_reset_tx_datapath_in [ create_bd_port -dir I -from 3 -to 0 gt_reset_tx_datapath_in ]
  set gt_reset_rx_datapath_in [ create_bd_port -dir I -from 3 -to 0 gt_reset_rx_datapath_in ]
  set pm_rdy [ create_bd_port -dir O -from 3 -to 0 pm_rdy ]
  set gtpowergood [ create_bd_port -dir O gtpowergood ]
  set ch0_rxusrclk [ create_bd_port -dir I -from 0 -to 0 -type gt_usrclk ch0_rxusrclk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {322266000} \
 ] $ch0_rxusrclk
  set ch0_txusrclk [ create_bd_port -dir I -from 0 -to 0 -type gt_usrclk ch0_txusrclk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {322266000} \
 ] $ch0_txusrclk
  set ch1_rxusrclk [ create_bd_port -dir I -from 0 -to 0 -type gt_usrclk ch1_rxusrclk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {322266000} \
 ] $ch1_rxusrclk
  set ch1_txusrclk [ create_bd_port -dir I -from 0 -to 0 -type gt_usrclk ch1_txusrclk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {322266000} \
 ] $ch1_txusrclk
  set ch2_rxusrclk [ create_bd_port -dir I -from 0 -to 0 -type gt_usrclk ch2_rxusrclk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {322266000} \
 ] $ch2_rxusrclk
  set ch2_txusrclk [ create_bd_port -dir I -from 0 -to 0 -type gt_usrclk ch2_txusrclk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {322266000} \
 ] $ch2_txusrclk
  set ch3_rxusrclk [ create_bd_port -dir I -from 0 -to 0 -type gt_usrclk ch3_rxusrclk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {322266000} \
 ] $ch3_rxusrclk
  set ch3_txusrclk [ create_bd_port -dir I -from 0 -to 0 -type gt_usrclk ch3_txusrclk ]
  set_property -dict [ list \
   CONFIG.FREQ_HZ {322266000} \
 ] $ch3_txusrclk
  set ch0_loopback [ create_bd_port -dir I -from 2 -to 0 ch0_loopback ]
  set ch0_txrate [ create_bd_port -dir I -from 7 -to 0 ch0_txrate ]
  set ch0_rxrate [ create_bd_port -dir I -from 7 -to 0 ch0_rxrate ]
  set ch1_loopback [ create_bd_port -dir I -from 2 -to 0 ch1_loopback ]
  set ch1_txrate [ create_bd_port -dir I -from 7 -to 0 ch1_txrate ]
  set ch1_rxrate [ create_bd_port -dir I -from 7 -to 0 ch1_rxrate ]
  set ch2_loopback [ create_bd_port -dir I -from 2 -to 0 ch2_loopback ]
  set ch2_txrate [ create_bd_port -dir I -from 7 -to 0 ch2_txrate ]
  set ch2_rxrate [ create_bd_port -dir I -from 7 -to 0 ch2_rxrate ]
  set ch3_loopback [ create_bd_port -dir I -from 2 -to 0 ch3_loopback ]
  set ch3_txrate [ create_bd_port -dir I -from 7 -to 0 ch3_txrate ]
  set ch3_rxrate [ create_bd_port -dir I -from 7 -to 0 ch3_rxrate ]
  set gt_rxn_in_0 [ create_bd_port -dir I -from 3 -to 0 gt_rxn_in_0 ]
  set gt_rxp_in_0 [ create_bd_port -dir I -from 3 -to 0 gt_rxp_in_0 ]
  set gt_txn_out_0 [ create_bd_port -dir O -from 3 -to 0 gt_txn_out_0 ]
  set gt_txp_out_0 [ create_bd_port -dir O -from 3 -to 0 gt_txp_out_0 ]

  # Create instance: mrmac_0_core, and set properties
  set mrmac_0_core [ create_bd_cell -type ip -vlnv xilinx.com:ip:mrmac:2.2 mrmac_0_core ]
  set_property -dict [list \
    CONFIG.FAST_SIM_MODE {0} \
    CONFIG.FEC_SLICE0_CFG_C0 {FEC Disabled (Bypass)} \
    CONFIG.FEC_SLICE1_CFG_C0 {FEC Disabled (Bypass)} \
    CONFIG.FEC_SLICE2_CFG_C0 {FEC Disabled (Bypass)} \
    CONFIG.FEC_SLICE3_CFG_C0 {FEC Disabled (Bypass)} \
    CONFIG.GT_PIPELINE_STAGES {0} \
    CONFIG.GT_REF_CLK_FREQ_C0 {156.25} \
    CONFIG.GT_TYPE_C0 {GTY} \
    CONFIG.MAC_PORT0_ENABLE_TIME_STAMPING_C0 {0} \
    CONFIG.MAC_PORT0_PREEMPTION_C0 {0} \
    CONFIG.MAC_PORT0_RATE_C0 {25GE} \
    CONFIG.MAC_PORT0_RX_FLOW_C0 {0} \
    CONFIG.MAC_PORT0_TX_FLOW_C0 {0} \
    CONFIG.MAC_PORT1_ENABLE_TIME_STAMPING_C0 {0} \
    CONFIG.MAC_PORT1_PREEMPTION_C0 {0} \
    CONFIG.MAC_PORT1_RATE_C0 {25GE} \
    CONFIG.MAC_PORT1_RX_FLOW_C0 {0} \
    CONFIG.MAC_PORT1_TX_FLOW_C0 {0} \
    CONFIG.MAC_PORT2_ENABLE_TIME_STAMPING_C0 {0} \
    CONFIG.MAC_PORT2_PREEMPTION_C0 {0} \
    CONFIG.MAC_PORT2_RATE_C0 {25GE} \
    CONFIG.MAC_PORT2_RX_FLOW_C0 {0} \
    CONFIG.MAC_PORT2_TX_FLOW_C0 {0} \
    CONFIG.MAC_PORT3_ENABLE_TIME_STAMPING_C0 {0} \
    CONFIG.MAC_PORT3_PREEMPTION_C0 {0} \
    CONFIG.MAC_PORT3_RATE_C0 {25GE} \
    CONFIG.MAC_PORT3_RX_FLOW_C0 {0} \
    CONFIG.MAC_PORT3_TX_FLOW_C0 {0} \
    CONFIG.MRMAC_CLIENTS_C0 {4} \
    CONFIG.MRMAC_CONFIGURATION_TYPE {Static Configuration} \
    CONFIG.MRMAC_DATA_PATH_INTERFACE_PORT0_C0 {Independent 64b  Non-Segmented} \
    CONFIG.MRMAC_DATA_PATH_INTERFACE_PORT1_C0 {Independent 64b  Non-Segmented} \
    CONFIG.MRMAC_DATA_PATH_INTERFACE_PORT2_C0 {Independent 64b  Non-Segmented} \
    CONFIG.MRMAC_DATA_PATH_INTERFACE_PORT3_C0 {Independent 64b  Non-Segmented} \
    CONFIG.MRMAC_LOCATION_C0 {MRMAC_X0Y0} \
    CONFIG.MRMAC_MODE_C0 {MAC+PCS} \
    CONFIG.MRMAC_PRESET_C0 {4x25GE Wide} \
    CONFIG.MRMAC_SPEED_C0 {4x25GE} \
    CONFIG.NUM_GT_CHANNELS {4} \
    CONFIG.PORT0_1588v2_Clocking_C0 {Ordinary/Boundary Clock} \
    CONFIG.PORT0_1588v2_Operation_MODE_C0 {No operation} \
    CONFIG.PORT1_1588v2_Clocking_C0 {Ordinary/Boundary Clock} \
    CONFIG.PORT1_1588v2_Operation_MODE_C0 {No operation} \
    CONFIG.PORT2_1588v2_Clocking_C0 {Ordinary/Boundary Clock} \
    CONFIG.PORT2_1588v2_Operation_MODE_C0 {No operation} \
    CONFIG.PORT3_1588v2_Clocking_C0 {Ordinary/Boundary Clock} \
    CONFIG.PORT3_1588v2_Operation_MODE_C0 {No operation} \
    CONFIG.TIMESTAMP_CLK_PERIOD_NS {4.0000} \
  ] $mrmac_0_core


  # Create instance: mrmac_0_gt_wrapper
  create_hier_cell_mrmac_0_gt_wrapper [current_bd_instance .] mrmac_0_gt_wrapper

  # Create interface connections
  connect_bd_intf_net -intf_net APB3_INTF_1 [get_bd_intf_ports APB3_INTF] [get_bd_intf_pins mrmac_0_gt_wrapper/APB3_INTF]
  connect_bd_intf_net -intf_net CLK_IN_D_1 [get_bd_intf_ports CLK_IN_D] [get_bd_intf_pins mrmac_0_gt_wrapper/CLK_IN_D]
  connect_bd_intf_net -intf_net ctl_tx_port0_1 [get_bd_intf_ports ctl_tx_port0] [get_bd_intf_pins mrmac_0_core/ctl_tx_port0]
  connect_bd_intf_net -intf_net ctl_tx_port1_1 [get_bd_intf_ports ctl_tx_port1] [get_bd_intf_pins mrmac_0_core/ctl_tx_port1]
  connect_bd_intf_net -intf_net ctl_tx_port2_1 [get_bd_intf_ports ctl_tx_port2] [get_bd_intf_pins mrmac_0_core/ctl_tx_port2]
  connect_bd_intf_net -intf_net ctl_tx_port3_1 [get_bd_intf_ports ctl_tx_port3] [get_bd_intf_pins mrmac_0_core/ctl_tx_port3]
  connect_bd_intf_net -intf_net gt_quad_base_GT_Serial [get_bd_intf_pins mrmac_0_gt_wrapper/GT_Serial] [get_bd_intf_ports GT_Serial]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_rx_serdes_interface_0 [get_bd_intf_pins mrmac_0_core/gt_rx_serdes_interface_0] [get_bd_intf_pins mrmac_0_gt_wrapper/RX0_GT_IP_Interface]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_rx_serdes_interface_1 [get_bd_intf_pins mrmac_0_core/gt_rx_serdes_interface_1] [get_bd_intf_pins mrmac_0_gt_wrapper/RX1_GT_IP_Interface]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_rx_serdes_interface_2 [get_bd_intf_pins mrmac_0_core/gt_rx_serdes_interface_2] [get_bd_intf_pins mrmac_0_gt_wrapper/RX2_GT_IP_Interface]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_rx_serdes_interface_3 [get_bd_intf_pins mrmac_0_core/gt_rx_serdes_interface_3] [get_bd_intf_pins mrmac_0_gt_wrapper/RX3_GT_IP_Interface]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_tx_serdes_interface_0 [get_bd_intf_pins mrmac_0_core/gt_tx_serdes_interface_0] [get_bd_intf_pins mrmac_0_gt_wrapper/TX0_GT_IP_Interface]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_tx_serdes_interface_1 [get_bd_intf_pins mrmac_0_core/gt_tx_serdes_interface_1] [get_bd_intf_pins mrmac_0_gt_wrapper/TX1_GT_IP_Interface]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_tx_serdes_interface_2 [get_bd_intf_pins mrmac_0_core/gt_tx_serdes_interface_2] [get_bd_intf_pins mrmac_0_gt_wrapper/TX2_GT_IP_Interface]
  connect_bd_intf_net -intf_net mrmac_0_core_gt_tx_serdes_interface_3 [get_bd_intf_pins mrmac_0_core/gt_tx_serdes_interface_3] [get_bd_intf_pins mrmac_0_gt_wrapper/TX3_GT_IP_Interface]
  connect_bd_intf_net -intf_net mrmac_0_core_rx_preambleout [get_bd_intf_ports rx_preambleout] [get_bd_intf_pins mrmac_0_core/rx_preambleout]
  connect_bd_intf_net -intf_net mrmac_0_core_stat_rx_port0 [get_bd_intf_ports stat_rx_port0] [get_bd_intf_pins mrmac_0_core/stat_rx_port0]
  connect_bd_intf_net -intf_net mrmac_0_core_stat_rx_port1 [get_bd_intf_ports stat_rx_port1] [get_bd_intf_pins mrmac_0_core/stat_rx_port1]
  connect_bd_intf_net -intf_net mrmac_0_core_stat_rx_port2 [get_bd_intf_ports stat_rx_port2] [get_bd_intf_pins mrmac_0_core/stat_rx_port2]
  connect_bd_intf_net -intf_net mrmac_0_core_stat_rx_port3 [get_bd_intf_ports stat_rx_port3] [get_bd_intf_pins mrmac_0_core/stat_rx_port3]
  connect_bd_intf_net -intf_net mrmac_0_core_stat_tx_port0 [get_bd_intf_ports stat_tx_port0] [get_bd_intf_pins mrmac_0_core/stat_tx_port0]
  connect_bd_intf_net -intf_net mrmac_0_core_stat_tx_port1 [get_bd_intf_ports stat_tx_port1] [get_bd_intf_pins mrmac_0_core/stat_tx_port1]
  connect_bd_intf_net -intf_net mrmac_0_core_stat_tx_port2 [get_bd_intf_ports stat_tx_port2] [get_bd_intf_pins mrmac_0_core/stat_tx_port2]
  connect_bd_intf_net -intf_net mrmac_0_core_stat_tx_port3 [get_bd_intf_ports stat_tx_port3] [get_bd_intf_pins mrmac_0_core/stat_tx_port3]
  connect_bd_intf_net -intf_net s_axi_1 [get_bd_intf_ports s_axi] [get_bd_intf_pins mrmac_0_core/s_axi]
  connect_bd_intf_net -intf_net tx_preamblein_1 [get_bd_intf_ports tx_preamblein] [get_bd_intf_pins mrmac_0_core/tx_preamblein]

  # Create port connections
  connect_bd_net -net apb3clk_quad_1 [get_bd_ports apb3clk_quad] [get_bd_pins mrmac_0_gt_wrapper/apb3clk_quad]
  connect_bd_net -net ch0_loopback_1 [get_bd_ports ch0_loopback] [get_bd_pins mrmac_0_gt_wrapper/ch0_loopback]
  connect_bd_net -net ch0_rxrate_1 [get_bd_ports ch0_rxrate] [get_bd_pins mrmac_0_gt_wrapper/ch0_rxrate]
  connect_bd_net -net ch0_rxusrclk_1 [get_bd_ports ch0_rxusrclk] [get_bd_pins mrmac_0_gt_wrapper/ch0_rxusrclk]
  connect_bd_net -net ch0_txrate_1 [get_bd_ports ch0_txrate] [get_bd_pins mrmac_0_gt_wrapper/ch0_txrate]
  connect_bd_net -net ch0_txusrclk_1 [get_bd_ports ch0_txusrclk] [get_bd_pins mrmac_0_gt_wrapper/ch0_txusrclk]
  connect_bd_net -net ch1_loopback_1 [get_bd_ports ch1_loopback] [get_bd_pins mrmac_0_gt_wrapper/ch1_loopback]
  connect_bd_net -net ch1_rxrate_1 [get_bd_ports ch1_rxrate] [get_bd_pins mrmac_0_gt_wrapper/ch1_rxrate]
  connect_bd_net -net ch1_rxusrclk_1 [get_bd_ports ch1_rxusrclk] [get_bd_pins mrmac_0_gt_wrapper/ch1_rxusrclk]
  connect_bd_net -net ch1_txrate_1 [get_bd_ports ch1_txrate] [get_bd_pins mrmac_0_gt_wrapper/ch1_txrate]
  connect_bd_net -net ch1_txusrclk_1 [get_bd_ports ch1_txusrclk] [get_bd_pins mrmac_0_gt_wrapper/ch1_txusrclk]
  connect_bd_net -net ch2_loopback_1 [get_bd_ports ch2_loopback] [get_bd_pins mrmac_0_gt_wrapper/ch2_loopback]
  connect_bd_net -net ch2_rxrate_1 [get_bd_ports ch2_rxrate] [get_bd_pins mrmac_0_gt_wrapper/ch2_rxrate]
  connect_bd_net -net ch2_rxusrclk_1 [get_bd_ports ch2_rxusrclk] [get_bd_pins mrmac_0_gt_wrapper/ch2_rxusrclk]
  connect_bd_net -net ch2_txrate_1 [get_bd_ports ch2_txrate] [get_bd_pins mrmac_0_gt_wrapper/ch2_txrate]
  connect_bd_net -net ch2_txusrclk_1 [get_bd_ports ch2_txusrclk] [get_bd_pins mrmac_0_gt_wrapper/ch2_txusrclk]
  connect_bd_net -net ch3_loopback_1 [get_bd_ports ch3_loopback] [get_bd_pins mrmac_0_gt_wrapper/ch3_loopback]
  connect_bd_net -net ch3_rxrate_1 [get_bd_ports ch3_rxrate] [get_bd_pins mrmac_0_gt_wrapper/ch3_rxrate]
  connect_bd_net -net ch3_rxusrclk_1 [get_bd_ports ch3_rxusrclk] [get_bd_pins mrmac_0_gt_wrapper/ch3_rxusrclk]
  connect_bd_net -net ch3_txrate_1 [get_bd_ports ch3_txrate] [get_bd_pins mrmac_0_gt_wrapper/ch3_txrate]
  connect_bd_net -net ch3_txusrclk_1 [get_bd_ports ch3_txusrclk] [get_bd_pins mrmac_0_gt_wrapper/ch3_txusrclk]
  connect_bd_net -net gt_quad_base_gtpowergood [get_bd_pins mrmac_0_gt_wrapper/gtpowergood] [get_bd_ports gtpowergood]
  connect_bd_net -net gt_quad_base_txn [get_bd_pins mrmac_0_gt_wrapper/gt_txn_out_0] [get_bd_ports gt_txn_out_0]
  connect_bd_net -net gt_quad_base_txp [get_bd_pins mrmac_0_gt_wrapper/gt_txp_out_0] [get_bd_ports gt_txp_out_0]
  connect_bd_net -net gt_reset_all_in_1 [get_bd_ports gt_reset_all_in] [get_bd_pins mrmac_0_core/gt_reset_all_in]
  connect_bd_net -net gt_reset_rx_datapath_in_1 [get_bd_ports gt_reset_rx_datapath_in] [get_bd_pins mrmac_0_core/gt_reset_rx_datapath_in]
  connect_bd_net -net gt_reset_tx_datapath_in_1 [get_bd_ports gt_reset_tx_datapath_in] [get_bd_pins mrmac_0_core/gt_reset_tx_datapath_in]
  connect_bd_net -net gt_rxn_in_0_1 [get_bd_ports gt_rxn_in_0] [get_bd_pins mrmac_0_gt_wrapper/gt_rxn_in_0]
  connect_bd_net -net gt_rxp_in_0_1 [get_bd_ports gt_rxp_in_0] [get_bd_pins mrmac_0_gt_wrapper/gt_rxp_in_0]
  connect_bd_net -net gtpowergood_in_1 [get_bd_ports gtpowergood_in] [get_bd_pins mrmac_0_core/gtpowergood_in]
  connect_bd_net -net mbufg_gt_0_1_MBUFG_GT_O1 [get_bd_pins mrmac_0_gt_wrapper/ch1_tx_usr_clk] [get_bd_ports ch1_tx_usr_clk]
  connect_bd_net -net mbufg_gt_0_1_MBUFG_GT_O2 [get_bd_pins mrmac_0_gt_wrapper/ch1_tx_usr_clk2] [get_bd_ports ch1_tx_usr_clk2]
  connect_bd_net -net mbufg_gt_0_2_MBUFG_GT_O1 [get_bd_pins mrmac_0_gt_wrapper/ch2_tx_usr_clk] [get_bd_ports ch2_tx_usr_clk]
  connect_bd_net -net mbufg_gt_0_2_MBUFG_GT_O2 [get_bd_pins mrmac_0_gt_wrapper/ch2_tx_usr_clk2] [get_bd_ports ch2_tx_usr_clk2]
  connect_bd_net -net mbufg_gt_0_3_MBUFG_GT_O1 [get_bd_pins mrmac_0_gt_wrapper/ch3_tx_usr_clk] [get_bd_ports ch3_tx_usr_clk]
  connect_bd_net -net mbufg_gt_0_3_MBUFG_GT_O2 [get_bd_pins mrmac_0_gt_wrapper/ch3_tx_usr_clk2] [get_bd_ports ch3_tx_usr_clk2]
  connect_bd_net -net mbufg_gt_0_MBUFG_GT_O1 [get_bd_pins mrmac_0_gt_wrapper/ch0_tx_usr_clk] [get_bd_ports ch0_tx_usr_clk]
  connect_bd_net -net mbufg_gt_0_MBUFG_GT_O2 [get_bd_pins mrmac_0_gt_wrapper/ch0_tx_usr_clk2] [get_bd_ports ch0_tx_usr_clk2]
  connect_bd_net -net mbufg_gt_1_1_MBUFG_GT_O1 [get_bd_pins mrmac_0_gt_wrapper/ch1_rx_usr_clk] [get_bd_ports ch1_rx_usr_clk]
  connect_bd_net -net mbufg_gt_1_1_MBUFG_GT_O2 [get_bd_pins mrmac_0_gt_wrapper/ch1_rx_usr_clk2] [get_bd_ports ch1_rx_usr_clk2]
  connect_bd_net -net mbufg_gt_1_2_MBUFG_GT_O1 [get_bd_pins mrmac_0_gt_wrapper/ch2_rx_usr_clk] [get_bd_ports ch2_rx_usr_clk]
  connect_bd_net -net mbufg_gt_1_2_MBUFG_GT_O2 [get_bd_pins mrmac_0_gt_wrapper/ch2_rx_usr_clk2] [get_bd_ports ch2_rx_usr_clk2]
  connect_bd_net -net mbufg_gt_1_3_MBUFG_GT_O1 [get_bd_pins mrmac_0_gt_wrapper/ch3_rx_usr_clk] [get_bd_ports ch3_rx_usr_clk]
  connect_bd_net -net mbufg_gt_1_3_MBUFG_GT_O2 [get_bd_pins mrmac_0_gt_wrapper/ch3_rx_usr_clk2] [get_bd_ports ch3_rx_usr_clk2]
  connect_bd_net -net mbufg_gt_1_MBUFG_GT_O1 [get_bd_pins mrmac_0_gt_wrapper/ch0_rx_usr_clk] [get_bd_ports ch0_rx_usr_clk]
  connect_bd_net -net mbufg_gt_1_MBUFG_GT_O2 [get_bd_pins mrmac_0_gt_wrapper/ch0_rx_usr_clk2] [get_bd_ports ch0_rx_usr_clk2]
  connect_bd_net -net mrmac_0_core_gt_rx_reset_done_out [get_bd_pins mrmac_0_core/gt_rx_reset_done_out] [get_bd_ports gt_rx_reset_done_out]
  connect_bd_net -net mrmac_0_core_gt_tx_reset_done_out [get_bd_pins mrmac_0_core/gt_tx_reset_done_out] [get_bd_ports gt_tx_reset_done_out]
  connect_bd_net -net mrmac_0_core_pm_rdy [get_bd_pins mrmac_0_core/pm_rdy] [get_bd_ports pm_rdy]
  connect_bd_net -net mrmac_0_core_rx_axis_tdata0 [get_bd_pins mrmac_0_core/rx_axis_tdata0] [get_bd_ports rx_axis_tdata0]
  connect_bd_net -net mrmac_0_core_rx_axis_tdata2 [get_bd_pins mrmac_0_core/rx_axis_tdata2] [get_bd_ports rx_axis_tdata2]
  connect_bd_net -net mrmac_0_core_rx_axis_tdata4 [get_bd_pins mrmac_0_core/rx_axis_tdata4] [get_bd_ports rx_axis_tdata4]
  connect_bd_net -net mrmac_0_core_rx_axis_tdata6 [get_bd_pins mrmac_0_core/rx_axis_tdata6] [get_bd_ports rx_axis_tdata6]
  connect_bd_net -net mrmac_0_core_rx_axis_tkeep_user0 [get_bd_pins mrmac_0_core/rx_axis_tkeep_user0] [get_bd_ports rx_axis_tkeep_user0]
  connect_bd_net -net mrmac_0_core_rx_axis_tkeep_user2 [get_bd_pins mrmac_0_core/rx_axis_tkeep_user2] [get_bd_ports rx_axis_tkeep_user2]
  connect_bd_net -net mrmac_0_core_rx_axis_tkeep_user4 [get_bd_pins mrmac_0_core/rx_axis_tkeep_user4] [get_bd_ports rx_axis_tkeep_user4]
  connect_bd_net -net mrmac_0_core_rx_axis_tkeep_user6 [get_bd_pins mrmac_0_core/rx_axis_tkeep_user6] [get_bd_ports rx_axis_tkeep_user6]
  connect_bd_net -net mrmac_0_core_rx_axis_tlast_0 [get_bd_pins mrmac_0_core/rx_axis_tlast_0] [get_bd_ports rx_axis_tlast_0]
  connect_bd_net -net mrmac_0_core_rx_axis_tlast_1 [get_bd_pins mrmac_0_core/rx_axis_tlast_1] [get_bd_ports rx_axis_tlast_1]
  connect_bd_net -net mrmac_0_core_rx_axis_tlast_2 [get_bd_pins mrmac_0_core/rx_axis_tlast_2] [get_bd_ports rx_axis_tlast_2]
  connect_bd_net -net mrmac_0_core_rx_axis_tlast_3 [get_bd_pins mrmac_0_core/rx_axis_tlast_3] [get_bd_ports rx_axis_tlast_3]
  connect_bd_net -net mrmac_0_core_rx_axis_tvalid_0 [get_bd_pins mrmac_0_core/rx_axis_tvalid_0] [get_bd_ports rx_axis_tvalid_0]
  connect_bd_net -net mrmac_0_core_rx_axis_tvalid_1 [get_bd_pins mrmac_0_core/rx_axis_tvalid_1] [get_bd_ports rx_axis_tvalid_1]
  connect_bd_net -net mrmac_0_core_rx_axis_tvalid_2 [get_bd_pins mrmac_0_core/rx_axis_tvalid_2] [get_bd_ports rx_axis_tvalid_2]
  connect_bd_net -net mrmac_0_core_rx_axis_tvalid_3 [get_bd_pins mrmac_0_core/rx_axis_tvalid_3] [get_bd_ports rx_axis_tvalid_3]
  connect_bd_net -net mrmac_0_core_rx_clr_out_0 [get_bd_pins mrmac_0_core/rx_clr_out_0] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLR4]
  connect_bd_net -net mrmac_0_core_rx_clr_out_1 [get_bd_pins mrmac_0_core/rx_clr_out_1] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLR5]
  connect_bd_net -net mrmac_0_core_rx_clr_out_2 [get_bd_pins mrmac_0_core/rx_clr_out_2] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLR6]
  connect_bd_net -net mrmac_0_core_rx_clr_out_3 [get_bd_pins mrmac_0_core/rx_clr_out_3] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLR7]
  connect_bd_net -net mrmac_0_core_rx_clrb_leaf_out_0 [get_bd_pins mrmac_0_core/rx_clrb_leaf_out_0] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLRB_LEAF4]
  connect_bd_net -net mrmac_0_core_rx_clrb_leaf_out_1 [get_bd_pins mrmac_0_core/rx_clrb_leaf_out_1] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLRB_LEAF5]
  connect_bd_net -net mrmac_0_core_rx_clrb_leaf_out_2 [get_bd_pins mrmac_0_core/rx_clrb_leaf_out_2] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLRB_LEAF6]
  connect_bd_net -net mrmac_0_core_rx_clrb_leaf_out_3 [get_bd_pins mrmac_0_core/rx_clrb_leaf_out_3] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLRB_LEAF7]
  connect_bd_net -net mrmac_0_core_tx_axis_tready_0 [get_bd_pins mrmac_0_core/tx_axis_tready_0] [get_bd_ports tx_axis_tready_0]
  connect_bd_net -net mrmac_0_core_tx_axis_tready_1 [get_bd_pins mrmac_0_core/tx_axis_tready_1] [get_bd_ports tx_axis_tready_1]
  connect_bd_net -net mrmac_0_core_tx_axis_tready_2 [get_bd_pins mrmac_0_core/tx_axis_tready_2] [get_bd_ports tx_axis_tready_2]
  connect_bd_net -net mrmac_0_core_tx_axis_tready_3 [get_bd_pins mrmac_0_core/tx_axis_tready_3] [get_bd_ports tx_axis_tready_3]
  connect_bd_net -net mrmac_0_core_tx_clr_out_0 [get_bd_pins mrmac_0_core/tx_clr_out_0] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLR]
  connect_bd_net -net mrmac_0_core_tx_clr_out_1 [get_bd_pins mrmac_0_core/tx_clr_out_1] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLR1]
  connect_bd_net -net mrmac_0_core_tx_clr_out_2 [get_bd_pins mrmac_0_core/tx_clr_out_2] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLR2]
  connect_bd_net -net mrmac_0_core_tx_clr_out_3 [get_bd_pins mrmac_0_core/tx_clr_out_3] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLR3]
  connect_bd_net -net mrmac_0_core_tx_clrb_leaf_out_0 [get_bd_pins mrmac_0_core/tx_clrb_leaf_out_0] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLRB_LEAF]
  connect_bd_net -net mrmac_0_core_tx_clrb_leaf_out_1 [get_bd_pins mrmac_0_core/tx_clrb_leaf_out_1] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLRB_LEAF1]
  connect_bd_net -net mrmac_0_core_tx_clrb_leaf_out_2 [get_bd_pins mrmac_0_core/tx_clrb_leaf_out_2] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLRB_LEAF2]
  connect_bd_net -net mrmac_0_core_tx_clrb_leaf_out_3 [get_bd_pins mrmac_0_core/tx_clrb_leaf_out_3] [get_bd_pins mrmac_0_gt_wrapper/MBUFG_GT_CLRB_LEAF3]
  connect_bd_net -net pm_tick_1 [get_bd_ports pm_tick] [get_bd_pins mrmac_0_core/pm_tick]
  connect_bd_net -net rx_alt_serdes_clk_1 [get_bd_ports rx_alt_serdes_clk] [get_bd_pins mrmac_0_core/rx_alt_serdes_clk]
  connect_bd_net -net rx_axi_clk_1 [get_bd_ports rx_axi_clk] [get_bd_pins mrmac_0_core/rx_axi_clk]
  connect_bd_net -net rx_core_clk_1 [get_bd_ports rx_core_clk] [get_bd_pins mrmac_0_core/rx_core_clk]
  connect_bd_net -net rx_core_reset_1 [get_bd_ports rx_core_reset] [get_bd_pins mrmac_0_core/rx_core_reset]
  connect_bd_net -net rx_flexif_clk_1 [get_bd_ports rx_flexif_clk] [get_bd_pins mrmac_0_core/rx_flexif_clk]
  connect_bd_net -net rx_flexif_reset_1 [get_bd_ports rx_flexif_reset] [get_bd_pins mrmac_0_core/rx_flexif_reset]
  connect_bd_net -net rx_serdes_clk_1 [get_bd_ports rx_serdes_clk] [get_bd_pins mrmac_0_core/rx_serdes_clk]
  connect_bd_net -net rx_serdes_reset_1 [get_bd_ports rx_serdes_reset] [get_bd_pins mrmac_0_core/rx_serdes_reset]
  connect_bd_net -net rx_ts_clk_1 [get_bd_ports rx_ts_clk] [get_bd_pins mrmac_0_core/rx_ts_clk]
  connect_bd_net -net s_axi_aclk_1 [get_bd_ports s_axi_aclk] [get_bd_pins mrmac_0_core/s_axi_aclk]
  connect_bd_net -net s_axi_aresetn_1 [get_bd_ports s_axi_aresetn] [get_bd_pins mrmac_0_core/s_axi_aresetn] [get_bd_pins mrmac_0_gt_wrapper/s_axi_aresetn]
  connect_bd_net -net tx_alt_serdes_clk_1 [get_bd_ports tx_alt_serdes_clk] [get_bd_pins mrmac_0_core/tx_alt_serdes_clk]
  connect_bd_net -net tx_axi_clk_1 [get_bd_ports tx_axi_clk] [get_bd_pins mrmac_0_core/tx_axi_clk]
  connect_bd_net -net tx_axis_tdata0_1 [get_bd_ports tx_axis_tdata0] [get_bd_pins mrmac_0_core/tx_axis_tdata0]
  connect_bd_net -net tx_axis_tdata2_1 [get_bd_ports tx_axis_tdata2] [get_bd_pins mrmac_0_core/tx_axis_tdata2]
  connect_bd_net -net tx_axis_tdata4_1 [get_bd_ports tx_axis_tdata4] [get_bd_pins mrmac_0_core/tx_axis_tdata4]
  connect_bd_net -net tx_axis_tdata6_1 [get_bd_ports tx_axis_tdata6] [get_bd_pins mrmac_0_core/tx_axis_tdata6]
  connect_bd_net -net tx_axis_tkeep_user0_1 [get_bd_ports tx_axis_tkeep_user0] [get_bd_pins mrmac_0_core/tx_axis_tkeep_user0]
  connect_bd_net -net tx_axis_tkeep_user2_1 [get_bd_ports tx_axis_tkeep_user2] [get_bd_pins mrmac_0_core/tx_axis_tkeep_user2]
  connect_bd_net -net tx_axis_tkeep_user4_1 [get_bd_ports tx_axis_tkeep_user4] [get_bd_pins mrmac_0_core/tx_axis_tkeep_user4]
  connect_bd_net -net tx_axis_tkeep_user6_1 [get_bd_ports tx_axis_tkeep_user6] [get_bd_pins mrmac_0_core/tx_axis_tkeep_user6]
  connect_bd_net -net tx_axis_tlast_0_1 [get_bd_ports tx_axis_tlast_0] [get_bd_pins mrmac_0_core/tx_axis_tlast_0]
  connect_bd_net -net tx_axis_tlast_1_1 [get_bd_ports tx_axis_tlast_1] [get_bd_pins mrmac_0_core/tx_axis_tlast_1]
  connect_bd_net -net tx_axis_tlast_2_1 [get_bd_ports tx_axis_tlast_2] [get_bd_pins mrmac_0_core/tx_axis_tlast_2]
  connect_bd_net -net tx_axis_tlast_3_1 [get_bd_ports tx_axis_tlast_3] [get_bd_pins mrmac_0_core/tx_axis_tlast_3]
  connect_bd_net -net tx_axis_tvalid_0_1 [get_bd_ports tx_axis_tvalid_0] [get_bd_pins mrmac_0_core/tx_axis_tvalid_0]
  connect_bd_net -net tx_axis_tvalid_1_1 [get_bd_ports tx_axis_tvalid_1] [get_bd_pins mrmac_0_core/tx_axis_tvalid_1]
  connect_bd_net -net tx_axis_tvalid_2_1 [get_bd_ports tx_axis_tvalid_2] [get_bd_pins mrmac_0_core/tx_axis_tvalid_2]
  connect_bd_net -net tx_axis_tvalid_3_1 [get_bd_ports tx_axis_tvalid_3] [get_bd_pins mrmac_0_core/tx_axis_tvalid_3]
  connect_bd_net -net tx_core_clk_1 [get_bd_ports tx_core_clk] [get_bd_pins mrmac_0_core/tx_core_clk]
  connect_bd_net -net tx_core_reset_1 [get_bd_ports tx_core_reset] [get_bd_pins mrmac_0_core/tx_core_reset]
  connect_bd_net -net tx_flexif_clk_1 [get_bd_ports tx_flexif_clk] [get_bd_pins mrmac_0_core/tx_flexif_clk]
  connect_bd_net -net tx_serdes_reset_1 [get_bd_ports tx_serdes_reset] [get_bd_pins mrmac_0_core/tx_serdes_reset]
  connect_bd_net -net tx_ts_clk_1 [get_bd_ports tx_ts_clk] [get_bd_pins mrmac_0_core/tx_ts_clk]

  # Create address segments
  assign_bd_address -offset 0xA4080000 -range 0x00010000 -target_address_space [get_bd_addr_spaces APB3_INTF] [get_bd_addr_segs mrmac_0_gt_wrapper/gt_quad_base/APB3_INTF/Reg] -force
  assign_bd_address -offset 0xA4090000 -range 0x00010000 -target_address_space [get_bd_addr_spaces s_axi] [get_bd_addr_segs mrmac_0_core/s_axi/Reg] -force

  # Perform GUI Layout
  regenerate_bd_layout -layout_string {
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.383573",
   "Default View_TopLeft":"576,44",
   "ExpandedHierarchyInLayout":"/mrmac_0_gt_wrapper",
   "guistr":"# # String gsaved with Nlview 7.5.8 2022-09-21 7111 VDI=41 GEI=38 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port GT_Serial -pg 1 -lvl 3 -x 3490 -y 360 -defaultsOSRD
preplace port CLK_IN_D -pg 1 -lvl 0 -x 0 -y 240 -defaultsOSRD
preplace port s_axi -pg 1 -lvl 0 -x 0 -y 940 -defaultsOSRD
preplace port ctl_tx_port0 -pg 1 -lvl 0 -x 0 -y 1280 -defaultsOSRD
preplace port ctl_tx_port1 -pg 1 -lvl 0 -x 0 -y 1300 -defaultsOSRD
preplace port ctl_tx_port2 -pg 1 -lvl 0 -x 0 -y 1320 -defaultsOSRD
preplace port ctl_tx_port3 -pg 1 -lvl 0 -x 0 -y 1340 -defaultsOSRD
preplace port stat_tx_port0 -pg 1 -lvl 3 -x 3490 -y 1210 -defaultsOSRD
preplace port stat_tx_port1 -pg 1 -lvl 3 -x 3490 -y 1230 -defaultsOSRD
preplace port stat_tx_port2 -pg 1 -lvl 3 -x 3490 -y 1250 -defaultsOSRD
preplace port stat_tx_port3 -pg 1 -lvl 3 -x 3490 -y 1270 -defaultsOSRD
preplace port stat_rx_port0 -pg 1 -lvl 3 -x 3490 -y 1290 -defaultsOSRD
preplace port stat_rx_port1 -pg 1 -lvl 3 -x 3490 -y 1310 -defaultsOSRD
preplace port stat_rx_port2 -pg 1 -lvl 3 -x 3490 -y 1330 -defaultsOSRD
preplace port stat_rx_port3 -pg 1 -lvl 3 -x 3490 -y 1350 -defaultsOSRD
preplace port tx_preamblein -pg 1 -lvl 0 -x 0 -y 1460 -defaultsOSRD
preplace port rx_preambleout -pg 1 -lvl 3 -x 3490 -y 1510 -defaultsOSRD
preplace port APB3_INTF -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_apb3clk_quad -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace port port-id_s_axi_aclk -pg 1 -lvl 0 -x 0 -y 1480 -defaultsOSRD
preplace port port-id_s_axi_aresetn -pg 1 -lvl 0 -x 0 -y 1500 -defaultsOSRD
preplace port port-id_gtpowergood_in -pg 1 -lvl 0 -x 0 -y 1600 -defaultsOSRD
preplace port port-id_tx_axis_tready_0 -pg 1 -lvl 3 -x 3490 -y 970 -defaultsOSRD
preplace port port-id_tx_axis_tready_1 -pg 1 -lvl 3 -x 3490 -y 990 -defaultsOSRD
preplace port port-id_tx_axis_tready_2 -pg 1 -lvl 3 -x 3490 -y 1010 -defaultsOSRD
preplace port port-id_tx_axis_tready_3 -pg 1 -lvl 3 -x 3490 -y 1030 -defaultsOSRD
preplace port port-id_tx_axis_tlast_0 -pg 1 -lvl 0 -x 0 -y 980 -defaultsOSRD
preplace port port-id_tx_axis_tlast_1 -pg 1 -lvl 0 -x 0 -y 1060 -defaultsOSRD
preplace port port-id_tx_axis_tlast_2 -pg 1 -lvl 0 -x 0 -y 1140 -defaultsOSRD
preplace port port-id_tx_axis_tlast_3 -pg 1 -lvl 0 -x 0 -y 1220 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_0 -pg 1 -lvl 0 -x 0 -y 1020 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_1 -pg 1 -lvl 0 -x 0 -y 1100 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_2 -pg 1 -lvl 0 -x 0 -y 1180 -defaultsOSRD
preplace port port-id_tx_axis_tvalid_3 -pg 1 -lvl 0 -x 0 -y 1260 -defaultsOSRD
preplace port port-id_rx_axis_tlast_0 -pg 1 -lvl 3 -x 3490 -y 1050 -defaultsOSRD
preplace port port-id_rx_axis_tlast_1 -pg 1 -lvl 3 -x 3490 -y 1090 -defaultsOSRD
preplace port port-id_rx_axis_tlast_2 -pg 1 -lvl 3 -x 3490 -y 1130 -defaultsOSRD
preplace port port-id_rx_axis_tlast_3 -pg 1 -lvl 3 -x 3490 -y 1170 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_0 -pg 1 -lvl 3 -x 3490 -y 1070 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_1 -pg 1 -lvl 3 -x 3490 -y 1110 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_2 -pg 1 -lvl 3 -x 3490 -y 1150 -defaultsOSRD
preplace port port-id_rx_axis_tvalid_3 -pg 1 -lvl 3 -x 3490 -y 1190 -defaultsOSRD
preplace port port-id_gtpowergood -pg 1 -lvl 3 -x 3490 -y 380 -defaultsOSRD
preplace portBus tx_axi_clk -pg 1 -lvl 0 -x 0 -y 2000 -defaultsOSRD
preplace portBus rx_axi_clk -pg 1 -lvl 0 -x 0 -y 1660 -defaultsOSRD
preplace portBus tx_core_reset -pg 1 -lvl 0 -x 0 -y 2040 -defaultsOSRD
preplace portBus rx_core_reset -pg 1 -lvl 0 -x 0 -y 1700 -defaultsOSRD
preplace portBus tx_serdes_reset -pg 1 -lvl 0 -x 0 -y 2080 -defaultsOSRD
preplace portBus rx_serdes_reset -pg 1 -lvl 0 -x 0 -y 1780 -defaultsOSRD
preplace portBus rx_flexif_reset -pg 1 -lvl 0 -x 0 -y 1740 -defaultsOSRD
preplace portBus tx_core_clk -pg 1 -lvl 0 -x 0 -y 2020 -defaultsOSRD
preplace portBus rx_core_clk -pg 1 -lvl 0 -x 0 -y 1680 -defaultsOSRD
preplace portBus rx_serdes_clk -pg 1 -lvl 0 -x 0 -y 1760 -defaultsOSRD
preplace portBus tx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 1820 -defaultsOSRD
preplace portBus rx_alt_serdes_clk -pg 1 -lvl 0 -x 0 -y 1640 -defaultsOSRD
preplace portBus tx_flexif_clk -pg 1 -lvl 0 -x 0 -y 2060 -defaultsOSRD
preplace portBus rx_flexif_clk -pg 1 -lvl 0 -x 0 -y 1720 -defaultsOSRD
preplace portBus tx_ts_clk -pg 1 -lvl 0 -x 0 -y 2100 -defaultsOSRD
preplace portBus rx_ts_clk -pg 1 -lvl 0 -x 0 -y 1800 -defaultsOSRD
preplace portBus pm_tick -pg 1 -lvl 0 -x 0 -y 1520 -defaultsOSRD
preplace portBus gt_tx_reset_done_out -pg 1 -lvl 3 -x 3490 -y 1890 -defaultsOSRD
preplace portBus gt_rx_reset_done_out -pg 1 -lvl 3 -x 3490 -y 1910 -defaultsOSRD
preplace portBus gt_reset_all_in -pg 1 -lvl 0 -x 0 -y 1540 -defaultsOSRD
preplace portBus ch0_tx_usr_clk -pg 1 -lvl 3 -x 3490 -y 440 -defaultsOSRD
preplace portBus ch1_tx_usr_clk -pg 1 -lvl 3 -x 3490 -y 480 -defaultsOSRD
preplace portBus ch2_tx_usr_clk -pg 1 -lvl 3 -x 3490 -y 520 -defaultsOSRD
preplace portBus ch3_tx_usr_clk -pg 1 -lvl 3 -x 3490 -y 560 -defaultsOSRD
preplace portBus ch0_rx_usr_clk -pg 1 -lvl 3 -x 3490 -y 600 -defaultsOSRD
preplace portBus ch1_rx_usr_clk -pg 1 -lvl 3 -x 3490 -y 640 -defaultsOSRD
preplace portBus ch2_rx_usr_clk -pg 1 -lvl 3 -x 3490 -y 680 -defaultsOSRD
preplace portBus ch3_rx_usr_clk -pg 1 -lvl 3 -x 3490 -y 720 -defaultsOSRD
preplace portBus ch0_tx_usr_clk2 -pg 1 -lvl 3 -x 3490 -y 460 -defaultsOSRD
preplace portBus ch2_tx_usr_clk2 -pg 1 -lvl 3 -x 3490 -y 540 -defaultsOSRD
preplace portBus ch1_tx_usr_clk2 -pg 1 -lvl 3 -x 3490 -y 500 -defaultsOSRD
preplace portBus ch3_tx_usr_clk2 -pg 1 -lvl 3 -x 3490 -y 580 -defaultsOSRD
preplace portBus ch0_rx_usr_clk2 -pg 1 -lvl 3 -x 3490 -y 620 -defaultsOSRD
preplace portBus ch2_rx_usr_clk2 -pg 1 -lvl 3 -x 3490 -y 700 -defaultsOSRD
preplace portBus ch1_rx_usr_clk2 -pg 1 -lvl 3 -x 3490 -y 660 -defaultsOSRD
preplace portBus ch3_rx_usr_clk2 -pg 1 -lvl 3 -x 3490 -y 740 -defaultsOSRD
preplace portBus tx_axis_tdata0 -pg 1 -lvl 0 -x 0 -y 1840 -defaultsOSRD
preplace portBus tx_axis_tdata2 -pg 1 -lvl 0 -x 0 -y 1860 -defaultsOSRD
preplace portBus tx_axis_tdata4 -pg 1 -lvl 0 -x 0 -y 1880 -defaultsOSRD
preplace portBus tx_axis_tdata6 -pg 1 -lvl 0 -x 0 -y 1900 -defaultsOSRD
preplace portBus tx_axis_tkeep_user0 -pg 1 -lvl 0 -x 0 -y 1920 -defaultsOSRD
preplace portBus tx_axis_tkeep_user2 -pg 1 -lvl 0 -x 0 -y 1940 -defaultsOSRD
preplace portBus tx_axis_tkeep_user4 -pg 1 -lvl 0 -x 0 -y 1960 -defaultsOSRD
preplace portBus tx_axis_tkeep_user6 -pg 1 -lvl 0 -x 0 -y 1980 -defaultsOSRD
preplace portBus rx_axis_tdata0 -pg 1 -lvl 3 -x 3490 -y 1610 -defaultsOSRD
preplace portBus rx_axis_tdata2 -pg 1 -lvl 3 -x 3490 -y 1630 -defaultsOSRD
preplace portBus rx_axis_tdata4 -pg 1 -lvl 3 -x 3490 -y 1650 -defaultsOSRD
preplace portBus rx_axis_tdata6 -pg 1 -lvl 3 -x 3490 -y 1670 -defaultsOSRD
preplace portBus rx_axis_tkeep_user0 -pg 1 -lvl 3 -x 3490 -y 1690 -defaultsOSRD
preplace portBus rx_axis_tkeep_user2 -pg 1 -lvl 3 -x 3490 -y 1710 -defaultsOSRD
preplace portBus rx_axis_tkeep_user4 -pg 1 -lvl 3 -x 3490 -y 1730 -defaultsOSRD
preplace portBus rx_axis_tkeep_user6 -pg 1 -lvl 3 -x 3490 -y 1750 -defaultsOSRD
preplace portBus gt_reset_tx_datapath_in -pg 1 -lvl 0 -x 0 -y 1560 -defaultsOSRD
preplace portBus gt_reset_rx_datapath_in -pg 1 -lvl 0 -x 0 -y 1580 -defaultsOSRD
preplace portBus pm_rdy -pg 1 -lvl 3 -x 3490 -y 1590 -defaultsOSRD
preplace portBus ch0_rxusrclk -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace portBus ch0_txusrclk -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace portBus ch1_rxusrclk -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace portBus ch1_txusrclk -pg 1 -lvl 0 -x 0 -y 320 -defaultsOSRD
preplace portBus ch2_rxusrclk -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD
preplace portBus ch2_txusrclk -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace portBus ch3_rxusrclk -pg 1 -lvl 0 -x 0 -y 560 -defaultsOSRD
preplace portBus ch3_txusrclk -pg 1 -lvl 0 -x 0 -y 400 -defaultsOSRD
preplace portBus ch0_loopback -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace portBus ch0_txrate -pg 1 -lvl 0 -x 0 -y 260 -defaultsOSRD
preplace portBus ch0_rxrate -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace portBus ch1_loopback -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace portBus ch1_txrate -pg 1 -lvl 0 -x 0 -y 300 -defaultsOSRD
preplace portBus ch1_rxrate -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace portBus ch2_loopback -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace portBus ch2_txrate -pg 1 -lvl 0 -x 0 -y 340 -defaultsOSRD
preplace portBus ch2_rxrate -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD
preplace portBus ch3_loopback -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace portBus ch3_txrate -pg 1 -lvl 0 -x 0 -y 380 -defaultsOSRD
preplace portBus ch3_rxrate -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace portBus gt_rxn_in_0 -pg 1 -lvl 0 -x 0 -y 710 -defaultsOSRD
preplace portBus gt_rxp_in_0 -pg 1 -lvl 0 -x 0 -y 690 -defaultsOSRD
preplace portBus gt_txn_out_0 -pg 1 -lvl 3 -x 3490 -y 420 -defaultsOSRD
preplace portBus gt_txp_out_0 -pg 1 -lvl 3 -x 3490 -y 400 -defaultsOSRD
preplace inst mrmac_0_core -pg 1 -lvl 1 -x 280 -y 1520 -defaultsOSRD
preplace inst mrmac_0_gt_wrapper -pg 1 -lvl 2 -x 1460 -y 552 -defaultsOSRD
preplace inst mrmac_0_gt_wrapper|gt_quad_base -pg 1 -lvl 2 -x 2050 -y 672 -defaultsOSRD
preplace inst mrmac_0_gt_wrapper|mbufg_gt_0 -pg 1 -lvl 3 -x 2600 -y 792 -defaultsOSRD
preplace inst mrmac_0_gt_wrapper|mbufg_gt_0_1 -pg 1 -lvl 3 -x 2600 -y 1012 -defaultsOSRD
preplace inst mrmac_0_gt_wrapper|mbufg_gt_0_2 -pg 1 -lvl 3 -x 2600 -y 1232 -defaultsOSRD
preplace inst mrmac_0_gt_wrapper|mbufg_gt_0_3 -pg 1 -lvl 3 -x 2600 -y 1452 -defaultsOSRD
preplace inst mrmac_0_gt_wrapper|mbufg_gt_1 -pg 1 -lvl 3 -x 2600 -y 1892 -defaultsOSRD
preplace inst mrmac_0_gt_wrapper|mbufg_gt_1_1 -pg 1 -lvl 3 -x 2600 -y 1672 -defaultsOSRD
preplace inst mrmac_0_gt_wrapper|mbufg_gt_1_2 -pg 1 -lvl 3 -x 2600 -y 2112 -defaultsOSRD
preplace inst mrmac_0_gt_wrapper|mbufg_gt_1_3 -pg 1 -lvl 3 -x 2600 -y 2332 -defaultsOSRD
preplace inst mrmac_0_gt_wrapper|util_ds_buf_0 -pg 1 -lvl 1 -x 1490 -y 742 -defaultsOSRD
preplace inst mrmac_0_gt_wrapper|xlconst_mbufg_0 -pg 1 -lvl 2 -x 2050 -y 2052 -defaultsOSRD
preplace netloc apb3clk_quad_1 1 0 2 NJ 660 980J
preplace netloc tx_axi_clk_1 1 0 1 NJ 2000
preplace netloc rx_axi_clk_1 1 0 1 NJ 1660
preplace netloc tx_core_reset_1 1 0 1 NJ 2040
preplace netloc rx_core_reset_1 1 0 1 NJ 1700
preplace netloc tx_serdes_reset_1 1 0 1 NJ 2080
preplace netloc rx_serdes_reset_1 1 0 1 NJ 1780
preplace netloc rx_flexif_reset_1 1 0 1 NJ 1740
preplace netloc s_axi_aclk_1 1 0 1 NJ 1480
preplace netloc s_axi_aresetn_1 1 0 2 20 680 970
preplace netloc tx_core_clk_1 1 0 1 NJ 2020
preplace netloc rx_serdes_clk_1 1 0 1 NJ 1760
preplace netloc rx_core_clk_1 1 0 1 NJ 1680
preplace netloc tx_alt_serdes_clk_1 1 0 1 NJ 1820
preplace netloc rx_alt_serdes_clk_1 1 0 1 NJ 1640
preplace netloc tx_flexif_clk_1 1 0 1 NJ 2060
preplace netloc rx_flexif_clk_1 1 0 1 NJ 1720
preplace netloc tx_ts_clk_1 1 0 1 NJ 2100
preplace netloc rx_ts_clk_1 1 0 1 NJ 1800
preplace netloc pm_tick_1 1 0 1 NJ 1520
preplace netloc mrmac_0_core_gt_tx_reset_done_out 1 1 2 510J 3274 3460J
preplace netloc mrmac_0_core_gt_rx_reset_done_out 1 1 2 500J 3294 3470J
preplace netloc gt_reset_all_in_1 1 0 1 NJ 1540
preplace netloc gtpowergood_in_1 1 0 1 NJ 1600
preplace netloc mrmac_0_core_tx_clr_out_0 1 1 1 850 1332n
preplace netloc mrmac_0_core_tx_clrb_leaf_out_0 1 1 1 920 1352n
preplace netloc mbufg_gt_0_MBUFG_GT_O1 1 2 1 3000J 440n
preplace netloc mbufg_gt_0_1_MBUFG_GT_O1 1 2 1 3020J 480n
preplace netloc mrmac_0_core_tx_clr_out_1 1 1 1 910 1372n
preplace netloc mrmac_0_core_tx_clrb_leaf_out_1 1 1 1 960 1392n
preplace netloc mbufg_gt_0_2_MBUFG_GT_O1 1 2 1 3040J 520n
preplace netloc mrmac_0_core_tx_clr_out_2 1 1 1 930 1412n
preplace netloc mrmac_0_core_tx_clrb_leaf_out_2 1 1 1 990 1432n
preplace netloc mbufg_gt_0_3_MBUFG_GT_O1 1 2 1 3060J 560n
preplace netloc mrmac_0_core_tx_clr_out_3 1 1 1 970 1452n
preplace netloc mrmac_0_core_tx_clrb_leaf_out_3 1 1 1 1010 1512n
preplace netloc mbufg_gt_1_MBUFG_GT_O1 1 2 1 3080J 600n
preplace netloc mrmac_0_core_rx_clr_out_0 1 1 1 1030 1672n
preplace netloc mrmac_0_core_rx_clrb_leaf_out_0 1 1 1 1090 1692n
preplace netloc mbufg_gt_1_1_MBUFG_GT_O1 1 2 1 3100J 640n
preplace netloc mrmac_0_core_rx_clr_out_1 1 1 1 1060 1712n
preplace netloc mrmac_0_core_rx_clrb_leaf_out_1 1 1 1 1120 1732n
preplace netloc mbufg_gt_1_2_MBUFG_GT_O1 1 2 1 3120J 680n
preplace netloc mrmac_0_core_rx_clr_out_2 1 1 1 1110 2112n
preplace netloc mrmac_0_core_rx_clrb_leaf_out_2 1 1 1 1140 2172n
preplace netloc mbufg_gt_1_3_MBUFG_GT_O1 1 2 1 3140J 720n
preplace netloc mrmac_0_core_rx_clr_out_3 1 1 1 670 2150n
preplace netloc mrmac_0_core_rx_clrb_leaf_out_3 1 1 1 650 2230n
preplace netloc mbufg_gt_0_MBUFG_GT_O2 1 2 1 3010J 460n
preplace netloc mbufg_gt_0_2_MBUFG_GT_O2 1 2 1 3050J 540n
preplace netloc mbufg_gt_0_1_MBUFG_GT_O2 1 2 1 3030J 500n
preplace netloc mbufg_gt_0_3_MBUFG_GT_O2 1 2 1 3070J 580n
preplace netloc mbufg_gt_1_MBUFG_GT_O2 1 2 1 3090J 620n
preplace netloc mbufg_gt_1_2_MBUFG_GT_O2 1 2 1 3130J 700n
preplace netloc mbufg_gt_1_1_MBUFG_GT_O2 1 2 1 3110J 660n
preplace netloc mbufg_gt_1_3_MBUFG_GT_O2 1 2 1 3150J 740n
preplace netloc tx_axis_tdata0_1 1 0 1 NJ 1840
preplace netloc tx_axis_tdata2_1 1 0 1 NJ 1860
preplace netloc tx_axis_tdata4_1 1 0 1 NJ 1880
preplace netloc tx_axis_tdata6_1 1 0 1 NJ 1900
preplace netloc tx_axis_tkeep_user0_1 1 0 1 NJ 1920
preplace netloc tx_axis_tkeep_user2_1 1 0 1 NJ 1940
preplace netloc tx_axis_tkeep_user4_1 1 0 1 NJ 1960
preplace netloc tx_axis_tkeep_user6_1 1 0 1 NJ 1980
preplace netloc mrmac_0_core_tx_axis_tready_0 1 0 3 30 720 940J 2504 3160J
preplace netloc mrmac_0_core_tx_axis_tready_1 1 0 3 60 750 880J 2534 3180J
preplace netloc mrmac_0_core_tx_axis_tready_2 1 0 3 40 730 720J 2584 3240J
preplace netloc mrmac_0_core_tx_axis_tready_3 1 0 3 50 740 730J 2564 3210J
preplace netloc tx_axis_tlast_0_1 1 0 1 NJ 980
preplace netloc tx_axis_tlast_1_1 1 0 1 NJ 1060
preplace netloc tx_axis_tlast_2_1 1 0 1 NJ 1140
preplace netloc tx_axis_tlast_3_1 1 0 1 NJ 1220
preplace netloc tx_axis_tvalid_0_1 1 0 1 NJ 1020
preplace netloc tx_axis_tvalid_1_1 1 0 1 NJ 1100
preplace netloc tx_axis_tvalid_2_1 1 0 1 NJ 1180
preplace netloc tx_axis_tvalid_3_1 1 0 1 NJ 1260
preplace netloc mrmac_0_core_rx_axis_tdata0 1 1 2 590J 2994 3380J
preplace netloc mrmac_0_core_rx_axis_tdata2 1 1 2 580J 3014 3390J
preplace netloc mrmac_0_core_rx_axis_tdata4 1 1 2 570J 3034 3400J
preplace netloc mrmac_0_core_rx_axis_tdata6 1 1 2 560J 3054 3410J
preplace netloc mrmac_0_core_rx_axis_tkeep_user0 1 1 2 550J 3074 3420J
preplace netloc mrmac_0_core_rx_axis_tkeep_user2 1 1 2 540J 3094 3430J
preplace netloc mrmac_0_core_rx_axis_tkeep_user4 1 1 2 530J 3114 3440J
preplace netloc mrmac_0_core_rx_axis_tkeep_user6 1 1 2 520J 3134 3450J
preplace netloc mrmac_0_core_rx_axis_tlast_0 1 1 2 740J 2474 3170J
preplace netloc mrmac_0_core_rx_axis_tlast_1 1 1 2 890J 2484 3200J
preplace netloc mrmac_0_core_rx_axis_tlast_2 1 1 2 810J 2514 3230J
preplace netloc mrmac_0_core_rx_axis_tlast_3 1 1 2 780J 2554 3260J
preplace netloc mrmac_0_core_rx_axis_tvalid_0 1 1 2 900J 2494 3190J
preplace netloc mrmac_0_core_rx_axis_tvalid_1 1 1 2 820J 2524 3220J
preplace netloc mrmac_0_core_rx_axis_tvalid_2 1 1 2 800J 2544 3250J
preplace netloc mrmac_0_core_rx_axis_tvalid_3 1 1 2 760J 2574 3270J
preplace netloc gt_reset_tx_datapath_in_1 1 0 1 NJ 1560
preplace netloc gt_reset_rx_datapath_in_1 1 0 1 NJ 1580
preplace netloc mrmac_0_core_pm_rdy 1 1 2 600J 2974 3370J
preplace netloc gt_quad_base_gtpowergood 1 2 1 2970J 380n
preplace netloc ch0_rxusrclk_1 1 0 2 NJ 440 780J
preplace netloc ch0_txusrclk_1 1 0 2 NJ 280 760J
preplace netloc ch1_rxusrclk_1 1 0 2 NJ 480 1070J
preplace netloc ch1_txusrclk_1 1 0 2 NJ 320 700J
preplace netloc ch2_rxusrclk_1 1 0 2 NJ 520 1050J
preplace netloc ch2_txusrclk_1 1 0 2 NJ 360 840J
preplace netloc ch3_rxusrclk_1 1 0 2 NJ 560 1030J
preplace netloc ch3_txusrclk_1 1 0 2 NJ 400 830J
preplace netloc ch0_loopback_1 1 0 2 NJ 580 1020J
preplace netloc ch0_txrate_1 1 0 2 NJ 260 1130J
preplace netloc ch0_rxrate_1 1 0 2 NJ 420 1090J
preplace netloc ch1_loopback_1 1 0 2 NJ 600 1010J
preplace netloc ch1_txrate_1 1 0 2 NJ 300 1120J
preplace netloc ch1_rxrate_1 1 0 2 NJ 460 1080J
preplace netloc ch2_loopback_1 1 0 2 NJ 620 1000J
preplace netloc ch2_txrate_1 1 0 2 NJ 340 1110J
preplace netloc ch2_rxrate_1 1 0 2 NJ 500 1060J
preplace netloc ch3_loopback_1 1 0 2 NJ 640 990J
preplace netloc ch3_txrate_1 1 0 2 NJ 380 1100J
preplace netloc ch3_rxrate_1 1 0 2 NJ 540 1040J
preplace netloc gt_rxn_in_0_1 1 0 2 NJ 710 950J
preplace netloc gt_rxp_in_0_1 1 0 2 NJ 690 960J
preplace netloc gt_quad_base_txn 1 2 1 2990J 420n
preplace netloc gt_quad_base_txp 1 2 1 2980J 400n
preplace netloc mrmac_0_core_gt_tx_serdes_interface_0 1 1 1 660 152n
preplace netloc mrmac_0_core_gt_tx_serdes_interface_1 1 1 1 710 192n
preplace netloc mrmac_0_core_gt_tx_serdes_interface_2 1 1 1 750 232n
preplace netloc mrmac_0_core_gt_tx_serdes_interface_3 1 1 1 770 272n
preplace netloc mrmac_0_core_gt_rx_serdes_interface_0 1 1 1 790 312n
preplace netloc mrmac_0_core_gt_rx_serdes_interface_1 1 1 1 850 352n
preplace netloc mrmac_0_core_gt_rx_serdes_interface_2 1 1 1 860 392n
preplace netloc mrmac_0_core_gt_rx_serdes_interface_3 1 1 1 870 432n
preplace netloc gt_quad_base_GT_Serial 1 2 1 2960J 360n
preplace netloc CLK_IN_D_1 1 0 2 NJ 240 740J
preplace netloc s_axi_1 1 0 1 NJ 940
preplace netloc ctl_tx_port0_1 1 0 1 NJ 1280
preplace netloc ctl_tx_port1_1 1 0 1 NJ 1300
preplace netloc ctl_tx_port2_1 1 0 1 NJ 1320
preplace netloc ctl_tx_port3_1 1 0 1 NJ 1340
preplace netloc mrmac_0_core_stat_tx_port0 1 1 2 710J 2594 3280J
preplace netloc mrmac_0_core_stat_tx_port1 1 1 2 700J 2614 3290J
preplace netloc mrmac_0_core_stat_tx_port2 1 1 2 690J 2634 3300J
preplace netloc mrmac_0_core_stat_tx_port3 1 1 2 680J 2654 3310J
preplace netloc mrmac_0_core_stat_rx_port0 1 1 2 660J 2674 3320J
preplace netloc mrmac_0_core_stat_rx_port1 1 1 2 640J 2694 3330J
preplace netloc mrmac_0_core_stat_rx_port2 1 1 2 630J 2714 3340J
preplace netloc mrmac_0_core_stat_rx_port3 1 1 2 620J 2734 3350J
preplace netloc tx_preamblein_1 1 0 1 NJ 1460
preplace netloc mrmac_0_core_rx_preambleout 1 1 2 610J 2894 3360J
preplace netloc APB3_INTF_1 1 0 2 NJ 220 1140J
preplace netloc mrmac_0_gt_wrapper|gt_quad_base_ch0_txoutclk 1 2 1 2290 732n
preplace netloc mrmac_0_gt_wrapper|gt_quad_base_ch1_txoutclk 1 2 1 2340 852n
preplace netloc mrmac_0_gt_wrapper|gt_quad_base_ch2_txoutclk 1 2 1 2410 872n
preplace netloc mrmac_0_gt_wrapper|gt_quad_base_ch3_txoutclk 1 2 1 2400 892n
preplace netloc mrmac_0_gt_wrapper|gt_quad_base_ch0_rxoutclk 1 2 1 2370 912n
preplace netloc mrmac_0_gt_wrapper|gt_quad_base_ch1_rxoutclk 1 2 1 2360 932n
preplace netloc mrmac_0_gt_wrapper|gt_quad_base_ch2_rxoutclk 1 2 1 2320 952n
preplace netloc mrmac_0_gt_wrapper|gt_quad_base_ch3_rxoutclk 1 2 1 2290 972n
preplace netloc mrmac_0_gt_wrapper|util_ds_buf_0_IBUF_OUT 1 1 1 1740 732n
preplace netloc mrmac_0_gt_wrapper|xlconst_mbufg_0_dout 1 2 1 2310 752n
preplace netloc mrmac_0_gt_wrapper|gt_quad_base_gtpowergood 1 2 2 2310 532 NJ
preplace netloc mrmac_0_gt_wrapper|ch0_txrate_1 1 0 2 1320J 812 1660
preplace netloc mrmac_0_gt_wrapper|ch0_txusrclk_1 1 0 2 NJ 822 1810
preplace netloc mrmac_0_gt_wrapper|ch1_txrate_1 1 0 2 NJ 842 1670
preplace netloc mrmac_0_gt_wrapper|ch1_txusrclk_1 1 0 2 NJ 862 1790
preplace netloc mrmac_0_gt_wrapper|ch2_txrate_1 1 0 2 NJ 882 1680
preplace netloc mrmac_0_gt_wrapper|ch2_txusrclk_1 1 0 2 NJ 902 1770
preplace netloc mrmac_0_gt_wrapper|ch3_txrate_1 1 0 2 NJ 922 1690
preplace netloc mrmac_0_gt_wrapper|ch3_txusrclk_1 1 0 2 NJ 942 1750
preplace netloc mrmac_0_gt_wrapper|ch0_rxrate_1 1 0 2 NJ 962 1700
preplace netloc mrmac_0_gt_wrapper|ch0_rxusrclk_1 1 0 2 NJ 982 1720
preplace netloc mrmac_0_gt_wrapper|ch1_rxrate_1 1 0 2 NJ 1002 1710
preplace netloc mrmac_0_gt_wrapper|ch1_rxusrclk_1 1 0 2 NJ 1022 1690
preplace netloc mrmac_0_gt_wrapper|ch2_rxrate_1 1 0 2 NJ 1042 1730
preplace netloc mrmac_0_gt_wrapper|ch2_rxusrclk_1 1 0 2 NJ 1062 1670
preplace netloc mrmac_0_gt_wrapper|ch3_rxrate_1 1 0 2 NJ 1082 1760
preplace netloc mrmac_0_gt_wrapper|ch3_rxusrclk_1 1 0 2 NJ 1102 1660
preplace netloc mrmac_0_gt_wrapper|ch0_loopback_1 1 0 2 NJ 1122 1780
preplace netloc mrmac_0_gt_wrapper|ch1_loopback_1 1 0 2 NJ 1142 1800
preplace netloc mrmac_0_gt_wrapper|ch2_loopback_1 1 0 2 NJ 1162 1820
preplace netloc mrmac_0_gt_wrapper|ch3_loopback_1 1 0 2 NJ 1182 1830
preplace netloc mrmac_0_gt_wrapper|apb3clk_quad_1 1 0 2 NJ 1212 N
preplace netloc mrmac_0_gt_wrapper|s_axi_aresetn_1 1 0 2 NJ 1232 N
preplace netloc mrmac_0_gt_wrapper|gt_rxp_in_0_1 1 0 3 NJ 1292 1830J 1312 2270
preplace netloc mrmac_0_gt_wrapper|gt_rxn_in_0_1 1 0 3 NJ 1312 1660J 1322 2280
preplace netloc mrmac_0_gt_wrapper|gt_quad_base_txp 1 2 2 N 552 NJ
preplace netloc mrmac_0_gt_wrapper|gt_quad_base_txn 1 2 2 2290 572 NJ
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_tx_clr_out_0 1 0 3 NJ 1332 NJ 1332 2330
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_tx_clrb_leaf_out_0 1 0 3 NJ 1352 NJ 1352 2350
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_0_MBUFG_GT_O1 1 3 1 N 762
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_0_MBUFG_GT_O2 1 3 1 N 782
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_tx_clr_out_1 1 0 3 NJ 1372 NJ 1372 2380
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_tx_clrb_leaf_out_1 1 0 3 NJ 1392 NJ 1392 2390
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_0_1_MBUFG_GT_O1 1 3 1 N 982
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_0_1_MBUFG_GT_O2 1 3 1 N 1002
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_tx_clr_out_2 1 0 3 NJ 1412 NJ 1412 2300
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_tx_clrb_leaf_out_2 1 0 3 NJ 1432 NJ 1432 2410
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_0_2_MBUFG_GT_O1 1 3 1 N 1202
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_0_2_MBUFG_GT_O2 1 3 1 N 1222
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_tx_clr_out_3 1 0 3 NJ 1452 NJ 1452 N
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_tx_clrb_leaf_out_3 1 0 3 NJ 1512 NJ 1512 N
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_0_3_MBUFG_GT_O1 1 3 1 N 1422
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_0_3_MBUFG_GT_O2 1 3 1 N 1442
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_rx_clr_out_0 1 0 3 NJ 1672 NJ 1672 2300
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_rx_clrb_leaf_out_0 1 0 3 NJ 1692 NJ 1692 2270
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_1_MBUFG_GT_O1 1 3 1 2790 1602n
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_1_MBUFG_GT_O2 1 3 1 2800 1622n
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_rx_clr_out_1 1 0 3 NJ 1712 NJ 1712 2410
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_rx_clrb_leaf_out_1 1 0 3 NJ 1732 NJ 1732 N
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_1_1_MBUFG_GT_O1 1 3 1 N 1642
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_1_1_MBUFG_GT_O2 1 3 1 N 1662
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_rx_clr_out_2 1 0 3 NJ 2112 NJ 2112 N
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_rx_clrb_leaf_out_2 1 0 3 NJ 2172 NJ 2172 N
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_1_2_MBUFG_GT_O1 1 3 1 N 2082
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_1_2_MBUFG_GT_O2 1 3 1 N 2102
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_rx_clr_out_3 1 0 3 NJ 2332 NJ 2332 N
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_rx_clrb_leaf_out_3 1 0 3 NJ 2392 NJ 2392 N
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_1_3_MBUFG_GT_O1 1 3 1 N 2302
preplace netloc mrmac_0_gt_wrapper|mbufg_gt_1_3_MBUFG_GT_O2 1 3 1 N 2322
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_gt_tx_serdes_interface_0 1 0 2 NJ 152 N
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_gt_tx_serdes_interface_1 1 0 2 NJ 192 N
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_gt_tx_serdes_interface_2 1 0 2 NJ 232 N
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_gt_tx_serdes_interface_3 1 0 2 NJ 272 N
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_gt_rx_serdes_interface_0 1 0 2 NJ 312 N
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_gt_rx_serdes_interface_1 1 0 2 NJ 352 N
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_gt_rx_serdes_interface_2 1 0 2 NJ 392 N
preplace netloc mrmac_0_gt_wrapper|mrmac_0_core_gt_rx_serdes_interface_3 1 0 2 NJ 432 N
preplace netloc mrmac_0_gt_wrapper|APB3_INTF_1 1 0 2 NJ 672 N
preplace netloc mrmac_0_gt_wrapper|gt_quad_base_GT_Serial 1 2 2 N 472 NJ
preplace netloc mrmac_0_gt_wrapper|CLK_IN_D_1 1 0 1 NJ 732
levelinfo -pg 1 0 280 1460 3490
levelinfo -hier mrmac_0_gt_wrapper * 1490 2050 2600 *
pagesize -pg 1 -db -bbox -sgen -260 0 3730 3310
pagesize -hier mrmac_0_gt_wrapper -db -bbox -sgen 1290 32 2830 2452
"
}

  # Restore current instance
  current_bd_instance $oldCurInst

  validate_bd_design
  save_bd_design
  close_bd_design $design_name 
}
# End of cr_bd_mrmac_0_exdes_support()

cr_bd_mrmac_0_exdes_support ""
set_property REGISTERED_WITH_MANAGER "1" [get_files mrmac_0_exdes_support.bd ] 
set_property SYNTH_CHECKPOINT_MODE "Hierarchical" [get_files mrmac_0_exdes_support.bd ] 

#call make_wrapper to create wrapper files
if { [get_property IS_LOCKED [ get_files -norecurse [list mrmac_0_cips.bd]] ] == 1  } {
  import_files -fileset sources_1 [file normalize "${origin_dir}/mrmac_0_ex.gen/sources_1/bd/mrmac_0_cips/hdl/mrmac_0_cips_wrapper.v" ]
} else {
  set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse [list mrmac_0_cips.bd]] -top]
  add_files -norecurse -fileset sources_1 $wrapper_path
}

if { [get_property IS_LOCKED [ get_files -norecurse [list mrmac_0_exdes_support.bd]] ] == 1  } {
  import_files -fileset sources_1 [file normalize "${origin_dir}/mrmac_0_ex.gen/sources_1/bd/mrmac_0_exdes_support/hdl/mrmac_0_exdes_support_wrapper.v" ]
} else {
  set wrapper_path [make_wrapper -fileset sources_1 -files [ get_files -norecurse [list mrmac_0_exdes_support.bd]] -top]
  add_files -norecurse -fileset sources_1 $wrapper_path
}


set idrFlowPropertiesConstraints ""
catch {
 set idrFlowPropertiesConstraints [get_param runs.disableIDRFlowPropertyConstraints]
 set_param runs.disableIDRFlowPropertyConstraints 1
}

# Create 'synth_1' run (if not found)
if {[string equal [get_runs -quiet synth_1] ""]} {
    create_run -name synth_1 -part xcvc1902-vsva2197-2MP-e-S -flow {Vivado Synthesis 2023} -strategy "Vivado Synthesis Defaults" -report_strategy {No Reports} -constrset constrs_1
} else {
  set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
  set_property flow "Vivado Synthesis 2023" [get_runs synth_1]
}
set obj [get_runs synth_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Synthesis Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'synth_1_synth_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0] "" ] } {
  create_report_config -report_name synth_1_synth_report_utilization_0 -report_type report_utilization:1.0 -steps synth_design -runs synth_1
}
set obj [get_report_configs -of_objects [get_runs synth_1] synth_1_synth_report_utilization_0]
if { $obj != "" } {

}
set obj [get_runs synth_1]
set_property -name "auto_incremental_checkpoint" -value "1" -objects $obj
set_property -name "strategy" -value "Vivado Synthesis Defaults" -objects $obj

# set the current synth run
current_run -synthesis [get_runs synth_1]

# Create 'impl_1' run (if not found)
if {[string equal [get_runs -quiet impl_1] ""]} {
    create_run -name impl_1 -part xcvc1902-vsva2197-2MP-e-S -flow {Vivado Implementation 2023} -strategy "Vivado Implementation Defaults" -report_strategy {No Reports} -constrset constrs_1 -parent_run synth_1
} else {
  set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
  set_property flow "Vivado Implementation 2023" [get_runs impl_1]
}
set obj [get_runs impl_1]
set_property set_report_strategy_name 1 $obj
set_property report_strategy {Vivado Implementation Default Reports} $obj
set_property set_report_strategy_name 0 $obj
# Create 'impl_1_init_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_init_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps init_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_init_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_opt_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_drc_0 -report_type report_drc:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_place_report_io_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0] "" ] } {
  create_report_config -report_name impl_1_place_report_io_0 -report_type report_io:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_io_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0] "" ] } {
  create_report_config -report_name impl_1_place_report_utilization_0 -report_type report_utilization:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_place_report_control_sets_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0] "" ] } {
  create_report_config -report_name impl_1_place_report_control_sets_0 -report_type report_control_sets:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_control_sets_0]
if { $obj != "" } {
set_property -name "options.verbose" -value "1" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_incremental_reuse_1' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1] "" ] } {
  create_report_config -report_name impl_1_place_report_incremental_reuse_1 -report_type report_incremental_reuse:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_incremental_reuse_1]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj

}
# Create 'impl_1_place_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_place_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps place_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_place_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_post_place_power_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_place_power_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_place_power_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_place_power_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "is_enabled" -value "0" -objects $obj
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_drc_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0] "" ] } {
  create_report_config -report_name impl_1_route_report_drc_0 -report_type report_drc:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_drc_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_methodology_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0] "" ] } {
  create_report_config -report_name impl_1_route_report_methodology_0 -report_type report_methodology:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_methodology_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_power_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0] "" ] } {
  create_report_config -report_name impl_1_route_report_power_0 -report_type report_power:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_power_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_route_status_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0] "" ] } {
  create_report_config -report_name impl_1_route_report_route_status_0 -report_type report_route_status:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_route_status_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_route_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj

}
# Create 'impl_1_route_report_incremental_reuse_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0] "" ] } {
  create_report_config -report_name impl_1_route_report_incremental_reuse_0 -report_type report_incremental_reuse:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_incremental_reuse_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_clock_utilization_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0] "" ] } {
  create_report_config -report_name impl_1_route_report_clock_utilization_0 -report_type report_clock_utilization:1.0 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_clock_utilization_0]
if { $obj != "" } {

}
# Create 'impl_1_route_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_route_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps route_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_route_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_timing_summary_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_timing_summary_0 -report_type report_timing_summary:1.0 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_timing_summary_0]
if { $obj != "" } {
set_property -name "options.max_paths" -value "10" -objects $obj
set_property -name "options.report_unconstrained" -value "1" -objects $obj
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
# Create 'impl_1_post_route_phys_opt_report_bus_skew_0' report (if not found)
if { [ string equal [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0] "" ] } {
  create_report_config -report_name impl_1_post_route_phys_opt_report_bus_skew_0 -report_type report_bus_skew:1.1 -steps post_route_phys_opt_design -runs impl_1
}
set obj [get_report_configs -of_objects [get_runs impl_1] impl_1_post_route_phys_opt_report_bus_skew_0]
if { $obj != "" } {
set_property -name "options.warn_on_violation" -value "1" -objects $obj

}
set obj [get_runs impl_1]
set_property -name "strategy" -value "Vivado Implementation Defaults" -objects $obj
set_property -name "steps.write_device_image.args.readback_file" -value "0" -objects $obj
set_property -name "steps.write_device_image.args.verbose" -value "0" -objects $obj

# set the current impl run
current_run -implementation [get_runs impl_1]
catch {
 if { $idrFlowPropertiesConstraints != {} } {
   set_param runs.disableIDRFlowPropertyConstraints $idrFlowPropertiesConstraints
 }
}

puts "INFO: Project created:${_xil_proj_name_}"
# Create 'drc_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "drc_1" ] ] ""]} {
create_dashboard_gadget -name {drc_1} -type drc
}
set obj [get_dashboard_gadgets [ list "drc_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_drc_0" -objects $obj

# Create 'methodology_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "methodology_1" ] ] ""]} {
create_dashboard_gadget -name {methodology_1} -type methodology
}
set obj [get_dashboard_gadgets [ list "methodology_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_methodology_0" -objects $obj

# Create 'power_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "power_1" ] ] ""]} {
create_dashboard_gadget -name {power_1} -type power
}
set obj [get_dashboard_gadgets [ list "power_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_power_0" -objects $obj

# Create 'timing_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "timing_1" ] ] ""]} {
create_dashboard_gadget -name {timing_1} -type timing
}
set obj [get_dashboard_gadgets [ list "timing_1" ] ]
set_property -name "reports" -value "impl_1#impl_1_route_report_timing_summary_0" -objects $obj

# Create 'utilization_1' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_1" ] ] ""]} {
create_dashboard_gadget -name {utilization_1} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_1" ] ]
set_property -name "reports" -value "synth_1#synth_1_synth_report_utilization_0" -objects $obj
set_property -name "run.step" -value "synth_design" -objects $obj
set_property -name "run.type" -value "synthesis" -objects $obj

# Create 'utilization_2' gadget (if not found)
if {[string equal [get_dashboard_gadgets  [ list "utilization_2" ] ] ""]} {
create_dashboard_gadget -name {utilization_2} -type utilization
}
set obj [get_dashboard_gadgets [ list "utilization_2" ] ]
set_property -name "reports" -value "impl_1#impl_1_place_report_utilization_0" -objects $obj

move_dashboard_gadget -name {utilization_1} -row 0 -col 0
move_dashboard_gadget -name {power_1} -row 1 -col 0
move_dashboard_gadget -name {drc_1} -row 2 -col 0
move_dashboard_gadget -name {timing_1} -row 0 -col 1
move_dashboard_gadget -name {utilization_2} -row 1 -col 1
move_dashboard_gadget -name {methodology_1} -row 2 -col 1
