Time resolution is 1 ps
$finish called at time : 200 ns : File "C:/Users/SHUBHAM_KUMAR_JHA/Desktop/VLSI/verilog/16_bit_SIPO_register/16_bit_SIPO_register.srcs/sim_1/new/sixteen_sipo_register_tb.v" Line 47
