<profile>

<section name = "Vivado HLS Report for 'k2c_dense_3'" level="0">
<item name = "Date">Tue Apr 23 18:56:36 2024
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Group_5</item>
<item name = "Solution">Latency_final</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tfbg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00, 4.348, 0.62</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_k2c_dot_fu_364">k2c_dot, ?, ?, ?, ?, none</column>
<column name="grp_k2c_affine_matmul_fu_430">k2c_affine_matmul, ?, ?, ?, ?, none</column>
<column name="grp_k2c_bias_add_fu_459">k2c_bias_add, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, 6, -, -, ?, no</column>
<column name="- Loop 2">?, ?, 5, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 459</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">21, 115, 15295, 12140</column>
<column name="Memory">1, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 1287</column>
<column name="Register">-, -, 603, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">3, 15, 5, 10</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_k2c_affine_matmul_fu_430">k2c_affine_matmul, 0, 26, 2225, 1761</column>
<column name="grp_k2c_bias_add_fu_459">k2c_bias_add, 1, 2, 664, 705</column>
<column name="grp_k2c_dot_fu_364">k2c_dot, 20, 87, 12340, 9525</column>
<column name="sample_fcmp_32ns_yd2_U102">sample_fcmp_32ns_yd2, 0, 0, 66, 67</column>
<column name="sample_mux_864_32rcU_U103">sample_mux_864_32rcU, 0, 0, 0, 41</column>
<column name="sample_mux_864_32rcU_U104">sample_mux_864_32rcU, 0, 0, 0, 41</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dense_13_bias_array_U">k2c_dense_3_densexdS, 1, 0, 0, 128, 32, 1, 4096</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_28_fu_532_p2">+, 0, 0, 71, 64, 1</column>
<column name="i_29_fu_645_p2">+, 0, 0, 71, 64, 1</column>
<column name="tmp_14_fu_494_p2">+, 0, 0, 71, 64, 2</column>
<column name="tmp_27_fu_735_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_32_fu_622_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond1_fu_640_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="exitcond4_fu_527_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_fu_516_p2">icmp, 0, 0, 29, 63, 1</column>
<column name="notlhs4_fu_719_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notlhs_fu_606_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="notrhs5_fu_725_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="notrhs_fu_612_p2">icmp, 0, 0, 18, 23, 1</column>
<column name="tmp_fu_488_p2">icmp, 0, 0, 29, 64, 2</column>
<column name="tmp_25_fu_731_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_30_fu_618_p2">or, 0, 0, 2, 1, 1</column>
<column name="outrows1_fu_627_p3">select, 0, 0, 64, 1, 64</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">89, 18, 1, 18</column>
<column name="dense_13_bias_array_address0">15, 3, 7, 21</column>
<column name="dense_13_bias_array_ce0">9, 2, 1, 2</column>
<column name="dense_13_output_arra_1_address0">38, 7, 4, 28</column>
<column name="dense_13_output_arra_1_ce0">21, 4, 1, 4</column>
<column name="dense_13_output_arra_1_d0">21, 4, 32, 128</column>
<column name="dense_13_output_arra_1_we0">21, 4, 1, 4</column>
<column name="dense_13_output_arra_2_address0">38, 7, 4, 28</column>
<column name="dense_13_output_arra_2_ce0">21, 4, 1, 4</column>
<column name="dense_13_output_arra_2_d0">21, 4, 32, 128</column>
<column name="dense_13_output_arra_2_we0">21, 4, 1, 4</column>
<column name="dense_13_output_arra_3_address0">38, 7, 4, 28</column>
<column name="dense_13_output_arra_3_ce0">21, 4, 1, 4</column>
<column name="dense_13_output_arra_3_d0">21, 4, 32, 128</column>
<column name="dense_13_output_arra_3_we0">21, 4, 1, 4</column>
<column name="dense_13_output_arra_4_address0">38, 7, 4, 28</column>
<column name="dense_13_output_arra_4_ce0">21, 4, 1, 4</column>
<column name="dense_13_output_arra_4_d0">21, 4, 32, 128</column>
<column name="dense_13_output_arra_4_we0">21, 4, 1, 4</column>
<column name="dense_13_output_arra_5_address0">38, 7, 4, 28</column>
<column name="dense_13_output_arra_5_ce0">21, 4, 1, 4</column>
<column name="dense_13_output_arra_5_d0">21, 4, 32, 128</column>
<column name="dense_13_output_arra_5_we0">21, 4, 1, 4</column>
<column name="dense_13_output_arra_6_address0">41, 8, 4, 32</column>
<column name="dense_13_output_arra_6_ce0">27, 5, 1, 5</column>
<column name="dense_13_output_arra_6_d0">27, 5, 32, 160</column>
<column name="dense_13_output_arra_6_we0">27, 5, 1, 5</column>
<column name="dense_13_output_arra_7_address0">41, 8, 4, 32</column>
<column name="dense_13_output_arra_7_ce0">27, 5, 1, 5</column>
<column name="dense_13_output_arra_7_d0">27, 5, 32, 160</column>
<column name="dense_13_output_arra_7_we0">27, 5, 1, 5</column>
<column name="dense_13_output_arra_address0">41, 8, 4, 32</column>
<column name="dense_13_output_arra_ce0">27, 5, 1, 5</column>
<column name="dense_13_output_arra_d0">27, 5, 32, 160</column>
<column name="dense_13_output_arra_we0">27, 5, 1, 5</column>
<column name="grp_fu_483_p0">15, 3, 32, 96</column>
<column name="i_2_reg_342">9, 2, 64, 128</column>
<column name="i_reg_353">9, 2, 64, 128</column>
<column name="input_array10_address0">15, 3, 4, 12</column>
<column name="input_array10_ce0">15, 3, 1, 3</column>
<column name="input_array11_address0">15, 3, 4, 12</column>
<column name="input_array11_ce0">15, 3, 1, 3</column>
<column name="input_array12_address0">15, 3, 4, 12</column>
<column name="input_array12_ce0">15, 3, 1, 3</column>
<column name="input_array13_address0">15, 3, 4, 12</column>
<column name="input_array13_ce0">15, 3, 1, 3</column>
<column name="input_array14_address0">15, 3, 4, 12</column>
<column name="input_array14_ce0">15, 3, 1, 3</column>
<column name="input_array8_address0">15, 3, 4, 12</column>
<column name="input_array8_ce0">15, 3, 1, 3</column>
<column name="input_array9_address0">15, 3, 4, 12</column>
<column name="input_array9_ce0">15, 3, 1, 3</column>
<column name="input_array_address0">15, 3, 4, 12</column>
<column name="input_array_ce0">15, 3, 1, 3</column>
<column name="input_shape_address0">15, 3, 3, 9</column>
<column name="input_shape_ce0">15, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">17, 0, 17, 0</column>
<column name="dense_13_bias_numel">0, 0, 64, 64</column>
<column name="dense_13_kernel_nume">0, 0, 64, 64</column>
<column name="dense_13_output_arra_10_reg_901">4, 0, 4, 0</column>
<column name="dense_13_output_arra_11_reg_906">4, 0, 4, 0</column>
<column name="dense_13_output_arra_12_reg_911">4, 0, 4, 0</column>
<column name="dense_13_output_arra_13_reg_916">4, 0, 4, 0</column>
<column name="dense_13_output_arra_14_reg_921">4, 0, 4, 0</column>
<column name="dense_13_output_arra_15_reg_926">4, 0, 4, 0</column>
<column name="dense_13_output_arra_24_reg_803">4, 0, 4, 0</column>
<column name="dense_13_output_arra_25_reg_808">4, 0, 4, 0</column>
<column name="dense_13_output_arra_26_reg_813">4, 0, 4, 0</column>
<column name="dense_13_output_arra_27_reg_818">4, 0, 4, 0</column>
<column name="dense_13_output_arra_28_reg_823">4, 0, 4, 0</column>
<column name="dense_13_output_arra_29_reg_828">4, 0, 4, 0</column>
<column name="dense_13_output_arra_30_reg_833">4, 0, 4, 0</column>
<column name="dense_13_output_arra_31_reg_838">4, 0, 4, 0</column>
<column name="dense_13_output_arra_8_reg_891">4, 0, 4, 0</column>
<column name="dense_13_output_arra_9_reg_896">4, 0, 4, 0</column>
<column name="grp_k2c_affine_matmul_fu_430_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_k2c_bias_add_fu_459_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_k2c_dot_fu_364_ap_start_reg">1, 0, 1, 0</column>
<column name="i_28_reg_793">64, 0, 64, 0</column>
<column name="i_29_reg_881">64, 0, 64, 0</column>
<column name="i_2_reg_342">64, 0, 64, 0</column>
<column name="i_reg_353">64, 0, 64, 0</column>
<column name="icmp_reg_780">1, 0, 1, 0</column>
<column name="notlhs4_reg_937">1, 0, 1, 0</column>
<column name="notlhs_reg_849">1, 0, 1, 0</column>
<column name="notrhs5_reg_942">1, 0, 1, 0</column>
<column name="notrhs_reg_854">1, 0, 1, 0</column>
<column name="outrows1_reg_867">64, 0, 64, 0</column>
<column name="tmp_14_reg_770">64, 0, 64, 0</column>
<column name="tmp_26_reg_947">1, 0, 1, 0</column>
<column name="tmp_28_reg_843">32, 0, 32, 0</column>
<column name="tmp_31_reg_859">1, 0, 1, 0</column>
<column name="tmp_68_reg_873">57, 0, 64, 7</column>
<column name="tmp_69_reg_886">3, 0, 3, 0</column>
<column name="tmp_71_reg_798">3, 0, 3, 0</column>
<column name="tmp_reg_766">1, 0, 1, 0</column>
<column name="tmp_s_reg_931">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, k2c_dense.3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, k2c_dense.3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, k2c_dense.3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, k2c_dense.3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, k2c_dense.3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, k2c_dense.3, return value</column>
<column name="output_numel_read">in, 64, ap_none, output_numel_read, scalar</column>
<column name="input_array_address0">out, 4, ap_memory, input_array, array</column>
<column name="input_array_ce0">out, 1, ap_memory, input_array, array</column>
<column name="input_array_q0">in, 32, ap_memory, input_array, array</column>
<column name="input_array8_address0">out, 4, ap_memory, input_array8, array</column>
<column name="input_array8_ce0">out, 1, ap_memory, input_array8, array</column>
<column name="input_array8_q0">in, 32, ap_memory, input_array8, array</column>
<column name="input_array9_address0">out, 4, ap_memory, input_array9, array</column>
<column name="input_array9_ce0">out, 1, ap_memory, input_array9, array</column>
<column name="input_array9_q0">in, 32, ap_memory, input_array9, array</column>
<column name="input_array10_address0">out, 4, ap_memory, input_array10, array</column>
<column name="input_array10_ce0">out, 1, ap_memory, input_array10, array</column>
<column name="input_array10_q0">in, 32, ap_memory, input_array10, array</column>
<column name="input_array11_address0">out, 4, ap_memory, input_array11, array</column>
<column name="input_array11_ce0">out, 1, ap_memory, input_array11, array</column>
<column name="input_array11_q0">in, 32, ap_memory, input_array11, array</column>
<column name="input_array12_address0">out, 4, ap_memory, input_array12, array</column>
<column name="input_array12_ce0">out, 1, ap_memory, input_array12, array</column>
<column name="input_array12_q0">in, 32, ap_memory, input_array12, array</column>
<column name="input_array13_address0">out, 4, ap_memory, input_array13, array</column>
<column name="input_array13_ce0">out, 1, ap_memory, input_array13, array</column>
<column name="input_array13_q0">in, 32, ap_memory, input_array13, array</column>
<column name="input_array14_address0">out, 4, ap_memory, input_array14, array</column>
<column name="input_array14_ce0">out, 1, ap_memory, input_array14, array</column>
<column name="input_array14_q0">in, 32, ap_memory, input_array14, array</column>
<column name="input_dim">in, 64, ap_none, input_dim, scalar</column>
<column name="input_numel_read">in, 64, ap_none, input_numel_read, scalar</column>
<column name="input_shape_address0">out, 3, ap_memory, input_shape, array</column>
<column name="input_shape_ce0">out, 1, ap_memory, input_shape, array</column>
<column name="input_shape_q0">in, 64, ap_memory, input_shape, array</column>
<column name="kernel_dim">in, 64, ap_none, kernel_dim, scalar</column>
<column name="dense_13_output_arra_7_address0">out, 4, ap_memory, dense_13_output_arra_7, array</column>
<column name="dense_13_output_arra_7_ce0">out, 1, ap_memory, dense_13_output_arra_7, array</column>
<column name="dense_13_output_arra_7_we0">out, 1, ap_memory, dense_13_output_arra_7, array</column>
<column name="dense_13_output_arra_7_d0">out, 32, ap_memory, dense_13_output_arra_7, array</column>
<column name="dense_13_output_arra_7_q0">in, 32, ap_memory, dense_13_output_arra_7, array</column>
<column name="dense_13_output_arra_6_address0">out, 4, ap_memory, dense_13_output_arra_6, array</column>
<column name="dense_13_output_arra_6_ce0">out, 1, ap_memory, dense_13_output_arra_6, array</column>
<column name="dense_13_output_arra_6_we0">out, 1, ap_memory, dense_13_output_arra_6, array</column>
<column name="dense_13_output_arra_6_d0">out, 32, ap_memory, dense_13_output_arra_6, array</column>
<column name="dense_13_output_arra_6_q0">in, 32, ap_memory, dense_13_output_arra_6, array</column>
<column name="dense_13_output_arra_address0">out, 4, ap_memory, dense_13_output_arra, array</column>
<column name="dense_13_output_arra_ce0">out, 1, ap_memory, dense_13_output_arra, array</column>
<column name="dense_13_output_arra_we0">out, 1, ap_memory, dense_13_output_arra, array</column>
<column name="dense_13_output_arra_d0">out, 32, ap_memory, dense_13_output_arra, array</column>
<column name="dense_13_output_arra_q0">in, 32, ap_memory, dense_13_output_arra, array</column>
<column name="dense_13_output_arra_5_address0">out, 4, ap_memory, dense_13_output_arra_5, array</column>
<column name="dense_13_output_arra_5_ce0">out, 1, ap_memory, dense_13_output_arra_5, array</column>
<column name="dense_13_output_arra_5_we0">out, 1, ap_memory, dense_13_output_arra_5, array</column>
<column name="dense_13_output_arra_5_d0">out, 32, ap_memory, dense_13_output_arra_5, array</column>
<column name="dense_13_output_arra_5_q0">in, 32, ap_memory, dense_13_output_arra_5, array</column>
<column name="dense_13_output_arra_4_address0">out, 4, ap_memory, dense_13_output_arra_4, array</column>
<column name="dense_13_output_arra_4_ce0">out, 1, ap_memory, dense_13_output_arra_4, array</column>
<column name="dense_13_output_arra_4_we0">out, 1, ap_memory, dense_13_output_arra_4, array</column>
<column name="dense_13_output_arra_4_d0">out, 32, ap_memory, dense_13_output_arra_4, array</column>
<column name="dense_13_output_arra_4_q0">in, 32, ap_memory, dense_13_output_arra_4, array</column>
<column name="dense_13_output_arra_3_address0">out, 4, ap_memory, dense_13_output_arra_3, array</column>
<column name="dense_13_output_arra_3_ce0">out, 1, ap_memory, dense_13_output_arra_3, array</column>
<column name="dense_13_output_arra_3_we0">out, 1, ap_memory, dense_13_output_arra_3, array</column>
<column name="dense_13_output_arra_3_d0">out, 32, ap_memory, dense_13_output_arra_3, array</column>
<column name="dense_13_output_arra_3_q0">in, 32, ap_memory, dense_13_output_arra_3, array</column>
<column name="dense_13_output_arra_2_address0">out, 4, ap_memory, dense_13_output_arra_2, array</column>
<column name="dense_13_output_arra_2_ce0">out, 1, ap_memory, dense_13_output_arra_2, array</column>
<column name="dense_13_output_arra_2_we0">out, 1, ap_memory, dense_13_output_arra_2, array</column>
<column name="dense_13_output_arra_2_d0">out, 32, ap_memory, dense_13_output_arra_2, array</column>
<column name="dense_13_output_arra_2_q0">in, 32, ap_memory, dense_13_output_arra_2, array</column>
<column name="dense_13_output_arra_1_address0">out, 4, ap_memory, dense_13_output_arra_1, array</column>
<column name="dense_13_output_arra_1_ce0">out, 1, ap_memory, dense_13_output_arra_1, array</column>
<column name="dense_13_output_arra_1_we0">out, 1, ap_memory, dense_13_output_arra_1, array</column>
<column name="dense_13_output_arra_1_d0">out, 32, ap_memory, dense_13_output_arra_1, array</column>
<column name="dense_13_output_arra_1_q0">in, 32, ap_memory, dense_13_output_arra_1, array</column>
</table>
</item>
</section>
</profile>
