SerialICE: Starting LUA script
SerialICE: LUA script initialized.
0000.0001    I...    [0000:0000]   SerialICE: Mainboard Lenovo X60 connected.
0000.0001    I...    [0000:0000]   SerialICE: Using script mainboard/lenovo_x60.lua.
0000.0001    I...    [0000:0000]   Resource: [0002] IO [0000-ffff] = IO
0000.0001    I...    [0000:0000]   Resource: [0003] MEM [0000-ffffffff] = MEM
0000.0001    I...    [0000:0000]   Resource: [0004] CPU MSR CPU MSR
0000.0001    I...    [0000:0000]   Resource: [0005] CPUID CPUID
0000.0001    I...    [0000:0000]   Resource: [0006] MEM [e0000-fffff] = ROM_LO
0000.0001    I...    [0000:0000]   Resource: [0007] MEM [ffc00000-ffffffff] = ROM_HI
0000.0001    I...    [0000:0000]   Resource: [0008] MEM [fee00000-fee0ffff] = LAPIC
0000.0001    I...    [0000:0000]   Resource: [0009] MEM [fec00000-fec0ffff] = IOAPIC
0000.0001    I...    [0000:0000]   Resource: [000a] IO [0cf8-0cff] = PCI
0000.0001    I...    [0000:0000]   Resource: [000b] IO [0000-001f] = i8237 A
0000.0001    I...    [0000:0000]   Resource: [000c] IO [0080-009f] = i8237 B
0000.0001    I...    [0000:0000]   Resource: [000d] IO [00c0-00df] = i8237 C
0000.0001    I...    [0000:0000]   Resource: [000e] IO [0020-003f] = i8259 A
0000.0001    I...    [0000:0000]   Resource: [000f] IO [00a0-00bf] = i8259 B
0000.0001    I...    [0000:0000]   Resource: [0010] IO [04d0-04d1] = i8259 C
0000.0001    I...    [0000:0000]   Resource: [0011] IO [0060-0064] = i8042
0000.0001    I...    [0000:0000]   Resource: [0012] IO [0040-0043] = i8254 A
0000.0001    I...    [0000:0000]   Resource: [0013] IO [0050-0053] = i8254 B
0000.0001    I...    [0000:0000]   Resource: [0014] IO [0cf9-0cf9] = Reset
0000.0001    I...    [0000:0000]   Resource: [0015] IO [0070-0077] = NVram
0000.0001    I...    [0000:0000]   Resource: [0016] IO [03c0-03df] = VGA
0000.0001    I...    [0000:0000]   Resource: [0017] IO [0080-0080] = POST
0000.0001    I...    [0000:0000]   Resource: [0018] IO [002e-002f] = PnP
0000.0001    I...    [0000:0000]   Resource: [0019] IO [004e-004f] = PnP
0000.0001    I...    [0000:0000]   Resource: [001a] IO [03f8-03ff] = COM1
0000.0001    I...    [0000:0000]   Resource: [000b] IO [0000-001f] = i8237 A
0000.0001    I...    [0000:0000]   Resource: [000c] IO [0080-009f] = i8237 B
0000.0001    I...    [0000:0000]   Resource: [000d] IO [00c0-00df] = i8237 C
0000.0001    I...    [0000:0000]   Resource: [000e] IO [0020-003f] = i8259 A
0000.0001    I...    [0000:0000]   Resource: [000f] IO [00a0-00bf] = i8259 B
0000.0001    I...    [0000:0000]   Resource: [0010] IO [04d0-04d1] = i8259 C
0000.0001    I...    [0000:0000]   Resource: [0011] IO [0060-0064] = i8042
0000.0001    I...    [0000:0000]   Resource: [0012] IO [0040-0043] = i8254 A
0000.0001    I...    [0000:0000]   Resource: [0013] IO [0050-0053] = i8254 B
0000.0001    I...    [0000:0000]   Resource: [0014] IO [0cf9-0cf9] = Reset
0000.0001    I...    [0000:0000]   Resource: [0015] IO [0070-0077] = NVram
0000.0001    I...    [0000:0000]   Resource: [0016] IO [03c0-03df] = VGA
0000.0001    I...    [0000:0000]   Resource: [0017] IO [0080-0080] = POST
0000.0001    I...    [0000:0000]   Resource: [001b] MEM [fed40000-fed40fff] = ICH7 TPM
0000.0001    I...    [0000:0000]   Resource: [001c] PCI 0:1f.0 [0f0]
0000.0001    I...    [0000:0000]   Resource: [001d] PCI 0:1f.3 [020]
0000.0001    I...    [0000:0000]   Resource: [001e] PCI 0:1f.0 [040]
0000.0001    I...    [0000:0000]   Resource: [001f] PCI 0:1f.0 [048]
0000.0001    I...    [0000:0000]   Resource: [0020] PCI 0:1f.0 [080]
0000.0001    I...    [0000:0000]   Resource: [0021] PCI 0:1f.0 [082]
0000.0001    I...    [0000:0000]   Resource: [0022] PCI 0:1f.0 [084]
0000.0001    I...    [0000:0000]   Resource: [0023] PCI 0:1f.0 [088]
0000.0001    I...    [0000:0000]   Resource: [0024] PCI 0:1f.0 [08c]
0000.0001    I...    [0000:0000]   Resource: [0025] PCI 0:1f.0 [090]
0000.0001    I...    [0000:0000]   Resource: [000a] IO [0cf8-0cff] = PCI
0000.0001    I...    [0000:0000]   Resource: [0008] MEM [fee00000-fee0ffff] = LAPIC
0000.0001    I...    [0000:0000]   Resource: [0009] MEM [fec00000-fec0ffff] = IOAPIC
0000.0001    I...    [0000:0000]   Resource: [0026] CPU MSR Microcode Update
0000.0001    I...    [0000:0000]   Resource: [0027] CPUID Multiprocessor Count
0000.0001    I...    [0000:0000]   Resource: [0028] PCI 0:00.0 [040]
0000.0001    I...    [0000:0000]   Resource: [0029] PCI 0:00.0 [048]
0000.0001    I...    [0000:0000]   Resource: [002a] PCI 0:00.0 [068]
0000.0001    I...    [0000:0000]   Resource: [002b] PCI 0:00.0 [060]
0000.0001    I...    [0000:0000]   Resource: [002c] MEM [ffde0000-ffde1fff] = CAR
0000.0001    I...    [0000:0000]   Resource: [002d] IO [0000-ffff] = X61
0000.0001    I...    [0000:0000]   Resource: [002e] MEM [0000-ffff] = X61
0010.0011    RH.U    [f000:ccc0]   CPU MSR: [00000010] <= 00000000.00000000
0013.0015    I...    [f000:ccc0]   Resource: [002f] MEM [fed1c000-fed1ffff] = RCBA
0013.0015    .H..    [f000:ccc0]   PCI: 0:1f.0 [0f0] <= fed1c001
002a.002b    .H..    [f000:cce0]   RCBA: [00003410] => 04
002a.002c    .H..    [f000:cce0]   RCBA: [00003410] <= 00
002e.0030    .H..    [f000:cce0]   PCI: 0:1e.0 [01c] <= 0010
0031.0033    .H..    [f000:cce0]   PCI: 0:1e.0 [004] => 00
0031.0034    .H..    [f000:cce0]   PCI: 0:1e.0 [004] <= 01
0035.0037    I...    [f000:cce0]   Resource: [0030] IO [1000-105f] = ACPI
0035.0037    I...    [f000:cce0]   Resource: [0031] IO [1060-107f] = TCO
0035.0037    .H..    [f000:cce0]   PCI: 0:1f.0 [040] <= 1000
0038.003a    .H..    [f000:cce0]   PCI: 0:1f.0 [044] => 00
0038.003b    .H..    [f000:cce0]   PCI: 0:1f.0 [044] <= 80
003d.003e    RH.F    [f000:cbc5]   Multiprocessor Count: eax: 00000001; ecx: 00000002 => 000006fb.00010800.0000e3bd.bfebfbff
0041.0042    RH.U    [f000:cbe0]   CPU MSR: [000002ff] <= 00000000.00000000
0041.0044    RH.U    [f000:cbe0]   CPU MSR: [00000250] <= 00000000.00000000
0041.0046    RH.U    [f000:cbe0]   CPU MSR: [00000258] <= 00000000.00000000
0041.0048    RH.U    [f000:cbe0]   CPU MSR: [00000259] <= 00000000.00000000
0041.004a    RH.U    [f000:cbe0]   CPU MSR: [00000268] <= 00000000.00000000
0041.004c    RH.U    [f000:cbe0]   CPU MSR: [00000269] <= 00000000.00000000
0041.004e    RH.U    [f000:cbe0]   CPU MSR: [0000026a] <= 00000000.00000000
0041.0050    RH.U    [f000:cbe0]   CPU MSR: [0000026b] <= 00000000.00000000
0041.0052    RH.U    [f000:cbe0]   CPU MSR: [0000026c] <= 00000000.00000000
0041.0054    RH.U    [f000:cbe0]   CPU MSR: [0000026d] <= 00000000.00000000
0041.0056    RH.U    [f000:cbe0]   CPU MSR: [0000026e] <= 00000000.00000000
0041.0058    RH.U    [f000:cbe0]   CPU MSR: [0000026f] <= 00000000.00000000
0041.005a    RH.U    [f000:cbe0]   CPU MSR: [00000200] <= 00000000.00000000
0041.005c    RH.U    [f000:cbe0]   CPU MSR: [00000201] <= 00000000.00000000
0041.005e    RH.U    [f000:cbe0]   CPU MSR: [00000202] <= 00000000.00000000
0041.0060    RH.U    [f000:cbe0]   CPU MSR: [00000203] <= 00000000.00000000
0041.0062    RH.U    [f000:cbe0]   CPU MSR: [00000204] <= 00000000.00000000
0041.0064    RH.U    [f000:cbe0]   CPU MSR: [00000205] <= 00000000.00000000
0041.0066    RH.U    [f000:cbe0]   CPU MSR: [00000206] <= 00000000.00000000
0041.0068    RH.U    [f000:cbe0]   CPU MSR: [00000207] <= 00000000.00000000
0041.006a    RH.U    [f000:cbe0]   CPU MSR: [00000208] <= 00000000.00000000
0041.006c    RH.U    [f000:cbe0]   CPU MSR: [00000209] <= 00000000.00000000
0041.006e    RH.U    [f000:cbe0]   CPU MSR: [0000020a] <= 00000000.00000000
0041.0070    RH.U    [f000:cbe0]   CPU MSR: [0000020b] <= 00000000.00000000
0041.0072    RH.U    [f000:cbe0]   CPU MSR: [0000020c] <= 00000000.00000000
0041.0074    RH.U    [f000:cbe0]   CPU MSR: [0000020d] <= 00000000.00000000
0041.007b    RH.U    [f000:cbfb]   CPU MSR: [0000026c] <= 05050505.05050505
0041.007c    RH.U    [f000:cc03]   CPU MSR: [0000026d] <= 05050505.05050505
0041.007d    RH.U    [f000:cc0b]   CPU MSR: [0000026e] <= 05050505.05050505
0041.007e    RH.U    [f000:cc13]   CPU MSR: [0000026f] <= 05050505.05050505
0041.0081    RH.U    [f000:cc24]   CPU MSR: [000002ff] <= 00000000.00000c00
0093.0095    .H..    [f000:cd36]   PCI: 0:1f.3 [040] => 00
0093.0096    .H..    [f000:cd36]   PCI: 0:1f.3 [040] <= 08
0097.0099    .H..    [f000:cd36]   PCI: 0:1f.0 [080] => 1f0d0210
0097.009a    ...D    [f000:cd36]   PCI: 0:1f.0 [080] <= 1f0d0210
009b.009d    I...    [f000:cd36]   Resource: [0032] IO [1600-167f] = LPC
009b.009d    .H..    [f000:cd36]   PCI: 0:1f.0 [084] <= 007c1601
009e.00a0    I...    [f000:cd36]   Resource: [0033] IO [15e0-15ef] = LPC
009e.00a0    .H..    [f000:cd36]   PCI: 0:1f.0 [088] <= 000c15e1
00a1.00a3    ...D    [f000:cd36]   PCI: 0:1f.0 [08c] <= 001c1681
00a4.00a6    I...    [f000:cd36]   Resource: [0034] IO [1180-11bf] = GPIO
00a4.00a6    .H..    [f000:cd36]   PCI: 0:1f.0 [048] <= 1180
00a7.00a9    .H..    [f000:cd36]   PCI: 0:1f.0 [04c] => 0000
00a7.00aa    .H..    [f000:cd36]   PCI: 0:1f.0 [04c] <= 0010
00ab.00ac    .H..    [f000:cd36]   GPIO: [0038] => 0783
00ab.00ae    .H..    [f000:cde3]   GPIO: [0000] <= f97e43fe
00ab.00af    .H..    [f000:cde3]   GPIO: [0004] <= c1ee69ff
00ab.00b0    .H..    [f000:cde3]   GPIO: [002c] <= c00001c4
00ab.00b1    .H..    [f000:cde3]   GPIO: [000c] <= 22fe9000
00ab.00b2    .H..    [f000:cde3]   GPIO: [0030] <= 00010ef6
00ab.00b3    .H..    [f000:cde3]   GPIO: [0034] <= 005501f0
00ab.00b4    .H..    [f000:cde3]   GPIO: [0038] <= 00aa0203
00b7.00b8    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00b9    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00ba    .H..    [f000:e8f8]   LPC: [004e] <= 29
00b7.00bb    .H..    [f000:e8f8]   LPC: [004f] => b0
00b7.00be    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00bf    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00c0    .H..    [f000:e902]   LPC: [004e] <= 29
00b7.00c1    .H..    [f000:e902]   LPC: [004f] <= b0
00b7.00c3    .H..    [f000:e90c]   LPC: [004e] <= 20
00b7.00c4    .H..    [f000:e90c]   LPC: [004f] => f4
00b7.00c5    .H..    [f000:e911]   LPC: [004e] <= 29
00b7.00c6    .H..    [f000:e911]   LPC: [004f] => b0
00b7.00c8    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.00c9    .H..    [f000:e918]   LPC: [004f] => f4
00b7.00ca    .H..    [f000:e91d]   LPC: [004e] <= 07
00b7.00cb    .H..    [f000:e91d]   LPC: [004f] <= 07
00b7.00ce    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00cf    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00d0    .H..    [f000:e902]   LPC: [004e] <= 60
00b7.00d1    .H..    [f000:e902]   LPC: [004f] <= 16
00b7.00d3    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.00d4    .H..    [f000:e918]   LPC: [004f] => f4
00b7.00d5    .H..    [f000:e91d]   LPC: [004e] <= 61
00b7.00d6    .H..    [f000:e91d]   LPC: [004f] <= 80
00b7.00d8    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00d9    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00da    .H..    [f000:e902]   LPC: [004e] <= 30
00b7.00db    .H..    [f000:e902]   LPC: [004f] <= 01
00b7.00de    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.00df    .H..    [f000:e918]   LPC: [004f] => f4
00b7.00e0    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.00e1    .H..    [f000:e91d]   LPC: [004f] <= 00
00b7.00e3    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00e4    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00e5    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.00e6    .H..    [f000:e902]   LPC: [004f] <= 03
00b7.00e7    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.00e8    .H..    [f000:e918]   LPC: [004f] => f4
00b7.00e9    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.00ea    .H..    [f000:e91d]   LPC: [004f] <= 01
00b7.00eb    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00ec    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00ed    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.00ee    .H..    [f000:e902]   LPC: [004f] <= 03
00b7.00ef    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.00f0    .H..    [f000:e918]   LPC: [004f] => f4
00b7.00f1    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.00f2    .H..    [f000:e91d]   LPC: [004f] <= 02
00b7.00f3    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00f4    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00f5    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.00f6    .H..    [f000:e902]   LPC: [004f] <= 03
00b7.00f7    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.00f8    .H..    [f000:e918]   LPC: [004f] => f4
00b7.00f9    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.00fa    .H..    [f000:e91d]   LPC: [004f] <= 03
00b7.00fb    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.00fc    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.00fd    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.00fe    .H..    [f000:e902]   LPC: [004f] <= 03
00b7.00ff    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.0100    .H..    [f000:e918]   LPC: [004f] => f4
00b7.0101    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.0102    .H..    [f000:e91d]   LPC: [004f] <= 04
00b7.0103    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.0104    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.0105    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.0106    .H..    [f000:e902]   LPC: [004f] <= 04
00b7.0107    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.0108    .H..    [f000:e918]   LPC: [004f] => f4
00b7.0109    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.010a    .H..    [f000:e91d]   LPC: [004f] <= 20
00b7.010b    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.010c    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.010d    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.010e    .H..    [f000:e902]   LPC: [004f] <= 04
00b7.010f    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.0110    .H..    [f000:e918]   LPC: [004f] => f4
00b7.0111    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.0112    .H..    [f000:e91d]   LPC: [004f] <= 21
00b7.0113    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.0114    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.0115    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.0116    .H..    [f000:e902]   LPC: [004f] <= 04
00b7.0117    .H..    [f000:e918]   LPC: [004e] <= 20
00b7.0118    .H..    [f000:e918]   LPC: [004f] => f4
00b7.0119    .H..    [f000:e91d]   LPC: [004e] <= f0
00b7.011a    .H..    [f000:e91d]   LPC: [004f] <= 23
00b7.011b    .H..    [f000:e8e0]   LPC: [004e] <= 20
00b7.011c    .H..    [f000:e8e0]   LPC: [004f] => f4
00b7.011d    .H..    [f000:e902]   LPC: [004e] <= f1
00b7.011e    .H..    [f000:e902]   LPC: [004f] <= 04
0121.0122    .H..    [f000:ce96]   ACPI: [0004] => 1c00
0124.0125    RH.U    [f000:cea2]   IO:  inb 1680 => ff
0128.0129    .H..    [f000:e918]   LPC: [004e] <= 20
0128.012a    .H..    [f000:e918]   LPC: [004f] => f4
0128.012b    .H..    [f000:e91d]   LPC: [004e] <= 07
0128.012c    .H..    [f000:e91d]   LPC: [004f] <= 19
0128.012f    .H..    [f000:e8e0]   LPC: [004e] <= 20
0128.0130    .H..    [f000:e8e0]   LPC: [004f] => f4
0128.0131    .H..    [f000:e902]   LPC: [004e] <= 60
0128.0132    .H..    [f000:e902]   LPC: [004f] <= 16
0128.0134    .H..    [f000:e918]   LPC: [004e] <= 20
0128.0135    .H..    [f000:e918]   LPC: [004f] => f4
0128.0136    .H..    [f000:e91d]   LPC: [004e] <= 61
0128.0137    .H..    [f000:e91d]   LPC: [004f] <= 4c
0128.0139    .H..    [f000:e8e0]   LPC: [004e] <= 20
0128.013a    .H..    [f000:e8e0]   LPC: [004f] => f4
0128.013b    .H..    [f000:e902]   LPC: [004e] <= 30
0128.013c    .H..    [f000:e902]   LPC: [004f] <= 01
0128.013f    .H..    [f000:cee0]   LPC: [004c] <= 07
0128.0140    .H..    [f000:cee0]   LPC: [004c] => 8f
0142.0143    RH.U    [f000:ceee]   IO:  inb 1680 => ff
0145.0148    .H..    [f000:cf0e]   PnP: 2e:  [20] => ea
0145.014e    .H..    [f000:e968]   PnP: 2e:  [20] => ea
0145.0150    .H..    [f000:e980]   PnP: 2e:  [29] => 1e
0145.0154    .H..    [f000:e968]   PnP: 2e:  [20] => ea
0145.0156    .H..    [f000:e98a]   PnP: 2e:  [29] <= 1e
0145.015a    .H..    [f000:e994]   PnP: 2e:  [20] => ea
0145.015c    .H..    [f000:e999]   PnP: 2e:  [29] => 1e
0145.0160    .H..    [f000:e9a0]   PnP: 2e:  [20] => ea
0145.0165    .H..    [f000:e968]   PnP: 2e:  [20] => ea
0145.016a    .H..    [f000:e9a0]   PnP: 2e:  [20] => ea
0145.016f    .H..    [f000:e968]   PnP: 2e:  [20] => ea
0145.0172    I...    [f000:e98a]   Resource: [0035] IO [0378-0378] = PnP 2e:01
0145.0171    .H..    [f000:e98a]   PnP: 2e:01  enabled
017a.017b    .H..    [f000:ecab]   POST: *** 80 ***
0182.0183    RH.U    [f000:ea5d]   IO: outb 00ed <= ff
018a.018c    .H..    [f000:e2fe]   PCI: 0:00.0 [008] => 06000003
0192.0193    RH.U    [f000:e282]   IO: outb 00ed <= 90
0194.0195    .H..    [f000:e282]   PCI: 0:00.0 [090] => 00
019a.019b    RH.U    [f000:e2a3]   IO: outb 00ed <= 90
019c.019d    .H..    [f000:e2a3]   PCI: 0:00.0 [090] <= 00
01a0.01a1    RH.U    [f000:e2cc]   IO: outb 00ed <= 78
01a2.01a3    .H..    [f000:e2cc]   PCI: 0:00.0 [079] => 00
01a6.01a7    RH.U    [f000:e2d4]   IO: outb 00ed <= 78
01a8.01a9    .H..    [f000:e2d4]   PCI: 0:00.0 [079] <= 10
01ac.01ad    RH.U    [f000:e282]   IO: outb 00ed <= 78
01ae.01af    .H..    [f000:e282]   PCI: 0:00.0 [078] => 00
01b2.01b3    RH.U    [f000:e2a3]   IO: outb 00ed <= 78
01b4.01b5    .H..    [f000:e2a3]   PCI: 0:00.0 [078] <= 01
01bc.01bd    .H..    [f000:ec91]   POST: *** 81 ***
01c2.01c3    .H..    [f000:d59f]   RCBA: [00003410] => 0400
01c2.01c6    .H..    [f000:d5b7]   RCBA: [00003024] => 2000
01ce.01cf    RH.U    [f000:e2c2]   IO: outb 00ed <= 20
01d0.01d1    .H..    [f000:e2c2]   PCI: 0:1f.3 [020] => 01
01d4.01d5    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
01d6.01d7    .H..    [f000:e2d4]   PCI: 0:1f.3 [020] <= 00
01da.01db    RH.U    [f000:e282]   IO: outb 00ed <= 20
01dc.01dd    .H..    [f000:e282]   PCI: 0:1f.3 [021] => 00
01e0.01e1    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
01e0.01e2    I...    [f000:e2a3]   Resource: [0036] IO [1100-111f] = i801-smbus
01e2.01e3    .H..    [f000:e2a3]   PCI: 0:1f.3 [021] <= 11
01e6.01e7    RH.U    [f000:e2eb]   IO: outb 00ed <= 04
01e8.01e9    .H..    [f000:e2eb]   PCI: 0:1f.3 [004] => 00
01ec.01ed    RH.U    [f000:e2d4]   IO: outb 00ed <= 04
01ee.01ef    .H..    [f000:e2d4]   PCI: 0:1f.3 [004] <= 01
01f2.01f3    RH.U    [f000:e282]   IO: outb 00ed <= 40
01f4.01f5    .H..    [f000:e282]   PCI: 0:1f.3 [040] => 00
01f8.01f9    RH.U    [f000:e2a3]   IO: outb 00ed <= 40
01fa.01fb    .H..    [f000:e2a3]   PCI: 0:1f.3 [040] <= 01
01ff.0201    .H..    [f000:e1fe]   PCI: 0:1e.0 [004] => 0001
01ff.0202    .H..    [f000:e1fe]   PCI: 0:1e.0 [004] <= 0005
0208.0209    RH.U    [f000:e2cc]   IO: outb 00ed <= d8
020a.020b    .H..    [f000:e2cc]   PCI: 0:1f.0 [0d9] => ff
020e.020f    RH.U    [f000:e2d4]   IO: outb 00ed <= d8
0210.0211    .H..    [f000:e2d4]   PCI: 0:1f.0 [0d9] <= ff
0214.0215    RH.U    [f000:e282]   IO: outb 00ed <= 40
0216.0217    .H..    [f000:e282]   PCI: 0:1f.0 [041] => 10
021a.021b    RH.U    [f000:e2a3]   IO: outb 00ed <= 40
021c.021d    .H..    [f000:e2a3]   PCI: 0:1f.0 [041] <= 10
0220.0221    RH.U    [f000:e2eb]   IO: outb 00ed <= 44
0222.0223    .H..    [f000:e2eb]   PCI: 0:1f.0 [044] => 80
0226.0227    RH.U    [f000:e2d4]   IO: outb 00ed <= 44
0228.0229    .H..    [f000:e2d4]   PCI: 0:1f.0 [044] <= 80
022c.022d    RH.U    [f000:e282]   IO: outb 00ed <= 64
022e.022f    .H..    [f000:e282]   PCI: 0:1f.0 [064] => d0
0232.0233    RH.U    [f000:e2a3]   IO: outb 00ed <= 64
0234.0235    .H..    [f000:e2a3]   PCI: 0:1f.0 [064] <= d0
0238.0239    RH.U    [f000:e2eb]   IO: outb 00ed <= 80
023a.023b    .H..    [f000:e2eb]   PCI: 0:1f.0 [080] => 10
023e.023f    RH.U    [f000:e2d4]   IO: outb 00ed <= 80
0240.0241    ...D    [f000:e2d4]   PCI: 0:1f.0 [080] <= 10
0244.0245    RH.U    [f000:e282]   IO: outb 00ed <= 80
0246.0247    .H..    [f000:e282]   PCI: 0:1f.0 [082] => 0d
024a.024b    RH.U    [f000:e2a3]   IO: outb 00ed <= 80
024c.024d    ...D    [f000:e2a3]   PCI: 0:1f.0 [082] <= 0d
0250.0251    RH.U    [f000:e2eb]   IO: outb 00ed <= 80
0252.0253    .H..    [f000:e2eb]   PCI: 0:1f.0 [083] => 1f
0256.0257    RH.U    [f000:e2d4]   IO: outb 00ed <= 80
0258.0259    .H..    [f000:e2d4]   PCI: 0:1f.0 [083] <= 1f
025f.0261    I...    [f000:d1e0]   Resource: [002f] MEM [fed1c000-fed1ffff] = RCBA
025f.0261    .H..    [f000:d1e0]   PCI: 0:1f.0 [0f0] <= fed1c001
026a.026b    .H..    [f000:d204]   RCBA: [00000088] => 0000
026a.026c    .H..    [f000:d204]   RCBA: [00000088] <= 9000
026a.026d    .H..    [f000:d20a]   RCBA: [0000008a] => 0000
026a.026e    .H..    [f000:d20a]   RCBA: [0000008a] <= 0010
026a.026f    .H..    [f000:d20a]   RCBA: [000001fc] => 0000
026a.0270    .H..    [f000:d20a]   RCBA: [000001fc] <= 060b
026a.0271    .H..    [f000:d20a]   RCBA: [000001f4] => 0000
026a.0272    .H..    [f000:d20a]   RCBA: [000001f4] <= 0040
026a.0273    .H..    [f000:d20a]   RCBA: [000001f6] => 0000
026a.0274    .H..    [f000:d20a]   RCBA: [000001f6] <= 8600
026a.0275    .H..    [f000:d20a]   RCBA: [00000220] => 0000
026a.0276    .H..    [f000:d20a]   RCBA: [00000220] <= 0045
026a.0277    .H..    [f000:d20a]   RCBA: [00003410] => 0400
026a.0278    .H..    [f000:d20a]   RCBA: [00003410] <= 0440
026a.0279    .H..    [f000:d20a]   RCBA: [00003430] => 0000
026a.027a    .H..    [f000:d20a]   RCBA: [00003430] <= 0001
026a.027b    .H..    [f000:d20a]   RCBA: [00003418] => 0000
026a.027c    .H..    [f000:d20a]   RCBA: [00003418] <= 0001
026a.027d    .H..    [f000:d20a]   RCBA: [00000200] => 2008
026a.027e    .H..    [f000:d20a]   RCBA: [00000200] <= 2008
026a.027f    .H..    [f000:d20a]   RCBA: [00002026] => 0b30
026a.0280    .H..    [f000:d20a]   RCBA: [00002026] <= 0d30
026a.0281    .H..    [f000:d20a]   RCBA: [0000352e] => 0000
026a.0282    .H..    [f000:d20a]   RCBA: [0000352e] <= 0000
026a.0283    .H..    [f000:d20a]   RCBA: [0000350e] => 0000
026a.0284    .H..    [f000:d20a]   RCBA: [0000350e] <= 0800
026a.0285    .H..    [f000:d20a]   RCBA: [00002024] => 3080
026a.0286    .H..    [f000:d20a]   RCBA: [00002024] <= 3000
026a.0287    .H..    [f000:d20a]   RCBA: [00002036] => b2b4
026a.0288    .H..    [f000:d20a]   RCBA: [00002036] <= b2b5
026a.0289    .H..    [f000:d20a]   RCBA: [00003410] => 0440
026a.028a    .H..    [f000:d20a]   RCBA: [00003410] <= 0460
026a.028b    .H..    [f000:d20a]   RCBA: [0000341a] => 0000
026a.028c    .H..    [f000:d20a]   RCBA: [0000341a] <= 0100
028d.028e    RH.U    [f000:e251]   IO: outb 0061 <= 0c
028d.028f    RH.U    [f000:e251]   IO: outb 0061 <= 00
0294.0295    .H..    [f000:ec91]   POST: *** 82 ***
0299.029a    RH.F    [f000:cfba]   Multiprocessor Count: eax: 00000001; ecx: 00000082 => 000006fb.00010800.0000e3bd.bfebfbff
029f.02a0    .H..    [f000:ecab]   POST: *** 89 ***
029f.02b4    .H..    [f000:ecab]   POST: *** 83 ***
02ba.02bb    RH.U    [f000:f304]   IO:  inb 0061 => 30
02ba.02bc    RH.U    [f000:f304]   IO: outb 00ed <= 30
02ba.02bd    RH.U    [f000:f304]   IO: outb 0061 <= 30
02ba.02be    RH.U    [f000:f304]   IO: outb 00ed <= 30
02c1.02c2    RH.U    [f000:f304]   IO: outb 00ed <= 36
02c3.02c4    .H..    [f000:f304]   i8254 A: IRQ0 disabled
02c5.02c6    RH.U    [f000:f304]   IO: outb 00ed <= 00
02c7.02c8    .H..    [f000:f304]   i8254 A: IRQ0 disabled
02c9.02ca    RH.U    [f000:f304]   IO: outb 00ed <= 00
02cd.02ce    RH.U    [f000:f304]   IO: outb 00ed <= 54
02cf.02d0    .H..    [f000:f304]   i8254 A: Refresh (Square Wave): 15084 ns
02d1.02d2    RH.U    [f000:f304]   IO: outb 00ed <= 12
02d5.02d6    RH.U    [f000:f304]   IO: outb 00ed <= b6
02d7.02d8    .H..    [f000:f304]   i8254 A: Speaker Tone (Rate Generator): 14912.500000 kHz
02d9.02da    RH.U    [f000:f304]   IO: outb 00ed <= 50
02db.02dc    .H..    [f000:f304]   i8254 A: Speaker Tone (Rate Generator): 877.205882 kHz
02dd.02de    RH.U    [f000:f304]   IO: outb 00ed <= 05
02e3.02e4    .H..    [f000:ec91]   POST: *** 84 ***
02ea.02f9    .H..    [f000:e213]   i801-smbus: 5c byte_data 06 => 83
0000.0000    ....    [f000:e224]   i801-smbus: 5c byte_data 06 <= 83
030f.0310    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0311.0312    .H..    [f000:ed93]   i8254 A: [0] current = 190
0313.0314    RH.U    [f000:ed93]   IO: outb 00ed <= be
0318.0319    RH.U    [f000:ed93]   IO: outb 00ed <= 00
031a.031b    .H..    [f000:ed93]   i8254 A: [0] current = 218
031c.031d    RH.U    [f000:ed93]   IO: outb 00ed <= da
0322.0323    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0324.0325    .H..    [f000:ed93]   i8254 A: [0] current = 158
0326.0327    RH.U    [f000:ed93]   IO: outb 00ed <= 9e
032b.032c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
032d.032e    .H..    [f000:ed93]   i8254 A: [0] current = 216
032f.0330    RH.U    [f000:ed93]   IO: outb 00ed <= d8
0334.0335    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0336.0337    .H..    [f000:ed93]   i8254 A: [0] current = 86
0338.0339    RH.U    [f000:ed93]   IO: outb 00ed <= 56
033d.033e    RH.U    [f000:ed93]   IO: outb 00ed <= 00
033f.0340    .H..    [f000:ed93]   i8254 A: [0] current = 84
0341.0342    RH.U    [f000:ed93]   IO: outb 00ed <= 54
0346.0347    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0348.0349    .H..    [f000:ed93]   i8254 A: [0] current = 116
034a.034b    RH.U    [f000:ed93]   IO: outb 00ed <= 74
034f.0350    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0351.0352    .H..    [f000:ed93]   i8254 A: [0] current = 244
0353.0354    RH.U    [f000:ed93]   IO: outb 00ed <= f4
0358.0359    RH.U    [f000:ed93]   IO: outb 00ed <= 00
035a.035b    .H..    [f000:ed93]   i8254 A: [0] current = 184
035c.035d    RH.U    [f000:ed93]   IO: outb 00ed <= b8
0361.0362    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0363.0364    .H..    [f000:ed93]   i8254 A: [0] current = 122
0365.0366    RH.U    [f000:ed93]   IO: outb 00ed <= 7a
036a.036b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
036c.036d    .H..    [f000:ed93]   i8254 A: [0] current = 34
036e.036f    RH.U    [f000:ed93]   IO: outb 00ed <= 22
0373.0374    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0375.0376    .H..    [f000:ed93]   i8254 A: [0] current = 230
0377.0378    RH.U    [f000:ed93]   IO: outb 00ed <= e6
037c.037d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
037e.037f    .H..    [f000:ed93]   i8254 A: [0] current = 178
0380.0381    RH.U    [f000:ed93]   IO: outb 00ed <= b2
0385.0386    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0387.0388    .H..    [f000:ed93]   i8254 A: [0] current = 94
0389.038a    RH.U    [f000:ed93]   IO: outb 00ed <= 5e
038e.038f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0390.0391    .H..    [f000:ed93]   i8254 A: [0] current = 30
0392.0393    RH.U    [f000:ed93]   IO: outb 00ed <= 1e
0397.0398    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0399.039a    .H..    [f000:ed93]   i8254 A: [0] current = 82
039b.039c    RH.U    [f000:ed93]   IO: outb 00ed <= 52
03a0.03a1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03a2.03a3    .H..    [f000:ed93]   i8254 A: [0] current = 116
03a4.03a5    RH.U    [f000:ed93]   IO: outb 00ed <= 74
03a9.03aa    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03ab.03ac    .H..    [f000:ed93]   i8254 A: [0] current = 144
03ad.03ae    RH.U    [f000:ed93]   IO: outb 00ed <= 90
03b2.03b3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03b4.03b5    .H..    [f000:ed93]   i8254 A: [0] current = 166
03b6.03b7    RH.U    [f000:ed93]   IO: outb 00ed <= a6
03bb.03bc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03bd.03be    .H..    [f000:ed93]   i8254 A: [0] current = 236
03bf.03c0    RH.U    [f000:ed93]   IO: outb 00ed <= ec
03c4.03c5    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03c6.03c7    .H..    [f000:ed93]   i8254 A: [0] current = 238
03c8.03c9    RH.U    [f000:ed93]   IO: outb 00ed <= ee
03cd.03ce    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03cf.03d0    .H..    [f000:ed93]   i8254 A: [0] current = 158
03d1.03d2    RH.U    [f000:ed93]   IO: outb 00ed <= 9e
03d6.03d7    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03d8.03d9    .H..    [f000:ed93]   i8254 A: [0] current = 232
03da.03db    RH.U    [f000:ed93]   IO: outb 00ed <= e8
03df.03e0    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03e1.03e2    .H..    [f000:ed93]   i8254 A: [0] current = 188
03e3.03e4    RH.U    [f000:ed93]   IO: outb 00ed <= bc
03e8.03e9    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03ea.03eb    .H..    [f000:ed93]   i8254 A: [0] current = 154
03ec.03ed    RH.U    [f000:ed93]   IO: outb 00ed <= 9a
03f1.03f2    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03f3.03f4    .H..    [f000:ed93]   i8254 A: [0] current = 42
03f5.03f6    RH.U    [f000:ed93]   IO: outb 00ed <= 2a
03fa.03fb    RH.U    [f000:ed93]   IO: outb 00ed <= 00
03fc.03fd    .H..    [f000:ed93]   i8254 A: [0] current = 22
03fe.03ff    RH.U    [f000:ed93]   IO: outb 00ed <= 16
0403.0404    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0405.0406    .H..    [f000:ed93]   i8254 A: [0] current = 214
0407.0408    RH.U    [f000:ed93]   IO: outb 00ed <= d6
040c.040d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
040e.040f    .H..    [f000:ed93]   i8254 A: [0] current = 36
0410.0411    RH.U    [f000:ed93]   IO: outb 00ed <= 24
0415.0416    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0417.0418    .H..    [f000:ed93]   i8254 A: [0] current = 70
0419.041a    RH.U    [f000:ed93]   IO: outb 00ed <= 46
041e.041f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0420.0421    .H..    [f000:ed93]   i8254 A: [0] current = 164
0422.0423    RH.U    [f000:ed93]   IO: outb 00ed <= a4
0427.0428    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0429.042a    .H..    [f000:ed93]   i8254 A: [0] current = 116
042b.042c    RH.U    [f000:ed93]   IO: outb 00ed <= 74
0430.0431    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0432.0433    .H..    [f000:ed93]   i8254 A: [0] current = 56
0434.0435    RH.U    [f000:ed93]   IO: outb 00ed <= 38
0439.043a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
043b.043c    .H..    [f000:ed93]   i8254 A: [0] current = 232
043d.043e    RH.U    [f000:ed93]   IO: outb 00ed <= e8
0442.0443    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0444.0445    .H..    [f000:ed93]   i8254 A: [0] current = 72
0446.0447    RH.U    [f000:ed93]   IO: outb 00ed <= 48
044b.044c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
044d.044e    .H..    [f000:ed93]   i8254 A: [0] current = 234
044f.0450    RH.U    [f000:ed93]   IO: outb 00ed <= ea
0454.0455    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0456.0457    .H..    [f000:ed93]   i8254 A: [0] current = 210
0458.0459    RH.U    [f000:ed93]   IO: outb 00ed <= d2
045d.045e    RH.U    [f000:ed93]   IO: outb 00ed <= 00
045f.0460    .H..    [f000:ed93]   i8254 A: [0] current = 252
0461.0462    RH.U    [f000:ed93]   IO: outb 00ed <= fc
0466.0467    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0468.0469    .H..    [f000:ed93]   i8254 A: [0] current = 166
046a.046b    RH.U    [f000:ed93]   IO: outb 00ed <= a6
046f.0470    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0471.0472    .H..    [f000:ed93]   i8254 A: [0] current = 100
0473.0474    RH.U    [f000:ed93]   IO: outb 00ed <= 64
0478.0479    RH.U    [f000:ed93]   IO: outb 00ed <= 00
047a.047b    .H..    [f000:ed93]   i8254 A: [0] current = 196
047c.047d    RH.U    [f000:ed93]   IO: outb 00ed <= c4
0481.0482    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0483.0484    .H..    [f000:ed93]   i8254 A: [0] current = 182
0485.0486    RH.U    [f000:ed93]   IO: outb 00ed <= b6
048a.048b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
048c.048d    .H..    [f000:ed93]   i8254 A: [0] current = 90
048e.048f    RH.U    [f000:ed93]   IO: outb 00ed <= 5a
0493.0494    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0495.0496    .H..    [f000:ed93]   i8254 A: [0] current = 108
0497.0498    RH.U    [f000:ed93]   IO: outb 00ed <= 6c
049c.049d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
049e.049f    .H..    [f000:ed93]   i8254 A: [0] current = 78
04a0.04a1    RH.U    [f000:ed93]   IO: outb 00ed <= 4e
04a5.04a6    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04a7.04a8    .H..    [f000:ed93]   i8254 A: [0] current = 36
04a9.04aa    RH.U    [f000:ed93]   IO: outb 00ed <= 24
04ae.04af    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04b0.04b1    .H..    [f000:ed93]   i8254 A: [0] current = 58
04b2.04b3    RH.U    [f000:ed93]   IO: outb 00ed <= 3a
04b7.04b8    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04b9.04ba    .H..    [f000:ed93]   i8254 A: [0] current = 242
04bb.04bc    RH.U    [f000:ed93]   IO: outb 00ed <= f2
04c0.04c1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04c2.04c3    .H..    [f000:ed93]   i8254 A: [0] current = 34
04c4.04c5    RH.U    [f000:ed93]   IO: outb 00ed <= 22
04c9.04ca    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04cb.04cc    .H..    [f000:ed93]   i8254 A: [0] current = 92
04cd.04ce    RH.U    [f000:ed93]   IO: outb 00ed <= 5c
04d2.04d3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04d4.04d5    .H..    [f000:ed93]   i8254 A: [0] current = 190
04d6.04d7    RH.U    [f000:ed93]   IO: outb 00ed <= be
04db.04dc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04dd.04de    .H..    [f000:ed93]   i8254 A: [0] current = 244
04df.04e0    RH.U    [f000:ed93]   IO: outb 00ed <= f4
04e4.04e5    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04e6.04e7    .H..    [f000:ed93]   i8254 A: [0] current = 66
04e8.04e9    RH.U    [f000:ed93]   IO: outb 00ed <= 42
04ed.04ee    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04ef.04f0    .H..    [f000:ed93]   i8254 A: [0] current = 212
04f1.04f2    RH.U    [f000:ed93]   IO: outb 00ed <= d4
04f6.04f7    RH.U    [f000:ed93]   IO: outb 00ed <= 00
04f8.04f9    .H..    [f000:ed93]   i8254 A: [0] current = 130
04fa.04fb    RH.U    [f000:ed93]   IO: outb 00ed <= 82
04ff.0500    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0501.0502    .H..    [f000:ed93]   i8254 A: [0] current = 162
0503.0504    RH.U    [f000:ed93]   IO: outb 00ed <= a2
0508.0509    RH.U    [f000:ed93]   IO: outb 00ed <= 00
050a.050b    .H..    [f000:ed93]   i8254 A: [0] current = 92
050c.050d    RH.U    [f000:ed93]   IO: outb 00ed <= 5c
0511.0512    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0513.0514    .H..    [f000:ed93]   i8254 A: [0] current = 124
0515.0516    RH.U    [f000:ed93]   IO: outb 00ed <= 7c
051a.051b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
051c.051d    .H..    [f000:ed93]   i8254 A: [0] current = 156
051e.051f    RH.U    [f000:ed93]   IO: outb 00ed <= 9c
0523.0524    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0525.0526    .H..    [f000:ed93]   i8254 A: [0] current = 172
0527.0528    RH.U    [f000:ed93]   IO: outb 00ed <= ac
052c.052d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
052e.052f    .H..    [f000:ed93]   i8254 A: [0] current = 110
0530.0531    RH.U    [f000:ed93]   IO: outb 00ed <= 6e
0535.0536    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0537.0538    .H..    [f000:ed93]   i8254 A: [0] current = 224
0539.053a    RH.U    [f000:ed93]   IO: outb 00ed <= e0
053e.053f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0540.0541    .H..    [f000:ed93]   i8254 A: [0] current = 66
0542.0543    RH.U    [f000:ed93]   IO: outb 00ed <= 42
0547.0548    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0549.054a    .H..    [f000:ed93]   i8254 A: [0] current = 172
054b.054c    RH.U    [f000:ed93]   IO: outb 00ed <= ac
0550.0551    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0552.0553    .H..    [f000:ed93]   i8254 A: [0] current = 110
0554.0555    RH.U    [f000:ed93]   IO: outb 00ed <= 6e
0559.055a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
055b.055c    .H..    [f000:ed93]   i8254 A: [0] current = 26
055d.055e    RH.U    [f000:ed93]   IO: outb 00ed <= 1a
0562.056a    .H..    [f000:e213]   i801-smbus: 5c byte_data 07 => 83
0000.0000    ....    [f000:e224]   i801-smbus: 5c byte_data 07 <= 83
0576.0577    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0578.0579    .H..    [f000:ed93]   i8254 A: [0] current = 188
057a.057b    RH.U    [f000:ed93]   IO: outb 00ed <= bc
057f.0580    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0581.0582    .H..    [f000:ed93]   i8254 A: [0] current = 228
0583.0584    RH.U    [f000:ed93]   IO: outb 00ed <= e4
0588.0589    RH.U    [f000:ed93]   IO: outb 00ed <= 00
058a.058b    .H..    [f000:ed93]   i8254 A: [0] current = 46
058c.058d    RH.U    [f000:ed93]   IO: outb 00ed <= 2e
0591.0592    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0593.0594    .H..    [f000:ed93]   i8254 A: [0] current = 238
0595.0596    RH.U    [f000:ed93]   IO: outb 00ed <= ee
059a.059b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
059c.059d    .H..    [f000:ed93]   i8254 A: [0] current = 68
059e.059f    RH.U    [f000:ed93]   IO: outb 00ed <= 44
05a3.05a4    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05a5.05a6    .H..    [f000:ed93]   i8254 A: [0] current = 10
05a7.05a8    RH.U    [f000:ed93]   IO: outb 00ed <= 0a
05ac.05ad    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05ae.05af    .H..    [f000:ed93]   i8254 A: [0] current = 196
05b0.05b1    RH.U    [f000:ed93]   IO: outb 00ed <= c4
05b5.05b6    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05b7.05b8    .H..    [f000:ed93]   i8254 A: [0] current = 110
05b9.05ba    RH.U    [f000:ed93]   IO: outb 00ed <= 6e
05be.05bf    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05c0.05c1    .H..    [f000:ed93]   i8254 A: [0] current = 30
05c2.05c3    RH.U    [f000:ed93]   IO: outb 00ed <= 1e
05c7.05c8    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05c9.05ca    .H..    [f000:ed93]   i8254 A: [0] current = 158
05cb.05cc    RH.U    [f000:ed93]   IO: outb 00ed <= 9e
05d0.05d1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05d2.05d3    .H..    [f000:ed93]   i8254 A: [0] current = 188
05d4.05d5    RH.U    [f000:ed93]   IO: outb 00ed <= bc
05d9.05da    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05db.05dc    .H..    [f000:ed93]   i8254 A: [0] current = 204
05dd.05de    RH.U    [f000:ed93]   IO: outb 00ed <= cc
05e2.05e3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05e4.05e5    .H..    [f000:ed93]   i8254 A: [0] current = 22
05e6.05e7    RH.U    [f000:ed93]   IO: outb 00ed <= 16
05eb.05ec    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05ed.05ee    .H..    [f000:ed93]   i8254 A: [0] current = 100
05ef.05f0    RH.U    [f000:ed93]   IO: outb 00ed <= 64
05f4.05f5    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05f6.05f7    .H..    [f000:ed93]   i8254 A: [0] current = 6
05f8.05f9    RH.U    [f000:ed93]   IO: outb 00ed <= 06
05fd.05fe    RH.U    [f000:ed93]   IO: outb 00ed <= 00
05ff.0600    .H..    [f000:ed93]   i8254 A: [0] current = 146
0601.0602    RH.U    [f000:ed93]   IO: outb 00ed <= 92
0606.0607    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0608.0609    .H..    [f000:ed93]   i8254 A: [0] current = 108
060a.060b    RH.U    [f000:ed93]   IO: outb 00ed <= 6c
060f.0610    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0611.0612    .H..    [f000:ed93]   i8254 A: [0] current = 168
0613.0614    RH.U    [f000:ed93]   IO: outb 00ed <= a8
0618.0619    RH.U    [f000:ed93]   IO: outb 00ed <= 00
061a.061b    .H..    [f000:ed93]   i8254 A: [0] current = 166
061c.061d    RH.U    [f000:ed93]   IO: outb 00ed <= a6
0621.0622    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0623.0624    .H..    [f000:ed93]   i8254 A: [0] current = 222
0625.0626    RH.U    [f000:ed93]   IO: outb 00ed <= de
062a.062b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
062c.062d    .H..    [f000:ed93]   i8254 A: [0] current = 148
062e.062f    RH.U    [f000:ed93]   IO: outb 00ed <= 94
0633.0634    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0635.0636    .H..    [f000:ed93]   i8254 A: [0] current = 130
0637.0638    RH.U    [f000:ed93]   IO: outb 00ed <= 82
063c.063d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
063e.063f    .H..    [f000:ed93]   i8254 A: [0] current = 50
0640.0641    RH.U    [f000:ed93]   IO: outb 00ed <= 32
0645.0646    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0647.0648    .H..    [f000:ed93]   i8254 A: [0] current = 202
0649.064a    RH.U    [f000:ed93]   IO: outb 00ed <= ca
064e.064f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0650.0651    .H..    [f000:ed93]   i8254 A: [0] current = 98
0652.0653    RH.U    [f000:ed93]   IO: outb 00ed <= 62
0657.0658    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0659.065a    .H..    [f000:ed93]   i8254 A: [0] current = 154
065b.065c    RH.U    [f000:ed93]   IO: outb 00ed <= 9a
0660.0661    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0662.0663    .H..    [f000:ed93]   i8254 A: [0] current = 242
0664.0665    RH.U    [f000:ed93]   IO: outb 00ed <= f2
0669.066a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
066b.066c    .H..    [f000:ed93]   i8254 A: [0] current = 66
066d.066e    RH.U    [f000:ed93]   IO: outb 00ed <= 42
0672.0673    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0674.0675    .H..    [f000:ed93]   i8254 A: [0] current = 96
0676.0677    RH.U    [f000:ed93]   IO: outb 00ed <= 60
067b.067c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
067d.067e    .H..    [f000:ed93]   i8254 A: [0] current = 74
067f.0680    RH.U    [f000:ed93]   IO: outb 00ed <= 4a
0684.0685    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0686.0687    .H..    [f000:ed93]   i8254 A: [0] current = 144
0688.0689    RH.U    [f000:ed93]   IO: outb 00ed <= 90
068d.068e    RH.U    [f000:ed93]   IO: outb 00ed <= 00
068f.0690    .H..    [f000:ed93]   i8254 A: [0] current = 142
0691.0692    RH.U    [f000:ed93]   IO: outb 00ed <= 8e
0696.0697    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0698.0699    .H..    [f000:ed93]   i8254 A: [0] current = 192
069a.069b    RH.U    [f000:ed93]   IO: outb 00ed <= c0
069f.06a0    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06a1.06a2    .H..    [f000:ed93]   i8254 A: [0] current = 78
06a3.06a4    RH.U    [f000:ed93]   IO: outb 00ed <= 4e
06a8.06a9    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06aa.06ab    .H..    [f000:ed93]   i8254 A: [0] current = 130
06ac.06ad    RH.U    [f000:ed93]   IO: outb 00ed <= 82
06b1.06b2    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06b3.06b4    .H..    [f000:ed93]   i8254 A: [0] current = 198
06b5.06b6    RH.U    [f000:ed93]   IO: outb 00ed <= c6
06ba.06bb    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06bc.06bd    .H..    [f000:ed93]   i8254 A: [0] current = 182
06be.06bf    RH.U    [f000:ed93]   IO: outb 00ed <= b6
06c3.06c4    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06c5.06c6    .H..    [f000:ed93]   i8254 A: [0] current = 116
06c7.06c8    RH.U    [f000:ed93]   IO: outb 00ed <= 74
06cc.06cd    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06ce.06cf    .H..    [f000:ed93]   i8254 A: [0] current = 156
06d0.06d1    RH.U    [f000:ed93]   IO: outb 00ed <= 9c
06d5.06d6    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06d7.06d8    .H..    [f000:ed93]   i8254 A: [0] current = 90
06d9.06da    RH.U    [f000:ed93]   IO: outb 00ed <= 5a
06de.06df    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06e0.06e1    .H..    [f000:ed93]   i8254 A: [0] current = 238
06e2.06e3    RH.U    [f000:ed93]   IO: outb 00ed <= ee
06e7.06e8    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06e9.06ea    .H..    [f000:ed93]   i8254 A: [0] current = 178
06eb.06ec    RH.U    [f000:ed93]   IO: outb 00ed <= b2
06f0.06f1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06f2.06f3    .H..    [f000:ed93]   i8254 A: [0] current = 72
06f4.06f5    RH.U    [f000:ed93]   IO: outb 00ed <= 48
06f9.06fa    RH.U    [f000:ed93]   IO: outb 00ed <= 00
06fb.06fc    .H..    [f000:ed93]   i8254 A: [0] current = 194
06fd.06fe    RH.U    [f000:ed93]   IO: outb 00ed <= c2
0702.0703    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0704.0705    .H..    [f000:ed93]   i8254 A: [0] current = 46
0706.0707    RH.U    [f000:ed93]   IO: outb 00ed <= 2e
070b.070c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
070d.070e    .H..    [f000:ed93]   i8254 A: [0] current = 0
070f.0710    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0714.0715    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0716.0717    .H..    [f000:ed93]   i8254 A: [0] current = 194
0718.0719    RH.U    [f000:ed93]   IO: outb 00ed <= c2
071d.071e    RH.U    [f000:ed93]   IO: outb 00ed <= 00
071f.0720    .H..    [f000:ed93]   i8254 A: [0] current = 66
0721.0722    RH.U    [f000:ed93]   IO: outb 00ed <= 42
0726.0727    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0728.0729    .H..    [f000:ed93]   i8254 A: [0] current = 28
072a.072b    RH.U    [f000:ed93]   IO: outb 00ed <= 1c
072f.0730    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0731.0732    .H..    [f000:ed93]   i8254 A: [0] current = 164
0733.0734    RH.U    [f000:ed93]   IO: outb 00ed <= a4
0738.0739    RH.U    [f000:ed93]   IO: outb 00ed <= 00
073a.073b    .H..    [f000:ed93]   i8254 A: [0] current = 198
073c.073d    RH.U    [f000:ed93]   IO: outb 00ed <= c6
0741.0742    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0743.0744    .H..    [f000:ed93]   i8254 A: [0] current = 186
0745.0746    RH.U    [f000:ed93]   IO: outb 00ed <= ba
074a.074b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
074c.074d    .H..    [f000:ed93]   i8254 A: [0] current = 142
074e.074f    RH.U    [f000:ed93]   IO: outb 00ed <= 8e
0753.0754    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0755.0756    .H..    [f000:ed93]   i8254 A: [0] current = 196
0757.0758    RH.U    [f000:ed93]   IO: outb 00ed <= c4
075c.075d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
075e.075f    .H..    [f000:ed93]   i8254 A: [0] current = 152
0760.0761    RH.U    [f000:ed93]   IO: outb 00ed <= 98
0765.0766    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0767.0768    .H..    [f000:ed93]   i8254 A: [0] current = 72
0769.076a    RH.U    [f000:ed93]   IO: outb 00ed <= 48
076e.076f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0770.0771    .H..    [f000:ed93]   i8254 A: [0] current = 84
0772.0773    RH.U    [f000:ed93]   IO: outb 00ed <= 54
0777.0778    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0779.077a    .H..    [f000:ed93]   i8254 A: [0] current = 2
077b.077c    RH.U    [f000:ed93]   IO: outb 00ed <= 02
0780.0781    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0782.0783    .H..    [f000:ed93]   i8254 A: [0] current = 38
0784.0785    RH.U    [f000:ed93]   IO: outb 00ed <= 26
0789.078a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
078b.078c    .H..    [f000:ed93]   i8254 A: [0] current = 228
078d.078e    RH.U    [f000:ed93]   IO: outb 00ed <= e4
0792.0793    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0794.0795    .H..    [f000:ed93]   i8254 A: [0] current = 184
0796.0797    RH.U    [f000:ed93]   IO: outb 00ed <= b8
079b.079c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
079d.079e    .H..    [f000:ed93]   i8254 A: [0] current = 128
079f.07a0    RH.U    [f000:ed93]   IO: outb 00ed <= 80
07a4.07a5    RH.U    [f000:ed93]   IO: outb 00ed <= 00
07a6.07a7    .H..    [f000:ed93]   i8254 A: [0] current = 208
07a8.07a9    RH.U    [f000:ed93]   IO: outb 00ed <= d0
07ad.07ae    RH.U    [f000:ed93]   IO: outb 00ed <= 00
07af.07b0    .H..    [f000:ed93]   i8254 A: [0] current = 44
07b1.07b2    RH.U    [f000:ed93]   IO: outb 00ed <= 2c
07b6.07b7    RH.U    [f000:ed93]   IO: outb 00ed <= 00
07b8.07b9    .H..    [f000:ed93]   i8254 A: [0] current = 58
07ba.07bb    RH.U    [f000:ed93]   IO: outb 00ed <= 3a
07bf.07c0    RH.U    [f000:ed93]   IO: outb 00ed <= 00
07c1.07c2    .H..    [f000:ed93]   i8254 A: [0] current = 154
07c3.07c4    RH.U    [f000:ed93]   IO: outb 00ed <= 9a
07c9.07ca    .H..    [f000:e918]   LPC: [004e] <= 20
07c9.07cb    .H..    [f000:e918]   LPC: [004f] => f4
07c9.07cc    .H..    [f000:e91d]   LPC: [004e] <= 07
07c9.07cd    .H..    [f000:e91d]   LPC: [004f] <= 03
07c9.07d0    .H..    [f000:e8e0]   LPC: [004e] <= 20
07c9.07d1    .H..    [f000:e8e0]   LPC: [004f] => f4
07c9.07d2    .H..    [f000:e902]   LPC: [004e] <= 30
07c9.07d3    .H..    [f000:e902]   LPC: [004f] <= 00
07d8.07d9    .H..    [f000:ecab]   POST: *** 85 ***
07dd.07de    RH.U    [f000:d2a0]   IO:  inb 1689 => 1f
07dd.07e3    RH.U    [f000:d2a0]   IO:  inb 1689 => 1f
07ec.07ed    .H..    [f000:e0ea]   LPC: [0025] => fe
07f2.07f3    .H..    [f000:f6d4]   ACPI: [0004] => 1c00
07f6.07f7    .H..    [f000:f6e5]   RCBA: [00003419] => 00
07f6.07f8    .H..    [f000:f6e5]   RCBA: [00003419] <= 00
0800.0802    .H..    [f000:f703]   PCI: 0:1d.7 [010] <= fed1c000
0803.0805    .H..    [f000:f703]   PCI: 0:1d.7 [004] => 0000
0803.0806    .H..    [f000:f703]   PCI: 0:1d.7 [004] <= 0002
0807.0808    .H..    [f000:f703]   RCBA: [00000020] => 00000000
0807.0809    .H..    [f000:f703]   RCBA: [00000020] <= 00000000
0807.080a    .H..    [f000:f703]   RCBA: [00000020] => 00000000
0807.080b    .H..    [f000:f703]   RCBA: [00000020] <= 00000002
080d.080f    .H..    [f000:f703]   PCI: 0:1d.7 [004] => 0002
080d.0810    .H..    [f000:f703]   PCI: 0:1d.7 [004] <= 0000
0811.0813    .H..    [f000:f703]   PCI: 0:1d.7 [010] <= 00000000
0814.0816    .H..    [f000:f703]   PCI: 0:1a.7 [010] <= fed1c000
0817.0819    .H..    [f000:f703]   PCI: 0:1a.7 [004] => 0000
0817.081a    .H..    [f000:f703]   PCI: 0:1a.7 [004] <= 0002
081b.081c    .H..    [f000:f703]   RCBA: [00000020] => 00000002
081b.081d    .H..    [f000:f703]   RCBA: [00000020] <= 00000002
081b.081e    .H..    [f000:f703]   RCBA: [00000020] => 00000002
081b.081f    .H..    [f000:f703]   RCBA: [00000020] <= 00000002
0821.0823    .H..    [f000:f703]   PCI: 0:1a.7 [004] => 0002
0821.0824    .H..    [f000:f703]   PCI: 0:1a.7 [004] <= 0000
0825.0827    .H..    [f000:f703]   PCI: 0:1a.7 [010] <= 00000000
082a.082b    .H..    [f000:f76b]   RCBA: [00003419] => 00
082a.082c    .H..    [f000:f76b]   RCBA: [00003419] <= 00
0832.0833    RH.U    [f000:e282]   IO: outb 00ed <= 20
0834.0835    .H..    [f000:e282]   PCI: 0:1d.0 [020] => 01
0838.0839    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
083a.083b    .H..    [f000:e2a3]   PCI: 0:1d.0 [020] <= 01
083e.083f    RH.U    [f000:e2cc]   IO: outb 00ed <= 20
0840.0841    .H..    [f000:e2cc]   PCI: 0:1d.0 [021] => 00
0844.0845    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
0846.0847    .H..    [f000:e2d4]   PCI: 0:1d.0 [021] <= 18
084a.084b    RH.U    [f000:e282]   IO: outb 00ed <= 04
084c.084d    .H..    [f000:e282]   PCI: 0:1d.0 [004] => 00
0850.0851    RH.U    [f000:e2a3]   IO: outb 00ed <= 04
0852.0853    .H..    [f000:e2a3]   PCI: 0:1d.0 [004] <= 01
0857.0858    RH.U    [f000:e2c2]   IO: outb 00ed <= 20
0859.085a    .H..    [f000:e2c2]   PCI: 0:1d.1 [020] => 01
085d.085e    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
085f.0860    .H..    [f000:e2d4]   PCI: 0:1d.1 [020] <= 21
0863.0864    RH.U    [f000:e282]   IO: outb 00ed <= 20
0865.0866    .H..    [f000:e282]   PCI: 0:1d.1 [021] => 00
0869.086a    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
086b.086c    .H..    [f000:e2a3]   PCI: 0:1d.1 [021] <= 18
086f.0870    RH.U    [f000:e2eb]   IO: outb 00ed <= 04
0871.0872    .H..    [f000:e2eb]   PCI: 0:1d.1 [004] => 00
0875.0876    RH.U    [f000:e2d4]   IO: outb 00ed <= 04
0877.0878    .H..    [f000:e2d4]   PCI: 0:1d.1 [004] <= 01
087b.087c    RH.U    [f000:e282]   IO: outb 00ed <= 20
087d.087e    .H..    [f000:e282]   PCI: 0:1d.2 [020] => 01
0881.0882    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
0883.0884    .H..    [f000:e2a3]   PCI: 0:1d.2 [020] <= 41
0887.0888    RH.U    [f000:e2cc]   IO: outb 00ed <= 20
0889.088a    .H..    [f000:e2cc]   PCI: 0:1d.2 [021] => 00
088d.088e    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
088f.0890    .H..    [f000:e2d4]   PCI: 0:1d.2 [021] <= 18
0893.0894    RH.U    [f000:e282]   IO: outb 00ed <= 04
0895.0896    .H..    [f000:e282]   PCI: 0:1d.2 [004] => 00
0899.089a    RH.U    [f000:e2a3]   IO: outb 00ed <= 04
089b.089c    .H..    [f000:e2a3]   PCI: 0:1d.2 [004] <= 01
089f.08a0    RH.U    [f000:e2c2]   IO: outb 00ed <= 20
08a1.08a2    .H..    [f000:e2c2]   PCI: 0:1a.0 [020] => 01
08a5.08a6    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
08a7.08a8    .H..    [f000:e2d4]   PCI: 0:1a.0 [020] <= 61
08ab.08ac    RH.U    [f000:e282]   IO: outb 00ed <= 20
08ad.08ae    .H..    [f000:e282]   PCI: 0:1a.0 [021] => 00
08b1.08b2    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
08b3.08b4    .H..    [f000:e2a3]   PCI: 0:1a.0 [021] <= 18
08b7.08b8    RH.U    [f000:e2eb]   IO: outb 00ed <= 04
08b9.08ba    .H..    [f000:e2eb]   PCI: 0:1a.0 [004] => 00
08bd.08be    RH.U    [f000:e2d4]   IO: outb 00ed <= 04
08bf.08c0    .H..    [f000:e2d4]   PCI: 0:1a.0 [004] <= 01
08c3.08c4    RH.U    [f000:e282]   IO: outb 00ed <= 20
08c5.08c6    .H..    [f000:e282]   PCI: 0:1a.1 [020] => 01
08c9.08ca    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
08cb.08cc    .H..    [f000:e2a3]   PCI: 0:1a.1 [020] <= 81
08cf.08d0    RH.U    [f000:e2cc]   IO: outb 00ed <= 20
08d1.08d2    .H..    [f000:e2cc]   PCI: 0:1a.1 [021] => 00
08d5.08d6    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
08d7.08d8    .H..    [f000:e2d4]   PCI: 0:1a.1 [021] <= 18
08db.08dc    RH.U    [f000:e282]   IO: outb 00ed <= 04
08dd.08de    .H..    [f000:e282]   PCI: 0:1a.1 [004] => 00
08e1.08e2    RH.U    [f000:e2a3]   IO: outb 00ed <= 04
08e3.08e4    .H..    [f000:e2a3]   PCI: 0:1a.1 [004] <= 01
08e6.08e7    .H..    [f000:f7b3]   RCBA: [00003419] => 00
08e6.08e8    .H..    [f000:f7b3]   RCBA: [00003419] <= 80
08ed.08ee    RH.U    [f000:f7d3]   IO:  inb 1892 => 80
08ed.08ef    RH.U    [f000:f7ca]   IO:  inb 1890 => 80
08ed.08f0    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
08ed.08f1    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
08ed.08f2    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
08ed.08f3    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
08ed.08f4    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
08ed.08f5    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
08ed.08f6    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
08ed.08f7    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
08fb.08fc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
08fd.08fe    .H..    [f000:ed93]   i8254 A: [0] current = 10
08ff.0900    RH.U    [f000:ed93]   IO: outb 00ed <= 0a
0904.0905    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0906.0907    .H..    [f000:ed93]   i8254 A: [0] current = 130
0908.0909    RH.U    [f000:ed93]   IO: outb 00ed <= 82
090e.090f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0910.0911    .H..    [f000:ed93]   i8254 A: [0] current = 162
0912.0913    RH.U    [f000:ed93]   IO: outb 00ed <= a2
0917.0918    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0919.091a    .H..    [f000:ed93]   i8254 A: [0] current = 200
091b.091c    RH.U    [f000:ed93]   IO: outb 00ed <= c8
0920.0921    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0920.0923    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0920.0924    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0920.0925    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0920.0926    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0920.0927    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0920.0928    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0920.0929    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0920.092a    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0920.092b    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
092f.0930    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0931.0932    .H..    [f000:ed93]   i8254 A: [0] current = 244
0933.0934    RH.U    [f000:ed93]   IO: outb 00ed <= f4
0938.0939    RH.U    [f000:ed93]   IO: outb 00ed <= 00
093a.093b    .H..    [f000:ed93]   i8254 A: [0] current = 98
093c.093d    RH.U    [f000:ed93]   IO: outb 00ed <= 62
0941.0942    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0943.0944    .H..    [f000:efd9]   i8254 A: [0] current = 126
0945.0946    RH.U    [f000:efd9]   IO: outb 00ed <= 7e
094a.094b    RH.U    [f000:efd9]   IO: outb 00ed <= 00
094c.094d    .H..    [f000:efd9]   i8254 A: [0] current = 54
094e.094f    RH.U    [f000:efd9]   IO: outb 00ed <= 36
0952.0953    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0952.0954    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0952.0955    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0952.0956    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0952.0957    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0952.0958    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0952.0959    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0952.095a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0952.095b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0952.095c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
095f.0960    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0961.0962    .H..    [f000:efd0]   i8254 A: [0] current = 16
0963.0964    RH.U    [f000:efd0]   IO: outb 00ed <= 10
0968.0969    RH.U    [f000:efd0]   IO: outb 00ed <= 00
096a.096b    .H..    [f000:efd0]   i8254 A: [0] current = 176
096c.096d    RH.U    [f000:efd0]   IO: outb 00ed <= b0
0971.0972    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0973.0974    .H..    [f000:ed93]   i8254 A: [0] current = 88
0975.0976    RH.U    [f000:ed93]   IO: outb 00ed <= 58
097a.097b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
097c.097d    .H..    [f000:ed93]   i8254 A: [0] current = 38
097e.097f    RH.U    [f000:ed93]   IO: outb 00ed <= 26
0982.0983    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0982.0984    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0982.0985    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0982.0986    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0982.0987    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0982.0988    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0982.0989    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0982.098a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0982.098b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0982.098c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
098f.0990    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0991.0992    .H..    [f000:ed93]   i8254 A: [0] current = 98
0993.0994    RH.U    [f000:ed93]   IO: outb 00ed <= 62
0998.0999    RH.U    [f000:ed93]   IO: outb 00ed <= 00
099a.099b    .H..    [f000:ed93]   i8254 A: [0] current = 28
099c.099d    RH.U    [f000:ed93]   IO: outb 00ed <= 1c
09a1.09a2    RH.U    [f000:efd9]   IO: outb 00ed <= 00
09a3.09a4    .H..    [f000:efd9]   i8254 A: [0] current = 76
09a5.09a6    RH.U    [f000:efd9]   IO: outb 00ed <= 4c
09aa.09ab    RH.U    [f000:efd9]   IO: outb 00ed <= 00
09ac.09ad    .H..    [f000:efd9]   i8254 A: [0] current = 132
09ae.09af    RH.U    [f000:efd9]   IO: outb 00ed <= 84
09b2.09b3    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
09b2.09b4    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
09b2.09b5    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
09b2.09b6    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
09b2.09b7    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
09b2.09b8    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
09b2.09b9    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
09b2.09ba    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
09b2.09bb    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
09b2.09bc    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
09bf.09c0    RH.U    [f000:efd0]   IO: outb 00ed <= 00
09c1.09c2    .H..    [f000:efd0]   i8254 A: [0] current = 142
09c3.09c4    RH.U    [f000:efd0]   IO: outb 00ed <= 8e
09c8.09c9    RH.U    [f000:efd0]   IO: outb 00ed <= 00
09ca.09cb    .H..    [f000:efd0]   i8254 A: [0] current = 108
09cc.09cd    RH.U    [f000:efd0]   IO: outb 00ed <= 6c
09d1.09d2    RH.U    [f000:ed93]   IO: outb 00ed <= 00
09d3.09d4    .H..    [f000:ed93]   i8254 A: [0] current = 110
09d5.09d6    RH.U    [f000:ed93]   IO: outb 00ed <= 6e
09da.09db    RH.U    [f000:ed93]   IO: outb 00ed <= 00
09dc.09dd    .H..    [f000:ed93]   i8254 A: [0] current = 228
09de.09df    RH.U    [f000:ed93]   IO: outb 00ed <= e4
09e2.09e3    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
09e2.09e4    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
09e2.09e5    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
09e2.09e6    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
09e2.09e7    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
09e2.09e8    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
09e2.09e9    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
09e2.09ea    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
09e2.09eb    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
09e2.09ec    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
09ef.09f0    RH.U    [f000:ed93]   IO: outb 00ed <= 00
09f1.09f2    .H..    [f000:ed93]   i8254 A: [0] current = 142
09f3.09f4    RH.U    [f000:ed93]   IO: outb 00ed <= 8e
09f8.09f9    RH.U    [f000:ed93]   IO: outb 00ed <= 00
09fa.09fb    .H..    [f000:ed93]   i8254 A: [0] current = 216
09fc.09fd    RH.U    [f000:ed93]   IO: outb 00ed <= d8
0a01.0a02    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0a03.0a04    .H..    [f000:efd9]   i8254 A: [0] current = 192
0a05.0a06    RH.U    [f000:efd9]   IO: outb 00ed <= c0
0a0a.0a0b    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0a0c.0a0d    .H..    [f000:efd9]   i8254 A: [0] current = 244
0a0e.0a0f    RH.U    [f000:efd9]   IO: outb 00ed <= f4
0a12.0a13    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0a12.0a14    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0a12.0a15    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0a12.0a16    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0a12.0a17    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0a12.0a18    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0a12.0a19    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0a12.0a1a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0a12.0a1b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0a12.0a1c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0a1f.0a20    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0a21.0a22    .H..    [f000:efd0]   i8254 A: [0] current = 128
0a23.0a24    RH.U    [f000:efd0]   IO: outb 00ed <= 80
0a28.0a29    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0a2a.0a2b    .H..    [f000:efd0]   i8254 A: [0] current = 58
0a2c.0a2d    RH.U    [f000:efd0]   IO: outb 00ed <= 3a
0a31.0a32    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0a33.0a34    .H..    [f000:ed93]   i8254 A: [0] current = 90
0a35.0a36    RH.U    [f000:ed93]   IO: outb 00ed <= 5a
0a3a.0a3b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0a3c.0a3d    .H..    [f000:ed93]   i8254 A: [0] current = 166
0a3e.0a3f    RH.U    [f000:ed93]   IO: outb 00ed <= a6
0a42.0a43    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0a42.0a44    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0a42.0a45    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0a42.0a46    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0a42.0a47    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0a42.0a48    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0a42.0a49    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0a42.0a4a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0a42.0a4b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0a42.0a4c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0a4f.0a50    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0a51.0a52    .H..    [f000:ed93]   i8254 A: [0] current = 230
0a53.0a54    RH.U    [f000:ed93]   IO: outb 00ed <= e6
0a58.0a59    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0a5a.0a5b    .H..    [f000:ed93]   i8254 A: [0] current = 228
0a5c.0a5d    RH.U    [f000:ed93]   IO: outb 00ed <= e4
0a61.0a62    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0a63.0a64    .H..    [f000:efd9]   i8254 A: [0] current = 2
0a65.0a66    RH.U    [f000:efd9]   IO: outb 00ed <= 02
0a6a.0a6b    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0a6c.0a6d    .H..    [f000:efd9]   i8254 A: [0] current = 174
0a6e.0a6f    RH.U    [f000:efd9]   IO: outb 00ed <= ae
0a72.0a73    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0a72.0a74    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0a72.0a75    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0a72.0a76    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0a72.0a77    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0a72.0a78    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0a72.0a79    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0a72.0a7a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0a72.0a7b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0a72.0a7c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0a7f.0a80    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0a81.0a82    .H..    [f000:efd0]   i8254 A: [0] current = 170
0a83.0a84    RH.U    [f000:efd0]   IO: outb 00ed <= aa
0a88.0a89    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0a8a.0a8b    .H..    [f000:efd0]   i8254 A: [0] current = 242
0a8c.0a8d    RH.U    [f000:efd0]   IO: outb 00ed <= f2
0a91.0a92    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0a93.0a94    .H..    [f000:ed93]   i8254 A: [0] current = 252
0a95.0a96    RH.U    [f000:ed93]   IO: outb 00ed <= fc
0a9a.0a9b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0a9c.0a9d    .H..    [f000:ed93]   i8254 A: [0] current = 106
0a9e.0a9f    RH.U    [f000:ed93]   IO: outb 00ed <= 6a
0aa2.0aa3    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0aa2.0aa4    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0aa2.0aa5    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0aa2.0aa6    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0aa2.0aa7    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0aa2.0aa8    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0aa2.0aa9    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0aa2.0aaa    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0aa2.0aab    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0aa2.0aac    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0aaf.0ab0    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0ab1.0ab2    .H..    [f000:ed93]   i8254 A: [0] current = 252
0ab3.0ab4    RH.U    [f000:ed93]   IO: outb 00ed <= fc
0ab8.0ab9    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0aba.0abb    .H..    [f000:ed93]   i8254 A: [0] current = 122
0abc.0abd    RH.U    [f000:ed93]   IO: outb 00ed <= 7a
0ac1.0ac2    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0ac3.0ac4    .H..    [f000:efd9]   i8254 A: [0] current = 112
0ac5.0ac6    RH.U    [f000:efd9]   IO: outb 00ed <= 70
0aca.0acb    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0acc.0acd    .H..    [f000:efd9]   i8254 A: [0] current = 50
0ace.0acf    RH.U    [f000:efd9]   IO: outb 00ed <= 32
0ad2.0ad3    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0ad2.0ad4    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0ad2.0ad5    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0ad2.0ad6    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0ad2.0ad7    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0ad2.0ad8    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0ad2.0ad9    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0ad2.0ada    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0ad2.0adb    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0ad2.0adc    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0adf.0ae0    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0ae1.0ae2    .H..    [f000:efd0]   i8254 A: [0] current = 116
0ae3.0ae4    RH.U    [f000:efd0]   IO: outb 00ed <= 74
0ae8.0ae9    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0aea.0aeb    .H..    [f000:efd0]   i8254 A: [0] current = 80
0aec.0aed    RH.U    [f000:efd0]   IO: outb 00ed <= 50
0af1.0af2    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0af3.0af4    .H..    [f000:ed93]   i8254 A: [0] current = 224
0af5.0af6    RH.U    [f000:ed93]   IO: outb 00ed <= e0
0afa.0afb    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0afc.0afd    .H..    [f000:ed93]   i8254 A: [0] current = 172
0afe.0aff    RH.U    [f000:ed93]   IO: outb 00ed <= ac
0b02.0b03    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0b02.0b04    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0b02.0b05    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0b02.0b06    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0b02.0b07    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0b02.0b08    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0b02.0b09    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0b02.0b0a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0b02.0b0b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0b02.0b0c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0b0f.0b10    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0b11.0b12    .H..    [f000:ed93]   i8254 A: [0] current = 162
0b13.0b14    RH.U    [f000:ed93]   IO: outb 00ed <= a2
0b18.0b19    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0b1a.0b1b    .H..    [f000:ed93]   i8254 A: [0] current = 72
0b1c.0b1d    RH.U    [f000:ed93]   IO: outb 00ed <= 48
0b21.0b22    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0b23.0b24    .H..    [f000:efd9]   i8254 A: [0] current = 248
0b25.0b26    RH.U    [f000:efd9]   IO: outb 00ed <= f8
0b2a.0b2b    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0b2c.0b2d    .H..    [f000:efd9]   i8254 A: [0] current = 252
0b2e.0b2f    RH.U    [f000:efd9]   IO: outb 00ed <= fc
0b32.0b33    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0b32.0b34    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0b32.0b35    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0b32.0b36    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0b32.0b37    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0b32.0b38    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0b32.0b39    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0b32.0b3a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0b32.0b3b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0b32.0b3c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0b3f.0b40    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0b41.0b42    .H..    [f000:efd0]   i8254 A: [0] current = 106
0b43.0b44    RH.U    [f000:efd0]   IO: outb 00ed <= 6a
0b48.0b49    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0b4a.0b4b    .H..    [f000:efd0]   i8254 A: [0] current = 202
0b4c.0b4d    RH.U    [f000:efd0]   IO: outb 00ed <= ca
0b51.0b52    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0b53.0b54    .H..    [f000:ed93]   i8254 A: [0] current = 8
0b55.0b56    RH.U    [f000:ed93]   IO: outb 00ed <= 08
0b5a.0b5b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0b5c.0b5d    .H..    [f000:ed93]   i8254 A: [0] current = 68
0b5e.0b5f    RH.U    [f000:ed93]   IO: outb 00ed <= 44
0b62.0b63    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0b62.0b64    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0b62.0b65    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0b62.0b66    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0b62.0b67    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0b62.0b68    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0b62.0b69    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0b62.0b6a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0b62.0b6b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0b62.0b6c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0b6f.0b70    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0b71.0b72    .H..    [f000:ed93]   i8254 A: [0] current = 206
0b73.0b74    RH.U    [f000:ed93]   IO: outb 00ed <= ce
0b78.0b79    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0b7a.0b7b    .H..    [f000:ed93]   i8254 A: [0] current = 20
0b7c.0b7d    RH.U    [f000:ed93]   IO: outb 00ed <= 14
0b81.0b82    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0b83.0b84    .H..    [f000:efd9]   i8254 A: [0] current = 232
0b85.0b86    RH.U    [f000:efd9]   IO: outb 00ed <= e8
0b8a.0b8b    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0b8c.0b8d    .H..    [f000:efd9]   i8254 A: [0] current = 192
0b8e.0b8f    RH.U    [f000:efd9]   IO: outb 00ed <= c0
0b92.0b93    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0b92.0b94    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0b92.0b95    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0b92.0b96    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0b92.0b97    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0b92.0b98    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0b92.0b99    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0b92.0b9a    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0b92.0b9b    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0b92.0b9c    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0b9f.0ba0    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0ba1.0ba2    .H..    [f000:efd0]   i8254 A: [0] current = 170
0ba3.0ba4    RH.U    [f000:efd0]   IO: outb 00ed <= aa
0ba8.0ba9    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0baa.0bab    .H..    [f000:efd0]   i8254 A: [0] current = 94
0bac.0bad    RH.U    [f000:efd0]   IO: outb 00ed <= 5e
0bb1.0bb2    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0bb3.0bb4    .H..    [f000:ed93]   i8254 A: [0] current = 248
0bb5.0bb6    RH.U    [f000:ed93]   IO: outb 00ed <= f8
0bba.0bbb    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0bbc.0bbd    .H..    [f000:ed93]   i8254 A: [0] current = 210
0bbe.0bbf    RH.U    [f000:ed93]   IO: outb 00ed <= d2
0bc2.0bc3    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0bc2.0bc4    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0bc2.0bc5    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0bc2.0bc6    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0bc2.0bc7    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0bc2.0bc8    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0bc2.0bc9    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0bc2.0bca    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0bc2.0bcb    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0bc2.0bcc    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0bcf.0bd0    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0bd1.0bd2    .H..    [f000:ed93]   i8254 A: [0] current = 250
0bd3.0bd4    RH.U    [f000:ed93]   IO: outb 00ed <= fa
0bd8.0bd9    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0bda.0bdb    .H..    [f000:ed93]   i8254 A: [0] current = 6
0bdc.0bdd    RH.U    [f000:ed93]   IO: outb 00ed <= 06
0be1.0be2    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0be3.0be4    .H..    [f000:efd9]   i8254 A: [0] current = 146
0be5.0be6    RH.U    [f000:efd9]   IO: outb 00ed <= 92
0bea.0beb    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0bec.0bed    .H..    [f000:efd9]   i8254 A: [0] current = 6
0bee.0bef    RH.U    [f000:efd9]   IO: outb 00ed <= 06
0bf2.0bf3    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0bf2.0bf4    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0bf2.0bf5    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0bf2.0bf6    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0bf2.0bf7    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0bf2.0bf8    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0bf2.0bf9    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0bf2.0bfa    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0bf2.0bfb    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0bf2.0bfc    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0c03.0c04    .H..    [f000:ef87]   PnP 2e:01: outb 0378 <= 00
0c05.0c06    RH.U    [f000:ef87]   IO:  inb 0379 => ff
0c05.0c07    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c08    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c09    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c0a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c0b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c0c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c0d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c0e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c0f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c10    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c11    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c12    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c13    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c14    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c15    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c16    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c17    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c18    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c19    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c1a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c1b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c1c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c1d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c1e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c1f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c20    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c21    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c22    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c23    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c24    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c25    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c26    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c27    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c28    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c29    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c2a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c2b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c2c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c2d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c2e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c2f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c30    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c31    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c32    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c33    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c34    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c35    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c36    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c37    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c38    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c39    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c3a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c3b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c3c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c3d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c3e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c3f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c40    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c41    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c42    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c43    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c44    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c45    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c46    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c47    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c48    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c49    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c4a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c4b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c4c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c4d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c4e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c4f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c50    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c51    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c52    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c53    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c54    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c55    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c56    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c57    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c58    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c59    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c5a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c5b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c5c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c5d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c5e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c5f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c60    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c61    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c62    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c63    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c64    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c65    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c66    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c67    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c68    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c69    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c6a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c6b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c6c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c6d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c6e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c6f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c70    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c71    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c72    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c73    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c74    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c75    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c76    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c77    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c78    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c79    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c7a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c7b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c7c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c7d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c7e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c7f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c80    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c81    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c82    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c83    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c84    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c85    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c86    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c87    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c88    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c89    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c8a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c8b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c8c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c8d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c8e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c8f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c90    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c91    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c92    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c93    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c94    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c95    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c96    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c97    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c98    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c99    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c9a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c9b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c9c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c9d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c9e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0c9f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ca9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0caa    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cab    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cac    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cad    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cae    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0caf    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cb9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cba    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cbb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cbc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cbd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cbe    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cbf    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cc9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cca    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ccb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ccc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ccd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cce    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ccf    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cd9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cda    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cdb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cdc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cdd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cde    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cdf    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ce9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cea    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ceb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cec    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0ced    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cee    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cef    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cf9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cfa    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cfb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cfc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cfd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cfe    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0cff    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0d00    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0d01    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0d02    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0d03    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0c05.0d04    RH.U    [f000:ef91]   IO:  inb 0379 => ff
0d0a.0d0b    .H..    [f000:f6d4]   ACPI: [0004] => 1c00
0d0c.0d0d    .H..    [f000:f6e5]   RCBA: [00003419] => 80
0d0c.0d0e    .H..    [f000:f6e5]   RCBA: [00003419] <= 00
0d10.0d12    .H..    [f000:f703]   PCI: 0:1d.7 [010] <= fed1c000
0d13.0d15    .H..    [f000:f703]   PCI: 0:1d.7 [004] => 0000
0d13.0d16    .H..    [f000:f703]   PCI: 0:1d.7 [004] <= 0002
0d17.0d18    .H..    [f000:f703]   RCBA: [00000020] => 00000002
0d17.0d19    .H..    [f000:f703]   RCBA: [00000020] <= 00000002
0d17.0d1a    .H..    [f000:f703]   RCBA: [00000020] => 00000002
0d17.0d1b    .H..    [f000:f703]   RCBA: [00000020] <= 00000002
0d1d.0d1f    .H..    [f000:f703]   PCI: 0:1d.7 [004] => 0002
0d1d.0d20    .H..    [f000:f703]   PCI: 0:1d.7 [004] <= 0000
0d21.0d23    .H..    [f000:f703]   PCI: 0:1d.7 [010] <= 00000000
0d24.0d26    .H..    [f000:f6f9]   PCI: 0:1a.7 [010] <= fed1c000
0d27.0d29    .H..    [f000:f6f9]   PCI: 0:1a.7 [004] => 0000
0d27.0d2a    .H..    [f000:f6f9]   PCI: 0:1a.7 [004] <= 0002
0d2b.0d2c    .H..    [f000:f6f9]   RCBA: [00000020] => 00000002
0d2b.0d2d    .H..    [f000:f6f9]   RCBA: [00000020] <= 00000002
0d2b.0d2e    .H..    [f000:f6f9]   RCBA: [00000020] => 00000002
0d2b.0d2f    .H..    [f000:f6f9]   RCBA: [00000020] <= 00000002
0d31.0d33    .H..    [f000:f6f9]   PCI: 0:1a.7 [004] => 0002
0d31.0d34    .H..    [f000:f6f9]   PCI: 0:1a.7 [004] <= 0000
0d35.0d37    .H..    [f000:f6f9]   PCI: 0:1a.7 [010] <= 00000000
0d38.0d39    .H..    [f000:f76b]   RCBA: [00003419] => 00
0d38.0d3a    .H..    [f000:f76b]   RCBA: [00003419] <= 00
0d3e.0d3f    RH.U    [f000:e2c2]   IO: outb 00ed <= 20
0d40.0d41    .H..    [f000:e2c2]   PCI: 0:1d.0 [020] => 01
0d44.0d45    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
0d46.0d47    .H..    [f000:e2d4]   PCI: 0:1d.0 [020] <= 01
0d4a.0d4b    RH.U    [f000:e282]   IO: outb 00ed <= 20
0d4c.0d4d    .H..    [f000:e282]   PCI: 0:1d.0 [021] => 18
0d50.0d51    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
0d52.0d53    .H..    [f000:e2a3]   PCI: 0:1d.0 [021] <= 18
0d56.0d57    RH.U    [f000:e2eb]   IO: outb 00ed <= 04
0d58.0d59    .H..    [f000:e2eb]   PCI: 0:1d.0 [004] => 01
0d5c.0d5d    RH.U    [f000:e2d4]   IO: outb 00ed <= 04
0d5e.0d5f    .H..    [f000:e2d4]   PCI: 0:1d.0 [004] <= 01
0d62.0d63    RH.U    [f000:e282]   IO: outb 00ed <= 20
0d64.0d65    .H..    [f000:e282]   PCI: 0:1d.1 [020] => 21
0d68.0d69    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
0d6a.0d6b    .H..    [f000:e2a3]   PCI: 0:1d.1 [020] <= 21
0d6e.0d6f    RH.U    [f000:e2cc]   IO: outb 00ed <= 20
0d70.0d71    .H..    [f000:e2cc]   PCI: 0:1d.1 [021] => 18
0d74.0d75    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
0d76.0d77    .H..    [f000:e2d4]   PCI: 0:1d.1 [021] <= 18
0d7a.0d7b    RH.U    [f000:e282]   IO: outb 00ed <= 04
0d7c.0d7d    .H..    [f000:e282]   PCI: 0:1d.1 [004] => 01
0d80.0d81    RH.U    [f000:e2a3]   IO: outb 00ed <= 04
0d82.0d83    .H..    [f000:e2a3]   PCI: 0:1d.1 [004] <= 01
0d86.0d87    RH.U    [f000:e2c2]   IO: outb 00ed <= 20
0d88.0d89    .H..    [f000:e2c2]   PCI: 0:1d.2 [020] => 41
0d8c.0d8d    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
0d8e.0d8f    .H..    [f000:e2d4]   PCI: 0:1d.2 [020] <= 41
0d92.0d93    RH.U    [f000:e282]   IO: outb 00ed <= 20
0d94.0d95    .H..    [f000:e282]   PCI: 0:1d.2 [021] => 18
0d98.0d99    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
0d9a.0d9b    .H..    [f000:e2a3]   PCI: 0:1d.2 [021] <= 18
0d9e.0d9f    RH.U    [f000:e2eb]   IO: outb 00ed <= 04
0da0.0da1    .H..    [f000:e2eb]   PCI: 0:1d.2 [004] => 01
0da4.0da5    RH.U    [f000:e2d4]   IO: outb 00ed <= 04
0da6.0da7    .H..    [f000:e2d4]   PCI: 0:1d.2 [004] <= 01
0daa.0dab    RH.U    [f000:e282]   IO: outb 00ed <= 20
0dac.0dad    .H..    [f000:e282]   PCI: 0:1a.0 [020] => 61
0db0.0db1    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
0db2.0db3    .H..    [f000:e2a3]   PCI: 0:1a.0 [020] <= 61
0db6.0db7    RH.U    [f000:e2cc]   IO: outb 00ed <= 20
0db8.0db9    .H..    [f000:e2cc]   PCI: 0:1a.0 [021] => 18
0dbc.0dbd    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
0dbe.0dbf    .H..    [f000:e2d4]   PCI: 0:1a.0 [021] <= 18
0dc2.0dc3    RH.U    [f000:e282]   IO: outb 00ed <= 04
0dc4.0dc5    .H..    [f000:e282]   PCI: 0:1a.0 [004] => 01
0dc8.0dc9    RH.U    [f000:e2a3]   IO: outb 00ed <= 04
0dca.0dcb    .H..    [f000:e2a3]   PCI: 0:1a.0 [004] <= 01
0dce.0dcf    RH.U    [f000:e2c2]   IO: outb 00ed <= 20
0dd0.0dd1    .H..    [f000:e2c2]   PCI: 0:1a.1 [020] => 81
0dd4.0dd5    RH.U    [f000:e2d4]   IO: outb 00ed <= 20
0dd6.0dd7    .H..    [f000:e2d4]   PCI: 0:1a.1 [020] <= 81
0dda.0ddb    RH.U    [f000:e282]   IO: outb 00ed <= 20
0ddc.0ddd    .H..    [f000:e282]   PCI: 0:1a.1 [021] => 18
0de0.0de1    RH.U    [f000:e2a3]   IO: outb 00ed <= 20
0de2.0de3    .H..    [f000:e2a3]   PCI: 0:1a.1 [021] <= 18
0de6.0de7    RH.U    [f000:e2eb]   IO: outb 00ed <= 04
0de8.0de9    .H..    [f000:e2eb]   PCI: 0:1a.1 [004] => 01
0dec.0ded    RH.U    [f000:e2d4]   IO: outb 00ed <= 04
0dee.0def    .H..    [f000:e2d4]   PCI: 0:1a.1 [004] <= 01
0df0.0df1    .H..    [f000:f7ad]   RCBA: [00003419] => 00
0df0.0df2    .H..    [f000:f7ad]   RCBA: [00003419] <= 80
0df3.0df4    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0df3.0df5    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0df3.0df6    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0df3.0df7    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0df3.0df8    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0df3.0df9    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0df3.0dfa    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0df3.0dfb    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0df3.0dfc    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0df3.0dfd    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0e00.0e01    RH.U    [f000:efca]   IO: outb 00ed <= 00
0e02.0e03    .H..    [f000:efca]   i8254 A: [0] current = 122
0e04.0e05    RH.U    [f000:efca]   IO: outb 00ed <= 7a
0e09.0e0a    RH.U    [f000:efca]   IO: outb 00ed <= 00
0e0b.0e0c    .H..    [f000:efca]   i8254 A: [0] current = 198
0e0d.0e0e    RH.U    [f000:efca]   IO: outb 00ed <= c6
0e12.0e13    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0e14.0e15    .H..    [f000:ed93]   i8254 A: [0] current = 132
0e16.0e17    RH.U    [f000:ed93]   IO: outb 00ed <= 84
0e1b.0e1c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0e1d.0e1e    .H..    [f000:ed93]   i8254 A: [0] current = 106
0e1f.0e20    RH.U    [f000:ed93]   IO: outb 00ed <= 6a
0e23.0e24    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0e23.0e25    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0e23.0e26    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0e23.0e27    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0e23.0e28    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0e23.0e29    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0e23.0e2a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0e23.0e2b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0e23.0e2c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0e23.0e2d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0e30.0e31    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0e32.0e33    .H..    [f000:efd0]   i8254 A: [0] current = 64
0e34.0e35    RH.U    [f000:efd0]   IO: outb 00ed <= 40
0e39.0e3a    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0e3b.0e3c    .H..    [f000:efd0]   i8254 A: [0] current = 246
0e3d.0e3e    RH.U    [f000:efd0]   IO: outb 00ed <= f6
0e42.0e43    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0e44.0e45    .H..    [f000:efd9]   i8254 A: [0] current = 194
0e46.0e47    RH.U    [f000:efd9]   IO: outb 00ed <= c2
0e4b.0e4c    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0e4d.0e4e    .H..    [f000:efd9]   i8254 A: [0] current = 76
0e4f.0e50    RH.U    [f000:efd9]   IO: outb 00ed <= 4c
0e53.0e54    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0e53.0e55    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0e53.0e56    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0e53.0e57    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0e53.0e58    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0e53.0e59    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0e53.0e5a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0e53.0e5b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0e53.0e5c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0e53.0e5d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0e60.0e61    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0e62.0e63    .H..    [f000:ed93]   i8254 A: [0] current = 198
0e64.0e65    RH.U    [f000:ed93]   IO: outb 00ed <= c6
0e69.0e6a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0e6b.0e6c    .H..    [f000:ed93]   i8254 A: [0] current = 134
0e6d.0e6e    RH.U    [f000:ed93]   IO: outb 00ed <= 86
0e72.0e73    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0e74.0e75    .H..    [f000:ed93]   i8254 A: [0] current = 156
0e76.0e77    RH.U    [f000:ed93]   IO: outb 00ed <= 9c
0e7b.0e7c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0e7d.0e7e    .H..    [f000:ed93]   i8254 A: [0] current = 88
0e7f.0e80    RH.U    [f000:ed93]   IO: outb 00ed <= 58
0e83.0e84    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0e83.0e85    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0e83.0e86    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0e83.0e87    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0e83.0e88    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0e83.0e89    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0e83.0e8a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0e83.0e8b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0e83.0e8c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0e83.0e8d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0e90.0e91    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0e92.0e93    .H..    [f000:efd0]   i8254 A: [0] current = 78
0e94.0e95    RH.U    [f000:efd0]   IO: outb 00ed <= 4e
0e99.0e9a    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0e9b.0e9c    .H..    [f000:efd0]   i8254 A: [0] current = 120
0e9d.0e9e    RH.U    [f000:efd0]   IO: outb 00ed <= 78
0ea2.0ea3    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0ea4.0ea5    .H..    [f000:efd9]   i8254 A: [0] current = 168
0ea6.0ea7    RH.U    [f000:efd9]   IO: outb 00ed <= a8
0eab.0eac    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0ead.0eae    .H..    [f000:efd9]   i8254 A: [0] current = 106
0eaf.0eb0    RH.U    [f000:efd9]   IO: outb 00ed <= 6a
0eb3.0eb4    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0eb3.0eb5    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0eb3.0eb6    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0eb3.0eb7    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0eb3.0eb8    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0eb3.0eb9    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0eb3.0eba    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0eb3.0ebb    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0eb3.0ebc    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0eb3.0ebd    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0ec0.0ec1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0ec2.0ec3    .H..    [f000:ed93]   i8254 A: [0] current = 178
0ec4.0ec5    RH.U    [f000:ed93]   IO: outb 00ed <= b2
0ec9.0eca    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0ecb.0ecc    .H..    [f000:ed93]   i8254 A: [0] current = 92
0ecd.0ece    RH.U    [f000:ed93]   IO: outb 00ed <= 5c
0ed2.0ed3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0ed4.0ed5    .H..    [f000:ed93]   i8254 A: [0] current = 40
0ed6.0ed7    RH.U    [f000:ed93]   IO: outb 00ed <= 28
0edb.0edc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0edd.0ede    .H..    [f000:ed93]   i8254 A: [0] current = 210
0edf.0ee0    RH.U    [f000:ed93]   IO: outb 00ed <= d2
0ee3.0ee4    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0ee3.0ee5    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0ee3.0ee6    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0ee3.0ee7    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0ee3.0ee8    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0ee3.0ee9    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0ee3.0eea    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0ee3.0eeb    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0ee3.0eec    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0ee3.0eed    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0ef0.0ef1    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0ef2.0ef3    .H..    [f000:efd0]   i8254 A: [0] current = 232
0ef4.0ef5    RH.U    [f000:efd0]   IO: outb 00ed <= e8
0ef9.0efa    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0efb.0efc    .H..    [f000:efd0]   i8254 A: [0] current = 168
0efd.0efe    RH.U    [f000:efd0]   IO: outb 00ed <= a8
0f02.0f03    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0f04.0f05    .H..    [f000:efd9]   i8254 A: [0] current = 236
0f06.0f07    RH.U    [f000:efd9]   IO: outb 00ed <= ec
0f0b.0f0c    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0f0d.0f0e    .H..    [f000:efd9]   i8254 A: [0] current = 152
0f0f.0f10    RH.U    [f000:efd9]   IO: outb 00ed <= 98
0f13.0f14    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0f13.0f15    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0f13.0f16    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0f13.0f17    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0f13.0f18    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0f13.0f19    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0f13.0f1a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0f13.0f1b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0f13.0f1c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0f13.0f1d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0f20.0f21    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f22.0f23    .H..    [f000:ed93]   i8254 A: [0] current = 148
0f24.0f25    RH.U    [f000:ed93]   IO: outb 00ed <= 94
0f29.0f2a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f2b.0f2c    .H..    [f000:ed93]   i8254 A: [0] current = 230
0f2d.0f2e    RH.U    [f000:ed93]   IO: outb 00ed <= e6
0f32.0f33    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f34.0f35    .H..    [f000:ed93]   i8254 A: [0] current = 26
0f36.0f37    RH.U    [f000:ed93]   IO: outb 00ed <= 1a
0f3b.0f3c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f3d.0f3e    .H..    [f000:ed93]   i8254 A: [0] current = 214
0f3f.0f40    RH.U    [f000:ed93]   IO: outb 00ed <= d6
0f43.0f44    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0f43.0f45    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0f43.0f46    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0f43.0f47    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0f43.0f48    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0f43.0f49    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0f43.0f4a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0f43.0f4b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0f43.0f4c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0f43.0f4d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0f50.0f51    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0f52.0f53    .H..    [f000:efd0]   i8254 A: [0] current = 66
0f54.0f55    RH.U    [f000:efd0]   IO: outb 00ed <= 42
0f59.0f5a    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0f5b.0f5c    .H..    [f000:efd0]   i8254 A: [0] current = 162
0f5d.0f5e    RH.U    [f000:efd0]   IO: outb 00ed <= a2
0f62.0f63    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0f64.0f65    .H..    [f000:efd9]   i8254 A: [0] current = 54
0f66.0f67    RH.U    [f000:efd9]   IO: outb 00ed <= 36
0f6b.0f6c    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0f6d.0f6e    .H..    [f000:efd9]   i8254 A: [0] current = 136
0f6f.0f70    RH.U    [f000:efd9]   IO: outb 00ed <= 88
0f73.0f74    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0f73.0f75    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0f73.0f76    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0f73.0f77    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0f73.0f78    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0f73.0f79    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0f73.0f7a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0f73.0f7b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0f73.0f7c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0f73.0f7d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0f80.0f81    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f82.0f83    .H..    [f000:ed93]   i8254 A: [0] current = 180
0f84.0f85    RH.U    [f000:ed93]   IO: outb 00ed <= b4
0f89.0f8a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f8b.0f8c    .H..    [f000:ed93]   i8254 A: [0] current = 32
0f8d.0f8e    RH.U    [f000:ed93]   IO: outb 00ed <= 20
0f92.0f93    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f94.0f95    .H..    [f000:ed93]   i8254 A: [0] current = 138
0f96.0f97    RH.U    [f000:ed93]   IO: outb 00ed <= 8a
0f9b.0f9c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0f9d.0f9e    .H..    [f000:ed93]   i8254 A: [0] current = 10
0f9f.0fa0    RH.U    [f000:ed93]   IO: outb 00ed <= 0a
0fa3.0fa4    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0fa3.0fa5    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0fa3.0fa6    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0fa3.0fa7    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0fa3.0fa8    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0fa3.0fa9    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0fa3.0faa    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0fa3.0fab    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0fa3.0fac    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0fa3.0fad    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0fb0.0fb1    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0fb2.0fb3    .H..    [f000:efd0]   i8254 A: [0] current = 160
0fb4.0fb5    RH.U    [f000:efd0]   IO: outb 00ed <= a0
0fb9.0fba    RH.U    [f000:efd0]   IO: outb 00ed <= 00
0fbb.0fbc    .H..    [f000:efd0]   i8254 A: [0] current = 168
0fbd.0fbe    RH.U    [f000:efd0]   IO: outb 00ed <= a8
0fc2.0fc3    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0fc4.0fc5    .H..    [f000:efd9]   i8254 A: [0] current = 154
0fc6.0fc7    RH.U    [f000:efd9]   IO: outb 00ed <= 9a
0fcb.0fcc    RH.U    [f000:efd9]   IO: outb 00ed <= 00
0fcd.0fce    .H..    [f000:efd9]   i8254 A: [0] current = 48
0fcf.0fd0    RH.U    [f000:efd9]   IO: outb 00ed <= 30
0fd3.0fd4    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
0fd3.0fd5    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
0fd3.0fd6    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
0fd3.0fd7    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
0fd3.0fd8    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
0fd3.0fd9    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
0fd3.0fda    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
0fd3.0fdb    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
0fd3.0fdc    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
0fd3.0fdd    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
0fe0.0fe1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0fe2.0fe3    .H..    [f000:ed93]   i8254 A: [0] current = 174
0fe4.0fe5    RH.U    [f000:ed93]   IO: outb 00ed <= ae
0fe9.0fea    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0feb.0fec    .H..    [f000:ed93]   i8254 A: [0] current = 26
0fed.0fee    RH.U    [f000:ed93]   IO: outb 00ed <= 1a
0ff2.0ff3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0ff4.0ff5    .H..    [f000:ed93]   i8254 A: [0] current = 180
0ff6.0ff7    RH.U    [f000:ed93]   IO: outb 00ed <= b4
0ffb.0ffc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
0ffd.0ffe    .H..    [f000:ed93]   i8254 A: [0] current = 218
0fff.1000    RH.U    [f000:ed93]   IO: outb 00ed <= da
1003.1004    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
1003.1005    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
1003.1006    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
1003.1007    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
1003.1008    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
1003.1009    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
1003.100a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
1003.100b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
1003.100c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
1003.100d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
1010.1011    RH.U    [f000:efd0]   IO: outb 00ed <= 00
1012.1013    .H..    [f000:efd0]   i8254 A: [0] current = 124
1014.1015    RH.U    [f000:efd0]   IO: outb 00ed <= 7c
1019.101a    RH.U    [f000:efd0]   IO: outb 00ed <= 00
101b.101c    .H..    [f000:efd0]   i8254 A: [0] current = 94
101d.101e    RH.U    [f000:efd0]   IO: outb 00ed <= 5e
1022.1023    RH.U    [f000:efd9]   IO: outb 00ed <= 00
1024.1025    .H..    [f000:efd9]   i8254 A: [0] current = 224
1026.1027    RH.U    [f000:efd9]   IO: outb 00ed <= e0
102b.102c    RH.U    [f000:efd9]   IO: outb 00ed <= 00
102d.102e    .H..    [f000:efd9]   i8254 A: [0] current = 172
102f.1030    RH.U    [f000:efd9]   IO: outb 00ed <= ac
1033.1034    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
1033.1035    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
1033.1036    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
1033.1037    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
1033.1038    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
1033.1039    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
1033.103a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
1033.103b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
1033.103c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
1033.103d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
1040.1041    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1042.1043    .H..    [f000:ed93]   i8254 A: [0] current = 122
1044.1045    RH.U    [f000:ed93]   IO: outb 00ed <= 7a
1049.104a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
104b.104c    .H..    [f000:ed93]   i8254 A: [0] current = 26
104d.104e    RH.U    [f000:ed93]   IO: outb 00ed <= 1a
1052.1053    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1054.1055    .H..    [f000:ed93]   i8254 A: [0] current = 142
1056.1057    RH.U    [f000:ed93]   IO: outb 00ed <= 8e
105b.105c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
105d.105e    .H..    [f000:ed93]   i8254 A: [0] current = 212
105f.1060    RH.U    [f000:ed93]   IO: outb 00ed <= d4
1063.1064    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
1063.1065    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
1063.1066    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
1063.1067    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
1063.1068    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
1063.1069    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
1063.106a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
1063.106b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
1063.106c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
1063.106d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
1070.1071    RH.U    [f000:efd0]   IO: outb 00ed <= 00
1072.1073    .H..    [f000:efd0]   i8254 A: [0] current = 84
1074.1075    RH.U    [f000:efd0]   IO: outb 00ed <= 54
1079.107a    RH.U    [f000:efd0]   IO: outb 00ed <= 00
107b.107c    .H..    [f000:efd0]   i8254 A: [0] current = 48
107d.107e    RH.U    [f000:efd0]   IO: outb 00ed <= 30
1082.1083    RH.U    [f000:efd9]   IO: outb 00ed <= 00
1084.1085    .H..    [f000:efd9]   i8254 A: [0] current = 120
1086.1087    RH.U    [f000:efd9]   IO: outb 00ed <= 78
108b.108c    RH.U    [f000:efd9]   IO: outb 00ed <= 00
108d.108e    .H..    [f000:efd9]   i8254 A: [0] current = 172
108f.1090    RH.U    [f000:efd9]   IO: outb 00ed <= ac
1093.1094    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
1093.1095    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
1093.1096    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
1093.1097    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
1093.1098    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
1093.1099    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
1093.109a    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
1093.109b    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
1093.109c    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
1093.109d    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
10a0.10a1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
10a2.10a3    .H..    [f000:ed93]   i8254 A: [0] current = 148
10a4.10a5    RH.U    [f000:ed93]   IO: outb 00ed <= 94
10a9.10aa    RH.U    [f000:ed93]   IO: outb 00ed <= 00
10ab.10ac    .H..    [f000:ed93]   i8254 A: [0] current = 60
10ad.10ae    RH.U    [f000:ed93]   IO: outb 00ed <= 3c
10b2.10b3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
10b4.10b5    .H..    [f000:ed93]   i8254 A: [0] current = 38
10b6.10b7    RH.U    [f000:ed93]   IO: outb 00ed <= 26
10bb.10bc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
10bd.10be    .H..    [f000:ed93]   i8254 A: [0] current = 236
10bf.10c0    RH.U    [f000:ed93]   IO: outb 00ed <= ec
10c3.10c4    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
10c3.10c5    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
10c3.10c6    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
10c3.10c7    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
10c3.10c8    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
10c3.10c9    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
10c3.10ca    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
10c3.10cb    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
10c3.10cc    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
10c3.10cd    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
10d0.10d1    RH.U    [f000:efd0]   IO: outb 00ed <= 00
10d2.10d3    .H..    [f000:efd0]   i8254 A: [0] current = 116
10d4.10d5    RH.U    [f000:efd0]   IO: outb 00ed <= 74
10d9.10da    RH.U    [f000:efd0]   IO: outb 00ed <= 00
10db.10dc    .H..    [f000:efd0]   i8254 A: [0] current = 208
10dd.10de    RH.U    [f000:efd0]   IO: outb 00ed <= d0
10e2.10e3    RH.U    [f000:efd9]   IO: outb 00ed <= 00
10e4.10e5    .H..    [f000:efd9]   i8254 A: [0] current = 146
10e6.10e7    RH.U    [f000:efd9]   IO: outb 00ed <= 92
10eb.10ec    RH.U    [f000:efd9]   IO: outb 00ed <= 00
10ed.10ee    .H..    [f000:efd9]   i8254 A: [0] current = 18
10ef.10f0    RH.U    [f000:efd9]   IO: outb 00ed <= 12
10f3.10f4    RH.U    [f000:f7ca]   IO:  inb 1892 => 80
10f3.10f5    RH.U    [f000:f7d3]   IO:  inb 1890 => 80
10f3.10f6    RH.U    [f000:f7ca]   IO:  inb 1872 => 80
10f3.10f7    RH.U    [f000:f7d3]   IO:  inb 1870 => 80
10f3.10f8    RH.U    [f000:f7ca]   IO:  inb 1852 => 80
10f3.10f9    RH.U    [f000:f7ca]   IO:  inb 1850 => 80
10f3.10fa    RH.U    [f000:f7d3]   IO:  inb 1832 => 80
10f3.10fb    RH.U    [f000:f7ca]   IO:  inb 1830 => 80
10f3.10fc    RH.U    [f000:f7ca]   IO:  inb 1812 => 80
10f3.10fd    RH.U    [f000:f7d3]   IO:  inb 1810 => 80
10ff.1100    .H..    [f000:ef47]   PnP 2e:01: outb 0378 <= 00
1101.1102    RH.U    [f000:ef47]   IO:  inb 0379 => ff
1101.1103    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1104    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1105    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1106    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1107    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1108    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1109    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.110a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.110b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.110c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.110d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.110e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.110f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1110    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1111    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1112    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1113    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1114    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1115    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1116    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1117    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1118    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1119    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.111a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.111b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.111c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.111d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.111e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.111f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1120    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1121    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1122    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1123    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1124    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1125    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1126    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1127    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1128    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1129    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.112a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.112b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.112c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.112d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.112e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.112f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1130    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1131    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1132    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1133    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1134    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1135    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1136    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1137    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1138    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1139    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.113a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.113b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.113c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.113d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.113e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.113f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1140    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1141    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1142    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1143    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1144    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1145    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1146    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1147    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1148    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1149    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.114a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.114b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.114c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.114d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.114e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.114f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1150    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1151    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1152    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1153    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1154    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1155    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1156    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1157    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1158    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1159    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.115a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.115b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.115c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.115d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.115e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.115f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1160    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1161    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1162    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1163    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1164    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1165    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1166    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1167    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1168    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1169    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.116a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.116b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.116c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.116d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.116e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.116f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1170    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1171    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1172    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1173    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1174    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1175    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1176    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1177    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1178    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1179    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.117a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.117b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.117c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.117d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.117e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.117f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1180    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1181    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1182    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1183    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1184    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1185    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1186    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1187    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1188    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1189    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.118a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.118b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.118c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.118d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.118e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.118f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1190    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1191    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1192    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1193    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1194    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1195    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1196    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1197    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1198    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1199    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.119a    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.119b    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.119c    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.119d    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.119e    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.119f    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11a9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11aa    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ab    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ac    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ad    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ae    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11af    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11b9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ba    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11bb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11bc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11bd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11be    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11bf    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11c9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ca    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11cb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11cc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11cd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ce    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11cf    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11d9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11da    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11db    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11dc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11dd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11de    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11df    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11e9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ea    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11eb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ec    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ed    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ee    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ef    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f0    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f1    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f2    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f3    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f4    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f5    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f6    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f7    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f8    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11f9    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11fa    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11fb    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11fc    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11fd    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11fe    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.11ff    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1101.1200    RH.U    [f000:ef91]   IO:  inb 0379 => ff
1207.1208    .H..    [f000:ec91]   POST: *** 86 ***
1207.120e    .H..    [f000:ecab]   POST: *** 87 ***
121b.121c    RH.U    [f000:d2a0]   IO:  inb 1689 => 1f
1222.1224    .H..    [f000:d4e2]   PCI: 0:1f.0 [040] => 00001001
1226.1227    .H..    [f000:d527]   ACPI: [0000] => 00000001
1226.1228    .H..    [f000:d533]   ACPI: [0004] => 00001c00
122b.1233    .H..    [f000:e213]   i801-smbus: 57 byte_data 55 => 09
1237.1238    .H..    [f000:dc5b]   POST: *** e1 ***
1241.1242    .H..    [f000:1074]   ICH7 TPM: [00000000] => 81
1241.1245    .H..    [f000:10a8]   ICH7 TPM: [00000000] <= 02
1241.1246    .H..    [f000:10a8]   ICH7 TPM: [00000000] => a1
1241.1247    .H..    [f000:10dd]   ICH7 TPM: [00000018] <= 40
1241.1248    .H..    [f000:10dd]   ICH7 TPM: [00000018] <= 40
1241.124a    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.124b    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= c1
1241.124c    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.124d    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.124e    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.124f    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 0c
1241.1250    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.1251    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.1252    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.1253    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 99
1241.1254    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 00
1241.1255    .H..    [f000:10ee]   ICH7 TPM: [00000024] <= 03
1241.1256    .H..    [f000:10ee]   ICH7 TPM: [00000018] <= 20
1241.1257    .H..    [f000:10ee]   ICH7 TPM: [00000018] => 80
1259.125a    RH.U    [f000:1142]   IO: outb 00ed <= 00
1259.125b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.125c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.125d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.125e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.125f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1260    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1261    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1262    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1263    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1264    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1265    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1266    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1267    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1268    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1269    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.126a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.126b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.126c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.126d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.126e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.126f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1270    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1271    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1272    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1273    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1274    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1275    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1276    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1277    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1278    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1279    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.127a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.127b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.127c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.127d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.127e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.127f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1280    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1281    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1282    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1283    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1284    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1285    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1286    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1287    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1288    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1289    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.128a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.128b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.128c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.128d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.128e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.128f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1290    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1291    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1292    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1293    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1294    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1295    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1296    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1297    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1298    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1299    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.129a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.129b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.129c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.129d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.129e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.129f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12a9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12aa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ab    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ac    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ad    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ae    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12af    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12b9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ba    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12bb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12bc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12bd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12be    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12bf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12c9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ca    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12cb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12cc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12cd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ce    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12cf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12d9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12da    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12db    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12dc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12dd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12de    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12df    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12e9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ea    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12eb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ec    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ed    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ee    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ef    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12f9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12fa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12fb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12fc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12fd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12fe    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.12ff    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1300    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1301    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1302    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1303    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1304    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1305    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1306    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1307    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1308    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1309    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.130a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.130b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.130c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.130d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.130e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.130f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1310    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1311    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1312    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1313    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1314    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1315    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1316    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1317    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1318    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1319    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.131a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.131b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.131c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.131d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.131e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.131f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1320    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1321    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1322    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1323    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1324    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1325    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1326    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1327    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1328    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1329    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.132a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.132b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.132c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.132d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.132e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.132f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1330    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1331    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1332    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1333    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1334    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1335    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1336    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1337    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1338    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1339    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.133a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.133b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.133c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.133d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.133e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.133f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1340    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1341    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1342    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1343    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1344    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1345    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1346    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1347    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1348    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1349    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.134a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.134b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.134c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.134d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.134e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.134f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1350    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1351    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1352    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1353    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1354    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1355    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1356    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1357    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1358    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1359    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.135a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.135b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.135c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.135d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.135e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.135f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1360    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1361    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1362    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1363    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1364    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1365    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1366    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1367    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1368    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1369    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.136a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.136b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.136c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.136d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.136e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.136f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1370    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1371    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1372    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1373    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1374    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1375    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1376    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1377    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1378    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1379    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.137a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.137b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.137c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.137d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.137e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.137f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1380    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1381    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1382    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1383    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1384    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1385    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1386    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1387    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1388    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1389    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.138a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.138b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.138c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.138d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.138e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.138f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1390    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1391    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1392    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1393    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1394    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1395    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1396    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1397    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1398    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1399    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.139a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.139b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.139c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.139d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.139e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.139f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13a9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13aa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ab    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ac    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ad    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ae    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13af    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13b9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ba    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13bb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13bc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13bd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13be    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13bf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13c9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ca    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13cb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13cc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13cd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ce    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13cf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13d9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13da    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13db    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13dc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13dd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13de    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13df    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13e9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ea    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13eb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ec    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ed    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ee    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ef    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13f9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13fa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13fb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13fc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13fd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13fe    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.13ff    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1400    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1401    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1402    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1403    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1404    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1405    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1406    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1407    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1408    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1409    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.140a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.140b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.140c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.140d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.140e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.140f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1410    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1411    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1412    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1413    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1414    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1415    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1416    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1417    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1418    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1419    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.141a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.141b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.141c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.141d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.141e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.141f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1420    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1421    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1422    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1423    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1424    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1425    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1426    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1427    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1428    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1429    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.142a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.142b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.142c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.142d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.142e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.142f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1430    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1431    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1432    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1433    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1434    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1435    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1436    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1437    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1438    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1439    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.143a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.143b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.143c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.143d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.143e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.143f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1440    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1441    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1442    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1443    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1444    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1445    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1446    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1447    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1448    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1449    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.144a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.144b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.144c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.144d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.144e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.144f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1450    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1451    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1452    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1453    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1454    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1455    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1456    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1457    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1458    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1459    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.145a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.145b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.145c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.145d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.145e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.145f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1460    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1461    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1462    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1463    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1464    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1465    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1466    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1467    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1468    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1469    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.146a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.146b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.146c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.146d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.146e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.146f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1470    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1471    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1472    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1473    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1474    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1475    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1476    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1477    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1478    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1479    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.147a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.147b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.147c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.147d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.147e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.147f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1480    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1481    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1482    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1483    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1484    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1485    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1486    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1487    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1488    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1489    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.148a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.148b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.148c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.148d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.148e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.148f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1490    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1491    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1492    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1493    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1494    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1495    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1496    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1497    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1498    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1499    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.149a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.149b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.149c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.149d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.149e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.149f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14a9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14aa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ab    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ac    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ad    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ae    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14af    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14b9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ba    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14bb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14bc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14bd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14be    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14bf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14c9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ca    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14cb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14cc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14cd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ce    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14cf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14d9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14da    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14db    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14dc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14dd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14de    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14df    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14e9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ea    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14eb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ec    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ed    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ee    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ef    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14f9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14fa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14fb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14fc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14fd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14fe    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.14ff    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1500    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1501    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1502    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1503    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1504    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1505    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1506    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1507    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1508    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1509    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.150a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.150b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.150c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.150d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.150e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.150f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1510    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1511    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1512    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1513    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1514    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1515    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1516    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1517    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1518    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1519    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.151a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.151b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.151c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.151d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.151e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.151f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1520    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1521    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1522    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1523    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1524    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1525    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1526    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1527    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1528    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1529    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.152a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.152b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.152c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.152d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.152e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.152f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1530    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1531    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1532    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1533    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1534    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1535    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1536    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1537    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1538    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1539    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.153a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.153b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.153c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.153d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.153e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.153f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1540    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1541    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1542    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1543    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1544    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1545    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1546    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1547    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1548    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1549    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.154a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.154b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.154c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.154d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.154e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.154f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1550    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1551    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1552    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1553    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1554    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1555    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1556    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1557    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1558    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1559    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.155a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.155b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.155c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.155d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.155e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.155f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1560    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1561    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1562    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1563    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1564    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1565    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1566    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1567    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1568    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1569    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.156a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.156b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.156c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.156d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.156e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.156f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1570    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1571    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1572    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1573    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1574    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1575    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1576    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1577    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1578    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1579    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.157a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.157b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.157c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.157d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.157e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.157f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1580    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1581    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1582    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1583    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1584    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1585    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1586    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1587    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1588    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1589    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.158a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.158b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.158c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.158d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.158e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.158f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1590    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1591    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1592    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1593    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1594    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1595    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1596    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1597    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1598    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1599    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.159a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.159b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.159c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.159d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.159e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.159f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15a9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15aa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ab    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ac    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ad    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ae    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15af    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15b9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ba    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15bb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15bc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15bd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15be    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15bf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15c9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ca    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15cb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15cc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15cd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ce    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15cf    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15d9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15da    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15db    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15dc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15dd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15de    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15df    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15e9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ea    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15eb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ec    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ed    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ee    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ef    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f0    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f1    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f2    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f3    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f4    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f5    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f6    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f7    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f8    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15f9    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15fa    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15fb    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15fc    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15fd    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15fe    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.15ff    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1600    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1601    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1602    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1603    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1604    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1605    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1606    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1607    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1608    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1609    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.160a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.160b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.160c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.160d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.160e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.160f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1610    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1611    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1612    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1613    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1614    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1615    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1616    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1617    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1618    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1619    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.161a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.161b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.161c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.161d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.161e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.161f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1620    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1621    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1622    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1623    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1624    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1625    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1626    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1627    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1628    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1629    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.162a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.162b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.162c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.162d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.162e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.162f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1630    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1631    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1632    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1633    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1634    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1635    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1636    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1637    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1638    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1639    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.163a    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.163b    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.163c    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.163d    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.163e    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.163f    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1640    RH.U    [f000:114d]   IO: outb 00ed <= 00
1259.1641    RH.U    [f000:114d]   IO: outb 00ed <= 00
1642.1643    .H..    [f000:113a]   ICH7 TPM: [00000018] => 90
1642.1644    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.1645    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.1646    .H..    [f000:115b]   ICH7 TPM: [00000024] => c4
1642.1647    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.1648    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.1649    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.164a    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.164b    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.164c    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.164d    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.164e    .H..    [f000:115b]   ICH7 TPM: [00000024] => 0a
1642.164f    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.1650    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.1651    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.1652    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.1653    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.1654    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.1655    .H..    [f000:115b]   ICH7 TPM: [00000018] => 90
1642.1656    .H..    [f000:115b]   ICH7 TPM: [00000024] => 00
1642.1657    .H..    [f000:115b]   ICH7 TPM: [00000018] => 80
1642.1658    .H..    [f000:1169]   ICH7 TPM: [00000018] <= 40
1642.1659    .H..    [f000:152a]   ICH7 TPM: [00000000] <= 20
165e.1666    .H..    [f000:e213]   i801-smbus: 57 byte_data 7f => 00
165e.166f    .H..    [f000:e213]   i801-smbus: 57 byte_data 80 => 00
1673.1674    .H..    [f000:d6a3]   RCBA: [00003094] => 00000000
0000.0000    ....    [f000:e224]   i801-smbus: 57 byte_data 7f <= 00
1681.1682    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1683.1684    .H..    [f000:ed93]   i8254 A: [0] current = 38
1685.1686    RH.U    [f000:ed93]   IO: outb 00ed <= 26
168a.168b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
168c.168d    .H..    [f000:ed93]   i8254 A: [0] current = 252
168e.168f    RH.U    [f000:ed93]   IO: outb 00ed <= fc
1693.1694    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1695.1696    .H..    [f000:ed93]   i8254 A: [0] current = 88
1697.1698    RH.U    [f000:ed93]   IO: outb 00ed <= 58
169c.169d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
169e.169f    .H..    [f000:ed93]   i8254 A: [0] current = 72
16a0.16a1    RH.U    [f000:ed93]   IO: outb 00ed <= 48
16a5.16a6    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16a7.16a8    .H..    [f000:ed93]   i8254 A: [0] current = 10
16a9.16aa    RH.U    [f000:ed93]   IO: outb 00ed <= 0a
16ae.16af    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16b0.16b1    .H..    [f000:ed93]   i8254 A: [0] current = 182
16b2.16b3    RH.U    [f000:ed93]   IO: outb 00ed <= b6
16b7.16b8    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16b9.16ba    .H..    [f000:ed93]   i8254 A: [0] current = 122
16bb.16bc    RH.U    [f000:ed93]   IO: outb 00ed <= 7a
16c0.16c1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16c2.16c3    .H..    [f000:ed93]   i8254 A: [0] current = 170
16c4.16c5    RH.U    [f000:ed93]   IO: outb 00ed <= aa
16c9.16ca    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16cb.16cc    .H..    [f000:ed93]   i8254 A: [0] current = 96
16cd.16ce    RH.U    [f000:ed93]   IO: outb 00ed <= 60
16d2.16d3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16d4.16d5    .H..    [f000:ed93]   i8254 A: [0] current = 198
16d6.16d7    RH.U    [f000:ed93]   IO: outb 00ed <= c6
16db.16dc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16dd.16de    .H..    [f000:ed93]   i8254 A: [0] current = 218
16df.16e0    RH.U    [f000:ed93]   IO: outb 00ed <= da
16e4.16e5    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16e6.16e7    .H..    [f000:ed93]   i8254 A: [0] current = 132
16e8.16e9    RH.U    [f000:ed93]   IO: outb 00ed <= 84
16ed.16ee    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16ef.16f0    .H..    [f000:ed93]   i8254 A: [0] current = 54
16f1.16f2    RH.U    [f000:ed93]   IO: outb 00ed <= 36
16f6.16f7    RH.U    [f000:ed93]   IO: outb 00ed <= 00
16f8.16f9    .H..    [f000:ed93]   i8254 A: [0] current = 10
16fa.16fb    RH.U    [f000:ed93]   IO: outb 00ed <= 0a
16ff.1700    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1701.1702    .H..    [f000:ed93]   i8254 A: [0] current = 36
1703.1704    RH.U    [f000:ed93]   IO: outb 00ed <= 24
1708.1709    RH.U    [f000:ed93]   IO: outb 00ed <= 00
170a.170b    .H..    [f000:ed93]   i8254 A: [0] current = 228
170c.170d    RH.U    [f000:ed93]   IO: outb 00ed <= e4
1711.1712    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1713.1714    .H..    [f000:ed93]   i8254 A: [0] current = 170
1715.1716    RH.U    [f000:ed93]   IO: outb 00ed <= aa
171a.171b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
171c.171d    .H..    [f000:ed93]   i8254 A: [0] current = 20
171e.171f    RH.U    [f000:ed93]   IO: outb 00ed <= 14
1723.1724    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1725.1726    .H..    [f000:ed93]   i8254 A: [0] current = 134
1727.1728    RH.U    [f000:ed93]   IO: outb 00ed <= 86
172c.172d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
172e.172f    .H..    [f000:ed93]   i8254 A: [0] current = 100
1730.1731    RH.U    [f000:ed93]   IO: outb 00ed <= 64
1735.1736    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1737.1738    .H..    [f000:ed93]   i8254 A: [0] current = 192
1739.173a    RH.U    [f000:ed93]   IO: outb 00ed <= c0
173e.173f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1740.1741    .H..    [f000:ed93]   i8254 A: [0] current = 218
1742.1743    RH.U    [f000:ed93]   IO: outb 00ed <= da
1747.1748    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1749.174a    .H..    [f000:ed93]   i8254 A: [0] current = 226
174b.174c    RH.U    [f000:ed93]   IO: outb 00ed <= e2
1750.1751    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1752.1753    .H..    [f000:ed93]   i8254 A: [0] current = 6
1754.1755    RH.U    [f000:ed93]   IO: outb 00ed <= 06
1759.175a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
175b.175c    .H..    [f000:ed93]   i8254 A: [0] current = 236
175d.175e    RH.U    [f000:ed93]   IO: outb 00ed <= ec
1762.1763    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1764.1765    .H..    [f000:ed93]   i8254 A: [0] current = 0
1766.1767    RH.U    [f000:ed93]   IO: outb 00ed <= 00
176b.176c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
176d.176e    .H..    [f000:ed93]   i8254 A: [0] current = 194
176f.1770    RH.U    [f000:ed93]   IO: outb 00ed <= c2
1774.1775    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1776.1777    .H..    [f000:ed93]   i8254 A: [0] current = 66
1778.1779    RH.U    [f000:ed93]   IO: outb 00ed <= 42
177d.177e    RH.U    [f000:ed93]   IO: outb 00ed <= 00
177f.1780    .H..    [f000:ed93]   i8254 A: [0] current = 24
1781.1782    RH.U    [f000:ed93]   IO: outb 00ed <= 18
1786.1787    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1788.1789    .H..    [f000:ed93]   i8254 A: [0] current = 80
178a.178b    RH.U    [f000:ed93]   IO: outb 00ed <= 50
178f.1790    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1791.1792    .H..    [f000:ed93]   i8254 A: [0] current = 34
1793.1794    RH.U    [f000:ed93]   IO: outb 00ed <= 22
1798.1799    RH.U    [f000:ed93]   IO: outb 00ed <= 00
179a.179b    .H..    [f000:ed93]   i8254 A: [0] current = 108
179c.179d    RH.U    [f000:ed93]   IO: outb 00ed <= 6c
17a1.17a2    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17a3.17a4    .H..    [f000:ed93]   i8254 A: [0] current = 180
17a5.17a6    RH.U    [f000:ed93]   IO: outb 00ed <= b4
17aa.17ab    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17ac.17ad    .H..    [f000:ed93]   i8254 A: [0] current = 166
17ae.17af    RH.U    [f000:ed93]   IO: outb 00ed <= a6
17b3.17b4    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17b5.17b6    .H..    [f000:ed93]   i8254 A: [0] current = 54
17b7.17b8    RH.U    [f000:ed93]   IO: outb 00ed <= 36
17bc.17bd    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17be.17bf    .H..    [f000:ed93]   i8254 A: [0] current = 4
17c0.17c1    RH.U    [f000:ed93]   IO: outb 00ed <= 04
17c5.17c6    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17c7.17c8    .H..    [f000:ed93]   i8254 A: [0] current = 52
17c9.17ca    RH.U    [f000:ed93]   IO: outb 00ed <= 34
17ce.17cf    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17d0.17d1    .H..    [f000:ed93]   i8254 A: [0] current = 74
17d2.17d3    RH.U    [f000:ed93]   IO: outb 00ed <= 4a
17d7.17d8    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17d9.17da    .H..    [f000:ed93]   i8254 A: [0] current = 52
17db.17dc    RH.U    [f000:ed93]   IO: outb 00ed <= 34
17e0.17e1    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17e2.17e3    .H..    [f000:ed93]   i8254 A: [0] current = 226
17e4.17e5    RH.U    [f000:ed93]   IO: outb 00ed <= e2
17e9.17ea    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17eb.17ec    .H..    [f000:ed93]   i8254 A: [0] current = 164
17ed.17ee    RH.U    [f000:ed93]   IO: outb 00ed <= a4
17f2.17f3    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17f4.17f5    .H..    [f000:ed93]   i8254 A: [0] current = 72
17f6.17f7    RH.U    [f000:ed93]   IO: outb 00ed <= 48
17fb.17fc    RH.U    [f000:ed93]   IO: outb 00ed <= 00
17fd.17fe    .H..    [f000:ed93]   i8254 A: [0] current = 116
17ff.1800    RH.U    [f000:ed93]   IO: outb 00ed <= 74
1804.1805    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1806.1807    .H..    [f000:ed93]   i8254 A: [0] current = 242
1808.1809    RH.U    [f000:ed93]   IO: outb 00ed <= f2
180d.180e    RH.U    [f000:ed93]   IO: outb 00ed <= 00
180f.1810    .H..    [f000:ed93]   i8254 A: [0] current = 44
1811.1812    RH.U    [f000:ed93]   IO: outb 00ed <= 2c
1816.1817    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1818.1819    .H..    [f000:ed93]   i8254 A: [0] current = 170
181a.181b    RH.U    [f000:ed93]   IO: outb 00ed <= aa
181f.1820    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1821.1822    .H..    [f000:ed93]   i8254 A: [0] current = 136
1823.1824    RH.U    [f000:ed93]   IO: outb 00ed <= 88
1828.1829    RH.U    [f000:ed93]   IO: outb 00ed <= 00
182a.182b    .H..    [f000:ed93]   i8254 A: [0] current = 84
182c.182d    RH.U    [f000:ed93]   IO: outb 00ed <= 54
1831.1832    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1833.1834    .H..    [f000:ed93]   i8254 A: [0] current = 66
1835.1836    RH.U    [f000:ed93]   IO: outb 00ed <= 42
183a.183b    RH.U    [f000:ed93]   IO: outb 00ed <= 00
183c.183d    .H..    [f000:ed93]   i8254 A: [0] current = 246
183e.183f    RH.U    [f000:ed93]   IO: outb 00ed <= f6
1843.1844    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1845.1846    .H..    [f000:ed93]   i8254 A: [0] current = 82
1847.1848    RH.U    [f000:ed93]   IO: outb 00ed <= 52
184c.184d    RH.U    [f000:ed93]   IO: outb 00ed <= 00
184e.184f    .H..    [f000:ed93]   i8254 A: [0] current = 134
1850.1851    RH.U    [f000:ed93]   IO: outb 00ed <= 86
1855.1856    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1857.1858    .H..    [f000:ed93]   i8254 A: [0] current = 6
1859.185a    RH.U    [f000:ed93]   IO: outb 00ed <= 06
185e.185f    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1860.1861    .H..    [f000:ed93]   i8254 A: [0] current = 64
1862.1863    RH.U    [f000:ed93]   IO: outb 00ed <= 40
1867.1868    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1869.186a    .H..    [f000:ed93]   i8254 A: [0] current = 108
186b.186c    RH.U    [f000:ed93]   IO: outb 00ed <= 6c
1870.1871    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1872.1873    .H..    [f000:ed93]   i8254 A: [0] current = 202
1874.1875    RH.U    [f000:ed93]   IO: outb 00ed <= ca
1879.187a    RH.U    [f000:ed93]   IO: outb 00ed <= 00
187b.187c    .H..    [f000:ed93]   i8254 A: [0] current = 222
187d.187e    RH.U    [f000:ed93]   IO: outb 00ed <= de
1882.1883    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1884.1885    .H..    [f000:ed93]   i8254 A: [0] current = 154
1886.1887    RH.U    [f000:ed93]   IO: outb 00ed <= 9a
188b.188c    RH.U    [f000:ed93]   IO: outb 00ed <= 00
188d.188e    .H..    [f000:ed93]   i8254 A: [0] current = 118
188f.1890    RH.U    [f000:ed93]   IO: outb 00ed <= 76
1894.1895    RH.U    [f000:ed93]   IO: outb 00ed <= 00
1896.1897    .H..    [f000:ed93]   i8254 A: [0] current = 80
1898.1899    RH.U    [f000:ed93]   IO: outb 00ed <= 50
189d.189e    RH.U    [f000:ed93]   IO: outb 00ed <= 00
189f.18a0    .H..    [f000:ed93]   i8254 A: [0] current = 224
18a1.18a2    RH.U    [f000:ed93]   IO: outb 00ed <= e0
18a6.18a7    RH.U    [f000:ed93]   IO: outb 00ed <= 00
18a8.18a9    .H..    [f000:ed93]   i8254 A: [0] current = 22
18aa.18ab    RH.U    [f000:ed93]   IO: outb 00ed <= 16
18af.18b0    RH.U    [f000:ed93]   IO: outb 00ed <= 00
18b1.18b2    .H..    [f000:ed93]   i8254 A: [0] current = 204
18b3.18b4    RH.U    [f000:ed93]   IO: outb 00ed <= cc
18b8.18b9    RH.U    [f000:ed93]   IO: outb 00ed <= 00
18ba.18bb    .H..    [f000:ed93]   i8254 A: [0] current = 6
18bc.18bd    RH.U    [f000:ed93]   IO: outb 00ed <= 06
18c1.18c2    RH.U    [f000:ed93]   IO: outb 00ed <= 00
18c3.18c4    .H..    [f000:ed93]   i8254 A: [0] current = 194
18c5.18c6    RH.U    [f000:ed93]   IO: outb 00ed <= c2
18ca.18cb    RH.U    [f000:ed93]   IO: outb 00ed <= 00
18cc.18cd    .H..    [f000:ed93]   i8254 A: [0] current = 142
18ce.18cf    RH.U    [f000:ed93]   IO: outb 00ed <= 8e
18fa.18fc    .H..    [e81f:24c2]   PCI: 0:1f.0 [0f0] => fed1c001
18fa.18fd    I...    [e81f:24c2]   Resource: [002f] MEM [fed1c000-fed1ffff] = RCBA
18fa.18fd    .H..    [e81f:24c2]   PCI: 0:1f.0 [0f0] <= fed1c001
18fe.18ff    .H..    [e81f:24c2]   RCBA: [00003400] => 00
18fe.1900    .H..    [e81f:24c2]   RCBA: [00003400] <= 04
190e.190f    RH.U    [e81f:3eb6]   IO: outb 00ed <= a0
1910.1911    .H..    [e81f:3eb6]   NVram: [a0] => 00
1912.1913    RH.U    [e81f:3eb6]   IO: outb 00ed <= 00
1916.1917    RH.U    [e81f:3ee3]   IO: outb 00ed <= a0
1918.1919    .H..    [e81f:3ee3]   NVram: [a0] <= 00
191a.191b    RH.U    [e81f:3ee3]   IO: outb 00ed <= 00
1920.1921    RH.U    [e81f:3e76]   IO: outb 00ed <= a1
1922.1923    .H..    [e81f:3e76]   NVram: [a1] => 00
1924.1925    RH.U    [e81f:3e76]   IO: outb 00ed <= 00
1928.1929    RH.U    [e81f:3ee3]   IO: outb 00ed <= a1
192a.192b    .H..    [e81f:3ee3]   NVram: [a1] <= 00
192c.192d    RH.U    [e81f:3ee3]   IO: outb 00ed <= 00
1932.1933    RH.U    [e81f:3eb6]   IO: outb 00ed <= a2
1934.1935    .H..    [e81f:3eb6]   NVram: [a2] => 00
1936.1937    RH.U    [e81f:3eb6]   IO: outb 00ed <= 00
193a.193b    RH.U    [e81f:3ee3]   IO: outb 00ed <= a2
193c.193d    .H..    [e81f:3ee3]   NVram: [a2] <= 00
193e.193f    RH.U    [e81f:3ee3]   IO: outb 00ed <= 00
1944.1945    RH.U    [e81f:3e76]   IO: outb 00ed <= a3
1946.1947    .H..    [e81f:3e76]   NVram: [a3] => 00
1948.1949    RH.U    [e81f:3e76]   IO: outb 00ed <= 00
194c.194d    RH.U    [e81f:3ee3]   IO: outb 00ed <= a3
194e.194f    .H..    [e81f:3ee3]   NVram: [a3] <= 00
1950.1951    RH.U    [e81f:3ee3]   IO: outb 00ed <= 00
1955.1956    RH..    [e81f:3a18]   i8042:  inb 0064 => 00
1957.1958    RH.U    [e81f:3a18]   IO: outb 00ed <= 00
195d.195e    RH.F    [e002:0008]   Multiprocessor Count: eax: 00000001; ecx: fed1a300 => 000006fb.00010800.0000e3bd.bfebfbff
1969.196a    RH.U    [e002:0bb3]   IO: outb 00ed <= b3
196b.196c    .H..    [e002:0bb3]   NVram: [33] => 41
196d.196e    RH.U    [e002:0bb3]   IO: outb 00ed <= 41
1975.1976    RH.U    [e002:0bcd]   IO: outb 00ed <= b3
1977.1978    .H..    [e002:0bcd]   NVram: [33] <= 41
1979.197a    RH.U    [e002:0bcd]   IO: outb 00ed <= 41
1991.1992    RH.F    [e002:0a34]   Multiprocessor Count: eax: 00000001; ecx: 00000000 => 000006fb.00010800.0000e3bd.bfebfbff
1993.1994    RH.U    [e002:0a45]   CPU MSR: [00000017] => 001c0000.b870881a
19ae.19af    R..D    [e002:0b68]   Microcode Update: [00000079] <= 00000000.fffdf030
19b2.19b3    RH.F    [e81f:3a35]   Multiprocessor Count: eax: 00000001; ecx: 00000079 => 000006fb.00010800.0000e3bd.bfebfbff
19b2.19b6    RH.F    [e81f:096c]   Multiprocessor Count: eax: 00000001; ecx: 0000e3bd => 000006fb.00010800.0000e3bd.bfebfbff
19c5.19c6    RH.U    [e81f:3f1f]   IO: outb 00ed <= d6
19c7.19c8    .H..    [e81f:3f1f]   NVram: [56] => 01
19c9.19ca    RH.U    [e81f:3f1f]   IO: outb 00ed <= 01
19d0.19d1    RH.U    [e81f:3eef]   IO: outb 00ed <= d5
19d2.19d3    .H..    [e81f:3eef]   NVram: [55] => 40
19d4.19d5    RH.U    [e81f:3eef]   IO: outb 00ed <= 40
19d9.19da    RH.U    [e81f:3f1f]   IO: outb 00ed <= c9
19db.19dc    .H..    [e81f:3f1f]   NVram: [49] => 00
19dd.19de    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
19e4.19e5    RH.U    [e81f:3f29]   IO: outb 00ed <= 8a
19e6.19e7    .H..    [e81f:3f29]   NVram: [8a] => b1
19e8.19e9    RH.U    [e81f:3f29]   IO: outb 00ed <= b1
19ec.19ed    RH.U    [e81f:3eef]   IO: outb 00ed <= d6
19ee.19ef    .H..    [e81f:3eef]   NVram: [56] => 01
19f0.19f1    RH.U    [e81f:3eef]   IO: outb 00ed <= 01
19f4.19f5    RH.U    [e81f:3f1f]   IO: outb 00ed <= ab
19f6.19f7    .H..    [e81f:3f1f]   NVram: [2b] => 01
19f8.19f9    RH.U    [e81f:3f1f]   IO: outb 00ed <= 01
19fd.19fe    RH.U    [e81f:3eef]   IO: outb 00ed <= e9
19ff.1a00    .H..    [e81f:3eef]   NVram: [69] => 03
1a01.1a02    RH.U    [e81f:3eef]   IO: outb 00ed <= 03
1a05.1a06    RH.U    [e81f:3f29]   IO: outb 00ed <= 91
1a07.1a08    .H..    [e81f:3f29]   NVram: [91] => 81
1a09.1a0a    RH.U    [e81f:3f29]   IO: outb 00ed <= 81
1a0e.1a0f    RH.U    [e81f:3eef]   IO: outb 00ed <= 90
1a10.1a11    .H..    [e81f:3eef]   NVram: [90] => 01
1a12.1a13    RH.U    [e81f:3eef]   IO: outb 00ed <= 01
1a19.1a1a    RH.U    [e81f:3f1f]   IO: outb 00ed <= f9
1a1b.1a1c    .H..    [e81f:3f1f]   NVram: [79] => 00
1a1d.1a1e    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
1a29.1a2a    RH.U    [e81f:3eac]   IO: outb 00ed <= d6
1a2b.1a2c    .H..    [e81f:3eac]   NVram: [56] => 01
1a2d.1a2e    RH.U    [e81f:3eac]   IO: outb 00ed <= 01
1a32.1a33    RH.U    [e81f:3ed7]   IO: outb 00ed <= d6
1a34.1a35    .H..    [e81f:3ed7]   NVram: [56] <= 01
1a36.1a37    RH.U    [e81f:3ed7]   IO: outb 00ed <= 01
1a3d.1a3e    RH.U    [e81f:3e76]   IO: outb 00ed <= d5
1a3f.1a40    .H..    [e81f:3e76]   NVram: [55] => 40
1a41.1a42    RH.U    [e81f:3e76]   IO: outb 00ed <= 40
1a45.1a46    RH.U    [e81f:3ebe]   IO: outb 00ed <= d5
1a47.1a48    .H..    [e81f:3ebe]   NVram: [55] <= 40
1a49.1a4a    RH.U    [e81f:3ebe]   IO: outb 00ed <= 40
1a50.1a51    RH.U    [e81f:3eac]   IO: outb 00ed <= f9
1a52.1a53    .H..    [e81f:3eac]   NVram: [79] => 00
1a54.1a55    RH.U    [e81f:3eac]   IO: outb 00ed <= 00
1a58.1a59    RH.U    [e81f:3ed7]   IO: outb 00ed <= f9
1a5a.1a5b    .H..    [e81f:3ed7]   NVram: [79] <= 00
1a5c.1a5d    RH.U    [e81f:3ed7]   IO: outb 00ed <= 00
1a63.1a64    RH.U    [e81f:3e76]   IO: outb 00ed <= c9
1a65.1a66    .H..    [e81f:3e76]   NVram: [49] => 00
1a67.1a68    RH.U    [e81f:3e76]   IO: outb 00ed <= 00
1a6b.1a6c    RH.U    [e81f:3ebe]   IO: outb 00ed <= c9
1a6d.1a6e    .H..    [e81f:3ebe]   NVram: [49] <= 00
1a6f.1a70    RH.U    [e81f:3ebe]   IO: outb 00ed <= 00
1a76.1a77    RH.U    [e81f:3eb6]   IO: outb 00ed <= 8a
1a78.1a79    .H..    [e81f:3eb6]   NVram: [8a] => b1
1a7a.1a7b    RH.U    [e81f:3eb6]   IO: outb 00ed <= b1
1a7e.1a7f    RH.U    [e81f:3ee3]   IO: outb 00ed <= 8a
1a80.1a81    .H..    [e81f:3ee3]   NVram: [8a] <= b1
1a82.1a83    RH.U    [e81f:3ee3]   IO: outb 00ed <= b1
1a87.1a88    RH.U    [e81f:3eac]   IO: outb 00ed <= d6
1a89.1a8a    .H..    [e81f:3eac]   NVram: [56] => 01
1a8b.1a8c    RH.U    [e81f:3eac]   IO: outb 00ed <= 01
1a8f.1a90    RH.U    [e81f:3ed7]   IO: outb 00ed <= d6
1a91.1a92    .H..    [e81f:3ed7]   NVram: [56] <= 01
1a93.1a94    RH.U    [e81f:3ed7]   IO: outb 00ed <= 01
1a97.1a98    RH.U    [e81f:3e76]   IO: outb 00ed <= ab
1a99.1a9a    .H..    [e81f:3e76]   NVram: [2b] => 01
1a9b.1a9c    RH.U    [e81f:3e76]   IO: outb 00ed <= 01
1a9f.1aa0    RH.U    [e81f:3ebe]   IO: outb 00ed <= ab
1aa1.1aa2    .H..    [e81f:3ebe]   NVram: [2b] <= 01
1aa3.1aa4    RH.U    [e81f:3ebe]   IO: outb 00ed <= 01
1aaa.1aab    RH.U    [e81f:3eac]   IO: outb 00ed <= e9
1aac.1aad    .H..    [e81f:3eac]   NVram: [69] => 03
1aae.1aaf    RH.U    [e81f:3eac]   IO: outb 00ed <= 03
1ab2.1ab3    RH.U    [e81f:3ed7]   IO: outb 00ed <= e9
1ab4.1ab5    .H..    [e81f:3ed7]   NVram: [69] <= 03
1ab6.1ab7    RH.U    [e81f:3ed7]   IO: outb 00ed <= 03
1abb.1abc    RH.U    [e81f:3eb6]   IO: outb 00ed <= 91
1abd.1abe    .H..    [e81f:3eb6]   NVram: [91] => 81
1abf.1ac0    RH.U    [e81f:3eb6]   IO: outb 00ed <= 81
1ac3.1ac4    RH.U    [e81f:3ee3]   IO: outb 00ed <= 91
1ac5.1ac6    .H..    [e81f:3ee3]   NVram: [91] <= 81
1ac7.1ac8    RH.U    [e81f:3ee3]   IO: outb 00ed <= 81
1ace.1acf    RH.U    [e81f:3e76]   IO: outb 00ed <= 90
1ad0.1ad1    .H..    [e81f:3e76]   NVram: [90] => 01
1ad2.1ad3    RH.U    [e81f:3e76]   IO: outb 00ed <= 01
1ad6.1ad7    RH.U    [e81f:3ee3]   IO: outb 00ed <= 90
1ad8.1ad9    .H..    [e81f:3ee3]   NVram: [90] <= 01
1ada.1adb    RH.U    [e81f:3ee3]   IO: outb 00ed <= 01
1ade.1adf    .H..    [e81f:0543]   ACPI: [0000] => 0001
1ade.1ae2    .H..    [e81f:0564]   ACPI: [0000] => 0001
1ade.1ae3    .H..    [e81f:056d]   ACPI: [0004] => 1c00
1ade.1ae4    .H..    [e81f:056d]   ACPI: [0004] <= 1c00
1ae7.1ae8    RH..    [e81f:0587]   i8042:  inb 0064 => 00
1ae9.1aea    RH.U    [e81f:0587]   IO: outb 00ed <= 00
1b02.1b03    RH.U    [e002:0b8a]   IO: outb 00ed <= ec
1b04.1b05    .H..    [e002:0b8a]   NVram: [6c] => 00
1b06.1b07    RH.U    [e002:0b8a]   IO: outb 00ed <= 00
1b0a.1b0b    RH.U    [e002:0b91]   IO: outb 00ed <= ec
1b0c.1b0d    .H..    [e002:0b91]   NVram: [6c] <= 00
1b0e.1b0f    RH.U    [e002:0b91]   IO: outb 00ed <= 00
1b15.1b16    RH.U    [e002:0bb3]   IO: outb 00ed <= f0
1b17.1b18    .H..    [e002:0bb3]   NVram: [70] => 00
1b19.1b1a    RH.U    [e002:0bb3]   IO: outb 00ed <= 00
1b1d.1b1e    RH.U    [e002:0bcd]   IO: outb 00ed <= f0
1b1f.1b20    .H..    [e002:0bcd]   NVram: [70] <= 00
1b21.1b22    RH.U    [e002:0bcd]   IO: outb 00ed <= 00
1b28.1b2a    .H..    [e002:1b48]   PCI: 0:1f.0 [0a0] => 0200
1b2d.1b2f    .H..    [e002:1b61]   PCI: 0:1f.0 [0a0] <= 0204
1b32.1b34    .H..    [e002:1b61]   PCI: 0:1f.0 [0b8] <= 0020
1b37.1b39    .H..    [e002:1b61]   PCI: 0:1f.0 [0ba] <= 0002
1b3e.1b40    .H..    [e002:1b61]   PCI: 0:1f.0 [088] <= 15e1
1b43.1b44    .H..    [e002:02a4]   LPC: [0002] => 00
1b43.1b45    .H..    [e002:02ae]   LPC: [0002] <= 40
1b46.1b47    RH.U    [e002:02ae]   IO:  inb 0062 => 55
1b49.1b4a    .H..    [e002:0523]   LPC: [000c] <= 26
1b4b.1b4c    RH.U    [e002:0523]   IO: outb 00ed <= 26
1b4d.1b4e    .H..    [e002:0523]   LPC: [000e] => 00
1b55.1b57    .H..    [e002:1b48]   PCI: 0:19.0 [034] => 00c8
1b5b.1b5d    .H..    [e002:1b48]   PCI: 0:19.0 [0c8] => d001
1b60.1b62    .H..    [e002:1b48]   PCI: 0:19.0 [0cc] => 2000
1b65.1b66    .H..    [e002:0523]   LPC: [000c] <= 41
1b67.1b68    RH.U    [e002:0523]   IO: outb 00ed <= 41
1b69.1b6a    .H..    [e002:0523]   LPC: [000e] => 0b
1b69.1b6c    .H..    [e002:0523]   LPC: [000c] <= 42
1b6d.1b6e    RH.U    [e002:0523]   IO: outb 00ed <= 42
1b6f.1b70    .H..    [e002:0523]   LPC: [000e] => 00
1b6f.1b72    .H..    [e002:0523]   LPC: [000c] <= 42
1b73.1b74    RH.U    [e002:0523]   IO: outb 00ed <= 42
1b75.1b76    .H..    [e002:0523]   LPC: [000e] => 00
1b75.1b78    .H..    [e002:0533]   LPC: [000c] <= 42
1b79.1b7a    RH.U    [e002:0533]   IO: outb 00ed <= 42
1b7b.1b7c    .H..    [e002:0533]   LPC: [000e] <= 08
1b7b.1b7e    .H..    [e002:0523]   LPC: [000c] <= 41
1b7f.1b80    RH.U    [e002:0523]   IO: outb 00ed <= 41
1b81.1b82    .H..    [e002:0523]   LPC: [000e] => 0b
1b81.1b84    .H..    [e002:0533]   LPC: [000c] <= 41
1b85.1b86    RH.U    [e002:0533]   IO: outb 00ed <= 41
1b87.1b88    .H..    [e002:0533]   LPC: [000e] <= 03
1ba2.1ba3    RH.U    [e002:1be0]   IO: outb 00ed <= ff
1ba6.1ba7    RH.U    [e002:1be0]   IO: outb 00ed <= 8b
1ba8.1ba9    .H..    [e002:1be0]   NVram: [0b] => 02
1baa.1bab    RH.U    [e002:1be0]   IO: outb 00ed <= 02
1bac.1bad    .H..    [e002:1be0]   NVram: [0b] <= 82
1bae.1baf    RH.U    [e002:1be0]   IO: outb 00ed <= 82
1bb0.1bb1    .H..    [e002:1be0]   NVram: [0b] <= 02
1bb2.1bb3    RH.U    [e002:1be0]   IO: outb 00ed <= 02
1bb7.1bb9    .H..    [e002:1b48]   PCI: 0:1f.0 [0a4] => 003b
1bbb.1bbd    .H..    [e002:1b61]   PCI: 0:1f.0 [0a4] <= 0039
1bc4.1bc6    .H..    [e002:1c18]   PCI: 0:1f.0 [0ac] => 00000000
1bc4.1bc7    .H..    [e002:1c18]   PCI: 0:1f.0 [0ac] <= 00000000
1bc8.1bca    .H..    [e002:1b48]   PCI: 0:1f.0 [082] => 1f0d
1bcc.1bce    ...D    [e002:1b61]   PCI: 0:1f.0 [082] <= 1f0f
1bd1.1bd3    .H..    [e002:1b48]   PCI: 0:1e.0 [03c] => 0000
1bd5.1bd7    .H..    [e002:1b61]   PCI: 0:1e.0 [03c] <= 00ff
1bd9.1bdb    .H..    [e002:1b48]   PCI: 0:1f.0 [040] => 1001
1bde.1be0    I...    [e002:1b61]   Resource: [0030] IO [1000-105f] = ACPI
1bde.1be0    I...    [e002:1b61]   Resource: [0031] IO [1060-107f] = TCO
1bde.1be0    .H..    [e002:1b61]   PCI: 0:1f.0 [040] <= 1001
1be2.1be4    .H..    [e002:1b48]   PCI: 0:1f.0 [044] => 0080
1be6.1be8    .H..    [e002:1b61]   PCI: 0:1f.0 [044] <= 0080
1bea.1bec    .H..    [e002:1b48]   PCI: 0:1f.0 [048] => 1181
1bef.1bf1    I...    [e002:1b61]   Resource: [0034] IO [1180-11bf] = GPIO
1bef.1bf1    .H..    [e002:1b61]   PCI: 0:1f.0 [048] <= 1180
1bf3.1bf5    .H..    [e002:1b48]   PCI: 0:1f.0 [04c] => 0010
1bf7.1bf9    .H..    [e002:1b61]   PCI: 0:1f.0 [04c] <= 0010
1bff.1c01    .H..    [e002:1cac]   PCI: 0:1f.0 [0f0] => fed1c001
1bff.1c02    I...    [e002:1cac]   Resource: [002f] MEM [fed1c000-fed1ffff] = RCBA
1bff.1c02    .H..    [e002:1cac]   PCI: 0:1f.0 [0f0] <= fed1c001
1c03.1c04    .H..    [e002:1cac]   RCBA: [00003400] => 04
1c03.1c05    .H..    [e002:1cac]   RCBA: [00003400] <= 04
1c07.1c09    .H..    [e002:1b48]   PCI: 0:1f.0 [0a4] => 003b
1c0b.1c0d    .H..    [e002:1b61]   PCI: 0:1f.0 [0a4] <= 0039
1c12.1c13    .H..    [e002:1cea]   RCBA: [00003418] => 01008001
1c12.1c14    .H..    [e002:1cea]   RCBA: [00003418] <= 013c0001
1c16.1c18    .H..    [e002:1b48]   PCI: 0:1e.0 [01a] => 0000
1c1a.1c1c    .H..    [e002:1b61]   PCI: 0:1e.0 [01a] <= 2000
1c1e.1c20    .H..    [e002:1b48]   PCI: 0:1f.0 [0ad] => 0000
1c22.1c24    .H..    [e002:1b61]   PCI: 0:1f.0 [0ad] <= 0003
1c36.1c37    .H..    [e002:1d33]   RCBA: [00003410] => 60
1c36.1c38    .H..    [e002:1d33]   RCBA: [00003410] <= 60
1c36.1c39    .H..    [e002:1d33]   RCBA: [00003430] => 01
1c36.1c3a    .H..    [e002:1d33]   RCBA: [00003430] <= 01
1c36.1c3b    .H..    [e002:1d33]   RCBA: [00003418] => 01
1c36.1c3c    .H..    [e002:1d33]   RCBA: [00003418] <= 01
1c36.1c3d    .H..    [e002:1d33]   RCBA: [0000352c] => 0000c008
1c36.1c3e    .H..    [e002:1d33]   RCBA: [0000352c] <= 0000c008
1c36.1c3f    .H..    [e002:1d33]   RCBA: [0000350c] => 08000020
1c36.1c40    .H..    [e002:1d33]   RCBA: [0000350c] <= 08000020
1c36.1c41    .H..    [e002:1d33]   RCBA: [00002034] => b2b577cc
1c36.1c42    .H..    [e002:1d33]   RCBA: [00002034] <= b2b577cc
1c36.1c43    .H..    [e002:1d33]   RCBA: [00000f20] => b2b477cc
1c36.1c44    .H..    [e002:1d33]   RCBA: [00000f20] <= b2b577cc
1c36.1c45    .H..    [e002:1d33]   RCBA: [00001d40] => 00
1c36.1c46    .H..    [e002:1d33]   RCBA: [00001d40] <= 01
1c4a.1c4c    .H..    [e002:1b48]   PCI: 0:1f.2 [094] => 0000
1c50.1c52    .H..    [e002:1b61]   PCI: 0:1f.2 [094] <= 0180
1c56.1c58    .H..    [e002:1b48]   PCI: 0:1f.0 [002] => 2811
1c5c.1c5e    .H..    [e002:1b48]   PCI: 0:1f.2 [092] => 0000
1c60.1c62    .H..    [e002:1b61]   PCI: 0:1f.2 [092] <= 8000
1c64.1c66    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0000
1c68.1c6a    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0040
1c6d.1c6f    .H..    [e002:1b48]   PCI: 0:1f.2 [0a6] => 0033
1c71.1c73    .H..    [e002:1b61]   PCI: 0:1f.2 [0a6] <= 0022
1c75.1c77    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0040
1c79.1c7b    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0078
1c7e.1c80    .H..    [e002:1b48]   PCI: 0:1f.2 [0a6] => 0033
1c82.1c84    .H..    [e002:1b61]   PCI: 0:1f.2 [0a6] <= 0022
1c86.1c88    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0078
1c8a.1c8c    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0094
1c8f.1c91    .H..    [e002:1b48]   PCI: 0:1f.2 [0a4] => 0033
1c93.1c95    .H..    [e002:1b61]   PCI: 0:1f.2 [0a4] <= 0022
1c97.1c99    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0094
1c9b.1c9d    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0088
1ca4.1ca6    .H..    [e002:178a]   PCI: 0:1f.2 [0a4] => 2d2d2424
1ca4.1ca7    .H..    [e002:178a]   PCI: 0:1f.2 [0a4] <= 24242424
1ca8.1caa    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0088
1cac.1cae    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 008c
1cb2.1cb4    .H..    [e002:17b9]   PCI: 0:1f.2 [0a4] => 24240055
1cb2.1cb6    .H..    [e002:17b9]   PCI: 0:1f.2 [0a4] <= 090900aa
1cb7.1cb9    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 008c
1cbb.1cbd    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 00a8
1cc4.1cc6    .H..    [e002:17e8]   PCI: 0:1f.2 [0a4] => 002d0024
1cc4.1cc7    .H..    [e002:17e8]   PCI: 0:1f.2 [0a4] <= 00240024
1cc8.1cca    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 00a8
1ccc.1cce    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 00ac
1cd2.1cd4    .H..    [e002:1817]   PCI: 0:1f.2 [0a4] => 00240005
1cd2.1cd6    .H..    [e002:1817]   PCI: 0:1f.2 [0a4] <= 0009000a
1cd7.1cd9    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 00ac
1cdb.1cdd    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0018
1ce4.1ce6    .H..    [e002:1846]   PCI: 0:1f.2 [0a4] => 0000026d
1ce4.1ce8    .H..    [e002:1846]   PCI: 0:1f.2 [0a4] <= 0000021b
1ce9.1ceb    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0018
1ced.1cef    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0028
1cf2.1cf4    .H..    [e002:1875]   PCI: 0:1f.2 [0a4] => 00c82080
1cf2.1cf5    .H..    [e002:1875]   PCI: 0:1f.2 [0a4] <= 00cc2080
1cf6.1cf8    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0028
1cfa.1cfc    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0084
1d02.1d04    .H..    [e002:189e]   PCI: 0:1f.2 [0a4] => 0000002d
1d02.1d06    .H..    [e002:189e]   PCI: 0:1f.2 [0a4] <= 0000001b
1d07.1d09    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 0084
1d0b.1d0d    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 00a0
1d11.1d13    .H..    [e002:18cb]   PCI: 0:1f.2 [0a4] => 0000002d
1d11.1d15    .H..    [e002:18cb]   PCI: 0:1f.2 [0a4] <= 0000001b
1d16.1d18    .H..    [e002:1b48]   PCI: 0:1f.2 [0a0] => 00a0
1d1a.1d1c    .H..    [e002:1b61]   PCI: 0:1f.2 [0a0] <= 0000
1d1f.1d20    .H..    [e002:1df0]   RCBA: [00003024] => 2000
1d1f.1d22    .H..    [e002:1dfc]   RCBA: [00003420] => 00
1d1f.1d23    .H..    [e002:1dfc]   RCBA: [00003420] <= 01
1d26.1d27    .H..    [e81f:27f7]   ACPI: [0010] => 0000
1d26.1d28    .H..    [e81f:27f7]   ACPI: [0010] <= 0080
1d2d.1d3f    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 00
1d2d.1d42    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 44
1d2d.1d47    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d2d.1d49    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 01
1d2d.1d4b    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 44
1d2d.1d4e    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 02
1d2d.1d50    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 02
1d2d.1d52    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d2d.1d54    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d2d.1d56    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 03
1d2d.1d58    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d2d.1d5a    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d2d.1d5c    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 04
1d2d.1d5e    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d2d.1d60    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d2d.1d62    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 05
1d2d.1d64    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d2d.1d66    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d2d.1d68    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 06
1d2d.1d6a    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d2d.1d6c    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d2d.1d6e    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 07
1d2d.1d70    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 44
1d2d.1d72    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 02
1d2d.1d74    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 10
1d2d.1d76    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 44
1d2d.1d78    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 02
1d2d.1d7a    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 11
1d2d.1d7c    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d2d.1d7e    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d2d.1d80    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 12
1d2d.1d82    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d2d.1d84    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d2d.1d86    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 13
1d2d.1d88    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d2d.1d8a    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d2d.1d8c    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 14
1d2d.1d8e    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d2d.1d90    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d2d.1d92    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 15
1d2d.1d94    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d2d.1d96    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d2d.1d98    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 16
1d2d.1d9a    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 05
1d2d.1d9c    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d2d.1d9e    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 17
1d2d.1da0    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d2d.1da2    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d2d.1da4    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 20
1d2d.1da6    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 03
1d2d.1da8    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d2d.1daa    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 21
1d2d.1dac    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 03
1d2d.1dae    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d2d.1db0    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 22
1d2d.1db2    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d2d.1db4    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d2d.1db6    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 23
1d2d.1db8    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d2d.1dba    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d2d.1dbc    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 24
1d2d.1dbe    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d2d.1dc0    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d2d.1dc2    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 25
1d2d.1dc4    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d2d.1dc6    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d2d.1dc8    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 26
1d2d.1dca    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d2d.1dcc    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d2d.1dce    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 27
1d2d.1dd0    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d2d.1dd2    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d2d.1dd4    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 30
1d2d.1dd6    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d2d.1dd8    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d2d.1dda    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 31
1d2d.1ddc    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d2d.1dde    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d2d.1de0    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 32
1d2d.1de2    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d2d.1de4    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d2d.1de6    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 33
1d2d.1de8    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d2d.1dea    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d2d.1dec    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 34
1d2d.1dee    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d2d.1df0    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d2d.1df2    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 35
1d2d.1df4    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 05
1d2d.1df6    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d2d.1df8    .H..    [e81f:62a3]   PnP: 2e:07  [f0] <= 36
1d2d.1dfa    .H..    [e81f:5fb6]   PnP: 2e:07  [f1] <= 04
1d2d.1dfc    .H..    [e81f:62a3]   PnP: 2e:07  [f2] <= 00
1d2d.1dfe    .H..    [e81f:5fb6]   PnP: 2e:07  [f0] <= 37
1d2d.1e00    .H..    [e81f:62a3]   PnP: 2e:07  [f1] <= 04
1d2d.1e02    .H..    [e81f:5fb6]   PnP: 2e:07  [f2] <= 00
1d2d.1e06    ...D    [e81f:62a3]   PnP: 2e:  [24] <= 00
1d2d.1e09    .H..    [e81f:5fb6]   PnP: 2e:  [28] <= 02
1d2d.1e0e    I...    [e81f:62a3]   Resource: [0037] IO [1620-1620] = PnP 2e:07
1d2d.1e0d    .H..    [e81f:62a3]   PnP: 2e:07  enabled
1e0f.1e10    .H..    [e81f:278f]   LPC: [0021] => c7
1e0f.1e11    .H..    [e81f:278f]   LPC: [0028] <= 02
1e0f.1e12    .H..    [e81f:278f]   LPC: [0023] => 00
1e13.1e14    RH.U    [e81f:278f]   IO: outb 00ed <= 00
1e15.1e16    .H..    [e81f:278f]   LPC: [0023] <= 00
1e15.1e17    .H..    [e81f:278f]   LPC: [0022] <= 82
1e26.1e27    RH.U    [e81f:1bde]   CPU MSR: [0000001b] => 00000000.fee00900
1e29.1e2a    .H..    [e002:1bb5]   RCBA: [000031ff] => 00
1e29.1e2b    .H..    [e002:1bb5]   RCBA: [000031ff] <= 01
1e2e.1e2f    RH..    [e002:1bb5]   i8042:  inb 0064 => 00
1e30.1e31    RH.U    [e002:1bb5]   IO: outb 00ed <= 00
1e49.1e4a    RH.U    [e81f:3eb6]   IO: outb 00ed <= 85
1e4b.1e4c    .H..    [e81f:3eb6]   NVram: [85] => e0
1e4d.1e4e    RH.U    [e81f:3eb6]   IO: outb 00ed <= e0
1e51.1e52    RH.U    [e81f:3ee3]   IO: outb 00ed <= 85
1e53.1e54    .H..    [e81f:3ee3]   NVram: [85] <= e0
1e55.1e56    RH.U    [e81f:3ee3]   IO: outb 00ed <= e0
1e60.1e61    .H..    [e81f:1409]   LAPIC: [000000f0] => 000000ff
1e60.1e62    .H..    [e81f:1409]   LAPIC: [000000f0] <= 0000010f
1e60.1e65    .H..    [e81f:15dd]   LAPIC: [00000360] => 00010000
1e60.1e66    .H..    [e81f:15dd]   LAPIC: [00000360] <= 00000400
1e60.1e69    .H..    [e81f:1425]   LAPIC: [00000350] => 00010000
1e60.1e6c    .H..    [e81f:1433]   LAPIC: [00000350] <= 00000700
1e70.1e71    RH.F    [e81f:16ee]   Multiprocessor Count: eax: 00000001; ecx: fed10507 => 000006fb.00010800.0000e3bd.bfebfbff
1e79.1e7a    .H..    [e81f:14a1]   IOAPIC: [00000000] <= 00000000
1e79.1e7b    .H..    [e81f:14a1]   IOAPIC: [00000010] => 00000000
1e79.1e7c    .H..    [e81f:14a1]   IOAPIC: [00000000] => 00000000
1e79.1e7e    .H..    [e81f:14c2]   IOAPIC: [00000000] <= 00000001
1e79.1e7f    .H..    [e81f:14c2]   IOAPIC: [00000010] => 00170020
1e79.1e83    .H..    [e81f:14d8]   IOAPIC: [00000000] <= 00000000
1e79.1e84    .H..    [e81f:14d8]   IOAPIC: [00000010] => 00000000
1e79.1e85    .H..    [e81f:14d8]   IOAPIC: [00000010] <= 00000000
1e79.1e86    .H..    [e81f:14d8]   IOAPIC: [00000000] <= 00000010
1e79.1e87    .H..    [e81f:14d8]   IOAPIC: [00000010] <= 00010000
1e79.1e88    .H..    [e81f:14d8]   IOAPIC: [00000000] <= 00000011
1e79.1e89    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1e8b    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000012
1e79.1e8c    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1e8d    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000013
1e79.1e8e    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1e8f    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000014
1e79.1e90    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1e91    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000015
1e79.1e92    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1e93    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000016
1e79.1e94    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1e95    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000017
1e79.1e96    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1e97    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000018
1e79.1e98    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1e99    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000019
1e79.1e9a    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1e9b    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000001a
1e79.1e9c    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1e9d    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000001b
1e79.1e9e    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1e9f    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000001c
1e79.1ea0    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1ea1    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000001d
1e79.1ea2    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1ea3    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000001e
1e79.1ea4    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1ea5    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000001f
1e79.1ea6    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1ea7    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000020
1e79.1ea8    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1ea9    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000021
1e79.1eaa    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1eab    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000022
1e79.1eac    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1ead    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000023
1e79.1eae    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1eaf    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000024
1e79.1eb0    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1eb1    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000025
1e79.1eb2    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1eb3    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000026
1e79.1eb4    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1eb5    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000027
1e79.1eb6    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1eb7    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000028
1e79.1eb8    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1eb9    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000029
1e79.1eba    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1ebb    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000002a
1e79.1ebc    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1ebd    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000002b
1e79.1ebe    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1ebf    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000002c
1e79.1ec0    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1ec1    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000002d
1e79.1ec2    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1ec3    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000002e
1e79.1ec4    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1ec5    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000002f
1e79.1ec6    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1ec7    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000030
1e79.1ec8    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1ec9    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000031
1e79.1eca    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1ecb    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000032
1e79.1ecc    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1ecd    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000033
1e79.1ece    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1ecf    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000034
1e79.1ed0    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1ed1    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000035
1e79.1ed2    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1ed3    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000036
1e79.1ed4    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1ed5    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000037
1e79.1ed6    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1ed7    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000038
1e79.1ed8    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1ed9    .H..    [e81f:1502]   IOAPIC: [00000000] <= 00000039
1e79.1eda    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1edb    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000003a
1e79.1edc    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1edd    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000003b
1e79.1ede    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1edf    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000003c
1e79.1ee0    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1ee1    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000003d
1e79.1ee2    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1ee3    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000003e
1e79.1ee4    .H..    [e81f:1502]   IOAPIC: [00000010] <= 00010000
1e79.1ee5    .H..    [e81f:1502]   IOAPIC: [00000000] <= 0000003f
1e79.1ee6    .H..    [e81f:151c]   IOAPIC: [00000010] <= ff0000fb
1e79.1ee9    .H..    [e81f:1536]   IOAPIC: [00000000] <= 00000000
1eed.1eee    RH.U    [e81f:1796]   MEM: writel fec10000 <= 00000000
1eed.1eef    RH.U    [e81f:1796]   MEM:  readl fec10010 => ffffffff
1eed.1ef0    RH.U    [e81f:1796]   MEM:  readl fec10000 => ffffffff
1eed.1ef1    RH.U    [e81f:1536]   MEM: writel fec10000 <= 00000000
1eed.1ef4    RH.U    [e81f:14a1]   MEM: writel fec18000 <= 00000000
1eed.1ef5    RH.U    [e81f:14a1]   MEM:  readl fec18010 => ffffffff
1eed.1ef6    RH.U    [e81f:14a1]   MEM:  readl fec18000 => ffffffff
1eed.1ef7    RH.U    [e81f:1536]   MEM: writel fec18000 <= 00000000
1eed.1efa    RH.U    [e81f:1493]   MEM: writel fec20000 <= 00000000
1eed.1efb    RH.U    [e81f:1493]   MEM:  readl fec20010 => ffffffff
1eed.1efc    RH.U    [e81f:1493]   MEM:  readl fec20000 => ffffffff
1eed.1efd    RH.U    [e81f:1536]   MEM: writel fec20000 <= 00000000
1eed.1f00    RH.U    [e81f:14a1]   MEM: writel fec28000 <= 00000000
1eed.1f01    RH.U    [e81f:14a1]   MEM:  readl fec28010 => ffffffff
1eed.1f02    RH.U    [e81f:14a1]   MEM:  readl fec28000 => ffffffff
1eed.1f03    RH.U    [e81f:1536]   MEM: writel fec28000 <= 00000000
1eed.1f06    RH.U    [e81f:1493]   MEM: writel fec30000 <= 00000000
1eed.1f07    RH.U    [e81f:1493]   MEM:  readl fec30010 => ffffffff
1eed.1f08    RH.U    [e81f:1493]   MEM:  readl fec30000 => ffffffff
1eed.1f09    RH.U    [e81f:1536]   MEM: writel fec30000 <= 00000000
1eed.1f0c    RH.U    [e81f:14a1]   MEM: writel fec38000 <= 00000000
1eed.1f0d    RH.U    [e81f:14a1]   MEM:  readl fec38010 => ffffffff
1eed.1f0e    RH.U    [e81f:14a1]   MEM:  readl fec38000 => ffffffff
1eed.1f0f    RH.U    [e81f:1536]   MEM: writel fec38000 <= 00000000
1f19.1f1a    RH.U    [e81f:3f29]   IO: outb 00ed <= d1
1f1b.1f1c    .H..    [e81f:3f29]   NVram: [d1] => 29
1f1d.1f1e    RH.U    [e81f:3f29]   IO: outb 00ed <= 29
1f27.1f29    .H..    [e81f:4d12]   PCI: 0:1f.0 [0a4] => 3b
1f31.1f32    RH.U    [e81f:3e76]   IO: outb 00ed <= 87
1f33.1f34    .H..    [e81f:3e76]   NVram: [87] => 45
1f35.1f36    RH.U    [e81f:3e76]   IO: outb 00ed <= 45
1f39.1f3a    RH.U    [e81f:3ee3]   IO: outb 00ed <= 87
1f3b.1f3c    .H..    [e81f:3ee3]   NVram: [87] <= 45
1f3d.1f3e    RH.U    [e81f:3ee3]   IO: outb 00ed <= 45
1f41.1f42    RH..    [e81f:30d9]   i8042:  inb 0064 => 00
1f43.1f44    RH.U    [e81f:30d9]   IO: outb 00ed <= 00
1f4d.1f4e    RH.U    [e81f:3eac]   IO: outb 00ed <= c0
1f4f.1f50    .H..    [e81f:3eac]   NVram: [40] => 00
1f51.1f52    RH.U    [e81f:3eac]   IO: outb 00ed <= 00
1f55.1f56    RH.U    [e81f:3ebe]   IO: outb 00ed <= c0
1f57.1f58    .H..    [e81f:3ebe]   NVram: [40] <= 00
1f59.1f5a    RH.U    [e81f:3ebe]   IO: outb 00ed <= 00
1f67.1f68    RH.U    [e81f:3eef]   IO: outb 00ed <= c0
1f69.1f6a    .H..    [e81f:3eef]   NVram: [40] => 00
1f6b.1f6c    RH.U    [e81f:3eef]   IO: outb 00ed <= 00
1f70.1f71    .H..    [e81f:31e7]   POST: *** 02 ***
1f72.1f73    RH.U    [e81f:31e7]   IO: outb 0062 <= 02
1f78.1f7e    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
1f78.1f81    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
1f78.1f85    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
1f78.1f89    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
1f78.1f8b    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 01
1f78.1f91    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
1f78.1f90    .H..    [e81f:62a3]   PnP: 2e:01  enabled
1f95.1f97    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
1f9d.1f9f    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0010
1fa1.1fa3    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
1fa6.1fa8    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
1fab.1fac    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= 02
1faf.1fb5    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
1faf.1fb8    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
1faf.1fbb    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
1faf.1fba    .H..    [e81f:62a3]   PnP: 2e:01  enabled
1fbd.1fbf    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
1fc1.1fc3    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
1fc5.1fc7    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
1fc9.1fcb    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
2004.2005    RH.U    [e81f:3e76]   IO: outb 00ed <= c0
2006.2007    .H..    [e81f:3e76]   NVram: [40] => 00
2008.2009    RH.U    [e81f:3e76]   IO: outb 00ed <= 00
200c.200d    RH.U    [e81f:3ed7]   IO: outb 00ed <= c0
200e.200f    .H..    [e81f:3ed7]   NVram: [40] <= 00
2010.2011    RH.U    [e81f:3ed7]   IO: outb 00ed <= 00
2042.2043    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
2044.2045    .H..    [e81f:3f1f]   NVram: [40] => 00
2046.2047    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
204a.204b    .H..    [e81f:31bc]   POST: *** c8 ***
204c.204d    RH.U    [e81f:31bc]   IO: outb 0062 <= c8
204f.2053    .H..    [e81f:6283]   PnP: 2e:01  [60] => 03
204f.2055    .H..    [e81f:5fac]   PnP: 2e:01  [61] => 78
204f.2058    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
204f.205a    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
204f.205b    .H..    [e81f:6283]   PnP: 2e:01  [30] => 01
204f.205e    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
204f.205d    .H..    [e81f:62a3]   PnP: 2e:01  enabled
205f.2061    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
2062.2064    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
2065.2067    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2068.206a    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
206b.206c    .H..    [e81f:2ee1]   PnP 2e:01: outb 0378 <= c8
206d.2072    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
206d.2074    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
206d.2076    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
206d.2075    .H..    [e81f:62a3]   PnP: 2e:01  enabled
2077.2079    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
207a.207c    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
207d.207f    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2080.2082    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
20cb.20cc    RH.U    [e81f:3eef]   IO: outb 00ed <= c0
20cd.20ce    .H..    [e81f:3eef]   NVram: [40] => 00
20cf.20d0    RH.U    [e81f:3eef]   IO: outb 00ed <= 00
20d3.20d4    .H..    [e81f:31e7]   POST: *** c9 ***
20d5.20d6    RH.U    [e81f:31e7]   IO: outb 0062 <= c9
20d7.20db    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
20d7.20dd    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
20d7.20e0    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
20d7.20e2    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
20d7.20e3    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 01
20d7.20e6    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
20d7.20e5    .H..    [e81f:62a3]   PnP: 2e:01  enabled
20e7.20e9    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
20ea.20ec    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
20ed.20ef    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
20f0.20f2    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
20f3.20f4    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= c9
20f5.20fa    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
20f5.20fc    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
20f5.20fe    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
20f5.20fd    .H..    [e81f:62a3]   PnP: 2e:01  enabled
20ff.2101    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
2102.2104    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
2105.2107    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2108.210a    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
2154.2155    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
2156.2157    .H..    [e81f:3f1f]   NVram: [40] => 00
2158.2159    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
215d.215e    .H..    [e81f:31cd]   POST: *** c4 ***
215f.2160    RH.U    [e81f:31cd]   IO: outb 0062 <= c4
2161.2165    .H..    [e81f:6283]   PnP: 2e:01  [60] => 03
2161.2167    .H..    [e81f:5fac]   PnP: 2e:01  [61] => 78
2161.216a    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2161.216c    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2161.216d    .H..    [e81f:6283]   PnP: 2e:01  [30] => 01
2161.2170    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2161.216f    .H..    [e81f:62a3]   PnP: 2e:01  enabled
2171.2173    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
2174.2176    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
2177.2179    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
217a.217c    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
217d.217e    .H..    [e81f:2ee1]   PnP 2e:01: outb 0378 <= c4
217f.2184    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
217f.2186    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
217f.2188    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
217f.2187    .H..    [e81f:62a3]   PnP: 2e:01  enabled
2189.218b    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
218c.218e    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
218f.2191    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2192.2194    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
21dc.21dd    RH.U    [e81f:3eef]   IO: outb 00ed <= c0
21de.21df    .H..    [e81f:3eef]   NVram: [40] => 00
21e0.21e1    RH.U    [e81f:3eef]   IO: outb 00ed <= 00
21e4.21e5    .H..    [e81f:31e7]   POST: *** 24 ***
21e6.21e7    RH.U    [e81f:31e7]   IO: outb 0062 <= 24
21e8.21ec    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
21e8.21ee    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
21e8.21f1    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
21e8.21f3    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
21e8.21f4    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 01
21e8.21f7    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
21e8.21f6    .H..    [e81f:62a3]   PnP: 2e:01  enabled
21f8.21fa    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
21fb.21fd    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
21fe.2200    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2201.2203    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
2204.2205    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= 24
2206.220b    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2206.220d    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2206.220f    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2206.220e    .H..    [e81f:62a3]   PnP: 2e:01  enabled
2210.2212    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
2213.2215    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
2216.2218    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2219.221b    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
2273.2274    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
2275.2276    .H..    [e81f:3f1f]   NVram: [40] => 00
2277.2278    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
227b.227c    .H..    [e81f:31cd]   POST: *** 04 ***
227d.227e    RH.U    [e81f:31cd]   IO: outb 0062 <= 04
2280.2284    .H..    [e81f:6283]   PnP: 2e:01  [60] => 03
2280.2286    .H..    [e81f:5fac]   PnP: 2e:01  [61] => 78
2280.2289    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2280.228b    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2280.228c    .H..    [e81f:6283]   PnP: 2e:01  [30] => 01
2280.228f    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2280.228e    .H..    [e81f:62a3]   PnP: 2e:01  enabled
2290.2292    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
2293.2295    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
2296.2298    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2299.229b    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
229c.229d    .H..    [e81f:2ee1]   PnP 2e:01: outb 0378 <= 04
229e.22a3    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
229e.22a5    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
229e.22a7    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
229e.22a6    .H..    [e81f:62a3]   PnP: 2e:01  enabled
22a8.22aa    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
22ab.22ad    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
22ae.22b0    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
22b1.22b3    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
22df.22e0    RH.F    [e81f:673e]   Multiprocessor Count: eax: 00000001; ecx: 00000704 => 000006fb.00010800.0000e3bd.bfebfbff
22e1.22e2    RH.U    [e81f:675a]   CPU MSR: [00000017] => 001c0000.b870881a
22e9.22ea    RH.U    [e81f:3eac]   IO: outb 00ed <= b4
22eb.22ec    .H..    [e81f:3eac]   NVram: [34] => c1
22ed.22ee    RH.U    [e81f:3eac]   IO: outb 00ed <= c1
22f1.22f2    RH.U    [e81f:3ebe]   IO: outb 00ed <= b4
22f3.22f4    .H..    [e81f:3ebe]   NVram: [34] <= c1
22f5.22f6    RH.U    [e81f:3ebe]   IO: outb 00ed <= c1
231a.231b    RH.U    [e81f:3eef]   IO: outb 00ed <= c0
231c.231d    .H..    [e81f:3eef]   NVram: [40] => 00
231e.231f    RH.U    [e81f:3eef]   IO: outb 00ed <= 00
2322.2323    .H..    [e81f:31e7]   POST: *** 06 ***
2324.2325    RH.U    [e81f:31e7]   IO: outb 0062 <= 06
2326.232a    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
2326.232c    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
2326.232f    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2326.2331    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2326.2332    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 01
2326.2335    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2326.2334    .H..    [e81f:62a3]   PnP: 2e:01  enabled
2336.2338    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
2339.233b    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
233c.233e    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
233f.2341    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
2342.2343    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= 06
2344.2349    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2344.234b    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2344.234d    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2344.234c    .H..    [e81f:62a3]   PnP: 2e:01  enabled
234e.2350    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
2351.2353    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
2354.2356    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2357.2359    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
2384.2385    RH.U    [e81f:0c26]   IO: outb 00ed <= ff
2388.2389    RH.U    [e81f:0c26]   IO: outb 00ed <= ff
2388.238a    RH..    [e81f:0c26]   VGA: outb 03d8 <= 00
2388.238b    RH.U    [e81f:0c26]   IO: outb 00ed <= 00
2388.238c    RH.U    [e81f:0c26]   IO: outb 03b8 <= 01
2388.238d    RH.U    [e81f:0c26]   IO: outb 00ed <= 01
2390.2391    RH.U    [e81f:3f1f]   IO: outb 00ed <= 8b
2392.2393    .H..    [e81f:3f1f]   NVram: [0b] => 02
2394.2395    RH.U    [e81f:3f1f]   IO: outb 00ed <= 02
2399.239a    RH.U    [e81f:3e76]   IO: outb 00ed <= 8b
239b.239c    .H..    [e81f:3e76]   NVram: [0b] => 02
239d.239e    RH.U    [e81f:3e76]   IO: outb 00ed <= 02
23a1.23a2    RH.U    [e81f:3ed7]   IO: outb 00ed <= 8b
23a3.23a4    .H..    [e81f:3ed7]   NVram: [0b] <= 02
23a5.23a6    RH.U    [e81f:3ed7]   IO: outb 00ed <= 02
23ac.23ad    RH.U    [e81f:3eef]   IO: outb 00ed <= 8c
23ae.23af    .H..    [e81f:3eef]   NVram: [0c] => 50
23b0.23b1    RH.U    [e81f:3eef]   IO: outb 00ed <= 50
23b0.23b2    RH.U    [e81f:0c61]   IO: outb 0061 <= fd
23b0.23b3    RH.U    [e81f:0c61]   IO: outb 00ed <= fd
23d7.23d8    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
23d9.23da    .H..    [e81f:3f1f]   NVram: [40] => 00
23db.23dc    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
23df.23e0    .H..    [e81f:31cd]   POST: *** 18 ***
23e1.23e2    RH.U    [e81f:31cd]   IO: outb 0062 <= 18
23e3.23e7    .H..    [e81f:6283]   PnP: 2e:01  [60] => 03
23e3.23e9    .H..    [e81f:5fac]   PnP: 2e:01  [61] => 78
23e3.23ec    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
23e3.23ee    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
23e3.23ef    .H..    [e81f:6283]   PnP: 2e:01  [30] => 01
23e3.23f2    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
23e3.23f1    .H..    [e81f:62a3]   PnP: 2e:01  enabled
23f3.23f5    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
23f6.23f8    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
23f9.23fb    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
23fc.23fe    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
23ff.2400    .H..    [e81f:2ee1]   PnP 2e:01: outb 0378 <= 18
2401.2406    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2401.2408    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2401.240a    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2401.2409    .H..    [e81f:62a3]   PnP: 2e:01  enabled
240b.240d    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
240e.2410    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
2411.2413    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
2414.2416    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
243c.243d    RH.U    [e81f:0bed]   IO:  inb 0061 => 2d
243c.243e    RH.U    [e81f:0bed]   IO: outb 00ed <= 2d
243c.243f    RH.U    [e81f:0bed]   IO: outb 0061 <= 2c
243c.2440    RH.U    [e81f:0bed]   IO: outb 00ed <= 2c
2443.2444    RH.U    [e81f:0bed]   IO: outb 00ed <= 36
2445.2446    .H..    [e81f:0bed]   i8254 A: IRQ0 disabled
2447.2448    RH.U    [e81f:0bed]   IO: outb 00ed <= 00
2449.244a    .H..    [e81f:0bed]   i8254 A: IRQ0 disabled
244b.244c    RH.U    [e81f:0bed]   IO: outb 00ed <= 00
244f.2450    RH.U    [e81f:0bed]   IO: outb 00ed <= 54
2451.2452    .H..    [e81f:0bed]   i8254 A: Refresh (Square Wave): 15084 ns
2453.2454    RH.U    [e81f:0bed]   IO: outb 00ed <= 12
2457.2458    RH.U    [e81f:0bed]   IO: outb 00ed <= b6
2459.245a    .H..    [e81f:0bed]   i8254 A: Speaker Tone (Rate Generator): 932.031250 kHz
245b.245c    RH.U    [e81f:0bed]   IO: outb 00ed <= 00
2482.2483    RH.U    [e81f:3eef]   IO: outb 00ed <= c0
2484.2485    .H..    [e81f:3eef]   NVram: [40] => 00
2486.2487    RH.U    [e81f:3eef]   IO: outb 00ed <= 00
248a.248b    .H..    [e81f:31e7]   POST: *** 08 ***
248c.248d    RH.U    [e81f:31e7]   IO: outb 0062 <= 08
248e.2492    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
248e.2494    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
248e.2497    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
248e.2499    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
248e.249a    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 01
248e.249d    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
248e.249c    .H..    [e81f:62a3]   PnP: 2e:01  enabled
249e.24a0    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
24a1.24a3    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
24a4.24a6    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
24a7.24a9    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
24aa.24ab    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= 08
24ac.24b1    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
24ac.24b3    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
24ac.24b5    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
24ac.24b4    .H..    [e81f:62a3]   PnP: 2e:01  enabled
24b6.24b8    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
24b9.24bb    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
24bc.24be    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
24bf.24c1    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
24ef.24f1    .H..    [e002:1b48]   PCI: 0:1f.0 [040] => 1001
24f3.24f5    I...    [e002:1b61]   Resource: [0030] IO [1000-105f] = ACPI
24f3.24f5    I...    [e002:1b61]   Resource: [0031] IO [1060-107f] = TCO
24f3.24f5    .H..    [e002:1b61]   PCI: 0:1f.0 [040] <= 1001
24f7.24f9    .H..    [e002:1b48]   PCI: 0:1f.0 [044] => 0080
24fb.24fd    .H..    [e002:1b61]   PCI: 0:1f.0 [044] <= 0080
24ff.2501    .H..    [e002:1b48]   PCI: 0:1f.0 [048] => 1181
2503.2505    I...    [e002:1b61]   Resource: [0034] IO [1180-11bf] = GPIO
2503.2505    .H..    [e002:1b61]   PCI: 0:1f.0 [048] <= 1181
2507.2509    .H..    [e002:1b48]   PCI: 0:1f.0 [04c] => 0010
250b.250d    .H..    [e002:1b61]   PCI: 0:1f.0 [04c] <= 0010
250f.2511    .H..    [e002:1b48]   PCI: 0:1f.3 [020] => 1101
2514.2516    I...    [e002:1b61]   Resource: [0036] IO [1100-111f] = i801-smbus
2514.2516    .H..    [e002:1b61]   PCI: 0:1f.3 [020] <= 1101
2518.251a    .H..    [e002:1b48]   PCI: 0:1f.3 [004] => 0001
251c.251e    .H..    [e002:1b61]   PCI: 0:1f.3 [004] <= 0001
2520.2522    .H..    [e002:1b48]   PCI: 0:1f.3 [040] => 0001
2524.2526    .H..    [e002:1b61]   PCI: 0:1f.3 [040] <= 0001
252a.252b    .H..    [e002:198b]   ACPI: [0030] => 0000
252a.252c    .H..    [e002:198b]   ACPI: [0030] <= 0000
252d.252f    .H..    [e002:198b]   NVram: [0d] => 80
252d.2531    .H..    [e002:198b]   NVram: [0d] <= 80
2532.2533    .H..    [e002:198b]   TCO: [0012] => 0004
2532.2534    .H..    [e002:198b]   TCO: [0012] <= 03ff
2535.2536    .H..    [e002:198b]   RCBA: [00003410] => 0460
2535.2537    .H..    [e002:198b]   RCBA: [00003410] <= 0460
2539.253b    .H..    [e002:1a88]   PCI: 0:1f.0 [002] => 2811
253e.2540    .H..    [e002:1b48]   PCI: 0:1f.1 [056] => 0000
2542.2544    .H..    [e002:1b61]   PCI: 0:1f.1 [056] <= 0000
2547.2549    .H..    [e002:1b48]   PCI: 0:1f.2 [056] => 0000
254b.254d    .H..    [e002:1b61]   PCI: 0:1f.2 [056] <= 0000
254f.2551    .H..    [e002:1b48]   PCI: 0:1f.2 [096] => 0000
2553.2555    .H..    [e002:1b61]   PCI: 0:1f.2 [096] <= 7800
2558.255a    .H..    [e002:1b48]   PCI: 0:1d.0 [0ca] => 0000
255c.255e    .H..    [e002:1b61]   PCI: 0:1d.0 [0ca] <= 0001
2560.2562    .H..    [e002:1b48]   PCI: 0:1d.1 [0ca] => 0000
2563.2565    .H..    [e002:1a12]   PCI: 0:1d.1 [0ca] <= 0001
2566.2568    .H..    [e002:1a1b]   PCI: 0:1d.2 [0ca] => 0000
2569.256b    .H..    [e002:1b61]   PCI: 0:1d.2 [0ca] <= 0001
256d.256f    .H..    [e002:1b48]   PCI: 0:1a.0 [0ca] => 0000
2571.2573    .H..    [e002:1b61]   PCI: 0:1a.0 [0ca] <= 0001
2575.2577    .H..    [e002:1b48]   PCI: 0:1a.1 [0ca] => 0000
2578.257a    .H..    [e002:1a2a]   PCI: 0:1a.1 [0ca] <= 0001
257e.257f    .H..    [e002:1a44]   RCBA: [000031ff] => 0001
257e.2580    .H..    [e002:1a44]   RCBA: [000031ff] <= 0003
257e.2582    .H..    [e002:1a53]   RCBA: [00003400] => 0004
257e.2583    .H..    [e002:1a53]   RCBA: [00003400] <= 0004
257e.2584    .H..    [e002:1a53]   RCBA: [00003404] => 0000
257e.2585    .H..    [e002:1a53]   RCBA: [00003404] <= 0000
257e.2586    .H..    [e002:1a53]   RCBA: [00003414] => 0000
257e.2587    .H..    [e002:1a53]   RCBA: [00003414] <= 0000
257e.2588    .H..    [e002:1a53]   RCBA: [00003410] => 0460
257e.2589    .H..    [e002:1a53]   RCBA: [00003410] <= 0460
257e.258a    .H..    [e002:1a53]   RCBA: [00003100] => 3210
257e.258b    .H..    [e002:1a53]   RCBA: [00003100] <= 1230
257e.258c    .H..    [e002:1a53]   RCBA: [00003102] => 0324
257e.258d    .H..    [e002:1a53]   RCBA: [00003102] <= 0000
257e.258e    .H..    [e002:1a53]   RCBA: [00003104] => 0000
257e.258f    .H..    [e002:1a53]   RCBA: [00003104] <= 0000
257e.2590    .H..    [e002:1a53]   RCBA: [00003106] => 0000
257e.2591    .H..    [e002:1a53]   RCBA: [00003106] <= 0000
257e.2592    .H..    [e002:1a53]   RCBA: [00003108] => 4321
257e.2593    .H..    [e002:1a53]   RCBA: [00003108] <= 0321
257e.2594    .H..    [e002:1a53]   RCBA: [0000310a] => 1000
257e.2595    .H..    [e002:1a53]   RCBA: [0000310a] <= 4000
257e.2596    .H..    [e002:1a53]   RCBA: [0000310c] => 4321
257e.2597    .H..    [e002:1a53]   RCBA: [0000310c] <= 4321
257e.2598    .H..    [e002:1a53]   RCBA: [0000310e] => 0021
257e.2599    .H..    [e002:1a53]   RCBA: [0000310e] <= 0001
257e.259a    .H..    [e002:1a53]   RCBA: [00003110] => 0001
257e.259b    .H..    [e002:1a53]   RCBA: [00003110] <= 0002
257e.259c    .H..    [e002:1a53]   RCBA: [00003112] => 0000
257e.259d    .H..    [e002:1a53]   RCBA: [00003112] <= 0000
257e.259e    .H..    [e002:1a53]   RCBA: [00003114] => 0021
257e.259f    .H..    [e002:1a53]   RCBA: [00003114] <= 0021
257e.25a0    .H..    [e002:1a53]   RCBA: [00003116] => 3000
257e.25a1    .H..    [e002:1a53]   RCBA: [00003116] <= 3000
257e.25a2    .H..    [e002:1a53]   RCBA: [00003118] => 0001
257e.25a3    .H..    [e002:1a53]   RCBA: [00003118] <= 0001
257e.25a4    .H..    [e002:1a53]   RCBA: [0000311a] => 0000
257e.25a5    .H..    [e002:1a53]   RCBA: [0000311a] <= 0000
257e.25a6    .H..    [e002:1a53]   RCBA: [00003140] => 3210
257e.25a7    .H..    [e002:1a53]   RCBA: [00003140] <= 0007
257e.25a8    .H..    [e002:1a53]   RCBA: [00003142] => 0000
257e.25a9    .H..    [e002:1a53]   RCBA: [00003142] <= 0000
257e.25aa    .H..    [e002:1a53]   RCBA: [00003144] => 3210
257e.25ab    .H..    [e002:1a53]   RCBA: [00003144] <= 3210
257e.25ac    .H..    [e002:1a53]   RCBA: [00003146] => 3210
257e.25ad    .H..    [e002:1a53]   RCBA: [00003146] <= 7654
257e.25ae    .H..    [e002:1a53]   RCBA: [00003148] => 3210
257e.25af    .H..    [e002:1a53]   RCBA: [00003148] <= 0010
257e.25b0    .H..    [e002:1a53]   RCBA: [0000314c] => 3210
257e.25b1    .H..    [e002:1a53]   RCBA: [0000314c] <= 0654
257e.25b2    .H..    [e002:1a53]   RCBA: [00003150] => 3210
257e.25b3    .H..    [e002:1a53]   RCBA: [00003150] <= 0004
25bc.25be    I...    [e002:120b]   Resource: [0038] MEM [fed14000-fed17fff] = MCHBAR
25bc.25be    .H..    [e002:120b]   PCI: 0:00.0 [048] <= fed14001
25c6.25c8    .H..    [e002:1335]   PCI: 0:00.0 [060] => e0000000
25cb.25cd    .H..    [e002:120b]   PCI: 0:00.0 [060] <= e0000004
25d0.25d2    I...    [e002:120b]   Resource: [0039] MEM [f0000000-f3ffffff] = PCI
25d0.25d2    .H..    [e002:120b]   PCI: 0:00.0 [060] <= f0000005
25d6.25d8    I...    [e002:120b]   Resource: [003a] MEM [fed19000-fed19fff] = PXPEPBAR
25d6.25d8    .H..    [e002:120b]   PCI: 0:00.0 [040] <= fed19001
25db.25dd    I...    [e002:120b]   Resource: [003b] MEM [fed18000-fed18fff] = DMIBAR
25db.25dd    .H..    [e002:120b]   PCI: 0:00.0 [068] <= fed18001
25e2.25e4    .H..    [e002:1253]   PCI: 0:00.0 [078] <= 1001
25e7.25e9    .H..    [e002:1335]   PCI: 0:00.0 [0e4] => 30006428
25ef.25f1    .H..    [e002:13e9]   PCI: 0:00.0 [008] => 03
25f7.25f8    .H..    [e002:11d8]   DMIBAR: [00000204] => 0000bd3f
25f7.25f9    .H..    [e002:11d8]   DMIBAR: [00000204] <= 0000b13f
25f7.25fa    .H..    [e002:11d8]   DMIBAR: [00000204] => 0000b13f
2603.2604    .H..    [e002:0e33]   MCHBAR: [00000a2e] => 00
260b.260d    .H..    [e002:0c72]   PCI: 0:03.0 [010] <= 00000004
260f.2611    .H..    [e002:0c6f]   PCI: 0:03.0 [004] <= 0000
2613.2615    .H..    [e002:0c62]   PCI: 0:00.0 [054] => db
2617.2619    .H..    [e002:0c6c]   PCI: 0:00.0 [054] <= 1b
261b.261d    .H..    [e002:0c62]   PCI: 0:00.0 [055] => 43
2620.2622    .H..    [e002:0c4c]   PCI: 0:00.0 [055] <= 40
2625.2626    RH..    [e81f:1dc4]   i8042:  inb 0064 => 00
2627.2628    RH.U    [e81f:1dc4]   IO: outb 00ed <= 00
2632.2634    .H..    [e81f:4b7b]   PCI: 0:00.0 [004] => 06
2636.2638    .H..    [e81f:4ba1]   PCI: 0:00.0 [004] <= 06
263a.263c    .H..    [e81f:48e8]   PCI: 0:00.0 [005] => 00
263d.263f    .H..    [e81f:48ee]   PCI: 0:00.0 [005] <= 00
2640.2642    .H..    [e81f:4b7b]   PCI: 0:00.0 [006] => 90
2643.2645    .H..    [e81f:4ba1]   PCI: 0:00.0 [006] <= 90
2646.2648    .H..    [e81f:48e8]   PCI: 0:00.0 [007] => 20
2649.264b    .H..    [e81f:48ee]   PCI: 0:00.0 [007] <= f0
264c.264e    .H..    [e81f:4b7b]   PCI: 0:00.0 [054] => 1b
264f.2651    .H..    [e81f:4ba1]   PCI: 0:00.0 [054] <= 1b
2652.2654    .H..    [e81f:48e8]   PCI: 0:00.0 [055] => 40
2655.2657    .H..    [e81f:48ee]   PCI: 0:00.0 [055] <= 00
2658.265a    .H..    [e81f:4b7b]   PCI: 0:00.0 [097] => 00
265b.265d    .H..    [e81f:4ba1]   PCI: 0:00.0 [097] <= 00
265e.2660    .H..    [e81f:48ee]   PCI: 0:00.0 [09d] <= 00
2661.2663    .H..    [e81f:48e8]   PCI: 0:00.0 [09e] => 38
2664.2666    .H..    [e81f:4ba1]   PCI: 0:00.0 [09e] <= 39
2667.2669    .H..    [e81f:4b7b]   PCI: 0:00.0 [0ca] => 00
266a.266c    .H..    [e81f:48ee]   PCI: 0:00.0 [0ca] <= 00
266d.266f    .H..    [e81f:48e8]   PCI: 0:00.0 [0cb] => 00
2670.2672    .H..    [e81f:4ba1]   PCI: 0:00.0 [0cb] <= 00
2673.2675    .H..    [e81f:4b7b]   PCI: 0:00.0 [0cd] => 00
2676.2678    .H..    [e81f:48ee]   PCI: 0:00.0 [0cd] <= 00
2679.267b    .H..    [e81f:48e8]   PCI: 0:00.0 [0cf] => 00
267c.267e    .H..    [e81f:4ba1]   PCI: 0:00.0 [0cf] <= 00
26b7.26b8    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
26b9.26ba    .H..    [e81f:3f1f]   NVram: [40] => 00
26bb.26bc    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
26c0.26c1    .H..    [e81f:31e7]   POST: *** df ***
26c2.26c3    RH.U    [e81f:31e7]   IO: outb 0062 <= df
26c9.26cf    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
26c9.26d2    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
26c9.26d6    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
26c9.26da    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
26c9.26dc    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 01
26c9.26e2    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
26c9.26e1    .H..    [e81f:62a3]   PnP: 2e:01  enabled
26e6.26e8    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
26ee.26f0    ...D    [e81f:4dcc]   PCI: 0:1f.0 [080] <= 0010
26f2.26f4    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
26f7.26f9    ...D    [e81f:4ce4]   PCI: 0:1f.0 [082] <= 1f0d
26fc.26fd    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= df
2700.2706    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2700.2709    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2700.270c    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
2700.270b    .H..    [e81f:62a3]   PnP: 2e:01  enabled
270e.2710    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
2712.2714    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
2716.2718    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
271a.271c    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
2753.2754    RH.U    [e81f:3eb6]   IO: outb 00ed <= d1
2755.2756    .H..    [e81f:3eb6]   NVram: [d1] => 29
2757.2758    RH.U    [e81f:3eb6]   IO: outb 00ed <= 29
275b.275c    RH.U    [e81f:3ee3]   IO: outb 00ed <= d1
275d.275e    .H..    [e81f:3ee3]   NVram: [d1] <= 29
275f.2760    RH.U    [e81f:3ee3]   IO: outb 00ed <= 29
2765.2766    RH.U    [e81f:3e76]   IO: outb 00ed <= d1
2767.2768    .H..    [e81f:3e76]   NVram: [d1] => 29
2769.276a    RH.U    [e81f:3e76]   IO: outb 00ed <= 29
276d.276e    RH.U    [e81f:3ee3]   IO: outb 00ed <= d1
276f.2770    .H..    [e81f:3ee3]   NVram: [d1] <= 29
2771.2772    RH.U    [e81f:3ee3]   IO: outb 00ed <= 29
2778.2779    RH.U    [e81f:3eb6]   IO: outb 00ed <= d0
277a.277b    .H..    [e81f:3eb6]   NVram: [d0] => 00
277c.277d    RH.U    [e81f:3eb6]   IO: outb 00ed <= 00
2780.2781    RH.U    [e81f:3ee3]   IO: outb 00ed <= d0
2782.2783    .H..    [e81f:3ee3]   NVram: [d0] <= 40
2784.2785    RH.U    [e81f:3ee3]   IO: outb 00ed <= 40
278b.278c    RH.U    [e81f:3e76]   IO: outb 00ed <= b4
278d.278e    .H..    [e81f:3e76]   NVram: [b4] => 08
278f.2790    RH.U    [e81f:3e76]   IO: outb 00ed <= 08
2793.2794    RH.U    [e81f:3ee3]   IO: outb 00ed <= b4
2795.2796    .H..    [e81f:3ee3]   NVram: [b4] <= 08
2797.2798    RH.U    [e81f:3ee3]   IO: outb 00ed <= 08
279e.279f    RH.U    [e81f:3eb6]   IO: outb 00ed <= b4
27a0.27a1    .H..    [e81f:3eb6]   NVram: [b4] => 08
27a2.27a3    RH.U    [e81f:3eb6]   IO: outb 00ed <= 08
27a6.27a7    RH.U    [e81f:3ee3]   IO: outb 00ed <= b4
27a8.27a9    .H..    [e81f:3ee3]   NVram: [b4] <= 08
27aa.27ab    RH.U    [e81f:3ee3]   IO: outb 00ed <= 08
27af.27bc    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
27af.27c9    .H..    [e002:0f3f]   i801-smbus: 5c byte_data 06 => 83
27af.27d8    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
27e4.27e5    RH.U    [e002:0f5f]   IO: outb 00ed <= 00
27e4.27e6    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27e4.27e7    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.27e8    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.27e9    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.27ea    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.27eb    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.27ec    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.27ed    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.27ee    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.27ef    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.27f0    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.27f1    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.27f2    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.27f3    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.27f4    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.27f5    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.27f6    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.27f7    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.27f8    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.27f9    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.27fa    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.27fb    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.27fc    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.27fd    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.27fe    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2800    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27e4.2801    RH.U    [e002:0f5f]   IO:  inb 0061 => 3c
27e4.2802    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2803    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2804    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2805    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2806    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2807    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2808    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2809    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.280a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.280b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.280c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.280d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.280e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.280f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2810    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2811    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2812    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2813    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2814    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2815    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2816    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2817    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2818    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2819    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.281a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.281b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.281c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.281d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.281e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.281f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2820    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2821    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2822    RH.U    [e002:06ae]   IO: outb 00ed <= 00
27e4.2823    RH.U    [e002:06ae]   IO:  inb 0061 => 3c
27e4.2824    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2825    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2826    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2827    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2828    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2829    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.282a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.282b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.282c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.282d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.282e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.282f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2830    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2831    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2832    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2833    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2834    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2835    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2836    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2837    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2838    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2839    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.283a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.283b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.283c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.283d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.283e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.283f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2840    RH.U    [e002:0f5f]   IO: outb 00ed <= 00
27e4.2841    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27e4.2842    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2843    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2844    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2845    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2846    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2847    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2848    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2849    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.284a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.284b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.284c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.284d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.284e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.284f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2850    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2851    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2852    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2853    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2854    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2855    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2856    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2857    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2858    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2859    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.285a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.285b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.285c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.285d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.285e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.285f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2860    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2861    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2862    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2863    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2864    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2865    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2866    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2867    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2868    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27e4.2869    RH.U    [e002:06ae]   IO:  inb 0061 => 3c
27e4.286a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.286b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.286c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.286d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.286e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.286f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2870    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2871    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2872    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2873    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2874    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2875    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2876    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2877    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2878    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2879    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.287a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.287b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.287c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.287d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.287e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.287f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2880    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2881    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2882    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2883    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2884    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2885    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2886    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2887    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2888    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2889    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.288a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.288b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.288c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.288d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.288e    RH.U    [e002:0f5f]   IO: outb 00ed <= 00
27e4.288f    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27e4.2890    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2891    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2892    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2893    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2894    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2895    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2896    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2897    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2898    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2899    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.289a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.289b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.289c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.289d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.289e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.289f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28a0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28a1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28a2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28a3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28a4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28a5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28a6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28a7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28a8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28a9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28aa    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28ab    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28ac    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28ad    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28ae    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28af    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28b0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28b1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28b2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28b3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28b4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28b5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28b6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28b7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28b8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28b9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28ba    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28bb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28bc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28bd    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28be    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28bf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28c0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28c1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28c2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28c3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28c4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28c5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28c6    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27e4.28c7    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27e4.28c8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28c9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28ca    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28cb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28cc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28cd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28ce    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28cf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28d0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28d1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28d2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28d3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28d4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28d5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28d6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28d7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28d8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28d9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28da    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28db    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28dc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28dd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28de    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28df    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28e0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28e1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28e2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28e3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28e4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28e5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28e6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28e7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28e8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28e9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28ea    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28eb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28ec    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28ed    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28ee    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28ef    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28f0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28f1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28f2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28f3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28f4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28f5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28f6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.28f7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28f8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28f9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.28fa    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27e4.28fb    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27e4.28fc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28fd    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.28fe    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.28ff    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2900    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2901    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2902    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2903    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2904    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2905    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2906    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2907    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2908    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2909    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.290a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.290b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.290c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.290d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.290e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.290f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2910    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2911    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2912    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2913    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2914    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2915    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2916    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2917    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2918    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2919    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.291a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.291b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.291c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.291d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.291e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.291f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2920    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2921    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2922    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27e4.2923    RH.U    [e002:06ae]   IO:  inb 0061 => 3c
27e4.2924    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2925    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2926    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2927    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2928    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2929    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.292a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.292b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.292c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.292d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.292e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.292f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2930    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2931    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2932    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2933    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2934    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2935    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2936    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2937    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2938    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2939    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.293a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.293b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.293c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.293d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.293e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.293f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2940    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2941    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2942    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2943    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2944    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2945    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2946    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2947    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2948    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2949    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.294a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.294b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.294c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.294d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.294e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.294f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2950    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2951    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2952    RH.U    [e002:0f5f]   IO: outb 00ed <= 00
27e4.2953    RH.U    [e002:0f5f]   IO:  inb 0061 => 3c
27e4.2954    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2955    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2956    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2957    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2958    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2959    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.295a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.295b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.295c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.295d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.295e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.295f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2960    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2961    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2962    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2963    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2964    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2965    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2966    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2967    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2968    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2969    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.296a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.296b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.296c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.296d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.296e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.296f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2970    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2971    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2972    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2973    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2974    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2975    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2976    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2977    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2978    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2979    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.297a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.297b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.297c    RH.U    [e002:06ae]   IO: outb 00ed <= 00
27e4.297d    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27e4.297e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.297f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2980    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2981    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2982    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2983    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2984    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2985    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2986    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2987    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2988    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2989    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.298a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.298b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.298c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.298d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.298e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.298f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2990    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2991    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2992    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2993    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2994    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2995    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2996    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2997    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2998    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2999    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.299a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.299b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.299c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.299d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.299e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.299f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29a0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29a1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29a2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29a3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29a4    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27e4.29a5    RH.U    [e002:0f5f]   IO:  inb 0061 => 3c
27e4.29a6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29a7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29a8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29a9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29aa    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29ab    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29ac    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29ad    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29ae    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29af    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29b0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29b1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29b2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29b3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29b4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29b5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29b6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29b7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29b8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29b9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29ba    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29bb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29bc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29bd    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29be    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29bf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29c0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29c1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29c2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29c3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29c4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29c5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29c6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29c7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29c8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29c9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29ca    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29cb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29cc    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29cd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29ce    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29cf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29d0    RH.U    [e002:06ae]   IO: outb 00ed <= 00
27e4.29d1    RH.U    [e002:06ae]   IO:  inb 0061 => 3c
27e4.29d2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29d3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29d4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29d5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29d6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29d7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29d8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29d9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29da    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29db    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29dc    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29dd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29de    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29df    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29e0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29e1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29e2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29e3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29e4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29e5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29e6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29e7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29e8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29e9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29ea    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29eb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29ec    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29ed    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29ee    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29ef    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29f0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29f1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29f2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29f3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29f4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29f5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29f6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29f7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.29f8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.29f9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29fa    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29fb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29fc    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29fd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.29fe    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.29ff    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a00    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a01    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a02    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a03    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a04    RH.U    [e002:0f5f]   IO: outb 00ed <= 00
27e4.2a05    RH.U    [e002:0f5f]   IO:  inb 0061 => 3c
27e4.2a06    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a07    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a08    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a09    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a0a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a0b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a0c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a0d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a0e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a0f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a10    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a11    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a12    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a13    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a14    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a15    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a16    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a17    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a18    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a19    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a1a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a1b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a1c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a1d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a1e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a1f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a20    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a21    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a22    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a23    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a24    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a25    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a26    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a27    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a28    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a29    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a2a    RH.U    [e002:06ae]   IO: outb 00ed <= 00
27e4.2a2b    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27e4.2a2c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a2d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a2e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a2f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a30    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a31    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a32    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a33    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a34    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a35    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a36    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a37    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a38    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a39    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a3a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a3b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a3c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a3d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a3e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a3f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a40    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a41    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a42    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a43    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a44    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a45    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a46    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a47    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a48    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a49    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a4a    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27e4.2a4b    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27e4.2a4c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a4d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a4e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a4f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a50    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a51    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a52    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a53    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a54    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a55    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a56    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a57    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a58    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a59    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a5a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a5b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a5c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a5d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a5e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a5f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a60    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a61    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a62    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a63    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a64    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a65    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a66    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a67    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a68    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a69    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a6a    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27e4.2a6b    RH.U    [e002:06ae]   IO:  inb 0061 => 3c
27e4.2a6c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a6d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a6e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a6f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a70    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a71    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a72    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a73    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a74    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a75    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a76    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a77    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a78    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a79    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a7a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a7b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a7c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a7d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a7e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a7f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a80    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a81    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a82    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a83    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a84    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a85    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a86    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a87    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a88    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a89    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a8a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a8b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a8c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a8d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a8e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a8f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a90    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a91    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a92    RH.U    [e002:0f5f]   IO: outb 00ed <= 00
27e4.2a93    RH.U    [e002:0f5f]   IO:  inb 0061 => 3c
27e4.2a94    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a95    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a96    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a97    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a98    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a99    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2a9a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2a9b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a9c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a9d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2a9e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2a9f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2aa0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2aa1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2aa2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2aa3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2aa4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2aa5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2aa6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2aa7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2aa8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2aa9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2aaa    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2aab    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2aac    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2aad    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2aae    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2aaf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ab0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ab1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ab2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ab3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ab4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ab5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2ab6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2ab7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ab8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ab9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2aba    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2abb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2abc    RH.U    [e002:06ae]   IO: outb 00ed <= 00
27e4.2abd    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27e4.2abe    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2abf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ac0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ac1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2ac2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2ac3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2ac4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2ac5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ac6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ac7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ac8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ac9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2aca    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2acb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2acc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2acd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ace    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2acf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2ad0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2ad1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ad2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ad3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2ad4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2ad5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ad6    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27e4.2ad7    RH.U    [e002:0f5f]   IO:  inb 0061 => 3c
27e4.2ad8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ad9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ada    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2adb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2adc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2add    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ade    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2adf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ae0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ae1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ae2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ae3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ae4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ae5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ae6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ae7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ae8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ae9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2aea    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2aeb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2aec    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2aed    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2aee    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2aef    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2af0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2af1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2af2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2af3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2af4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2af5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2af6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2af7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2af8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2af9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2afa    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2afb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2afc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2afd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2afe    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2aff    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b00    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b01    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b02    RH.U    [e002:06ae]   IO: outb 00ed <= 00
27e4.2b03    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27e4.2b04    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b05    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b06    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b07    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b08    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b09    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b0a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b0b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b0c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b0d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b0e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b0f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b10    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b11    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b12    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b13    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b14    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b15    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b16    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b17    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b18    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b19    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b1a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b1b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b1c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b1d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b1e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b1f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b20    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b21    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b22    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b23    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b24    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b25    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b26    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b27    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b28    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b29    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b2a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b2b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b2c    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27e4.2b2d    RH.U    [e002:0f5f]   IO:  inb 0061 => 3c
27e4.2b2e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b2f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b30    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b31    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b32    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b33    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b34    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b35    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b36    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b37    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b38    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b39    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b3a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b3b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b3c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b3d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b3e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b3f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b40    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b41    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b42    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b43    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b44    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b45    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b46    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b47    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b48    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b49    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b4a    RH.U    [e002:06ae]   IO: outb 00ed <= 00
27e4.2b4b    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27e4.2b4c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b4d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b4e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b4f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b50    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b51    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b52    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b53    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b54    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b55    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b56    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b57    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b58    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b59    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b5a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b5b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b5c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b5d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b5e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b5f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b60    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b61    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b62    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b63    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b64    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b65    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b66    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b67    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b68    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b69    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b6a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b6b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b6c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b6d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b6e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b6f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b70    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b71    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b72    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b73    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b74    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b75    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b76    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27e4.2b77    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27e4.2b78    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b79    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b7a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b7b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b7c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b7d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b7e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b7f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b80    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b81    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b82    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b83    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b84    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b85    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b86    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b87    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b88    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b89    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b8a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b8b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b8c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b8d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b8e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b8f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b90    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b91    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b92    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b93    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b94    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b95    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b96    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b97    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b98    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b99    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2b9a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2b9b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b9c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b9d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2b9e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2b9f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2ba0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2ba1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2ba2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2ba3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2ba4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2ba5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2ba6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2ba7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ba8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ba9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2baa    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bab    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bac    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bad    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bae    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2baf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bb0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bb1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bb2    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27e4.2bb3    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27e4.2bb4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bb5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bb6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bb7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bb8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2bb9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bba    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2bbb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bbc    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2bbd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bbe    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2bbf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bc0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2bc1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bc2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bc3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bc4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bc5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bc6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2bc7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bc8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bc9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bca    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bcb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bcc    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2bcd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bce    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2bcf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bd0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bd1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bd2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2bd3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bd4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bd5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bd6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bd7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bd8    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27e4.2bd9    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27e4.2bda    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bdb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bdc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bdd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bde    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2bdf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2be0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2be1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2be2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2be3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2be4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2be5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2be6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2be7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2be8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2be9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bea    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2beb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bec    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bed    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bee    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2bef    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bf0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2bf1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bf2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bf3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bf4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bf5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bf6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2bf7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bf8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bf9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2bfa    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bfb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2bfc    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27e4.2bfd    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27e4.2bfe    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2bff    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c00    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c01    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c02    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c03    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c04    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c05    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c06    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c07    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c08    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c09    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c0a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c0b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c0c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c0d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c0e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c0f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c10    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c11    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c12    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c13    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c14    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c15    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c16    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27e4.2c17    RH.U    [e002:0f5f]   IO:  inb 0061 => 3c
27e4.2c18    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c19    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c1a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c1b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c1c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c1d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c1e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c1f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c20    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c21    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c22    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c23    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c24    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c25    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c26    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c27    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c28    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c29    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c2a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c2b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c2c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c2d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c2e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c2f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c30    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c31    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c32    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c33    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c34    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c35    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c36    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c37    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c38    RH.U    [e002:06ae]   IO: outb 00ed <= 00
27e4.2c39    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27e4.2c3a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c3b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c3c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c3d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c3e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c3f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c40    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c41    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c42    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c43    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c44    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c45    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c46    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c47    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c48    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c49    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c4a    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c4b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c4c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c4d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c4e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c4f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c50    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c51    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c52    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c53    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c54    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c55    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c56    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c57    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c58    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c59    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c5a    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27e4.2c5b    RH.U    [e002:0f5f]   IO:  inb 0061 => 3c
27e4.2c5c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c5d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c5e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c5f    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c60    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c61    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c62    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c63    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c64    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c65    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c66    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c67    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c68    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c69    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c6a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c6b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c6c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c6d    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c6e    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c6f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c70    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c71    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c72    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c73    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c74    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c75    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c76    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c77    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c78    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c79    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c7a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c7b    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c7c    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c7d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c7e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c7f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c80    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c81    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c82    RH.U    [e002:06ae]   IO: outb 00ed <= 00
27e4.2c83    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27e4.2c84    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c85    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c86    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c87    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c88    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c89    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c8a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c8b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c8c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c8d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c8e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c8f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c90    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c91    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c92    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c93    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c94    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c95    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c96    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c97    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c98    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c99    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c9a    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c9b    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2c9c    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2c9d    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2c9e    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2c9f    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ca0    RH.U    [e002:0f5f]   IO: outb 00ed <= 10
27e4.2ca1    RH.U    [e002:0f5f]   IO:  inb 0061 => 2c
27e4.2ca2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2ca3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ca4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ca5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ca6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ca7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ca8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ca9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2caa    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2cab    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2cac    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2cad    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2cae    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2caf    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2cb0    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2cb1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2cb2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2cb3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2cb4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2cb5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2cb6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2cb7    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2cb8    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2cb9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2cba    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2cbb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2cbc    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2cbd    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2cbe    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2cbf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2cc0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2cc1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2cc2    RH.U    [e002:06ae]   IO: outb 00ed <= 10
27e4.2cc3    RH.U    [e002:06ae]   IO:  inb 0061 => 2c
27e4.2cc4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2cc5    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2cc6    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2cc7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2cc8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2cc9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2cca    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2ccb    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ccc    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ccd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2cce    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ccf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2cd0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2cd1    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2cd2    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2cd3    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2cd4    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2cd5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2cd6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2cd7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2cd8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2cd9    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2cda    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2cdb    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2cdc    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2cdd    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2cde    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2cdf    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2ce0    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2ce1    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ce2    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ce3    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ce4    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ce5    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
27e4.2ce6    RH.U    [e002:0f6d]   IO: outb 00ed <= 10
27e4.2ce7    RH.U    [e002:0f6d]   IO:  inb 0061 => 2c
27e4.2ce8    RH.U    [e002:0f6d]   IO: outb 00ed <= 00
27e4.2ce9    RH.U    [e002:0f6d]   IO:  inb 0061 => 3c
0000.0000    ....    [e002:0f4f]   i801-smbus: 5c byte_data 06 <= 83
2ceb.2cf7    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2cfd    .H..    [e002:05ce]   i801-smbus: 57 byte_data 02 => 00
2ceb.2d05    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2d0b    .H..    [e002:05ce]   i801-smbus: 57 byte_data 03 => 00
2ceb.2d12    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2d18    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 04 => 00
2ceb.2d1f    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2d25    .H..    [e002:05ce]   i801-smbus: 57 byte_data 05 => 00
2ceb.2d2c    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2d32    .H..    [e002:05ce]   i801-smbus: 57 byte_data 06 => 00
2ceb.2d39    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2d3f    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 07 => 00
2ceb.2d46    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2d4c    .H..    [e002:05ce]   i801-smbus: 57 byte_data 08 => 00
2ceb.2d53    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2d59    .H..    [e002:05ce]   i801-smbus: 57 byte_data 09 => 00
2ceb.2d60    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2d66    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 0a => 00
2ceb.2d6d    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2d73    .H..    [e002:05ce]   i801-smbus: 57 byte_data 0b => 00
2ceb.2d7a    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2d80    .H..    [e002:05ce]   i801-smbus: 57 byte_data 0c => 00
2ceb.2d87    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2d8d    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 0d => 60
2ceb.2d94    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2d9a    .H..    [e002:05ce]   i801-smbus: 57 byte_data 1d => 00
2ceb.2da1    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2da7    .H..    [e002:05ce]   i801-smbus: 57 byte_data 1e => 00
2ceb.2dae    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2db4    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 1f => 00
2ceb.2dbb    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2dc1    .H..    [e002:05ce]   i801-smbus: 57 byte_data 20 => 00
2ceb.2dc8    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2dce    .H..    [e002:05ce]   i801-smbus: 57 byte_data 21 => 00
2ceb.2dd5    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2ddb    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 22 => 00
2ceb.2de2    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2de8    .H..    [e002:05ce]   i801-smbus: 57 byte_data 23 => 00
2ceb.2def    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2df5    .H..    [e002:05ce]   i801-smbus: 57 byte_data 24 => 00
2ceb.2dfc    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2e02    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 25 => 00
2ceb.2e09    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2e0f    .H..    [e002:05ce]   i801-smbus: 57 byte_data 26 => 00
2ceb.2e16    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2e1c    .H..    [e002:05ce]   i801-smbus: 57 byte_data 27 => 00
2ceb.2e23    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2e29    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 52 => 00
2ceb.2e30    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2e36    .H..    [e002:05ce]   i801-smbus: 57 byte_data 53 => 00
2ceb.2e3d    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2e43    .H..    [e002:05ce]   i801-smbus: 57 byte_data 54 => 10
2ceb.2e4a    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2e50    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 55 => 09
2ceb.2e57    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2e5d    .H..    [e002:05ce]   i801-smbus: 57 byte_data 56 => 22
2ceb.2e64    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2e6a    .H..    [e002:05ce]   i801-smbus: 57 byte_data 57 => 70
2ceb.2e71    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2e77    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 58 => 00
2ceb.2e7e    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2e84    .H..    [e002:05ce]   i801-smbus: 57 byte_data 59 => 00
2ceb.2e8b    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2e91    .H..    [e002:05ce]   i801-smbus: 57 byte_data 5a => 00
2ceb.2e98    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2e9e    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 5b => 00
2ceb.2ea5    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2eab    .H..    [e002:05ce]   i801-smbus: 57 byte_data 5c => 00
2ceb.2eb2    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2eb8    .H..    [e002:05ce]   i801-smbus: 57 byte_data 5d => 00
2ceb.2ebf    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2ec5    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 5e => 00
2ceb.2ecc    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2ed2    .H..    [e002:05ce]   i801-smbus: 57 byte_data 5f => 00
2ceb.2ed9    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2edf    .H..    [e002:05ce]   i801-smbus: 57 byte_data 60 => 00
2ceb.2ee6    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2eec    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 61 => 00
2ceb.2ef3    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2ef9    .H..    [e002:05ce]   i801-smbus: 57 byte_data 62 => 1e
2ceb.2f00    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2f06    .H..    [e002:05ce]   i801-smbus: 57 byte_data 63 => 00
2ceb.2f0d    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2f13    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 64 => 00
2ceb.2f1a    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2f20    .H..    [e002:05ce]   i801-smbus: 57 byte_data 65 => 00
2ceb.2f27    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2f2d    .H..    [e002:05ce]   i801-smbus: 57 byte_data 66 => 00
2ceb.2f34    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2f3a    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 67 => 00
2ceb.2f41    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2f47    .H..    [e002:05ce]   i801-smbus: 57 byte_data 68 => 00
2ceb.2f4e    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2f54    .H..    [e002:05ce]   i801-smbus: 57 byte_data 69 => 00
2ceb.2f5b    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2f61    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 6a => 00
2ceb.2f68    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2f6e    .H..    [e002:05ce]   i801-smbus: 57 byte_data 6b => 00
2ceb.2f75    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2f7b    .H..    [e002:05ce]   i801-smbus: 57 byte_data 6c => 00
2ceb.2f82    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2f88    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 6d => 00
2ceb.2f8f    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2f95    .H..    [e002:05ce]   i801-smbus: 57 byte_data 6e => 00
2ceb.2f9c    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2fa2    .H..    [e002:05ce]   i801-smbus: 57 byte_data 6f => 00
2ceb.2fa9    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2faf    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 70 => 07
2ceb.2fb6    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2fbc    .H..    [e002:05ce]   i801-smbus: 57 byte_data 71 => 81
2ceb.2fc3    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2fc9    .H..    [e002:05ce]   i801-smbus: 57 byte_data 72 => 00
2ceb.2fd0    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2fd6    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 73 => 43
2ceb.2fdd    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2fe3    .H..    [e002:05ce]   i801-smbus: 57 byte_data 74 => 12
2ceb.2fea    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.2ff0    .H..    [e002:05ce]   i801-smbus: 57 byte_data 75 => fc
2ceb.2ff7    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.2ffd    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 76 => c3
2ceb.3004    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.300a    .H..    [e002:05ce]   i801-smbus: 57 byte_data 77 => 41
2ceb.3011    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.3017    .H..    [e002:05ce]   i801-smbus: 57 byte_data 78 => 20
2ceb.301e    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.3024    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 79 => 40
2ceb.302b    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.3031    .H..    [e002:05ce]   i801-smbus: 57 byte_data 7a => 12
2ceb.3038    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.303e    .H..    [e002:05ce]   i801-smbus: 57 byte_data 7b => fc
2ceb.3045    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.304b    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 7c => b5
2ceb.3052    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.3058    .H..    [e002:05ce]   i801-smbus: 57 byte_data 7d => 00
2ceb.305f    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.3065    .H..    [e002:05ce]   i801-smbus: 57 byte_data 7e => 00
2ceb.306c    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.3072    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 7f => 00
2ceb.307a    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.3080    .H..    [e002:05ce]   i801-smbus: 57 byte_data 00 => 93
2ceb.3088    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.308e    .H..    [e002:05ce]   i801-smbus: 57 byte_data 01 => 0e
2ceb.3097    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.309d    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 19 => 01
2ceb.30a5    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.30ab    .H..    [e002:05ce]   i801-smbus: 57 byte_data 28 => 00
2ceb.30b2    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.30b8    .H..    [e002:05ce]   i801-smbus: 57 byte_data 29 => 00
2ceb.30bf    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.30c5    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 2a => 00
2ceb.30cc    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.30d2    .H..    [e002:05ce]   i801-smbus: 57 byte_data 2b => 00
2ceb.30d9    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.30df    .H..    [e002:05ce]   i801-smbus: 57 byte_data 2c => 00
2ceb.30e6    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.30ec    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 2d => 00
2ceb.30f3    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.30f9    .H..    [e002:05ce]   i801-smbus: 57 byte_data 2e => 00
2ceb.3100    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
2ceb.3106    .H..    [e002:05ce]   i801-smbus: 57 byte_data 2f => 00
2ceb.310d    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.3113    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 1a => ff
2ceb.311f    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
2ceb.3125    .H..    [e002:05ce]   i801-smbus: 57 byte_data 54 => 10
312c.312d    RH.U    [e81f:3e76]   IO: outb 00ed <= d0
312e.312f    .H..    [e81f:3e76]   NVram: [d0] => 40
3130.3131    RH.U    [e81f:3e76]   IO: outb 00ed <= 40
3134.3135    RH.U    [e81f:3ee3]   IO: outb 00ed <= d0
3136.3137    .H..    [e81f:3ee3]   NVram: [d0] <= 00
3138.3139    RH.U    [e81f:3ee3]   IO: outb 00ed <= 00
313d.3144    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0f4f]   i801-smbus: Unknown register 0x01
313d.314a    .H..    [e002:05ce]   i801-smbus: 57 byte_data 0c => 00
3151.3152    RH.U    [e81f:3eb6]   IO: outb 00ed <= b4
3153.3154    .H..    [e81f:3eb6]   NVram: [b4] => 08
3155.3156    RH.U    [e81f:3eb6]   IO: outb 00ed <= 08
3159.315a    RH.U    [e81f:3ee3]   IO: outb 00ed <= b4
315b.315c    .H..    [e81f:3ee3]   NVram: [b4] <= 08
315d.315e    RH.U    [e81f:3ee3]   IO: outb 00ed <= 08
3162.3169    .H..    [e002:0f3f]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
3162.316f    .H..    [e002:0f3f]   i801-smbus: 57 byte_data 55 => 09
3176.3177    RH.U    [e81f:3e76]   IO: outb 00ed <= b4
3178.3179    .H..    [e81f:3e76]   NVram: [b4] => 08
317a.317b    RH.U    [e81f:3e76]   IO: outb 00ed <= 08
317e.317f    RH.U    [e81f:3ee3]   IO: outb 00ed <= b4
3180.3181    .H..    [e81f:3ee3]   NVram: [b4] <= 08
3182.3183    RH.U    [e81f:3ee3]   IO: outb 00ed <= 08
31a9.31aa    RH.U    [e81f:3eef]   IO: outb 00ed <= c0
31ab.31ac    .H..    [e81f:3eef]   NVram: [40] => 00
31ad.31ae    RH.U    [e81f:3eef]   IO: outb 00ed <= 00
31b1.31b2    .H..    [e81f:31cd]   POST: *** 11 ***
31b3.31b4    RH.U    [e81f:31cd]   IO: outb 0062 <= 11
31b5.31b9    .H..    [e81f:6283]   PnP: 2e:01  [60] => 03
31b5.31bb    .H..    [e81f:5fac]   PnP: 2e:01  [61] => 78
31b5.31be    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
31b5.31c0    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
31b5.31c1    .H..    [e81f:6283]   PnP: 2e:01  [30] => 01
31b5.31c4    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
31b5.31c3    .H..    [e81f:62a3]   PnP: 2e:01  enabled
31c5.31c7    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
31c8.31ca    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
31cb.31cd    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
31ce.31d0    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
31d1.31d2    .H..    [e81f:2ee1]   PnP 2e:01: outb 0378 <= 11
31d3.31d8    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
31d3.31da    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
31d3.31dc    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
31d3.31db    .H..    [e81f:62a3]   PnP: 2e:01  enabled
31dd.31df    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
31e0.31e2    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
31e3.31e5    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
31e6.31e8    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
3214.3215    RH.U    [e81f:3f29]   IO: outb 00ed <= d1
3216.3217    .H..    [e81f:3f29]   NVram: [d1] => 29
3218.3219    RH.U    [e81f:3f29]   IO: outb 00ed <= 29
321c.3223    .H..    [e002:0589]   i801-smbus: Unknown register 0x01
0000.0000    ....    [e002:0591]   i801-smbus: Unknown register 0x01
321c.3229    .H..    [e002:05ce]   i801-smbus: 57 byte_data 6e => 00
323a.323c    .H..    [e81f:4d12]   PCI: 0:1f.0 [004] => 07
3240.3242    .H..    [e81f:4d52]   PCI: 0:1f.0 [004] <= 0f
3243.3245    .H..    [e81f:4cd2]   PCI: 0:1f.0 [080] => 10
3246.3248    ...D    [e81f:4cd8]   PCI: 0:1f.0 [080] <= 10
3249.324b    .H..    [e81f:4d12]   PCI: 0:1f.0 [082] => 0d
324c.324e    ...D    [e81f:4d52]   PCI: 0:1f.0 [082] <= 0f
324f.3251    .H..    [e81f:4cd2]   PCI: 0:1f.0 [083] => 1f
3252.3254    .H..    [e81f:4cd8]   PCI: 0:1f.0 [083] <= 1f
3255.3257    .H..    [e81f:4d12]   PCI: 0:1f.0 [060] => 80
3258.325a    .H..    [e81f:4d52]   PCI: 0:1f.0 [060] <= 80
325b.325d    .H..    [e81f:4cd2]   PCI: 0:1f.0 [061] => 80
325e.3260    .H..    [e81f:4cd8]   PCI: 0:1f.0 [061] <= 80
3261.3263    .H..    [e81f:4d12]   PCI: 0:1f.0 [062] => 80
3264.3266    .H..    [e81f:4d52]   PCI: 0:1f.0 [062] <= 80
3267.3269    .H..    [e81f:4cd2]   PCI: 0:1f.0 [063] => 80
326a.326c    .H..    [e81f:4cd8]   PCI: 0:1f.0 [063] <= 80
326d.326f    .H..    [e81f:4d12]   PCI: 0:1f.0 [068] => 80
3270.3272    .H..    [e81f:4d52]   PCI: 0:1f.0 [068] <= 80
3273.3275    .H..    [e81f:4cd2]   PCI: 0:1f.0 [069] => 80
3276.3278    .H..    [e81f:4cd8]   PCI: 0:1f.0 [069] <= 80
3279.327b    .H..    [e81f:4d12]   PCI: 0:1f.0 [06a] => 80
327c.327e    .H..    [e81f:4d52]   PCI: 0:1f.0 [06a] <= 80
327f.3281    .H..    [e81f:4cd2]   PCI: 0:1f.0 [06b] => 80
3282.3284    .H..    [e81f:4cd8]   PCI: 0:1f.0 [06b] <= 80
3285.3287    .H..    [e81f:4d12]   PCI: 0:1f.0 [064] => d0
3288.328a    .H..    [e81f:4d52]   PCI: 0:1f.0 [064] <= 90
328b.328d    .H..    [e81f:4cd8]   PCI: 0:1f.0 [0a0] <= 00
3290.3291    .H..    [e81f:5fb6]   LPC: [004e] <= 07
3290.3292    .H..    [e81f:5fb6]   LPC: [004f] <= 02
3290.3295    .H..    [e81f:60ab]   LPC: [004e] <= f0
3290.3296    .H..    [e81f:60ab]   LPC: [004f] <= 82
3290.3299    .H..    [e81f:5fb6]   LPC: [004e] <= 26
3290.329a    .H..    [e81f:5fb6]   LPC: [004f] <= 8c
329d.32a4    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
329d.32a8    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
329d.32ab    .H..    [e81f:62a3]   PnP: 2e:01  irq = 7
329d.32af    .H..    [e81f:5fb6]   PnP: 2e:01  [71] <= 03
329d.32b3    .H..    [e81f:62a3]   PnP: 2e:01  disabled
32d9.32da    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
32db.32dc    .H..    [e81f:3f1f]   NVram: [40] => 00
32dd.32de    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
32e1.32e2    .H..    [e81f:31e7]   POST: *** 0c ***
32e3.32e4    RH.U    [e81f:31e7]   IO: outb 0062 <= 0c
32e5.32e9    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
32e5.32eb    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
32e5.32f1    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 00
32e5.32f4    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
32e5.32f3    .H..    [e81f:62a3]   PnP: 2e:01  enabled
32f5.32f7    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
32f8.32fa    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
32fb.32fd    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
32fe.3300    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
3301.3302    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= 0c
3303.3308    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
3303.330a    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
3303.330b    .H..    [e81f:62a3]   PnP: 2e:01  disabled
330d.330f    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
3310.3312    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
3313.3315    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
3316.3318    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
3340.3341    RH.U    [e81f:1aa1]   CPU MSR: [000000fe] => 00000000.00000d08
3340.3343    RH.U    [e81f:1abb]   CPU MSR: [000002ff] <= 00000000.00000000
3340.3345    RH.U    [e81f:1abb]   CPU MSR: [00000250] <= 00000000.00000000
3340.3347    RH.U    [e81f:1abb]   CPU MSR: [00000258] <= 00000000.00000000
3340.3349    RH.U    [e81f:1abb]   CPU MSR: [00000259] <= 00000000.00000000
3340.334b    RH.U    [e81f:1abb]   CPU MSR: [00000268] <= 00000000.00000000
3340.334d    RH.U    [e81f:1abb]   CPU MSR: [00000269] <= 00000000.00000000
3340.334f    RH.U    [e81f:1abb]   CPU MSR: [0000026a] <= 00000000.00000000
3340.3351    RH.U    [e81f:1abb]   CPU MSR: [0000026b] <= 00000000.00000000
3340.3353    RH.U    [e81f:1abb]   CPU MSR: [0000026c] <= 00000000.00000000
3340.3355    RH.U    [e81f:1abb]   CPU MSR: [0000026d] <= 00000000.00000000
3340.3357    RH.U    [e81f:1abb]   CPU MSR: [0000026e] <= 00000000.00000000
3340.3359    RH.U    [e81f:1abb]   CPU MSR: [0000026f] <= 00000000.00000000
3340.335b    RH.U    [e81f:1abb]   CPU MSR: [00000200] <= 00000000.00000000
3340.335d    RH.U    [e81f:1abb]   CPU MSR: [00000201] <= 00000000.00000000
3340.335f    RH.U    [e81f:1abb]   CPU MSR: [00000202] <= 00000000.00000000
3340.3361    RH.U    [e81f:1abb]   CPU MSR: [00000203] <= 00000000.00000000
3340.3363    RH.U    [e81f:1abb]   CPU MSR: [00000204] <= 00000000.00000000
3340.3365    RH.U    [e81f:1abb]   CPU MSR: [00000205] <= 00000000.00000000
3340.3367    RH.U    [e81f:1abb]   CPU MSR: [00000206] <= 00000000.00000000
3340.3369    RH.U    [e81f:1abb]   CPU MSR: [00000207] <= 00000000.00000000
3340.336b    RH.U    [e81f:1abb]   CPU MSR: [00000208] <= 00000000.00000000
3340.336d    RH.U    [e81f:1abb]   CPU MSR: [00000209] <= 00000000.00000000
3340.336f    RH.U    [e81f:1abb]   CPU MSR: [0000020a] <= 00000000.00000000
3340.3371    RH.U    [e81f:1abb]   CPU MSR: [0000020b] <= 00000000.00000000
3340.3373    RH.U    [e81f:1abb]   CPU MSR: [0000020c] <= 00000000.00000000
3340.3375    RH.U    [e81f:1abb]   CPU MSR: [0000020d] <= 00000000.00000000
3340.3377    RH.U    [e81f:1abb]   CPU MSR: [0000020e] <= 00000000.00000000
3340.3379    RH.U    [e81f:1abb]   CPU MSR: [0000020f] <= 00000000.00000000
3340.3387    RH.U    [e81f:4814]   CPU MSR: [00000250] <= 00000000.00000000
3340.3396    RH.U    [e81f:4814]   CPU MSR: [00000258] <= 00000000.00000000
3340.339a    RH.U    [e81f:4814]   CPU MSR: [00000268] <= 05050505.05050505
3340.33a5    RH.U    [e81f:480c]   CPU MSR: [00000269] => 00000000.00000000
3340.33aa    RH.U    [e81f:4814]   CPU MSR: [00000269] <= 00000000.00000000
3340.33b5    RH.U    [e81f:480c]   CPU MSR: [00000269] => 00000000.00000000
3340.33ba    RH.U    [e81f:4814]   CPU MSR: [00000269] <= 00000000.00000000
3340.33c4    RH.U    [e81f:480c]   CPU MSR: [0000026c] => 00000000.00000000
3340.33c9    RH.U    [e81f:4814]   CPU MSR: [0000026c] <= 00000000.05050505
3340.33cd    RH.U    [e81f:480c]   CPU MSR: [0000026c] => 00000000.05050505
3340.33cf    RH.U    [e81f:4814]   CPU MSR: [0000026c] <= 05050505.05050505
3340.33d9    RH.U    [e81f:480c]   CPU MSR: [0000026d] => 00000000.00000000
3340.33de    RH.U    [e81f:4814]   CPU MSR: [0000026d] <= 00000000.05050505
3340.33e9    RH.U    [e81f:480c]   CPU MSR: [0000026d] => 00000000.05050505
3340.33ee    RH.U    [e81f:4814]   CPU MSR: [0000026d] <= 05050505.05050505
3340.33f7    RH.U    [e81f:4814]   CPU MSR: [0000026e] <= 04040404.04040404
3340.33fb    RH.U    [e81f:4814]   CPU MSR: [0000026f] <= 04040404.04040404
3340.3402    RH.U    [e81f:480c]   CPU MSR: [000002ff] => 00000000.00000000
3340.3404    RH.U    [e81f:4814]   CPU MSR: [000002ff] <= 00000000.00000c00
340b.340c    RH.U    [e81f:3eac]   IO: outb 00ed <= b3
340d.340e    .H..    [e81f:3eac]   NVram: [33] => 41
340f.3410    RH.U    [e81f:3eac]   IO: outb 00ed <= 41
3414.3415    RH.U    [e81f:3ed7]   IO: outb 00ed <= b3
3416.3417    .H..    [e81f:3ed7]   NVram: [33] <= 41
3418.3419    RH.U    [e81f:3ed7]   IO: outb 00ed <= 41
341d.341e    RH.U    [e81f:3eef]   IO: outb 00ed <= b3
341f.3420    .H..    [e81f:3eef]   NVram: [33] => 41
3421.3422    RH.U    [e81f:3eef]   IO: outb 00ed <= 41
3446.3447    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
3448.3449    .H..    [e81f:3f1f]   NVram: [40] => 00
344a.344b    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
344e.344f    .H..    [e81f:31cd]   POST: *** 16 ***
3450.3451    RH.U    [e81f:31cd]   IO: outb 0062 <= 16
3452.3456    .H..    [e81f:6283]   PnP: 2e:01  [60] => 03
3452.3458    .H..    [e81f:5fac]   PnP: 2e:01  [61] => 78
3452.345e    .H..    [e81f:6283]   PnP: 2e:01  [30] => 00
3452.3461    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
3452.3460    .H..    [e81f:62a3]   PnP: 2e:01  enabled
3462.3464    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
3465.3467    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
3468.346a    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
346b.346d    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
346e.346f    .H..    [e81f:2ee1]   PnP 2e:01: outb 0378 <= 16
3470.3475    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
3470.3477    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
3470.3478    .H..    [e81f:62a3]   PnP: 2e:01  disabled
347a.347c    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
347d.347f    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
3480.3482    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
3483.3485    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
34ce.34cf    RH.U    [e81f:3eef]   IO: outb 00ed <= c0
34d0.34d1    .H..    [e81f:3eef]   NVram: [40] => 00
34d2.34d3    RH.U    [e81f:3eef]   IO: outb 00ed <= 00
34d6.34d7    .H..    [e81f:31e7]   POST: *** 17 ***
34d8.34d9    RH.U    [e81f:31e7]   IO: outb 0062 <= 17
34da.34de    .H..    [e81f:5fac]   PnP: 2e:01  [60] => 03
34da.34e0    .H..    [e81f:6283]   PnP: 2e:01  [61] => 78
34da.34e6    .H..    [e81f:5fac]   PnP: 2e:01  [30] => 00
34da.34e9    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
34da.34e8    .H..    [e81f:62a3]   PnP: 2e:01  enabled
34ea.34ec    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
34ed.34ef    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
34f0.34f2    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
34f3.34f5    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
34f6.34f7    .H..    [e81f:2eea]   PnP 2e:01: outb 0378 <= 17
34f8.34fd    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
34f8.34ff    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
34f8.3500    .H..    [e81f:62a3]   PnP: 2e:01  disabled
3502.3504    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
3505.3507    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
3508.350a    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
350b.350d    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
3556.3557    RH.U    [e81f:3f1f]   IO: outb 00ed <= c0
3558.3559    .H..    [e81f:3f1f]   NVram: [40] => 00
355a.355b    RH.U    [e81f:3f1f]   IO: outb 00ed <= 00
355e.355f    .H..    [e81f:31cd]   POST: *** 28 ***
3560.3561    RH.U    [e81f:31cd]   IO: outb 0062 <= 28
3562.3566    .H..    [e81f:6283]   PnP: 2e:01  [60] => 03
3562.3568    .H..    [e81f:5fac]   PnP: 2e:01  [61] => 78
3562.356e    .H..    [e81f:6283]   PnP: 2e:01  [30] => 00
3562.3571    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
3562.3570    .H..    [e81f:62a3]   PnP: 2e:01  enabled
3572.3574    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
3575.3577    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0010
3578.357a    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
357b.357d    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
357e.357f    .H..    [e81f:2ee1]   PnP 2e:01: outb 0378 <= 28
3580.3585    I...    [e81f:62a3]   Resource: [0035] IO [0378-0378] = PnP 2e:01
3580.3587    I...    [e81f:5fb6]   Resource: [0035] IO [0378-0378] = PnP 2e:01
3580.3588    .H..    [e81f:62a3]   PnP: 2e:01  disabled
358a.358c    .H..    [e81f:4d92]   PCI: 0:1f.0 [080] => 0210
358d.358f    ...D    [e81f:4ce4]   PCI: 0:1f.0 [080] <= 0210
3590.3592    .H..    [e81f:4ce1]   PCI: 0:1f.0 [082] => 1f0d
3593.3595    ...D    [e81f:4dcc]   PCI: 0:1f.0 [082] <= 1f0d
35bb.35bc    RH..    [e81f:2306]   i8042:  inb 0064 => 00
35bd.35be    RH.U    [e81f:2306]   IO: outb 00ed <= 00
35c6.35c8    .H..    [e002:04d2]   PCI: 0:00.0 [0e4] => 28
35ca.35cc    .H..    [e002:04eb]   PCI: 0:00.0 [0e0] => 910a0009
35cf.35d1    .H..    [e002:0505]   PCI: 0:00.0 [02c] <= 20b317aa
35d3.35d4    .H..    [e002:01b1]   GPIO: [0038] => 0383
35d3.35d6    .H..    [e002:01be]   GPIO: [0038] <= 0783
35ed.35ee    RH.U    [e002:1589]   CPU MSR: [00000200] <= 00000000.00000000
35ed.35f0    RH.U    [e002:1589]   CPU MSR: [00000201] <= 00000000.00000000
35ed.35f2    RH.U    [e002:1589]   CPU MSR: [00000202] <= 00000000.00000000
35ed.35f4    RH.U    [e002:1589]   CPU MSR: [00000203] <= 00000000.00000000
35ed.3604    RH.U    [e002:1599]   CPU MSR: [000002ff] => 00000000.00000c00
35ed.3605    RH.U    [e002:15a1]   CPU MSR: [000002ff] <= 00000000.00000400
35ed.3606    RH.U    [e002:15c4]   CPU MSR: [00000200] <= 00000000.ffde0006
35ed.3607    RH.U    [e002:15d8]   CPU MSR: [00000201] <= 0000000f.ffffe800
35ed.3608    RH.U    [e002:15f5]   CPU MSR: [00000202] <= 00000000.fff00005
35ed.3609    RH.U    [e002:1609]   CPU MSR: [00000203] <= 0000000f.fffe0800
35ed.360a    RH.U    [e002:1611]   CPU MSR: [000002ff] => 00000000.00000400
35ed.360b    RH.U    [e002:1619]   CPU MSR: [000002ff] <= 00000000.00000c00
35ed.360c    RH.U    [e002:1621]   CPU MSR: [0000011e] => 00000000.be702109
35ed.3610    RH.U    [e002:1637]   CPU MSR: [0000011e] <= 00000000.be702109
361d.361e    .H..    [e002:1551]   ACPI: [0004] => 1c00
3644.3645    .H..    [0000:fff01d38]   POST: *** ffa0 ***
364d.364e    .H..    [0000:fff0026e]   PCI: 0:00.0 [0dc] => 0000
364d.364f    .H..    [0000:fff0026e]   PCI: 0:00.0 [0dc] <= 0103
3650.3651    .H..    [0000:fff01d38]   POST: *** ff01 ***
3653.3654    .H..    [0000:fff0029e]   PCI: 0:00.0 [0e4] => 30006428
3656.3657    .H..    [0000:fff01d38]   POST: *** ff02 ***
365d.365e    .H..    [0000:fff028b6]   PCI: 0:03.0 [010] <= fed10001
365d.365f    .H..    [0000:fff028b6]   PCI: 0:03.0 [004] <= 06
3660.3661    .H..    [0000:fff028b6]   MCHBAR: [00000a2e] => 00
3662.3663    .H..    [0000:fff028b6]   PCI: 0:03.0 [040] => ffffffff
3665.3666    .H..    [0000:fff01d38]   POST: *** ff03 ***
3668.3669    .H..    [0000:fff002e5]   PCI: 0:00.0 [008] => 03
3668.366e    .H..    [0000:fff00355]   PCI: 0:1f.0 [0a2] => 00
3668.366f    .H..    [0000:fff00355]   PCI: 0:1f.0 [0a2] <= 00
3668.3670    .H..    [0000:fff00355]   PCI: 0:1f.0 [0a2] => 00
3668.3671    .H..    [0000:fff00355]   PCI: 0:1f.0 [0a2] <= 80
3678.3683    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 02 => 08
3684.3685    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
3688.3690    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 03 => 0d
3691.3692    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3693.369b    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 04 => 0a
369c.369d    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
369e.36a6    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 05 => 60
36a7.36a8    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
36a9.36b1    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 09 => 3d
36b2.36b3    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
36b4.36bc    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 0a => 50
36bd.36be    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
36bf.36c7    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 0b => 00
36c8.36c9    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
36ca.36d2    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 0c => 82
36d3.36d4    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
36d5.36dd    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 0d => 10
36de.36df    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
36e0.36e8    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 10 => 0c
36e9.36ea    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
36eb.36f3    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 11 => 04
36f4.36f5    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
36f6.36fe    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 12 => 38
36ff.3700    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3701.3709    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 14 => 04
370a.370b    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
370c.3714    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 17 => 3d
3715.3716    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3717.371f    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 18 => 50
3720.3721    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
3722.372a    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 19 => 50
372b.372c    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
372d.3735    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 1a => 60
3736.3737    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
3738.3740    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 1b => 3c
3741.3742    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3743.374b    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 1d => 3c
374c.374d    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
374e.3756    .H..    [0000:fff00568]   i801-smbus: 50 byte_data 1e => 28
3757.3758    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3759.3761    .H..    [0000:fff00575]   i801-smbus: 50 byte_data 24 => 3c
3762.3763    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
3764.376c    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 02 => 08
376d.376e    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
376f.3777    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 03 => 0e
3778.3779    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
377a.3782    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 04 => 0a
3783.3784    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3785.378d    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 05 => 61
378e.378f    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
3790.3798    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 09 => 30
3799.379a    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
379b.37a3    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 0a => 45
37a4.37a5    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
37a6.37ae    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 0b => 00
37af.37b0    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
37b1.37b9    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 0c => 82
37ba.37bb    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
37bc.37c4    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 0d => 08
37c5.37c6    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
37c7.37cf    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 10 => 0c
37d0.37d1    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
37d2.37da    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 11 => 04
37db.37dc    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
37dd.37e5    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 12 => 38
37e6.37e7    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
37e8.37f0    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 14 => 04
37f1.37f2    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
37f3.37fb    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 17 => 3d
37fc.37fd    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
37fe.3806    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 18 => 50
3807.3808    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3809.3811    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 19 => 50
3812.3813    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
3814.381c    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 1a => 60
381d.381e    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
381f.3827    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 1b => 3c
3828.3829    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
382a.3832    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 1d => 3c
3833.3834    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
3835.383d    .H..    [0000:fff00575]   i801-smbus: 51 byte_data 1e => 2d
383e.383f    .H..    [0000:fff00575]   PCI: 0:1f.0 [008] => 04
3840.3848    .H..    [0000:fff00568]   i801-smbus: 51 byte_data 24 => 3c
3849.384a    .H..    [0000:fff00568]   PCI: 0:1f.0 [008] => 04
384e.384f    .H..    [0000:fff0200e]   MCHBAR: [00001230] => 02
3851.3852    .H..    [0000:fff01d38]   POST: *** ff05 ***
3851.3853    .H..    [0000:fff01d38]   POST: *** ff06 ***
3851.3856    .H..    [0000:fff01d38]   POST: *** ff07 ***
3851.3857    .H..    [0000:fff01d38]   POST: *** ff08 ***
3851.385a    .H..    [0000:fff01d38]   POST: *** ff05 ***
3851.385d    .H..    [0000:fff01d38]   POST: *** ff05 ***
3851.385e    .H..    [0000:fff01d38]   POST: *** ff06 ***
3851.385f    .H..    [0000:fff01d38]   POST: *** ff07 ***
3851.3860    .H..    [0000:fff01d38]   POST: *** ff08 ***
3851.3861    .H..    [0000:fff01d38]   POST: *** ff05 ***
3864.3865    .H..    [0000:fff02157]   MCHBAR: [00000c00] => 32
3867.3868    .H..    [0000:fff01d38]   POST: *** ff09 ***
3867.386a    .H..    [0000:fff01d38]   POST: *** ff10 ***
386b.386c    .H..    [0000:fff021bb]   PCI: 0:00.0 [0e3] => 91
3879.387a    .H..    [0000:fff01d38]   POST: *** ff11 ***
3879.387c    .H..    [0000:fff01d38]   POST: *** ff12 ***
3879.3881    .H..    [0000:fff01d38]   POST: *** ff13 ***
3879.3885    .H..    [0000:fff01d38]   POST: *** ff14 ***
3879.3887    .H..    [0000:fff01d38]   POST: *** ff15 ***
3879.388e    .H..    [0000:fff01d38]   POST: *** ff11 ***
3879.388f    .H..    [0000:fff01d38]   POST: *** ff12 ***
3879.3890    .H..    [0000:fff01d38]   POST: *** ff13 ***
3879.3891    .H..    [0000:fff01d38]   POST: *** ff14 ***
3879.3892    .H..    [0000:fff01d38]   POST: *** ff15 ***
3879.3894    .H..    [0000:fff01d38]   POST: *** ff16 ***
3879.389a    .H..    [0000:fff01d38]   POST: *** ff17 ***
389b.389c    .H..    [0000:fff01d60]   MCHBAR: [00000f14] => 00000000
389b.389f    .H..    [0000:fff01da0]   MCHBAR: [00000f14] => 00000000
389b.38a0    .H..    [0000:fff01da0]   MCHBAR: [00000f14] <= 00000001
38a1.38a2    .H..    [0000:fff01d38]   POST: *** ff18 ***
38a4.38a5    .H..    [0000:fff009a2]   MCHBAR: [00000c00] => 00020332
38a4.38a6    .H..    [0000:fff009a2]   MCHBAR: [00000c00] <= 00000332
38a4.38a7    .H..    [0000:fff009a2]   MCHBAR: [00000c00] => 00000332
38a9.38aa    .H..    [0000:fff009d9]   PCI: 0:00.0 [008] => 03
38ad.38ae    .H..    [0000:fff01d38]   POST: *** ff19 ***
38b0.38b1    .H..    [0000:fff008f7]   PCI: 0:00.0 [0e5] => 64
38b5.38b6    .H..    [0000:fff00943]   MCHBAR: [00000ffc] => 00000000
38b5.38b7    .H..    [0000:fff00943]   MCHBAR: [00000ffc] <= 01000000
38b8.38b9    .H..    [0000:fff00943]   PCI: 0:00.0 [0e4] => 28
38b8.38bf    .H..    [0000:fff00967]   PCI: 0:02.0 [0f0] => 01
38b8.38c0    .H..    [0000:fff00967]   PCI: 0:02.0 [0f0] <= 04
38b8.38c1    .H..    [0000:fff00967]   PCI: 0:02.0 [0f0] => 04
38b8.38c2    .H..    [0000:fff00967]   PCI: 0:02.0 [0f0] <= 24
38b8.38c3    .H..    [0000:fff00967]   PCI: 0:02.0 [0f0] => 24
38b8.38c4    .H..    [0000:fff00967]   PCI: 0:02.0 [0f0] <= 04
38b8.38c5    .H..    [0000:fff00967]   PCI: 0:02.0 [0f1] => 02
38b8.38c6    .H..    [0000:fff00967]   PCI: 0:02.0 [0f1] <= 02
38c8.38c9    .H..    [0000:fff01d38]   POST: *** ff20 ***
38cb.38cc    .H..    [0000:fff00a8e]   MCHBAR: [00000208] <= 00070e00
38cb.38cd    .H..    [0000:fff00a9f]   MCHBAR: [0000020c] <= 01c00038
38cb.38d0    .H..    [0000:fff00ad3]   MCHBAR: [00001258] <= 00020108
38cb.38d1    .H..    [0000:fff00ad3]   MCHBAR: [00001358] <= 00020108
38cb.38d4    .H..    [0000:fff00add]   MCHBAR: [0000125c] <= 00000000
38cb.38d5    .H..    [0000:fff00add]   MCHBAR: [0000135c] <= 00000000
38d6.38d7    .H..    [0000:fff01d38]   POST: *** ff21 ***
38de.38df    .H..    [0000:fff01dec]   MCHBAR: [00000040] => 00000000
38de.38e0    .H..    [0000:fff01dec]   MCHBAR: [00000040] <= 00000002
38de.38e1    .H..    [0000:fff01dec]   MCHBAR: [00000230] => 340a0000
38de.38e2    .H..    [0000:fff01dec]   MCHBAR: [00000230] <= 340a0006
38de.38e3    .H..    [0000:fff01dec]   MCHBAR: [00000238] => 04000000
38de.38e4    .H..    [0000:fff01dec]   MCHBAR: [00000238] <= 07000000
38de.38e5    .H..    [0000:fff01dec]   MCHBAR: [0000023c] => 00000000
38de.38e6    .H..    [0000:fff01dec]   MCHBAR: [0000023c] <= 03000000
38e7.38e8    .H..    [0000:fff01d38]   POST: *** ff22 ***
38ec.38ed    .H..    [0000:fff012e3]   MCHBAR: [00001200] <= 0004
38ec.38ee    .H..    [0000:fff0130f]   MCHBAR: [00001208] <= 02
38ec.38ef    .H..    [0000:fff0130f]   MCHBAR: [00001202] <= 0004
38ec.38f1    .H..    [0000:fff012e3]   MCHBAR: [00001204] <= 0004
38ec.38f2    .H..    [0000:fff012ff]   MCHBAR: [00001209] <= 00
38ec.38f3    .H..    [0000:fff01312]   MCHBAR: [00001209] <= 00
38ec.38f4    .H..    [0000:fff01312]   MCHBAR: [00001206] <= 0004
38ec.38f7    .H..    [0000:fff012b7]   MCHBAR: [00001300] <= 0008
38ec.38f8    .H..    [0000:fff012ff]   MCHBAR: [00001308] <= 22
38ec.38f9    .H..    [0000:fff01312]   MCHBAR: [00001308] <= 22
38ec.38fa    .H..    [0000:fff01312]   MCHBAR: [00001302] <= 000c
38ec.38fb    .H..    [0000:fff01348]   MCHBAR: [00001304] <= 000c
38ec.38fc    .H..    [0000:fff012ff]   MCHBAR: [00001309] <= 00
38ec.38fd    .H..    [0000:fff01312]   MCHBAR: [00001309] <= 00
38ec.38fe    .H..    [0000:fff01312]   MCHBAR: [00001306] <= 000c
38ec.3900    .H..    [0000:fff01374]   MCHBAR: [00000204] <= 0000
3904.3905    .H..    [0000:fff013d3]   PCI: 0:00.0 [0a0] <= 0003
3904.3906    .H..    [0000:fff013d3]   PCI: 0:00.0 [0b0] <= 1800
3904.3907    .H..    [0000:fff013d3]   PCI: 0:00.0 [0a2] <= 0180
3909.390a    .H..    [0000:fff01d38]   POST: *** ff23 ***
3912.3913    .H..    [0000:fff00ff0]   MCHBAR: [00001444] => 00000115
3912.3914    .H..    [0000:fff00ff0]   MCHBAR: [00001444] <= 00001115
3912.3915    .H..    [0000:fff00ff0]   MCHBAR: [00000400] => 00080000
3912.3916    .H..    [0000:fff00ff0]   MCHBAR: [00000400] <= 000a0020
3917.3918    .H..    [0000:fff00ff0]   PCI: 0:00.0 [008] => 03
392b.392c    .H..    [0000:fff01020]   MCHBAR: [00000400] => 000a0020
392b.392d    .H..    [0000:fff01020]   MCHBAR: [00000400] <= 000e0020
392b.392e    .H..    [0000:fff01020]   MCHBAR: [00000404] => 2222
392b.392f    .H..    [0000:fff01020]   MCHBAR: [00000404] <= 1111
392b.3930    .H..    [0000:fff01020]   MCHBAR: [0000040c] => 0100
392b.3931    .H..    [0000:fff01020]   MCHBAR: [0000040c] <= 2f00
392b.3932    .H..    [0000:fff01020]   MCHBAR: [00000418] => 00000000
392b.3933    .H..    [0000:fff01020]   MCHBAR: [00000418] <= 00040000
392b.3934    .H..    [0000:fff01020]   MCHBAR: [0000041c] => 22222222
392b.3935    .H..    [0000:fff01020]   MCHBAR: [0000041c] <= 11119999
392b.3936    .H..    [0000:fff01020]   MCHBAR: [000004d0] => 2d
392b.3937    .H..    [0000:fff01020]   MCHBAR: [000004d0] <= 36
392b.3938    .H..    [0000:fff01020]   MCHBAR: [000004d4] => 2d
392b.3939    .H..    [0000:fff01020]   MCHBAR: [000004d4] <= 36
392b.393a    .H..    [0000:fff01020]   MCHBAR: [00000680] <= 4c28a249
392b.393b    .H..    [0000:fff010a4]   MCHBAR: [00000684] <= e38e34d3
392b.393c    .H..    [0000:fff010ad]   MCHBAR: [00000688] <= 3cf3cf38
392b.393d    .H..    [0000:fff010a4]   MCHBAR: [00000698] <= 4c2ca249
392b.393e    .H..    [0000:fff010a4]   MCHBAR: [0000069c] <= e38e34d3
392b.393f    .H..    [0000:fff010ad]   MCHBAR: [000006a0] <= 3cf3cf3c
392b.3940    .H..    [0000:fff010c2]   MCHBAR: [000006b0] <= 00000055
392b.3941    .H..    [0000:fff010c7]   MCHBAR: [000006b4] <= 55000000
392b.3942    .H..    [0000:fff010c7]   MCHBAR: [000006b8] <= 00000000
392b.3943    .H..    [0000:fff010c7]   MCHBAR: [000006bc] <= 00000000
392b.3944    .H..    [0000:fff0109f]   MCHBAR: [000006c0] <= c8186145
392b.3945    .H..    [0000:fff010a4]   MCHBAR: [000006c4] <= c30c2cb2
392b.3946    .H..    [0000:fff010ad]   MCHBAR: [000006c8] <= 34d34d30
392b.3947    .H..    [0000:fff010a4]   MCHBAR: [000006d8] <= 481c71c6
392b.3948    .H..    [0000:fff010a4]   MCHBAR: [000006dc] <= b2ca28a2
392b.3949    .H..    [0000:fff010ad]   MCHBAR: [000006e0] <= 30c30c30
392b.394a    .H..    [0000:fff010c2]   MCHBAR: [000006f0] <= 00000055
392b.394b    .H..    [0000:fff010c7]   MCHBAR: [000006f4] <= 55000000
392b.394c    .H..    [0000:fff010c7]   MCHBAR: [000006f8] <= 00000000
392b.394d    .H..    [0000:fff010c7]   MCHBAR: [000006fc] <= 00000000
392b.394e    .H..    [0000:fff010d4]   MCHBAR: [00000700] <= c8186145
392b.394f    .H..    [0000:fff010a4]   MCHBAR: [00000704] <= c30c2cb2
392b.3950    .H..    [0000:fff010ad]   MCHBAR: [00000708] <= 34d34d30
392b.3951    .H..    [0000:fff010a4]   MCHBAR: [00000718] <= 481c71c6
392b.3952    .H..    [0000:fff010a4]   MCHBAR: [0000071c] <= b2ca28a2
392b.3953    .H..    [0000:fff010ad]   MCHBAR: [00000720] <= 30c30c30
392b.3954    .H..    [0000:fff010c2]   MCHBAR: [00000730] <= 00000055
392b.3955    .H..    [0000:fff010c7]   MCHBAR: [00000734] <= 55000000
392b.3956    .H..    [0000:fff010c7]   MCHBAR: [00000738] <= 00000000
392b.3957    .H..    [0000:fff010c7]   MCHBAR: [0000073c] <= 80000000
392b.3958    .H..    [0000:fff0109f]   MCHBAR: [00000740] <= c8186145
392b.3959    .H..    [0000:fff010a4]   MCHBAR: [00000744] <= c30c2cb2
392b.395a    .H..    [0000:fff010ad]   MCHBAR: [00000748] <= 34d34d30
392b.395b    .H..    [0000:fff010a4]   MCHBAR: [00000758] <= 481c71c6
392b.395c    .H..    [0000:fff010a4]   MCHBAR: [0000075c] <= b2ca28a2
392b.395d    .H..    [0000:fff010ad]   MCHBAR: [00000760] <= 30c30c30
392b.395e    .H..    [0000:fff010c2]   MCHBAR: [00000770] <= 00000055
392b.395f    .H..    [0000:fff010c7]   MCHBAR: [00000774] <= 55000000
392b.3960    .H..    [0000:fff010c7]   MCHBAR: [00000778] <= 00000000
392b.3961    .H..    [0000:fff010c7]   MCHBAR: [0000077c] <= 80000000
392b.3962    .H..    [0000:fff010d4]   MCHBAR: [00000780] <= ca28a249
392b.3963    .H..    [0000:fff010a4]   MCHBAR: [00000784] <= 24903cb2
392b.3964    .H..    [0000:fff010ad]   MCHBAR: [00000788] <= 4d34d349
392b.3965    .H..    [0000:fff010a4]   MCHBAR: [00000798] <= cd34d30c
392b.3966    .H..    [0000:fff010a4]   MCHBAR: [0000079c] <= 349140f3
392b.3967    .H..    [0000:fff010ad]   MCHBAR: [000007a0] <= 5d759655
392b.3968    .H..    [0000:fff010c2]   MCHBAR: [000007b0] <= 00000088
392b.3969    .H..    [0000:fff010c7]   MCHBAR: [000007b4] <= 88000000
392b.396a    .H..    [0000:fff010c7]   MCHBAR: [000007b8] <= 00000000
392b.396b    .H..    [0000:fff010c7]   MCHBAR: [000007bc] <= 00000000
392b.396c    .H..    [0000:fff0109f]   MCHBAR: [000007c0] <= ca28a249
392b.396d    .H..    [0000:fff010a4]   MCHBAR: [000007c4] <= 24903cb2
392b.396e    .H..    [0000:fff010ad]   MCHBAR: [000007c8] <= 4d34d349
392b.396f    .H..    [0000:fff010a4]   MCHBAR: [000007d8] <= cd34d30c
392b.3970    .H..    [0000:fff010a4]   MCHBAR: [000007dc] <= 349140f3
392b.3971    .H..    [0000:fff010ad]   MCHBAR: [000007e0] <= 5d759655
392b.3972    .H..    [0000:fff010c2]   MCHBAR: [000007f0] <= 00000088
392b.3973    .H..    [0000:fff010c7]   MCHBAR: [000007f4] <= 88000000
392b.3974    .H..    [0000:fff010c7]   MCHBAR: [000007f8] <= 00000000
392b.3975    .H..    [0000:fff010c7]   MCHBAR: [000007fc] <= 00000000
392b.3976    .H..    [0000:fff010d4]   MCHBAR: [00000800] <= ca28a249
392b.3977    .H..    [0000:fff010a4]   MCHBAR: [00000804] <= 24903cb2
392b.3978    .H..    [0000:fff010ad]   MCHBAR: [00000808] <= 4d34d349
392b.3979    .H..    [0000:fff010a4]   MCHBAR: [00000818] <= ca28a249
392b.397a    .H..    [0000:fff010a4]   MCHBAR: [0000081c] <= 140e34b2
392b.397b    .H..    [0000:fff010ad]   MCHBAR: [00000820] <= 4d349245
392b.397c    .H..    [0000:fff010c2]   MCHBAR: [00000830] <= 00000088
392b.397d    .H..    [0000:fff010c7]   MCHBAR: [00000834] <= 88000000
392b.397e    .H..    [0000:fff010c7]   MCHBAR: [00000838] <= 00000000
392b.397f    .H..    [0000:fff010c7]   MCHBAR: [0000083c] <= 00000000
392b.3980    .H..    [0000:fff0109f]   MCHBAR: [00000840] <= 4c28a249
392b.3981    .H..    [0000:fff010a4]   MCHBAR: [00000844] <= e38e34d3
392b.3982    .H..    [0000:fff010ad]   MCHBAR: [00000848] <= 3cf3cf38
392b.3983    .H..    [0000:fff010a4]   MCHBAR: [00000858] <= 4c2ca249
392b.3984    .H..    [0000:fff010a4]   MCHBAR: [0000085c] <= e38e34d3
392b.3985    .H..    [0000:fff010ad]   MCHBAR: [00000860] <= 3cf3cf3c
392b.3986    .H..    [0000:fff010c2]   MCHBAR: [00000870] <= 00000055
392b.3987    .H..    [0000:fff010c7]   MCHBAR: [00000874] <= 55000000
392b.3988    .H..    [0000:fff010c7]   MCHBAR: [00000878] <= 00000000
392b.3989    .H..    [0000:fff010c7]   MCHBAR: [0000087c] <= 00000000
392b.398a    .H..    [0000:fff010d4]   MCHBAR: [00000880] <= c8186145
392b.398b    .H..    [0000:fff010a4]   MCHBAR: [00000884] <= c30c2cb2
392b.398c    .H..    [0000:fff010ad]   MCHBAR: [00000888] <= 34d34d30
392b.398d    .H..    [0000:fff010a4]   MCHBAR: [00000898] <= 481c71c6
392b.398e    .H..    [0000:fff010a4]   MCHBAR: [0000089c] <= b2ca28a2
392b.398f    .H..    [0000:fff010ad]   MCHBAR: [000008a0] <= 30c30c30
392b.3990    .H..    [0000:fff010c2]   MCHBAR: [000008b0] <= 00000055
392b.3991    .H..    [0000:fff010c7]   MCHBAR: [000008b4] <= 55000000
392b.3992    .H..    [0000:fff010c7]   MCHBAR: [000008b8] <= 00000000
392b.3993    .H..    [0000:fff010c7]   MCHBAR: [000008bc] <= 00000000
392b.399a    .H..    [0000:fff010dc]   MCHBAR: [00000414] <= 50
392b.399b    .H..    [0000:fff010dc]   MCHBAR: [00000418] => 00040000
392b.399c    .H..    [0000:fff010dc]   MCHBAR: [00000418] <= 00040000
392b.399d    .H..    [0000:fff010dc]   MCHBAR: [00000400] => 20
399e.399f    .H..    [0000:fff010dc]   PCI: 0:00.0 [008] => 03
39a0.39a1    .H..    [0000:fff01119]   MCHBAR: [00000400] <= 21
39a3.39a4    .H..    [0000:fff01d38]   POST: *** ff24 ***
39a8.39a9    .H..    [0000:fff01412]   MCHBAR: [0000120a] => 0000
39a8.39aa    .H..    [0000:fff01412]   MCHBAR: [0000120a] <= 0000
39a8.39ad    .H..    [0000:fff01443]   MCHBAR: [0000130a] => 0000
39a8.39ae    .H..    [0000:fff01443]   MCHBAR: [0000130a] <= 0000
39af.39b0    .H..    [0000:fff01d38]   POST: *** ff25 ***
39bc.39bd    .H..    [0000:fff0146b]   MCHBAR: [00001210] => 34b10461
39bc.39be    .H..    [0000:fff0146b]   MCHBAR: [00001210] <= 34b10841
39bc.39bf    .H..    [0000:fff0146b]   MCHBAR: [00001310] => 34b10461
39bc.39c0    .H..    [0000:fff0146b]   MCHBAR: [00001310] <= 34b10841
39bc.39c1    .H..    [0000:fff0146b]   MCHBAR: [00001212] => 34b1
39bc.39c2    .H..    [0000:fff0146b]   MCHBAR: [00001212] <= 3491
39bc.39c3    .H..    [0000:fff0146b]   MCHBAR: [00001312] => 34b1
39bc.39c4    .H..    [0000:fff0146b]   MCHBAR: [00001312] <= 3491
39bc.39c5    .H..    [0000:fff0146b]   MCHBAR: [00001212] => 3491
39bc.39c6    .H..    [0000:fff0146b]   MCHBAR: [00001212] <= 2c91
39bc.39c7    .H..    [0000:fff0146b]   MCHBAR: [00001312] => 3491
39bc.39c8    .H..    [0000:fff0146b]   MCHBAR: [00001312] <= 2c91
39bc.39d0    .H..    [0000:fff015d8]   MCHBAR: [00001214] => 11e08463
39bc.39d1    .H..    [0000:fff015d8]   MCHBAR: [00001214] <= 01808442
39bc.39d2    .H..    [0000:fff015d8]   MCHBAR: [00001314] => 11e08463
39bc.39d3    .H..    [0000:fff015d8]   MCHBAR: [00001314] <= 01808442
39bc.39d4    .H..    [0000:fff015d8]   MCHBAR: [00001218] => 105f
39bc.39d5    .H..    [0000:fff015d8]   MCHBAR: [00001218] <= 1050
39bc.39d6    .H..    [0000:fff015d8]   MCHBAR: [00001318] => 105f
39bc.39d7    .H..    [0000:fff015d8]   MCHBAR: [00001318] <= 1050
39bc.39f3    .H..    [0000:fff01638]   MCHBAR: [0000121a] => 2200
39bc.39f4    .H..    [0000:fff01638]   MCHBAR: [0000121a] <= 221c
39bc.39f5    .H..    [0000:fff01638]   MCHBAR: [0000131a] => 2200
39bc.39f6    .H..    [0000:fff01638]   MCHBAR: [0000131a] <= 221c
39bc.39f7    .H..    [0000:fff01638]   MCHBAR: [0000121c] => 01056101
39bc.39f8    .H..    [0000:fff01638]   MCHBAR: [0000121c] <= 00838101
39bc.39f9    .H..    [0000:fff01638]   MCHBAR: [0000131c] => 01056101
39bc.39fa    .H..    [0000:fff01638]   MCHBAR: [0000131c] <= 00838101
39bc.39fb    .H..    [0000:fff01638]   MCHBAR: [00001220] => 29503c32
39bc.39fc    .H..    [0000:fff01638]   MCHBAR: [00001220] <= 390c2850
39bc.39fd    .H..    [0000:fff01638]   MCHBAR: [00001320] => 29503c32
39bc.39fe    .H..    [0000:fff01638]   MCHBAR: [00001320] <= 390c2850
39bc.39ff    .H..    [0000:fff01638]   MCHBAR: [00001224] => 62c32020
39bc.3a00    .H..    [0000:fff01638]   MCHBAR: [00001224] <= 62850022
39bc.3a01    .H..    [0000:fff01638]   MCHBAR: [00001324] => 62c32020
39bc.3a02    .H..    [0000:fff01638]   MCHBAR: [00001324] <= 62850022
39bc.3a03    .H..    [0000:fff01638]   MCHBAR: [00001230] => 40000002
39bc.3a04    .H..    [0000:fff01638]   MCHBAR: [00001230] <= 4000000a
39bc.3a05    .H..    [0000:fff01638]   MCHBAR: [00001330] => 40000002
39bc.3a06    .H..    [0000:fff01638]   MCHBAR: [00001330] <= 4000000a
39bc.3a07    .H..    [0000:fff01638]   MCHBAR: [00001230] => 4000000a
39bc.3a08    .H..    [0000:fff01638]   MCHBAR: [00001230] <= 4000020a
39bc.3a09    .H..    [0000:fff01638]   MCHBAR: [00001330] => 4000000a
39bc.3a0a    .H..    [0000:fff01638]   MCHBAR: [00001330] <= 4000020a
39bc.3a0d    .H..    [0000:fff01783]   MCHBAR: [00001234] => 00000000
39bc.3a0e    .H..    [0000:fff01783]   MCHBAR: [00001234] <= 00020000
39bc.3a0f    .H..    [0000:fff01783]   MCHBAR: [00001238] => 00000000
39bc.3a10    .H..    [0000:fff01783]   MCHBAR: [00001238] <= 02000000
39bc.3a16    .H..    [0000:fff017b5]   MCHBAR: [00001234] => 00020000
39bc.3a17    .H..    [0000:fff017b5]   MCHBAR: [00001234] <= 000e1800
39bc.3a18    .H..    [0000:fff017b5]   MCHBAR: [00001238] => 02000000
39bc.3a19    .H..    [0000:fff017b5]   MCHBAR: [00001238] <= 0e001000
39bc.3a1a    .H..    [0000:fff017b5]   MCHBAR: [00001334] => 00000000
39bc.3a1b    .H..    [0000:fff017b5]   MCHBAR: [00001334] <= 000c1800
39bc.3a1c    .H..    [0000:fff017b5]   MCHBAR: [00001338] => 00000000
39bc.3a1d    .H..    [0000:fff017b5]   MCHBAR: [00001338] <= 0c001000
3a1f.3a20    .H..    [0000:fff01d38]   POST: *** ff26 ***
3a2c.3a2d    .H..    [0000:fff017dc]   MCHBAR: [00001248] => 20002020
3a2c.3a2e    .H..    [0000:fff017dc]   MCHBAR: [00001248] <= 20002020
3a2c.3a2f    .H..    [0000:fff017dc]   MCHBAR: [0000124c] => 00028787
3a2c.3a30    .H..    [0000:fff017dc]   MCHBAR: [0000124c] <= 60928788
3a2c.3a31    .H..    [0000:fff017dc]   MCHBAR: [00001348] => 20002020
3a2c.3a32    .H..    [0000:fff017dc]   MCHBAR: [00001348] <= 20002020
3a2c.3a33    .H..    [0000:fff017dc]   MCHBAR: [0000134c] => 00028787
3a2c.3a34    .H..    [0000:fff017dc]   MCHBAR: [0000134c] <= 60928788
3a36.3a37    .H..    [0000:fff01d38]   POST: *** ff27 ***
3a4c.3a4d    .H..    [0000:fff01853]   MCHBAR: [00001260] => 00000000
3a4c.3a4e    .H..    [0000:fff01853]   MCHBAR: [00001260] <= 80000000
3a4c.3a4f    .H..    [0000:fff01853]   MCHBAR: [00001360] => 00000000
3a4c.3a50    .H..    [0000:fff01853]   MCHBAR: [00001360] <= 80000000
3a4c.3a51    .H..    [0000:fff01853]   MCHBAR: [00001260] => 00
3a4c.3a52    .H..    [0000:fff01853]   MCHBAR: [00001260] <= 05
3a4c.3a53    .H..    [0000:fff01853]   MCHBAR: [00001360] => 00
3a4c.3a54    .H..    [0000:fff01853]   MCHBAR: [00001360] <= 05
3a4c.3a55    .H..    [0000:fff01853]   MCHBAR: [00001268] => 01
3a4c.3a56    .H..    [0000:fff01853]   MCHBAR: [00001268] <= 03
3a4c.3a57    .H..    [0000:fff01853]   MCHBAR: [00001368] => 01
3a4c.3a58    .H..    [0000:fff01853]   MCHBAR: [00001368] <= 03
3a4c.3a59    .H..    [0000:fff01853]   MCHBAR: [000012a0] => 00
3a4c.3a5a    .H..    [0000:fff01853]   MCHBAR: [000012a0] <= 02
3a4c.3a5b    .H..    [0000:fff01853]   MCHBAR: [000013a0] => 00
3a4c.3a5c    .H..    [0000:fff01853]   MCHBAR: [000013a0] <= 02
3a4c.3a5d    .H..    [0000:fff01853]   MCHBAR: [00000218] => a4008000
3a4c.3a5e    .H..    [0000:fff01853]   MCHBAR: [00000218] <= 86008400
3a5f.3a60    .H..    [0000:fff01853]   PCI: 0:00.0 [008] => 03
3a66.3a67    .H..    [0000:fff0192a]   MCHBAR: [00000220] => 00000264
3a66.3a68    .H..    [0000:fff0192a]   MCHBAR: [00000220] <= 00210264
3a66.3a69    .H..    [0000:fff0192a]   MCHBAR: [00000224] => 00000000
3a66.3a6a    .H..    [0000:fff0192a]   MCHBAR: [00000224] <= 00000300
3a6c.3a6d    .H..    [0000:fff01d38]   POST: *** ff28 ***
3a75.3a76    .H..    [0000:fff01122]   MCHBAR: [00001400] => 00500000
3a75.3a77    .H..    [0000:fff01122]   MCHBAR: [00001400] <= 00500000
3a75.3a78    .H..    [0000:fff01122]   MCHBAR: [00001440] => 2c
3a75.3a79    .H..    [0000:fff01122]   MCHBAR: [00001440] <= 3e
3a75.3a7b    .H..    [0000:fff01151]   MCHBAR: [00001434] => 00000100
3a75.3a7c    .H..    [0000:fff01151]   MCHBAR: [00001434] <= 80000100
3a75.3a7f    .H..    [0000:fff0115d]   MCHBAR: [00001434] => 80000100
3a75.3a80    .H..    [0000:fff0115d]   MCHBAR: [00001434] <= c0000100
3a75.3a81    .H..    [0000:fff0115d]   MCHBAR: [00001434] => c0000100
3a75.3a82    .H..    [0000:fff0115d]   MCHBAR: [00001434] <= c0004180
3a84.3a85    .H..    [0000:fff01d38]   POST: *** ff29 ***
3a96.3a97    .H..    [0000:fff0116a]   MCHBAR: [0000140c] => 0f00
3a96.3a98    .H..    [0000:fff0116a]   MCHBAR: [0000140c] <= 0100
3a96.3a99    .H..    [0000:fff0116a]   MCHBAR: [00001414] => 010f0000
3a96.3a9a    .H..    [0000:fff0116a]   MCHBAR: [00001414] <= 011b0000
3a96.3a9b    .H..    [0000:fff0116a]   MCHBAR: [00001414] => 011b0000
3a96.3a9c    .H..    [0000:fff0116a]   MCHBAR: [00001414] <= 011a0000
3a96.3a9d    .H..    [0000:fff0116a]   MCHBAR: [00001418] => 31313131
3a96.3a9e    .H..    [0000:fff0116a]   MCHBAR: [00001418] <= 30303030
3a96.3a9f    .H..    [0000:fff0116a]   MCHBAR: [0000141c] => 3131b171
3a96.3aa0    .H..    [0000:fff0116a]   MCHBAR: [0000141c] <= 3030b070
3a96.3aa1    .H..    [0000:fff0116a]   MCHBAR: [0000142c] => 87
3a96.3aa2    .H..    [0000:fff0116a]   MCHBAR: [0000142c] <= 8b
3a96.3aa3    .H..    [0000:fff0116a]   MCHBAR: [00001438] => 00300000
3a96.3aa4    .H..    [0000:fff0116a]   MCHBAR: [00001438] <= 00000000
3a96.3aa5    .H..    [0000:fff0116a]   MCHBAR: [00001490] <= 00002121
3a96.3aa6    .H..    [0000:fff0116a]   MCHBAR: [00001590] <= 00002121
3a96.3aa8    .H..    [0000:fff011ef]   MCHBAR: [00001494] <= 00002121
3a96.3aa9    .H..    [0000:fff011ef]   MCHBAR: [00001594] <= 00002121
3a96.3aaa    .H..    [0000:fff011ef]   MCHBAR: [00001498] <= 00002121
3a96.3aab    .H..    [0000:fff011ef]   MCHBAR: [00001598] <= 00002121
3a96.3aac    .H..    [0000:fff011ef]   MCHBAR: [0000149c] <= 00002121
3a96.3aad    .H..    [0000:fff011ef]   MCHBAR: [0000159c] <= 00002121
3a96.3aae    .H..    [0000:fff011ef]   MCHBAR: [000014a0] <= 00002121
3a96.3aaf    .H..    [0000:fff011ef]   MCHBAR: [000015a0] <= 00002121
3a96.3ab0    .H..    [0000:fff011ef]   MCHBAR: [000014a4] <= 00002121
3a96.3ab1    .H..    [0000:fff011ef]   MCHBAR: [000015a4] <= 00002121
3a96.3ab2    .H..    [0000:fff011ef]   MCHBAR: [000014a8] <= 00002121
3a96.3ab3    .H..    [0000:fff011ef]   MCHBAR: [000015a8] <= 00002121
3a96.3ab4    .H..    [0000:fff011ef]   MCHBAR: [000014ac] <= 00002121
3a96.3ab5    .H..    [0000:fff011ef]   MCHBAR: [000015ac] <= 00002121
3a96.3ab9    .H..    [0000:fff01204]   MCHBAR: [00001484] => 01
3a96.3aba    .H..    [0000:fff01204]   MCHBAR: [00001484] <= 00
3a96.3abc    .H..    [0000:fff0121b]   MCHBAR: [00001584] => 01
3a96.3abd    .H..    [0000:fff0121b]   MCHBAR: [00001584] <= 00
3abf.3ac0    .H..    [0000:fff01d38]   POST: *** ff30 ***
3ac3.3ac4    .H..    [0000:fff01239]   MCHBAR: [000014f0] => 00810000
3ac3.3ac5    .H..    [0000:fff01239]   MCHBAR: [000014f0] <= 00810300
3ac3.3ac8    .H..    [0000:fff01245]   MCHBAR: [000015f0] => 00810000
3ac3.3ac9    .H..    [0000:fff01245]   MCHBAR: [000015f0] <= 00810300
3ac3.3aca    .H..    [0000:fff01245]   MCHBAR: [00001434] => 80
3ac3.3acb    .H..    [0000:fff01245]   MCHBAR: [00001434] <= c0
3acd.3ace    .H..    [0000:fff01d38]   POST: *** ff31 ***
3ad1.3ad2    .H..    [0000:fff01266]   MCHBAR: [0000120c] => 00000000
3ad1.3ad3    .H..    [0000:fff01266]   MCHBAR: [0000120c] <= 00000003
3ad1.3ad4    .H..    [0000:fff01274]   MCHBAR: [0000130c] => 00000000
3ad1.3ad5    .H..    [0000:fff01274]   MCHBAR: [0000130c] <= 00000003
3ad7.3ad8    .H..    [0000:fff01d38]   POST: *** ff32 ***
3ada.3adb    .H..    [0000:fff01ed5]   PCI: 0:00.0 [008] => 03
3add.3ade    .H..    [0000:fff01edd]   MCHBAR: [00000400] => 20
3add.3ae2    .H..    [0000:fff01ee5]   MCHBAR: [00000400] => 000e0020
3add.3ae3    .H..    [0000:fff01ee5]   MCHBAR: [00000400] <= 000c0000
3ae4.3ae5    .H..    [0000:fff01d38]   POST: *** ff33 ***
3af2.3af3    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00000000
3af2.3af4    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00010000
3af2.3af5    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00010000
3af2.3af6    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00018000
3af2.3af7    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00018000
3af2.3af8    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00028000
3af9.3afa    RH.U    [0000:fff019c4]   MEM:  readl 00000000 => d94f6e28
3afb.3afc    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00028000
3afb.3afd    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00248000
3afe.3aff    RH.U    [0000:fff019c4]   MEM:  readl 00000000 => 9f0d6748
3b00.3b01    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00248000
3b00.3b02    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00448000
3b03.3b04    RH.U    [0000:fff019c4]   MEM:  readl 00000000 => d967674a
3b05.3b06    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00448000
3b05.3b07    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00048000
3b08.3b09    RH.U    [0000:fff019c4]   MEM:  readl 00000200 => d907564d
3b1c.3b1d    .H..    [0000:fff01ac1]   MCHBAR: [00000200] => 00048000
3b1c.3b1e    .H..    [0000:fff01ac1]   MCHBAR: [00000200] <= 00038000
3b1f.3b20    RH.U    [0000:fff01ac1]   MEM:  readl 00003a58 => d94f6e28
3b21.3b22    .H..    [0000:fff01ac1]   MCHBAR: [00000200] => 00038000
3b21.3b23    .H..    [0000:fff01ac1]   MCHBAR: [00000200] <= 00028000
3b24.3b25    RH.U    [0000:fff01ac1]   MEM:  readl 00000000 => 9f0d6748
3b26.3b27    .H..    [0000:fff01ac1]   MCHBAR: [00000200] => 00028000
3b26.3b28    .H..    [0000:fff01ac1]   MCHBAR: [00000200] <= 00068000
3b29.3b2a    RH.U    [0000:fff01ac1]   MEM:  readl 00000000 => d967674a
3b29.3b2b    RH.U    [0000:fff01ac1]   MEM:  readl 00000000 => d907564d
3b2c.3b2d    .H..    [0000:fff01ac1]   MCHBAR: [00000200] => 00068000
3b2c.3b2e    .H..    [0000:fff01ac1]   MCHBAR: [00000200] <= 00038000
3b2f.3b30    RH.U    [0000:fff01ac1]   MEM:  readl 00003258 => d94f6e28
3b31.3b32    .H..    [0000:fff01ac1]   MCHBAR: [00000200] => 00038000
3b31.3b33    .H..    [0000:fff01ac1]   MCHBAR: [00000200] <= 00048000
3b34.3b35    RH.U    [0000:fff01ac1]   MEM:  readl 00001e00 => 9f0d6748
3b34.3b36    RH.U    [0000:fff01ac1]   MEM:  readl 00000200 => d967674a
3b37.3b38    .H..    [0000:fff01ac1]   MCHBAR: [00000200] => 00048000
3b37.3b39    .H..    [0000:fff01ac1]   MCHBAR: [00000200] <= 00040000
3b37.3b3a    .H..    [0000:fff01ac1]   MCHBAR: [00001200] => 00040004
3b37.3b3c    .H..    [0000:fff01ba6]   MCHBAR: [00001202] => 00040004
3b37.3b3d    .H..    [0000:fff01ba6]   MCHBAR: [00001204] => 00040004
3b37.3b3e    .H..    [0000:fff01975]   MCHBAR: [00001206] => 00020004
3b37.3b3f    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00040000
3b37.3b40    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00010000
3b37.3b41    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00010000
3b37.3b42    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00018000
3b37.3b43    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00018000
3b37.3b44    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00028000
3b45.3b46    RH.U    [0000:fff019c4]   MEM:  readl 08000000 => fd885422
3b47.3b48    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00028000
3b47.3b49    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00248000
3b4a.3b4b    RH.U    [0000:fff019c4]   MEM:  readl 08000000 => fdc0642a
3b4c.3b4d    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00248000
3b4c.3b4e    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00448000
3b4f.3b50    RH.U    [0000:fff019c4]   MEM:  readl 08000000 => bd8a542a
3b51.3b52    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00448000
3b51.3b53    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00048000
3b54.3b55    RH.U    [0000:fff019c4]   MEM:  readl 08000200 => fdb85423
3b66.3b67    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00048000
3b66.3b68    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00038000
3b69.3b6a    RH.U    [0000:fff01ae2]   MEM:  readl 08003a58 => fd885422
3b6b.3b6c    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00038000
3b6b.3b6d    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00028000
3b6e.3b6f    RH.U    [0000:fff01ae2]   MEM:  readl 08000000 => fdc0642a
3b70.3b71    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00028000
3b70.3b72    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00068000
3b73.3b74    RH.U    [0000:fff01ae2]   MEM:  readl 08000000 => bd8a542a
3b73.3b75    RH.U    [0000:fff01ae2]   MEM:  readl 08000000 => fdb85423
3b76.3b77    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00068000
3b76.3b78    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00038000
3b79.3b7a    RH.U    [0000:fff01ae2]   MEM:  readl 08003258 => fd885422
3b7b.3b7c    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00038000
3b7b.3b7d    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00048000
3b7e.3b7f    RH.U    [0000:fff01ae2]   MEM:  readl 08001e00 => fdc0642a
3b7e.3b80    RH.U    [0000:fff01ae2]   MEM:  readl 08000200 => bd8a542a
3b81.3b82    .H..    [0000:fff01ae2]   MCHBAR: [00000200] => 00048000
3b81.3b83    .H..    [0000:fff01ae2]   MCHBAR: [00000200] <= 00040000
3b81.3b84    .H..    [0000:fff01ae2]   MCHBAR: [00001300] => 000c0008
3b81.3b85    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00040000
3b81.3b86    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00010000
3b81.3b87    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00010000
3b81.3b88    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00018000
3b81.3b89    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00018000
3b81.3b8a    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00028000
3b8b.3b8c    RH.U    [0000:fff019c4]   MEM:  readl 10000000 => fdb85423
3b8d.3b8e    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00028000
3b8d.3b8f    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00248000
3b90.3b91    RH.U    [0000:fff019c4]   MEM:  readl 10000000 => fd885422
3b92.3b93    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00248000
3b92.3b94    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00448000
3b95.3b96    RH.U    [0000:fff019c4]   MEM:  readl 10000000 => fdc0642a
3b97.3b98    .H..    [0000:fff019c4]   MCHBAR: [00000200] => 00448000
3b97.3b99    .H..    [0000:fff019c4]   MCHBAR: [00000200] <= 00048000
3b9a.3b9b    RH.U    [0000:fff019c4]   MEM:  readl 10000200 => bd8a542a
3b9c.3b9d    .H..    [0000:fff01a7d]   MCHBAR: [00000200] => 00048000
3b9c.3b9e    .H..    [0000:fff01a7d]   MCHBAR: [00000200] <= 00038000
3b9f.3ba0    RH.U    [0000:fff01a7d]   MEM:  readl 10003a58 => fdb85423
3ba1.3ba2    .H..    [0000:fff01a7d]   MCHBAR: [00000200] => 00038000
3ba1.3ba3    .H..    [0000:fff01a7d]   MCHBAR: [00000200] <= 00028000
3ba4.3ba5    RH.U    [0000:fff01a7d]   MEM:  readl 10000000 => fd885422
3ba6.3ba7    .H..    [0000:fff01a7d]   MCHBAR: [00000200] => 00028000
3ba6.3ba8    .H..    [0000:fff01a7d]   MCHBAR: [00000200] <= 00068000
3ba9.3baa    RH.U    [0000:fff01a7d]   MEM:  readl 10000000 => fdc0642a
3ba9.3bab    RH.U    [0000:fff01a7d]   MEM:  readl 10000000 => bd8a542a
3bac.3bad    .H..    [0000:fff01a7d]   MCHBAR: [00000200] => 00068000
3bac.3bae    .H..    [0000:fff01a7d]   MCHBAR: [00000200] <= 00038000
3baf.3bb0    RH.U    [0000:fff01a7d]   MEM:  readl 10003258 => fdb85423
3bb1.3bb2    .H..    [0000:fff01a7d]   MCHBAR: [00000200] => 00038000
3bb1.3bb3    .H..    [0000:fff01a7d]   MCHBAR: [00000200] <= 00048000
3bb4.3bb5    RH.U    [0000:fff01a7d]   MEM:  readl 10001e00 => fd885422
3bb4.3bb6    RH.U    [0000:fff01a7d]   MEM:  readl 10000200 => fdc0642a
3bb7.3bb8    .H..    [0000:fff01a7d]   MCHBAR: [00000200] => 00048000
3bb7.3bb9    .H..    [0000:fff01a7d]   MCHBAR: [00000200] <= 00040000
3bb7.3bba    .H..    [0000:fff01a7d]   MCHBAR: [00001302] => 000c000c
3bb7.3bbb    .H..    [0000:fff01ba6]   MCHBAR: [00001304] => 000c000c
3bb7.3bbc    .H..    [0000:fff01975]   MCHBAR: [00001306] => 0022000c
3bbe.3bbf    .H..    [0000:fff01d38]   POST: *** ff34 ***
3bc2.3bc3    .H..    [0000:fff00a69]   MCHBAR: [00001434] => 41c0
3bc2.3bc4    .H..    [0000:fff00a69]   MCHBAR: [00001434] <= 41c0
3bc2.3bc5    .H..    [0000:fff00a69]   MCHBAR: [00000200] => 00040000
3bc2.3bc7    .H..    [0000:fff00a83]   MCHBAR: [00000200] <= 00040402
3bc9.3bca    .H..    [0000:fff01d38]   POST: *** ff35 ***
3bce.3bcf    .H..    [0000:fff012cc]   MCHBAR: [00001200] <= 0008
3bce.3bd0    .H..    [0000:fff0130f]   MCHBAR: [00001208] <= 03
3bce.3bd1    .H..    [0000:fff0130f]   MCHBAR: [00001202] <= 0008
3bce.3bd2    .H..    [0000:fff012e3]   MCHBAR: [00001204] <= 0008
3bce.3bd3    .H..    [0000:fff012ff]   MCHBAR: [00001209] <= 00
3bce.3bd4    .H..    [0000:fff01312]   MCHBAR: [00001209] <= 00
3bce.3bd5    .H..    [0000:fff01312]   MCHBAR: [00001206] <= 0008
3bce.3bd6    .H..    [0000:fff012b7]   MCHBAR: [00001300] <= 0010
3bce.3bd7    .H..    [0000:fff012ff]   MCHBAR: [00001308] <= 33
3bce.3bd8    .H..    [0000:fff01312]   MCHBAR: [00001308] <= 33
3bce.3bd9    .H..    [0000:fff01312]   MCHBAR: [00001302] <= 0020
3bce.3bda    .H..    [0000:fff01348]   MCHBAR: [00001304] <= 0020
3bce.3bdb    .H..    [0000:fff012ff]   MCHBAR: [00001309] <= 00
3bce.3bdc    .H..    [0000:fff01312]   MCHBAR: [00001309] <= 00
3bce.3bdd    .H..    [0000:fff01312]   MCHBAR: [00001306] <= 0020
3bce.3bde    .H..    [0000:fff01374]   MCHBAR: [00000204] <= 0000
3bdf.3be0    .H..    [0000:fff01389]   PCI: 0:00.0 [0a0] <= 000a
3bdf.3be1    .H..    [0000:fff01389]   PCI: 0:00.0 [0b0] <= 5000
3bdf.3be2    .H..    [0000:fff01389]   PCI: 0:00.0 [0a2] <= 0500
3be4.3be5    .H..    [0000:fff01d38]   POST: *** ff36 ***
3bf9.3bfa    .H..    [0000:fff01bd4]   MCHBAR: [00000200] => 00040402
3bf9.3bfb    .H..    [0000:fff01bd4]   MCHBAR: [00000200] <= 00040002
3bf9.3bfc    .H..    [0000:fff01bd4]   MCHBAR: [00001250] <= 000006c4
3bf9.3bfd    .H..    [0000:fff01bd4]   MCHBAR: [00001254] <= 871a066d
3bf9.3bfe    .H..    [0000:fff01bd4]   MCHBAR: [00001350] <= 000006c4
3bf9.3bff    .H..    [0000:fff01bd4]   MCHBAR: [00001354] <= 871a066d
3bf9.3c00    .H..    [0000:fff01bd4]   MCHBAR: [00000040] => 00000002
3bf9.3c01    .H..    [0000:fff01bd4]   MCHBAR: [00000040] <= 00000000
3bf9.3c02    .H..    [0000:fff01bd4]   MCHBAR: [00000230] => 340a0006
3bf9.3c03    .H..    [0000:fff01bd4]   MCHBAR: [00000230] <= 340a0000
3bf9.3c04    .H..    [0000:fff01bd4]   MCHBAR: [00000230] => 340a0000
3bf9.3c05    .H..    [0000:fff01bd4]   MCHBAR: [00000230] <= 34028000
3bf9.3c06    .H..    [0000:fff01bd4]   MCHBAR: [00000238] => 07000000
3bf9.3c07    .H..    [0000:fff01bd4]   MCHBAR: [00000238] <= 04bdb600
3bf9.3c08    .H..    [0000:fff01bd4]   MCHBAR: [0000023c] => 03000000
3bf9.3c09    .H..    [0000:fff01bd4]   MCHBAR: [0000023c] <= 003db600
3c0b.3c0c    .H..    [0000:fff01d38]   POST: *** ff37 ***
3c10.3c11    .H..    [0000:fff01cd4]   MCHBAR: [00001234] => 000e1800
3c10.3c12    .H..    [0000:fff01cd4]   MCHBAR: [00001234] <= 000e1800
3c10.3c13    .H..    [0000:fff01cd4]   MCHBAR: [00001234] => 000e1800
3c10.3c14    .H..    [0000:fff01cd4]   MCHBAR: [00001234] <= b10e1800
3c10.3c15    .H..    [0000:fff01cd4]   MCHBAR: [00001334] => 000c1800
3c10.3c16    .H..    [0000:fff01cd4]   MCHBAR: [00001334] <= 000c1800
3c10.3c17    .H..    [0000:fff01cd4]   MCHBAR: [00001334] => 000c1800
3c10.3c18    .H..    [0000:fff01cd4]   MCHBAR: [00001334] <= 910c1800
3c1a.3c1b    .H..    [0000:fff01d38]   POST: *** ff38 ***
3c1f.3c20    .H..    [0000:fff01f5f]   MCHBAR: [00000200] => 00040002
3c1f.3c21    .H..    [0000:fff01f5f]   MCHBAR: [00000200] <= 000f8002
3c22.3c23    .H..    [0000:fff01d38]   POST: *** ff39 ***
3c30.3c31    .H..    [0000:fff00ec9]   MCHBAR: [000012a4] => 00000020
3c30.3c32    .H..    [0000:fff00ec9]   MCHBAR: [000012a4] <= 80000020
3c30.3c33    .H..    [0000:fff00ec9]   MCHBAR: [000013a4] => 00000020
3c30.3c34    .H..    [0000:fff00ec9]   MCHBAR: [000013a4] <= 80000020
3c30.3c35    .H..    [0000:fff00ec9]   MCHBAR: [00001414] => 011a0000
3c30.3c36    .H..    [0000:fff00ec9]   MCHBAR: [00001414] <= 039a0000
3c30.3c37    .H..    [0000:fff00ec9]   MCHBAR: [000014f0] => 0300
3c30.3c38    .H..    [0000:fff00ec9]   MCHBAR: [000014f0] <= 0300
3c30.3c39    .H..    [0000:fff00ec9]   MCHBAR: [000015f0] => 0300
3c30.3c3a    .H..    [0000:fff00ec9]   MCHBAR: [000015f0] <= 0300
3c30.3c3b    .H..    [0000:fff00ec9]   MCHBAR: [00000200] => 8002
3c30.3c3c    .H..    [0000:fff00ec9]   MCHBAR: [00000200] <= 0002
3c30.3c40    .H..    [0000:fff00dee]   MCHBAR: [00001484] => 00
3c30.3c41    .H..    [0000:fff00dee]   MCHBAR: [00001484] <= 08
3c30.3c45    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 8101
3c30.3c46    .H..    [0000:fff00c11]   MCHBAR: [0000121c] <= 8281
3c30.3c47    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 00838281
3c30.3c48    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00
3c30.3c49    .H..    [0000:fff00c11]   MCHBAR: [000014b0] <= 00
3c30.3c4a    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00000000
3c30.3c52    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] => 0300
3c30.3c53    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] <= 0100
3c30.3c54    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] => 0100
3c30.3c55    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] <= 0300
3c30.3c56    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] => 0300
3c30.3c57    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] <= 0100
3c30.3c58    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] => 0100
3c30.3c59    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] <= 0300
3c5a.3c5b    RH.U    [0000:fff00b1f]   MEM:  readl 00000000 => ffffffff
3c5c.3c5d    RH.U    [0000:fff00b1f]   IO:  inb 0061 => 3c
3c5e.3c5f    .H..    [0000:fff00b1f]   MCHBAR: [000014ac] => 80002121
3c5e.3c64    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0300
3c5e.3c65    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0100
3c5e.3c66    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0100
3c5e.3c67    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0300
3c5e.3c68    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0300
3c5e.3c69    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0100
3c5e.3c6a    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0100
3c5e.3c6b    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0300
3c6c.3c6d    RH.U    [0000:fff00b2a]   MEM:  readl 00000000 => 9f0d6748
3c6e.3c6f    RH.U    [0000:fff00b2a]   IO:  inb 0061 => 3c
3c70.3c71    .H..    [0000:fff00b2a]   MCHBAR: [000014ac] => 80002121
3c70.3c72    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0300
3c70.3c73    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0100
3c70.3c74    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0100
3c70.3c75    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0300
3c70.3c76    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0300
3c70.3c77    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0100
3c70.3c78    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0100
3c70.3c79    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0300
3c7a.3c7b    RH.U    [0000:fff00b6e]   MEM:  readl 00000000 => d967674a
3c7c.3c7d    RH.U    [0000:fff00b6e]   IO:  inb 0061 => 3c
3c7e.3c7f    .H..    [0000:fff00b6e]   MCHBAR: [000014ac] => 80002121
3c7e.3c82    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 8281
3c7e.3c83    .H..    [0000:fff00c11]   MCHBAR: [0000121c] <= 8281
3c7e.3c84    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 00838281
3c7e.3c85    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00
3c7e.3c86    .H..    [0000:fff00c11]   MCHBAR: [000014b0] <= 04
3c7e.3c87    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00000004
3c7e.3c89    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] => 0300
3c7e.3c8a    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] <= 0100
3c7e.3c8b    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] => 0100
3c7e.3c8c    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] <= 0300
3c7e.3c8d    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] => 0300
3c7e.3c8e    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] <= 0100
3c7e.3c8f    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] => 0100
3c7e.3c90    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] <= 0300
3c91.3c92    RH.U    [0000:fff00b1f]   MEM:  readl 00000000 => d907564d
3c93.3c94    RH.U    [0000:fff00b1f]   IO:  inb 0061 => 2c
3c95.3c96    .H..    [0000:fff00b1f]   MCHBAR: [000014ac] => c0002121
3c95.3c97    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0300
3c95.3c98    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0100
3c95.3c99    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0100
3c95.3c9a    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0300
3c95.3c9b    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0300
3c95.3c9c    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0100
3c95.3c9d    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0100
3c95.3c9e    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0300
3c9f.3ca0    RH.U    [0000:fff00b2a]   MEM:  readl 00000000 => ffffffff
3ca1.3ca2    RH.U    [0000:fff00b2a]   IO:  inb 0061 => 3c
3ca3.3ca4    .H..    [0000:fff00b2a]   MCHBAR: [000014ac] => c0002121
3ca3.3ca5    .H..    [0000:fff00b70]   MCHBAR: [000014f0] => 0300
3ca3.3ca6    .H..    [0000:fff00b70]   MCHBAR: [000014f0] <= 0100
3ca3.3ca7    .H..    [0000:fff00b70]   MCHBAR: [000014f0] => 0100
3ca3.3ca8    .H..    [0000:fff00b70]   MCHBAR: [000014f0] <= 0300
3ca3.3ca9    .H..    [0000:fff00b70]   MCHBAR: [000015f0] => 0300
3ca3.3caa    .H..    [0000:fff00b70]   MCHBAR: [000015f0] <= 0100
3ca3.3cab    .H..    [0000:fff00b70]   MCHBAR: [000015f0] => 0100
3ca3.3cac    .H..    [0000:fff00b70]   MCHBAR: [000015f0] <= 0300
3cad.3cae    RH.U    [0000:fff00b70]   MEM:  readl 00000000 => 9f0d6748
3caf.3cb0    RH.U    [0000:fff00b70]   IO:  inb 0061 => 3c
3cb1.3cb2    .H..    [0000:fff00b70]   MCHBAR: [000014ac] => c0002121
3cb1.3cb5    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 8281
3cb1.3cb6    .H..    [0000:fff00c11]   MCHBAR: [0000121c] <= 8281
3cb1.3cb7    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 00838281
3cb1.3cb8    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 04
3cb1.3cb9    .H..    [0000:fff00c11]   MCHBAR: [000014b0] <= 00
3cb1.3cba    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00000000
3cb1.3cc1    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3cb1.3cc2    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3cb1.3cc3    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3cb1.3cc4    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3cb1.3cc5    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3cb1.3cc6    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3cb1.3cc7    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3cb1.3cc8    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3cc9.3cca    RH.U    [0000:fff00b77]   MEM:  readl 00000000 => d967674a
3ccb.3ccc    RH.U    [0000:fff00b77]   IO:  inb 0061 => 2c
3ccd.3cce    .H..    [0000:fff00b77]   MCHBAR: [000014ac] => 80002121
3ccd.3cd3    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3ccd.3cd4    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3ccd.3cd5    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3ccd.3cd6    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3ccd.3cd7    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3ccd.3cd8    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3ccd.3cd9    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3ccd.3cda    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3cdb.3cdc    RH.U    [0000:fff00b82]   MEM:  readl 00000000 => d907564d
3cdd.3cde    RH.U    [0000:fff00b82]   IO:  inb 0061 => 3c
3cdf.3ce0    .H..    [0000:fff00b82]   MCHBAR: [000014ac] => 80002121
3cdf.3ce1    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3cdf.3ce2    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3cdf.3ce3    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3cdf.3ce4    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3cdf.3ce5    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3cdf.3ce6    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3cdf.3ce7    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3cdf.3ce8    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3ce9.3cea    RH.U    [0000:fff00bc8]   MEM:  readl 00000000 => ffffffff
3ceb.3cec    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 3c
3ced.3cee    .H..    [0000:fff00bc8]   MCHBAR: [000014ac] => 80002121
3ced.3cf0    .H..    [0000:fff00d25]   MCHBAR: [00001484] => 08
3ced.3cf1    .H..    [0000:fff00d25]   MCHBAR: [00001484] <= 18
3ced.3cf2    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3ced.3cf3    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3ced.3cf4    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3ced.3cf5    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3ced.3cf6    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3ced.3cf7    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3ced.3cf8    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3ced.3cf9    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3cfa.3cfb    RH.U    [0000:fff00b77]   MEM:  readl 00000000 => 9f0d6748
3cfc.3cfd    RH.U    [0000:fff00b77]   IO:  inb 0061 => 3c
3cfe.3cff    .H..    [0000:fff00b77]   MCHBAR: [000014ac] => 80002121
3cfe.3d00    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3cfe.3d01    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3cfe.3d02    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3cfe.3d03    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3cfe.3d04    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3cfe.3d05    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3cfe.3d06    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3cfe.3d07    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3d08.3d09    RH.U    [0000:fff00b82]   MEM:  readl 00000000 => d967674a
3d0a.3d0b    RH.U    [0000:fff00b82]   IO:  inb 0061 => 3c
3d0c.3d0d    .H..    [0000:fff00b82]   MCHBAR: [000014ac] => 80002121
3d0c.3d0e    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3d0c.3d0f    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3d0c.3d10    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3d0c.3d11    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3d0c.3d12    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3d0c.3d13    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3d0c.3d14    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3d0c.3d15    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3d16.3d17    RH.U    [0000:fff00bc8]   MEM:  readl 00000000 => d907564d
3d18.3d19    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 2c
3d1a.3d1b    .H..    [0000:fff00bc8]   MCHBAR: [000014ac] => 80002121
3d1a.3d1c    .H..    [0000:fff00d4b]   MCHBAR: [00001484] => 18
3d1a.3d1d    .H..    [0000:fff00d4b]   MCHBAR: [00001484] <= 28
3d1a.3d1e    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3d1a.3d1f    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3d1a.3d20    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3d1a.3d21    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3d1a.3d22    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3d1a.3d23    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3d1a.3d24    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3d1a.3d25    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3d26.3d27    RH.U    [0000:fff00b77]   MEM:  readl 00000000 => ffffffff
3d28.3d29    RH.U    [0000:fff00b77]   IO:  inb 0061 => 3c
3d2a.3d2b    .H..    [0000:fff00b77]   MCHBAR: [000014ac] => 80002121
3d2a.3d2c    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3d2a.3d2d    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3d2a.3d2e    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3d2a.3d2f    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3d2a.3d30    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3d2a.3d31    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3d2a.3d32    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3d2a.3d33    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3d34.3d35    RH.U    [0000:fff00b82]   MEM:  readl 00000000 => 9f0d6748
3d36.3d37    RH.U    [0000:fff00b82]   IO:  inb 0061 => 2c
3d38.3d39    .H..    [0000:fff00b82]   MCHBAR: [000014ac] => 80002121
3d38.3d3a    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3d38.3d3b    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3d38.3d3c    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3d38.3d3d    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3d38.3d3e    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3d38.3d3f    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3d38.3d40    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3d38.3d41    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3d42.3d43    RH.U    [0000:fff00bc8]   MEM:  readl 00000000 => d967674a
3d44.3d45    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 3c
3d46.3d47    .H..    [0000:fff00bc8]   MCHBAR: [000014ac] => 80002121
3d46.3d48    .H..    [0000:fff00d25]   MCHBAR: [00001484] => 28
3d46.3d49    .H..    [0000:fff00d25]   MCHBAR: [00001484] <= 38
3d46.3d4a    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3d46.3d4b    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3d46.3d4c    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3d46.3d4d    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3d46.3d4e    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3d46.3d4f    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3d46.3d50    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3d46.3d51    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3d52.3d53    RH.U    [0000:fff00b77]   MEM:  readl 00000000 => d907564d
3d54.3d55    RH.U    [0000:fff00b77]   IO:  inb 0061 => 3c
3d56.3d57    .H..    [0000:fff00b77]   MCHBAR: [000014ac] => 80002121
3d56.3d58    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3d56.3d59    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3d56.3d5a    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3d56.3d5b    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3d56.3d5c    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3d56.3d5d    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3d56.3d5e    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3d56.3d5f    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3d60.3d61    RH.U    [0000:fff00b82]   MEM:  readl 00000000 => ffffffff
3d62.3d63    RH.U    [0000:fff00b82]   IO:  inb 0061 => 2c
3d64.3d65    .H..    [0000:fff00b82]   MCHBAR: [000014ac] => 80002121
3d64.3d66    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3d64.3d67    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3d64.3d68    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3d64.3d69    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3d64.3d6a    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3d64.3d6b    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3d64.3d6c    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3d64.3d6d    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3d6e.3d6f    RH.U    [0000:fff00bc8]   MEM:  readl 00000000 => 9f0d6748
3d70.3d71    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 2c
3d72.3d73    .H..    [0000:fff00bc8]   MCHBAR: [000014ac] => 80002121
3d72.3d74    .H..    [0000:fff00d4b]   MCHBAR: [00001484] => 38
3d72.3d75    .H..    [0000:fff00d4b]   MCHBAR: [00001484] <= 48
3d72.3d76    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3d72.3d77    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3d72.3d78    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3d72.3d79    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3d72.3d7a    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3d72.3d7b    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3d72.3d7c    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3d72.3d7d    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3d7e.3d7f    RH.U    [0000:fff00b77]   MEM:  readl 00000000 => d967674a
3d80.3d81    RH.U    [0000:fff00b77]   IO:  inb 0061 => 2c
3d82.3d83    .H..    [0000:fff00b77]   MCHBAR: [000014ac] => c0002121
3d82.3d84    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3d82.3d85    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3d82.3d86    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3d82.3d87    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3d82.3d88    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3d82.3d89    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3d82.3d8a    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3d82.3d8b    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3d8c.3d8d    RH.U    [0000:fff00b82]   MEM:  readl 00000000 => d907564d
3d8e.3d8f    RH.U    [0000:fff00b82]   IO:  inb 0061 => 2c
3d90.3d91    .H..    [0000:fff00b82]   MCHBAR: [000014ac] => c0002121
3d90.3d92    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] => 0300
3d90.3d93    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] <= 0100
3d90.3d94    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] => 0100
3d90.3d95    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] <= 0300
3d90.3d96    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] => 0300
3d90.3d97    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] <= 0100
3d90.3d98    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] => 0100
3d90.3d99    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] <= 0300
3d9a.3d9b    RH.U    [0000:fff00bc6]   MEM:  readl 00000000 => ffffffff
3d9c.3d9d    RH.U    [0000:fff00bc6]   IO:  inb 0061 => 2c
3d9e.3d9f    .H..    [0000:fff00bc6]   MCHBAR: [000014ac] => c0002121
3d9e.3da1    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 8281
3d9e.3da2    .H..    [0000:fff00c11]   MCHBAR: [0000121c] <= 8201
3d9e.3da3    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 00838201
3d9e.3da4    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00
3d9e.3da5    .H..    [0000:fff00c11]   MCHBAR: [000014b0] <= 04
3d9e.3da6    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00000004
3d9e.3da8    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] => 0300
3d9e.3da9    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] <= 0100
3d9e.3daa    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] => 0100
3d9e.3dab    .H..    [0000:fff00b1f]   MCHBAR: [000014f0] <= 0300
3d9e.3dac    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] => 0300
3d9e.3dad    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] <= 0100
3d9e.3dae    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] => 0100
3d9e.3daf    .H..    [0000:fff00b1f]   MCHBAR: [000015f0] <= 0300
3db0.3db1    RH.U    [0000:fff00b1f]   MEM:  readl 00000000 => 9f0d6748
3db2.3db3    RH.U    [0000:fff00b1f]   IO:  inb 0061 => 2c
3db4.3db5    .H..    [0000:fff00b1f]   MCHBAR: [000014ac] => 80002121
3db4.3db6    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0300
3db4.3db7    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0100
3db4.3db8    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0100
3db4.3db9    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0300
3db4.3dba    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0300
3db4.3dbb    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0100
3db4.3dbc    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0100
3db4.3dbd    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0300
3dbe.3dbf    RH.U    [0000:fff00b2a]   MEM:  readl 00000000 => d967674a
3dc0.3dc1    RH.U    [0000:fff00b2a]   IO:  inb 0061 => 3c
3dc2.3dc3    .H..    [0000:fff00b2a]   MCHBAR: [000014ac] => 80002121
3dc2.3dc4    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0300
3dc2.3dc5    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0100
3dc2.3dc6    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0100
3dc2.3dc7    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0300
3dc2.3dc8    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0300
3dc2.3dc9    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0100
3dc2.3dca    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0100
3dc2.3dcb    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0300
3dcc.3dcd    RH.U    [0000:fff00b6e]   MEM:  readl 00000000 => d907564d
3dce.3dcf    RH.U    [0000:fff00b6e]   IO:  inb 0061 => 3c
3dd0.3dd1    .H..    [0000:fff00b6e]   MCHBAR: [000014ac] => 80002121
3dd0.3dd4    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 8201
3dd0.3dd5    .H..    [0000:fff00c11]   MCHBAR: [0000121c] <= 8201
3dd0.3dd6    .H..    [0000:fff00c11]   MCHBAR: [0000121c] => 00838201
3dd0.3dd7    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 04
3dd0.3dd8    .H..    [0000:fff00c11]   MCHBAR: [000014b0] <= 08
3dd0.3dd9    .H..    [0000:fff00c11]   MCHBAR: [000014b0] => 00000008
3dd0.3ddb    .H..    [0000:fff00eab]   MCHBAR: [00001224] => 22
3dd0.3ddc    .H..    [0000:fff00eab]   MCHBAR: [00001224] <= 32
3dd0.3dde    .H..    [0000:fff00dee]   MCHBAR: [00001584] => 00
3dd0.3ddf    .H..    [0000:fff00dee]   MCHBAR: [00001584] <= 08
3dd0.3de0    .H..    [0000:fff00c11]   MCHBAR: [0000131c] => 8101
3dd0.3de1    .H..    [0000:fff00c11]   MCHBAR: [0000131c] <= 8281
3dd0.3de2    .H..    [0000:fff00c11]   MCHBAR: [0000131c] => 00838281
3dd0.3de3    .H..    [0000:fff00c11]   MCHBAR: [000015b0] => 00
3dd0.3de4    .H..    [0000:fff00c11]   MCHBAR: [000015b0] <= 00
3dd0.3de5    .H..    [0000:fff00c11]   MCHBAR: [000015b0] => 00000000
3dd0.3de6    .H..    [0000:fff00e14]   MCHBAR: [000014f0] => 0300
3dd0.3de7    .H..    [0000:fff00e14]   MCHBAR: [000014f0] <= 0100
3dd0.3de8    .H..    [0000:fff00e14]   MCHBAR: [000014f0] => 0100
3dd0.3de9    .H..    [0000:fff00e14]   MCHBAR: [000014f0] <= 0300
3dd0.3dea    .H..    [0000:fff00e14]   MCHBAR: [000015f0] => 0300
3dd0.3deb    .H..    [0000:fff00e14]   MCHBAR: [000015f0] <= 0100
3dd0.3dec    .H..    [0000:fff00e14]   MCHBAR: [000015f0] => 0100
3dd0.3ded    .H..    [0000:fff00e14]   MCHBAR: [000015f0] <= 0300
3dee.3def    RH.U    [0000:fff00e14]   MEM:  readl 00000040 => 68b03f9f
3df0.3df1    RH.U    [0000:fff00e14]   IO:  inb 0061 => 3c
3df2.3df3    .H..    [0000:fff00e14]   MCHBAR: [000015ac] => 80002121
3df2.3df4    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0300
3df2.3df5    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0100
3df2.3df6    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0100
3df2.3df7    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0300
3df2.3df8    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0300
3df2.3df9    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0100
3df2.3dfa    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0100
3df2.3dfb    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0300
3dfc.3dfd    RH.U    [0000:fff00b2a]   MEM:  readl 00000040 => fdc0642a
3dfe.3dff    RH.U    [0000:fff00b2a]   IO:  inb 0061 => 2c
3e00.3e01    .H..    [0000:fff00b2a]   MCHBAR: [000015ac] => 80002121
3e00.3e02    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0300
3e00.3e03    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0100
3e00.3e04    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0100
3e00.3e05    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0300
3e00.3e06    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0300
3e00.3e07    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0100
3e00.3e08    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0100
3e00.3e09    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0300
3e0a.3e0b    RH.U    [0000:fff00b6e]   MEM:  readl 00000040 => bd8a542a
3e0c.3e0d    RH.U    [0000:fff00b6e]   IO:  inb 0061 => 3c
3e0e.3e0f    .H..    [0000:fff00b6e]   MCHBAR: [000015ac] => 80002121
3e0e.3e10    .H..    [0000:fff00cc4]   MCHBAR: [0000131c] => 8281
3e0e.3e11    .H..    [0000:fff00cc4]   MCHBAR: [0000131c] <= 8281
3e0e.3e12    .H..    [0000:fff00cc4]   MCHBAR: [0000131c] => 00838281
3e0e.3e13    .H..    [0000:fff00cc4]   MCHBAR: [000015b0] => 00
3e0e.3e14    .H..    [0000:fff00cc4]   MCHBAR: [000015b0] <= 04
3e0e.3e15    .H..    [0000:fff00cc4]   MCHBAR: [000015b0] => 00000004
3e0e.3e16    .H..    [0000:fff00cd8]   MCHBAR: [000014f0] => 0300
3e0e.3e17    .H..    [0000:fff00cd8]   MCHBAR: [000014f0] <= 0100
3e0e.3e18    .H..    [0000:fff00cd8]   MCHBAR: [000014f0] => 0100
3e0e.3e19    .H..    [0000:fff00cd8]   MCHBAR: [000014f0] <= 0300
3e0e.3e1a    .H..    [0000:fff00cd8]   MCHBAR: [000015f0] => 0300
3e0e.3e1b    .H..    [0000:fff00cd8]   MCHBAR: [000015f0] <= 0100
3e0e.3e1c    .H..    [0000:fff00cd8]   MCHBAR: [000015f0] => 0100
3e0e.3e1d    .H..    [0000:fff00cd8]   MCHBAR: [000015f0] <= 0300
3e1e.3e1f    RH.U    [0000:fff00cd8]   MEM:  readl 00000040 => fdb85423
3e20.3e21    RH.U    [0000:fff00cd8]   IO:  inb 0061 => 3c
3e22.3e23    .H..    [0000:fff00cd8]   MCHBAR: [000015ac] => c0002121
3e22.3e24    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0300
3e22.3e25    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0100
3e22.3e26    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0100
3e22.3e27    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0300
3e22.3e28    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0300
3e22.3e29    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0100
3e22.3e2a    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0100
3e22.3e2b    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0300
3e2c.3e2d    RH.U    [0000:fff00b2a]   MEM:  readl 00000040 => 5c43332b
3e2e.3e2f    RH.U    [0000:fff00b2a]   IO:  inb 0061 => 2c
3e30.3e31    .H..    [0000:fff00b2a]   MCHBAR: [000015ac] => c0002121
3e30.3e32    .H..    [0000:fff00b70]   MCHBAR: [000014f0] => 0300
3e30.3e33    .H..    [0000:fff00b70]   MCHBAR: [000014f0] <= 0100
3e30.3e34    .H..    [0000:fff00b70]   MCHBAR: [000014f0] => 0100
3e30.3e35    .H..    [0000:fff00b70]   MCHBAR: [000014f0] <= 0300
3e30.3e36    .H..    [0000:fff00b70]   MCHBAR: [000015f0] => 0300
3e30.3e37    .H..    [0000:fff00b70]   MCHBAR: [000015f0] <= 0100
3e30.3e38    .H..    [0000:fff00b70]   MCHBAR: [000015f0] => 0100
3e30.3e39    .H..    [0000:fff00b70]   MCHBAR: [000015f0] <= 0300
3e3a.3e3b    RH.U    [0000:fff00b70]   MEM:  readl 00000040 => fdc0642a
3e3c.3e3d    RH.U    [0000:fff00b70]   IO:  inb 0061 => 2c
3e3e.3e3f    .H..    [0000:fff00b70]   MCHBAR: [000015ac] => c0002121
3e3e.3e40    .H..    [0000:fff00cf1]   MCHBAR: [0000131c] => 8281
3e3e.3e41    .H..    [0000:fff00cf1]   MCHBAR: [0000131c] <= 8281
3e3e.3e42    .H..    [0000:fff00cf1]   MCHBAR: [0000131c] => 00838281
3e3e.3e43    .H..    [0000:fff00cf1]   MCHBAR: [000015b0] => 04
3e3e.3e44    .H..    [0000:fff00cf1]   MCHBAR: [000015b0] <= 00
3e3e.3e45    .H..    [0000:fff00cf1]   MCHBAR: [000015b0] => 00000000
3e3e.3e46    .H..    [0000:fff00cfa]   MCHBAR: [000014f0] => 0300
3e3e.3e47    .H..    [0000:fff00cfa]   MCHBAR: [000014f0] <= 0100
3e3e.3e48    .H..    [0000:fff00cfa]   MCHBAR: [000014f0] => 0100
3e3e.3e49    .H..    [0000:fff00cfa]   MCHBAR: [000014f0] <= 0300
3e3e.3e4a    .H..    [0000:fff00cfa]   MCHBAR: [000015f0] => 0300
3e3e.3e4b    .H..    [0000:fff00cfa]   MCHBAR: [000015f0] <= 0100
3e3e.3e4c    .H..    [0000:fff00cfa]   MCHBAR: [000015f0] => 0100
3e3e.3e4d    .H..    [0000:fff00cfa]   MCHBAR: [000015f0] <= 0300
3e4e.3e4f    RH.U    [0000:fff00cfa]   MEM:  readl 00000040 => bd8a542a
3e50.3e51    RH.U    [0000:fff00cfa]   IO:  inb 0061 => 3c
3e52.3e53    .H..    [0000:fff00cfa]   MCHBAR: [000015ac] => 80002121
3e52.3e54    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3e52.3e55    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3e52.3e56    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3e52.3e57    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3e52.3e58    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3e52.3e59    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3e52.3e5a    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3e52.3e5b    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3e5c.3e5d    RH.U    [0000:fff00b82]   MEM:  readl 00000040 => fdb85423
3e5e.3e5f    RH.U    [0000:fff00b82]   IO:  inb 0061 => 3c
3e60.3e61    .H..    [0000:fff00b82]   MCHBAR: [000015ac] => 80002121
3e60.3e62    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3e60.3e63    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3e60.3e64    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3e60.3e65    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3e60.3e66    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3e60.3e67    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3e60.3e68    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3e60.3e69    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3e6a.3e6b    RH.U    [0000:fff00bc8]   MEM:  readl 00000040 => 5c43332b
3e6c.3e6d    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 2c
3e6e.3e6f    .H..    [0000:fff00bc8]   MCHBAR: [000015ac] => 80002121
3e6e.3e70    .H..    [0000:fff00d25]   MCHBAR: [00001584] => 08
3e6e.3e71    .H..    [0000:fff00d25]   MCHBAR: [00001584] <= 18
3e6e.3e72    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3e6e.3e73    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3e6e.3e74    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3e6e.3e75    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3e6e.3e76    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3e6e.3e77    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3e6e.3e78    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3e6e.3e79    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3e7a.3e7b    RH.U    [0000:fff00b77]   MEM:  readl 00000040 => fdc0642a
3e7c.3e7d    RH.U    [0000:fff00b77]   IO:  inb 0061 => 3c
3e7e.3e7f    .H..    [0000:fff00b77]   MCHBAR: [000015ac] => 80002121
3e7e.3e80    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3e7e.3e81    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3e7e.3e82    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3e7e.3e83    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3e7e.3e84    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3e7e.3e85    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3e7e.3e86    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3e7e.3e87    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3e88.3e89    RH.U    [0000:fff00b82]   MEM:  readl 00000040 => bd8a542a
3e8a.3e8b    RH.U    [0000:fff00b82]   IO:  inb 0061 => 3c
3e8c.3e8d    .H..    [0000:fff00b82]   MCHBAR: [000015ac] => 80002121
3e8c.3e8e    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3e8c.3e8f    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3e8c.3e90    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3e8c.3e91    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3e8c.3e92    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3e8c.3e93    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3e8c.3e94    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3e8c.3e95    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3e96.3e97    RH.U    [0000:fff00bc8]   MEM:  readl 00000040 => fdb85423
3e98.3e99    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 3c
3e9a.3e9b    .H..    [0000:fff00bc8]   MCHBAR: [000015ac] => 80002121
3e9a.3e9c    .H..    [0000:fff00d4b]   MCHBAR: [00001584] => 18
3e9a.3e9d    .H..    [0000:fff00d4b]   MCHBAR: [00001584] <= 28
3e9a.3e9e    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3e9a.3e9f    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3e9a.3ea0    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3e9a.3ea1    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3e9a.3ea2    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3e9a.3ea3    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3e9a.3ea4    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3e9a.3ea5    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3ea6.3ea7    RH.U    [0000:fff00b77]   MEM:  readl 00000040 => 5c43332b
3ea8.3ea9    RH.U    [0000:fff00b77]   IO:  inb 0061 => 2c
3eaa.3eab    .H..    [0000:fff00b77]   MCHBAR: [000015ac] => 80002121
3eaa.3eac    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3eaa.3ead    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3eaa.3eae    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3eaa.3eaf    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3eaa.3eb0    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3eaa.3eb1    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3eaa.3eb2    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3eaa.3eb3    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3eb4.3eb5    RH.U    [0000:fff00b82]   MEM:  readl 00000040 => fdc0642a
3eb6.3eb7    RH.U    [0000:fff00b82]   IO:  inb 0061 => 3c
3eb8.3eb9    .H..    [0000:fff00b82]   MCHBAR: [000015ac] => 80002121
3eb8.3eba    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3eb8.3ebb    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3eb8.3ebc    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3eb8.3ebd    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3eb8.3ebe    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3eb8.3ebf    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3eb8.3ec0    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3eb8.3ec1    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3ec2.3ec3    RH.U    [0000:fff00bc8]   MEM:  readl 00000040 => bd8a542a
3ec4.3ec5    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 2c
3ec6.3ec7    .H..    [0000:fff00bc8]   MCHBAR: [000015ac] => 80002121
3ec6.3ec8    .H..    [0000:fff00d25]   MCHBAR: [00001584] => 28
3ec6.3ec9    .H..    [0000:fff00d25]   MCHBAR: [00001584] <= 38
3ec6.3eca    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3ec6.3ecb    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3ec6.3ecc    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3ec6.3ecd    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3ec6.3ece    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3ec6.3ecf    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3ec6.3ed0    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3ec6.3ed1    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3ed2.3ed3    RH.U    [0000:fff00b77]   MEM:  readl 00000040 => fdb85423
3ed4.3ed5    RH.U    [0000:fff00b77]   IO:  inb 0061 => 2c
3ed6.3ed7    .H..    [0000:fff00b77]   MCHBAR: [000015ac] => 80002121
3ed6.3ed8    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3ed6.3ed9    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3ed6.3eda    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3ed6.3edb    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3ed6.3edc    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3ed6.3edd    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3ed6.3ede    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3ed6.3edf    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3ee0.3ee1    RH.U    [0000:fff00b82]   MEM:  readl 00000040 => 68b03f9f
3ee2.3ee3    RH.U    [0000:fff00b82]   IO:  inb 0061 => 2c
3ee4.3ee5    .H..    [0000:fff00b82]   MCHBAR: [000015ac] => 80002121
3ee4.3ee6    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0300
3ee4.3ee7    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0100
3ee4.3ee8    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] => 0100
3ee4.3ee9    .H..    [0000:fff00bc8]   MCHBAR: [000014f0] <= 0300
3ee4.3eea    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0300
3ee4.3eeb    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0100
3ee4.3eec    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] => 0100
3ee4.3eed    .H..    [0000:fff00bc8]   MCHBAR: [000015f0] <= 0300
3eee.3eef    RH.U    [0000:fff00bc8]   MEM:  readl 00000040 => fdc0642a
3ef0.3ef1    RH.U    [0000:fff00bc8]   IO:  inb 0061 => 3c
3ef2.3ef3    .H..    [0000:fff00bc8]   MCHBAR: [000015ac] => 80002121
3ef2.3ef4    .H..    [0000:fff00d4b]   MCHBAR: [00001584] => 38
3ef2.3ef5    .H..    [0000:fff00d4b]   MCHBAR: [00001584] <= 48
3ef2.3ef6    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0300
3ef2.3ef7    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0100
3ef2.3ef8    .H..    [0000:fff00b77]   MCHBAR: [000014f0] => 0100
3ef2.3ef9    .H..    [0000:fff00b77]   MCHBAR: [000014f0] <= 0300
3ef2.3efa    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0300
3ef2.3efb    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0100
3ef2.3efc    .H..    [0000:fff00b77]   MCHBAR: [000015f0] => 0100
3ef2.3efd    .H..    [0000:fff00b77]   MCHBAR: [000015f0] <= 0300
3efe.3eff    RH.U    [0000:fff00b77]   MEM:  readl 00000040 => bd8a542a
3f00.3f01    RH.U    [0000:fff00b77]   IO:  inb 0061 => 2c
3f02.3f03    .H..    [0000:fff00b77]   MCHBAR: [000015ac] => c0002121
3f02.3f04    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0300
3f02.3f05    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0100
3f02.3f06    .H..    [0000:fff00b82]   MCHBAR: [000014f0] => 0100
3f02.3f07    .H..    [0000:fff00b82]   MCHBAR: [000014f0] <= 0300
3f02.3f08    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0300
3f02.3f09    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0100
3f02.3f0a    .H..    [0000:fff00b82]   MCHBAR: [000015f0] => 0100
3f02.3f0b    .H..    [0000:fff00b82]   MCHBAR: [000015f0] <= 0300
3f0c.3f0d    RH.U    [0000:fff00b82]   MEM:  readl 00000040 => fdb85423
3f0e.3f0f    RH.U    [0000:fff00b82]   IO:  inb 0061 => 3c
3f10.3f11    .H..    [0000:fff00b82]   MCHBAR: [000015ac] => c0002121
3f10.3f12    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] => 0300
3f10.3f13    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] <= 0100
3f10.3f14    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] => 0100
3f10.3f15    .H..    [0000:fff00bc6]   MCHBAR: [000014f0] <= 0300
3f10.3f16    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] => 0300
3f10.3f17    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] <= 0100
3f10.3f18    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] => 0100
3f10.3f19    .H..    [0000:fff00bc6]   MCHBAR: [000015f0] <= 0300
3f1a.3f1b    RH.U    [0000:fff00bc6]   MEM:  readl 00000040 => 68b03f9f
3f1c.3f1d    RH.U    [0000:fff00bc6]   IO:  inb 0061 => 3c
3f1e.3f1f    .H..    [0000:fff00bc6]   MCHBAR: [000015ac] => c0002121
3f1e.3f20    .H..    [0000:fff00e5c]   MCHBAR: [0000131c] => 8281
3f1e.3f21    .H..    [0000:fff00e5c]   MCHBAR: [0000131c] <= 8201
3f1e.3f22    .H..    [0000:fff00e5c]   MCHBAR: [0000131c] => 00838201
3f1e.3f23    .H..    [0000:fff00e5c]   MCHBAR: [000015b0] => 00
3f1e.3f24    .H..    [0000:fff00e5c]   MCHBAR: [000015b0] <= 04
3f1e.3f25    .H..    [0000:fff00e5c]   MCHBAR: [000015b0] => 00000004
3f1e.3f26    .H..    [0000:fff00e66]   MCHBAR: [000014f0] => 0300
3f1e.3f27    .H..    [0000:fff00e66]   MCHBAR: [000014f0] <= 0100
3f1e.3f28    .H..    [0000:fff00e66]   MCHBAR: [000014f0] => 0100
3f1e.3f29    .H..    [0000:fff00e66]   MCHBAR: [000014f0] <= 0300
3f1e.3f2a    .H..    [0000:fff00e66]   MCHBAR: [000015f0] => 0300
3f1e.3f2b    .H..    [0000:fff00e66]   MCHBAR: [000015f0] <= 0100
3f1e.3f2c    .H..    [0000:fff00e66]   MCHBAR: [000015f0] => 0100
3f1e.3f2d    .H..    [0000:fff00e66]   MCHBAR: [000015f0] <= 0300
3f2e.3f2f    RH.U    [0000:fff00e66]   MEM:  readl 00000040 => fdc0642a
3f30.3f31    RH.U    [0000:fff00e66]   IO:  inb 0061 => 2c
3f32.3f33    .H..    [0000:fff00e66]   MCHBAR: [000015ac] => 80002121
3f32.3f34    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0300
3f32.3f35    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0100
3f32.3f36    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] => 0100
3f32.3f37    .H..    [0000:fff00b2a]   MCHBAR: [000014f0] <= 0300
3f32.3f38    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0300
3f32.3f39    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0100
3f32.3f3a    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] => 0100
3f32.3f3b    .H..    [0000:fff00b2a]   MCHBAR: [000015f0] <= 0300
3f3c.3f3d    RH.U    [0000:fff00b2a]   MEM:  readl 00000040 => bd8a542a
3f3e.3f3f    RH.U    [0000:fff00b2a]   IO:  inb 0061 => 2c
3f40.3f41    .H..    [0000:fff00b2a]   MCHBAR: [000015ac] => 80002121
3f40.3f42    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0300
3f40.3f43    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0100
3f40.3f44    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] => 0100
3f40.3f45    .H..    [0000:fff00b6e]   MCHBAR: [000014f0] <= 0300
3f40.3f46    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0300
3f40.3f47    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0100
3f40.3f48    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] => 0100
3f40.3f49    .H..    [0000:fff00b6e]   MCHBAR: [000015f0] <= 0300
3f4a.3f4b    RH.U    [0000:fff00b6e]   MEM:  readl 00000040 => fdb85423
3f4c.3f4d    RH.U    [0000:fff00b6e]   IO:  inb 0061 => 3c
3f4e.3f4f    .H..    [0000:fff00b6e]   MCHBAR: [000015ac] => 80002121
3f4e.3f50    .H..    [0000:fff00e8e]   MCHBAR: [0000131c] => 8201
3f4e.3f51    .H..    [0000:fff00e8e]   MCHBAR: [0000131c] <= 8201
3f4e.3f52    .H..    [0000:fff00e8e]   MCHBAR: [0000131c] => 00838201
3f4e.3f53    .H..    [0000:fff00e8e]   MCHBAR: [000015b0] => 04
3f4e.3f54    .H..    [0000:fff00e8e]   MCHBAR: [000015b0] <= 08
3f4e.3f55    .H..    [0000:fff00e8e]   MCHBAR: [000015b0] => 00000008
3f4e.3f56    .H..    [0000:fff00eab]   MCHBAR: [00001324] => 22
3f4e.3f57    .H..    [0000:fff00eab]   MCHBAR: [00001324] <= 32
3f4e.3f68    .H..    [0000:fff00f49]   MCHBAR: [000014f0] => 0300
3f4e.3f69    .H..    [0000:fff00f49]   MCHBAR: [000014f0] <= 0f00
3f4e.3f6a    .H..    [0000:fff00f49]   MCHBAR: [000015f0] => 0300
3f4e.3f6b    .H..    [0000:fff00f49]   MCHBAR: [000015f0] <= 0f00
3f4e.3f6c    .H..    [0000:fff00f49]   MCHBAR: [000012a4] => 80000020
3f4e.3f6d    .H..    [0000:fff00f49]   MCHBAR: [000012a4] <= 00000020
3f4e.3f6e    .H..    [0000:fff00f49]   MCHBAR: [000013a4] => 80000020
3f4e.3f6f    .H..    [0000:fff00f49]   MCHBAR: [000013a4] <= 00000020
3f4e.3f70    .H..    [0000:fff00f49]   MCHBAR: [00001234] => 00
3f4e.3f71    .H..    [0000:fff00f49]   MCHBAR: [00001234] <= 40
3f4e.3f72    .H..    [0000:fff00f49]   MCHBAR: [00001334] => 00
3f4e.3f73    .H..    [0000:fff00f49]   MCHBAR: [00001334] <= 40
3f4e.3f74    .H..    [0000:fff00f49]   MCHBAR: [00001234] => 40
3f4e.3f75    .H..    [0000:fff00f49]   MCHBAR: [00001234] <= 00
3f4e.3f76    .H..    [0000:fff00f49]   MCHBAR: [00001334] => 40
3f4e.3f77    .H..    [0000:fff00f49]   MCHBAR: [00001334] <= 00
3f4e.3f78    .H..    [0000:fff00f49]   MCHBAR: [000014f0] => 0f00
3f4e.3f79    .H..    [0000:fff00f49]   MCHBAR: [000014f0] <= 0d00
3f4e.3f7a    .H..    [0000:fff00f49]   MCHBAR: [000014f0] => 0d00
3f4e.3f7b    .H..    [0000:fff00f49]   MCHBAR: [000014f0] <= 0f00
3f4e.3f7c    .H..    [0000:fff00f49]   MCHBAR: [000015f0] => 0f00
3f4e.3f7d    .H..    [0000:fff00f49]   MCHBAR: [000015f0] <= 0d00
3f4e.3f7e    .H..    [0000:fff00f49]   MCHBAR: [000015f0] => 0d00
3f4e.3f7f    .H..    [0000:fff00f49]   MCHBAR: [000015f0] <= 0f00
3f81.3f82    .H..    [0000:fff01d38]   POST: *** ff40 ***
3f84.3f85    .H..    [0000:fff01f92]   PCI: 0:00.0 [008] => 03
3f88.3f89    .H..    [0000:fff01f9e]   MCHBAR: [00000400] => 00
3f88.3f8a    .H..    [0000:fff01f9e]   MCHBAR: [00000400] <= 02
3f88.3f8b    .H..    [0000:fff01f9e]   MCHBAR: [00001444] => 00001115
3f88.3f8c    .H..    [0000:fff01f9e]   MCHBAR: [00001444] <= 00000115
3f8d.3f8e    .H..    [0000:fff01d38]   POST: *** ff41 ***
3f8d.3f90    .H..    [0000:fff01d38]   POST: *** ff42 ***
3f94.3f95    .H..    [0000:fff01fe6]   PCI: 0:1f.0 [0a2] => 80
3f94.3f96    .H..    [0000:fff01fe6]   PCI: 0:1f.0 [0a2] <= 00
3f97.3f98    .H..    [0000:fff01d38]   POST: *** ff43 ***
3fae.3faf    .H..    [0000:fff0255e]   MCHBAR: [0000101d] => 00
3fae.3fb0    .H..    [0000:fff0255e]   MCHBAR: [00001018] <= 00
3fae.3fb1    .H..    [0000:fff0255e]   MCHBAR: [0000105d] => 00
3fae.3fb2    .H..    [0000:fff0255e]   MCHBAR: [00001058] <= 00
3fae.3fb3    .H..    [0000:fff0255e]   MCHBAR: [00001007] <= 00
3fae.3fb4    .H..    [0000:fff0255e]   MCHBAR: [00001047] <= 00
3fae.3fb5    .H..    [0000:fff0255e]   MCHBAR: [00001010] <= 00000017
3fae.3fb6    .H..    [0000:fff0255e]   MCHBAR: [00001050] <= 00000000
3fae.3fb7    .H..    [0000:fff0255e]   MCHBAR: [00001014] <= 00000000
3fae.3fb8    .H..    [0000:fff0255e]   MCHBAR: [00001054] <= 00000000
3fae.3fb9    .H..    [0000:fff0255e]   MCHBAR: [0000101c] <= 98
3fae.3fba    .H..    [0000:fff0255e]   MCHBAR: [0000105c] <= 98
3fae.3fbb    .H..    [0000:fff0255e]   MCHBAR: [00001080] <= 0e
3fae.3fbc    .H..    [0000:fff0255e]   MCHBAR: [00001070] <= 01
3fae.3fbd    .H..    [0000:fff0255e]   MCHBAR: [00001001] <= 9200
3fae.3fbe    .H..    [0000:fff0255e]   MCHBAR: [00001041] <= 0000
3fae.3fbf    .H..    [0000:fff0255e]   MCHBAR: [00001010] => 00000017
3fae.3fc0    .H..    [0000:fff0255e]   MCHBAR: [00001010] <= 80000017
3fae.3fc1    .H..    [0000:fff0255e]   MCHBAR: [00001050] => 00000000
3fae.3fc2    .H..    [0000:fff0255e]   MCHBAR: [00001050] <= 80000000
3fae.3fc3    .H..    [0000:fff0255e]   MCHBAR: [00001018] => 00
3fae.3fc4    .H..    [0000:fff0255e]   MCHBAR: [00001018] <= 80
3fae.3fc5    .H..    [0000:fff0255e]   MCHBAR: [00001058] => 00
3fae.3fc6    .H..    [0000:fff0255e]   MCHBAR: [00001058] <= 80
3fae.3fc7    .H..    [0000:fff0255e]   MCHBAR: [0000101c] => 98
3fae.3fc8    .H..    [0000:fff0255e]   MCHBAR: [0000101c] <= 99
3fae.3fc9    .H..    [0000:fff0255e]   MCHBAR: [0000105c] => 98
3fae.3fca    .H..    [0000:fff0255e]   MCHBAR: [0000105c] <= 99
3fae.3fcb    .H..    [0000:fff0255e]   MCHBAR: [00001274] => 00000000
3fae.3fcc    .H..    [0000:fff0255e]   MCHBAR: [00001274] <= 80000000
3fae.3fcd    .H..    [0000:fff0255e]   MCHBAR: [00001374] => 00000000
3fae.3fce    .H..    [0000:fff0255e]   MCHBAR: [00001374] <= 80000000
3fd3.3fd4    RH.U    [0000:e1508]   MEM:  readb 00000014 => df
3fd3.3fd5    RH.U    [0000:e1508]   MEM:  readb 00000020 => ff
3fd3.3fd6    RH.U    [0000:e1508]   MEM: writeb 00000020 <= 1f
3fd3.3fd7    RH.U    [0000:e1508]   MEM:  readb 00000020 => 1f
3fd3.3fd8    RH.U    [0000:e1508]   MEM: writeb 00000020 <= fe
3fdb.3fdc    RH.U    [0000:20c616aa]   MEM:  readb 20c616aa => 7c
