#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002fd9790 .scope module, "inst_fetch_tb" "inst_fetch_tb" 2 2;
 .timescale 0 0;
v000000000302d1c0_0 .var "CLOCK_50", 0 0;
v000000000302d260_0 .var/i "idx", 31 0;
v000000000302d300_0 .net "inst", 31 0, v0000000002fc94e0_0;  1 drivers
v000000000302d3a0_0 .var "rst", 0 0;
S_0000000002fd9920 .scope module, "inst_fetch0" "inst_fetch" 2 28, 3 2 0, S_0000000002fd9790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "inst_o";
v0000000002fa3300_0 .net "clk", 0 0, v000000000302d1c0_0;  1 drivers
v0000000002fa33a0_0 .net "inst_o", 31 0, v0000000002fc94e0_0;  alias, 1 drivers
v000000000302cfe0_0 .net "pc", 5 0, v00000000008bcee0_0;  1 drivers
v000000000302d080_0 .net "rom_ce", 0 0, v00000000008bba60_0;  1 drivers
v000000000302d120_0 .net "rst", 0 0, v000000000302d3a0_0;  1 drivers
S_0000000002fd7920 .scope module, "pc_reg0" "pc_reg" 3 16, 4 1 0, S_0000000002fd9920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 6 "pc";
    .port_info 3 /OUTPUT 1 "ce";
v00000000008bba60_0 .var "ce", 0 0;
v0000000002fd9ab0_0 .net "clk", 0 0, v000000000302d1c0_0;  alias, 1 drivers
v00000000008bcee0_0 .var "pc", 5 0;
v0000000002fd7ab0_0 .net "rst", 0 0, v000000000302d3a0_0;  alias, 1 drivers
E_0000000002fca400 .event posedge, v0000000002fd9ab0_0;
S_0000000002fd7b50 .scope module, "rom0" "rom" 3 24, 5 2 0, S_0000000002fd9920;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ce";
    .port_info 1 /INPUT 6 "addr";
    .port_info 2 /OUTPUT 32 "inst";
v0000000002fc93a0_0 .net "addr", 5 0, v00000000008bcee0_0;  alias, 1 drivers
v0000000002fc9440_0 .net "ce", 0 0, v00000000008bba60_0;  alias, 1 drivers
v0000000002fc94e0_0 .var "inst", 31 0;
v0000000002fa3050 .array "rom", 0 63, 31 0;
v0000000002fa3050_0 .array/port v0000000002fa3050, 0;
v0000000002fa3050_1 .array/port v0000000002fa3050, 1;
E_0000000002fca500/0 .event edge, v00000000008bba60_0, v00000000008bcee0_0, v0000000002fa3050_0, v0000000002fa3050_1;
v0000000002fa3050_2 .array/port v0000000002fa3050, 2;
v0000000002fa3050_3 .array/port v0000000002fa3050, 3;
v0000000002fa3050_4 .array/port v0000000002fa3050, 4;
v0000000002fa3050_5 .array/port v0000000002fa3050, 5;
E_0000000002fca500/1 .event edge, v0000000002fa3050_2, v0000000002fa3050_3, v0000000002fa3050_4, v0000000002fa3050_5;
v0000000002fa3050_6 .array/port v0000000002fa3050, 6;
v0000000002fa3050_7 .array/port v0000000002fa3050, 7;
v0000000002fa3050_8 .array/port v0000000002fa3050, 8;
v0000000002fa3050_9 .array/port v0000000002fa3050, 9;
E_0000000002fca500/2 .event edge, v0000000002fa3050_6, v0000000002fa3050_7, v0000000002fa3050_8, v0000000002fa3050_9;
v0000000002fa3050_10 .array/port v0000000002fa3050, 10;
v0000000002fa3050_11 .array/port v0000000002fa3050, 11;
v0000000002fa3050_12 .array/port v0000000002fa3050, 12;
v0000000002fa3050_13 .array/port v0000000002fa3050, 13;
E_0000000002fca500/3 .event edge, v0000000002fa3050_10, v0000000002fa3050_11, v0000000002fa3050_12, v0000000002fa3050_13;
v0000000002fa3050_14 .array/port v0000000002fa3050, 14;
v0000000002fa3050_15 .array/port v0000000002fa3050, 15;
v0000000002fa3050_16 .array/port v0000000002fa3050, 16;
v0000000002fa3050_17 .array/port v0000000002fa3050, 17;
E_0000000002fca500/4 .event edge, v0000000002fa3050_14, v0000000002fa3050_15, v0000000002fa3050_16, v0000000002fa3050_17;
v0000000002fa3050_18 .array/port v0000000002fa3050, 18;
v0000000002fa3050_19 .array/port v0000000002fa3050, 19;
v0000000002fa3050_20 .array/port v0000000002fa3050, 20;
v0000000002fa3050_21 .array/port v0000000002fa3050, 21;
E_0000000002fca500/5 .event edge, v0000000002fa3050_18, v0000000002fa3050_19, v0000000002fa3050_20, v0000000002fa3050_21;
v0000000002fa3050_22 .array/port v0000000002fa3050, 22;
v0000000002fa3050_23 .array/port v0000000002fa3050, 23;
v0000000002fa3050_24 .array/port v0000000002fa3050, 24;
v0000000002fa3050_25 .array/port v0000000002fa3050, 25;
E_0000000002fca500/6 .event edge, v0000000002fa3050_22, v0000000002fa3050_23, v0000000002fa3050_24, v0000000002fa3050_25;
v0000000002fa3050_26 .array/port v0000000002fa3050, 26;
v0000000002fa3050_27 .array/port v0000000002fa3050, 27;
v0000000002fa3050_28 .array/port v0000000002fa3050, 28;
v0000000002fa3050_29 .array/port v0000000002fa3050, 29;
E_0000000002fca500/7 .event edge, v0000000002fa3050_26, v0000000002fa3050_27, v0000000002fa3050_28, v0000000002fa3050_29;
v0000000002fa3050_30 .array/port v0000000002fa3050, 30;
v0000000002fa3050_31 .array/port v0000000002fa3050, 31;
v0000000002fa3050_32 .array/port v0000000002fa3050, 32;
v0000000002fa3050_33 .array/port v0000000002fa3050, 33;
E_0000000002fca500/8 .event edge, v0000000002fa3050_30, v0000000002fa3050_31, v0000000002fa3050_32, v0000000002fa3050_33;
v0000000002fa3050_34 .array/port v0000000002fa3050, 34;
v0000000002fa3050_35 .array/port v0000000002fa3050, 35;
v0000000002fa3050_36 .array/port v0000000002fa3050, 36;
v0000000002fa3050_37 .array/port v0000000002fa3050, 37;
E_0000000002fca500/9 .event edge, v0000000002fa3050_34, v0000000002fa3050_35, v0000000002fa3050_36, v0000000002fa3050_37;
v0000000002fa3050_38 .array/port v0000000002fa3050, 38;
v0000000002fa3050_39 .array/port v0000000002fa3050, 39;
v0000000002fa3050_40 .array/port v0000000002fa3050, 40;
v0000000002fa3050_41 .array/port v0000000002fa3050, 41;
E_0000000002fca500/10 .event edge, v0000000002fa3050_38, v0000000002fa3050_39, v0000000002fa3050_40, v0000000002fa3050_41;
v0000000002fa3050_42 .array/port v0000000002fa3050, 42;
v0000000002fa3050_43 .array/port v0000000002fa3050, 43;
v0000000002fa3050_44 .array/port v0000000002fa3050, 44;
v0000000002fa3050_45 .array/port v0000000002fa3050, 45;
E_0000000002fca500/11 .event edge, v0000000002fa3050_42, v0000000002fa3050_43, v0000000002fa3050_44, v0000000002fa3050_45;
v0000000002fa3050_46 .array/port v0000000002fa3050, 46;
v0000000002fa3050_47 .array/port v0000000002fa3050, 47;
v0000000002fa3050_48 .array/port v0000000002fa3050, 48;
v0000000002fa3050_49 .array/port v0000000002fa3050, 49;
E_0000000002fca500/12 .event edge, v0000000002fa3050_46, v0000000002fa3050_47, v0000000002fa3050_48, v0000000002fa3050_49;
v0000000002fa3050_50 .array/port v0000000002fa3050, 50;
v0000000002fa3050_51 .array/port v0000000002fa3050, 51;
v0000000002fa3050_52 .array/port v0000000002fa3050, 52;
v0000000002fa3050_53 .array/port v0000000002fa3050, 53;
E_0000000002fca500/13 .event edge, v0000000002fa3050_50, v0000000002fa3050_51, v0000000002fa3050_52, v0000000002fa3050_53;
v0000000002fa3050_54 .array/port v0000000002fa3050, 54;
v0000000002fa3050_55 .array/port v0000000002fa3050, 55;
v0000000002fa3050_56 .array/port v0000000002fa3050, 56;
v0000000002fa3050_57 .array/port v0000000002fa3050, 57;
E_0000000002fca500/14 .event edge, v0000000002fa3050_54, v0000000002fa3050_55, v0000000002fa3050_56, v0000000002fa3050_57;
v0000000002fa3050_58 .array/port v0000000002fa3050, 58;
v0000000002fa3050_59 .array/port v0000000002fa3050, 59;
v0000000002fa3050_60 .array/port v0000000002fa3050, 60;
v0000000002fa3050_61 .array/port v0000000002fa3050, 61;
E_0000000002fca500/15 .event edge, v0000000002fa3050_58, v0000000002fa3050_59, v0000000002fa3050_60, v0000000002fa3050_61;
v0000000002fa3050_62 .array/port v0000000002fa3050, 62;
v0000000002fa3050_63 .array/port v0000000002fa3050, 63;
E_0000000002fca500/16 .event edge, v0000000002fa3050_62, v0000000002fa3050_63;
E_0000000002fca500 .event/or E_0000000002fca500/0, E_0000000002fca500/1, E_0000000002fca500/2, E_0000000002fca500/3, E_0000000002fca500/4, E_0000000002fca500/5, E_0000000002fca500/6, E_0000000002fca500/7, E_0000000002fca500/8, E_0000000002fca500/9, E_0000000002fca500/10, E_0000000002fca500/11, E_0000000002fca500/12, E_0000000002fca500/13, E_0000000002fca500/14, E_0000000002fca500/15, E_0000000002fca500/16;
    .scope S_0000000002fd7920;
T_0 ;
    %wait E_0000000002fca400;
    %load/vec4 v00000000008bba60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000008bcee0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000008bcee0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000000008bcee0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002fd7920;
T_1 ;
    %wait E_0000000002fca400;
    %load/vec4 v0000000002fd7ab0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008bba60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008bba60_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000002fd7b50;
T_2 ;
    %vpi_call 5 12 "$readmemh", "rom.data", v0000000002fa3050 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000002fd7b50;
T_3 ;
    %wait E_0000000002fca500;
    %load/vec4 v0000000002fc9440_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002fc94e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002fc93a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000002fa3050, 4;
    %assign/vec4 v0000000002fc94e0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000002fd9790;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000302d1c0_0, 0, 1;
T_4.0 ;
    %delay 10, 0;
    %load/vec4 v000000000302d1c0_0;
    %inv;
    %store/vec4 v000000000302d1c0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000000002fd9790;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000302d3a0_0, 0, 1;
    %delay 195, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000302d3a0_0, 0, 1;
    %delay 1000, 0;
    %vpi_call 2 17 "$stop", 32'sb00000000000000000000000000000010 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000000002fd9790;
T_6 ;
    %vpi_call 2 23 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000302d260_0, 0, 32;
T_6.0 ;
    %load/vec4 v000000000302d260_0;
    %cmpi/s 15, 0, 32;
    %jmp/0xz T_6.1, 5;
    %vpi_call 2 25 "$dumpvars", 32'sb00000000000000000000000000000000, &A<v0000000002fa3050, v000000000302d260_0 > {0 0 0};
    %load/vec4 v000000000302d260_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000302d260_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "D:\all_code\verilog_module\openMIPS\Code\Chapter2\inst_fetch_tb.v";
    "D:\all_code\verilog_module\openMIPS\Code\Chapter2\inst_fetch.v";
    "D:\all_code\verilog_module\openMIPS\Code\Chapter2\pc_reg.v";
    "D:\all_code\verilog_module\openMIPS\Code\Chapter2\rom.v";
