<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
          Lattice Mapping Report File for Design Module 'clock_top'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     exp4_impl1.ngd -o exp4_impl1_map.ncd -pr exp4_impl1.prf -mp exp4_impl1.mrp
     -lpf //Mac/Home/Desktop/code/exp4/impl1/exp4_impl1.lpf -lpf
     //Mac/Home/Desktop/code/exp4/exp4.lpf -c 0 -gui -msgset
     //Mac/Home/Desktop/code/exp4/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  05/30/19  14:57:08


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:    297 out of  4635 (6%)
      PFU registers:          297 out of  4320 (7%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       376 out of  2160 (17%)
      SLICEs as Logic/ROM:    376 out of  2160 (17%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:        110 out of  2160 (5%)
   Number of LUT4s:        747 out of  4320 (17%)
      Number used as logic LUTs:        527
      Number used as distributed RAM:     0
      Number used as ripple logic:      220
      Number used as shift registers:     0
   Number of PIO sites used: 16 + 4(JTAG) out of 105 (19%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  0 out of 1 (0%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  2
     Net out_clock_foruse: 88 loads, 88 rising, 0 falling (Driver:
     u1/out_clock_foruse_82 )
     Net clock_c: 90 loads, 90 rising, 0 falling (Driver: PIO clock )

   Number of Clock Enables:  21
     Net u4/out_clock_foruse_enable_27: 3 loads, 3 LSLICEs
     Net u4/out_clock_foruse_enable_28: 1 loads, 1 LSLICEs
     Net u4/out_clock_foruse_enable_7: 1 loads, 1 LSLICEs
     Net u4/out_clock_foruse_enable_23: 1 loads, 1 LSLICEs
     Net u4/RCK_N_712: 1 loads, 1 LSLICEs
     Net clock_c_enable_132: 10 loads, 10 LSLICEs
     Net clock_c_enable_97: 10 loads, 10 LSLICEs
     Net clock_c_enable_47: 10 loads, 10 LSLICEs
     Net clock_c_enable_114: 10 loads, 10 LSLICEs
     Net u1/clock_c_enable_80: 10 loads, 10 LSLICEs
     Net u1/clock_c_enable_6: 1 loads, 1 LSLICEs
     Net u1/clock_c_enable_68: 10 loads, 10 LSLICEs
     Net u1/clock_c_enable_9: 1 loads, 1 LSLICEs
     Net button1: 1 loads, 1 LSLICEs
     Net u1/clock_c_enable_11: 1 loads, 1 LSLICEs
     Net u1/clock_c_enable_13: 1 loads, 1 LSLICEs
     Net u1/clock_c_enable_16: 1 loads, 1 LSLICEs
     Net button4: 1 loads, 1 LSLICEs
     Net u1/clock_c_enable_131: 10 loads, 10 LSLICEs
     Net u1/clock_c_enable_149: 10 loads, 10 LSLICEs
     Net u2/out_clock_foruse_enable_26: 9 loads, 9 LSLICEs
   Number of LSRs:  25
     Net u4/n3300: 3 loads, 3 LSLICEs
     Net u4/n1089: 4 loads, 4 LSLICEs
     Net u4/n10232: 1 loads, 1 LSLICEs
     Net col4_c: 20 loads, 20 LSLICEs
     Net col3_c: 20 loads, 20 LSLICEs
     Net col2_c: 20 loads, 20 LSLICEs
     Net col1_c: 20 loads, 20 LSLICEs
     Net hour0_0: 2 loads, 2 LSLICEs
     Net hour0_3: 2 loads, 2 LSLICEs
     Net minute1_0: 2 loads, 2 LSLICEs
     Net minute1_3: 2 loads, 2 LSLICEs
     Net minute0_0: 2 loads, 2 LSLICEs
     Net minute0_3: 2 loads, 2 LSLICEs
     Net second1_0: 2 loads, 2 LSLICEs
     Net second1_3: 2 loads, 2 LSLICEs
     Net second0_0: 2 loads, 2 LSLICEs
     Net second0_3: 2 loads, 2 LSLICEs
     Net hour1_0: 2 loads, 2 LSLICEs
     Net hour1_3: 2 loads, 2 LSLICEs
     Net u1/out_clock_foruse_N_375: 5 loads, 5 LSLICEs
     Net u2/n310: 4 loads, 4 LSLICEs
     Net u2/n10192: 11 loads, 11 LSLICEs
     Net u2/n308: 4 loads, 4 LSLICEs
     Net u2/n10240: 1 loads, 1 LSLICEs
     Net u2/n10486: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net u2/n10485: 82 loads
     Net n33: 43 loads
     Net u2/n10240: 34 loads
     Net button4: 27 loads
     Net u2/button4_flag: 26 loads
     Net u2/n10230: 26 loads

     Net u4/q_0: 26 loads
     Net col1_c: 24 loads
     Net col2_c: 24 loads
     Net col3_c: 24 loads




   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| row4                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| row3                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| row2                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SCK                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| row1                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| col4                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| col3                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| col2                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| col1                | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| clock               | INPUT     | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led3                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led2                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led1                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| led0                | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| SER                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+
| RCK                 | OUTPUT    | LVCMOS33  |            |
+---------------------+-----------+-----------+------------+




<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block GSR_INST undriven or does not drive anything - clipped.
Signal out_clock_foruse_enable_21 was merged into signal button4
Signal out_clock_foruse_enable_4 was merged into signal button1
Signal u2/add_30_1/S0 undriven or does not drive anything - clipped.
Signal u2/add_30_1/CI undriven or does not drive anything - clipped.
Signal u2/add_30_17/CO undriven or does not drive anything - clipped.
Signal u2/add_549_rep_40_1/S1 undriven or does not drive anything - clipped.
Signal u2/add_549_rep_40_1/S0 undriven or does not drive anything - clipped.
Signal u2/add_549_rep_40_1/CI undriven or does not drive anything - clipped.
Signal u2/add_549_rep_40_3/S0 undriven or does not drive anything - clipped.
Signal u2/add_549_rep_40_7/CO undriven or does not drive anything - clipped.
Signal u2/add_550_rep_42_1/S1 undriven or does not drive anything - clipped.
Signal u2/add_550_rep_42_1/S0 undriven or does not drive anything - clipped.
Signal u2/add_550_rep_42_1/CI undriven or does not drive anything - clipped.
Signal u2/add_550_rep_42_3/S0 undriven or does not drive anything - clipped.
Signal u2/add_550_rep_42_7/CO undriven or does not drive anything - clipped.
Signal u1/add_70_19/S1 undriven or does not drive anything - clipped.
Signal u1/add_70_19/CO undriven or does not drive anything - clipped.
Signal u1/add_40_19/S1 undriven or does not drive anything - clipped.
Signal u1/add_40_19/CO undriven or does not drive anything - clipped.
Signal u1/add_51_1/S0 undriven or does not drive anything - clipped.
Signal u1/add_51_1/CI undriven or does not drive anything - clipped.
Signal u1/clock_count2_534_535_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u1/clock_count2_534_535_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal u1/add_51_19/S1 undriven or does not drive anything - clipped.
Signal u1/add_51_19/CO undriven or does not drive anything - clipped.
Signal u1/clock_count2_534_535_add_4_9/S1 undriven or does not drive anything -
     clipped.
Signal u1/clock_count2_534_535_add_4_9/CO undriven or does not drive anything -
     clipped.
Signal u1/add_55_1/S0 undriven or does not drive anything - clipped.
Signal u1/add_55_1/CI undriven or does not drive anything - clipped.
Signal u1/add_25_19/S1 undriven or does not drive anything - clipped.
Signal u1/add_25_19/CO undriven or does not drive anything - clipped.
Signal u1/add_21_1/S0 undriven or does not drive anything - clipped.
Signal u1/add_21_1/CI undriven or does not drive anything - clipped.
Signal u1/add_36_1/S0 undriven or does not drive anything - clipped.
Signal u1/add_36_1/CI undriven or does not drive anything - clipped.
Signal u1/add_21_19/S1 undriven or does not drive anything - clipped.
Signal u1/add_21_19/CO undriven or does not drive anything - clipped.
Signal u1/add_25_1/S0 undriven or does not drive anything - clipped.
Signal u1/add_25_1/CI undriven or does not drive anything - clipped.
Signal u1/add_55_19/S1 undriven or does not drive anything - clipped.
Signal u1/add_55_19/CO undriven or does not drive anything - clipped.
Signal u1/add_36_19/S1 undriven or does not drive anything - clipped.
Signal u1/add_36_19/CO undriven or does not drive anything - clipped.
Signal u1/add_40_1/S0 undriven or does not drive anything - clipped.
Signal u1/add_40_1/CI undriven or does not drive anything - clipped.
Signal u1/add_66_1/S0 undriven or does not drive anything - clipped.
Signal u1/add_66_1/CI undriven or does not drive anything - clipped.
Signal u1/add_66_19/S1 undriven or does not drive anything - clipped.
Signal u1/add_66_19/CO undriven or does not drive anything - clipped.

Signal u1/add_70_1/S0 undriven or does not drive anything - clipped.
Signal u1/add_70_1/CI undriven or does not drive anything - clipped.
Signal u4/q_538_add_4_1/S0 undriven or does not drive anything - clipped.
Signal u4/q_538_add_4_1/CI undriven or does not drive anything - clipped.
Signal u4/q_538_add_4_7/S1 undriven or does not drive anything - clipped.
Signal u4/q_538_add_4_7/CO undriven or does not drive anything - clipped.
Signal u4/change_flag_536_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u4/change_flag_536_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal u4/change_flag_536_add_4_7/S1 undriven or does not drive anything -
     clipped.
Signal u4/change_flag_536_add_4_7/CO undriven or does not drive anything -
     clipped.
Block u1/i2465_1_lut was optimized away.
Block u1/i2467_1_lut was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 1 secs  
   Total REAL Time: 2 secs  
   Peak Memory Usage: 52 MB
        





























Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
