/*
 * Copyright 2004-2007 Freescale Semiconductor, Inc. All Rights Reserved.
 */

/*
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/*
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

/*!
 * @file dptc.h
 *
 * @brief MX31 dvfs & dptc table file for CKIH clock 27MHz.
 *
 * @ingroup PM_MX31
 */
#ifndef __DVFS_DPTC_TABLE_MX31_27CKIH_H__
#define __DVFS_DPTC_TABLE_MX31_27CKIH_H__

#define NUM_OF_FREQS 4
#define NUM_OF_WP    17

/*!
 * Default DPTC table definition.
 * The table doesn't use PLL switch, because on DDR boards
 * PLL switch is not possible due to HW issue.
 * For SDR boards new table can be loaded.
 *
 * The table keeps the same voltage of 1.35V for frequencies lower than 399MHz.
 * Theoretically we don't need DPTC for these frequencies,
 * but we have to keep DPTC enabled for fluent DVFS switching
 * back to high frequency.
 */
static char *default_table_str_27ckih = "WORKING POINT 17\n\
WP 0x1d 0x12 0x12 0x12\n\
WP 0x1c 0x12 0x12 0x12\n\
WP 0x1b 0x12 0x12 0x12\n\
WP 0x1a 0x12 0x12 0x12\n\
WP 0x19 0x12 0x12 0x12\n\
WP 0x18 0x12 0x12 0x12\n\
WP 0x17 0x12 0x12 0x12\n\
WP 0x16 0x12 0x12 0x12\n\
WP 0x15 0x12 0x12 0x12\n\
WP 0x14 0x12 0x12 0x12\n\
WP 0x13 0x12 0x12 0x12\n\
WP 0x12 0x12 0x12 0x12\n\
WP 0x11 0x12 0x12 0x12\n\
WP 0x10 0x12 0x12 0x12\n\
WP 0xf 0x12 0x12 0x12\n\
WP 0xe 0x12 0x12 0x12\n\
WP 0xd 0x12 0x12 0x12\n\
\n\
#    pll_sw_up pll_sw_down pdr_up     pdr_down    pll_up     pll_down   vscnt\n\
# 532MHz\n\
FREQ 0 0 0xff871e58 0xff871e59 0xe240d 0xe240d 7\n\
# 266MHz\n\
FREQ 0 0 0xff871e58 0xff871e5b 0xe240d 0xe240d 7\n\
# 133MHz\n\
FREQ 0 0 0xff871e58 0xff871e5b 0xe240d 0xe240d 7\n\
# 133MHz\n\
FREQ 0 0 0xff871e58 0xff871e5b 0xe240d 0xe240d 7\n\
# 532MHz\n\
DCVR 0xffc00000 0x90400000 0xffc00000 0xdd000000\n\
DCVR 0xffc00000 0x90629890 0xffc00000 0xdd34ed20\n\
DCVR 0xffc00000 0x90629890 0xffc00000 0xdd34ed20\n\
DCVR 0xffc00000 0x90629894 0xffc00000 0xdd74fd24\n\
DCVR 0xffc00000 0x90a2a894 0xffc00000 0xddb50d28\n\
DCVR 0xffc00000 0x90e2b89c 0xffc00000 0xde352d30\n\
DCVR 0xffc00000 0x9162d8a0 0xffc00000 0xdef55d38\n\
DCVR 0xffc00000 0x91e2f8a8 0xffc00000 0xdfb58d44\n\
DCVR 0xffc00000 0x926308b0 0xffc00000 0xe0b5cd54\n\
DCVR 0xffc00000 0x92e328bc 0xffc00000 0xe1f60d64\n\
DCVR 0xffc00000 0x93a358c0 0xffc00000 0xe3365d74\n\
DCVR 0xffc00000 0xf66388cc 0xffc00000 0xf6768d84\n\
DCVR 0xffc00000 0xf663b8d4 0xffc00000 0xf676dd98\n\
DCVR 0xffc00000 0xf663e8e0 0xffc00000 0xf6773da4\n\
DCVR 0xffc00000 0xf66418ec 0xffc00000 0xf6778dbc\n\
DCVR 0xffc00000 0xf66458fc 0xffc00000 0xf677edd0\n\
DCVR 0xffc00000 0xf6648908 0xffc00000 0xf6783de8\n\
\n\
# 266MHz\n\
DCVR 0xffc00000 0x90400000 0xffc00000 0xdd000000\n\
DCVR 0xffc00000 0x9048a224 0xffc00000 0xdd0d4348\n\
DCVR 0xffc00000 0x9048a224 0xffc00000 0xdd0d4348\n\
DCVR 0xffc00000 0x9048a224 0xffc00000 0xdd4d4348\n\
DCVR 0xffc00000 0x9088b228 0xffc00000 0xdd8d434c\n\
DCVR 0xffc00000 0x90c8b228 0xffc00000 0xde0d534c\n\
DCVR 0xffc00000 0x9148b228 0xffc00000 0xdecd5350\n\
DCVR 0xffc00000 0x91c8c22c 0xffc00000 0xdf8d6354\n\
DCVR 0xffc00000 0x9248d22c 0xffc00000 0xe08d7354\n\
DCVR 0xffc00000 0x92c8d230 0xffc00000 0xe1cd8358\n\
DCVR 0xffc00000 0x9388e234 0xffc00000 0xe30d935c\n\
DCVR 0xffc00000 0xf648e234 0xffc00000 0xf64db364\n\
DCVR 0xffc00000 0xf648f238 0xffc00000 0xf64dc368\n\
DCVR 0xffc00000 0xf648f23c 0xffc00000 0xf64dd36c\n\
DCVR 0xffc00000 0xf649023c 0xffc00000 0xf64de370\n\
DCVR 0xffc00000 0xf649123c 0xffc00000 0xf64df374\n\
DCVR 0xffc00000 0xf6492240 0xffc00000 0xf64e1378\n\
\n\
# 133MHz\n\
DCVR 0xffc00000 0x90400000 0xffc00000 0xdd000000\n\
DCVR 0xffc00000 0x9048a224 0xffc00000 0xdd0d4348\n\
DCVR 0xffc00000 0x9048a224 0xffc00000 0xdd0d4348\n\
DCVR 0xffc00000 0x9048a224 0xffc00000 0xdd4d4348\n\
DCVR 0xffc00000 0x9088b228 0xffc00000 0xdd8d434c\n\
DCVR 0xffc00000 0x90c8b228 0xffc00000 0xde0d534c\n\
DCVR 0xffc00000 0x9148b228 0xffc00000 0xdecd5350\n\
DCVR 0xffc00000 0x91c8c22c 0xffc00000 0xdf8d6354\n\
DCVR 0xffc00000 0x9248d22c 0xffc00000 0xe08d7354\n\
DCVR 0xffc00000 0x92c8d230 0xffc00000 0xe1cd8358\n\
DCVR 0xffc00000 0x9388e234 0xffc00000 0xe30d935c\n\
DCVR 0xffc00000 0xf648e234 0xffc00000 0xf64db364\n\
DCVR 0xffc00000 0xf648f238 0xffc00000 0xf64dc368\n\
DCVR 0xffc00000 0xf648f23c 0xffc00000 0xf64dd36c\n\
DCVR 0xffc00000 0xf649023c 0xffc00000 0xf64de370\n\
DCVR 0xffc00000 0xf649123c 0xffc00000 0xf64df374\n\
DCVR 0xffc00000 0xf6492240 0xffc00000 0xf64e1378\n\
\n\
# 133MHz\n\
DCVR 0xffc00000 0x90400000 0xffc00000 0xdd000000\n\
DCVR 0xffc00000 0x9048a224 0xffc00000 0xdd0d4348\n\
DCVR 0xffc00000 0x9048a224 0xffc00000 0xdd0d4348\n\
DCVR 0xffc00000 0x9048a224 0xffc00000 0xdd4d4348\n\
DCVR 0xffc00000 0x9088b228 0xffc00000 0xdd8d434c\n\
DCVR 0xffc00000 0x90c8b228 0xffc00000 0xde0d534c\n\
DCVR 0xffc00000 0x9148b228 0xffc00000 0xdecd5350\n\
DCVR 0xffc00000 0x91c8c22c 0xffc00000 0xdf8d6354\n\
DCVR 0xffc00000 0x9248d22c 0xffc00000 0xe08d7354\n\
DCVR 0xffc00000 0x92c8d230 0xffc00000 0xe1cd8358\n\
DCVR 0xffc00000 0x9388e234 0xffc00000 0xe30d935c\n\
DCVR 0xffc00000 0xf648e234 0xffc00000 0xf64db364\n\
DCVR 0xffc00000 0xf648f238 0xffc00000 0xf64dc368\n\
DCVR 0xffc00000 0xf648f23c 0xffc00000 0xf64dd36c\n\
DCVR 0xffc00000 0xf649023c 0xffc00000 0xf64de370\n\
DCVR 0xffc00000 0xf649123c 0xffc00000 0xf64df374\n\
DCVR 0xffc00000 0xf6492240 0xffc00000 0xf64e1378\n\
";

#endif
