{"Source Block": ["hdl/library/util_adcfifo/util_adcfifo.v@105:130@HdlStmProcess", "    .rst_async (adc_rst),\n    .clk (adc_clk),\n    .rstn (),\n    .rst (adc_rst_s));\n\n  always @(posedge adc_clk) begin\n    if (adc_rst_s == 1'b1) begin\n      adc_xfer_req_m <= 'd0;\n      adc_xfer_init <= 'd0;\n      adc_xfer_enable <= 'd0;\n    end else begin\n      adc_xfer_req_m <= {adc_xfer_req_m[1:0], dma_xfer_req};\n      adc_xfer_init <= adc_xfer_req_m[1] & ~adc_xfer_req_m[2];\n      if (adc_xfer_init == 1'b1) begin\n        adc_xfer_enable <= 1'b1;\n      end else if ((adc_waddr_int >= ADC_ADDR_LIMIT - 1) ||\n        (adc_xfer_req_m[2] == 1'b0)) begin\n        adc_xfer_enable <= 1'b0;\n      end\n    end\n  end\n\n  always @(posedge adc_clk) begin\n    if (adc_rst_s == 1'b1) begin\n      adc_wr_int <= 'd0;\n      adc_wdata_int <= 'd0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[113, "      adc_xfer_init <= 'd0;\n"], [114, "      adc_xfer_enable <= 'd0;\n"], [118, "      if (adc_xfer_init == 1'b1) begin\n"], [119, "        adc_xfer_enable <= 1'b1;\n"], [120, "      end else if ((adc_waddr_int >= ADC_ADDR_LIMIT - 1) ||\n"], [121, "        (adc_xfer_req_m[2] == 1'b0)) begin\n"], [122, "        adc_xfer_enable <= 1'b0;\n"], [123, "      end\n"]], "Add": [[116, "    end\n"], [116, "  end\n"], [116, "  always @(posedge adc_clk) begin\n"], [116, "    if (adc_rst_s == 1'b1) begin\n"], [116, "      adc_xfer_init <= 'd0;\n"], [116, "    end else begin\n"], [125, "  assign dma_wr = dma_wr_int_s & dma_xfer_req;\n"], [125, "  assign adc_end_of_capture_s = ((adc_waddr_int_s == ADC_ADDR_LIMIT) || (adc_xfer_req_m[2] == 1'b0)) &&\n"], [125, "                                   (adc_wr_int == 1'b1);\n"]]}}