Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Nov 18 15:05:34 2020
| Host         : ROG-112-11 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file guessing_game_control_sets_placed.rpt
| Design       : guessing_game
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              33 |           11 |
| No           | No                    | Yes                    |             145 |           42 |
| No           | Yes                   | No                     |               3 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------+---------------+----------------------------------+------------------+----------------+--------------+
|            Clock Signal           | Enable Signal |         Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------+---------------+----------------------------------+------------------+----------------+--------------+
|  c0/FSM_sequential_state_reg[1]_1 |               | c0/FSM_sequential_state_reg[1]_2 |                1 |              1 |         1.00 |
|  c0/FSM_sequential_state_reg[1]   |               | c0/FSM_sequential_state_reg[1]_0 |                1 |              1 |         1.00 |
|  main/state_reg[0]_LDC_i_1_n_0    |               | main/state_reg[0]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                    |               | c0/FSM_sequential_state_reg[1]_1 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                    |               | c0/FSM_sequential_state_reg[1]_2 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                    |               | c0/FSM_sequential_state_reg[1]_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                    |               | c0/FSM_sequential_state_reg[1]   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                    |               | main/state_reg[0]_LDC_i_2_n_0    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                    |               | main/state_reg[0]_LDC_i_1_n_0    |                1 |              1 |         1.00 |
|  main/lose_reg[3]_i_2_n_0         |               |                                  |                2 |              4 |         2.00 |
|  main/y_reg[3]_i_2_n_0            |               |                                  |                2 |              4 |         2.00 |
|  main/win_reg[3]_i_2_n_0          |               |                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                    |               |                                  |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG                    |               | btnC_IBUF                        |               36 |            139 |         3.86 |
+-----------------------------------+---------------+----------------------------------+------------------+----------------+--------------+


