===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.2876 seconds

  ----User Time----  ----Wall Time----  ----Name----
    7.3767 ( 15.1%)    7.3767 ( 20.9%)  FIR Parser
   22.1124 ( 45.4%)   12.7404 ( 36.1%)  'firrtl.circuit' Pipeline
    2.9988 (  6.2%)    1.7030 (  4.8%)    'firrtl.module' Pipeline
    2.9988 (  6.2%)    1.7029 (  4.8%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.3138 (  0.6%)    0.3138 (  0.9%)    InferWidths
    1.6805 (  3.5%)    1.6805 (  4.8%)    LowerFIRRTLTypes
   14.3064 ( 29.4%)    7.6343 ( 21.6%)    'firrtl.module' Pipeline
    4.7460 (  9.7%)    2.4665 (  7.0%)      ExpandWhens
    9.5603 ( 19.6%)    5.1677 ( 14.6%)      SimpleCanonicalizer
    1.3540 (  2.8%)    1.3540 (  3.8%)    IMConstProp
    0.0708 (  0.1%)    0.0708 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.0858 (  0.2%)    0.0510 (  0.1%)    'firrtl.module' Pipeline
    0.0857 (  0.2%)    0.0510 (  0.1%)      CheckWidths
    3.2154 (  6.6%)    3.2154 (  9.1%)  LowerFIRRTLToHW
    2.1347 (  4.4%)    2.1347 (  6.0%)  HWMemSimImpl
    6.0770 ( 12.5%)    3.2514 (  9.2%)  'hw.module' Pipeline
    0.1832 (  0.4%)    0.0949 (  0.3%)    HWCleanup
    2.9534 (  6.1%)    1.5958 (  4.5%)    CSE
    0.0074 (  0.0%)    0.0040 (  0.0%)      (A) DominanceInfo
    2.8872 (  5.9%)    1.5343 (  4.3%)    SimpleCanonicalizer
    2.0479 (  4.2%)    2.0479 (  5.8%)  HWLegalizeNames
    2.3497 (  4.8%)    1.2127 (  3.4%)  'hw.module' Pipeline
    2.3110 (  4.7%)    1.1942 (  3.4%)    PrettifyVerilog
    3.2712 (  6.7%)    3.2712 (  9.3%)  Output
    0.0061 (  0.0%)    0.0061 (  0.0%)  Rest
   48.6979 (100.0%)   35.2876 (100.0%)  Total

{
  totalTime: 35.355,
  maxMemory: 1047687168
}
