<dec f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.h' l='178' type='bool llvm::AMDGPUTargetLowering::isFPImmLegal(const llvm::APFloat &amp; Imm, llvm::EVT VT, bool ForCodeSize) const'/>
<inh f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='833' c='_ZNK4llvm18TargetLoweringBase12isFPImmLegalERKNS_7APFloatENS_3EVTEb'/>
<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='671' ll='676' type='bool llvm::AMDGPUTargetLowering::isFPImmLegal(const llvm::APFloat &amp; Imm, llvm::EVT VT, bool ForCodeSize) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='669'>// The backend supports 32 and 64 bit floating point immediates.
// FIXME: Why are we reporting vectors of FP immediates as legal?</doc>
