module PWM_TB;

parameter FREQ_LENGTH = 2;
parameter DATA_LENGTH = 8;

	reg clk=0;
	reg reset,
	reg start,
	reg [WORD_LENGTH-1:0] dutyCycle,
	reg [FREQ_LENGTH-1:0] frequency,
	

	wire pwm_output



PWM

DUT
(
	.clk(clk),
	.reset(reset),
	.start(start),
	.dutyCycle(dutyCycle),
	.frequency(frequency)
);

/*********************************************************/
initial // Clock generator
  begin
    forever #10 clk = !clk;
  end
/*********************************************************/
initial begin // reset generator
	#0 reset = 0;
	#50 reset = 1;
end

/*********************************************************/
initial begin // enable


end



/*********************************************************/


endmodule 