#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Thu Mar 01 09:18:10 2018
# Process ID: 4548
# Log file: D:/CPU/vivado.log
# Journal file: D:/CPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU/CPU.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'register_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/CPU/CPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj register_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-311] analyzing module changeto8421
INFO: [VRFC 10-311] analyzing module changetohex
INFO: [VRFC 10-311] analyzing module pattern
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module mul_sel
INFO: [VRFC 10-311] analyzing module decoder3_8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/Register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Reg_1
INFO: [VRFC 10-311] analyzing module Reg_16
INFO: [VRFC 10-311] analyzing module Reg_32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/Extender.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Extender_n
WARNING: [VRFC 10-756] identifier b is used before its declaration [D:/CPU/CPU.srcs/sources_1/new/Extender.v:4]
WARNING: [VRFC 10-756] identifier a is used before its declaration [D:/CPU/CPU.srcs/sources_1/new/Extender.v:5]
INFO: [VRFC 10-311] analyzing module Extender_y
WARNING: [VRFC 10-756] identifier b is used before its declaration [D:/CPU/CPU.srcs/sources_1/new/Extender.v:12]
WARNING: [VRFC 10-756] identifier a is used before its declaration [D:/CPU/CPU.srcs/sources_1/new/Extender.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/RFdatain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RFdatain
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/registers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/NPC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/inst_count.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_count
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/extend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module extend
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module op_we
INFO: [VRFC 10-311] analyzing module ctrl_sgn
INFO: [VRFC 10-311] analyzing module ext_sgn
INFO: [VRFC 10-311] analyzing module branch
INFO: [VRFC 10-311] analyzing module equal_6
INFO: [VRFC 10-311] analyzing module equal_12
INFO: [VRFC 10-311] analyzing module equal_13
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/show_choice.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show_choice
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.srcs/sources_1/new/cpu0228_09h06.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-311] analyzing module plus
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.sim/cpu_tb_需补CPU模块参数.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/CPU/CPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/CPU/CPU.sim/sim_1/behav'
Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto af8487a79c614b3ab9500e33fd64b3a7 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot register_tb_behav xil_defaultlib.register_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 6 for port b [D:/CPU/CPU.srcs/sources_1/new/control.v:15]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port in [D:/CPU/CPU.srcs/sources_1/new/cpu0228_09h06.v:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/CPU/CPU.srcs/sources_1/new/inst_count.v" Line 1. Module inst_count doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/CPU/CPU.srcs/sources_1/new/inst_count.v" Line 1. Module inst_count doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.divider(N=5000000)
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.plus
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mux2(width=5)
Compiling module xil_defaultlib.inst_decoder
Compiling module xil_defaultlib.mux2(width=32)
Compiling module xil_defaultlib.NPC
Compiling module xil_defaultlib.Extender_n(a=16,b=32)
Compiling module xil_defaultlib.Extender_y(a=16,b=32)
Compiling module xil_defaultlib.Extender_n(a=5,b=32)
Compiling module xil_defaultlib.extend
Compiling module xil_defaultlib.mux2(width=6)
Compiling module xil_defaultlib.equal_6
Compiling module xil_defaultlib.op_we
Compiling module xil_defaultlib.ctrl_sgn
Compiling module xil_defaultlib.ext_sgn
Compiling module xil_defaultlib.branch
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.RFdatain
Compiling module xil_defaultlib.Reg_1
Compiling module xil_defaultlib.memory
Compiling module xil_defaultlib.divider(N=50000)
Compiling module xil_defaultlib.changeto8421
Compiling module xil_defaultlib.changetohex
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.mul_sel
Compiling module xil_defaultlib.pattern
Compiling module xil_defaultlib.decoder3_8
Compiling module xil_defaultlib.mux2(width=4)
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.show_choice
Compiling module xil_defaultlib.Reg_16
Compiling module xil_defaultlib.inst_count
Compiling module xil_defaultlib.registers
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.Reg_32
Compiling module xil_defaultlib.Extender_n(a=8,b=32)
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.register_tb
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot register_tb_behav

****** Webtalk v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/CPU/CPU.sim/sim_1/behav/xsim.dir/register_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/CPU/CPU.sim/sim_1/behav/xsim.dir/register_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Mar 01 09:18:45 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2015.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Mar 01 09:18:45 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 728.785 ; gain = 0.000
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/CPU/CPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "register_tb_behav -key {Behavioral:sim_1:Functional:register_tb} -tclbatch {register_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.2
Time resolution is 1 ps
source register_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'register_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 746.270 ; gain = 20.320
add_wave {{/register_tb/CPU/Reg_count}} 
add_wave {{/register_tb/CPU/ROM}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
add_wave {{/register_tb/CPU/inst_countw/reg1}} 
add_wave {{/register_tb/CPU/inst_countw/reg2}} 
add_wave {{/register_tb/CPU/inst_countw/reg3}} 
add_wave {{/register_tb/CPU/inst_countw/reg4}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 10 us
