#Build: Synplify Pro L-2016.09M-2, Build 065R, Nov 16 2016
#install: C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
#OS: Windows 7 6.1
#Hostname: W7-64-05

# Wed Oct 18 19:25:55 2017

#Implementation: synthesis

Synopsys HDL Compiler, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys VHDL Compiler, version comp2016q3p1, Build 127R, built Nov 24 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top\top.vhd":17:7:17:9|Top entity is set to top.
VHDL syntax check successful!
@N: CD231 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top\top.vhd":17:7:17:9|Synthesizing work.top.rtl.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\top_sb.vhd":22:7:22:12|Synthesizing work.top_sb.rtl.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb_MSS\top_sb_MSS.vhd":17:7:17:16|Synthesizing work.top_sb_mss.rtl.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":413:10:413:15|Synthesizing smartfusion2.outbuf.syn_black_box.
Post processing for smartfusion2.outbuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":403:10:403:14|Synthesizing smartfusion2.inbuf.syn_black_box.
Post processing for smartfusion2.inbuf.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":423:10:423:16|Synthesizing smartfusion2.tribuff.syn_black_box.
Post processing for smartfusion2.tribuff.syn_black_box
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb_MSS\top_sb_MSS_syn.vhd":10:7:10:13|Synthesizing work.mss_010.def_arch.
Post processing for work.mss_010.def_arch
Post processing for work.top_sb_mss.rtl
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":786:10:786:17|Synthesizing smartfusion2.sysreset.syn_black_box.
Post processing for smartfusion2.sysreset.syn_black_box
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":52:7:52:17|Synthesizing coresdr_axi_lib.coresdr_axi.trans.
@N: CD604 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1221:18:1221:31|OTHERS clause is not synthesized.
@N: CD364 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1329:12:1329:20|Removing redundant assignment.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":251:10:251:21|Signal len_size_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":262:10:262:18|Signal awlen_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":263:10:263:19|Signal awsize_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":264:10:264:18|Signal arlen_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":265:10:265:19|Signal arsize_reg is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":310:10:310:18|Signal w_req_reg is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr.vhd":25:7:25:13|Synthesizing coresdr_axi_lib.coresdr.rtl.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":26:7:26:14|Synthesizing coresdr_axi_lib.fastinit.rtl.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":25:7:25:15|Synthesizing coresdr_axi_lib.fastsdram.rtl.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd":25:7:25:14|Synthesizing coresdr_axi_lib.openbank.rtl.
@N: CD604 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd":360:20:360:33|OTHERS clause is not synthesized.
Post processing for coresdr_axi_lib.openbank.rtl
@W: CL271 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd":349:4:349:5|Pruning unused bits 1 to 0 of pcable_shift_14(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Optimizing register bit ras_shift(6) to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\openbank.vhd":390:4:390:5|Pruning register bit 6 of ras_shift(6 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Post processing for coresdr_axi_lib.fastsdram.rtl
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":773:4:773:5|Pruning unused register dqs_hold_sr_4(3 downto 0). Make sure that there are no unused intermediate registers.
@W: CL265 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":880:4:880:5|Removing unused bit 0 of wshift_14(7 downto 0). Either assign all bits or reduce the width of the signal.
@W: CL190 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Optimizing register bit psa(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Optimizing register bit psa(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Optimizing register bit psa(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Optimizing register bit psa(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Optimizing register bit psa(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Optimizing register bit psa(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Optimizing register bit psa(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Pruning register bits 13 to 11 of psa(13 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Pruning register bit 9 of psa(13 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Pruning register bit 7 of psa(13 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Pruning register bits 3 to 2 of psa(13 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Post processing for coresdr_axi_lib.fastinit.rtl
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":338:4:338:5|Pruning unused register dll_holdoff_en_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":338:4:338:5|Pruning unused register dll_holdoff_timer_5(7 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Pruning unused register em_shift_2(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Pruning unused register m_dr_shift_3(9 downto 0). Make sure that there are no unused intermediate registers.
@W: CL190 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Optimizing register bit em_req to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Optimizing register bit m_req_dll_reset to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Pruning unused register em_req. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Pruning unused register m_req_dll_reset. Make sure that there are no unused intermediate registers.
Post processing for coresdr_axi_lib.coresdr.rtl
Post processing for coresdr_axi_lib.coresdr_axi.trans
@A: CL282 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1343:6:1343:7|Feedback mux created for signal aburst_reg[1:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1143:6:1143:7|Feedback mux created for signal R_VALID_reg. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL190 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1343:6:1343:7|Optimizing register bit B_SIZE_reg(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1343:6:1343:7|Pruning register bit 3 of B_SIZE_reg(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd":8:7:8:25|Synthesizing work.top_sb_fabosc_0_osc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":562:10:562:15|Synthesizing smartfusion2.clkint.syn_black_box.
Post processing for smartfusion2.clkint.syn_black_box
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":19:7:19:20|Synthesizing work.rcosc_25_50mhz.def_arch.
Post processing for work.rcosc_25_50mhz.def_arch
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd":79:7:79:24|Synthesizing work.rcosc_25_50mhz_fab.def_arch.
Post processing for work.rcosc_25_50mhz_fab.def_arch
Post processing for work.top_sb_fabosc_0_osc.def_arch
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd":16:10:16:19|Signal XTLOSC_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd":15:10:15:19|Signal XTLOSC_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd":14:10:14:23|Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd":13:10:13:23|Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd":11:10:11:27|Signal RCOSC_25_50MHZ_CCC is floating; a simulation mismatch is possible.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":27:7:27:16|Synthesizing work.coreresetp.rtl.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":477:8:477:25|Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":478:8:478:21|Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":479:8:479:20|Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":480:8:480:37|Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":481:8:481:27|Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":482:8:482:27|Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":483:8:483:28|Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":484:8:484:27|Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":485:8:485:28|Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":486:8:486:27|Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":487:8:487:28|Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":488:8:488:27|Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":489:8:489:28|Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":490:8:490:30|Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":491:8:491:30|Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
Post processing for work.coreresetp.rtl
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1447:8:1447:9|Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1423:8:1423:9|Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1395:8:1395:9|Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.
@W: CL177 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1331:8:1331:9|Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL190 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1376:8:1376:9|Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":792:8:792:9|Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":36:7:36:30|Synthesizing work.top_sb_coreaxi_0_coreaxi.translated.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3272:10:3272:20|Signal awready_im0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3273:10:3273:20|Signal awready_im1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3274:10:3274:20|Signal awready_im2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3275:10:3275:20|Signal awready_im3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3276:10:3276:19|Signal wready_im0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3277:10:3277:19|Signal wready_im1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3278:10:3278:19|Signal wready_im2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3279:10:3279:19|Signal wready_im3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3280:10:3280:20|Signal arready_im0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3281:10:3281:20|Signal arready_im1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3282:10:3282:20|Signal arready_im2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3283:10:3283:20|Signal arready_im3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3284:10:3284:19|Signal bready_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3285:10:3285:19|Signal bready_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3286:10:3286:19|Signal bready_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3287:10:3287:19|Signal bready_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3288:10:3288:19|Signal rready_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3289:10:3289:19|Signal rready_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3290:10:3290:19|Signal rready_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3291:10:3291:19|Signal rready_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3292:10:3292:19|Signal bvalid_im0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3293:10:3293:19|Signal bvalid_im1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3294:10:3294:19|Signal bvalid_im2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3295:10:3295:19|Signal bvalid_im3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3296:10:3296:17|Signal awid_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3298:10:3298:19|Signal awaddr_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3300:10:3300:18|Signal awlen_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3301:10:3301:19|Signal awsize_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3302:10:3302:20|Signal awburst_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3303:10:3303:19|Signal awlock_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3304:10:3304:20|Signal awcache_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3305:10:3305:19|Signal awprot_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3306:10:3306:20|Signal awvalid_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3308:10:3308:16|Signal wid_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3310:10:3310:18|Signal wdata_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3312:10:3312:18|Signal wstrb_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3314:10:3314:18|Signal wlast_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3315:10:3315:19|Signal wvalid_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3317:10:3317:19|Signal bready_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3319:10:3319:17|Signal arid_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3321:10:3321:19|Signal araddr_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3323:10:3323:18|Signal arlen_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3324:10:3324:19|Signal arsize_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3325:10:3325:20|Signal arburst_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3326:10:3326:19|Signal arlock_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3327:10:3327:20|Signal arcache_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3328:10:3328:19|Signal arprot_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3329:10:3329:20|Signal arvalid_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3331:10:3331:19|Signal rready_is0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3332:10:3332:17|Signal awid_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3334:10:3334:19|Signal awaddr_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3336:10:3336:18|Signal awlen_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3337:10:3337:19|Signal awsize_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3338:10:3338:20|Signal awburst_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3339:10:3339:19|Signal awlock_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3340:10:3340:20|Signal awcache_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3341:10:3341:19|Signal awprot_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3342:10:3342:20|Signal awvalid_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3344:10:3344:16|Signal wid_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3346:10:3346:18|Signal wdata_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3348:10:3348:18|Signal wstrb_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3350:10:3350:18|Signal wlast_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3351:10:3351:19|Signal wvalid_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3353:10:3353:19|Signal bready_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3355:10:3355:17|Signal arid_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3357:10:3357:19|Signal araddr_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3359:10:3359:18|Signal arlen_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3360:10:3360:19|Signal arsize_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3361:10:3361:20|Signal arburst_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3362:10:3362:19|Signal arlock_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3363:10:3363:20|Signal arcache_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3364:10:3364:19|Signal arprot_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3365:10:3365:20|Signal arvalid_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3367:10:3367:19|Signal rready_is1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3368:10:3368:17|Signal awid_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3370:10:3370:19|Signal awaddr_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3372:10:3372:18|Signal awlen_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3373:10:3373:19|Signal awsize_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3374:10:3374:20|Signal awburst_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3375:10:3375:19|Signal awlock_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3376:10:3376:20|Signal awcache_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3377:10:3377:19|Signal awprot_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3378:10:3378:20|Signal awvalid_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3380:10:3380:16|Signal wid_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3382:10:3382:18|Signal wdata_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3384:10:3384:18|Signal wstrb_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3386:10:3386:18|Signal wlast_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3387:10:3387:19|Signal wvalid_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3389:10:3389:19|Signal bready_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3391:10:3391:17|Signal arid_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3393:10:3393:19|Signal araddr_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3395:10:3395:18|Signal arlen_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3396:10:3396:19|Signal arsize_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3397:10:3397:20|Signal arburst_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3398:10:3398:19|Signal arlock_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3399:10:3399:20|Signal arcache_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3400:10:3400:19|Signal arprot_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3401:10:3401:20|Signal arvalid_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3403:10:3403:19|Signal rready_is2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3404:10:3404:17|Signal awid_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3406:10:3406:19|Signal awaddr_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3408:10:3408:18|Signal awlen_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3409:10:3409:19|Signal awsize_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3410:10:3410:20|Signal awburst_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3411:10:3411:19|Signal awlock_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3412:10:3412:20|Signal awcache_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3413:10:3413:19|Signal awprot_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3414:10:3414:20|Signal awvalid_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3416:10:3416:16|Signal wid_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3418:10:3418:18|Signal wdata_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3420:10:3420:18|Signal wstrb_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3422:10:3422:18|Signal wlast_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3423:10:3423:19|Signal wvalid_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3425:10:3425:19|Signal bready_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3427:10:3427:17|Signal arid_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3429:10:3429:19|Signal araddr_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3431:10:3431:18|Signal arlen_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3432:10:3432:19|Signal arsize_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3433:10:3433:20|Signal arburst_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3434:10:3434:19|Signal arlock_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3435:10:3435:20|Signal arcache_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3436:10:3436:19|Signal arprot_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3437:10:3437:20|Signal arvalid_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3439:10:3439:19|Signal rready_is3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3440:10:3440:17|Signal awid_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3442:10:3442:19|Signal awaddr_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3444:10:3444:18|Signal awlen_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3445:10:3445:19|Signal awsize_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3446:10:3446:20|Signal awburst_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3447:10:3447:19|Signal awlock_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3448:10:3448:20|Signal awcache_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3449:10:3449:19|Signal awprot_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3450:10:3450:20|Signal awvalid_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3452:10:3452:16|Signal wid_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3454:10:3454:18|Signal wdata_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3456:10:3456:18|Signal wstrb_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3458:10:3458:18|Signal wlast_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3459:10:3459:19|Signal wvalid_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3461:10:3461:19|Signal bready_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3463:10:3463:17|Signal arid_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3465:10:3465:19|Signal araddr_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3467:10:3467:18|Signal arlen_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3468:10:3468:19|Signal arsize_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3469:10:3469:20|Signal arburst_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3470:10:3470:19|Signal arlock_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3471:10:3471:20|Signal arcache_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3472:10:3472:19|Signal arprot_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3473:10:3473:20|Signal arvalid_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3475:10:3475:19|Signal rready_is4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3476:10:3476:17|Signal awid_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3478:10:3478:19|Signal awaddr_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3480:10:3480:18|Signal awlen_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3481:10:3481:19|Signal awsize_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3482:10:3482:20|Signal awburst_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3483:10:3483:19|Signal awlock_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3484:10:3484:20|Signal awcache_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3485:10:3485:19|Signal awprot_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3486:10:3486:20|Signal awvalid_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3488:10:3488:16|Signal wid_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3490:10:3490:18|Signal wdata_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3492:10:3492:18|Signal wstrb_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3494:10:3494:18|Signal wlast_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3495:10:3495:19|Signal wvalid_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3497:10:3497:19|Signal bready_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3499:10:3499:17|Signal arid_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3501:10:3501:19|Signal araddr_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3503:10:3503:18|Signal arlen_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3504:10:3504:19|Signal arsize_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3505:10:3505:20|Signal arburst_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3506:10:3506:19|Signal arlock_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3507:10:3507:20|Signal arcache_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3508:10:3508:19|Signal arprot_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3509:10:3509:20|Signal arvalid_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3511:10:3511:19|Signal rready_is5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3512:10:3512:17|Signal awid_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3514:10:3514:19|Signal awaddr_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3516:10:3516:18|Signal awlen_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3517:10:3517:19|Signal awsize_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3518:10:3518:20|Signal awburst_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3519:10:3519:19|Signal awlock_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3520:10:3520:20|Signal awcache_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3521:10:3521:19|Signal awprot_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3522:10:3522:20|Signal awvalid_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3524:10:3524:16|Signal wid_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3526:10:3526:18|Signal wdata_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3528:10:3528:18|Signal wstrb_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3530:10:3530:18|Signal wlast_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3531:10:3531:19|Signal wvalid_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3533:10:3533:19|Signal bready_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3535:10:3535:17|Signal arid_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3537:10:3537:19|Signal araddr_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3539:10:3539:18|Signal arlen_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3540:10:3540:19|Signal arsize_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3541:10:3541:20|Signal arburst_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3542:10:3542:19|Signal arlock_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3543:10:3543:20|Signal arcache_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3544:10:3544:19|Signal arprot_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3545:10:3545:20|Signal arvalid_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3547:10:3547:19|Signal rready_is6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3548:10:3548:17|Signal awid_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3550:10:3550:19|Signal awaddr_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3552:10:3552:18|Signal awlen_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3553:10:3553:19|Signal awsize_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3554:10:3554:20|Signal awburst_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3555:10:3555:19|Signal awlock_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3556:10:3556:20|Signal awcache_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3557:10:3557:19|Signal awprot_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3558:10:3558:20|Signal awvalid_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3560:10:3560:16|Signal wid_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3562:10:3562:18|Signal wdata_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3564:10:3564:18|Signal wstrb_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3566:10:3566:18|Signal wlast_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3567:10:3567:19|Signal wvalid_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3569:10:3569:19|Signal bready_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3571:10:3571:17|Signal arid_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3573:10:3573:19|Signal araddr_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3575:10:3575:18|Signal arlen_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3576:10:3576:19|Signal arsize_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3577:10:3577:20|Signal arburst_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3578:10:3578:19|Signal arlock_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3579:10:3579:20|Signal arcache_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3580:10:3580:19|Signal arprot_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3581:10:3581:20|Signal arvalid_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3583:10:3583:19|Signal rready_is7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3584:10:3584:17|Signal awid_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3586:10:3586:19|Signal awaddr_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3588:10:3588:18|Signal awlen_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3589:10:3589:19|Signal awsize_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3590:10:3590:20|Signal awburst_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3591:10:3591:19|Signal awlock_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3592:10:3592:20|Signal awcache_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3593:10:3593:19|Signal awprot_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3594:10:3594:20|Signal awvalid_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3596:10:3596:16|Signal wid_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3598:10:3598:18|Signal wdata_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3600:10:3600:18|Signal wstrb_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3602:10:3602:18|Signal wlast_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3603:10:3603:19|Signal wvalid_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3605:10:3605:19|Signal bready_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3607:10:3607:17|Signal arid_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3609:10:3609:19|Signal araddr_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3611:10:3611:18|Signal arlen_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3612:10:3612:19|Signal arsize_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3613:10:3613:20|Signal arburst_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3614:10:3614:19|Signal arlock_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3615:10:3615:20|Signal arcache_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3616:10:3616:19|Signal arprot_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3617:10:3617:20|Signal arvalid_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3619:10:3619:19|Signal rready_is8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3620:10:3620:17|Signal awid_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3622:10:3622:19|Signal awaddr_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3624:10:3624:18|Signal awlen_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3625:10:3625:19|Signal awsize_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3626:10:3626:20|Signal awburst_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3627:10:3627:19|Signal awlock_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3628:10:3628:20|Signal awcache_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3629:10:3629:19|Signal awprot_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3630:10:3630:20|Signal awvalid_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3632:10:3632:16|Signal wid_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3634:10:3634:18|Signal wdata_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3636:10:3636:18|Signal wstrb_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3638:10:3638:18|Signal wlast_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3639:10:3639:19|Signal wvalid_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3641:10:3641:19|Signal bready_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3643:10:3643:17|Signal arid_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3645:10:3645:19|Signal araddr_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3647:10:3647:18|Signal arlen_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3648:10:3648:19|Signal arsize_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3649:10:3649:20|Signal arburst_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3650:10:3650:19|Signal arlock_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3651:10:3651:20|Signal arcache_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3652:10:3652:19|Signal arprot_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3653:10:3653:20|Signal arvalid_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3655:10:3655:19|Signal rready_is9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3656:10:3656:18|Signal awid_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3658:10:3658:20|Signal awaddr_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3660:10:3660:19|Signal awlen_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3661:10:3661:20|Signal awsize_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3662:10:3662:21|Signal awburst_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3663:10:3663:20|Signal awlock_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3664:10:3664:21|Signal awcache_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3665:10:3665:20|Signal awprot_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3666:10:3666:21|Signal awvalid_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3668:10:3668:17|Signal wid_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3670:10:3670:19|Signal wdata_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3672:10:3672:19|Signal wstrb_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3674:10:3674:19|Signal wlast_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3675:10:3675:20|Signal wvalid_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3677:10:3677:20|Signal bready_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3679:10:3679:18|Signal arid_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3681:10:3681:20|Signal araddr_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3683:10:3683:19|Signal arlen_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3684:10:3684:20|Signal arsize_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3685:10:3685:21|Signal arburst_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3686:10:3686:20|Signal arlock_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3687:10:3687:21|Signal arcache_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3688:10:3688:20|Signal arprot_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3689:10:3689:21|Signal arvalid_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3691:10:3691:20|Signal rready_is10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3692:10:3692:18|Signal awid_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3694:10:3694:20|Signal awaddr_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3696:10:3696:19|Signal awlen_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3697:10:3697:20|Signal awsize_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3698:10:3698:21|Signal awburst_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3699:10:3699:20|Signal awlock_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3700:10:3700:21|Signal awcache_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3701:10:3701:20|Signal awprot_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3702:10:3702:21|Signal awvalid_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3704:10:3704:17|Signal wid_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3706:10:3706:19|Signal wdata_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3708:10:3708:19|Signal wstrb_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3710:10:3710:19|Signal wlast_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3711:10:3711:20|Signal wvalid_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3713:10:3713:20|Signal bready_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3715:10:3715:18|Signal arid_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3717:10:3717:20|Signal araddr_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3719:10:3719:19|Signal arlen_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3720:10:3720:20|Signal arsize_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3721:10:3721:21|Signal arburst_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3722:10:3722:20|Signal arlock_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3723:10:3723:21|Signal arcache_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3724:10:3724:20|Signal arprot_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3725:10:3725:21|Signal arvalid_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3727:10:3727:20|Signal rready_is11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3728:10:3728:18|Signal awid_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3730:10:3730:20|Signal awaddr_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3732:10:3732:19|Signal awlen_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3733:10:3733:20|Signal awsize_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3734:10:3734:21|Signal awburst_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3735:10:3735:20|Signal awlock_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3736:10:3736:21|Signal awcache_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3737:10:3737:20|Signal awprot_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3738:10:3738:21|Signal awvalid_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3740:10:3740:17|Signal wid_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3742:10:3742:19|Signal wdata_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3744:10:3744:19|Signal wstrb_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3746:10:3746:19|Signal wlast_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3747:10:3747:20|Signal wvalid_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3749:10:3749:20|Signal bready_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3751:10:3751:18|Signal arid_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3753:10:3753:20|Signal araddr_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3755:10:3755:19|Signal arlen_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3756:10:3756:20|Signal arsize_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3757:10:3757:21|Signal arburst_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3758:10:3758:20|Signal arlock_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3759:10:3759:21|Signal arcache_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3760:10:3760:20|Signal arprot_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3761:10:3761:21|Signal arvalid_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3763:10:3763:20|Signal rready_is12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3764:10:3764:18|Signal awid_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3766:10:3766:20|Signal awaddr_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3768:10:3768:19|Signal awlen_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3769:10:3769:20|Signal awsize_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3770:10:3770:21|Signal awburst_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3771:10:3771:20|Signal awlock_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3772:10:3772:21|Signal awcache_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3773:10:3773:20|Signal awprot_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3774:10:3774:21|Signal awvalid_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3776:10:3776:17|Signal wid_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3778:10:3778:19|Signal wdata_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3780:10:3780:19|Signal wstrb_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3782:10:3782:19|Signal wlast_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3783:10:3783:20|Signal wvalid_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3785:10:3785:20|Signal bready_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3787:10:3787:18|Signal arid_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3789:10:3789:20|Signal araddr_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3791:10:3791:19|Signal arlen_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3792:10:3792:20|Signal arsize_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3793:10:3793:21|Signal arburst_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3794:10:3794:20|Signal arlock_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3795:10:3795:21|Signal arcache_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3796:10:3796:20|Signal arprot_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3797:10:3797:21|Signal arvalid_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3799:10:3799:20|Signal rready_is13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3800:10:3800:18|Signal awid_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3802:10:3802:20|Signal awaddr_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3804:10:3804:19|Signal awlen_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3805:10:3805:20|Signal awsize_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3806:10:3806:21|Signal awburst_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3807:10:3807:20|Signal awlock_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3808:10:3808:21|Signal awcache_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3809:10:3809:20|Signal awprot_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3810:10:3810:21|Signal awvalid_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3812:10:3812:17|Signal wid_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3814:10:3814:19|Signal wdata_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3816:10:3816:19|Signal wstrb_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3818:10:3818:19|Signal wlast_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3819:10:3819:20|Signal wvalid_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3821:10:3821:20|Signal bready_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3823:10:3823:18|Signal arid_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3825:10:3825:20|Signal araddr_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3827:10:3827:19|Signal arlen_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3828:10:3828:20|Signal arsize_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3829:10:3829:21|Signal arburst_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3830:10:3830:20|Signal arlock_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3831:10:3831:21|Signal arcache_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3832:10:3832:20|Signal arprot_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3833:10:3833:21|Signal arvalid_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3835:10:3835:20|Signal rready_is14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3836:10:3836:18|Signal awid_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3838:10:3838:20|Signal awaddr_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3840:10:3840:19|Signal awlen_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3841:10:3841:20|Signal awsize_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3842:10:3842:21|Signal awburst_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3843:10:3843:20|Signal awlock_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3844:10:3844:21|Signal awcache_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3845:10:3845:20|Signal awprot_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3846:10:3846:21|Signal awvalid_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3848:10:3848:17|Signal wid_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3850:10:3850:19|Signal wdata_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3852:10:3852:19|Signal wstrb_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3854:10:3854:19|Signal wlast_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3855:10:3855:20|Signal wvalid_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3857:10:3857:20|Signal bready_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3859:10:3859:18|Signal arid_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3861:10:3861:20|Signal araddr_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3863:10:3863:19|Signal arlen_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3864:10:3864:20|Signal arsize_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3865:10:3865:21|Signal arburst_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3866:10:3866:20|Signal arlock_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3867:10:3867:21|Signal arcache_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3868:10:3868:20|Signal arprot_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3869:10:3869:21|Signal arvalid_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3871:10:3871:20|Signal rready_is15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3872:10:3872:18|Signal awid_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3874:10:3874:20|Signal awaddr_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3876:10:3876:19|Signal awlen_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3877:10:3877:20|Signal awsize_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3878:10:3878:21|Signal awburst_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3879:10:3879:20|Signal awlock_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3880:10:3880:21|Signal awcache_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3881:10:3881:20|Signal awprot_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3882:10:3882:21|Signal awvalid_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3884:10:3884:17|Signal wid_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3886:10:3886:19|Signal wdata_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3888:10:3888:19|Signal wstrb_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3890:10:3890:19|Signal wlast_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3891:10:3891:20|Signal wvalid_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3893:10:3893:20|Signal bready_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3895:10:3895:18|Signal arid_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3897:10:3897:20|Signal araddr_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3899:10:3899:19|Signal arlen_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3900:10:3900:20|Signal arsize_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3901:10:3901:21|Signal arburst_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3902:10:3902:20|Signal arlock_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3903:10:3903:21|Signal arcache_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3904:10:3904:20|Signal arprot_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3905:10:3905:21|Signal arvalid_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3907:10:3907:20|Signal rready_is16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3909:10:3909:17|Signal awid_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3911:10:3911:19|Signal awaddr_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3913:10:3913:18|Signal awlen_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3914:10:3914:19|Signal awsize_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3915:10:3915:20|Signal awburst_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3916:10:3916:19|Signal awlock_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3917:10:3917:20|Signal awcache_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3918:10:3918:19|Signal awprot_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3919:10:3919:20|Signal awvalid_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3921:10:3921:16|Signal wid_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3923:10:3923:18|Signal wdata_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3925:10:3925:18|Signal wstrb_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3927:10:3927:18|Signal wlast_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3928:10:3928:19|Signal wvalid_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3930:10:3930:17|Signal arid_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3932:10:3932:19|Signal araddr_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3934:10:3934:18|Signal arlen_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3935:10:3935:19|Signal arsize_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3936:10:3936:20|Signal arburst_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3937:10:3937:19|Signal arlock_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3938:10:3938:20|Signal arcache_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3939:10:3939:19|Signal arprot_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3940:10:3940:20|Signal arvalid_mi0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3941:10:3941:18|Signal bresp_im0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3942:10:3942:16|Signal bid_im0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3944:10:3944:16|Signal rid_im0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3946:10:3946:18|Signal rdata_im0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3948:10:3948:18|Signal rresp_im0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3949:10:3949:19|Signal rvalid_im0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3950:10:3950:18|Signal rlast_im0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3952:10:3952:17|Signal awid_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3954:10:3954:19|Signal awaddr_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3956:10:3956:18|Signal awlen_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3957:10:3957:19|Signal awsize_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3958:10:3958:20|Signal awburst_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3959:10:3959:19|Signal awlock_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3960:10:3960:20|Signal awcache_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3961:10:3961:19|Signal awprot_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3962:10:3962:20|Signal awvalid_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3964:10:3964:16|Signal wid_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3966:10:3966:18|Signal wdata_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3968:10:3968:18|Signal wstrb_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3970:10:3970:18|Signal wlast_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3971:10:3971:19|Signal wvalid_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3973:10:3973:17|Signal arid_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3975:10:3975:19|Signal araddr_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3977:10:3977:18|Signal arlen_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3978:10:3978:19|Signal arsize_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3979:10:3979:20|Signal arburst_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3980:10:3980:19|Signal arlock_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3981:10:3981:20|Signal arcache_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3982:10:3982:19|Signal arprot_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3983:10:3983:20|Signal arvalid_mi1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3984:10:3984:18|Signal bresp_im1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3985:10:3985:16|Signal bid_im1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3987:10:3987:16|Signal rid_im1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3989:10:3989:18|Signal rdata_im1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3991:10:3991:18|Signal rresp_im1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3992:10:3992:19|Signal rvalid_im1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3993:10:3993:18|Signal rlast_im1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3995:10:3995:17|Signal awid_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3997:10:3997:19|Signal awaddr_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":3999:10:3999:18|Signal awlen_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4000:10:4000:19|Signal awsize_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4001:10:4001:20|Signal awburst_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4002:10:4002:19|Signal awlock_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4003:10:4003:20|Signal awcache_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4004:10:4004:19|Signal awprot_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4005:10:4005:20|Signal awvalid_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4007:10:4007:16|Signal wid_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4009:10:4009:18|Signal wdata_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4011:10:4011:18|Signal wstrb_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4013:10:4013:18|Signal wlast_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4014:10:4014:19|Signal wvalid_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4016:10:4016:17|Signal arid_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4018:10:4018:19|Signal araddr_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4020:10:4020:18|Signal arlen_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4021:10:4021:19|Signal arsize_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4022:10:4022:20|Signal arburst_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4023:10:4023:19|Signal arlock_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4024:10:4024:20|Signal arcache_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4025:10:4025:19|Signal arprot_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4026:10:4026:20|Signal arvalid_mi2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4027:10:4027:18|Signal bresp_im2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4028:10:4028:16|Signal bid_im2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4030:10:4030:16|Signal rid_im2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4032:10:4032:18|Signal rdata_im2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4034:10:4034:18|Signal rresp_im2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4035:10:4035:19|Signal rvalid_im2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4036:10:4036:18|Signal rlast_im2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4038:10:4038:17|Signal awid_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4040:10:4040:19|Signal awaddr_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4042:10:4042:18|Signal awlen_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4043:10:4043:19|Signal awsize_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4044:10:4044:20|Signal awburst_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4045:10:4045:19|Signal awlock_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4046:10:4046:20|Signal awcache_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4047:10:4047:19|Signal awprot_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4048:10:4048:20|Signal awvalid_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4050:10:4050:16|Signal wid_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4052:10:4052:18|Signal wdata_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4054:10:4054:18|Signal wstrb_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4056:10:4056:18|Signal wlast_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4057:10:4057:19|Signal wvalid_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4059:10:4059:17|Signal arid_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4061:10:4061:19|Signal araddr_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4063:10:4063:18|Signal arlen_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4064:10:4064:19|Signal arsize_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4065:10:4065:20|Signal arburst_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4066:10:4066:19|Signal arlock_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4067:10:4067:20|Signal arcache_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4068:10:4068:19|Signal arprot_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4069:10:4069:20|Signal arvalid_mi3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4070:10:4070:18|Signal bresp_im3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4071:10:4071:16|Signal bid_im3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4073:10:4073:16|Signal rid_im3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4075:10:4075:18|Signal rdata_im3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4077:10:4077:18|Signal rresp_im3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4078:10:4078:19|Signal rvalid_im3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4079:10:4079:18|Signal rlast_im3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4148:10:4148:20|Signal awready_si0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4149:10:4149:20|Signal awready_si1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4150:10:4150:20|Signal awready_si2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4151:10:4151:20|Signal awready_si3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4152:10:4152:20|Signal awready_si4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4153:10:4153:20|Signal awready_si5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4154:10:4154:20|Signal awready_si6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4155:10:4155:20|Signal awready_si7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4156:10:4156:20|Signal awready_si8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4157:10:4157:20|Signal awready_si9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4158:10:4158:21|Signal awready_si10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4159:10:4159:21|Signal awready_si11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4160:10:4160:21|Signal awready_si12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4161:10:4161:21|Signal awready_si13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4162:10:4162:21|Signal awready_si14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4163:10:4163:21|Signal awready_si15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4164:10:4164:21|Signal awready_si16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4165:10:4165:19|Signal wready_si0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4166:10:4166:19|Signal wready_si1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4167:10:4167:19|Signal wready_si2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4168:10:4168:19|Signal wready_si3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4169:10:4169:19|Signal wready_si4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4170:10:4170:19|Signal wready_si5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4171:10:4171:19|Signal wready_si6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4172:10:4172:19|Signal wready_si7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4173:10:4173:19|Signal wready_si8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4174:10:4174:19|Signal wready_si9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4175:10:4175:20|Signal wready_si10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4176:10:4176:20|Signal wready_si11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4177:10:4177:20|Signal wready_si12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4178:10:4178:20|Signal wready_si13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4179:10:4179:20|Signal wready_si14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4180:10:4180:20|Signal wready_si15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4181:10:4181:20|Signal wready_si16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4182:10:4182:20|Signal arready_si0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4183:10:4183:20|Signal arready_si1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4184:10:4184:20|Signal arready_si2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4185:10:4185:20|Signal arready_si3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4186:10:4186:20|Signal arready_si4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4187:10:4187:20|Signal arready_si5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4188:10:4188:20|Signal arready_si6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4189:10:4189:20|Signal arready_si7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4190:10:4190:20|Signal arready_si8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4191:10:4191:20|Signal arready_si9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4192:10:4192:21|Signal arready_si10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4193:10:4193:21|Signal arready_si11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4194:10:4194:21|Signal arready_si12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4195:10:4195:21|Signal arready_si13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4196:10:4196:21|Signal arready_si14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4197:10:4197:21|Signal arready_si15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4198:10:4198:21|Signal arready_si16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4200:10:4200:16|Signal bid_si0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4202:10:4202:18|Signal bresp_si0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4203:10:4203:19|Signal bvalid_si0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4204:10:4204:16|Signal rid_si0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4206:10:4206:18|Signal rdata_si0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4208:10:4208:18|Signal rresp_si0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4209:10:4209:18|Signal rlast_si0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4210:10:4210:19|Signal rvalid_si0 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4211:10:4211:16|Signal bid_si1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4213:10:4213:18|Signal bresp_si1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4214:10:4214:19|Signal bvalid_si1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4215:10:4215:16|Signal rid_si1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4217:10:4217:18|Signal rdata_si1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4219:10:4219:18|Signal rresp_si1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4220:10:4220:18|Signal rlast_si1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4221:10:4221:19|Signal rvalid_si1 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4222:10:4222:16|Signal bid_si2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4224:10:4224:18|Signal bresp_si2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4225:10:4225:19|Signal bvalid_si2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4226:10:4226:16|Signal rid_si2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4228:10:4228:18|Signal rdata_si2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4230:10:4230:18|Signal rresp_si2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4231:10:4231:18|Signal rlast_si2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4232:10:4232:19|Signal rvalid_si2 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4233:10:4233:16|Signal bid_si3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4235:10:4235:18|Signal bresp_si3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4236:10:4236:19|Signal bvalid_si3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4237:10:4237:16|Signal rid_si3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4239:10:4239:18|Signal rdata_si3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4241:10:4241:18|Signal rresp_si3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4242:10:4242:18|Signal rlast_si3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4243:10:4243:19|Signal rvalid_si3 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4244:10:4244:16|Signal bid_si4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4246:10:4246:18|Signal bresp_si4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4247:10:4247:19|Signal bvalid_si4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4248:10:4248:16|Signal rid_si4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4250:10:4250:18|Signal rdata_si4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4252:10:4252:18|Signal rresp_si4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4253:10:4253:18|Signal rlast_si4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4254:10:4254:19|Signal rvalid_si4 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4255:10:4255:16|Signal bid_si5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4257:10:4257:18|Signal bresp_si5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4258:10:4258:19|Signal bvalid_si5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4259:10:4259:16|Signal rid_si5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4261:10:4261:18|Signal rdata_si5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4263:10:4263:18|Signal rresp_si5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4264:10:4264:18|Signal rlast_si5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4265:10:4265:19|Signal rvalid_si5 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4266:10:4266:16|Signal bid_si6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4268:10:4268:18|Signal bresp_si6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4269:10:4269:19|Signal bvalid_si6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4270:10:4270:16|Signal rid_si6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4272:10:4272:18|Signal rdata_si6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4274:10:4274:18|Signal rresp_si6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4275:10:4275:18|Signal rlast_si6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4276:10:4276:19|Signal rvalid_si6 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4277:10:4277:16|Signal bid_si7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4279:10:4279:18|Signal bresp_si7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4280:10:4280:19|Signal bvalid_si7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4281:10:4281:16|Signal rid_si7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4283:10:4283:18|Signal rdata_si7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4285:10:4285:18|Signal rresp_si7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4286:10:4286:18|Signal rlast_si7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4287:10:4287:19|Signal rvalid_si7 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4288:10:4288:16|Signal bid_si8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4290:10:4290:18|Signal bresp_si8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4291:10:4291:19|Signal bvalid_si8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4292:10:4292:16|Signal rid_si8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4294:10:4294:18|Signal rdata_si8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4296:10:4296:18|Signal rresp_si8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4297:10:4297:18|Signal rlast_si8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4298:10:4298:19|Signal rvalid_si8 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4299:10:4299:16|Signal bid_si9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4301:10:4301:18|Signal bresp_si9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4302:10:4302:19|Signal bvalid_si9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4303:10:4303:16|Signal rid_si9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4305:10:4305:18|Signal rdata_si9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4307:10:4307:18|Signal rresp_si9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4308:10:4308:18|Signal rlast_si9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4309:10:4309:19|Signal rvalid_si9 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4310:10:4310:17|Signal bid_si10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4312:10:4312:19|Signal bresp_si10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4313:10:4313:20|Signal bvalid_si10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4314:10:4314:17|Signal rid_si10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4316:10:4316:19|Signal rdata_si10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4318:10:4318:19|Signal rresp_si10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4319:10:4319:19|Signal rlast_si10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4320:10:4320:20|Signal rvalid_si10 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4321:10:4321:17|Signal bid_si11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4323:10:4323:19|Signal bresp_si11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4324:10:4324:20|Signal bvalid_si11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4325:10:4325:17|Signal rid_si11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4327:10:4327:19|Signal rdata_si11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4329:10:4329:19|Signal rresp_si11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4330:10:4330:19|Signal rlast_si11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4331:10:4331:20|Signal rvalid_si11 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4332:10:4332:17|Signal bid_si12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4334:10:4334:19|Signal bresp_si12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4335:10:4335:20|Signal bvalid_si12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4336:10:4336:17|Signal rid_si12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4338:10:4338:19|Signal rdata_si12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4340:10:4340:19|Signal rresp_si12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4341:10:4341:19|Signal rlast_si12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4342:10:4342:20|Signal rvalid_si12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4343:10:4343:17|Signal bid_si13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4345:10:4345:19|Signal bresp_si13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4346:10:4346:20|Signal bvalid_si13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4347:10:4347:17|Signal rid_si13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4349:10:4349:19|Signal rdata_si13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4351:10:4351:19|Signal rresp_si13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4352:10:4352:19|Signal rlast_si13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4353:10:4353:20|Signal rvalid_si13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4354:10:4354:17|Signal bid_si14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4356:10:4356:19|Signal bresp_si14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4357:10:4357:20|Signal bvalid_si14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4358:10:4358:17|Signal rid_si14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4360:10:4360:19|Signal rdata_si14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4362:10:4362:19|Signal rresp_si14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4363:10:4363:19|Signal rlast_si14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4364:10:4364:20|Signal rvalid_si14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4365:10:4365:17|Signal bid_si15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4367:10:4367:19|Signal bresp_si15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4368:10:4368:20|Signal bvalid_si15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4369:10:4369:17|Signal rid_si15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4371:10:4371:19|Signal rdata_si15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4373:10:4373:19|Signal rresp_si15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4374:10:4374:19|Signal rlast_si15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4375:10:4375:20|Signal rvalid_si15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4376:10:4376:17|Signal bid_si16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4378:10:4378:19|Signal bresp_si16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4379:10:4379:20|Signal bvalid_si16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4380:10:4380:17|Signal rid_si16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4382:10:4382:19|Signal rdata_si16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4384:10:4384:19|Signal rresp_si16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4385:10:4385:19|Signal rlast_si16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4386:10:4386:20|Signal rvalid_si16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4387:10:4387:15|Signal bid_im is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4389:10:4389:17|Signal bresp_im is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4390:10:4390:18|Signal bvalid_im is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4391:10:4391:15|Signal rid_im is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4393:10:4393:17|Signal rdata_im is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4395:10:4395:17|Signal rresp_im is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4396:10:4396:17|Signal rlast_im is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4397:10:4397:18|Signal rvalid_im is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4398:10:4398:18|Signal m0_rd_end is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4399:10:4399:18|Signal m1_rd_end is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4400:10:4400:18|Signal m2_rd_end is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4401:10:4401:18|Signal m3_rd_end is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4402:10:4402:18|Signal m0_wr_end is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4403:10:4403:18|Signal m1_wr_end is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4404:10:4404:18|Signal m2_wr_end is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4405:10:4405:18|Signal m3_wr_end is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4418:10:4418:26|Signal awready_m1_xhdl12 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4419:10:4419:25|Signal wready_m1_xhdl13 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4420:10:4420:22|Signal bid_m1_xhdl14 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4421:10:4421:24|Signal bresp_m1_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4422:10:4422:25|Signal bvalid_m1_xhdl16 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4423:10:4423:26|Signal arready_m1_xhdl17 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4424:10:4424:22|Signal rid_m1_xhdl18 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4425:10:4425:24|Signal rdata_m1_xhdl19 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4427:10:4427:24|Signal rresp_m1_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4428:10:4428:24|Signal rlast_m1_xhdl21 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4429:10:4429:25|Signal rvalid_m1_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4430:10:4430:26|Signal awready_m2_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4431:10:4431:25|Signal wready_m2_xhdl24 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4432:10:4432:22|Signal bid_m2_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4433:10:4433:24|Signal bresp_m2_xhdl26 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4434:10:4434:25|Signal bvalid_m2_xhdl27 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4435:10:4435:26|Signal arready_m2_xhdl28 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4436:10:4436:22|Signal rid_m2_xhdl29 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4437:10:4437:24|Signal rdata_m2_xhdl30 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4439:10:4439:24|Signal rresp_m2_xhdl31 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4440:10:4440:24|Signal rlast_m2_xhdl32 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4441:10:4441:25|Signal rvalid_m2_xhdl33 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4442:10:4442:26|Signal awready_m3_xhdl34 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4443:10:4443:25|Signal wready_m3_xhdl35 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4444:10:4444:22|Signal bid_m3_xhdl36 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4445:10:4445:24|Signal bresp_m3_xhdl37 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4446:10:4446:25|Signal bvalid_m3_xhdl38 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4447:10:4447:26|Signal arready_m3_xhdl39 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4448:10:4448:22|Signal rid_m3_xhdl40 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4449:10:4449:24|Signal rdata_m3_xhdl41 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4451:10:4451:24|Signal rresp_m3_xhdl42 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4452:10:4452:24|Signal rlast_m3_xhdl43 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4453:10:4453:25|Signal rvalid_m3_xhdl44 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4486:10:4486:23|Signal awid_s1_xhdl70 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4488:10:4488:25|Signal awaddr_s1_xhdl71 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4490:10:4490:24|Signal awlen_s1_xhdl72 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4491:10:4491:25|Signal awsize_s1_xhdl73 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4492:10:4492:26|Signal awburst_s1_xhdl74 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4493:10:4493:25|Signal awlock_s1_xhdl75 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4494:10:4494:26|Signal awcache_s1_xhdl76 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4495:10:4495:25|Signal awprot_s1_xhdl77 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4496:10:4496:26|Signal awvalid_s1_xhdl78 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4497:10:4497:22|Signal wid_s1_xhdl79 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4499:10:4499:24|Signal wdata_s1_xhdl80 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4501:10:4501:24|Signal wstrb_s1_xhdl81 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4503:10:4503:24|Signal wlast_s1_xhdl82 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4504:10:4504:25|Signal wvalid_s1_xhdl83 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4505:10:4505:25|Signal bready_s1_xhdl84 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4506:10:4506:23|Signal arid_s1_xhdl85 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4508:10:4508:25|Signal araddr_s1_xhdl86 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4510:10:4510:24|Signal arlen_s1_xhdl87 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4511:10:4511:25|Signal arsize_s1_xhdl88 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4512:10:4512:26|Signal arburst_s1_xhdl89 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4513:10:4513:25|Signal arlock_s1_xhdl90 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4514:10:4514:26|Signal arcache_s1_xhdl91 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4515:10:4515:25|Signal arprot_s1_xhdl92 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4516:10:4516:26|Signal arvalid_s1_xhdl93 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4517:10:4517:25|Signal rready_s1_xhdl94 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4518:10:4518:23|Signal awid_s2_xhdl95 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4520:10:4520:25|Signal awaddr_s2_xhdl96 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4522:10:4522:24|Signal awlen_s2_xhdl97 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4523:10:4523:25|Signal awsize_s2_xhdl98 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4524:10:4524:26|Signal awburst_s2_xhdl99 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4525:10:4525:26|Signal awlock_s2_xhdl100 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4526:10:4526:27|Signal awcache_s2_xhdl101 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4527:10:4527:26|Signal awprot_s2_xhdl102 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4528:10:4528:27|Signal awvalid_s2_xhdl103 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4529:10:4529:23|Signal wid_s2_xhdl104 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4531:10:4531:25|Signal wdata_s2_xhdl105 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4533:10:4533:25|Signal wstrb_s2_xhdl106 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4535:10:4535:25|Signal wlast_s2_xhdl107 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4536:10:4536:26|Signal wvalid_s2_xhdl108 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4537:10:4537:26|Signal bready_s2_xhdl109 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4538:10:4538:24|Signal arid_s2_xhdl110 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4540:10:4540:26|Signal araddr_s2_xhdl111 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4542:10:4542:25|Signal arlen_s2_xhdl112 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4543:10:4543:26|Signal arsize_s2_xhdl113 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4544:10:4544:27|Signal arburst_s2_xhdl114 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4545:10:4545:26|Signal arlock_s2_xhdl115 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4546:10:4546:27|Signal arcache_s2_xhdl116 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4547:10:4547:26|Signal arprot_s2_xhdl117 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4548:10:4548:27|Signal arvalid_s2_xhdl118 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4549:10:4549:26|Signal rready_s2_xhdl119 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4550:10:4550:24|Signal awid_s3_xhdl120 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4552:10:4552:26|Signal awaddr_s3_xhdl121 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4554:10:4554:25|Signal awlen_s3_xhdl122 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4555:10:4555:26|Signal awsize_s3_xhdl123 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4556:10:4556:27|Signal awburst_s3_xhdl124 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4557:10:4557:26|Signal awlock_s3_xhdl125 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4558:10:4558:27|Signal awcache_s3_xhdl126 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4559:10:4559:26|Signal awprot_s3_xhdl127 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4560:10:4560:27|Signal awvalid_s3_xhdl128 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4561:10:4561:23|Signal wid_s3_xhdl129 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4563:10:4563:25|Signal wdata_s3_xhdl130 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4565:10:4565:25|Signal wstrb_s3_xhdl131 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4567:10:4567:25|Signal wlast_s3_xhdl132 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4568:10:4568:26|Signal wvalid_s3_xhdl133 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4569:10:4569:26|Signal bready_s3_xhdl134 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4570:10:4570:24|Signal arid_s3_xhdl135 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4572:10:4572:26|Signal araddr_s3_xhdl136 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4574:10:4574:25|Signal arlen_s3_xhdl137 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4575:10:4575:26|Signal arsize_s3_xhdl138 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4576:10:4576:27|Signal arburst_s3_xhdl139 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4577:10:4577:26|Signal arlock_s3_xhdl140 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4578:10:4578:27|Signal arcache_s3_xhdl141 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4579:10:4579:26|Signal arprot_s3_xhdl142 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4580:10:4580:27|Signal arvalid_s3_xhdl143 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4581:10:4581:26|Signal rready_s3_xhdl144 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4582:10:4582:24|Signal awid_s4_xhdl145 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4584:10:4584:26|Signal awaddr_s4_xhdl146 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4586:10:4586:25|Signal awlen_s4_xhdl147 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4587:10:4587:26|Signal awsize_s4_xhdl148 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4588:10:4588:27|Signal awburst_s4_xhdl149 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4589:10:4589:26|Signal awlock_s4_xhdl150 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4590:10:4590:27|Signal awcache_s4_xhdl151 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4591:10:4591:26|Signal awprot_s4_xhdl152 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4592:10:4592:27|Signal awvalid_s4_xhdl153 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4593:10:4593:23|Signal wid_s4_xhdl154 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4595:10:4595:25|Signal wdata_s4_xhdl155 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4597:10:4597:25|Signal wstrb_s4_xhdl156 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4599:10:4599:25|Signal wlast_s4_xhdl157 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4600:10:4600:26|Signal wvalid_s4_xhdl158 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4601:10:4601:26|Signal bready_s4_xhdl159 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4602:10:4602:24|Signal arid_s4_xhdl160 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4604:10:4604:26|Signal araddr_s4_xhdl161 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4606:10:4606:25|Signal arlen_s4_xhdl162 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4607:10:4607:26|Signal arsize_s4_xhdl163 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4608:10:4608:27|Signal arburst_s4_xhdl164 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4609:10:4609:26|Signal arlock_s4_xhdl165 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4610:10:4610:27|Signal arcache_s4_xhdl166 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4611:10:4611:26|Signal arprot_s4_xhdl167 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4612:10:4612:27|Signal arvalid_s4_xhdl168 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4613:10:4613:26|Signal rready_s4_xhdl169 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4614:10:4614:24|Signal awid_s5_xhdl170 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4616:10:4616:26|Signal awaddr_s5_xhdl171 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4618:10:4618:25|Signal awlen_s5_xhdl172 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4619:10:4619:26|Signal awsize_s5_xhdl173 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4620:10:4620:27|Signal awburst_s5_xhdl174 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4621:10:4621:26|Signal awlock_s5_xhdl175 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4622:10:4622:27|Signal awcache_s5_xhdl176 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4623:10:4623:26|Signal awprot_s5_xhdl177 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4624:10:4624:27|Signal awvalid_s5_xhdl178 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4625:10:4625:23|Signal wid_s5_xhdl179 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4627:10:4627:25|Signal wdata_s5_xhdl180 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4629:10:4629:25|Signal wstrb_s5_xhdl181 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4631:10:4631:25|Signal wlast_s5_xhdl182 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4632:10:4632:26|Signal wvalid_s5_xhdl183 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4633:10:4633:26|Signal bready_s5_xhdl184 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4634:10:4634:24|Signal arid_s5_xhdl185 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4636:10:4636:26|Signal araddr_s5_xhdl186 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4638:10:4638:25|Signal arlen_s5_xhdl187 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4639:10:4639:26|Signal arsize_s5_xhdl188 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4640:10:4640:27|Signal arburst_s5_xhdl189 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4641:10:4641:26|Signal arlock_s5_xhdl190 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4642:10:4642:27|Signal arcache_s5_xhdl191 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4643:10:4643:26|Signal arprot_s5_xhdl192 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4644:10:4644:27|Signal arvalid_s5_xhdl193 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4645:10:4645:26|Signal rready_s5_xhdl194 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4646:10:4646:24|Signal awid_s6_xhdl195 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4648:10:4648:26|Signal awaddr_s6_xhdl196 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4650:10:4650:25|Signal awlen_s6_xhdl197 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4651:10:4651:26|Signal awsize_s6_xhdl198 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4652:10:4652:27|Signal awburst_s6_xhdl199 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4653:10:4653:26|Signal awlock_s6_xhdl200 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4654:10:4654:27|Signal awcache_s6_xhdl201 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4655:10:4655:26|Signal awprot_s6_xhdl202 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4656:10:4656:27|Signal awvalid_s6_xhdl203 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4657:10:4657:23|Signal wid_s6_xhdl204 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4659:10:4659:25|Signal wdata_s6_xhdl205 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4661:10:4661:25|Signal wstrb_s6_xhdl206 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4663:10:4663:25|Signal wlast_s6_xhdl207 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4664:10:4664:26|Signal wvalid_s6_xhdl208 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4665:10:4665:26|Signal bready_s6_xhdl209 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4666:10:4666:24|Signal arid_s6_xhdl210 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4668:10:4668:26|Signal araddr_s6_xhdl211 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4670:10:4670:25|Signal arlen_s6_xhdl212 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4671:10:4671:26|Signal arsize_s6_xhdl213 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4672:10:4672:27|Signal arburst_s6_xhdl214 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4673:10:4673:26|Signal arlock_s6_xhdl215 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4674:10:4674:27|Signal arcache_s6_xhdl216 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4675:10:4675:26|Signal arprot_s6_xhdl217 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4676:10:4676:27|Signal arvalid_s6_xhdl218 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4677:10:4677:26|Signal rready_s6_xhdl219 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4678:10:4678:24|Signal awid_s7_xhdl220 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4680:10:4680:26|Signal awaddr_s7_xhdl221 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4682:10:4682:25|Signal awlen_s7_xhdl222 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4683:10:4683:26|Signal awsize_s7_xhdl223 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4684:10:4684:27|Signal awburst_s7_xhdl224 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4685:10:4685:26|Signal awlock_s7_xhdl225 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4686:10:4686:27|Signal awcache_s7_xhdl226 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4687:10:4687:26|Signal awprot_s7_xhdl227 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4688:10:4688:27|Signal awvalid_s7_xhdl228 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4689:10:4689:23|Signal wid_s7_xhdl229 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4691:10:4691:25|Signal wdata_s7_xhdl230 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4693:10:4693:25|Signal wstrb_s7_xhdl231 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4695:10:4695:25|Signal wlast_s7_xhdl232 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4696:10:4696:26|Signal wvalid_s7_xhdl233 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4697:10:4697:26|Signal bready_s7_xhdl234 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4698:10:4698:24|Signal arid_s7_xhdl235 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4700:10:4700:26|Signal araddr_s7_xhdl236 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4702:10:4702:25|Signal arlen_s7_xhdl237 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4703:10:4703:26|Signal arsize_s7_xhdl238 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4704:10:4704:27|Signal arburst_s7_xhdl239 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4705:10:4705:26|Signal arlock_s7_xhdl240 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4706:10:4706:27|Signal arcache_s7_xhdl241 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4707:10:4707:26|Signal arprot_s7_xhdl242 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4708:10:4708:27|Signal arvalid_s7_xhdl243 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4709:10:4709:26|Signal rready_s7_xhdl244 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4710:10:4710:24|Signal awid_s8_xhdl245 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4712:10:4712:26|Signal awaddr_s8_xhdl246 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4714:10:4714:25|Signal awlen_s8_xhdl247 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4715:10:4715:26|Signal awsize_s8_xhdl248 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4716:10:4716:27|Signal awburst_s8_xhdl249 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4717:10:4717:26|Signal awlock_s8_xhdl250 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4718:10:4718:27|Signal awcache_s8_xhdl251 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4719:10:4719:26|Signal awprot_s8_xhdl252 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4720:10:4720:27|Signal awvalid_s8_xhdl253 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4721:10:4721:23|Signal wid_s8_xhdl254 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4723:10:4723:25|Signal wdata_s8_xhdl255 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4725:10:4725:25|Signal wstrb_s8_xhdl256 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4727:10:4727:25|Signal wlast_s8_xhdl257 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4728:10:4728:26|Signal wvalid_s8_xhdl258 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4729:10:4729:26|Signal bready_s8_xhdl259 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4730:10:4730:24|Signal arid_s8_xhdl260 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4732:10:4732:26|Signal araddr_s8_xhdl261 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4734:10:4734:25|Signal arlen_s8_xhdl262 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4735:10:4735:26|Signal arsize_s8_xhdl263 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4736:10:4736:27|Signal arburst_s8_xhdl264 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4737:10:4737:26|Signal arlock_s8_xhdl265 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4738:10:4738:27|Signal arcache_s8_xhdl266 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4739:10:4739:26|Signal arprot_s8_xhdl267 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4740:10:4740:27|Signal arvalid_s8_xhdl268 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4741:10:4741:26|Signal rready_s8_xhdl269 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4742:10:4742:24|Signal awid_s9_xhdl270 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4744:10:4744:26|Signal awaddr_s9_xhdl271 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4746:10:4746:25|Signal awlen_s9_xhdl272 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4747:10:4747:26|Signal awsize_s9_xhdl273 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4748:10:4748:27|Signal awburst_s9_xhdl274 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4749:10:4749:26|Signal awlock_s9_xhdl275 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4750:10:4750:27|Signal awcache_s9_xhdl276 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4751:10:4751:26|Signal awprot_s9_xhdl277 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4752:10:4752:27|Signal awvalid_s9_xhdl278 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4753:10:4753:23|Signal wid_s9_xhdl279 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4755:10:4755:25|Signal wdata_s9_xhdl280 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4757:10:4757:25|Signal wstrb_s9_xhdl281 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4759:10:4759:25|Signal wlast_s9_xhdl282 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4760:10:4760:26|Signal wvalid_s9_xhdl283 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4761:10:4761:26|Signal bready_s9_xhdl284 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4762:10:4762:24|Signal arid_s9_xhdl285 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4764:10:4764:26|Signal araddr_s9_xhdl286 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4766:10:4766:25|Signal arlen_s9_xhdl287 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4767:10:4767:26|Signal arsize_s9_xhdl288 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4768:10:4768:27|Signal arburst_s9_xhdl289 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4769:10:4769:26|Signal arlock_s9_xhdl290 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4770:10:4770:27|Signal arcache_s9_xhdl291 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4771:10:4771:26|Signal arprot_s9_xhdl292 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4772:10:4772:27|Signal arvalid_s9_xhdl293 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4773:10:4773:26|Signal rready_s9_xhdl294 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4774:10:4774:25|Signal awid_s10_xhdl295 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4776:10:4776:27|Signal awaddr_s10_xhdl296 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4778:10:4778:26|Signal awlen_s10_xhdl297 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4779:10:4779:27|Signal awsize_s10_xhdl298 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4780:10:4780:28|Signal awburst_s10_xhdl299 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4781:10:4781:27|Signal awlock_s10_xhdl300 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4782:10:4782:28|Signal awcache_s10_xhdl301 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4783:10:4783:27|Signal awprot_s10_xhdl302 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4784:10:4784:28|Signal awvalid_s10_xhdl303 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4785:10:4785:24|Signal wid_s10_xhdl304 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4787:10:4787:26|Signal wdata_s10_xhdl305 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4789:10:4789:26|Signal wstrb_s10_xhdl306 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4791:10:4791:26|Signal wlast_s10_xhdl307 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4792:10:4792:27|Signal wvalid_s10_xhdl308 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4793:10:4793:27|Signal bready_s10_xhdl309 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4794:10:4794:25|Signal arid_s10_xhdl310 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4796:10:4796:27|Signal araddr_s10_xhdl311 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4798:10:4798:26|Signal arlen_s10_xhdl312 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4799:10:4799:27|Signal arsize_s10_xhdl313 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4800:10:4800:28|Signal arburst_s10_xhdl314 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4801:10:4801:27|Signal arlock_s10_xhdl315 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4802:10:4802:28|Signal arcache_s10_xhdl316 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4803:10:4803:27|Signal arprot_s10_xhdl317 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4804:10:4804:28|Signal arvalid_s10_xhdl318 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4805:10:4805:27|Signal rready_s10_xhdl319 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4806:10:4806:25|Signal awid_s11_xhdl320 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4808:10:4808:27|Signal awaddr_s11_xhdl321 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4810:10:4810:26|Signal awlen_s11_xhdl322 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4811:10:4811:27|Signal awsize_s11_xhdl323 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4812:10:4812:28|Signal awburst_s11_xhdl324 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4813:10:4813:27|Signal awlock_s11_xhdl325 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4814:10:4814:28|Signal awcache_s11_xhdl326 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4815:10:4815:27|Signal awprot_s11_xhdl327 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4816:10:4816:28|Signal awvalid_s11_xhdl328 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4817:10:4817:24|Signal wid_s11_xhdl329 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4819:10:4819:26|Signal wdata_s11_xhdl330 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4821:10:4821:26|Signal wstrb_s11_xhdl331 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4823:10:4823:26|Signal wlast_s11_xhdl332 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4824:10:4824:27|Signal wvalid_s11_xhdl333 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4825:10:4825:27|Signal bready_s11_xhdl334 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4826:10:4826:25|Signal arid_s11_xhdl335 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4828:10:4828:27|Signal araddr_s11_xhdl336 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4830:10:4830:26|Signal arlen_s11_xhdl337 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4831:10:4831:27|Signal arsize_s11_xhdl338 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4832:10:4832:28|Signal arburst_s11_xhdl339 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4833:10:4833:27|Signal arlock_s11_xhdl340 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4834:10:4834:28|Signal arcache_s11_xhdl341 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4835:10:4835:27|Signal arprot_s11_xhdl342 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4836:10:4836:28|Signal arvalid_s11_xhdl343 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4837:10:4837:27|Signal rready_s11_xhdl344 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4838:10:4838:25|Signal awid_s12_xhdl345 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4840:10:4840:27|Signal awaddr_s12_xhdl346 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4842:10:4842:26|Signal awlen_s12_xhdl347 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4843:10:4843:27|Signal awsize_s12_xhdl348 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4844:10:4844:28|Signal awburst_s12_xhdl349 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4845:10:4845:27|Signal awlock_s12_xhdl350 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4846:10:4846:28|Signal awcache_s12_xhdl351 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4847:10:4847:27|Signal awprot_s12_xhdl352 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4848:10:4848:28|Signal awvalid_s12_xhdl353 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4849:10:4849:24|Signal wid_s12_xhdl354 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4851:10:4851:26|Signal wdata_s12_xhdl355 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4853:10:4853:26|Signal wstrb_s12_xhdl356 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4855:10:4855:26|Signal wlast_s12_xhdl357 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4856:10:4856:27|Signal wvalid_s12_xhdl358 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4857:10:4857:27|Signal bready_s12_xhdl359 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4858:10:4858:25|Signal arid_s12_xhdl360 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4860:10:4860:27|Signal araddr_s12_xhdl361 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4862:10:4862:26|Signal arlen_s12_xhdl362 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4863:10:4863:27|Signal arsize_s12_xhdl363 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4864:10:4864:28|Signal arburst_s12_xhdl364 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4865:10:4865:27|Signal arlock_s12_xhdl365 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4866:10:4866:28|Signal arcache_s12_xhdl366 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4867:10:4867:27|Signal arprot_s12_xhdl367 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4868:10:4868:28|Signal arvalid_s12_xhdl368 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4869:10:4869:27|Signal rready_s12_xhdl369 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4870:10:4870:25|Signal awid_s13_xhdl370 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4872:10:4872:27|Signal awaddr_s13_xhdl371 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4874:10:4874:26|Signal awlen_s13_xhdl372 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4875:10:4875:27|Signal awsize_s13_xhdl373 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4876:10:4876:28|Signal awburst_s13_xhdl374 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4877:10:4877:27|Signal awlock_s13_xhdl375 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4878:10:4878:28|Signal awcache_s13_xhdl376 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4879:10:4879:27|Signal awprot_s13_xhdl377 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4880:10:4880:28|Signal awvalid_s13_xhdl378 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4881:10:4881:24|Signal wid_s13_xhdl379 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4883:10:4883:26|Signal wdata_s13_xhdl380 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4885:10:4885:26|Signal wstrb_s13_xhdl381 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4887:10:4887:26|Signal wlast_s13_xhdl382 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4888:10:4888:27|Signal wvalid_s13_xhdl383 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4889:10:4889:27|Signal bready_s13_xhdl384 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4890:10:4890:25|Signal arid_s13_xhdl385 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4892:10:4892:27|Signal araddr_s13_xhdl386 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4894:10:4894:26|Signal arlen_s13_xhdl387 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4895:10:4895:27|Signal arsize_s13_xhdl388 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4896:10:4896:28|Signal arburst_s13_xhdl389 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4897:10:4897:27|Signal arlock_s13_xhdl390 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4898:10:4898:28|Signal arcache_s13_xhdl391 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4899:10:4899:27|Signal arprot_s13_xhdl392 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4900:10:4900:28|Signal arvalid_s13_xhdl393 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4901:10:4901:27|Signal rready_s13_xhdl394 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4902:10:4902:25|Signal awid_s14_xhdl395 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4904:10:4904:27|Signal awaddr_s14_xhdl396 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4906:10:4906:26|Signal awlen_s14_xhdl397 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4907:10:4907:27|Signal awsize_s14_xhdl398 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4908:10:4908:28|Signal awburst_s14_xhdl399 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4909:10:4909:27|Signal awlock_s14_xhdl400 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4910:10:4910:28|Signal awcache_s14_xhdl401 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4911:10:4911:27|Signal awprot_s14_xhdl402 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4912:10:4912:28|Signal awvalid_s14_xhdl403 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4913:10:4913:24|Signal wid_s14_xhdl404 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4915:10:4915:26|Signal wdata_s14_xhdl405 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4917:10:4917:26|Signal wstrb_s14_xhdl406 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4919:10:4919:26|Signal wlast_s14_xhdl407 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4920:10:4920:27|Signal wvalid_s14_xhdl408 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4921:10:4921:27|Signal bready_s14_xhdl409 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4922:10:4922:25|Signal arid_s14_xhdl410 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4924:10:4924:27|Signal araddr_s14_xhdl411 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4926:10:4926:26|Signal arlen_s14_xhdl412 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4927:10:4927:27|Signal arsize_s14_xhdl413 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4928:10:4928:28|Signal arburst_s14_xhdl414 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4929:10:4929:27|Signal arlock_s14_xhdl415 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4930:10:4930:28|Signal arcache_s14_xhdl416 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4931:10:4931:27|Signal arprot_s14_xhdl417 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4932:10:4932:28|Signal arvalid_s14_xhdl418 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4933:10:4933:27|Signal rready_s14_xhdl419 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4934:10:4934:25|Signal awid_s15_xhdl420 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4936:10:4936:27|Signal awaddr_s15_xhdl421 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4938:10:4938:26|Signal awlen_s15_xhdl422 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4939:10:4939:27|Signal awsize_s15_xhdl423 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4940:10:4940:28|Signal awburst_s15_xhdl424 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4941:10:4941:27|Signal awlock_s15_xhdl425 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4942:10:4942:28|Signal awcache_s15_xhdl426 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4943:10:4943:27|Signal awprot_s15_xhdl427 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4944:10:4944:28|Signal awvalid_s15_xhdl428 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4945:10:4945:24|Signal wid_s15_xhdl429 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4947:10:4947:26|Signal wdata_s15_xhdl430 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4949:10:4949:26|Signal wstrb_s15_xhdl431 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4951:10:4951:26|Signal wlast_s15_xhdl432 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4952:10:4952:27|Signal wvalid_s15_xhdl433 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4953:10:4953:27|Signal bready_s15_xhdl434 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4954:10:4954:25|Signal arid_s15_xhdl435 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4956:10:4956:27|Signal araddr_s15_xhdl436 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4958:10:4958:26|Signal arlen_s15_xhdl437 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4959:10:4959:27|Signal arsize_s15_xhdl438 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4960:10:4960:28|Signal arburst_s15_xhdl439 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4961:10:4961:27|Signal arlock_s15_xhdl440 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4962:10:4962:28|Signal arcache_s15_xhdl441 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4963:10:4963:27|Signal arprot_s15_xhdl442 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4964:10:4964:28|Signal arvalid_s15_xhdl443 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4965:10:4965:27|Signal rready_s15_xhdl444 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4966:10:4966:25|Signal awid_s16_xhdl445 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4968:10:4968:27|Signal awaddr_s16_xhdl446 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4970:10:4970:26|Signal awlen_s16_xhdl447 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4971:10:4971:27|Signal awsize_s16_xhdl448 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4972:10:4972:28|Signal awburst_s16_xhdl449 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4973:10:4973:27|Signal awlock_s16_xhdl450 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4974:10:4974:28|Signal awcache_s16_xhdl451 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4975:10:4975:27|Signal awprot_s16_xhdl452 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4976:10:4976:28|Signal awvalid_s16_xhdl453 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4977:10:4977:24|Signal wid_s16_xhdl454 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4979:10:4979:26|Signal wdata_s16_xhdl455 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4981:10:4981:26|Signal wstrb_s16_xhdl456 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4983:10:4983:26|Signal wlast_s16_xhdl457 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4984:10:4984:27|Signal wvalid_s16_xhdl458 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4985:10:4985:27|Signal bready_s16_xhdl459 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4986:10:4986:25|Signal arid_s16_xhdl460 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4988:10:4988:27|Signal araddr_s16_xhdl461 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4990:10:4990:26|Signal arlen_s16_xhdl462 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4991:10:4991:27|Signal arsize_s16_xhdl463 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4992:10:4992:28|Signal arburst_s16_xhdl464 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4993:10:4993:27|Signal arlock_s16_xhdl465 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4994:10:4994:28|Signal arcache_s16_xhdl466 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4995:10:4995:27|Signal arprot_s16_xhdl467 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4996:10:4996:28|Signal arvalid_s16_xhdl468 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4997:10:4997:27|Signal rready_s16_xhdl469 is undriven. Either assign the signal a value or remove the signal declaration.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_feedthrough.vhd":37:7:37:21|Synthesizing work.axi_feedthrough.translated.
Post processing for work.axi_feedthrough.translated
Post processing for work.top_sb_coreaxi_0_coreaxi.translated
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4997:10:4997:27|Signal RREADY_S16_xhdl469 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4996:10:4996:28|Signal ARVALID_S16_xhdl468 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4995:10:4995:27|Bit 0 of signal ARPROT_S16_xhdl467 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4995:10:4995:27|Bit 1 of signal ARPROT_S16_xhdl467 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4995:10:4995:27|Bit 2 of signal ARPROT_S16_xhdl467 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4994:10:4994:28|Bit 0 of signal ARCACHE_S16_xhdl466 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4994:10:4994:28|Bit 1 of signal ARCACHE_S16_xhdl466 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4994:10:4994:28|Bit 2 of signal ARCACHE_S16_xhdl466 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4994:10:4994:28|Bit 3 of signal ARCACHE_S16_xhdl466 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4993:10:4993:27|Bit 0 of signal ARLOCK_S16_xhdl465 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4993:10:4993:27|Bit 1 of signal ARLOCK_S16_xhdl465 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4992:10:4992:28|Bit 0 of signal ARBURST_S16_xhdl464 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4992:10:4992:28|Bit 1 of signal ARBURST_S16_xhdl464 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4991:10:4991:27|Bit 0 of signal ARSIZE_S16_xhdl463 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4991:10:4991:27|Bit 1 of signal ARSIZE_S16_xhdl463 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4991:10:4991:27|Bit 2 of signal ARSIZE_S16_xhdl463 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4990:10:4990:26|Bit 0 of signal ARLEN_S16_xhdl462 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4990:10:4990:26|Bit 1 of signal ARLEN_S16_xhdl462 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4990:10:4990:26|Bit 2 of signal ARLEN_S16_xhdl462 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4990:10:4990:26|Bit 3 of signal ARLEN_S16_xhdl462 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4986:10:4986:25|Bit 0 of signal ARID_S16_xhdl460 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4986:10:4986:25|Bit 1 of signal ARID_S16_xhdl460 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4986:10:4986:25|Bit 2 of signal ARID_S16_xhdl460 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4986:10:4986:25|Bit 3 of signal ARID_S16_xhdl460 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4986:10:4986:25|Bit 4 of signal ARID_S16_xhdl460 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4986:10:4986:25|Bit 5 of signal ARID_S16_xhdl460 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4985:10:4985:27|Signal BREADY_S16_xhdl459 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4984:10:4984:27|Signal WVALID_S16_xhdl458 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4983:10:4983:26|Signal WLAST_S16_xhdl457 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4981:10:4981:26|Bit 0 of signal WSTRB_S16_xhdl456 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4981:10:4981:26|Bit 1 of signal WSTRB_S16_xhdl456 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4981:10:4981:26|Bit 2 of signal WSTRB_S16_xhdl456 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4981:10:4981:26|Bit 3 of signal WSTRB_S16_xhdl456 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4981:10:4981:26|Bit 4 of signal WSTRB_S16_xhdl456 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4981:10:4981:26|Bit 5 of signal WSTRB_S16_xhdl456 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4981:10:4981:26|Bit 6 of signal WSTRB_S16_xhdl456 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4981:10:4981:26|Bit 7 of signal WSTRB_S16_xhdl456 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4977:10:4977:24|Bit 0 of signal WID_S16_xhdl454 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4977:10:4977:24|Bit 1 of signal WID_S16_xhdl454 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4977:10:4977:24|Bit 2 of signal WID_S16_xhdl454 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4977:10:4977:24|Bit 3 of signal WID_S16_xhdl454 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4977:10:4977:24|Bit 4 of signal WID_S16_xhdl454 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4977:10:4977:24|Bit 5 of signal WID_S16_xhdl454 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4976:10:4976:28|Signal AWVALID_S16_xhdl453 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4975:10:4975:27|Bit 0 of signal AWPROT_S16_xhdl452 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4975:10:4975:27|Bit 1 of signal AWPROT_S16_xhdl452 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4975:10:4975:27|Bit 2 of signal AWPROT_S16_xhdl452 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4974:10:4974:28|Bit 0 of signal AWCACHE_S16_xhdl451 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4974:10:4974:28|Bit 1 of signal AWCACHE_S16_xhdl451 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4974:10:4974:28|Bit 2 of signal AWCACHE_S16_xhdl451 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4974:10:4974:28|Bit 3 of signal AWCACHE_S16_xhdl451 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4973:10:4973:27|Bit 0 of signal AWLOCK_S16_xhdl450 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4973:10:4973:27|Bit 1 of signal AWLOCK_S16_xhdl450 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4972:10:4972:28|Bit 0 of signal AWBURST_S16_xhdl449 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4972:10:4972:28|Bit 1 of signal AWBURST_S16_xhdl449 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4971:10:4971:27|Bit 0 of signal AWSIZE_S16_xhdl448 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4971:10:4971:27|Bit 1 of signal AWSIZE_S16_xhdl448 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4971:10:4971:27|Bit 2 of signal AWSIZE_S16_xhdl448 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4970:10:4970:26|Bit 0 of signal AWLEN_S16_xhdl447 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4970:10:4970:26|Bit 1 of signal AWLEN_S16_xhdl447 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4970:10:4970:26|Bit 2 of signal AWLEN_S16_xhdl447 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4970:10:4970:26|Bit 3 of signal AWLEN_S16_xhdl447 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4966:10:4966:25|Bit 0 of signal AWID_S16_xhdl445 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4966:10:4966:25|Bit 1 of signal AWID_S16_xhdl445 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4966:10:4966:25|Bit 2 of signal AWID_S16_xhdl445 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4966:10:4966:25|Bit 3 of signal AWID_S16_xhdl445 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4966:10:4966:25|Bit 4 of signal AWID_S16_xhdl445 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4966:10:4966:25|Bit 5 of signal AWID_S16_xhdl445 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4965:10:4965:27|Signal RREADY_S15_xhdl444 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4964:10:4964:28|Signal ARVALID_S15_xhdl443 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4963:10:4963:27|Bit 0 of signal ARPROT_S15_xhdl442 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4963:10:4963:27|Bit 1 of signal ARPROT_S15_xhdl442 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4963:10:4963:27|Bit 2 of signal ARPROT_S15_xhdl442 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4962:10:4962:28|Bit 0 of signal ARCACHE_S15_xhdl441 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4962:10:4962:28|Bit 1 of signal ARCACHE_S15_xhdl441 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4962:10:4962:28|Bit 2 of signal ARCACHE_S15_xhdl441 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4962:10:4962:28|Bit 3 of signal ARCACHE_S15_xhdl441 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4961:10:4961:27|Bit 0 of signal ARLOCK_S15_xhdl440 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4961:10:4961:27|Bit 1 of signal ARLOCK_S15_xhdl440 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4960:10:4960:28|Bit 0 of signal ARBURST_S15_xhdl439 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4960:10:4960:28|Bit 1 of signal ARBURST_S15_xhdl439 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4959:10:4959:27|Bit 0 of signal ARSIZE_S15_xhdl438 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4959:10:4959:27|Bit 1 of signal ARSIZE_S15_xhdl438 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4959:10:4959:27|Bit 2 of signal ARSIZE_S15_xhdl438 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4958:10:4958:26|Bit 0 of signal ARLEN_S15_xhdl437 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4958:10:4958:26|Bit 1 of signal ARLEN_S15_xhdl437 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4958:10:4958:26|Bit 2 of signal ARLEN_S15_xhdl437 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4958:10:4958:26|Bit 3 of signal ARLEN_S15_xhdl437 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4954:10:4954:25|Bit 0 of signal ARID_S15_xhdl435 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4954:10:4954:25|Bit 1 of signal ARID_S15_xhdl435 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4954:10:4954:25|Bit 2 of signal ARID_S15_xhdl435 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4954:10:4954:25|Bit 3 of signal ARID_S15_xhdl435 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4954:10:4954:25|Bit 4 of signal ARID_S15_xhdl435 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4954:10:4954:25|Bit 5 of signal ARID_S15_xhdl435 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4953:10:4953:27|Signal BREADY_S15_xhdl434 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4952:10:4952:27|Signal WVALID_S15_xhdl433 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4951:10:4951:26|Signal WLAST_S15_xhdl432 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4949:10:4949:26|Bit 0 of signal WSTRB_S15_xhdl431 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4949:10:4949:26|Bit 1 of signal WSTRB_S15_xhdl431 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4949:10:4949:26|Bit 2 of signal WSTRB_S15_xhdl431 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4949:10:4949:26|Bit 3 of signal WSTRB_S15_xhdl431 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4949:10:4949:26|Bit 4 of signal WSTRB_S15_xhdl431 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4949:10:4949:26|Bit 5 of signal WSTRB_S15_xhdl431 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4949:10:4949:26|Bit 6 of signal WSTRB_S15_xhdl431 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4949:10:4949:26|Bit 7 of signal WSTRB_S15_xhdl431 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4945:10:4945:24|Bit 0 of signal WID_S15_xhdl429 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4945:10:4945:24|Bit 1 of signal WID_S15_xhdl429 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4945:10:4945:24|Bit 2 of signal WID_S15_xhdl429 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4945:10:4945:24|Bit 3 of signal WID_S15_xhdl429 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4945:10:4945:24|Bit 4 of signal WID_S15_xhdl429 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4945:10:4945:24|Bit 5 of signal WID_S15_xhdl429 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4944:10:4944:28|Signal AWVALID_S15_xhdl428 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4943:10:4943:27|Bit 0 of signal AWPROT_S15_xhdl427 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4943:10:4943:27|Bit 1 of signal AWPROT_S15_xhdl427 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4943:10:4943:27|Bit 2 of signal AWPROT_S15_xhdl427 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4942:10:4942:28|Bit 0 of signal AWCACHE_S15_xhdl426 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4942:10:4942:28|Bit 1 of signal AWCACHE_S15_xhdl426 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4942:10:4942:28|Bit 2 of signal AWCACHE_S15_xhdl426 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4942:10:4942:28|Bit 3 of signal AWCACHE_S15_xhdl426 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4941:10:4941:27|Bit 0 of signal AWLOCK_S15_xhdl425 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4941:10:4941:27|Bit 1 of signal AWLOCK_S15_xhdl425 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4940:10:4940:28|Bit 0 of signal AWBURST_S15_xhdl424 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4940:10:4940:28|Bit 1 of signal AWBURST_S15_xhdl424 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4939:10:4939:27|Bit 0 of signal AWSIZE_S15_xhdl423 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4939:10:4939:27|Bit 1 of signal AWSIZE_S15_xhdl423 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4939:10:4939:27|Bit 2 of signal AWSIZE_S15_xhdl423 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4938:10:4938:26|Bit 0 of signal AWLEN_S15_xhdl422 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4938:10:4938:26|Bit 1 of signal AWLEN_S15_xhdl422 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4938:10:4938:26|Bit 2 of signal AWLEN_S15_xhdl422 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4938:10:4938:26|Bit 3 of signal AWLEN_S15_xhdl422 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4934:10:4934:25|Bit 0 of signal AWID_S15_xhdl420 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4934:10:4934:25|Bit 1 of signal AWID_S15_xhdl420 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4934:10:4934:25|Bit 2 of signal AWID_S15_xhdl420 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4934:10:4934:25|Bit 3 of signal AWID_S15_xhdl420 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4934:10:4934:25|Bit 4 of signal AWID_S15_xhdl420 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4934:10:4934:25|Bit 5 of signal AWID_S15_xhdl420 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4933:10:4933:27|Signal RREADY_S14_xhdl419 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4932:10:4932:28|Signal ARVALID_S14_xhdl418 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4931:10:4931:27|Bit 0 of signal ARPROT_S14_xhdl417 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4931:10:4931:27|Bit 1 of signal ARPROT_S14_xhdl417 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4931:10:4931:27|Bit 2 of signal ARPROT_S14_xhdl417 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4930:10:4930:28|Bit 0 of signal ARCACHE_S14_xhdl416 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4930:10:4930:28|Bit 1 of signal ARCACHE_S14_xhdl416 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4930:10:4930:28|Bit 2 of signal ARCACHE_S14_xhdl416 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4930:10:4930:28|Bit 3 of signal ARCACHE_S14_xhdl416 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4929:10:4929:27|Bit 0 of signal ARLOCK_S14_xhdl415 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4929:10:4929:27|Bit 1 of signal ARLOCK_S14_xhdl415 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4928:10:4928:28|Bit 0 of signal ARBURST_S14_xhdl414 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4928:10:4928:28|Bit 1 of signal ARBURST_S14_xhdl414 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4927:10:4927:27|Bit 0 of signal ARSIZE_S14_xhdl413 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4927:10:4927:27|Bit 1 of signal ARSIZE_S14_xhdl413 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4927:10:4927:27|Bit 2 of signal ARSIZE_S14_xhdl413 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4926:10:4926:26|Bit 0 of signal ARLEN_S14_xhdl412 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4926:10:4926:26|Bit 1 of signal ARLEN_S14_xhdl412 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4926:10:4926:26|Bit 2 of signal ARLEN_S14_xhdl412 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4926:10:4926:26|Bit 3 of signal ARLEN_S14_xhdl412 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4922:10:4922:25|Bit 0 of signal ARID_S14_xhdl410 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4922:10:4922:25|Bit 1 of signal ARID_S14_xhdl410 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4922:10:4922:25|Bit 2 of signal ARID_S14_xhdl410 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4922:10:4922:25|Bit 3 of signal ARID_S14_xhdl410 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4922:10:4922:25|Bit 4 of signal ARID_S14_xhdl410 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4922:10:4922:25|Bit 5 of signal ARID_S14_xhdl410 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4921:10:4921:27|Signal BREADY_S14_xhdl409 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4920:10:4920:27|Signal WVALID_S14_xhdl408 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4919:10:4919:26|Signal WLAST_S14_xhdl407 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4917:10:4917:26|Bit 0 of signal WSTRB_S14_xhdl406 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4917:10:4917:26|Bit 1 of signal WSTRB_S14_xhdl406 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4917:10:4917:26|Bit 2 of signal WSTRB_S14_xhdl406 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4917:10:4917:26|Bit 3 of signal WSTRB_S14_xhdl406 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4917:10:4917:26|Bit 4 of signal WSTRB_S14_xhdl406 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4917:10:4917:26|Bit 5 of signal WSTRB_S14_xhdl406 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4917:10:4917:26|Bit 6 of signal WSTRB_S14_xhdl406 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4917:10:4917:26|Bit 7 of signal WSTRB_S14_xhdl406 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4913:10:4913:24|Bit 0 of signal WID_S14_xhdl404 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4913:10:4913:24|Bit 1 of signal WID_S14_xhdl404 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4913:10:4913:24|Bit 2 of signal WID_S14_xhdl404 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4913:10:4913:24|Bit 3 of signal WID_S14_xhdl404 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4913:10:4913:24|Bit 4 of signal WID_S14_xhdl404 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4913:10:4913:24|Bit 5 of signal WID_S14_xhdl404 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4912:10:4912:28|Signal AWVALID_S14_xhdl403 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4911:10:4911:27|Bit 0 of signal AWPROT_S14_xhdl402 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4911:10:4911:27|Bit 1 of signal AWPROT_S14_xhdl402 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4911:10:4911:27|Bit 2 of signal AWPROT_S14_xhdl402 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4910:10:4910:28|Bit 0 of signal AWCACHE_S14_xhdl401 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4910:10:4910:28|Bit 1 of signal AWCACHE_S14_xhdl401 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4910:10:4910:28|Bit 2 of signal AWCACHE_S14_xhdl401 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4910:10:4910:28|Bit 3 of signal AWCACHE_S14_xhdl401 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4909:10:4909:27|Bit 0 of signal AWLOCK_S14_xhdl400 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4909:10:4909:27|Bit 1 of signal AWLOCK_S14_xhdl400 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4908:10:4908:28|Bit 0 of signal AWBURST_S14_xhdl399 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4908:10:4908:28|Bit 1 of signal AWBURST_S14_xhdl399 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4907:10:4907:27|Bit 0 of signal AWSIZE_S14_xhdl398 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4907:10:4907:27|Bit 1 of signal AWSIZE_S14_xhdl398 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4907:10:4907:27|Bit 2 of signal AWSIZE_S14_xhdl398 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4906:10:4906:26|Bit 0 of signal AWLEN_S14_xhdl397 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4906:10:4906:26|Bit 1 of signal AWLEN_S14_xhdl397 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4906:10:4906:26|Bit 2 of signal AWLEN_S14_xhdl397 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4906:10:4906:26|Bit 3 of signal AWLEN_S14_xhdl397 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4902:10:4902:25|Bit 0 of signal AWID_S14_xhdl395 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4902:10:4902:25|Bit 1 of signal AWID_S14_xhdl395 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4902:10:4902:25|Bit 2 of signal AWID_S14_xhdl395 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4902:10:4902:25|Bit 3 of signal AWID_S14_xhdl395 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4902:10:4902:25|Bit 4 of signal AWID_S14_xhdl395 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4902:10:4902:25|Bit 5 of signal AWID_S14_xhdl395 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4901:10:4901:27|Signal RREADY_S13_xhdl394 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4900:10:4900:28|Signal ARVALID_S13_xhdl393 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4899:10:4899:27|Bit 0 of signal ARPROT_S13_xhdl392 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4899:10:4899:27|Bit 1 of signal ARPROT_S13_xhdl392 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4899:10:4899:27|Bit 2 of signal ARPROT_S13_xhdl392 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4898:10:4898:28|Bit 0 of signal ARCACHE_S13_xhdl391 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4898:10:4898:28|Bit 1 of signal ARCACHE_S13_xhdl391 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4898:10:4898:28|Bit 2 of signal ARCACHE_S13_xhdl391 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4898:10:4898:28|Bit 3 of signal ARCACHE_S13_xhdl391 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4897:10:4897:27|Bit 0 of signal ARLOCK_S13_xhdl390 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4897:10:4897:27|Bit 1 of signal ARLOCK_S13_xhdl390 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4896:10:4896:28|Bit 0 of signal ARBURST_S13_xhdl389 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4896:10:4896:28|Bit 1 of signal ARBURST_S13_xhdl389 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4895:10:4895:27|Bit 0 of signal ARSIZE_S13_xhdl388 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4895:10:4895:27|Bit 1 of signal ARSIZE_S13_xhdl388 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4895:10:4895:27|Bit 2 of signal ARSIZE_S13_xhdl388 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4894:10:4894:26|Bit 0 of signal ARLEN_S13_xhdl387 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4894:10:4894:26|Bit 1 of signal ARLEN_S13_xhdl387 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4894:10:4894:26|Bit 2 of signal ARLEN_S13_xhdl387 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4894:10:4894:26|Bit 3 of signal ARLEN_S13_xhdl387 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4890:10:4890:25|Bit 0 of signal ARID_S13_xhdl385 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4890:10:4890:25|Bit 1 of signal ARID_S13_xhdl385 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4890:10:4890:25|Bit 2 of signal ARID_S13_xhdl385 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4890:10:4890:25|Bit 3 of signal ARID_S13_xhdl385 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4890:10:4890:25|Bit 4 of signal ARID_S13_xhdl385 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4890:10:4890:25|Bit 5 of signal ARID_S13_xhdl385 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4889:10:4889:27|Signal BREADY_S13_xhdl384 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4888:10:4888:27|Signal WVALID_S13_xhdl383 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4887:10:4887:26|Signal WLAST_S13_xhdl382 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4885:10:4885:26|Bit 0 of signal WSTRB_S13_xhdl381 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4885:10:4885:26|Bit 1 of signal WSTRB_S13_xhdl381 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4885:10:4885:26|Bit 2 of signal WSTRB_S13_xhdl381 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4885:10:4885:26|Bit 3 of signal WSTRB_S13_xhdl381 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4885:10:4885:26|Bit 4 of signal WSTRB_S13_xhdl381 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4885:10:4885:26|Bit 5 of signal WSTRB_S13_xhdl381 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4885:10:4885:26|Bit 6 of signal WSTRB_S13_xhdl381 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4885:10:4885:26|Bit 7 of signal WSTRB_S13_xhdl381 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4881:10:4881:24|Bit 0 of signal WID_S13_xhdl379 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4881:10:4881:24|Bit 1 of signal WID_S13_xhdl379 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4881:10:4881:24|Bit 2 of signal WID_S13_xhdl379 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4881:10:4881:24|Bit 3 of signal WID_S13_xhdl379 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4881:10:4881:24|Bit 4 of signal WID_S13_xhdl379 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4881:10:4881:24|Bit 5 of signal WID_S13_xhdl379 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4880:10:4880:28|Signal AWVALID_S13_xhdl378 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4879:10:4879:27|Bit 0 of signal AWPROT_S13_xhdl377 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4879:10:4879:27|Bit 1 of signal AWPROT_S13_xhdl377 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4879:10:4879:27|Bit 2 of signal AWPROT_S13_xhdl377 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4878:10:4878:28|Bit 0 of signal AWCACHE_S13_xhdl376 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4878:10:4878:28|Bit 1 of signal AWCACHE_S13_xhdl376 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4878:10:4878:28|Bit 2 of signal AWCACHE_S13_xhdl376 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4878:10:4878:28|Bit 3 of signal AWCACHE_S13_xhdl376 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4877:10:4877:27|Bit 0 of signal AWLOCK_S13_xhdl375 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4877:10:4877:27|Bit 1 of signal AWLOCK_S13_xhdl375 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4876:10:4876:28|Bit 0 of signal AWBURST_S13_xhdl374 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4876:10:4876:28|Bit 1 of signal AWBURST_S13_xhdl374 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4875:10:4875:27|Bit 0 of signal AWSIZE_S13_xhdl373 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4875:10:4875:27|Bit 1 of signal AWSIZE_S13_xhdl373 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4875:10:4875:27|Bit 2 of signal AWSIZE_S13_xhdl373 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4874:10:4874:26|Bit 0 of signal AWLEN_S13_xhdl372 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4874:10:4874:26|Bit 1 of signal AWLEN_S13_xhdl372 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4874:10:4874:26|Bit 2 of signal AWLEN_S13_xhdl372 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4874:10:4874:26|Bit 3 of signal AWLEN_S13_xhdl372 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4870:10:4870:25|Bit 0 of signal AWID_S13_xhdl370 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4870:10:4870:25|Bit 1 of signal AWID_S13_xhdl370 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4870:10:4870:25|Bit 2 of signal AWID_S13_xhdl370 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4870:10:4870:25|Bit 3 of signal AWID_S13_xhdl370 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4870:10:4870:25|Bit 4 of signal AWID_S13_xhdl370 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4870:10:4870:25|Bit 5 of signal AWID_S13_xhdl370 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4869:10:4869:27|Signal RREADY_S12_xhdl369 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4868:10:4868:28|Signal ARVALID_S12_xhdl368 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4867:10:4867:27|Bit 0 of signal ARPROT_S12_xhdl367 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4867:10:4867:27|Bit 1 of signal ARPROT_S12_xhdl367 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4867:10:4867:27|Bit 2 of signal ARPROT_S12_xhdl367 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4866:10:4866:28|Bit 0 of signal ARCACHE_S12_xhdl366 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4866:10:4866:28|Bit 1 of signal ARCACHE_S12_xhdl366 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4866:10:4866:28|Bit 2 of signal ARCACHE_S12_xhdl366 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4866:10:4866:28|Bit 3 of signal ARCACHE_S12_xhdl366 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4865:10:4865:27|Bit 0 of signal ARLOCK_S12_xhdl365 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4865:10:4865:27|Bit 1 of signal ARLOCK_S12_xhdl365 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4864:10:4864:28|Bit 0 of signal ARBURST_S12_xhdl364 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4864:10:4864:28|Bit 1 of signal ARBURST_S12_xhdl364 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4863:10:4863:27|Bit 0 of signal ARSIZE_S12_xhdl363 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4863:10:4863:27|Bit 1 of signal ARSIZE_S12_xhdl363 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4863:10:4863:27|Bit 2 of signal ARSIZE_S12_xhdl363 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4862:10:4862:26|Bit 0 of signal ARLEN_S12_xhdl362 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4862:10:4862:26|Bit 1 of signal ARLEN_S12_xhdl362 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4862:10:4862:26|Bit 2 of signal ARLEN_S12_xhdl362 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4862:10:4862:26|Bit 3 of signal ARLEN_S12_xhdl362 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4858:10:4858:25|Bit 0 of signal ARID_S12_xhdl360 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4858:10:4858:25|Bit 1 of signal ARID_S12_xhdl360 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4858:10:4858:25|Bit 2 of signal ARID_S12_xhdl360 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4858:10:4858:25|Bit 3 of signal ARID_S12_xhdl360 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4858:10:4858:25|Bit 4 of signal ARID_S12_xhdl360 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4858:10:4858:25|Bit 5 of signal ARID_S12_xhdl360 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4857:10:4857:27|Signal BREADY_S12_xhdl359 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4856:10:4856:27|Signal WVALID_S12_xhdl358 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4855:10:4855:26|Signal WLAST_S12_xhdl357 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4853:10:4853:26|Bit 0 of signal WSTRB_S12_xhdl356 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4853:10:4853:26|Bit 1 of signal WSTRB_S12_xhdl356 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4853:10:4853:26|Bit 2 of signal WSTRB_S12_xhdl356 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4853:10:4853:26|Bit 3 of signal WSTRB_S12_xhdl356 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4853:10:4853:26|Bit 4 of signal WSTRB_S12_xhdl356 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4853:10:4853:26|Bit 5 of signal WSTRB_S12_xhdl356 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4853:10:4853:26|Bit 6 of signal WSTRB_S12_xhdl356 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4853:10:4853:26|Bit 7 of signal WSTRB_S12_xhdl356 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4849:10:4849:24|Bit 0 of signal WID_S12_xhdl354 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4849:10:4849:24|Bit 1 of signal WID_S12_xhdl354 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4849:10:4849:24|Bit 2 of signal WID_S12_xhdl354 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4849:10:4849:24|Bit 3 of signal WID_S12_xhdl354 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4849:10:4849:24|Bit 4 of signal WID_S12_xhdl354 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4849:10:4849:24|Bit 5 of signal WID_S12_xhdl354 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4848:10:4848:28|Signal AWVALID_S12_xhdl353 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4847:10:4847:27|Bit 0 of signal AWPROT_S12_xhdl352 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4847:10:4847:27|Bit 1 of signal AWPROT_S12_xhdl352 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4847:10:4847:27|Bit 2 of signal AWPROT_S12_xhdl352 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4846:10:4846:28|Bit 0 of signal AWCACHE_S12_xhdl351 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4846:10:4846:28|Bit 1 of signal AWCACHE_S12_xhdl351 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4846:10:4846:28|Bit 2 of signal AWCACHE_S12_xhdl351 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4846:10:4846:28|Bit 3 of signal AWCACHE_S12_xhdl351 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4845:10:4845:27|Bit 0 of signal AWLOCK_S12_xhdl350 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4845:10:4845:27|Bit 1 of signal AWLOCK_S12_xhdl350 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4844:10:4844:28|Bit 0 of signal AWBURST_S12_xhdl349 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4844:10:4844:28|Bit 1 of signal AWBURST_S12_xhdl349 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4843:10:4843:27|Bit 0 of signal AWSIZE_S12_xhdl348 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4843:10:4843:27|Bit 1 of signal AWSIZE_S12_xhdl348 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4843:10:4843:27|Bit 2 of signal AWSIZE_S12_xhdl348 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4842:10:4842:26|Bit 0 of signal AWLEN_S12_xhdl347 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4842:10:4842:26|Bit 1 of signal AWLEN_S12_xhdl347 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4842:10:4842:26|Bit 2 of signal AWLEN_S12_xhdl347 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4842:10:4842:26|Bit 3 of signal AWLEN_S12_xhdl347 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4838:10:4838:25|Bit 0 of signal AWID_S12_xhdl345 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4838:10:4838:25|Bit 1 of signal AWID_S12_xhdl345 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4838:10:4838:25|Bit 2 of signal AWID_S12_xhdl345 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4838:10:4838:25|Bit 3 of signal AWID_S12_xhdl345 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4838:10:4838:25|Bit 4 of signal AWID_S12_xhdl345 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4838:10:4838:25|Bit 5 of signal AWID_S12_xhdl345 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4837:10:4837:27|Signal RREADY_S11_xhdl344 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4836:10:4836:28|Signal ARVALID_S11_xhdl343 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4835:10:4835:27|Bit 0 of signal ARPROT_S11_xhdl342 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4835:10:4835:27|Bit 1 of signal ARPROT_S11_xhdl342 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4835:10:4835:27|Bit 2 of signal ARPROT_S11_xhdl342 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4834:10:4834:28|Bit 0 of signal ARCACHE_S11_xhdl341 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4834:10:4834:28|Bit 1 of signal ARCACHE_S11_xhdl341 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4834:10:4834:28|Bit 2 of signal ARCACHE_S11_xhdl341 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4834:10:4834:28|Bit 3 of signal ARCACHE_S11_xhdl341 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4833:10:4833:27|Bit 0 of signal ARLOCK_S11_xhdl340 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4833:10:4833:27|Bit 1 of signal ARLOCK_S11_xhdl340 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4832:10:4832:28|Bit 0 of signal ARBURST_S11_xhdl339 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4832:10:4832:28|Bit 1 of signal ARBURST_S11_xhdl339 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4831:10:4831:27|Bit 0 of signal ARSIZE_S11_xhdl338 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4831:10:4831:27|Bit 1 of signal ARSIZE_S11_xhdl338 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4831:10:4831:27|Bit 2 of signal ARSIZE_S11_xhdl338 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4830:10:4830:26|Bit 0 of signal ARLEN_S11_xhdl337 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4830:10:4830:26|Bit 1 of signal ARLEN_S11_xhdl337 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4830:10:4830:26|Bit 2 of signal ARLEN_S11_xhdl337 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4830:10:4830:26|Bit 3 of signal ARLEN_S11_xhdl337 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4826:10:4826:25|Bit 0 of signal ARID_S11_xhdl335 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4826:10:4826:25|Bit 1 of signal ARID_S11_xhdl335 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4826:10:4826:25|Bit 2 of signal ARID_S11_xhdl335 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4826:10:4826:25|Bit 3 of signal ARID_S11_xhdl335 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4826:10:4826:25|Bit 4 of signal ARID_S11_xhdl335 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4826:10:4826:25|Bit 5 of signal ARID_S11_xhdl335 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4825:10:4825:27|Signal BREADY_S11_xhdl334 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4824:10:4824:27|Signal WVALID_S11_xhdl333 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4823:10:4823:26|Signal WLAST_S11_xhdl332 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4821:10:4821:26|Bit 0 of signal WSTRB_S11_xhdl331 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4821:10:4821:26|Bit 1 of signal WSTRB_S11_xhdl331 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4821:10:4821:26|Bit 2 of signal WSTRB_S11_xhdl331 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4821:10:4821:26|Bit 3 of signal WSTRB_S11_xhdl331 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4821:10:4821:26|Bit 4 of signal WSTRB_S11_xhdl331 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4821:10:4821:26|Bit 5 of signal WSTRB_S11_xhdl331 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4821:10:4821:26|Bit 6 of signal WSTRB_S11_xhdl331 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4821:10:4821:26|Bit 7 of signal WSTRB_S11_xhdl331 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4817:10:4817:24|Bit 0 of signal WID_S11_xhdl329 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4817:10:4817:24|Bit 1 of signal WID_S11_xhdl329 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4817:10:4817:24|Bit 2 of signal WID_S11_xhdl329 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4817:10:4817:24|Bit 3 of signal WID_S11_xhdl329 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4817:10:4817:24|Bit 4 of signal WID_S11_xhdl329 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4817:10:4817:24|Bit 5 of signal WID_S11_xhdl329 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4816:10:4816:28|Signal AWVALID_S11_xhdl328 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4815:10:4815:27|Bit 0 of signal AWPROT_S11_xhdl327 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4815:10:4815:27|Bit 1 of signal AWPROT_S11_xhdl327 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4815:10:4815:27|Bit 2 of signal AWPROT_S11_xhdl327 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4814:10:4814:28|Bit 0 of signal AWCACHE_S11_xhdl326 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4814:10:4814:28|Bit 1 of signal AWCACHE_S11_xhdl326 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4814:10:4814:28|Bit 2 of signal AWCACHE_S11_xhdl326 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4814:10:4814:28|Bit 3 of signal AWCACHE_S11_xhdl326 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4813:10:4813:27|Bit 0 of signal AWLOCK_S11_xhdl325 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4813:10:4813:27|Bit 1 of signal AWLOCK_S11_xhdl325 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4812:10:4812:28|Bit 0 of signal AWBURST_S11_xhdl324 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4812:10:4812:28|Bit 1 of signal AWBURST_S11_xhdl324 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4811:10:4811:27|Bit 0 of signal AWSIZE_S11_xhdl323 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4811:10:4811:27|Bit 1 of signal AWSIZE_S11_xhdl323 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4811:10:4811:27|Bit 2 of signal AWSIZE_S11_xhdl323 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4810:10:4810:26|Bit 0 of signal AWLEN_S11_xhdl322 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4810:10:4810:26|Bit 1 of signal AWLEN_S11_xhdl322 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4810:10:4810:26|Bit 2 of signal AWLEN_S11_xhdl322 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4810:10:4810:26|Bit 3 of signal AWLEN_S11_xhdl322 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4806:10:4806:25|Bit 0 of signal AWID_S11_xhdl320 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4806:10:4806:25|Bit 1 of signal AWID_S11_xhdl320 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4806:10:4806:25|Bit 2 of signal AWID_S11_xhdl320 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4806:10:4806:25|Bit 3 of signal AWID_S11_xhdl320 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4806:10:4806:25|Bit 4 of signal AWID_S11_xhdl320 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4806:10:4806:25|Bit 5 of signal AWID_S11_xhdl320 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4805:10:4805:27|Signal RREADY_S10_xhdl319 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4804:10:4804:28|Signal ARVALID_S10_xhdl318 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4803:10:4803:27|Bit 0 of signal ARPROT_S10_xhdl317 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4803:10:4803:27|Bit 1 of signal ARPROT_S10_xhdl317 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4803:10:4803:27|Bit 2 of signal ARPROT_S10_xhdl317 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4802:10:4802:28|Bit 0 of signal ARCACHE_S10_xhdl316 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4802:10:4802:28|Bit 1 of signal ARCACHE_S10_xhdl316 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4802:10:4802:28|Bit 2 of signal ARCACHE_S10_xhdl316 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4802:10:4802:28|Bit 3 of signal ARCACHE_S10_xhdl316 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4801:10:4801:27|Bit 0 of signal ARLOCK_S10_xhdl315 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4801:10:4801:27|Bit 1 of signal ARLOCK_S10_xhdl315 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4800:10:4800:28|Bit 0 of signal ARBURST_S10_xhdl314 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4800:10:4800:28|Bit 1 of signal ARBURST_S10_xhdl314 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4799:10:4799:27|Bit 0 of signal ARSIZE_S10_xhdl313 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4799:10:4799:27|Bit 1 of signal ARSIZE_S10_xhdl313 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4799:10:4799:27|Bit 2 of signal ARSIZE_S10_xhdl313 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4798:10:4798:26|Bit 0 of signal ARLEN_S10_xhdl312 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4798:10:4798:26|Bit 1 of signal ARLEN_S10_xhdl312 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4798:10:4798:26|Bit 2 of signal ARLEN_S10_xhdl312 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4798:10:4798:26|Bit 3 of signal ARLEN_S10_xhdl312 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4794:10:4794:25|Bit 0 of signal ARID_S10_xhdl310 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4794:10:4794:25|Bit 1 of signal ARID_S10_xhdl310 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4794:10:4794:25|Bit 2 of signal ARID_S10_xhdl310 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4794:10:4794:25|Bit 3 of signal ARID_S10_xhdl310 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4794:10:4794:25|Bit 4 of signal ARID_S10_xhdl310 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4794:10:4794:25|Bit 5 of signal ARID_S10_xhdl310 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4793:10:4793:27|Signal BREADY_S10_xhdl309 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4792:10:4792:27|Signal WVALID_S10_xhdl308 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4791:10:4791:26|Signal WLAST_S10_xhdl307 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4789:10:4789:26|Bit 0 of signal WSTRB_S10_xhdl306 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4789:10:4789:26|Bit 1 of signal WSTRB_S10_xhdl306 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4789:10:4789:26|Bit 2 of signal WSTRB_S10_xhdl306 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4789:10:4789:26|Bit 3 of signal WSTRB_S10_xhdl306 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4789:10:4789:26|Bit 4 of signal WSTRB_S10_xhdl306 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4789:10:4789:26|Bit 5 of signal WSTRB_S10_xhdl306 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4789:10:4789:26|Bit 6 of signal WSTRB_S10_xhdl306 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4789:10:4789:26|Bit 7 of signal WSTRB_S10_xhdl306 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4785:10:4785:24|Bit 0 of signal WID_S10_xhdl304 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4785:10:4785:24|Bit 1 of signal WID_S10_xhdl304 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4785:10:4785:24|Bit 2 of signal WID_S10_xhdl304 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4785:10:4785:24|Bit 3 of signal WID_S10_xhdl304 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4785:10:4785:24|Bit 4 of signal WID_S10_xhdl304 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4785:10:4785:24|Bit 5 of signal WID_S10_xhdl304 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4784:10:4784:28|Signal AWVALID_S10_xhdl303 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4783:10:4783:27|Bit 0 of signal AWPROT_S10_xhdl302 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4783:10:4783:27|Bit 1 of signal AWPROT_S10_xhdl302 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4783:10:4783:27|Bit 2 of signal AWPROT_S10_xhdl302 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4782:10:4782:28|Bit 0 of signal AWCACHE_S10_xhdl301 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4782:10:4782:28|Bit 1 of signal AWCACHE_S10_xhdl301 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4782:10:4782:28|Bit 2 of signal AWCACHE_S10_xhdl301 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4782:10:4782:28|Bit 3 of signal AWCACHE_S10_xhdl301 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4781:10:4781:27|Bit 0 of signal AWLOCK_S10_xhdl300 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4781:10:4781:27|Bit 1 of signal AWLOCK_S10_xhdl300 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4780:10:4780:28|Bit 0 of signal AWBURST_S10_xhdl299 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4780:10:4780:28|Bit 1 of signal AWBURST_S10_xhdl299 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4779:10:4779:27|Bit 0 of signal AWSIZE_S10_xhdl298 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4779:10:4779:27|Bit 1 of signal AWSIZE_S10_xhdl298 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4779:10:4779:27|Bit 2 of signal AWSIZE_S10_xhdl298 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4778:10:4778:26|Bit 0 of signal AWLEN_S10_xhdl297 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4778:10:4778:26|Bit 1 of signal AWLEN_S10_xhdl297 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4778:10:4778:26|Bit 2 of signal AWLEN_S10_xhdl297 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4778:10:4778:26|Bit 3 of signal AWLEN_S10_xhdl297 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4774:10:4774:25|Bit 0 of signal AWID_S10_xhdl295 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4774:10:4774:25|Bit 1 of signal AWID_S10_xhdl295 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4774:10:4774:25|Bit 2 of signal AWID_S10_xhdl295 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4774:10:4774:25|Bit 3 of signal AWID_S10_xhdl295 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4774:10:4774:25|Bit 4 of signal AWID_S10_xhdl295 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4774:10:4774:25|Bit 5 of signal AWID_S10_xhdl295 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4773:10:4773:26|Signal RREADY_S9_xhdl294 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4772:10:4772:27|Signal ARVALID_S9_xhdl293 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4771:10:4771:26|Bit 0 of signal ARPROT_S9_xhdl292 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4771:10:4771:26|Bit 1 of signal ARPROT_S9_xhdl292 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4771:10:4771:26|Bit 2 of signal ARPROT_S9_xhdl292 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4770:10:4770:27|Bit 0 of signal ARCACHE_S9_xhdl291 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4770:10:4770:27|Bit 1 of signal ARCACHE_S9_xhdl291 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4770:10:4770:27|Bit 2 of signal ARCACHE_S9_xhdl291 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4770:10:4770:27|Bit 3 of signal ARCACHE_S9_xhdl291 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4769:10:4769:26|Bit 0 of signal ARLOCK_S9_xhdl290 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4769:10:4769:26|Bit 1 of signal ARLOCK_S9_xhdl290 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4768:10:4768:27|Bit 0 of signal ARBURST_S9_xhdl289 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4768:10:4768:27|Bit 1 of signal ARBURST_S9_xhdl289 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4767:10:4767:26|Bit 0 of signal ARSIZE_S9_xhdl288 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4767:10:4767:26|Bit 1 of signal ARSIZE_S9_xhdl288 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4767:10:4767:26|Bit 2 of signal ARSIZE_S9_xhdl288 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4766:10:4766:25|Bit 0 of signal ARLEN_S9_xhdl287 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4766:10:4766:25|Bit 1 of signal ARLEN_S9_xhdl287 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4766:10:4766:25|Bit 2 of signal ARLEN_S9_xhdl287 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4766:10:4766:25|Bit 3 of signal ARLEN_S9_xhdl287 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4762:10:4762:24|Bit 0 of signal ARID_S9_xhdl285 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4762:10:4762:24|Bit 1 of signal ARID_S9_xhdl285 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4762:10:4762:24|Bit 2 of signal ARID_S9_xhdl285 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4762:10:4762:24|Bit 3 of signal ARID_S9_xhdl285 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4762:10:4762:24|Bit 4 of signal ARID_S9_xhdl285 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4762:10:4762:24|Bit 5 of signal ARID_S9_xhdl285 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4761:10:4761:26|Signal BREADY_S9_xhdl284 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4760:10:4760:26|Signal WVALID_S9_xhdl283 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4759:10:4759:25|Signal WLAST_S9_xhdl282 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4757:10:4757:25|Bit 0 of signal WSTRB_S9_xhdl281 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4757:10:4757:25|Bit 1 of signal WSTRB_S9_xhdl281 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4757:10:4757:25|Bit 2 of signal WSTRB_S9_xhdl281 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4757:10:4757:25|Bit 3 of signal WSTRB_S9_xhdl281 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4757:10:4757:25|Bit 4 of signal WSTRB_S9_xhdl281 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4757:10:4757:25|Bit 5 of signal WSTRB_S9_xhdl281 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4757:10:4757:25|Bit 6 of signal WSTRB_S9_xhdl281 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4757:10:4757:25|Bit 7 of signal WSTRB_S9_xhdl281 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4753:10:4753:23|Bit 0 of signal WID_S9_xhdl279 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4753:10:4753:23|Bit 1 of signal WID_S9_xhdl279 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4753:10:4753:23|Bit 2 of signal WID_S9_xhdl279 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4753:10:4753:23|Bit 3 of signal WID_S9_xhdl279 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4753:10:4753:23|Bit 4 of signal WID_S9_xhdl279 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4753:10:4753:23|Bit 5 of signal WID_S9_xhdl279 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4752:10:4752:27|Signal AWVALID_S9_xhdl278 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4751:10:4751:26|Bit 0 of signal AWPROT_S9_xhdl277 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4751:10:4751:26|Bit 1 of signal AWPROT_S9_xhdl277 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4751:10:4751:26|Bit 2 of signal AWPROT_S9_xhdl277 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4750:10:4750:27|Bit 0 of signal AWCACHE_S9_xhdl276 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4750:10:4750:27|Bit 1 of signal AWCACHE_S9_xhdl276 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4750:10:4750:27|Bit 2 of signal AWCACHE_S9_xhdl276 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4750:10:4750:27|Bit 3 of signal AWCACHE_S9_xhdl276 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4749:10:4749:26|Bit 0 of signal AWLOCK_S9_xhdl275 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4749:10:4749:26|Bit 1 of signal AWLOCK_S9_xhdl275 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4748:10:4748:27|Bit 0 of signal AWBURST_S9_xhdl274 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4748:10:4748:27|Bit 1 of signal AWBURST_S9_xhdl274 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4747:10:4747:26|Bit 0 of signal AWSIZE_S9_xhdl273 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4747:10:4747:26|Bit 1 of signal AWSIZE_S9_xhdl273 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4747:10:4747:26|Bit 2 of signal AWSIZE_S9_xhdl273 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4746:10:4746:25|Bit 0 of signal AWLEN_S9_xhdl272 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4746:10:4746:25|Bit 1 of signal AWLEN_S9_xhdl272 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4746:10:4746:25|Bit 2 of signal AWLEN_S9_xhdl272 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4746:10:4746:25|Bit 3 of signal AWLEN_S9_xhdl272 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4742:10:4742:24|Bit 0 of signal AWID_S9_xhdl270 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4742:10:4742:24|Bit 1 of signal AWID_S9_xhdl270 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4742:10:4742:24|Bit 2 of signal AWID_S9_xhdl270 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4742:10:4742:24|Bit 3 of signal AWID_S9_xhdl270 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4742:10:4742:24|Bit 4 of signal AWID_S9_xhdl270 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4742:10:4742:24|Bit 5 of signal AWID_S9_xhdl270 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4741:10:4741:26|Signal RREADY_S8_xhdl269 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4740:10:4740:27|Signal ARVALID_S8_xhdl268 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4739:10:4739:26|Bit 0 of signal ARPROT_S8_xhdl267 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4739:10:4739:26|Bit 1 of signal ARPROT_S8_xhdl267 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4739:10:4739:26|Bit 2 of signal ARPROT_S8_xhdl267 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4738:10:4738:27|Bit 0 of signal ARCACHE_S8_xhdl266 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4738:10:4738:27|Bit 1 of signal ARCACHE_S8_xhdl266 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4738:10:4738:27|Bit 2 of signal ARCACHE_S8_xhdl266 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4738:10:4738:27|Bit 3 of signal ARCACHE_S8_xhdl266 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4737:10:4737:26|Bit 0 of signal ARLOCK_S8_xhdl265 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4737:10:4737:26|Bit 1 of signal ARLOCK_S8_xhdl265 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4736:10:4736:27|Bit 0 of signal ARBURST_S8_xhdl264 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4736:10:4736:27|Bit 1 of signal ARBURST_S8_xhdl264 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4735:10:4735:26|Bit 0 of signal ARSIZE_S8_xhdl263 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4735:10:4735:26|Bit 1 of signal ARSIZE_S8_xhdl263 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4735:10:4735:26|Bit 2 of signal ARSIZE_S8_xhdl263 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4734:10:4734:25|Bit 0 of signal ARLEN_S8_xhdl262 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4734:10:4734:25|Bit 1 of signal ARLEN_S8_xhdl262 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4734:10:4734:25|Bit 2 of signal ARLEN_S8_xhdl262 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4734:10:4734:25|Bit 3 of signal ARLEN_S8_xhdl262 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4730:10:4730:24|Bit 0 of signal ARID_S8_xhdl260 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4730:10:4730:24|Bit 1 of signal ARID_S8_xhdl260 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4730:10:4730:24|Bit 2 of signal ARID_S8_xhdl260 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4730:10:4730:24|Bit 3 of signal ARID_S8_xhdl260 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4730:10:4730:24|Bit 4 of signal ARID_S8_xhdl260 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4730:10:4730:24|Bit 5 of signal ARID_S8_xhdl260 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4729:10:4729:26|Signal BREADY_S8_xhdl259 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4728:10:4728:26|Signal WVALID_S8_xhdl258 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4727:10:4727:25|Signal WLAST_S8_xhdl257 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4725:10:4725:25|Bit 0 of signal WSTRB_S8_xhdl256 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4725:10:4725:25|Bit 1 of signal WSTRB_S8_xhdl256 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4725:10:4725:25|Bit 2 of signal WSTRB_S8_xhdl256 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4725:10:4725:25|Bit 3 of signal WSTRB_S8_xhdl256 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4725:10:4725:25|Bit 4 of signal WSTRB_S8_xhdl256 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4725:10:4725:25|Bit 5 of signal WSTRB_S8_xhdl256 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4725:10:4725:25|Bit 6 of signal WSTRB_S8_xhdl256 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4725:10:4725:25|Bit 7 of signal WSTRB_S8_xhdl256 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4721:10:4721:23|Bit 0 of signal WID_S8_xhdl254 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4721:10:4721:23|Bit 1 of signal WID_S8_xhdl254 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4721:10:4721:23|Bit 2 of signal WID_S8_xhdl254 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4721:10:4721:23|Bit 3 of signal WID_S8_xhdl254 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4721:10:4721:23|Bit 4 of signal WID_S8_xhdl254 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4721:10:4721:23|Bit 5 of signal WID_S8_xhdl254 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4720:10:4720:27|Signal AWVALID_S8_xhdl253 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4719:10:4719:26|Bit 0 of signal AWPROT_S8_xhdl252 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4719:10:4719:26|Bit 1 of signal AWPROT_S8_xhdl252 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4719:10:4719:26|Bit 2 of signal AWPROT_S8_xhdl252 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4718:10:4718:27|Bit 0 of signal AWCACHE_S8_xhdl251 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4718:10:4718:27|Bit 1 of signal AWCACHE_S8_xhdl251 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4718:10:4718:27|Bit 2 of signal AWCACHE_S8_xhdl251 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4718:10:4718:27|Bit 3 of signal AWCACHE_S8_xhdl251 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4717:10:4717:26|Bit 0 of signal AWLOCK_S8_xhdl250 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4717:10:4717:26|Bit 1 of signal AWLOCK_S8_xhdl250 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4716:10:4716:27|Bit 0 of signal AWBURST_S8_xhdl249 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4716:10:4716:27|Bit 1 of signal AWBURST_S8_xhdl249 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4715:10:4715:26|Bit 0 of signal AWSIZE_S8_xhdl248 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4715:10:4715:26|Bit 1 of signal AWSIZE_S8_xhdl248 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4715:10:4715:26|Bit 2 of signal AWSIZE_S8_xhdl248 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4714:10:4714:25|Bit 0 of signal AWLEN_S8_xhdl247 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4714:10:4714:25|Bit 1 of signal AWLEN_S8_xhdl247 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4714:10:4714:25|Bit 2 of signal AWLEN_S8_xhdl247 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4714:10:4714:25|Bit 3 of signal AWLEN_S8_xhdl247 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4710:10:4710:24|Bit 0 of signal AWID_S8_xhdl245 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4710:10:4710:24|Bit 1 of signal AWID_S8_xhdl245 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4710:10:4710:24|Bit 2 of signal AWID_S8_xhdl245 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4710:10:4710:24|Bit 3 of signal AWID_S8_xhdl245 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4710:10:4710:24|Bit 4 of signal AWID_S8_xhdl245 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4710:10:4710:24|Bit 5 of signal AWID_S8_xhdl245 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4709:10:4709:26|Signal RREADY_S7_xhdl244 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4708:10:4708:27|Signal ARVALID_S7_xhdl243 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4707:10:4707:26|Bit 0 of signal ARPROT_S7_xhdl242 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4707:10:4707:26|Bit 1 of signal ARPROT_S7_xhdl242 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4707:10:4707:26|Bit 2 of signal ARPROT_S7_xhdl242 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4706:10:4706:27|Bit 0 of signal ARCACHE_S7_xhdl241 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4706:10:4706:27|Bit 1 of signal ARCACHE_S7_xhdl241 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4706:10:4706:27|Bit 2 of signal ARCACHE_S7_xhdl241 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4706:10:4706:27|Bit 3 of signal ARCACHE_S7_xhdl241 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4705:10:4705:26|Bit 0 of signal ARLOCK_S7_xhdl240 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4705:10:4705:26|Bit 1 of signal ARLOCK_S7_xhdl240 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4704:10:4704:27|Bit 0 of signal ARBURST_S7_xhdl239 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4704:10:4704:27|Bit 1 of signal ARBURST_S7_xhdl239 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4703:10:4703:26|Bit 0 of signal ARSIZE_S7_xhdl238 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4703:10:4703:26|Bit 1 of signal ARSIZE_S7_xhdl238 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4703:10:4703:26|Bit 2 of signal ARSIZE_S7_xhdl238 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4702:10:4702:25|Bit 0 of signal ARLEN_S7_xhdl237 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4702:10:4702:25|Bit 1 of signal ARLEN_S7_xhdl237 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4702:10:4702:25|Bit 2 of signal ARLEN_S7_xhdl237 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4702:10:4702:25|Bit 3 of signal ARLEN_S7_xhdl237 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4698:10:4698:24|Bit 0 of signal ARID_S7_xhdl235 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4698:10:4698:24|Bit 1 of signal ARID_S7_xhdl235 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4698:10:4698:24|Bit 2 of signal ARID_S7_xhdl235 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4698:10:4698:24|Bit 3 of signal ARID_S7_xhdl235 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4698:10:4698:24|Bit 4 of signal ARID_S7_xhdl235 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4698:10:4698:24|Bit 5 of signal ARID_S7_xhdl235 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4697:10:4697:26|Signal BREADY_S7_xhdl234 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4696:10:4696:26|Signal WVALID_S7_xhdl233 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4695:10:4695:25|Signal WLAST_S7_xhdl232 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4693:10:4693:25|Bit 0 of signal WSTRB_S7_xhdl231 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4693:10:4693:25|Bit 1 of signal WSTRB_S7_xhdl231 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4693:10:4693:25|Bit 2 of signal WSTRB_S7_xhdl231 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4693:10:4693:25|Bit 3 of signal WSTRB_S7_xhdl231 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4693:10:4693:25|Bit 4 of signal WSTRB_S7_xhdl231 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4693:10:4693:25|Bit 5 of signal WSTRB_S7_xhdl231 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4693:10:4693:25|Bit 6 of signal WSTRB_S7_xhdl231 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4693:10:4693:25|Bit 7 of signal WSTRB_S7_xhdl231 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4689:10:4689:23|Bit 0 of signal WID_S7_xhdl229 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4689:10:4689:23|Bit 1 of signal WID_S7_xhdl229 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4689:10:4689:23|Bit 2 of signal WID_S7_xhdl229 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4689:10:4689:23|Bit 3 of signal WID_S7_xhdl229 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4689:10:4689:23|Bit 4 of signal WID_S7_xhdl229 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4689:10:4689:23|Bit 5 of signal WID_S7_xhdl229 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4688:10:4688:27|Signal AWVALID_S7_xhdl228 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4687:10:4687:26|Bit 0 of signal AWPROT_S7_xhdl227 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4687:10:4687:26|Bit 1 of signal AWPROT_S7_xhdl227 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4687:10:4687:26|Bit 2 of signal AWPROT_S7_xhdl227 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4686:10:4686:27|Bit 0 of signal AWCACHE_S7_xhdl226 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4686:10:4686:27|Bit 1 of signal AWCACHE_S7_xhdl226 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4686:10:4686:27|Bit 2 of signal AWCACHE_S7_xhdl226 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4686:10:4686:27|Bit 3 of signal AWCACHE_S7_xhdl226 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4685:10:4685:26|Bit 0 of signal AWLOCK_S7_xhdl225 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4685:10:4685:26|Bit 1 of signal AWLOCK_S7_xhdl225 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4684:10:4684:27|Bit 0 of signal AWBURST_S7_xhdl224 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4684:10:4684:27|Bit 1 of signal AWBURST_S7_xhdl224 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4683:10:4683:26|Bit 0 of signal AWSIZE_S7_xhdl223 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4683:10:4683:26|Bit 1 of signal AWSIZE_S7_xhdl223 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4683:10:4683:26|Bit 2 of signal AWSIZE_S7_xhdl223 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4682:10:4682:25|Bit 0 of signal AWLEN_S7_xhdl222 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4682:10:4682:25|Bit 1 of signal AWLEN_S7_xhdl222 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4682:10:4682:25|Bit 2 of signal AWLEN_S7_xhdl222 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4682:10:4682:25|Bit 3 of signal AWLEN_S7_xhdl222 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4678:10:4678:24|Bit 0 of signal AWID_S7_xhdl220 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4678:10:4678:24|Bit 1 of signal AWID_S7_xhdl220 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4678:10:4678:24|Bit 2 of signal AWID_S7_xhdl220 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4678:10:4678:24|Bit 3 of signal AWID_S7_xhdl220 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4678:10:4678:24|Bit 4 of signal AWID_S7_xhdl220 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4678:10:4678:24|Bit 5 of signal AWID_S7_xhdl220 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4677:10:4677:26|Signal RREADY_S6_xhdl219 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4676:10:4676:27|Signal ARVALID_S6_xhdl218 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4675:10:4675:26|Bit 0 of signal ARPROT_S6_xhdl217 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4675:10:4675:26|Bit 1 of signal ARPROT_S6_xhdl217 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4675:10:4675:26|Bit 2 of signal ARPROT_S6_xhdl217 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4674:10:4674:27|Bit 0 of signal ARCACHE_S6_xhdl216 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4674:10:4674:27|Bit 1 of signal ARCACHE_S6_xhdl216 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4674:10:4674:27|Bit 2 of signal ARCACHE_S6_xhdl216 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4674:10:4674:27|Bit 3 of signal ARCACHE_S6_xhdl216 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4673:10:4673:26|Bit 0 of signal ARLOCK_S6_xhdl215 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4673:10:4673:26|Bit 1 of signal ARLOCK_S6_xhdl215 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4672:10:4672:27|Bit 0 of signal ARBURST_S6_xhdl214 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4672:10:4672:27|Bit 1 of signal ARBURST_S6_xhdl214 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4671:10:4671:26|Bit 0 of signal ARSIZE_S6_xhdl213 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4671:10:4671:26|Bit 1 of signal ARSIZE_S6_xhdl213 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4671:10:4671:26|Bit 2 of signal ARSIZE_S6_xhdl213 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4670:10:4670:25|Bit 0 of signal ARLEN_S6_xhdl212 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4670:10:4670:25|Bit 1 of signal ARLEN_S6_xhdl212 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4670:10:4670:25|Bit 2 of signal ARLEN_S6_xhdl212 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4670:10:4670:25|Bit 3 of signal ARLEN_S6_xhdl212 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4666:10:4666:24|Bit 0 of signal ARID_S6_xhdl210 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4666:10:4666:24|Bit 1 of signal ARID_S6_xhdl210 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4666:10:4666:24|Bit 2 of signal ARID_S6_xhdl210 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4666:10:4666:24|Bit 3 of signal ARID_S6_xhdl210 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4666:10:4666:24|Bit 4 of signal ARID_S6_xhdl210 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4666:10:4666:24|Bit 5 of signal ARID_S6_xhdl210 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4665:10:4665:26|Signal BREADY_S6_xhdl209 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4664:10:4664:26|Signal WVALID_S6_xhdl208 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4663:10:4663:25|Signal WLAST_S6_xhdl207 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4661:10:4661:25|Bit 0 of signal WSTRB_S6_xhdl206 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4661:10:4661:25|Bit 1 of signal WSTRB_S6_xhdl206 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4661:10:4661:25|Bit 2 of signal WSTRB_S6_xhdl206 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4661:10:4661:25|Bit 3 of signal WSTRB_S6_xhdl206 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4661:10:4661:25|Bit 4 of signal WSTRB_S6_xhdl206 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4661:10:4661:25|Bit 5 of signal WSTRB_S6_xhdl206 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4661:10:4661:25|Bit 6 of signal WSTRB_S6_xhdl206 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4661:10:4661:25|Bit 7 of signal WSTRB_S6_xhdl206 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4657:10:4657:23|Bit 0 of signal WID_S6_xhdl204 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4657:10:4657:23|Bit 1 of signal WID_S6_xhdl204 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4657:10:4657:23|Bit 2 of signal WID_S6_xhdl204 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4657:10:4657:23|Bit 3 of signal WID_S6_xhdl204 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4657:10:4657:23|Bit 4 of signal WID_S6_xhdl204 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4657:10:4657:23|Bit 5 of signal WID_S6_xhdl204 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4656:10:4656:27|Signal AWVALID_S6_xhdl203 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4655:10:4655:26|Bit 0 of signal AWPROT_S6_xhdl202 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4655:10:4655:26|Bit 1 of signal AWPROT_S6_xhdl202 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4655:10:4655:26|Bit 2 of signal AWPROT_S6_xhdl202 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4654:10:4654:27|Bit 0 of signal AWCACHE_S6_xhdl201 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4654:10:4654:27|Bit 1 of signal AWCACHE_S6_xhdl201 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4654:10:4654:27|Bit 2 of signal AWCACHE_S6_xhdl201 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4654:10:4654:27|Bit 3 of signal AWCACHE_S6_xhdl201 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4653:10:4653:26|Bit 0 of signal AWLOCK_S6_xhdl200 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4653:10:4653:26|Bit 1 of signal AWLOCK_S6_xhdl200 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4652:10:4652:27|Bit 0 of signal AWBURST_S6_xhdl199 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4652:10:4652:27|Bit 1 of signal AWBURST_S6_xhdl199 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4651:10:4651:26|Bit 0 of signal AWSIZE_S6_xhdl198 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4651:10:4651:26|Bit 1 of signal AWSIZE_S6_xhdl198 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4651:10:4651:26|Bit 2 of signal AWSIZE_S6_xhdl198 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4650:10:4650:25|Bit 0 of signal AWLEN_S6_xhdl197 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4650:10:4650:25|Bit 1 of signal AWLEN_S6_xhdl197 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4650:10:4650:25|Bit 2 of signal AWLEN_S6_xhdl197 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4650:10:4650:25|Bit 3 of signal AWLEN_S6_xhdl197 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4646:10:4646:24|Bit 0 of signal AWID_S6_xhdl195 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4646:10:4646:24|Bit 1 of signal AWID_S6_xhdl195 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4646:10:4646:24|Bit 2 of signal AWID_S6_xhdl195 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4646:10:4646:24|Bit 3 of signal AWID_S6_xhdl195 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4646:10:4646:24|Bit 4 of signal AWID_S6_xhdl195 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4646:10:4646:24|Bit 5 of signal AWID_S6_xhdl195 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4645:10:4645:26|Signal RREADY_S5_xhdl194 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4644:10:4644:27|Signal ARVALID_S5_xhdl193 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4643:10:4643:26|Bit 0 of signal ARPROT_S5_xhdl192 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4643:10:4643:26|Bit 1 of signal ARPROT_S5_xhdl192 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4643:10:4643:26|Bit 2 of signal ARPROT_S5_xhdl192 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4642:10:4642:27|Bit 0 of signal ARCACHE_S5_xhdl191 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4642:10:4642:27|Bit 1 of signal ARCACHE_S5_xhdl191 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4642:10:4642:27|Bit 2 of signal ARCACHE_S5_xhdl191 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4642:10:4642:27|Bit 3 of signal ARCACHE_S5_xhdl191 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4641:10:4641:26|Bit 0 of signal ARLOCK_S5_xhdl190 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4641:10:4641:26|Bit 1 of signal ARLOCK_S5_xhdl190 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4640:10:4640:27|Bit 0 of signal ARBURST_S5_xhdl189 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4640:10:4640:27|Bit 1 of signal ARBURST_S5_xhdl189 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4639:10:4639:26|Bit 0 of signal ARSIZE_S5_xhdl188 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4639:10:4639:26|Bit 1 of signal ARSIZE_S5_xhdl188 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4639:10:4639:26|Bit 2 of signal ARSIZE_S5_xhdl188 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4638:10:4638:25|Bit 0 of signal ARLEN_S5_xhdl187 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4638:10:4638:25|Bit 1 of signal ARLEN_S5_xhdl187 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4638:10:4638:25|Bit 2 of signal ARLEN_S5_xhdl187 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4638:10:4638:25|Bit 3 of signal ARLEN_S5_xhdl187 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4634:10:4634:24|Bit 0 of signal ARID_S5_xhdl185 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4634:10:4634:24|Bit 1 of signal ARID_S5_xhdl185 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4634:10:4634:24|Bit 2 of signal ARID_S5_xhdl185 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4634:10:4634:24|Bit 3 of signal ARID_S5_xhdl185 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4634:10:4634:24|Bit 4 of signal ARID_S5_xhdl185 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4634:10:4634:24|Bit 5 of signal ARID_S5_xhdl185 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4633:10:4633:26|Signal BREADY_S5_xhdl184 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4632:10:4632:26|Signal WVALID_S5_xhdl183 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4631:10:4631:25|Signal WLAST_S5_xhdl182 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4629:10:4629:25|Bit 0 of signal WSTRB_S5_xhdl181 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4629:10:4629:25|Bit 1 of signal WSTRB_S5_xhdl181 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4629:10:4629:25|Bit 2 of signal WSTRB_S5_xhdl181 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4629:10:4629:25|Bit 3 of signal WSTRB_S5_xhdl181 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4629:10:4629:25|Bit 4 of signal WSTRB_S5_xhdl181 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4629:10:4629:25|Bit 5 of signal WSTRB_S5_xhdl181 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4629:10:4629:25|Bit 6 of signal WSTRB_S5_xhdl181 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4629:10:4629:25|Bit 7 of signal WSTRB_S5_xhdl181 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4625:10:4625:23|Bit 0 of signal WID_S5_xhdl179 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4625:10:4625:23|Bit 1 of signal WID_S5_xhdl179 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4625:10:4625:23|Bit 2 of signal WID_S5_xhdl179 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4625:10:4625:23|Bit 3 of signal WID_S5_xhdl179 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4625:10:4625:23|Bit 4 of signal WID_S5_xhdl179 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4625:10:4625:23|Bit 5 of signal WID_S5_xhdl179 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4624:10:4624:27|Signal AWVALID_S5_xhdl178 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4623:10:4623:26|Bit 0 of signal AWPROT_S5_xhdl177 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4623:10:4623:26|Bit 1 of signal AWPROT_S5_xhdl177 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4623:10:4623:26|Bit 2 of signal AWPROT_S5_xhdl177 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4622:10:4622:27|Bit 0 of signal AWCACHE_S5_xhdl176 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4622:10:4622:27|Bit 1 of signal AWCACHE_S5_xhdl176 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4622:10:4622:27|Bit 2 of signal AWCACHE_S5_xhdl176 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4622:10:4622:27|Bit 3 of signal AWCACHE_S5_xhdl176 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4621:10:4621:26|Bit 0 of signal AWLOCK_S5_xhdl175 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4621:10:4621:26|Bit 1 of signal AWLOCK_S5_xhdl175 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4620:10:4620:27|Bit 0 of signal AWBURST_S5_xhdl174 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4620:10:4620:27|Bit 1 of signal AWBURST_S5_xhdl174 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4619:10:4619:26|Bit 0 of signal AWSIZE_S5_xhdl173 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4619:10:4619:26|Bit 1 of signal AWSIZE_S5_xhdl173 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4619:10:4619:26|Bit 2 of signal AWSIZE_S5_xhdl173 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4618:10:4618:25|Bit 0 of signal AWLEN_S5_xhdl172 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4618:10:4618:25|Bit 1 of signal AWLEN_S5_xhdl172 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4618:10:4618:25|Bit 2 of signal AWLEN_S5_xhdl172 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4618:10:4618:25|Bit 3 of signal AWLEN_S5_xhdl172 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4614:10:4614:24|Bit 0 of signal AWID_S5_xhdl170 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4614:10:4614:24|Bit 1 of signal AWID_S5_xhdl170 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4614:10:4614:24|Bit 2 of signal AWID_S5_xhdl170 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4614:10:4614:24|Bit 3 of signal AWID_S5_xhdl170 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4614:10:4614:24|Bit 4 of signal AWID_S5_xhdl170 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4614:10:4614:24|Bit 5 of signal AWID_S5_xhdl170 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4613:10:4613:26|Signal RREADY_S4_xhdl169 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4612:10:4612:27|Signal ARVALID_S4_xhdl168 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4611:10:4611:26|Bit 0 of signal ARPROT_S4_xhdl167 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4611:10:4611:26|Bit 1 of signal ARPROT_S4_xhdl167 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4611:10:4611:26|Bit 2 of signal ARPROT_S4_xhdl167 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4610:10:4610:27|Bit 0 of signal ARCACHE_S4_xhdl166 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4610:10:4610:27|Bit 1 of signal ARCACHE_S4_xhdl166 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4610:10:4610:27|Bit 2 of signal ARCACHE_S4_xhdl166 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4610:10:4610:27|Bit 3 of signal ARCACHE_S4_xhdl166 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4609:10:4609:26|Bit 0 of signal ARLOCK_S4_xhdl165 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4609:10:4609:26|Bit 1 of signal ARLOCK_S4_xhdl165 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4608:10:4608:27|Bit 0 of signal ARBURST_S4_xhdl164 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4608:10:4608:27|Bit 1 of signal ARBURST_S4_xhdl164 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4607:10:4607:26|Bit 0 of signal ARSIZE_S4_xhdl163 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4607:10:4607:26|Bit 1 of signal ARSIZE_S4_xhdl163 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4607:10:4607:26|Bit 2 of signal ARSIZE_S4_xhdl163 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4606:10:4606:25|Bit 0 of signal ARLEN_S4_xhdl162 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4606:10:4606:25|Bit 1 of signal ARLEN_S4_xhdl162 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4606:10:4606:25|Bit 2 of signal ARLEN_S4_xhdl162 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4606:10:4606:25|Bit 3 of signal ARLEN_S4_xhdl162 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4602:10:4602:24|Bit 0 of signal ARID_S4_xhdl160 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4602:10:4602:24|Bit 1 of signal ARID_S4_xhdl160 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4602:10:4602:24|Bit 2 of signal ARID_S4_xhdl160 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4602:10:4602:24|Bit 3 of signal ARID_S4_xhdl160 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4602:10:4602:24|Bit 4 of signal ARID_S4_xhdl160 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4602:10:4602:24|Bit 5 of signal ARID_S4_xhdl160 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4601:10:4601:26|Signal BREADY_S4_xhdl159 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4600:10:4600:26|Signal WVALID_S4_xhdl158 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4599:10:4599:25|Signal WLAST_S4_xhdl157 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4597:10:4597:25|Bit 0 of signal WSTRB_S4_xhdl156 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4597:10:4597:25|Bit 1 of signal WSTRB_S4_xhdl156 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4597:10:4597:25|Bit 2 of signal WSTRB_S4_xhdl156 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4597:10:4597:25|Bit 3 of signal WSTRB_S4_xhdl156 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4597:10:4597:25|Bit 4 of signal WSTRB_S4_xhdl156 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4597:10:4597:25|Bit 5 of signal WSTRB_S4_xhdl156 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4597:10:4597:25|Bit 6 of signal WSTRB_S4_xhdl156 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4597:10:4597:25|Bit 7 of signal WSTRB_S4_xhdl156 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4593:10:4593:23|Bit 0 of signal WID_S4_xhdl154 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4593:10:4593:23|Bit 1 of signal WID_S4_xhdl154 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4593:10:4593:23|Bit 2 of signal WID_S4_xhdl154 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4593:10:4593:23|Bit 3 of signal WID_S4_xhdl154 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4593:10:4593:23|Bit 4 of signal WID_S4_xhdl154 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4593:10:4593:23|Bit 5 of signal WID_S4_xhdl154 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4592:10:4592:27|Signal AWVALID_S4_xhdl153 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4591:10:4591:26|Bit 0 of signal AWPROT_S4_xhdl152 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4591:10:4591:26|Bit 1 of signal AWPROT_S4_xhdl152 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4591:10:4591:26|Bit 2 of signal AWPROT_S4_xhdl152 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4590:10:4590:27|Bit 0 of signal AWCACHE_S4_xhdl151 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4590:10:4590:27|Bit 1 of signal AWCACHE_S4_xhdl151 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4590:10:4590:27|Bit 2 of signal AWCACHE_S4_xhdl151 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4590:10:4590:27|Bit 3 of signal AWCACHE_S4_xhdl151 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4589:10:4589:26|Bit 0 of signal AWLOCK_S4_xhdl150 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4589:10:4589:26|Bit 1 of signal AWLOCK_S4_xhdl150 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4588:10:4588:27|Bit 0 of signal AWBURST_S4_xhdl149 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4588:10:4588:27|Bit 1 of signal AWBURST_S4_xhdl149 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4587:10:4587:26|Bit 0 of signal AWSIZE_S4_xhdl148 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4587:10:4587:26|Bit 1 of signal AWSIZE_S4_xhdl148 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4587:10:4587:26|Bit 2 of signal AWSIZE_S4_xhdl148 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4586:10:4586:25|Bit 0 of signal AWLEN_S4_xhdl147 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4586:10:4586:25|Bit 1 of signal AWLEN_S4_xhdl147 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4586:10:4586:25|Bit 2 of signal AWLEN_S4_xhdl147 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4586:10:4586:25|Bit 3 of signal AWLEN_S4_xhdl147 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4582:10:4582:24|Bit 0 of signal AWID_S4_xhdl145 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4582:10:4582:24|Bit 1 of signal AWID_S4_xhdl145 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4582:10:4582:24|Bit 2 of signal AWID_S4_xhdl145 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4582:10:4582:24|Bit 3 of signal AWID_S4_xhdl145 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4582:10:4582:24|Bit 4 of signal AWID_S4_xhdl145 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4582:10:4582:24|Bit 5 of signal AWID_S4_xhdl145 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4581:10:4581:26|Signal RREADY_S3_xhdl144 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4580:10:4580:27|Signal ARVALID_S3_xhdl143 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4579:10:4579:26|Bit 0 of signal ARPROT_S3_xhdl142 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4579:10:4579:26|Bit 1 of signal ARPROT_S3_xhdl142 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4579:10:4579:26|Bit 2 of signal ARPROT_S3_xhdl142 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4578:10:4578:27|Bit 0 of signal ARCACHE_S3_xhdl141 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4578:10:4578:27|Bit 1 of signal ARCACHE_S3_xhdl141 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4578:10:4578:27|Bit 2 of signal ARCACHE_S3_xhdl141 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4578:10:4578:27|Bit 3 of signal ARCACHE_S3_xhdl141 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4577:10:4577:26|Bit 0 of signal ARLOCK_S3_xhdl140 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4577:10:4577:26|Bit 1 of signal ARLOCK_S3_xhdl140 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4576:10:4576:27|Bit 0 of signal ARBURST_S3_xhdl139 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4576:10:4576:27|Bit 1 of signal ARBURST_S3_xhdl139 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4575:10:4575:26|Bit 0 of signal ARSIZE_S3_xhdl138 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4575:10:4575:26|Bit 1 of signal ARSIZE_S3_xhdl138 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4575:10:4575:26|Bit 2 of signal ARSIZE_S3_xhdl138 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4574:10:4574:25|Bit 0 of signal ARLEN_S3_xhdl137 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4574:10:4574:25|Bit 1 of signal ARLEN_S3_xhdl137 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4574:10:4574:25|Bit 2 of signal ARLEN_S3_xhdl137 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4574:10:4574:25|Bit 3 of signal ARLEN_S3_xhdl137 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4570:10:4570:24|Bit 0 of signal ARID_S3_xhdl135 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4570:10:4570:24|Bit 1 of signal ARID_S3_xhdl135 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4570:10:4570:24|Bit 2 of signal ARID_S3_xhdl135 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4570:10:4570:24|Bit 3 of signal ARID_S3_xhdl135 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4570:10:4570:24|Bit 4 of signal ARID_S3_xhdl135 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4570:10:4570:24|Bit 5 of signal ARID_S3_xhdl135 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4569:10:4569:26|Signal BREADY_S3_xhdl134 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4568:10:4568:26|Signal WVALID_S3_xhdl133 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4567:10:4567:25|Signal WLAST_S3_xhdl132 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4565:10:4565:25|Bit 0 of signal WSTRB_S3_xhdl131 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4565:10:4565:25|Bit 1 of signal WSTRB_S3_xhdl131 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4565:10:4565:25|Bit 2 of signal WSTRB_S3_xhdl131 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4565:10:4565:25|Bit 3 of signal WSTRB_S3_xhdl131 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4565:10:4565:25|Bit 4 of signal WSTRB_S3_xhdl131 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4565:10:4565:25|Bit 5 of signal WSTRB_S3_xhdl131 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4565:10:4565:25|Bit 6 of signal WSTRB_S3_xhdl131 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4565:10:4565:25|Bit 7 of signal WSTRB_S3_xhdl131 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4561:10:4561:23|Bit 0 of signal WID_S3_xhdl129 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4561:10:4561:23|Bit 1 of signal WID_S3_xhdl129 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4561:10:4561:23|Bit 2 of signal WID_S3_xhdl129 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4561:10:4561:23|Bit 3 of signal WID_S3_xhdl129 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4561:10:4561:23|Bit 4 of signal WID_S3_xhdl129 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4561:10:4561:23|Bit 5 of signal WID_S3_xhdl129 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4560:10:4560:27|Signal AWVALID_S3_xhdl128 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4559:10:4559:26|Bit 0 of signal AWPROT_S3_xhdl127 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4559:10:4559:26|Bit 1 of signal AWPROT_S3_xhdl127 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4559:10:4559:26|Bit 2 of signal AWPROT_S3_xhdl127 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4558:10:4558:27|Bit 0 of signal AWCACHE_S3_xhdl126 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4558:10:4558:27|Bit 1 of signal AWCACHE_S3_xhdl126 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4558:10:4558:27|Bit 2 of signal AWCACHE_S3_xhdl126 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4558:10:4558:27|Bit 3 of signal AWCACHE_S3_xhdl126 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4557:10:4557:26|Bit 0 of signal AWLOCK_S3_xhdl125 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4557:10:4557:26|Bit 1 of signal AWLOCK_S3_xhdl125 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4556:10:4556:27|Bit 0 of signal AWBURST_S3_xhdl124 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4556:10:4556:27|Bit 1 of signal AWBURST_S3_xhdl124 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4555:10:4555:26|Bit 0 of signal AWSIZE_S3_xhdl123 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4555:10:4555:26|Bit 1 of signal AWSIZE_S3_xhdl123 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4555:10:4555:26|Bit 2 of signal AWSIZE_S3_xhdl123 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4554:10:4554:25|Bit 0 of signal AWLEN_S3_xhdl122 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4554:10:4554:25|Bit 1 of signal AWLEN_S3_xhdl122 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4554:10:4554:25|Bit 2 of signal AWLEN_S3_xhdl122 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4554:10:4554:25|Bit 3 of signal AWLEN_S3_xhdl122 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4550:10:4550:24|Bit 0 of signal AWID_S3_xhdl120 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4550:10:4550:24|Bit 1 of signal AWID_S3_xhdl120 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4550:10:4550:24|Bit 2 of signal AWID_S3_xhdl120 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4550:10:4550:24|Bit 3 of signal AWID_S3_xhdl120 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4550:10:4550:24|Bit 4 of signal AWID_S3_xhdl120 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4550:10:4550:24|Bit 5 of signal AWID_S3_xhdl120 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4549:10:4549:26|Signal RREADY_S2_xhdl119 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4548:10:4548:27|Signal ARVALID_S2_xhdl118 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4547:10:4547:26|Bit 0 of signal ARPROT_S2_xhdl117 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4547:10:4547:26|Bit 1 of signal ARPROT_S2_xhdl117 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4547:10:4547:26|Bit 2 of signal ARPROT_S2_xhdl117 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4546:10:4546:27|Bit 0 of signal ARCACHE_S2_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4546:10:4546:27|Bit 1 of signal ARCACHE_S2_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4546:10:4546:27|Bit 2 of signal ARCACHE_S2_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4546:10:4546:27|Bit 3 of signal ARCACHE_S2_xhdl116 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4545:10:4545:26|Bit 0 of signal ARLOCK_S2_xhdl115 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4545:10:4545:26|Bit 1 of signal ARLOCK_S2_xhdl115 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4544:10:4544:27|Bit 0 of signal ARBURST_S2_xhdl114 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4544:10:4544:27|Bit 1 of signal ARBURST_S2_xhdl114 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4543:10:4543:26|Bit 0 of signal ARSIZE_S2_xhdl113 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4543:10:4543:26|Bit 1 of signal ARSIZE_S2_xhdl113 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4543:10:4543:26|Bit 2 of signal ARSIZE_S2_xhdl113 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4542:10:4542:25|Bit 0 of signal ARLEN_S2_xhdl112 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4542:10:4542:25|Bit 1 of signal ARLEN_S2_xhdl112 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4542:10:4542:25|Bit 2 of signal ARLEN_S2_xhdl112 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4542:10:4542:25|Bit 3 of signal ARLEN_S2_xhdl112 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4538:10:4538:24|Bit 0 of signal ARID_S2_xhdl110 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4538:10:4538:24|Bit 1 of signal ARID_S2_xhdl110 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4538:10:4538:24|Bit 2 of signal ARID_S2_xhdl110 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4538:10:4538:24|Bit 3 of signal ARID_S2_xhdl110 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4538:10:4538:24|Bit 4 of signal ARID_S2_xhdl110 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4538:10:4538:24|Bit 5 of signal ARID_S2_xhdl110 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4537:10:4537:26|Signal BREADY_S2_xhdl109 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4536:10:4536:26|Signal WVALID_S2_xhdl108 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4535:10:4535:25|Signal WLAST_S2_xhdl107 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4533:10:4533:25|Bit 0 of signal WSTRB_S2_xhdl106 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4533:10:4533:25|Bit 1 of signal WSTRB_S2_xhdl106 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4533:10:4533:25|Bit 2 of signal WSTRB_S2_xhdl106 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4533:10:4533:25|Bit 3 of signal WSTRB_S2_xhdl106 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4533:10:4533:25|Bit 4 of signal WSTRB_S2_xhdl106 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4533:10:4533:25|Bit 5 of signal WSTRB_S2_xhdl106 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4533:10:4533:25|Bit 6 of signal WSTRB_S2_xhdl106 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4533:10:4533:25|Bit 7 of signal WSTRB_S2_xhdl106 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4529:10:4529:23|Bit 0 of signal WID_S2_xhdl104 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4529:10:4529:23|Bit 1 of signal WID_S2_xhdl104 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4529:10:4529:23|Bit 2 of signal WID_S2_xhdl104 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4529:10:4529:23|Bit 3 of signal WID_S2_xhdl104 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4529:10:4529:23|Bit 4 of signal WID_S2_xhdl104 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4529:10:4529:23|Bit 5 of signal WID_S2_xhdl104 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4528:10:4528:27|Signal AWVALID_S2_xhdl103 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4527:10:4527:26|Bit 0 of signal AWPROT_S2_xhdl102 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4527:10:4527:26|Bit 1 of signal AWPROT_S2_xhdl102 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4527:10:4527:26|Bit 2 of signal AWPROT_S2_xhdl102 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4526:10:4526:27|Bit 0 of signal AWCACHE_S2_xhdl101 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4526:10:4526:27|Bit 1 of signal AWCACHE_S2_xhdl101 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4526:10:4526:27|Bit 2 of signal AWCACHE_S2_xhdl101 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4526:10:4526:27|Bit 3 of signal AWCACHE_S2_xhdl101 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4525:10:4525:26|Bit 0 of signal AWLOCK_S2_xhdl100 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4525:10:4525:26|Bit 1 of signal AWLOCK_S2_xhdl100 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4524:10:4524:26|Bit 0 of signal AWBURST_S2_xhdl99 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4524:10:4524:26|Bit 1 of signal AWBURST_S2_xhdl99 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4523:10:4523:25|Bit 0 of signal AWSIZE_S2_xhdl98 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4523:10:4523:25|Bit 1 of signal AWSIZE_S2_xhdl98 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4523:10:4523:25|Bit 2 of signal AWSIZE_S2_xhdl98 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4522:10:4522:24|Bit 0 of signal AWLEN_S2_xhdl97 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4522:10:4522:24|Bit 1 of signal AWLEN_S2_xhdl97 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4522:10:4522:24|Bit 2 of signal AWLEN_S2_xhdl97 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4522:10:4522:24|Bit 3 of signal AWLEN_S2_xhdl97 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4518:10:4518:23|Bit 0 of signal AWID_S2_xhdl95 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4518:10:4518:23|Bit 1 of signal AWID_S2_xhdl95 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4518:10:4518:23|Bit 2 of signal AWID_S2_xhdl95 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4518:10:4518:23|Bit 3 of signal AWID_S2_xhdl95 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4518:10:4518:23|Bit 4 of signal AWID_S2_xhdl95 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4518:10:4518:23|Bit 5 of signal AWID_S2_xhdl95 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4517:10:4517:25|Signal RREADY_S1_xhdl94 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4516:10:4516:26|Signal ARVALID_S1_xhdl93 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4515:10:4515:25|Bit 0 of signal ARPROT_S1_xhdl92 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4515:10:4515:25|Bit 1 of signal ARPROT_S1_xhdl92 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4515:10:4515:25|Bit 2 of signal ARPROT_S1_xhdl92 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4514:10:4514:26|Bit 0 of signal ARCACHE_S1_xhdl91 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4514:10:4514:26|Bit 1 of signal ARCACHE_S1_xhdl91 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4514:10:4514:26|Bit 2 of signal ARCACHE_S1_xhdl91 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4514:10:4514:26|Bit 3 of signal ARCACHE_S1_xhdl91 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4513:10:4513:25|Bit 0 of signal ARLOCK_S1_xhdl90 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4513:10:4513:25|Bit 1 of signal ARLOCK_S1_xhdl90 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4512:10:4512:26|Bit 0 of signal ARBURST_S1_xhdl89 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4512:10:4512:26|Bit 1 of signal ARBURST_S1_xhdl89 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4511:10:4511:25|Bit 0 of signal ARSIZE_S1_xhdl88 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4511:10:4511:25|Bit 1 of signal ARSIZE_S1_xhdl88 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4511:10:4511:25|Bit 2 of signal ARSIZE_S1_xhdl88 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4510:10:4510:24|Bit 0 of signal ARLEN_S1_xhdl87 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4510:10:4510:24|Bit 1 of signal ARLEN_S1_xhdl87 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4510:10:4510:24|Bit 2 of signal ARLEN_S1_xhdl87 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4510:10:4510:24|Bit 3 of signal ARLEN_S1_xhdl87 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4506:10:4506:23|Bit 0 of signal ARID_S1_xhdl85 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4506:10:4506:23|Bit 1 of signal ARID_S1_xhdl85 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4506:10:4506:23|Bit 2 of signal ARID_S1_xhdl85 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4506:10:4506:23|Bit 3 of signal ARID_S1_xhdl85 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4506:10:4506:23|Bit 4 of signal ARID_S1_xhdl85 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4506:10:4506:23|Bit 5 of signal ARID_S1_xhdl85 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4505:10:4505:25|Signal BREADY_S1_xhdl84 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4504:10:4504:25|Signal WVALID_S1_xhdl83 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4503:10:4503:24|Signal WLAST_S1_xhdl82 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4501:10:4501:24|Bit 0 of signal WSTRB_S1_xhdl81 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4501:10:4501:24|Bit 1 of signal WSTRB_S1_xhdl81 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4501:10:4501:24|Bit 2 of signal WSTRB_S1_xhdl81 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4501:10:4501:24|Bit 3 of signal WSTRB_S1_xhdl81 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4501:10:4501:24|Bit 4 of signal WSTRB_S1_xhdl81 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4501:10:4501:24|Bit 5 of signal WSTRB_S1_xhdl81 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4501:10:4501:24|Bit 6 of signal WSTRB_S1_xhdl81 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4501:10:4501:24|Bit 7 of signal WSTRB_S1_xhdl81 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4497:10:4497:22|Bit 0 of signal WID_S1_xhdl79 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4497:10:4497:22|Bit 1 of signal WID_S1_xhdl79 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4497:10:4497:22|Bit 2 of signal WID_S1_xhdl79 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4497:10:4497:22|Bit 3 of signal WID_S1_xhdl79 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4497:10:4497:22|Bit 4 of signal WID_S1_xhdl79 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4497:10:4497:22|Bit 5 of signal WID_S1_xhdl79 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4496:10:4496:26|Signal AWVALID_S1_xhdl78 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4495:10:4495:25|Bit 0 of signal AWPROT_S1_xhdl77 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4495:10:4495:25|Bit 1 of signal AWPROT_S1_xhdl77 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4495:10:4495:25|Bit 2 of signal AWPROT_S1_xhdl77 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4494:10:4494:26|Bit 0 of signal AWCACHE_S1_xhdl76 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4494:10:4494:26|Bit 1 of signal AWCACHE_S1_xhdl76 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4494:10:4494:26|Bit 2 of signal AWCACHE_S1_xhdl76 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4494:10:4494:26|Bit 3 of signal AWCACHE_S1_xhdl76 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4493:10:4493:25|Bit 0 of signal AWLOCK_S1_xhdl75 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4493:10:4493:25|Bit 1 of signal AWLOCK_S1_xhdl75 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4492:10:4492:26|Bit 0 of signal AWBURST_S1_xhdl74 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4492:10:4492:26|Bit 1 of signal AWBURST_S1_xhdl74 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4491:10:4491:25|Bit 0 of signal AWSIZE_S1_xhdl73 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4491:10:4491:25|Bit 1 of signal AWSIZE_S1_xhdl73 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4491:10:4491:25|Bit 2 of signal AWSIZE_S1_xhdl73 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4490:10:4490:24|Bit 0 of signal AWLEN_S1_xhdl72 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4490:10:4490:24|Bit 1 of signal AWLEN_S1_xhdl72 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4490:10:4490:24|Bit 2 of signal AWLEN_S1_xhdl72 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4490:10:4490:24|Bit 3 of signal AWLEN_S1_xhdl72 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4486:10:4486:23|Bit 0 of signal AWID_S1_xhdl70 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4486:10:4486:23|Bit 1 of signal AWID_S1_xhdl70 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4486:10:4486:23|Bit 2 of signal AWID_S1_xhdl70 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4486:10:4486:23|Bit 3 of signal AWID_S1_xhdl70 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4486:10:4486:23|Bit 4 of signal AWID_S1_xhdl70 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4486:10:4486:23|Bit 5 of signal AWID_S1_xhdl70 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4453:10:4453:25|Signal RVALID_M3_xhdl44 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4452:10:4452:24|Signal RLAST_M3_xhdl43 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4451:10:4451:24|Bit 0 of signal RRESP_M3_xhdl42 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4451:10:4451:24|Bit 1 of signal RRESP_M3_xhdl42 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4448:10:4448:22|Bit 0 of signal RID_M3_xhdl40 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4448:10:4448:22|Bit 1 of signal RID_M3_xhdl40 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4448:10:4448:22|Bit 2 of signal RID_M3_xhdl40 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4448:10:4448:22|Bit 3 of signal RID_M3_xhdl40 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4447:10:4447:26|Signal ARREADY_M3_xhdl39 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4446:10:4446:25|Signal BVALID_M3_xhdl38 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4445:10:4445:24|Bit 0 of signal BRESP_M3_xhdl37 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4445:10:4445:24|Bit 1 of signal BRESP_M3_xhdl37 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4444:10:4444:22|Bit 0 of signal BID_M3_xhdl36 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4444:10:4444:22|Bit 1 of signal BID_M3_xhdl36 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4444:10:4444:22|Bit 2 of signal BID_M3_xhdl36 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4444:10:4444:22|Bit 3 of signal BID_M3_xhdl36 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4443:10:4443:25|Signal WREADY_M3_xhdl35 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4442:10:4442:26|Signal AWREADY_M3_xhdl34 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4441:10:4441:25|Signal RVALID_M2_xhdl33 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4440:10:4440:24|Signal RLAST_M2_xhdl32 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4439:10:4439:24|Bit 0 of signal RRESP_M2_xhdl31 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4439:10:4439:24|Bit 1 of signal RRESP_M2_xhdl31 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4436:10:4436:22|Bit 0 of signal RID_M2_xhdl29 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4436:10:4436:22|Bit 1 of signal RID_M2_xhdl29 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4436:10:4436:22|Bit 2 of signal RID_M2_xhdl29 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4436:10:4436:22|Bit 3 of signal RID_M2_xhdl29 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4435:10:4435:26|Signal ARREADY_M2_xhdl28 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4434:10:4434:25|Signal BVALID_M2_xhdl27 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4433:10:4433:24|Bit 0 of signal BRESP_M2_xhdl26 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4433:10:4433:24|Bit 1 of signal BRESP_M2_xhdl26 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4432:10:4432:22|Bit 0 of signal BID_M2_xhdl25 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4432:10:4432:22|Bit 1 of signal BID_M2_xhdl25 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4432:10:4432:22|Bit 2 of signal BID_M2_xhdl25 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4432:10:4432:22|Bit 3 of signal BID_M2_xhdl25 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4431:10:4431:25|Signal WREADY_M2_xhdl24 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4430:10:4430:26|Signal AWREADY_M2_xhdl23 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4429:10:4429:25|Signal RVALID_M1_xhdl22 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4428:10:4428:24|Signal RLAST_M1_xhdl21 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4427:10:4427:24|Bit 0 of signal RRESP_M1_xhdl20 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4427:10:4427:24|Bit 1 of signal RRESP_M1_xhdl20 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4424:10:4424:22|Bit 0 of signal RID_M1_xhdl18 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4424:10:4424:22|Bit 1 of signal RID_M1_xhdl18 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4424:10:4424:22|Bit 2 of signal RID_M1_xhdl18 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4424:10:4424:22|Bit 3 of signal RID_M1_xhdl18 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4423:10:4423:26|Signal ARREADY_M1_xhdl17 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4422:10:4422:25|Signal BVALID_M1_xhdl16 is floating; a simulation mismatch is possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4421:10:4421:24|Bit 0 of signal BRESP_M1_xhdl15 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4421:10:4421:24|Bit 1 of signal BRESP_M1_xhdl15 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4420:10:4420:22|Bit 0 of signal BID_M1_xhdl14 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4420:10:4420:22|Bit 1 of signal BID_M1_xhdl14 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4420:10:4420:22|Bit 2 of signal BID_M1_xhdl14 is floating -- simulation mismatch possible.
@W: CL252 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4420:10:4420:22|Bit 3 of signal BID_M1_xhdl14 is floating -- simulation mismatch possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4419:10:4419:25|Signal WREADY_M1_xhdl13 is floating; a simulation mismatch is possible.
@W: CL240 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":4418:10:4418:26|Signal AWREADY_M1_xhdl12 is floating; a simulation mismatch is possible.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAHBLTOAXI_0\rtl\vhdl\core\CoreAHBLtoAXI.vhd":31:7:31:42|Synthesizing work.top_sb_coreahbltoaxi_0_coreahbltoaxi.translated.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_reset_sync.vhd":33:7:33:32|Synthesizing work.coreahbltoaxi_reset_synchx.translated.
Post processing for work.coreahbltoaxi_reset_synchx.translated
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":33:7:33:35|Synthesizing work.coreahbltoaxi_rdchannelfifohx.translated.
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 32 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 33 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 34 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 35 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 36 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 37 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 38 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 39 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 40 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 41 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 42 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 43 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 44 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 45 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 46 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 47 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 48 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 49 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 50 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 51 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 52 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 53 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 54 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 55 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 56 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 57 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 58 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 59 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 60 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 61 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 62 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@W: CD796 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_RDCHANNELFIFO.vhd":167:10:167:17|Bit 63 of signal rddata_c is undriven. Possible simulation mismatch as initial value or default value is ignored. To avoid simulation mismatches, explicitly drive this bit. 
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd":33:7:33:30|Synthesizing work.coreahbltoaxi_rdch_ramhx.translated.
Post processing for work.coreahbltoaxi_rdch_ramhx.translated
@N: CL134 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd":84:10:84:13|Found RAM mem1, depth=16, width=32
Post processing for work.coreahbltoaxi_rdchannelfifohx.translated
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":33:7:33:38|Synthesizing work.coreahbltoaxi_axiaccesscontrolhx.translated.
@N: CD604 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":562:9:564:18|OTHERS clause is not synthesized.
@N: CD364 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":642:30:642:38|Removing redundant assignment.
@N: CD604 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":756:12:756:26|OTHERS clause is not synthesized.
@N: CD604 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1258:27:1258:41|OTHERS clause is not synthesized.
@N: CD604 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1275:27:1275:41|OTHERS clause is not synthesized.
@N: CD604 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1295:24:1295:38|OTHERS clause is not synthesized.
@N: CD604 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1625:9:1625:23|OTHERS clause is not synthesized.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":333:10:333:31|Signal axi_burst_length_ahb32 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":334:10:334:31|Signal axi_burst_length_ahb64 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":335:10:335:33|Signal axiwr_burst_length_ahb32 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":336:10:336:33|Signal axiwr_burst_length_ahb64 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.coreahbltoaxi_axiaccesscontrolhx.translated
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1169:6:1169:7|Pruning unused register burstcount_reg_r_3(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1154:6:1154:7|Pruning unused register axi_wr_data_lat_2(63 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1154:6:1154:7|Pruning unused register wvalid_clr_r_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1154:6:1154:7|Pruning unused register WREADY_reg_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":820:6:820:7|Pruning unused register HTRANS_sync_3(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":820:6:820:7|Pruning unused register HREADY_sync_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":820:6:820:7|Pruning unused register HSEL_sync_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":766:6:766:7|Pruning unused register wrstb_count_5(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":573:6:573:7|Pruning unused register burstcount_dec_r_3. Make sure that there are no unused intermediate registers.
@W: CL271 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":786:6:786:7|Pruning unused bits 31 to 0 of axi_wr_data_d_3(63 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd":34:7:34:29|Synthesizing work.synchronizer_axitoahbhx.translated.
@N: CD364 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd":86:12:86:25|Removing redundant assignment.
@N: CD364 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AXItoAHB.vhd":122:12:122:25|Removing redundant assignment.
Post processing for work.synchronizer_axitoahbhx.translated
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\Synchronizer_AHBtoAXI.vhd":33:7:33:29|Synthesizing work.synchronizer_ahbtoaxihx.translated.
Post processing for work.synchronizer_ahbtoaxihx.translated
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd":32:7:32:35|Synthesizing work.coreahbltoaxi_wrchannelfifohx.translated.
@N: CD364 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_WRCHANNELFIFO.vhd":294:12:294:17|Removing redundant assignment.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd":34:7:34:30|Synthesizing work.coreahbltoaxi_wrch_ramhx.translated.
Post processing for work.coreahbltoaxi_wrch_ramhx.translated
@N: CL134 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd":87:10:87:13|Found RAM mem2, depth=16, width=32
@N: CL134 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd":86:10:86:13|Found RAM mem1, depth=16, width=32
Post processing for work.coreahbltoaxi_wrchannelfifohx.translated
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":32:7:32:38|Synthesizing work.coreahbltoaxi_ahbaccesscontrolhx.translated.
@N: CD604 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":864:9:866:18|OTHERS clause is not synthesized.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":471:45:471:54|Signal rd_data_d1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":475:54:475:67|Signal set_idle_cyc_r in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":479:3:479:8|Signal htrans in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":152:10:152:20|Signal temp_xhdl22 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":153:10:153:20|Signal temp_xhdl23 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":154:10:154:20|Signal temp_xhdl24 is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":155:10:155:20|Signal temp_xhdl25 is undriven. Either assign the signal a value or remove the signal declaration.
Post processing for work.coreahbltoaxi_ahbaccesscontrolhx.translated
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":998:6:998:7|Pruning unused register RD_DATA_d2_3(31 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":325:6:325:7|Pruning unused register set_idle_cyc_r_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":254:6:254:7|Pruning unused register valid_ahbcmd_r_3. Make sure that there are no unused intermediate registers.
@W: CL177 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":254:6:254:7|Sharing sequential element latchahbcmd_r. Add a syn_preserve attribute to the element to prevent sharing.
Post processing for work.top_sb_coreahbltoaxi_0_coreahbltoaxi.translated
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":27:7:27:17|Synthesizing coreahblite_lib.coreahblite.coreahblite_arch.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":25:7:25:28|Synthesizing coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":24:7:24:28|Synthesizing coreahblite_lib.coreahblite_slavestage.trans.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":22:7:22:30|Synthesizing coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch.
@N: CD604 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":391:12:391:25|OTHERS clause is not synthesized.
Post processing for coreahblite_lib.coreahblite_slavearbiter.coreahblite_slavearbiter_arch
Post processing for coreahblite_lib.coreahblite_slavestage.trans
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":339:8:339:17|Signal sdataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":340:8:340:13|Signal shresp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":341:8:341:16|Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":341:20:341:31|Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":342:8:342:16|Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":342:20:342:31|Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:8:343:16|Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:20:343:31|Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:8:344:16|Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:20:344:31|Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:8:345:16|Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:20:345:31|Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:8:346:16|Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:20:346:31|Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:8:347:16|Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:20:347:31|Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:8:348:16|Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:20:348:31|Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:8:349:16|Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:20:349:31|Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:8:350:16|Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:20:350:31|Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":351:8:351:17|Signal hrdata_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":351:20:351:32|Signal hreadyout_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:8:352:17|Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:20:352:32|Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":353:8:353:17|Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":353:20:353:32|Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:8:354:17|Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:20:354:32|Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:8:355:17|Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:20:355:32|Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:8:356:17|Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:20:356:32|Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:8:357:17|Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:20:357:32|Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":637:12:637:25|OTHERS clause is not synthesized.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":22:7:22:32|Synthesizing coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch.
@N: CD604 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":63:12:63:25|OTHERS clause is not synthesized.
Post processing for coreahblite_lib.coreahblite_defaultslavesm.coreahblite_defaultslavesm_arch
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@W: CL177 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":644:8:644:9|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":24:7:24:29|Synthesizing coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":341:8:341:16|Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":341:20:341:31|Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":342:8:342:16|Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":342:20:342:31|Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:8:343:16|Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:20:343:31|Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:8:344:16|Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:20:344:31|Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:8:345:16|Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:20:345:31|Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:8:346:16|Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:20:346:31|Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:8:347:16|Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:20:347:31|Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:8:348:16|Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:20:348:31|Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:8:349:16|Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:20:349:31|Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:8:350:16|Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:20:350:31|Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:8:352:17|Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:20:352:32|Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":353:8:353:17|Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":353:20:353:32|Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:8:354:17|Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:20:354:32|Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:8:355:17|Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:20:355:32|Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:8:356:17|Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:20:356:32|Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:8:357:17|Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:20:357:32|Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@N: CD604 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":637:12:637:25|OTHERS clause is not synthesized.
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_addrdec.vhd":50:7:50:25|Synthesizing coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch.
Post processing for coreahblite_lib.coreahblite_addrdec.coreahblite_addrdec_arch
Post processing for coreahblite_lib.coreahblite_masterstage.coreahblite_masterstage_arch
@W: CL177 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":644:8:644:9|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
Post processing for coreahblite_lib.coreahblite_matrix4x16.coreahblite_matrix4x16_arch
Post processing for coreahblite_lib.coreahblite.coreahblite_arch
@N: CD630 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\CCC_0\top_sb_CCC_0_FCCC.vhd":8:7:8:23|Synthesizing work.top_sb_ccc_0_fccc.def_arch.
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":794:10:794:12|Synthesizing smartfusion2.ccc.syn_black_box.
Post processing for smartfusion2.ccc.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":576:10:576:12|Synthesizing smartfusion2.gnd.syn_black_box.
Post processing for smartfusion2.gnd.syn_black_box
@N: CD630 :"C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\generic\smartfusion2.vhd":582:10:582:12|Synthesizing smartfusion2.vcc.syn_black_box.
Post processing for smartfusion2.vcc.syn_black_box
Post processing for work.top_sb_ccc_0_fccc.def_arch
Post processing for work.top_sb.rtl
Post processing for work.top.rtl
@W: CL246 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":45:8:45:17|Input port bits 16 to 11 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":45:8:45:17|Input port bits 9 to 0 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:13|Input port bits 16 to 11 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:13|Input port bits 9 to 0 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":55:8:55:16|Input HRDATA_S0 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":56:8:56:19|Input HREADYOUT_S0 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":57:8:57:16|Input HRDATA_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":58:8:58:19|Input HREADYOUT_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":77:8:77:17|Input HRDATA_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":78:8:78:20|Input HREADYOUT_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S16 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S16 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":45:8:45:17|Input SDATAREADY is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:13|Input SHRESP is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":55:8:55:16|Input HRDATA_S0 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":56:8:56:19|Input HREADYOUT_S0 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":57:8:57:16|Input HRDATA_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":58:8:58:19|Input HREADYOUT_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":59:8:59:16|Input HRDATA_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":60:8:60:19|Input HREADYOUT_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":61:8:61:16|Input HRDATA_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":62:8:62:19|Input HREADYOUT_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":63:8:63:16|Input HRDATA_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":64:8:64:19|Input HREADYOUT_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":65:8:65:16|Input HRDATA_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":66:8:66:19|Input HREADYOUT_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":67:8:67:16|Input HRDATA_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":68:8:68:19|Input HREADYOUT_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":69:8:69:16|Input HRDATA_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":70:8:70:19|Input HREADYOUT_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":71:8:71:16|Input HRDATA_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":72:8:72:19|Input HREADYOUT_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":73:8:73:16|Input HRDATA_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":74:8:74:19|Input HREADYOUT_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":75:8:75:17|Input HRDATA_S10 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":76:8:76:20|Input HREADYOUT_S10 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":77:8:77:17|Input HRDATA_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":78:8:78:20|Input HREADYOUT_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":79:8:79:17|Input HRDATA_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":80:8:80:20|Input HREADYOUT_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":81:8:81:17|Input HRDATA_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":82:8:82:20|Input HREADYOUT_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":83:8:83:17|Input HRDATA_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":84:8:84:20|Input HREADYOUT_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":85:8:85:17|Input HRDATA_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":86:8:86:20|Input HREADYOUT_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":87:8:87:17|Input HRDATA_S16 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":88:8:88:20|Input HREADYOUT_S16 is unused.
@N: CL201 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Trying to extract state machine for register arbRegSMCurrentState.
Extracted state machine for register arbRegSMCurrentState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":54:8:54:16|Input HWDATA_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":63:8:63:16|Input HWDATA_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":72:8:72:16|Input HWDATA_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":76:8:76:16|Input HRDATA_S0 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":77:8:77:19|Input HREADYOUT_S0 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":78:8:78:15|Input HRESP_S0 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":87:8:87:16|Input HRDATA_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":88:8:88:19|Input HREADYOUT_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":89:8:89:15|Input HRESP_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":98:8:98:16|Input HRDATA_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":99:8:99:19|Input HREADYOUT_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":100:8:100:15|Input HRESP_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":109:8:109:16|Input HRDATA_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":110:8:110:19|Input HREADYOUT_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":111:8:111:15|Input HRESP_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":120:8:120:16|Input HRDATA_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":121:8:121:19|Input HREADYOUT_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":122:8:122:15|Input HRESP_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":131:8:131:16|Input HRDATA_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":132:8:132:19|Input HREADYOUT_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":133:8:133:15|Input HRESP_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":142:8:142:16|Input HRDATA_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":143:8:143:19|Input HREADYOUT_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":144:8:144:15|Input HRESP_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":153:8:153:16|Input HRDATA_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":154:8:154:19|Input HREADYOUT_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":155:8:155:15|Input HRESP_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":164:8:164:16|Input HRDATA_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":165:8:165:19|Input HREADYOUT_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":166:8:166:15|Input HRESP_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":175:8:175:16|Input HRDATA_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":176:8:176:19|Input HREADYOUT_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":177:8:177:15|Input HRESP_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":197:8:197:17|Input HRDATA_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":198:8:198:20|Input HREADYOUT_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":199:8:199:16|Input HRESP_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":208:8:208:17|Input HRDATA_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":209:8:209:20|Input HREADYOUT_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":210:8:210:16|Input HRESP_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":219:8:219:17|Input HRDATA_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":220:8:220:20|Input HREADYOUT_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":221:8:221:16|Input HRESP_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":230:8:230:17|Input HRDATA_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":231:8:231:20|Input HREADYOUT_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":232:8:232:16|Input HRESP_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":241:8:241:17|Input HRDATA_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":242:8:242:20|Input HREADYOUT_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":243:8:243:16|Input HRESP_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":252:8:252:17|Input HRDATA_S16 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":253:8:253:20|Input HREADYOUT_S16 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":254:8:254:16|Input HRESP_S16 is unused.
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":124:0:124:8|Input port bit 0 of htrans_m0(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":135:0:135:8|Input port bit 0 of htrans_m1(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":146:0:146:8|Input port bit 0 of htrans_m2(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":157:0:157:8|Input port bit 0 of htrans_m3(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":167:0:167:7|Input port bit 1 of hresp_s0(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":180:0:180:7|Input port bit 1 of hresp_s1(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":193:0:193:7|Input port bit 1 of hresp_s2(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":206:0:206:7|Input port bit 1 of hresp_s3(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":219:0:219:7|Input port bit 1 of hresp_s4(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":232:0:232:7|Input port bit 1 of hresp_s5(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":245:0:245:7|Input port bit 1 of hresp_s6(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":258:0:258:7|Input port bit 1 of hresp_s7(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":271:0:271:7|Input port bit 1 of hresp_s8(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":284:0:284:7|Input port bit 1 of hresp_s9(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":297:0:297:8|Input port bit 1 of hresp_s10(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":310:0:310:8|Input port bit 1 of hresp_s11(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":323:0:323:8|Input port bit 1 of hresp_s12(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":336:0:336:8|Input port bit 1 of hresp_s13(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":349:0:349:8|Input port bit 1 of hresp_s14(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":362:0:362:8|Input port bit 1 of hresp_s15(1 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":375:0:375:8|Input port bit 1 of hresp_s16(1 downto 0) is unused 
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":127:0:127:8|Input HBURST_M0 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":128:0:128:7|Input HPROT_M0 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":138:0:138:8|Input HBURST_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":139:0:139:7|Input HPROT_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":149:0:149:8|Input HBURST_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":150:0:150:7|Input HPROT_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":160:0:160:8|Input HBURST_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":161:0:161:7|Input HPROT_M3 is unused.
@W: CL177 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":325:6:325:7|Sharing sequential element burst_count_valid_xhdl11. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AHBAccessControl.vhd":459:6:459:7|Trying to extract state machine for register current_state.
Extracted state machine for register current_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd":54:6:54:8|Input Re1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd":55:6:55:8|Input Re2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_wrch_ram.vhd":57:6:57:11|Input Rempty is unused.
@N: CL201 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1680:6:1680:7|Trying to extract state machine for register axi_current_state.
Extracted state machine for register axi_current_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL201 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":588:6:588:7|Trying to extract state machine for register axi_wstrb.
Extracted state machine for register axi_wstrb
State machine has 26 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000110
   00001000
   00001100
   00001111
   00010000
   00011000
   00011110
   00100000
   00110000
   00111100
   01000000
   01100000
   01111000
   10000000
   11000000
   11100000
   11110000
   11111000
   11111100
   11111110
   11111111
@W: CL260 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":1634:6:1634:7|Pruning register bit 3 of swap_rd_data_byte(3 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":50:6:50:9|Input HSEL is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":53:6:53:11|Input HREADY is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":54:6:54:11|Input HTRANS is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":63:6:63:19|Input rdch_fifo_full is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":64:6:64:20|Input wrch_fifo_empty is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":87:6:87:8|Input BID is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":99:6:99:8|Input RID is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_AXIAccessControl.vhd":101:6:101:10|Input RRESP is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAHBLTOAXI\2.1.101\rtl\vhdl\core\CoreAHBLtoAXI_rdch_ram.vhd":54:6:54:11|Input Rempty is unused.
@W: CL246 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_feedthrough.vhd":223:6:223:11|Input port bits 5 to 4 of bid_s0(5 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_feedthrough.vhd":243:6:243:11|Input port bits 5 to 4 of rid_s0(5 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_feedthrough.vhd":147:6:147:9|Input ACLK is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\COREAXI\3.1.100\rtl\vhdl\core\axi_feedthrough.vhd":148:6:148:12|Input ARESETN is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":196:6:196:12|Input AWID_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":197:6:197:14|Input AWADDR_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":198:6:198:13|Input AWLEN_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":199:6:199:14|Input AWSIZE_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":200:6:200:15|Input AWBURST_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":201:6:201:14|Input AWLOCK_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":202:6:202:15|Input AWCACHE_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":203:6:203:14|Input AWPROT_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":204:6:204:15|Input AWVALID_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":208:6:208:11|Input WID_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":209:6:209:13|Input WDATA_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":210:6:210:13|Input WSTRB_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":212:6:212:13|Input WLAST_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":213:6:213:14|Input WVALID_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":220:6:220:14|Input BREADY_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":223:6:223:12|Input ARID_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":224:6:224:14|Input ARADDR_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":225:6:225:13|Input ARLEN_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":226:6:226:14|Input ARSIZE_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":227:6:227:15|Input ARBURST_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":228:6:228:14|Input ARLOCK_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":229:6:229:15|Input ARCACHE_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":230:6:230:14|Input ARPROT_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":231:6:231:15|Input ARVALID_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":240:6:240:14|Input RREADY_M1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":244:6:244:12|Input AWID_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":245:6:245:14|Input AWADDR_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":246:6:246:13|Input AWLEN_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":247:6:247:14|Input AWSIZE_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":248:6:248:15|Input AWBURST_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":249:6:249:14|Input AWLOCK_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":250:6:250:15|Input AWCACHE_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":251:6:251:14|Input AWPROT_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":252:6:252:15|Input AWVALID_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":256:6:256:11|Input WID_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":257:6:257:13|Input WDATA_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":258:6:258:13|Input WSTRB_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":260:6:260:13|Input WLAST_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":261:6:261:14|Input WVALID_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":268:6:268:14|Input BREADY_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":271:6:271:12|Input ARID_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":272:6:272:14|Input ARADDR_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":273:6:273:13|Input ARLEN_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":274:6:274:14|Input ARSIZE_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":275:6:275:15|Input ARBURST_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":276:6:276:14|Input ARLOCK_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":277:6:277:15|Input ARCACHE_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":278:6:278:14|Input ARPROT_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":279:6:279:15|Input ARVALID_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":288:6:288:14|Input RREADY_M2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":292:6:292:12|Input AWID_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":293:6:293:14|Input AWADDR_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":294:6:294:13|Input AWLEN_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":295:6:295:14|Input AWSIZE_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":296:6:296:15|Input AWBURST_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":297:6:297:14|Input AWLOCK_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":298:6:298:15|Input AWCACHE_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":299:6:299:14|Input AWPROT_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":300:6:300:15|Input AWVALID_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":304:6:304:11|Input WID_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":305:6:305:13|Input WDATA_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":306:6:306:13|Input WSTRB_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":308:6:308:13|Input WLAST_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":309:6:309:14|Input WVALID_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":316:6:316:14|Input BREADY_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":319:6:319:12|Input ARID_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":320:6:320:14|Input ARADDR_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":321:6:321:13|Input ARLEN_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":322:6:322:14|Input ARSIZE_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":323:6:323:15|Input ARBURST_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":324:6:324:14|Input ARLOCK_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":325:6:325:15|Input ARCACHE_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":326:6:326:14|Input ARPROT_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":327:6:327:15|Input ARVALID_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":336:6:336:14|Input RREADY_M3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":397:6:397:15|Input AWREADY_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":406:6:406:14|Input WREADY_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":409:6:409:11|Input BID_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":410:6:410:13|Input BRESP_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":411:6:411:14|Input BVALID_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":424:6:424:15|Input ARREADY_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":427:6:427:11|Input RID_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":428:6:428:13|Input RDATA_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":429:6:429:13|Input RRESP_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":430:6:430:13|Input RLAST_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":431:6:431:14|Input RVALID_S1 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":445:6:445:15|Input AWREADY_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":454:6:454:14|Input WREADY_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":457:6:457:11|Input BID_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":458:6:458:13|Input BRESP_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":459:6:459:14|Input BVALID_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":472:6:472:15|Input ARREADY_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":475:6:475:11|Input RID_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":476:6:476:13|Input RDATA_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":477:6:477:13|Input RRESP_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":478:6:478:13|Input RLAST_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":479:6:479:14|Input RVALID_S2 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":493:6:493:15|Input AWREADY_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":502:6:502:14|Input WREADY_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":505:6:505:11|Input BID_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":506:6:506:13|Input BRESP_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":507:6:507:14|Input BVALID_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":520:6:520:15|Input ARREADY_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":523:6:523:11|Input RID_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":524:6:524:13|Input RDATA_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":525:6:525:13|Input RRESP_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":526:6:526:13|Input RLAST_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":527:6:527:14|Input RVALID_S3 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":541:6:541:15|Input AWREADY_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":550:6:550:14|Input WREADY_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":553:6:553:11|Input BID_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":554:6:554:13|Input BRESP_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":555:6:555:14|Input BVALID_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":568:6:568:15|Input ARREADY_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":571:6:571:11|Input RID_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":572:6:572:13|Input RDATA_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":573:6:573:13|Input RRESP_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":574:6:574:13|Input RLAST_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":575:6:575:14|Input RVALID_S4 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":589:6:589:15|Input AWREADY_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":598:6:598:14|Input WREADY_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":601:6:601:11|Input BID_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":602:6:602:13|Input BRESP_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":603:6:603:14|Input BVALID_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":616:6:616:15|Input ARREADY_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":619:6:619:11|Input RID_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":620:6:620:13|Input RDATA_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":621:6:621:13|Input RRESP_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":622:6:622:13|Input RLAST_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":623:6:623:14|Input RVALID_S5 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":637:6:637:15|Input AWREADY_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":646:6:646:14|Input WREADY_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":649:6:649:11|Input BID_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":650:6:650:13|Input BRESP_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":651:6:651:14|Input BVALID_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":664:6:664:15|Input ARREADY_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":667:6:667:11|Input RID_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":668:6:668:13|Input RDATA_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":669:6:669:13|Input RRESP_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":670:6:670:13|Input RLAST_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":671:6:671:14|Input RVALID_S6 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":685:6:685:15|Input AWREADY_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":694:6:694:14|Input WREADY_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":697:6:697:11|Input BID_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":698:6:698:13|Input BRESP_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":699:6:699:14|Input BVALID_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":712:6:712:15|Input ARREADY_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":715:6:715:11|Input RID_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":716:6:716:13|Input RDATA_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":717:6:717:13|Input RRESP_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":718:6:718:13|Input RLAST_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":719:6:719:14|Input RVALID_S7 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":733:6:733:15|Input AWREADY_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":742:6:742:14|Input WREADY_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":745:6:745:11|Input BID_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":746:6:746:13|Input BRESP_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":747:6:747:14|Input BVALID_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":760:6:760:15|Input ARREADY_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":763:6:763:11|Input RID_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":764:6:764:13|Input RDATA_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":765:6:765:13|Input RRESP_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":766:6:766:13|Input RLAST_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":767:6:767:14|Input RVALID_S8 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":781:6:781:15|Input AWREADY_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":790:6:790:14|Input WREADY_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":793:6:793:11|Input BID_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":794:6:794:13|Input BRESP_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":795:6:795:14|Input BVALID_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":808:6:808:15|Input ARREADY_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":811:6:811:11|Input RID_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":812:6:812:13|Input RDATA_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":813:6:813:13|Input RRESP_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":814:6:814:13|Input RLAST_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":815:6:815:14|Input RVALID_S9 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":829:6:829:16|Input AWREADY_S10 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":838:6:838:15|Input WREADY_S10 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":841:6:841:12|Input BID_S10 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":842:6:842:14|Input BRESP_S10 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":843:6:843:15|Input BVALID_S10 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":856:6:856:16|Input ARREADY_S10 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":859:6:859:12|Input RID_S10 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":860:6:860:14|Input RDATA_S10 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":861:6:861:14|Input RRESP_S10 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":862:6:862:14|Input RLAST_S10 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":863:6:863:15|Input RVALID_S10 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":877:6:877:16|Input AWREADY_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":886:6:886:15|Input WREADY_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":889:6:889:12|Input BID_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":890:6:890:14|Input BRESP_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":891:6:891:15|Input BVALID_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":904:6:904:16|Input ARREADY_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":907:6:907:12|Input RID_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":908:6:908:14|Input RDATA_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":909:6:909:14|Input RRESP_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":910:6:910:14|Input RLAST_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":911:6:911:15|Input RVALID_S11 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":925:6:925:16|Input AWREADY_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":934:6:934:15|Input WREADY_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":937:6:937:12|Input BID_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":938:6:938:14|Input BRESP_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":939:6:939:15|Input BVALID_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":952:6:952:16|Input ARREADY_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":955:6:955:12|Input RID_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":956:6:956:14|Input RDATA_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":957:6:957:14|Input RRESP_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":958:6:958:14|Input RLAST_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":959:6:959:15|Input RVALID_S12 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":973:6:973:16|Input AWREADY_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":982:6:982:15|Input WREADY_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":985:6:985:12|Input BID_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":986:6:986:14|Input BRESP_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":987:6:987:15|Input BVALID_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1000:6:1000:16|Input ARREADY_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1003:6:1003:12|Input RID_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1004:6:1004:14|Input RDATA_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1005:6:1005:14|Input RRESP_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1006:6:1006:14|Input RLAST_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1007:6:1007:15|Input RVALID_S13 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1021:6:1021:16|Input AWREADY_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1030:6:1030:15|Input WREADY_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1033:6:1033:12|Input BID_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1034:6:1034:14|Input BRESP_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1035:6:1035:15|Input BVALID_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1048:6:1048:16|Input ARREADY_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1051:6:1051:12|Input RID_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1052:6:1052:14|Input RDATA_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1053:6:1053:14|Input RRESP_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1054:6:1054:14|Input RLAST_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1055:6:1055:15|Input RVALID_S14 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1069:6:1069:16|Input AWREADY_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1078:6:1078:15|Input WREADY_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1081:6:1081:12|Input BID_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1082:6:1082:14|Input BRESP_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1083:6:1083:15|Input BVALID_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1096:6:1096:16|Input ARREADY_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1099:6:1099:12|Input RID_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1100:6:1100:14|Input RDATA_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1101:6:1101:14|Input RRESP_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1102:6:1102:14|Input RLAST_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1103:6:1103:15|Input RVALID_S15 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1117:6:1117:16|Input AWREADY_S16 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1126:6:1126:15|Input WREADY_S16 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1129:6:1129:12|Input BID_S16 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1130:6:1130:14|Input BRESP_S16 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1131:6:1131:15|Input BVALID_S16 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1144:6:1144:16|Input ARREADY_S16 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1147:6:1147:12|Input RID_S16 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1148:6:1148:14|Input RDATA_S16 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1149:6:1149:14|Input RRESP_S16 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1150:6:1150:14|Input RLAST_S16 is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\COREAXI_0\rtl\vhdl\core\coreaxi.vhd":1151:6:1151:15|Input RVALID_S16 is unused.
@W: CL177 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.
@N: CL201 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Trying to extract state machine for register sdif3_state.
Extracted state machine for register sdif3_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Trying to extract state machine for register sdif2_state.
Extracted state machine for register sdif2_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Trying to extract state machine for register sdif1_state.
Extracted state machine for register sdif1_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Trying to extract state machine for register sdif0_state.
Extracted state machine for register sdif0_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011
@N: CL201 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Trying to extract state machine for register sm0_state.
Extracted state machine for register sm0_state
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":96:4:96:12|Input CLK_LTSSM is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":123:4:123:12|Input FPLL_LOCK is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":126:4:126:18|Input SDIF0_SPLL_LOCK is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":135:4:135:18|Input SDIF1_SPLL_LOCK is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":139:4:139:18|Input SDIF2_SPLL_LOCK is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":143:4:143:18|Input SDIF3_SPLL_LOCK is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":157:4:157:13|Input SDIF0_PSEL is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":158:4:158:15|Input SDIF0_PWRITE is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":159:4:159:15|Input SDIF0_PRDATA is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":160:4:160:13|Input SDIF1_PSEL is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":161:4:161:15|Input SDIF1_PWRITE is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":162:4:162:15|Input SDIF1_PRDATA is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":163:4:163:13|Input SDIF2_PSEL is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":164:4:164:15|Input SDIF2_PWRITE is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":165:4:165:15|Input SDIF2_PRDATA is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":166:4:166:13|Input SDIF3_PSEL is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":167:4:167:15|Input SDIF3_PWRITE is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":168:4:168:15|Input SDIF3_PRDATA is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":174:4:174:21|Input SOFT_EXT_RESET_OUT is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":175:4:175:17|Input SOFT_RESET_F2M is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":176:4:176:16|Input SOFT_M3_RESET is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":177:4:177:33|Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":178:4:178:23|Input SOFT_FDDR_CORE_RESET is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":179:4:179:23|Input SOFT_SDIF0_PHY_RESET is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":180:4:180:24|Input SOFT_SDIF0_CORE_RESET is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":181:4:181:23|Input SOFT_SDIF1_PHY_RESET is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":182:4:182:24|Input SOFT_SDIF1_CORE_RESET is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":183:4:183:23|Input SOFT_SDIF2_PHY_RESET is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":184:4:184:24|Input SOFT_SDIF2_CORE_RESET is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":185:4:185:23|Input SOFT_SDIF3_PHY_RESET is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":186:4:186:24|Input SOFT_SDIF3_CORE_RESET is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":190:4:190:26|Input SOFT_SDIF0_0_CORE_RESET is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd":191:4:191:26|Input SOFT_SDIF0_1_CORE_RESET is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\work\top_sb\FABOSC_0\top_sb_FABOSC_0_OSC.vhd":10:10:10:12|Input XTL is unused.
@W: CL169 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Pruning unused register psa(10). Make sure that there are no unused intermediate registers.
@W: CL246 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":37:10:37:14|Input port bits 30 to 29 of raddr(30 downto 0) are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":56:10:56:16|Input cl_half is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\fastsdram.vhd":58:10:58:11|Input ds is unused.
@N: CL201 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1277:6:1277:7|Trying to extract state machine for register axi_state.
Extracted state machine for register axi_state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":94:6:94:11|Input port bit 0 of awaddr(31 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":96:6:96:11|Input port bit 2 of awsize(2 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":129:6:129:11|Input port bit 0 of araddr(31 downto 0) is unused 
@W: CL247 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":131:6:131:11|Input port bit 2 of arsize(2 downto 0) is unused 
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":113:6:113:11|Input AWLOCK is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":118:6:118:8|Input WID is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":121:6:121:10|Input WLAST is unused.
@N: CL159 :"B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\component\Actel\DirectCore\CORESDR_AXI\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":133:6:133:11|Input ARLOCK is unused.

At c_vhdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 165MB peak: 175MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime

Process completed successfully.
# Wed Oct 18 19:25:58 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 84MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 18 19:25:59 2017

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime

Process completed successfully.
# Wed Oct 18 19:25:59 2017

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 117R, built Nov 17 2016
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 96MB peak: 97MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Oct 18 19:26:01 2017

###########################################################]
Pre-mapping Report

# Wed Oct 18 19:26:02 2017

Synopsys Generic Technology Pre-mapping, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\designer\top\synthesis.fdc
@L: B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\synthesis\top_scck.rpt 
Printing clock  summary report in "B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\synthesis\top_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 145MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 145MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 145MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 145MB)

@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5322:4:5322:16|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_16 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5268:4:5268:16|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_15 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5214:4:5214:16|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_14 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5160:4:5160:16|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_13 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":5106:4:5106:16|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_12 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4944:4:4944:15|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_9 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4890:4:4890:15|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_8 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4836:4:4836:15|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_7 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4782:4:4782:15|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_6 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4728:4:4728:15|Removing user instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_5 because it is equivalent to instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_11. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance top_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance top_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance top_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance top_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance top_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance top_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance top_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance top_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":703:8:703:9|Sequential instance top_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":719:8:719:9|Sequential instance top_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":735:8:735:9|Sequential instance top_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":751:8:751:9|Sequential instance top_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.
@N: BN115 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":277:4:277:17|Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_1(coreahblite_addrdec_arch) because it does not drive other instances.
@N: BN115 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":658:4:658:19|Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_1_0(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N: BN115 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":277:4:277:17|Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_2(coreahblite_addrdec_arch) because it does not drive other instances.
@N: BN115 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":658:4:658:19|Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_1_1(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N: BN115 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":277:4:277:17|Removing instance address_decode (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_ADDRDEC_1_1_0_3(coreahblite_addrdec_arch) because it does not drive other instances.
@N: BN115 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":658:4:658:19|Removing instance default_slave_sm (in view: coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch)) of type view:coreahblite_lib.COREAHBLITE_DEFAULTSLAVESM_1_2(coreahblite_defaultslavesm_arch) because it does not drive other instances.
@N: BN115 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4238:4:4238:16|Removing instance masterstage_1 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_3(coreahblite_masterstage_arch) because it does not drive other instances.
@N: BN115 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4311:4:4311:16|Removing instance masterstage_2 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_2(coreahblite_masterstage_arch) because it does not drive other instances.
@N: BN115 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4384:4:4384:16|Removing instance masterstage_3 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_MASTERSTAGE_1_1_0_0_1(coreahblite_masterstage_arch) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":786:6:786:7|Removing sequential instance axi_wr_data_d[63:32] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance HSEL_d_xhdl12 (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance HREADY_d_xhdl15 (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":1011:4:1011:5|Removing sequential instance w_valid_d (in view: coresdr_axi_lib.fastsdram(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1343:6:1343:7|Removing sequential instance aburst_reg[0] (in view: coresdr_axi_lib.CORESDR_AXI(trans)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr.vhd":272:8:272:9|Removing sequential instance D_REQ (in view: coresdr_axi_lib.CORESDR(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN115 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_matrix4x16.vhd":4458:4:4458:15|Removing instance slavestage_0 (in view: coreahblite_lib.COREAHBLITE_MATRIX4X16(coreahblite_matrix4x16_arch)) of type view:coreahblite_lib.COREAHBLITE_SLAVESTAGE_1(trans) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance INIT_DONE_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HSEL_undef_d (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HREADY_undef_d (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1134:8:1134:9|Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1193:8:1193:9|Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1252:8:1252:9|Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1311:8:1311:9|Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1059:8:1059:9|Removing sequential instance sm0_state[0:6] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1169:6:1169:7|Removing sequential instance wvalid_set_r1 (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":922:8:922:9|Removing sequential instance CONFIG2_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance masterDataInProg[3:0] (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_1(trans)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":803:8:803:9|Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":814:8:814:9|Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":825:8:825:9|Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":836:8:836:9|Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Removing sequential instance sdif3_spll_lock_q2 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":908:8:908:9|Removing sequential instance CONFIG1_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif3_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif2_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif1_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":922:8:922:9|Removing sequential instance CONFIG2_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":137:4:137:16|Removing instance slave_arbiter (in view: coreahblite_lib.COREAHBLITE_SLAVESTAGE_1(trans)) of type view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":803:8:803:9|Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":814:8:814:9|Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":825:8:825:9|Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":836:8:836:9|Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":936:8:936:9|Removing sequential instance sdif3_spll_lock_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":908:8:908:9|Removing sequential instance CONFIG1_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance HMASTLOCK_sync (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif0_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance ddr_settled_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif3_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif2_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif1_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance release_sdif0_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1544:8:1544:9|Removing sequential instance ddr_settled_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1495:8:1495:9|Removing sequential instance release_sdif3_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1471:8:1471:9|Removing sequential instance release_sdif2_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1447:8:1447:9|Removing sequential instance release_sdif1_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1423:8:1423:9|Removing sequential instance release_sdif0_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":1519:8:1519:9|Removing sequential instance ddr_settled (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance HMASTLOCK_d_xhdl19 (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":770:8:770:9|Removing sequential instance sm0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance sdif3_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance sdif2_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance sdif1_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_0(coreahblite_slavearbiter_arch)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":861:8:861:9|Removing sequential instance sdif0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":770:8:770:9|Removing sequential instance sm0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":850:8:850:9|Removing sequential instance sm0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":894:8:894:9|Removing sequential instance sdif3_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":883:8:883:9|Removing sequential instance sdif2_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":872:8:872:9|Removing sequential instance sdif1_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HMASTLOCK_undef_d (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":861:8:861:9|Removing sequential instance sdif0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreresetp\7.1.100\rtl\vhdl\core\coreresetp.vhd":850:8:850:9|Removing sequential instance sm0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"b:\svn\customers\arrow\sf2000\smfsdram\component\work\top_sb\top_sb.vhd":3265:0:3265:7|Removing instance FABOSC_0 (in view: work.top_sb(rtl)) of type view:work.top_sb_FABOSC_0_OSC(def_arch) because it does not drive other instances.
@W: BN114 :"b:\svn\customers\arrow\sf2000\smfsdram\component\work\top_sb\fabosc_0\top_sb_fabosc_0_osc.vhd":52:4:52:19|Removing instance I_RCOSC_25_50MHZ (in view: work.top_sb_FABOSC_0_OSC(def_arch)) of black box view:work.RCOSC_25_50MHZ(def_arch) because it does not drive other instances.
syn_allowed_resources : blockrams=21  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 162MB)



Clock Summary
*****************

Start                                        Requested     Requested     Clock        Clock                   Clock
Clock                                        Frequency     Period        Type         Group                   Load 
-------------------------------------------------------------------------------------------------------------------
top_sb_CCC_0_FCCC|GL2_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     1912 
===================================================================================================================

@W: MT530 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_defaultslavesm.vhd":70:8:70:9|Found inferred clock top_sb_CCC_0_FCCC|GL2_net_inferred_clock which controls 1912 sequential elements including top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.default_slave_sm.defSlaveSMCurrentState. This clock has no specified timing constraint which may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\synthesis\top.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 162MB)

Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
Encoding state machine current_state[0:7] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
Encoding state machine axi_current_state[0:5] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine axi_wstrb[0:25] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated))
original code -> new code
   00000000 -> 00000000000000000000000001
   00000001 -> 00000000000000000000000010
   00000010 -> 00000000000000000000000100
   00000011 -> 00000000000000000000001000
   00000100 -> 00000000000000000000010000
   00000110 -> 00000000000000000000100000
   00001000 -> 00000000000000000001000000
   00001100 -> 00000000000000000010000000
   00001111 -> 00000000000000000100000000
   00010000 -> 00000000000000001000000000
   00011000 -> 00000000000000010000000000
   00011110 -> 00000000000000100000000000
   00100000 -> 00000000000001000000000000
   00110000 -> 00000000000010000000000000
   00111100 -> 00000000000100000000000000
   01000000 -> 00000000001000000000000000
   01100000 -> 00000000010000000000000000
   01111000 -> 00000000100000000000000000
   10000000 -> 00000001000000000000000000
   11000000 -> 00000010000000000000000000
   11100000 -> 00000100000000000000000000
   11110000 -> 00001000000000000000000000
   11111000 -> 00010000000000000000000000
   11111100 -> 00100000000000000000000000
   11111110 -> 01000000000000000000000000
   11111111 -> 10000000000000000000000000
Encoding state machine axi_state[0:9] (in view: coresdr_axi_lib.CORESDR_AXI(trans))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":349:4:349:5|Removing sequential instance pcable_shift[2] (in view: coresdr_axi_lib.openbank_0(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":349:4:349:5|Removing sequential instance pcable_shift[2] (in view: coresdr_axi_lib.openbank_1(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":349:4:349:5|Removing sequential instance pcable_shift[2] (in view: coresdr_axi_lib.openbank_2(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":349:4:349:5|Removing sequential instance pcable_shift[2] (in view: coresdr_axi_lib.openbank_3(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance HSIZE_sync[2] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1634:6:1634:7|Removing sequential instance swap_rd_data_byte[0] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1634:6:1634:7|Removing sequential instance swap_rd_data_byte[1] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1114:6:1114:7|Removing sequential instance burst_count_r_sync[0] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance HTRANS_d_xhdl16[0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 165MB peak: 167MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 71MB peak: 167MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Oct 18 19:26:03 2017

###########################################################]
Map & Optimize Report

# Wed Oct 18 19:26:04 2017

Synopsys Generic Technology Mapper, Version map201609actrcp1, Build 005R, Built Jan 25 2017 01:01:33
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09M-2

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 147MB)

@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_reset_sync.vhd":59:6:59:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_RST_H.reset_sync_2 because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_RST_A.reset_sync_2. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_reset_sync.vhd":59:6:59:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_RST_H.reset_sync_1 because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_RST_A.reset_sync_1. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found

@W: FA239 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_3(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_3(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM .delname. (in view: coresdr_axi_lib.openbank_3(rtl)) with 0 words by 6 bits.
@W: FA239 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_2(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM .delname. (in view: coresdr_axi_lib.openbank_2(rtl)) with 0 words by 6 bits.
@W: FA239 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_1(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_1(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM .delname. (in view: coresdr_axi_lib.openbank_1(rtl)) with 0 words by 6 bits.
@W: FA239 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_0(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|ROM ras_shift_8[5:0] (in view: coresdr_axi_lib.openbank_0(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":394:12:394:15|Found ROM .delname. (in view: coresdr_axi_lib.openbank_0(rtl)) with 0 words by 6 bits.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":307:6:307:7|Removing sequential instance count[1:0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 147MB)

@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.regHSIZE[2] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":305:8:305:9|Register bit CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[16] (in view view:work.top_sb(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine arbRegSMCurrentState[0:15] (in view: coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch))
original code -> new code
   0000 -> 0000000000000001
   0001 -> 0000000000000010
   0010 -> 0000000000000100
   0011 -> 0000000000001000
   0100 -> 0000000000010000
   0101 -> 0000000000100000
   0110 -> 0000000001000000
   0111 -> 0000000010000000
   1000 -> 0000000100000000
   1001 -> 0000001000000000
   1010 -> 0000010000000000
   1011 -> 0000100000000000
   1100 -> 0001000000000000
   1101 -> 0010000000000000
   1110 -> 0100000000000000
   1111 -> 1000000000000000
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[3] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[7] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Register bit arbRegSMCurrentState[11] (in view view:coreahblite_lib.COREAHBLITE_SLAVEARBITER_1(coreahblite_slavearbiter_arch)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine current_state[0:7] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated))
original code -> new code
   000 -> 00000001
   001 -> 00000010
   010 -> 00000100
   011 -> 00001000
   100 -> 00010000
   101 -> 00100000
   110 -> 01000000
   111 -> 10000000
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance HTRANS_d_xhdl16[0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HTRANS_undef_d[0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Register bit burst_count_r_xhdl10[3] (in view view:work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Register bit burst_count_r_xhdl10[2] (in view view:work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Register bit burst_count_r_xhdl10[1] (in view view:work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HWRITE_undef_d (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HTRANS_undef_d[1] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HSIZE_undef_d[0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HSIZE_undef_d[1] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HSIZE_undef_d[2] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[0] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[1] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[2] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[3] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[4] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[5] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[6] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[7] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[8] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[9] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[10] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[11] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[12] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[13] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[14] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[15] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[16] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[17] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[18] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[19] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[20] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[21] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[22] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[23] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[24] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[25] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[26] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[27] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[28] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[29] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[30] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":942:6:942:7|Removing sequential instance HADDR_undef_d[31] (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":254:6:254:7|Removing sequential instance latchahbcmd_undef_r (in view: work.CoreAHBLtoAXI_AHBAccessControlHX(translated)) because it does not drive other instances.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Removing instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_count_r_xhdl10[0] because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HWRITE_d_xhdl14. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX403 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":87:10:87:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem2[63:32] with specified coding style. Inferring block RAM.
@W: FX107 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":87:10:87:13|RAM U_WRCH_RAM.mem2[63:32] (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: FX403 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":86:10:86:13|Property "block_ram" or "no_rw_check" found for RAM U_WRCH_RAM.mem1[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrch_ram.vhd":86:10:86:13|RAM U_WRCH_RAM.mem1[31:0] (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrchannelfifo.vhd":358:57:359:50|Found 31 by 31 bit equality operator ('==') un13_writefull (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX(translated))
@N: MF179 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_wrchannelfifo.vhd":348:44:348:66|Found 33 by 33 bit equality operator ('==') Gen_Empty\.fifo_empty_xhdl3 (in view: work.CoreAHBLtoAXI_WRCHANNELFIFOHX(translated))
Encoding state machine axi_current_state[0:5] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated))
original code -> new code
   000 -> 000001
   001 -> 000010
   010 -> 000100
   011 -> 001000
   100 -> 010000
   101 -> 100000
Encoding state machine axi_wstrb[0:25] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated))
original code -> new code
   00000000 -> 00000000000000000000000001
   00000001 -> 00000000000000000000000010
   00000010 -> 00000000000000000000000100
   00000011 -> 00000000000000000000001000
   00000100 -> 00000000000000000000010000
   00000110 -> 00000000000000000000100000
   00001000 -> 00000000000000000001000000
   00001100 -> 00000000000000000010000000
   00001111 -> 00000000000000000100000000
   00010000 -> 00000000000000001000000000
   00011000 -> 00000000000000010000000000
   00011110 -> 00000000000000100000000000
   00100000 -> 00000000000001000000000000
   00110000 -> 00000000000010000000000000
   00111100 -> 00000000000100000000000000
   01000000 -> 00000000001000000000000000
   01100000 -> 00000000010000000000000000
   01111000 -> 00000000100000000000000000
   10000000 -> 00000001000000000000000000
   11000000 -> 00000010000000000000000000
   11100000 -> 00000100000000000000000000
   11110000 -> 00001000000000000000000000
   11111000 -> 00010000000000000000000000
   11111100 -> 00100000000000000000000000
   11111110 -> 01000000000000000000000000
   11111111 -> 10000000000000000000000000
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance HSIZE_sync[2] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1634:6:1634:7|Removing sequential instance swap_rd_data_byte[0] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1634:6:1634:7|Removing sequential instance swap_rd_data_byte[1] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1114:6:1114:7|Removing sequential instance burst_count_r_sync[0] (in view: work.CoreAHBLtoAXI_AXIAccessControlHX(translated)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1388:6:1388:7|Register bit latch_wr_resp[1] (in view view:work.CoreAHBLtoAXI_AXIAccessControlHX(translated)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: FX403 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdch_ram.vhd":84:10:84:13|Property "block_ram" or "no_rw_check" found for RAM U_RDCH_RAM.mem1[31:0] with specified coding style. Inferring block RAM.
@W: FX107 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdch_ram.vhd":84:10:84:13|RAM U_RDCH_RAM.mem1[31:0] (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX(translated)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
@N: MF179 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdchannelfifo.vhd":313:57:314:50|Found 31 by 31 bit equality operator ('==') un13_writefull (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX(translated))
@N: MF179 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_rdchannelfifo.vhd":303:44:303:66|Found 33 by 33 bit equality operator ('==') Gen_Empty\.fifo_empty_xhdl3 (in view: work.CoreAHBLtoAXI_RDCHANNELFIFOHX(translated))
Encoding state machine axi_state[0:9] (in view: coresdr_axi_lib.CORESDR_AXI(trans))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[9] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[8] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[7] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[6] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[5] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[4] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[3] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[2] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Register bit p_shift[1] (in view view:coresdr_axi_lib.fastinit(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.p_shift[0] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.m_shift[9]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastinit.vhd":246:4:246:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.p_req because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.m_shift[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":643:4:643:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.sa[12] is reduced to a combinational gate by constant propagation.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":643:4:643:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.sa[13] is reduced to a combinational gate by constant propagation.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[4] is reduced to a combinational gate by constant propagation.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[6] is reduced to a combinational gate by constant propagation.
@W: MO129 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":432:4:432:5|Sequential instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.bcount[3] is reduced to a combinational gate by constant propagation.
@N: MF179 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 15 by 15 bit equality operator ('==') cmd_p\.3\.un1_rowaddr_int (in view: coresdr_axi_lib.fastsdram(rtl))
@N: MF179 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 15 by 15 bit equality operator ('==') cmd_p\.0\.un1_line_i_0 (in view: coresdr_axi_lib.fastsdram(rtl))
@N: MF179 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 15 by 15 bit equality operator ('==') cmd_p\.1\.un1_rowaddr_int (in view: coresdr_axi_lib.fastsdram(rtl))
@N: MF179 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":410:16:410:101|Found 15 by 15 bit equality operator ('==') cmd_p\.2\.un1_rowaddr_int (in view: coresdr_axi_lib.fastsdram(rtl))
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[5] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":606:4:606:5|Removing instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[1] because it is equivalent to instance top_sb_0.MSS_SMC_0.CoreSDR_0.fastinit_1.fastsdram_1.psa[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":349:4:349:5|Removing sequential instance pcable_shift[2] (in view: coresdr_axi_lib.openbank(rtl)) of type view:PrimLib.dffs(prim) because it does not drive other instances.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":95:4:95:5|Register bit line[13] (in view view:coresdr_axi_lib.openbank(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\openbank.vhd":95:4:95:5|Register bit line[12] (in view view:coresdr_axi_lib.openbank(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 147MB peak: 152MB)

@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1114:6:1114:7|Removing instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.burst_count_r_sync[3] because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.burst_count_r_sync[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1114:6:1114:7|Removing instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.burst_count_r_sync[2] because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.burst_count_r_sync[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":343:6:343:7|Removing instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.wrch_fifo_wr_en_r_xhdl5 because it is equivalent to instance top_sb_0.COREAHBLTOAXI_0.U_AHBtoAXI_sync.synchronizer_0[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":291:6:291:7|Removing sequential instance U_AHBAccCntrl.wr_resp_reg[1] (in view: work.top_sb_COREAHBLTOAXI_0_COREAHBLTOAXI(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance U_AHBAccCntrl.HSIZE_d_xhdl17[2] (in view: work.top_sb_COREAHBLTOAXI_0_COREAHBLTOAXI(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":1114:6:1114:7|Removing sequential instance U_AXIAccCntrl.burst_count_r_sync[1] (in view: work.top_sb_COREAHBLTOAXI_0_COREAHBLTOAXI(translated)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr.vhd":256:8:256:9|Removing sequential instance SA[12] (in view: coresdr_axi_lib.CORESDR(rtl)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 164MB peak: 164MB)

@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":880:4:880:5|Removing sequential instance rshift[10] (in view: coresdr_axi_lib.fastsdram(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[9] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[8] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[5] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[4] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[2] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavestage.vhd":122:8:122:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.masterDataInProg[3] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1143:6:1143:7|Removing sequential instance top_sb_0.MSS_SMC_0.SA[12] (in view: work.top(rtl)) because it does not drive other instances.
@A: BN291 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1143:6:1143:7|Boundary register top_sb_0.MSS_SMC_0.SA[12] (in view: work.top(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1143:6:1143:7|Removing sequential instance top_sb_0.MSS_SMC_0.SA[13] (in view: work.top(rtl)) because it does not drive other instances.
@A: BN291 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1143:6:1143:7|Boundary register top_sb_0.MSS_SMC_0.SA[13] (in view: work.top(rtl)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 160MB peak: 165MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 157MB peak: 165MB)

@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_slavearbiter.vhd":398:8:398:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState[6] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":880:4:880:5|Removing sequential instance rshift[9] (in view: coresdr_axi_lib.fastsdram(rtl)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 158MB peak: 165MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 158MB peak: 165MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 157MB peak: 165MB)

@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":588:6:588:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.axi_wstrb[25] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[4] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[3] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[2] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[1] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":411:6:411:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.burst_num_r[0] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\fastsdram.vhd":880:4:880:5|Removing sequential instance rshift[8] (in view: coresdr_axi_lib.fastsdram(rtl)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 157MB peak: 165MB)


Finished technology mapping (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 171MB peak: 173MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:04s		    -1.93ns		2004 /      1568
   2		0h:00m:04s		    -1.93ns		1979 /      1568
   3		0h:00m:04s		    -1.93ns		1979 /      1568

   4		0h:00m:05s		    -1.52ns		1990 /      1568


   5		0h:00m:05s		    -1.52ns		1989 /      1568
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[27] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[26] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[25] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahblite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":235:8:235:9|Removing sequential instance top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHADDR[24] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[26] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[25] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[24] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[23] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coresdr_axi\2.0.116\rtl\vhdl\core\coresdr_axi.vhd":1392:6:1392:7|Removing sequential instance top_sb_0.MSS_SMC_0.raddr_reg[27] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HADDR_sync[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HADDR_sync[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HADDR_sync[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HADDR_sync[27] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HADDR_sync[26] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HADDR_sync[25] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HADDR_sync[24] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_axiaccesscontrol.vhd":820:6:820:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AXIAccCntrl.HADDR_sync[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[31] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[30] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[29] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[28] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[27] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[26] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[25] (in view: work.top(rtl)) because it does not drive other instances.
@N: BN362 :"b:\svn\customers\arrow\sf2000\smfsdram\component\actel\directcore\coreahbltoaxi\2.1.101\rtl\vhdl\core\coreahbltoaxi_ahbaccesscontrol.vhd":896:6:896:7|Removing sequential instance top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[24] (in view: work.top(rtl)) because it does not drive other instances.
@N: FP130 |Promoting Net top_sb_0.COREAHBLTOAXI_0.ARESET_n on CLKINT  I_398 
@N: FP130 |Promoting Net top_sb_0.MSS_READY on CLKINT  I_399 

Added 0 Buffers
Added 0 Cells via replication
	Added 0 Sequential Cells via replication
	Added 0 Combinational Cells via replication

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 171MB peak: 175MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 172MB peak: 175MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

Clock optimization not enabled
0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 1559 clock pin(s) of sequential element(s)
0 instances converted, 1559 sequential instances remain driven by gated/generated clocks

======================================================================= Gated/Generated Clocks =======================================================================
Clock Tree ID     Driving Element             Drive Element Type     Fanout     Sample Instance                Explanation                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       top_sb_0.CCC_0.CCC_INST     CCC                    1559       top_sb_0.MSS_SMC_0.R_VALID     No gated clock conversion method for cell cell:ACG4.SLE
======================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:06s; Memory used current: 135MB peak: 175MB)

Writing Analyst data base B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\synthesis\synwork\top_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 166MB peak: 175MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\synthesis\top.edn
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
L-2016.09M-2

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 167MB peak: 175MB)


Start final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 165MB peak: 175MB)

@W: MT246 :"b:\svn\customers\arrow\sf2000\smfsdram\component\work\top_sb\ccc_0\top_sb_ccc_0_fccc.vhd":117:4:117:11|Blackbox CCC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock top_sb_CCC_0_FCCC|GL2_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on object "n:top_sb_0.CCC_0.GL2_net"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Oct 18 19:26:12 2017
#


Top view:               top
Requested Frequency:    100.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    B:\SVN\Customers\Arrow\SF2000\SMFSDRAM\designer\top\synthesis.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.096

                                             Requested     Estimated     Requested     Estimated                Clock        Clock              
Starting Clock                               Frequency     Frequency     Period        Period        Slack      Type         Group              
------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_CCC_0_FCCC|GL2_net_inferred_clock     100.0 MHz     99.1 MHz      10.000        10.096        -0.096     inferred     Inferred_clkgroup_0
System                                       100.0 MHz     NA            10.000        NA            NA         system       system_clkgroup    
================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                  Ending                                    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_CCC_0_FCCC|GL2_net_inferred_clock  top_sb_CCC_0_FCCC|GL2_net_inferred_clock  |  10.000      -0.096  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top_sb_CCC_0_FCCC|GL2_net_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                    Starting                                                                                                                             Arrival           
Instance                                                            Reference                                    Type        Pin                      Net                                                Time        Slack 
                                                                    Clock                                                                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_010     F_RDATA_HRDATA01[31]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[31]     3.453       -0.096
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_010     F_BRESP_HRESP0[1]        top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HTRANS[1]     4.069       0.284 
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_010     F_RDATA_HRDATA01[28]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[28]     3.677       0.417 
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_010     F_RDATA_HRDATA01[29]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[29]     3.537       0.611 
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_010     F_RDATA_HRDATA01[30]     top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[30]     3.466       0.872 
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                top_sb_CCC_0_FCCC|GL2_net_inferred_clock     MSS_010     F_BVALID                 top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HLOCK         3.968       0.877 
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[8]      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE         Q                        SDATASELInt[8]                                     0.094       2.509 
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[9]      top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE         Q                        SDATASELInt[9]                                     0.094       2.591 
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[11]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE         Q                        SDATASELInt[11]                                    0.094       2.656 
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.SDATASELInt[12]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE         Q                        SDATASELInt[12]                                    0.094       2.698 
===========================================================================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                             Starting                                                                               Required           
Instance                                                     Reference                                    Type     Pin     Net                      Time         Slack 
                                                             Clock                                                                                                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[0]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      latchahbcmd_xhdl34_1     9.707        -0.096
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[1]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      latchahbcmd_xhdl34_1     9.707        -0.096
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[2]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      latchahbcmd_xhdl34_1     9.707        -0.096
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[3]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      latchahbcmd_xhdl34_1     9.707        -0.096
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[4]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      latchahbcmd_xhdl34_1     9.707        -0.096
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[5]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      latchahbcmd_xhdl34_1     9.707        -0.096
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[6]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      latchahbcmd_xhdl34_1     9.707        -0.096
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[7]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      latchahbcmd_xhdl34_1     9.707        -0.096
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[8]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      latchahbcmd_xhdl34_1     9.707        -0.096
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[9]     top_sb_CCC_0_FCCC|GL2_net_inferred_clock     SLE      EN      latchahbcmd_xhdl34_1     9.707        -0.096
=======================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.707

    - Propagation time:                      9.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.096

    Number of logic level(s):                5
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_RDATA_HRDATA01[31]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[0] / EN
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                  Pin                      Pin               Arrival     No. of    
Name                                                                                                Type        Name                     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                MSS_010     F_RDATA_HRDATA01[31]     Out     3.453     3.453       -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[31]                                                      Net         -                        -       0.977     -           2         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[31]                                   CFG3        B                        In      -         4.430       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[31]                                   CFG3        Y                        Out     0.143     4.572       -         
M0GATEDHADDR[31]                                                                                    Net         -                        -       0.820     -           18        
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI9J371                                  CFG4        B                        In      -         5.393       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI9J371                                  CFG4        Y                        Out     0.129     5.522       -         
G_10_1                                                                                              Net         -                        -       0.483     -           1         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNIOOFI2[30]                          CFG4        D                        In      -         6.005       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNIOOFI2[30]                          CFG4        Y                        Out     0.284     6.289       -         
N_85_i                                                                                              Net         -                        -       0.886     -           11        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNI89PK3[12]     CFG4        B                        In      -         7.174       -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNI89PK3[12]     CFG4        Y                        Out     0.143     7.317       -         
masterAddrInProg[0]                                                                                 Net         -                        -       1.205     -           167       
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.current_state_RNII72M6[2]                                    CFG4        D                        In      -         8.523       -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.current_state_RNII72M6[2]                                    CFG4        Y                        Out     0.250     8.773       -         
latchahbcmd_xhdl34_1                                                                                Net         -                        -       1.029     -           29        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[0]                                            SLE         EN                       In      -         9.802       -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 10.096 is 4.695(46.5%) logic and 5.400(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.707

    - Propagation time:                      9.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.096

    Number of logic level(s):                5
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_RDATA_HRDATA01[31]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HWRITE_d_xhdl14 / EN
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                  Pin                      Pin               Arrival     No. of    
Name                                                                                                Type        Name                     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                MSS_010     F_RDATA_HRDATA01[31]     Out     3.453     3.453       -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[31]                                                      Net         -                        -       0.977     -           2         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[31]                                   CFG3        B                        In      -         4.430       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[31]                                   CFG3        Y                        Out     0.143     4.572       -         
M0GATEDHADDR[31]                                                                                    Net         -                        -       0.820     -           18        
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI9J371                                  CFG4        B                        In      -         5.393       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI9J371                                  CFG4        Y                        Out     0.129     5.522       -         
G_10_1                                                                                              Net         -                        -       0.483     -           1         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNIOOFI2[30]                          CFG4        D                        In      -         6.005       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNIOOFI2[30]                          CFG4        Y                        Out     0.284     6.289       -         
N_85_i                                                                                              Net         -                        -       0.886     -           11        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNI89PK3[12]     CFG4        B                        In      -         7.174       -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNI89PK3[12]     CFG4        Y                        Out     0.143     7.317       -         
masterAddrInProg[0]                                                                                 Net         -                        -       1.205     -           167       
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.current_state_RNII72M6[2]                                    CFG4        D                        In      -         8.523       -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.current_state_RNII72M6[2]                                    CFG4        Y                        Out     0.250     8.773       -         
latchahbcmd_xhdl34_1                                                                                Net         -                        -       1.029     -           29        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HWRITE_d_xhdl14                                              SLE         EN                       In      -         9.802       -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 10.096 is 4.695(46.5%) logic and 5.400(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.707

    - Propagation time:                      9.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.096

    Number of logic level(s):                5
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_RDATA_HRDATA01[31]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[7] / EN
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                  Pin                      Pin               Arrival     No. of    
Name                                                                                                Type        Name                     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                MSS_010     F_RDATA_HRDATA01[31]     Out     3.453     3.453       -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[31]                                                      Net         -                        -       0.977     -           2         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[31]                                   CFG3        B                        In      -         4.430       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[31]                                   CFG3        Y                        Out     0.143     4.572       -         
M0GATEDHADDR[31]                                                                                    Net         -                        -       0.820     -           18        
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI9J371                                  CFG4        B                        In      -         5.393       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI9J371                                  CFG4        Y                        Out     0.129     5.522       -         
G_10_1                                                                                              Net         -                        -       0.483     -           1         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNIOOFI2[30]                          CFG4        D                        In      -         6.005       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNIOOFI2[30]                          CFG4        Y                        Out     0.284     6.289       -         
N_85_i                                                                                              Net         -                        -       0.886     -           11        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNI89PK3[12]     CFG4        B                        In      -         7.174       -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNI89PK3[12]     CFG4        Y                        Out     0.143     7.317       -         
masterAddrInProg[0]                                                                                 Net         -                        -       1.205     -           167       
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.current_state_RNII72M6[2]                                    CFG4        D                        In      -         8.523       -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.current_state_RNII72M6[2]                                    CFG4        Y                        Out     0.250     8.773       -         
latchahbcmd_xhdl34_1                                                                                Net         -                        -       1.029     -           29        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[7]                                            SLE         EN                       In      -         9.802       -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 10.096 is 4.695(46.5%) logic and 5.400(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.707

    - Propagation time:                      9.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.096

    Number of logic level(s):                5
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_RDATA_HRDATA01[31]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[6] / EN
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                  Pin                      Pin               Arrival     No. of    
Name                                                                                                Type        Name                     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                MSS_010     F_RDATA_HRDATA01[31]     Out     3.453     3.453       -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[31]                                                      Net         -                        -       0.977     -           2         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[31]                                   CFG3        B                        In      -         4.430       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[31]                                   CFG3        Y                        Out     0.143     4.572       -         
M0GATEDHADDR[31]                                                                                    Net         -                        -       0.820     -           18        
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI9J371                                  CFG4        B                        In      -         5.393       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI9J371                                  CFG4        Y                        Out     0.129     5.522       -         
G_10_1                                                                                              Net         -                        -       0.483     -           1         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNIOOFI2[30]                          CFG4        D                        In      -         6.005       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNIOOFI2[30]                          CFG4        Y                        Out     0.284     6.289       -         
N_85_i                                                                                              Net         -                        -       0.886     -           11        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNI89PK3[12]     CFG4        B                        In      -         7.174       -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNI89PK3[12]     CFG4        Y                        Out     0.143     7.317       -         
masterAddrInProg[0]                                                                                 Net         -                        -       1.205     -           167       
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.current_state_RNII72M6[2]                                    CFG4        D                        In      -         8.523       -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.current_state_RNII72M6[2]                                    CFG4        Y                        Out     0.250     8.773       -         
latchahbcmd_xhdl34_1                                                                                Net         -                        -       1.029     -           29        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[6]                                            SLE         EN                       In      -         9.802       -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 10.096 is 4.695(46.5%) logic and 5.400(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.000
    - Setup time:                            0.293
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.707

    - Propagation time:                      9.802
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.096

    Number of logic level(s):                5
    Starting point:                          top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST / F_RDATA_HRDATA01[31]
    Ending point:                            top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[5] / EN
    The start point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK_BASE
    The end   point is clocked by            top_sb_CCC_0_FCCC|GL2_net_inferred_clock [rising] on pin CLK

Instance / Net                                                                                                  Pin                      Pin               Arrival     No. of    
Name                                                                                                Type        Name                     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top_sb_0.top_sb_MSS_0.MSS_ADLIB_INST                                                                MSS_010     F_RDATA_HRDATA01[31]     Out     3.453     3.453       -         
top_sb_MSS_TMP_0_MDDR_SMC_AHB_MASTER_HADDR[31]                                                      Net         -                        -       0.977     -           2         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[31]                                   CFG3        B                        In      -         4.430       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR[31]                                   CFG3        Y                        Out     0.143     4.572       -         
M0GATEDHADDR[31]                                                                                    Net         -                        -       0.820     -           18        
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI9J371                                  CFG4        B                        In      -         5.393       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.regHTRANS_RNI9J371                                  CFG4        Y                        Out     0.129     5.522       -         
G_10_1                                                                                              Net         -                        -       0.483     -           1         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNIOOFI2[30]                          CFG4        D                        In      -         6.005       -         
top_sb_0.CoreAHBLite_0.matrix4x16.masterstage_0.PREGATEDHADDR_RNIOOFI2[30]                          CFG4        Y                        Out     0.284     6.289       -         
N_85_i                                                                                              Net         -                        -       0.886     -           11        
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNI89PK3[12]     CFG4        B                        In      -         7.174       -         
top_sb_0.CoreAHBLite_0.matrix4x16.slavestage_10.slave_arbiter.arbRegSMCurrentState_RNI89PK3[12]     CFG4        Y                        Out     0.143     7.317       -         
masterAddrInProg[0]                                                                                 Net         -                        -       1.205     -           167       
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.current_state_RNII72M6[2]                                    CFG4        D                        In      -         8.523       -         
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.current_state_RNII72M6[2]                                    CFG4        Y                        Out     0.250     8.773       -         
latchahbcmd_xhdl34_1                                                                                Net         -                        -       1.029     -           29        
top_sb_0.COREAHBLTOAXI_0.U_AHBAccCntrl.HADDR_d_xhdl13[5]                                            SLE         EN                       In      -         9.802       -         
=================================================================================================================================================================================
Total path delay (propagation time + setup) of 10.096 is 4.695(46.5%) logic and 5.400(53.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 165MB peak: 175MB)


Finished timing report (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 165MB peak: 175MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: m2s010vf400-1
Cell usage:
CCC             1 use
CLKINT          3 uses
MSS_010         1 use
SYSRESET        1 use
CFG1           8 uses
CFG2           433 uses
CFG3           674 uses
CFG4           555 uses

Carry cells:
ARI1            269 uses - used for arithmetic functions


Sequential Cells: 
SLE            1540 uses

DSP Blocks:    0 of 22 (0%)

I/O ports: 47
I/O primitives: 46
BIBUF          16 uses
INBUF          3 uses
OUTBUF         26 uses
TRIBUFF        1 use


Global Clock Buffers: 3 of 8 (37%)


RAM/ROM usage summary
Total Block RAMs (RAM64x18) : 6 of 22 (27%)

Total LUTs:    1939

Extra resources required for RAM and MACC interface logic during P&R:

RAM64x18 Interface Logic : SLEs = 216; LUTs = 216;
RAM1K18  Interface Logic : SLEs = 0; LUTs = 0;
MACC     Interface Logic : SLEs = 0; LUTs = 0;

Total number of SLEs after P&R:  1540 + 216 + 0 + 0 = 1756;
Total number of LUTs after P&R:  1939 + 216 + 0 + 0 = 2155;

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:07s; Memory used current: 36MB peak: 175MB)

Process took 0h:00m:08s realtime, 0h:00m:07s cputime
# Wed Oct 18 19:26:12 2017

###########################################################]
