{"context": "\n\u3053\u306e\u8a18\u4e8b\u306fkstm Advent Calendar 18\u65e5\u76ee\u3067\u3059\u3002\nhttp://qiita.com/advent-calendar/2016/kstm\n\n\nVerilog HDL\u6982\u8981\n\u3000Verilog HDL\u3068\u306f\u3001\u5df7\u3067\u8a71\u984c\u306aFPGA(Field-Programmable Gate Array)\u306e\u69cb\u6210\u3092\u5b9a\u7fa9\u3067\u304d\u308bHDL\u306e\u4e00\u7a2e\u3067\u3059\u3002HDL\u306e\u4e2d\u3067\u3082\u3001C\u8a00\u8a9e\u30e9\u30a4\u30af\u306a\u6587\u6cd5\u3001\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u74b0\u5883\u30b5\u30dd\u30fc\u30c8\u3001\u7b49\u3005\u304c\u58f2\u308a\u306a\u3088\u3046\u3067\u3059\u3010\u8981\u51fa\u5178\u3011\u3002\u67d0\u6559\u54e1\u66f0\u304f\u3001\u300c\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u7551\u306e\u30d7\u30ed\u30b0\u30e9\u30de\u3067\u3082\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u3092\u6271\u3048\u308b\u3088\u3046\u306b\u306a\u308b\u5922\u306e\u74b0\u5883\u300d\u3068\u306e\u304a\u8a00\u8449\u3092\u9802\u304d\u307e\u3057\u305f\u304c\u3001\u500b\u4eba\u7684\u306a\u6240\u611f\u3068\u3057\u3066\u306f\u3001\u30cf\u30fc\u30c9\u304c\u7d61\u3093\u3060\u6642\u70b9\u3067\u95c7\u3067\u3059\u3002\n\n\u4eca\u56de\u306e\u8ab2\u984c\n\u30002ch\u5165\u529b\u30a2\u30ca\u30ed\u30b0\u30d1\u30eb\u30b9\u4fe1\u53f7\u306b\u4efb\u610f\u306e\u30c8\u30ea\u30ac\u3092\u304b\u3051\u3001\u540c\u6642\u306b\u7acb\u3061\u4e0a\u304c\u3063\u305f\u6642\u306e\u307f\u306b\u30ab\u30a6\u30f3\u30c8\u3059\u308b\n\n\u74b0\u5883\n\n\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\n\n\nFPGA\u958b\u767a\u30dc\u30fc\u30c9\uff08The Cyclone V GX Starter Board\uff09\nDAC/ADC\u642d\u8f09\u30c9\u30fc\u30bf\u30fc\u30ab\u30fc\u30c9 (AD/DA Data Conversion Card)\n\n\n\n\u958b\u767a\u74b0\u5883\n\nQuartus Prime Design Suite version 16.0 (Lite edition)\n\n\n\n\u958b\u767a\u4e0b\u5730\n\nC5G_DCC.qpf\u3000(\u4e0a\u8a18\u306e\u30cf\u30fc\u30c9\u306e\u30c7\u30e2\u30f3\u30b9\u30c8\u30ec\u30fc\u30b7\u30e7\u30f3\u30d7\u30ed\u30b8\u30a7\u30af\u30c8)\n\n\n\n\n\u507d\u5b9f\u88c5\n\u3000\u30d1\u30eb\u30b9\u306e\u7acb\u3061\u4e0a\u304c\u308a->\u7acb\u3061\u4e0b\u304c\u308a\u3092\u691c\u77e5\u3059\u308b\u30b5\u30d6\u30e2\u30b8\u30e5\u30fc\u30eb\u3068\u3001\u30af\u30ed\u30c3\u30af\u5358\u4f4d\u6642\u9593\u3067\u30de\u30fc\u30b8\u30f3\u3092\u53d6\u3063\u3066\u540c\u6642\u5165\u529b\u5224\u5b9a\u304c\u51fa\u6765\u308b\u3088\u3046\u306b\u3001\u4e0b\u8a18\u306e\u3088\u3046\u306b\u534a\u3070\u8133\u6b7b\u5b9f\u88c5\u3057\u307e\u3057\u305f\u3002\u304b\u306a\u308a\u9577\u3044\u3067\u3059\u304c\u3001\u8981\u70b9\u306f\u3001\u30b5\u30d6\u30e2\u30b8\u30e5\u30fc\u30eb\u306f\u5143\u30e2\u30b8\u30e5\u30fc\u30eb\u306e\u540c\u671f\u30af\u30ed\u30c3\u30af\u3067\u540c\u671f\u3055\u308c\u3066\u3044\u308b\u3053\u3068\u3068\u3001\u30de\u30fc\u30b8\u30f3\u306f\u30b5\u30d6\u30e2\u30b8\u30e5\u30fc\u30eb\u306e1bit\u51fa\u529b\u3092\u304d\u3063\u304b\u3051\u3068\u3057\u3066\u30ab\u30a6\u30f3\u30c8\u3057\u3066\u3044\u304f\u65b9\u91dd\u3067\u5b9f\u73fe\u3057\u3066\u3044\u308b\u3053\u3068\u304f\u3089\u3044\u3067\u3057\u3087\u3046\u304b\u3002\n\nsub_module.v\n\nmodule is_pulse (\n    in_sig,      //\u5165\u529b\u4fe1\u53f7\n    clk,         //\u540c\u671f\u30af\u30ed\u30c3\u30af\n    threshold,   //\u7acb\u3061\u4e0a\u304c\u308a\u691c\u51fa\u306e\u95be\u5024\n    reset_n,     //\u975e\u540c\u671f\u30ea\u30bb\u30c3\u30c8\u7528\u5165\u529b\n    is_pulse,    //\u30d1\u30eb\u30b9\u3092\u691c\u51fa\u3057\u305f\u3068\u304d\u30011\u540c\u671f\u30af\u30ed\u30c3\u30af\u3060\u3051\u7acb\u3061\u4e0a\u304c\u308b\n    );\n\ninput   [13:0]  in_sig;\ninput           clk;\ninput   [13:0]  threshold;\ninput           reset_n;\noutput          is_pulse;\n\nwire    [13:0]  in_sig;\nwire    [13:0]  threshold;\nwire            clk;\nwire            reset_n;\n\nreg             is_pulse;\n\nreg     [31:0]  width_cnt;\nreg             flag;\n\n\nalways @(negedge reset_n or posedge clk)\nbegin\n    if (!reset_n) begin\n        is_pulse    <= 0;\n        pulse_width <= 0;\n        width_cnt   <= 0;\n        flag        <= 0;\n    end\n    else if (!flag) begin\n        if (in_sig >= threshold && in_sig < 14'd8192) begin\n            width_cnt   <= 1'b1;\n            flag        <= 1'b1;\n        end\n        else begin\n            is_pulse    <= 0;\n        end\n    end\n    else begin\n        if (in_sig < threshold || in_sig >= 14'd8192) begin\n            is_pulse    <= 1'b1;\n            width_cnt   <= 0;\n            flag        <= 0;\n        end\n        else begin\n            width_cnt   <= width_cnt + 1'b1;\n        end\n    end\nend\n\nendmodule\n\n\n\ntop_module.v\n/*\u304b\u306a\u308a\u9577\u3044\u306e\u3067\u91cd\u8981\u306a\u90e8\u5206\u306e\u307f\u629c\u7c8b*/\n//--- analog to digital converter capture and sync\n    //--- Channel A\nalways @(negedge reset_n or posedge ADA_DCO)\nbegin\n    if (!reset_n) begin\n        per_a2da_d  <= 14'd0;\n    end\n    else begin\n        per_a2da_d  <= ADA_D;\n    end\nend\n\nalways @(negedge reset_n or posedge sys_clk)\nbegin\n    if (!reset_n) begin\n        a2da_data   <= 14'd0;\n    end\n    else begin\n        a2da_data   <= per_a2da_d;\n    end\nend\n\n    //--- Channel B\nalways @(negedge reset_n or posedge ADB_DCO)\nbegin\n    if (!reset_n) begin\n        per_a2db_d  <= 14'd0;\n    end\n    else begin\n        per_a2db_d  <= ADB_D;\n    end\nend\n\nalways @(negedge reset_n or posedge sys_clk)\nbegin\n    if (!reset_n) begin\n        a2db_data   <= 14'd0;\n    end\n    else begin\n        a2db_data   <= per_a2db_d;\n    end\nend\n\n\nwire            trigA;\nreg     [15:0]  cntA;\n\nwire            trigB;\nreg     [15:0]  cntB;\n\nreg     [15:0]  marginA;\nreg     [15:0]  marginB;\nreg     [15:0]  mixcnt;\n//\u30b5\u30d6\u30e2\u30b8\u30e5\u30fc\u30eb\u30922ch\u5206\u547c\u3073\u51fa\u3057\nis_pulse ipA(\n    .in_sig(a2da_data),\n    .clk(CLK),\n    .threshold(14'd12288),\n    .reset_n(reset_n),\n    .is_pulse(trigA),\n    );\n\nis_pulse ipB(\n    .in_sig(a2db_data),\n    .clk(CLK),\n    .threshold(14'd12288),\n    .reset_n(reset_n),\n    .is_pulse(trigB),\n    );\n\n//\u30d1\u30eb\u30b9\u691c\u51fa\u306e\u56de\u6570\u30e2\u30cb\u30bf\u30fc\u7528\u30ab\u30a6\u30f3\u30bf\nalways @(negedge reset_n or posedge trigA)\nbegin\n    if (!reset_n) begin\n        cntA            <= 0;\n    end\n    else begin\n        cntA            <= cntA + 1'b1;\n    end\nend\n\nalways @(negedge reset_n or posedge trigB)\nbegin\n    if (!reset_n) begin\n        cntB            <= 0;\n    end\n    else begin\n        cntB            <= cntB + 1'b1;\n    end\nend\n//\u30de\u30fc\u30b8\u30f3\u30bf\u30a4\u30e0\u8a2d\u5b9a\nparameter threthold = 16'd32;\n//\u30de\u30fc\u30b8\u30f3\u30bf\u30a4\u30e0\u5185\u3067\u3001\u4e21\u4fe1\u53f7\u304c\u7acb\u3061\u4e0a\u304c\u3063\u305f\u3089mixcnt\u3092\u30ab\u30a6\u30f3\u30c8\u30a2\u30c3\u30d7\nalways @(negedge reset_n or posedge CLK)\nbegin\n    if (!reset_n) begin\n        mixcnt          <= 0;\n        marginA         <= 0;\n        marginB         <= 0;\n    end\n    else begin\n        if (marginA > 16'd0 && marginA < threthold && marginB > 16'd0 && marginB < threthold) begin\n            mixcnt          <= mixcnt + 1'b1;\n            marginA         <= 16'd0;\n            marginB         <= 16'd0;\n        end\n        else begin\n            if (marginA >= threthold) begin\n                marginA         <= 16'd0;\n            end\n            else if (marginA > 16'd0) begin\n                marginA         <= marginA + 16'd1;\n            end\n            else begin\n                marginA[0]      <= trigA;\n            end\n\n            if (marginB >= threthold) begin\n                marginB         <= 16'd0;\n            end\n            else if (marginB > 16'd0) begin\n                marginB         <= marginB + 16'd1;\n            end\n            else begin\n                marginB[0]      <= trigB;\n            end\n        end\n    end\nend\n\n\n//7\u30bb\u30b0LED\u3067\u30e2\u30cb\u30bf\u30fc\nSEG7_LUT U1(.oSEG(SEG_OUT1),.iDIG(cntA[3:0]));\nSEG7_LUT U2(.oSEG(SEG_OUT2),.iDIG(cntB[3:0]));\nSEG7_LUT U3(.oSEG(SEG_OUT3),.iDIG(4'h0));\nSEG7_LUT U4(.oSEG(SEG_OUT4),.iDIG(mixcnt[3:0]));\n\n\n\n7\u79d2\u9593\u30aa\u30f3\u30ea\u30fc\u554f\u984c\n\u3000\u3057\u304b\u3057\u3001\u3053\u306e\u30b3\u30fc\u30c9\u3092\u30b3\u30f3\u30d1\u30a4\u30eb\u3057\u3066\u5b9f\u6a5f\u306b\u6d41\u3057\u8fbc\u3080\u3068\u554f\u984c\u304c\u751f\u3058\u307e\u3059\u3002Ach\u306b\u5468\u671f1000ms\u306740ns\u306e\u5e45\u3092\u6301\u3064\u30d1\u30eb\u30b9\u3092\u3001Bch\u306b\u5468\u671f500ms\u306740ns\u306e\u5e45\u3092\u6301\u3064\u30d1\u30eb\u30b9\u3092\u305d\u308c\u305e\u308c\u5165\u529b\u3057\u305f\u3068\u3053\u308d\u3001\u304d\u3063\u304b\u308a7\u79d2\u9593\u3060\u3051\u540c\u6642\u5165\u529b\u30ab\u30a6\u30f3\u30c8\u30a2\u30c3\u30d7\u304c\u52d5\u4f5c\u3057\u3001\u305d\u306e\u5f8c\u306f\u5168\u304f\u52d5\u4f5c\u3057\u306a\u304f\u306a\u308a\u307e\u3057\u305f\u3002\n\u3000\u975e\u540c\u671f\u30ea\u30bb\u30c3\u30c8\u3092\u304b\u3051\u308b\u3068\u3001\u307e\u305f7\u79d2\u3060\u3051\u52d5\u4f5c\u3059\u308b\u30017\u3068\u306f2^3-1\u3067\u3042\u308b\u306a\u3069\u3001\u30b3\u30fc\u30c9\u8a18\u8ff0\u8005\u5074\u306b\u554f\u984c\u304c\u3042\u308a\u305d\u3046\u306a\u632f\u308b\u821e\u3044\u304c\u3042\u308a\u307e\u3057\u305f\u304c\u3001\u3053\u306e\u554f\u984c\u306e\u4e0d\u53ef\u89e3\u6975\u307e\u308b\u73fe\u8c61\u3068\u3057\u3066\u3001if\u6587\u306e\u4e2d\u3067\u3057\u304b\u7528\u3044\u3066\u3044\u306a\u3044parameter threthold = 16'd32;\u306e\u5024\u3092\u3001\u4f8b\u3048\u3070128\u306b\u3057\u305f\u3068\u304d\u306f31\u79d2\u3060\u3051\u52d5\u4f5c\u3059\u308b\u3068\u3044\u3046\u3001\u8b0e\u306e\u7dda\u5f62\u6027\u3092\u6301\u3064\u518d\u73fe\u6027\u304c\u8a8d\u3081\u3089\u308c\u305f\u3053\u3068\u3092\u6319\u3052\u307e\u3059\u3002\n\u3000\n\n\u89e3\u6c7a\u7de8\n\n\u539f\u56e0\uff08\uff1f\uff09\n\u3000\u602a\u3057\u3044\u3068\u3053\u308d\u3092\u6d17\u3063\u3066\u3082\u3001\u30cd\u30c3\u30c8\u306e\u6d77\u3092\u6f01\u3063\u3066\u3082\u3001\u306a\u304b\u306a\u304b\u89e3\u6c7a\u306b\u81f3\u3089\u305a\u3001\u5f53\u521d\u8981\u7d20\u3092\u8ffd\u52a0\u3059\u308b\u305f\u3073\u306b\u6574\u6570\u3067\u30d0\u30fc\u30b8\u30e7\u30f3\u3092\u4e0a\u3052\u3066\u7ba1\u7406\u3057\u3066\u3044\u305f\u3082\u306e\u304c\u3001\u5c11\u6570\u7b2c\uff12\u4f4d\u307e\u3067\u5230\u9054\u3057\u305f\u3068\u304d\u306f\u3069\u3046\u3057\u3066\u304f\u308c\u3088\u3046\u304b\u3068\u8003\u3048\u3066\u3044\u307e\u3057\u305f\u3002\n\u3000\u3044\u3088\u3044\u3088\u3001\u624b\u8a70\u307e\u308a\u304b\u3068\u601d\u3044\u304d\u3084\u3001\u516c\u5f0f\u306e\u30b5\u30dd\u30fc\u30c8\u306b\u884c\u304d\u7740\u304d\u307e\u3057\u305f\u3002\u62d9\u3044\u82f1\u8a9e\u529b\u3092\u99c6\u4f7f\u3057\u3066\u8a33\u3059\u3068\u3001\n\n\u30ec\u30b8\u30b9\u30bf\u306e\u5909\u66f4\u3059\u308b\u30bf\u30a4\u30df\u30f3\u30b0\u306b\u7528\u3044\u308b\u4fe1\u53f7\u304c\u304a\u304b\u3057\u305d\u3046\u3002\n\u30ed\u30b8\u30c3\u30af\u3092\u5909\u66f4\u3059\u308b\u304b\u3001\u4fe1\u53f7\u3092\u9069\u5207\u306b\u5236\u5fa1\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n\u3068\u306e\u3053\u3068\u3067\u3057\u305f\u3002\u6b63\u3057\u3044\u304b\u691c\u8a3c\u3067\u304d\u306a\u3044\u306e\u3067\u3001\u8a71\u534a\u5206\u306b\u805e\u3044\u3066\u6b32\u3057\u3044\u306e\u3067\u3059\u304c\u3001\u30d5\u30a1\u30f3\u30a2\u30a6\u30c8\u6570\u3068\u304b\u306b\u5f71\u97ff\u3055\u308c\u308b\u3089\u3057\u3044\u3067\u3059\u3002\u3059\u3054\u3044\u63bb\u3044\u6458\u3093\u3067\u8a00\u3046\u3068\u30cf\u30fc\u30c9\u6545\u306e\u554f\u984c\u3067\u3057\u305f\u3002\n\n\u771f\u5b9f\u88c5\u524d\u6e96\u5099\n\u3000\u4eca\u66f4\u3067\u306f\u3042\u308a\u307e\u3059\u304c\u3001Verilog HDL\u306b\u304a\u3051\u308b\u5909\u6570\u306e\u3088\u3046\u306a\u4f55\u304b\u3001wire\u3068reg\u306b\u8a00\u53ca\u3057\u307e\u3059\u3002wire\u306f\u5206\u304b\u308a\u3084\u3059\u304f\u914d\u7dda\u306e\u3053\u3068\u3067\u3001\u3053\u308c\u306bassign\u3055\u308c\u3066\u3044\u308b\u3082\u306e\u306f\u5909\u66f4\u304c\u5373\u6642\u306b\u53cd\u6620\u3055\u308c\u307e\u3059\u3002\u3002reg\u306f\u30ec\u30b8\u30b9\u30bf\u306e\u3053\u3068\u3067\u3001\u5024\u306e\u4fdd\u6301\u304c\u3067\u304d\u308b\u3053\u3068\u304b\u3089\u3001\u3053\u3061\u3089\u306e\u65b9\u304c\u5909\u6570\u3063\u307d\u3044\u3067\u3059\u3002\u304c\u3001\u5024\u306e\u5909\u66f4\u30bf\u30a4\u30df\u30f3\u30b0\u306falways\u6587\uff0b@(\u30a4\u30d9\u30f3\u30c8)\u3067\u5236\u5fa1\u3059\u308b\u3068\u3053\u308d\u306f\u30cf\u30fc\u30c9\u3089\u3057\u3044\u3068\u3053\u308d\u3067\u3001\u30d7\u30ed\u30b0\u30e9\u30de\u306b\u6c42\u3081\u3089\u308c\u308b\u30b7\u30ea\u30a2\u30eb\u306a\u8003\u3048\u65b9\u3092\u3076\u3061\u58ca\u3057\u3066\u304f\u308c\u307e\u3059\u3002\u56de\u8def\u3063\u3066\u3001\u57fa\u672c\u7684\u306b\u30d1\u30e9\u30ec\u30eb\u3067\u6c38\u7d9a\u3067\u3059\u304b\u3089\u306d\u3002\n\n\u771f\u5b9f\u88c5\n\u3000\u554f\u984c\u306f\u3001\"\u30ec\u30b8\u30b9\u30bf\u306e\u5909\u66f4\u3059\u308b\u30bf\u30a4\u30df\u30f3\u30b0\"\u3001\u3064\u307e\u308a\u3001\"always\u6587\uff0b@(\u30a4\u30d9\u30f3\u30c8)\"\u306e\u30a4\u30d9\u30f3\u30c8\u306b\u96e3\u3042\u308a\u3068\u3044\u3046\u3053\u3068\u3067\u3059\u3002\u3053\u3053\u3067\u3001\u4e0a\u8a18\u306e\u30b3\u30fc\u30c9\u3092\u898b\u8fd4\u3059\u3068\u3001\u30b5\u30d6\u30e2\u30b8\u30e5\u30fc\u30eb\u304b\u3089\u306e\u51fa\u529b\u3092wire\u3067\u53d7\u3051\u53d6\u308a\u3001\u3053\u308c\u3092always\u306e\u30a4\u30d9\u30f3\u30c8\u306b\u4f7f\u3063\u305f\u308a\u3001\u30de\u30fc\u30b8\u30f3\u30bf\u30a4\u30e0\u306e\u304d\u3063\u304b\u3051\u306a\u3069\u306b\u591a\u304f\u4f7f\u308f\u308c\u3066\u3044\u307e\u3059\u3002\u30b5\u30d6\u30e2\u30b8\u30e5\u30fc\u30eb\u3092\u30af\u30ed\u30c3\u30af\u3067\u540c\u671f\u3055\u305b\u3066\u3044\u305f\u3053\u3068\u304b\u3089\u5b8c\u5168\u306b\u30ce\u30fc\u30de\u30fc\u30af\u3067\u3057\u305f\u304c\u3001\u5373\u6642\u5909\u66f4\u306e\u3042\u308a\u5f97\u308bwire\u3067\u3059\u3002\u6016\u3044\u3067\u3059\u3002\u4f8b\u30481bit\u3067\u3082\u3001\u4f55\u304b\u9045\u5ef6\u304c\u3042\u3063\u305f\u3089\u3001\u4f55\u304b\u30c1\u30e3\u30bf\u30ea\u30f3\u30b0\u306e\u3088\u3046\u306a\u3082\u306e\u3092\u8d77\u3053\u3057\u3066\u3044\u305f\u3089\u3001\u30a8\u30c8\u30bb\u30c8\u30e9\u3001\u3068\u3066\u3082\u6016\u3044\u3067\u3059\u3002\u305d\u3053\u3067\u3001\u30b5\u30d6\u30e2\u30b8\u30e5\u30fc\u30eb\u306e\u51fa\u529b\u3092\u30af\u30ed\u30c3\u30af\u3067\u66f4\u65b0\u3055\u308c\u308b\u30ec\u30b8\u30b9\u30bf\u3067\u540c\u671f\u3092\u53d6\u308a\u3001\u3053\u308c\u3067\u5404\u7a2e\u30a4\u30d9\u30f3\u30c8\u306a\u3069\u3092\u99c6\u52d5\u3055\u305b\u3066\u4e8b\u306a\u304d\u3092\u5f97\u307e\u3057\u305f\u3002\n\nneo_top_module.v\n//\u4ee5\u4e0a\u4e0a\u8a18\u3068\u540c\u6587\nwire            w_trigA;\nreg             trigA;\nreg     [15:0]  cntA;\n\nwire            w_trigB;\nreg             trigB;\nreg     [15:0]  cntB;\n\nreg     [15:0]  marginA;\nreg     [15:0]  marginB;\nreg     [15:0]  mixcnt;\n\nis_pulse ipA(\n    .in_sig(a2da_data),\n    .clk(CLK),\n    .threshold(14'd12288),\n    .reset_n(reset_n),\n    .is_pulse(w_trigA),\n    .pulse_width(w_pulwidA)\n    );\n\nis_pulse ipB(\n    .in_sig(a2db_data),\n    .clk(CLK),\n    .threshold(14'd12288),\n    .reset_n(reset_n),\n    .is_pulse(w_trigB),\n    .pulse_width(w_pulwidB)\n    );\n\n\n//\u552f\u4e00\u306b\u3057\u3066\u6700\u5927\u306e\u5909\u66f4\u70b9\nalways @(negedge reset_n or posedge CLK)\nbegin\n    if (!reset_n) begin\n        trigA               <= 0;\n        trigB               <= 0;\n    end\n    else begin\n        trigA               <= w_trigA;\n        trigB               <= w_trigB;\n    end\nend\n\n//\u4ee5\u4e0b\u4e0a\u8a18\u3068\u540c\u6587\n\n\n\n\u307e\u3068\u3081\n\u7d50\u5c40\u30d1\u30e9\u30e1\u30fc\u30bf\u3092\u3044\u3058\u3063\u3066\u52d5\u4f5c\u6642\u9593\u304c\u6c7a\u307e\u3063\u3066\u3057\u307e\u3046\u76f4\u63a5\u306e\u539f\u56e0\u306f\u5206\u304b\u3089\u305a\u7d42\u3044\u3067\u3057\u305f\u304c\u3001\u4f55\u7269\u306b\u3082\u4ee3\u3048\u96e3\u304d\u6559\u8a13\u3092\u5f97\u307e\u3057\u305f\u3002\n\u3082\u3046\u30bf\u30a4\u30c8\u30eb\u306b\u3042\u308a\u307e\u3059\u304c\u3001\u3053\u308c\u3067\u3059\u3002\n\u540c\u671f\u56de\u8def\u306f\u5fb9\u5e95\u7684\u306b\u540c\u671f\u305b\u3088\n>\u3053\u306e\u8a18\u4e8b\u306fkstm Advent Calendar 18\u65e5\u76ee\u3067\u3059\u3002\n>http://qiita.com/advent-calendar/2016/kstm\n\n#Verilog HDL\u6982\u8981\n\u3000Verilog HDL\u3068\u306f\u3001\u5df7\u3067\u8a71\u984c\u306aFPGA(Field-Programmable Gate Array)\u306e\u69cb\u6210\u3092\u5b9a\u7fa9\u3067\u304d\u308bHDL\u306e\u4e00\u7a2e\u3067\u3059\u3002HDL\u306e\u4e2d\u3067\u3082\u3001C\u8a00\u8a9e\u30e9\u30a4\u30af\u306a\u6587\u6cd5\u3001\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u30b7\u30df\u30e5\u30ec\u30fc\u30b7\u30e7\u30f3\u74b0\u5883\u30b5\u30dd\u30fc\u30c8\u3001\u7b49\u3005\u304c\u58f2\u308a\u306a\u3088\u3046\u3067\u3059\u3010*\u8981\u51fa\u5178*\u3011\u3002\u67d0\u6559\u54e1\u66f0\u304f\u3001\u300c\u30bd\u30d5\u30c8\u30a6\u30a7\u30a2\u7551\u306e\u30d7\u30ed\u30b0\u30e9\u30de\u3067\u3082\u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\u3092\u6271\u3048\u308b\u3088\u3046\u306b\u306a\u308b\u5922\u306e\u74b0\u5883\u300d\u3068\u306e\u304a\u8a00\u8449\u3092\u9802\u304d\u307e\u3057\u305f\u304c\u3001\u500b\u4eba\u7684\u306a\u6240\u611f\u3068\u3057\u3066\u306f\u3001\u30cf\u30fc\u30c9\u304c\u7d61\u3093\u3060\u6642\u70b9\u3067\u95c7\u3067\u3059\u3002\n#\u4eca\u56de\u306e\u8ab2\u984c\n\u30002ch\u5165\u529b\u30a2\u30ca\u30ed\u30b0\u30d1\u30eb\u30b9\u4fe1\u53f7\u306b\u4efb\u610f\u306e\u30c8\u30ea\u30ac\u3092\u304b\u3051\u3001\u540c\u6642\u306b\u7acb\u3061\u4e0a\u304c\u3063\u305f\u6642\u306e\u307f\u306b\u30ab\u30a6\u30f3\u30c8\u3059\u308b\n#\u74b0\u5883\n- \u30cf\u30fc\u30c9\u30a6\u30a7\u30a2\n    - FPGA\u958b\u767a\u30dc\u30fc\u30c9\uff08The Cyclone V GX Starter Board\uff09\n    - DAC/ADC\u642d\u8f09\u30c9\u30fc\u30bf\u30fc\u30ab\u30fc\u30c9 (AD/DA Data Conversion Card)\n- \u958b\u767a\u74b0\u5883\n    - Quartus Prime Design Suite version 16.0 (Lite edition)\n\n- \u958b\u767a\u4e0b\u5730\n    - C5G_DCC.qpf\u3000(\u4e0a\u8a18\u306e\u30cf\u30fc\u30c9\u306e\u30c7\u30e2\u30f3\u30b9\u30c8\u30ec\u30fc\u30b7\u30e7\u30f3\u30d7\u30ed\u30b8\u30a7\u30af\u30c8)\n\n#\u507d\u5b9f\u88c5\n\u3000\u30d1\u30eb\u30b9\u306e\u7acb\u3061\u4e0a\u304c\u308a->\u7acb\u3061\u4e0b\u304c\u308a\u3092\u691c\u77e5\u3059\u308b\u30b5\u30d6\u30e2\u30b8\u30e5\u30fc\u30eb\u3068\u3001\u30af\u30ed\u30c3\u30af\u5358\u4f4d\u6642\u9593\u3067\u30de\u30fc\u30b8\u30f3\u3092\u53d6\u3063\u3066\u540c\u6642\u5165\u529b\u5224\u5b9a\u304c\u51fa\u6765\u308b\u3088\u3046\u306b\u3001\u4e0b\u8a18\u306e\u3088\u3046\u306b\u534a\u3070\u8133\u6b7b\u5b9f\u88c5\u3057\u307e\u3057\u305f\u3002\u304b\u306a\u308a\u9577\u3044\u3067\u3059\u304c\u3001\u8981\u70b9\u306f\u3001\u30b5\u30d6\u30e2\u30b8\u30e5\u30fc\u30eb\u306f\u5143\u30e2\u30b8\u30e5\u30fc\u30eb\u306e\u540c\u671f\u30af\u30ed\u30c3\u30af\u3067\u540c\u671f\u3055\u308c\u3066\u3044\u308b\u3053\u3068\u3068\u3001\u30de\u30fc\u30b8\u30f3\u306f\u30b5\u30d6\u30e2\u30b8\u30e5\u30fc\u30eb\u306e1bit\u51fa\u529b\u3092\u304d\u3063\u304b\u3051\u3068\u3057\u3066\u30ab\u30a6\u30f3\u30c8\u3057\u3066\u3044\u304f\u65b9\u91dd\u3067\u5b9f\u73fe\u3057\u3066\u3044\u308b\u3053\u3068\u304f\u3089\u3044\u3067\u3057\u3087\u3046\u304b\u3002\n\n```verilog:sub_module.v\n\nmodule is_pulse (\n\tin_sig,      //\u5165\u529b\u4fe1\u53f7\n\tclk,         //\u540c\u671f\u30af\u30ed\u30c3\u30af\n\tthreshold,   //\u7acb\u3061\u4e0a\u304c\u308a\u691c\u51fa\u306e\u95be\u5024\n\treset_n,     //\u975e\u540c\u671f\u30ea\u30bb\u30c3\u30c8\u7528\u5165\u529b\n\tis_pulse,    //\u30d1\u30eb\u30b9\u3092\u691c\u51fa\u3057\u305f\u3068\u304d\u30011\u540c\u671f\u30af\u30ed\u30c3\u30af\u3060\u3051\u7acb\u3061\u4e0a\u304c\u308b\n\t);\n\ninput\t[13:0]\tin_sig;\ninput\t\t\tclk;\ninput\t[13:0]\tthreshold;\ninput\t\t\treset_n;\noutput\t\t\tis_pulse;\n\nwire\t[13:0]\tin_sig;\nwire\t[13:0]\tthreshold;\nwire\t\t\tclk;\nwire\t\t\treset_n;\n\nreg\t\t\t\tis_pulse;\n\nreg\t\t[31:0]\twidth_cnt;\nreg\t\t\t\tflag;\n\n\nalways @(negedge reset_n or posedge clk)\nbegin\n\tif (!reset_n) begin\n\t\tis_pulse \t<= 0;\n\t\tpulse_width\t<= 0;\n\t\twidth_cnt\t<= 0;\n\t\tflag\t\t<= 0;\n\tend\n\telse if (!flag) begin\n\t\tif (in_sig >= threshold && in_sig < 14'd8192) begin\n\t\t\twidth_cnt\t<= 1'b1;\n\t\t\tflag\t\t<= 1'b1;\n\t\tend\n\t\telse begin\n\t\t\tis_pulse\t<= 0;\n\t\tend\n\tend\n\telse begin\n\t\tif (in_sig < threshold || in_sig >= 14'd8192) begin\n\t\t\tis_pulse \t<= 1'b1;\n\t\t\twidth_cnt\t<= 0;\n\t\t\tflag\t\t<= 0;\n\t\tend\n\t\telse begin\n\t\t\twidth_cnt\t<= width_cnt + 1'b1;\n\t\tend\n\tend\nend\n\nendmodule\n```\n\n```verilog:top_module.v\n/*\u304b\u306a\u308a\u9577\u3044\u306e\u3067\u91cd\u8981\u306a\u90e8\u5206\u306e\u307f\u629c\u7c8b*/\n//--- analog to digital converter capture and sync\n\t//--- Channel A\nalways @(negedge reset_n or posedge ADA_DCO)\nbegin\n\tif (!reset_n) begin\n\t\tper_a2da_d\t<= 14'd0;\n\tend\n\telse begin\n\t\tper_a2da_d\t<= ADA_D;\n\tend\nend\n\nalways @(negedge reset_n or posedge sys_clk)\nbegin\n\tif (!reset_n) begin\n\t\ta2da_data\t<= 14'd0;\n\tend\n\telse begin\n\t\ta2da_data\t<= per_a2da_d;\n\tend\nend\n\n\t//--- Channel B\nalways @(negedge reset_n or posedge ADB_DCO)\nbegin\n\tif (!reset_n) begin\n\t\tper_a2db_d\t<= 14'd0;\n\tend\n\telse begin\n\t\tper_a2db_d\t<= ADB_D;\n\tend\nend\n\nalways @(negedge reset_n or posedge sys_clk)\nbegin\n\tif (!reset_n) begin\n\t\ta2db_data\t<= 14'd0;\n\tend\n\telse begin\n\t\ta2db_data\t<= per_a2db_d;\n\tend\nend\n\n\nwire\t\t\ttrigA;\nreg\t\t[15:0]\tcntA;\n\nwire\t\t\ttrigB;\nreg\t\t[15:0]\tcntB;\n\nreg\t\t[15:0]\tmarginA;\nreg\t\t[15:0]\tmarginB;\nreg\t\t[15:0]\tmixcnt;\n//\u30b5\u30d6\u30e2\u30b8\u30e5\u30fc\u30eb\u30922ch\u5206\u547c\u3073\u51fa\u3057\nis_pulse ipA(\n\t.in_sig(a2da_data),\n\t.clk(CLK),\n\t.threshold(14'd12288),\n\t.reset_n(reset_n),\n\t.is_pulse(trigA),\n\t);\n\nis_pulse ipB(\n\t.in_sig(a2db_data),\n\t.clk(CLK),\n\t.threshold(14'd12288),\n\t.reset_n(reset_n),\n\t.is_pulse(trigB),\n\t);\n\n//\u30d1\u30eb\u30b9\u691c\u51fa\u306e\u56de\u6570\u30e2\u30cb\u30bf\u30fc\u7528\u30ab\u30a6\u30f3\u30bf\nalways @(negedge reset_n or posedge trigA)\nbegin\n\tif (!reset_n) begin\n\t\tcntA\t\t\t<= 0;\n\tend\n\telse begin\n\t\tcntA\t\t\t<= cntA + 1'b1;\n\tend\nend\n\nalways @(negedge reset_n or posedge trigB)\nbegin\n\tif (!reset_n) begin\n\t\tcntB\t\t\t<= 0;\n\tend\n\telse begin\n\t\tcntB\t\t\t<= cntB + 1'b1;\n\tend\nend\n//\u30de\u30fc\u30b8\u30f3\u30bf\u30a4\u30e0\u8a2d\u5b9a\nparameter threthold = 16'd32;\n//\u30de\u30fc\u30b8\u30f3\u30bf\u30a4\u30e0\u5185\u3067\u3001\u4e21\u4fe1\u53f7\u304c\u7acb\u3061\u4e0a\u304c\u3063\u305f\u3089mixcnt\u3092\u30ab\u30a6\u30f3\u30c8\u30a2\u30c3\u30d7\nalways @(negedge reset_n or posedge CLK)\nbegin\n\tif (!reset_n) begin\n\t\tmixcnt \t\t\t<= 0;\n\t\tmarginA\t\t\t<= 0;\n\t\tmarginB\t\t\t<= 0;\n\tend\n\telse begin\n\t\tif (marginA > 16'd0 && marginA < threthold && marginB > 16'd0 && marginB < threthold) begin\n\t\t\tmixcnt\t\t\t<= mixcnt + 1'b1;\n\t\t\tmarginA\t\t\t<= 16'd0;\n\t\t\tmarginB\t\t\t<= 16'd0;\n\t\tend\n\t\telse begin\n\t\t\tif (marginA >= threthold) begin\n\t\t\t\tmarginA\t\t\t<= 16'd0;\n\t\t\tend\n\t\t\telse if (marginA > 16'd0) begin\n\t\t\t\tmarginA\t\t\t<= marginA + 16'd1;\n\t\t\tend\n\t\t\telse begin\n\t\t\t\tmarginA[0]\t\t<= trigA;\n\t\t\tend\n\t\t\t\n\t\t\tif (marginB >= threthold) begin\n\t\t\t\tmarginB\t\t\t<= 16'd0;\n\t\t\tend\n\t\t\telse if (marginB > 16'd0) begin\n\t\t\t\tmarginB\t\t\t<= marginB + 16'd1;\n\t\t\tend\n\t\t\telse begin\n\t\t\t\tmarginB[0]\t\t<= trigB;\n\t\t\tend\n\t\tend\n\tend\nend\n\n\n//7\u30bb\u30b0LED\u3067\u30e2\u30cb\u30bf\u30fc\nSEG7_LUT U1(.oSEG(SEG_OUT1),.iDIG(cntA[3:0]));\nSEG7_LUT U2(.oSEG(SEG_OUT2),.iDIG(cntB[3:0]));\nSEG7_LUT U3(.oSEG(SEG_OUT3),.iDIG(4'h0));\nSEG7_LUT U4(.oSEG(SEG_OUT4),.iDIG(mixcnt[3:0]));\n```\n\n#7\u79d2\u9593\u30aa\u30f3\u30ea\u30fc\u554f\u984c\n\u3000\u3057\u304b\u3057\u3001\u3053\u306e\u30b3\u30fc\u30c9\u3092\u30b3\u30f3\u30d1\u30a4\u30eb\u3057\u3066\u5b9f\u6a5f\u306b\u6d41\u3057\u8fbc\u3080\u3068\u554f\u984c\u304c\u751f\u3058\u307e\u3059\u3002Ach\u306b\u5468\u671f1000ms\u306740ns\u306e\u5e45\u3092\u6301\u3064\u30d1\u30eb\u30b9\u3092\u3001Bch\u306b\u5468\u671f500ms\u306740ns\u306e\u5e45\u3092\u6301\u3064\u30d1\u30eb\u30b9\u3092\u305d\u308c\u305e\u308c\u5165\u529b\u3057\u305f\u3068\u3053\u308d\u3001\u304d\u3063\u304b\u308a7\u79d2\u9593\u3060\u3051\u540c\u6642\u5165\u529b\u30ab\u30a6\u30f3\u30c8\u30a2\u30c3\u30d7\u304c\u52d5\u4f5c\u3057\u3001\u305d\u306e\u5f8c\u306f\u5168\u304f\u52d5\u4f5c\u3057\u306a\u304f\u306a\u308a\u307e\u3057\u305f\u3002\n\u3000\u975e\u540c\u671f\u30ea\u30bb\u30c3\u30c8\u3092\u304b\u3051\u308b\u3068\u3001\u307e\u305f7\u79d2\u3060\u3051\u52d5\u4f5c\u3059\u308b\u30017\u3068\u306f2^3-1\u3067\u3042\u308b\u306a\u3069\u3001\u30b3\u30fc\u30c9\u8a18\u8ff0\u8005\u5074\u306b\u554f\u984c\u304c\u3042\u308a\u305d\u3046\u306a\u632f\u308b\u821e\u3044\u304c\u3042\u308a\u307e\u3057\u305f\u304c\u3001\u3053\u306e\u554f\u984c\u306e\u4e0d\u53ef\u89e3\u6975\u307e\u308b\u73fe\u8c61\u3068\u3057\u3066\u3001if\u6587\u306e\u4e2d\u3067\u3057\u304b\u7528\u3044\u3066\u3044\u306a\u3044`parameter threthold = 16'd32;`\u306e\u5024\u3092\u3001\u4f8b\u3048\u3070128\u306b\u3057\u305f\u3068\u304d\u306f31\u79d2\u3060\u3051\u52d5\u4f5c\u3059\u308b\u3068\u3044\u3046\u3001\u8b0e\u306e\u7dda\u5f62\u6027\u3092\u6301\u3064\u518d\u73fe\u6027\u304c\u8a8d\u3081\u3089\u308c\u305f\u3053\u3068\u3092\u6319\u3052\u307e\u3059\u3002\n\u3000\n#\u89e3\u6c7a\u7de8\n##\u539f\u56e0\uff08\uff1f\uff09\n\u3000\u602a\u3057\u3044\u3068\u3053\u308d\u3092\u6d17\u3063\u3066\u3082\u3001\u30cd\u30c3\u30c8\u306e\u6d77\u3092\u6f01\u3063\u3066\u3082\u3001\u306a\u304b\u306a\u304b\u89e3\u6c7a\u306b\u81f3\u3089\u305a\u3001\u5f53\u521d\u8981\u7d20\u3092\u8ffd\u52a0\u3059\u308b\u305f\u3073\u306b\u6574\u6570\u3067\u30d0\u30fc\u30b8\u30e7\u30f3\u3092\u4e0a\u3052\u3066\u7ba1\u7406\u3057\u3066\u3044\u305f\u3082\u306e\u304c\u3001\u5c11\u6570\u7b2c\uff12\u4f4d\u307e\u3067\u5230\u9054\u3057\u305f\u3068\u304d\u306f\u3069\u3046\u3057\u3066\u304f\u308c\u3088\u3046\u304b\u3068\u8003\u3048\u3066\u3044\u307e\u3057\u305f\u3002\n\u3000\u3044\u3088\u3044\u3088\u3001\u624b\u8a70\u307e\u308a\u304b\u3068\u601d\u3044\u304d\u3084\u3001[\u516c\u5f0f\u306e\u30b5\u30dd\u30fc\u30c8](https://www.altera.co.jp/support/support-resources/knowledge-base/solutions/rd10022013_898.html)\u306b\u884c\u304d\u7740\u304d\u307e\u3057\u305f\u3002\u62d9\u3044\u82f1\u8a9e\u529b\u3092\u99c6\u4f7f\u3057\u3066\u8a33\u3059\u3068\u3001\n>\u30ec\u30b8\u30b9\u30bf\u306e\u5909\u66f4\u3059\u308b\u30bf\u30a4\u30df\u30f3\u30b0\u306b\u7528\u3044\u308b\u4fe1\u53f7\u304c\u304a\u304b\u3057\u305d\u3046\u3002\n\u30ed\u30b8\u30c3\u30af\u3092\u5909\u66f4\u3059\u308b\u304b\u3001\u4fe1\u53f7\u3092\u9069\u5207\u306b\u5236\u5fa1\u3057\u3066\u304f\u3060\u3055\u3044\u3002\n\n\u3068\u306e\u3053\u3068\u3067\u3057\u305f\u3002\u6b63\u3057\u3044\u304b\u691c\u8a3c\u3067\u304d\u306a\u3044\u306e\u3067\u3001\u8a71\u534a\u5206\u306b\u805e\u3044\u3066\u6b32\u3057\u3044\u306e\u3067\u3059\u304c\u3001\u30d5\u30a1\u30f3\u30a2\u30a6\u30c8\u6570\u3068\u304b\u306b\u5f71\u97ff\u3055\u308c\u308b\u3089\u3057\u3044\u3067\u3059\u3002\u3059\u3054\u3044\u63bb\u3044\u6458\u3093\u3067\u8a00\u3046\u3068\u30cf\u30fc\u30c9\u6545\u306e\u554f\u984c\u3067\u3057\u305f\u3002\n\n##\u771f\u5b9f\u88c5\u524d\u6e96\u5099\n\u3000\u4eca\u66f4\u3067\u306f\u3042\u308a\u307e\u3059\u304c\u3001Verilog HDL\u306b\u304a\u3051\u308b\u5909\u6570\u306e\u3088\u3046\u306a\u4f55\u304b\u3001wire\u3068reg\u306b\u8a00\u53ca\u3057\u307e\u3059\u3002wire\u306f\u5206\u304b\u308a\u3084\u3059\u304f\u914d\u7dda\u306e\u3053\u3068\u3067\u3001\u3053\u308c\u306bassign\u3055\u308c\u3066\u3044\u308b\u3082\u306e\u306f\u5909\u66f4\u304c\u5373\u6642\u306b\u53cd\u6620\u3055\u308c\u307e\u3059\u3002\u3002reg\u306f\u30ec\u30b8\u30b9\u30bf\u306e\u3053\u3068\u3067\u3001\u5024\u306e\u4fdd\u6301\u304c\u3067\u304d\u308b\u3053\u3068\u304b\u3089\u3001\u3053\u3061\u3089\u306e\u65b9\u304c\u5909\u6570\u3063\u307d\u3044\u3067\u3059\u3002\u304c\u3001\u5024\u306e\u5909\u66f4\u30bf\u30a4\u30df\u30f3\u30b0\u306falways\u6587\uff0b@(\u30a4\u30d9\u30f3\u30c8)\u3067\u5236\u5fa1\u3059\u308b\u3068\u3053\u308d\u306f\u30cf\u30fc\u30c9\u3089\u3057\u3044\u3068\u3053\u308d\u3067\u3001\u30d7\u30ed\u30b0\u30e9\u30de\u306b\u6c42\u3081\u3089\u308c\u308b\u30b7\u30ea\u30a2\u30eb\u306a\u8003\u3048\u65b9\u3092\u3076\u3061\u58ca\u3057\u3066\u304f\u308c\u307e\u3059\u3002\u56de\u8def\u3063\u3066\u3001\u57fa\u672c\u7684\u306b\u30d1\u30e9\u30ec\u30eb\u3067\u6c38\u7d9a\u3067\u3059\u304b\u3089\u306d\u3002\n\n##\u771f\u5b9f\u88c5\n\u3000\u554f\u984c\u306f\u3001\"\u30ec\u30b8\u30b9\u30bf\u306e\u5909\u66f4\u3059\u308b\u30bf\u30a4\u30df\u30f3\u30b0\"\u3001\u3064\u307e\u308a\u3001\"always\u6587\uff0b@(\u30a4\u30d9\u30f3\u30c8)\"\u306e\u30a4\u30d9\u30f3\u30c8\u306b\u96e3\u3042\u308a\u3068\u3044\u3046\u3053\u3068\u3067\u3059\u3002\u3053\u3053\u3067\u3001\u4e0a\u8a18\u306e\u30b3\u30fc\u30c9\u3092\u898b\u8fd4\u3059\u3068\u3001\u30b5\u30d6\u30e2\u30b8\u30e5\u30fc\u30eb\u304b\u3089\u306e\u51fa\u529b\u3092wire\u3067\u53d7\u3051\u53d6\u308a\u3001\u3053\u308c\u3092always\u306e\u30a4\u30d9\u30f3\u30c8\u306b\u4f7f\u3063\u305f\u308a\u3001\u30de\u30fc\u30b8\u30f3\u30bf\u30a4\u30e0\u306e\u304d\u3063\u304b\u3051\u306a\u3069\u306b\u591a\u304f\u4f7f\u308f\u308c\u3066\u3044\u307e\u3059\u3002\u30b5\u30d6\u30e2\u30b8\u30e5\u30fc\u30eb\u3092\u30af\u30ed\u30c3\u30af\u3067\u540c\u671f\u3055\u305b\u3066\u3044\u305f\u3053\u3068\u304b\u3089\u5b8c\u5168\u306b\u30ce\u30fc\u30de\u30fc\u30af\u3067\u3057\u305f\u304c\u3001\u5373\u6642\u5909\u66f4\u306e\u3042\u308a\u5f97\u308bwire\u3067\u3059\u3002\u6016\u3044\u3067\u3059\u3002\u4f8b\u30481bit\u3067\u3082\u3001\u4f55\u304b\u9045\u5ef6\u304c\u3042\u3063\u305f\u3089\u3001\u4f55\u304b\u30c1\u30e3\u30bf\u30ea\u30f3\u30b0\u306e\u3088\u3046\u306a\u3082\u306e\u3092\u8d77\u3053\u3057\u3066\u3044\u305f\u3089\u3001\u30a8\u30c8\u30bb\u30c8\u30e9\u3001\u3068\u3066\u3082\u6016\u3044\u3067\u3059\u3002\u305d\u3053\u3067\u3001\u30b5\u30d6\u30e2\u30b8\u30e5\u30fc\u30eb\u306e\u51fa\u529b\u3092\u30af\u30ed\u30c3\u30af\u3067\u66f4\u65b0\u3055\u308c\u308b\u30ec\u30b8\u30b9\u30bf\u3067\u540c\u671f\u3092\u53d6\u308a\u3001\u3053\u308c\u3067\u5404\u7a2e\u30a4\u30d9\u30f3\u30c8\u306a\u3069\u3092\u99c6\u52d5\u3055\u305b\u3066\u4e8b\u306a\u304d\u3092\u5f97\u307e\u3057\u305f\u3002\n\n```verilog:neo_top_module.v\n//\u4ee5\u4e0a\u4e0a\u8a18\u3068\u540c\u6587\nwire\t\t\tw_trigA;\nreg\t\t\t\ttrigA;\nreg\t\t[15:0]\tcntA;\n\nwire\t\t\tw_trigB;\nreg\t\t\t\ttrigB;\nreg\t\t[15:0]\tcntB;\n\nreg\t\t[15:0]\tmarginA;\nreg\t\t[15:0]\tmarginB;\nreg\t\t[15:0]\tmixcnt;\n\nis_pulse ipA(\n\t.in_sig(a2da_data),\n\t.clk(CLK),\n\t.threshold(14'd12288),\n\t.reset_n(reset_n),\n\t.is_pulse(w_trigA),\n\t.pulse_width(w_pulwidA)\n\t);\n\nis_pulse ipB(\n\t.in_sig(a2db_data),\n\t.clk(CLK),\n\t.threshold(14'd12288),\n\t.reset_n(reset_n),\n\t.is_pulse(w_trigB),\n\t.pulse_width(w_pulwidB)\n\t);\n\n\n//\u552f\u4e00\u306b\u3057\u3066\u6700\u5927\u306e\u5909\u66f4\u70b9\nalways @(negedge reset_n or posedge CLK)\nbegin\n\tif (!reset_n) begin\n\t\ttrigA\t\t\t\t<= 0;\n\t\ttrigB\t\t\t\t<= 0;\n\tend\n\telse begin\n\t\ttrigA\t\t\t\t<= w_trigA;\n\t\ttrigB\t\t\t\t<= w_trigB;\n\tend\nend\n\t\n//\u4ee5\u4e0b\u4e0a\u8a18\u3068\u540c\u6587\n```\n\n#\u307e\u3068\u3081\n\u7d50\u5c40\u30d1\u30e9\u30e1\u30fc\u30bf\u3092\u3044\u3058\u3063\u3066\u52d5\u4f5c\u6642\u9593\u304c\u6c7a\u307e\u3063\u3066\u3057\u307e\u3046\u76f4\u63a5\u306e\u539f\u56e0\u306f\u5206\u304b\u3089\u305a\u7d42\u3044\u3067\u3057\u305f\u304c\u3001\u4f55\u7269\u306b\u3082\u4ee3\u3048\u96e3\u304d\u6559\u8a13\u3092\u5f97\u307e\u3057\u305f\u3002\n\u3082\u3046\u30bf\u30a4\u30c8\u30eb\u306b\u3042\u308a\u307e\u3059\u304c\u3001\u3053\u308c\u3067\u3059\u3002\n**\u540c\u671f\u56de\u8def\u306f\u5fb9\u5e95\u7684\u306b\u540c\u671f\u305b\u3088**\n", "tags": ["Verilog"]}