// Seed: 3222097481
`timescale 1ps / 1 ps
module module_0 (
    input  id_0,
    input  id_1,
    input  id_2,
    output id_3,
    output id_4,
    input  id_5
);
  reg   id_6;
  logic id_7;
  always @(negedge id_7) id_6 <= 1;
endmodule
