-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Tue Mar 15 12:23:16 2022
-- Host        : mconsonni-All-Series running 64-bit Ubuntu 20.04.4 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_dlconstant_gpio_1_0_sim_netlist.vhdl
-- Design      : design_1_dlconstant_gpio_1_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tftg256-2
-- --------------------------------------------------------------------------------
`protect begin_protected
`protect version = 2
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect begin_commonblock
`protect control error_handling = "delegated"
`protect control runtime_visibility = "delegated"
`protect control child_visibility = "delegated"
`protect control decryption = (activity==simulation)? "false" : "true"
`protect end_commonblock
`protect begin_toolblock
`protect rights_digest_method="sha256"
`protect key_keyowner = "Xilinx", key_keyname= "xilinxt_2020_08", key_method = "rsa", key_block
Flpphezo9d1B7Ruh6QfEVZP+/zUdyk1tGJ9lVEMFmAgN6NvdWXbPrgBRIlKpIL3doJMqAK0T6gSM
jzOdNxysplWJwrqXgqUpOH3oygEwXSE8qVNAV1IW3ZiN3JVhtwgo8FfZ87gOi/gqx+42qhdKmdrT
8gflFi2GguS7HGy5WXHyLXgfndVGyG173f5ZlS1qhMjanY9sAdGIY9lfHuFfQF5hoxc3gJkqwm1u
JRz8CIr16hH3GcehFDtVwecRUhRfHGFMN7s76Lq60xxa2fJriuqHU7xZ69Yd8t90MCz2mpKcMUss
gx89PtZu7lIqARGaUuViapiTbpXvEHnuJivsCg==

`protect control xilinx_configuration_visible = "false"
`protect control xilinx_enable_modification = "false"
`protect control xilinx_enable_probing = "false"
`protect control xilinx_enable_netlist_export = "true"
`protect control xilinx_enable_bitstream = "true"
`protect control decryption = (xilinx_activity==simulation)? "false" : "true"
`protect end_toolblock="7SGoAXadKN90mEv89L0drAAgXP1TtagDblLhKKCCre4="
`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 1168)
`protect data_block
BCmzRr9+6Wy9tMaG8wVV8O7j2kZNPkmF447DCIo0Zw+1io6VnNFSBJwC+Rd+x4InnkteyZK7gFXB
Uj/pQ1LCwR66u3lWGyZlZRo+JGFuq7qs3QwXa65GUoz9V07lFVPmI/BzIwgJ4ynagRWb6qabotX6
VoC9r28P9L3DN1lWfuURiwxHlRyfoOZh4ai02niiSGLUyCpx3ABODxg5/XWko2hWn4pfJGY2kL42
K1QazUTvG7DK3TjBZdCFDEchjkY/68+PfGbAI96YNQTbYglwMFz02dzVh3JQRY8/4qH2X7OSI7gj
Ik1OS4BqhxF69rzxgrKsCgr7fpHRgEIzaWJcEIDyvrmxj3V79XDpH9pooxaRjL9S8MEnFqbu9jB6
x53ACyjI+epjl5fZc4F2gg+GXupLa3UDZqL/mWsDklVKVLBLSXH+jxUpNfM/j6cjdBbYHiwo+fTm
ulsWmcq0S8J9V62ZXkedyR+PFoB30Nsto7pasDDYLsxAWWDhmZ8SvBWv/SSWkRtqu1f27QdOLnTI
x7HKqDEqhJVK93oaMYWLfx30nznmmeKEGT0y/GxSK8ICsAWmIaNzlBwAtNqGiV1r1qqbAmNB7xpZ
i/oEWYnQ2+r6cgxh2UZBEI8ttPOtVhKE/ia40uqogHEWSumKP18PSUTcFCuBYTbGufdeqESPCn6Q
ruNZY9G82YcGU4zAqLlPhlL9J9eNYaWOSV5wCcq5nhaTvjzwXDphsWk4TAJ7E+uRwiRPoBVjms5z
JNVYT906Xmk0waG+QkWEKElkbKQtG13SgAJasZgqbC64eIuClDpjcxeIYqZWG7sZx4l/z9JkZe7c
ad/Arsj5bN0fLCJqF86pff6RQL+L39E0bzrV/komF1qwU6Ev8FTaQRR09o4ztJUTVD8yvVlf1EPa
mibQEV401FBj80itmDmoktaTRnY/Obd2fpkM++b+9/mxooiGrEXRA/s5UIflIXU75TUdiHLfJMF7
5eEeIe83Acehj65deAQt+RsqN9r3uot+UaAaOFpXaA8n38UfQ5hxHOF3EdWMUPBPnH7QCOOFGUqI
6pL47CwNzbsyDqAemKAynyBU1/Esxj9X+MYXCL5o+Nz8MXIDg96cBTd8/EjY7iviZD13+Ic4zYtp
dvbxRlNtLeMts/EslffHKWkzvtPpIpcnOPAWmT/YoCL45OH371BoB22N0v2XDluNnznh8Kk6p8tF
n6fgeqV7QFUqz30CYcSxPzbRt1PvDxpawjSTFW0H7274VQUahfirufCo6TALkmO9AZtvh36LgEi/
vexJuAafkoG8m4lmCAm52Pu8HXTGKWFVdPiG3Fbahhik/8VU/ZNhwMTN/orVd1q7t1WLiZTkkpQp
NgCYK5TfWViUeoNGo+RE53MJ8Cxvsj9hZFXag0tcM/+DrJLm9HG/vKyR9TyjdwXW6/V2TM/ugfZo
01SdPuDiRKoP6nOW31QYFo3W0Rac3qMCKLpaYWIafCpwKop0efimyQwEe16kzyQdyyAKrhDdWEom
DX6ToS4KKBtE10GJVzSWyEnq6j1QxnrDQOz4LQ==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    constant_val : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_dlconstant_gpio_1_0,dlconstant,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute ip_definition_source : string;
  attribute ip_definition_source of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "dlconstant,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute VALUE : integer;
  attribute VALUE of U0 : label is 1;
  attribute WIDTH : integer;
  attribute WIDTH of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute x_interface_info : string;
  attribute x_interface_info of constant_val : signal is "xilinx.com:interface:gpio:1.0 constant_out TRI_O";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of constant_val : signal is "XIL_INTERFACENAME constant_out, BOARD.ASSOCIATED_PARAM CONSTANT_BOARD_INTERFACE";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dlconstant
     port map (
      constant_val(0) => constant_val(0)
    );
end STRUCTURE;
