
*** Running vivado
    with args -log Gate_top.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Gate_top.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Gate_top.tcl -notrace
Command: synth_design -top Gate_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22028 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 307.207 ; gain = 100.602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Gate_top' [D:/Program/vivado/SteinsGate0_GIT/GateFSM/GateFSM.srcs/sources_1/new/Gate_top.v:23]
INFO: [Synth 8-638] synthesizing module 'Gate_ctrl' [D:/Program/vivado/SteinsGate0_GIT/GateFSM/GateFSM.srcs/sources_1/new/GateFSM.v:23]
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter over bound to: 2'b10 
WARNING: [Synth 8-567] referenced signal 'GL_over' should be on the sensitivity list [D:/Program/vivado/SteinsGate0_GIT/GateFSM/GateFSM.srcs/sources_1/new/GateFSM.v:79]
INFO: [Synth 8-256] done synthesizing module 'Gate_ctrl' (1#1) [D:/Program/vivado/SteinsGate0_GIT/GateFSM/GateFSM.srcs/sources_1/new/GateFSM.v:23]
INFO: [Synth 8-638] synthesizing module 'RotationSensor' [D:/Program/vivado/SteinsGate0_GIT/RotationSensor/RotationSensor.srcs/sources_1/new/RotationSensor.v:177]
INFO: [Synth 8-638] synthesizing module 'RotaryEncoder' [D:/Program/vivado/SteinsGate0_GIT/RotationSensor/RotationSensor.srcs/sources_1/new/RotationSensor.v:23]
	Parameter HOLD_TIME bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'RotaryEncoder' (2#1) [D:/Program/vivado/SteinsGate0_GIT/RotationSensor/RotationSensor.srcs/sources_1/new/RotationSensor.v:23]
INFO: [Synth 8-256] done synthesizing module 'RotationSensor' (3#1) [D:/Program/vivado/SteinsGate0_GIT/RotationSensor/RotationSensor.srcs/sources_1/new/RotationSensor.v:177]
INFO: [Synth 8-638] synthesizing module 'meet_logic' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/meet_logic.v:23]
	Parameter _MAX_OFFSET bound to: 33554432 - type: integer 
	Parameter _BAS_OFFSET bound to: 10000000 - type: integer 
	Parameter _PER_OFFSET bound to: 512 - type: integer 
	Parameter _DIAMETER bound to: 21600 - type: integer 
	Parameter _START_P bound to: 1000 - type: integer 
	Parameter _MEET_DIST bound to: 300 - type: integer 
	Parameter _MEET_OFF bound to: 200000 - type: integer 
	Parameter _BAS_SPEED bound to: 64 - type: integer 
	Parameter _BAS_TIME bound to: 64 - type: integer 
	Parameter _SPEED_LEVEL bound to: 16 - type: integer 
	Parameter _BACK_TIMES bound to: 3 - type: integer 
	Parameter _SCREEN_WIDTH bound to: 1024 - type: integer 
	Parameter _SCREEN_TIME bound to: 2048 - type: integer 
	Parameter _SCREEN_OFFSET bound to: 500000 - type: integer 
	Parameter _CHARA_XPOS bound to: 512 - type: integer 
	Parameter _CHARA_WIDTH bound to: 200 - type: integer 
	Parameter _HOLD_TIME bound to: 20 - type: integer 
INFO: [Synth 8-638] synthesizing module 'anotherChara' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/meet_logic.v:238]
	Parameter _BAS_TIME bound to: 64 - type: integer 
	Parameter _SCREEN_WIDTH bound to: 1024 - type: integer 
	Parameter _SCREEN_TIME bound to: 2048 - type: integer 
	Parameter _SCREEN_OFFSET bound to: 500000 - type: integer 
	Parameter _CHARA_XPOS bound to: 512 - type: integer 
	Parameter _CHARA_WIDTH bound to: 200 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'anotherChara' (4#1) [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/meet_logic.v:238]
INFO: [Synth 8-638] synthesizing module 'calSpeed' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/meet_logic.v:221]
	Parameter _MAX_OFFSET bound to: 33554432 - type: integer 
	Parameter _BAS_OFFSET bound to: 0 - type: integer 
	Parameter _BAS_SPEED bound to: 64 - type: integer 
	Parameter _SPEED_LEVEL bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'calSpeed' (5#1) [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/meet_logic.v:221]
INFO: [Synth 8-638] synthesizing module 'calSpeed__parameterized0' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/meet_logic.v:221]
	Parameter _MAX_OFFSET bound to: 33554432 - type: integer 
	Parameter _BAS_OFFSET bound to: 10000000 - type: integer 
	Parameter _BAS_SPEED bound to: 64 - type: integer 
	Parameter _SPEED_LEVEL bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'calSpeed__parameterized0' (5#1) [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/meet_logic.v:221]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/meet_logic.v:143]
WARNING: [Synth 8-324] index 2 out of range [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/meet_logic.v:200]
INFO: [Synth 8-256] done synthesizing module 'meet_logic' (6#1) [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/meet_logic.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'obstimes' does not match port width (4) of module 'meet_logic' [D:/Program/vivado/SteinsGate0_GIT/GateFSM/GateFSM.srcs/sources_1/new/Gate_top.v:82]
WARNING: [Synth 8-689] width (8) of port connection 'offgress' does not match port width (9) of module 'meet_logic' [D:/Program/vivado/SteinsGate0_GIT/GateFSM/GateFSM.srcs/sources_1/new/Gate_top.v:84]
INFO: [Synth 8-638] synthesizing module 'display_seg' [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/display_seg.v:23]
INFO: [Synth 8-638] synthesizing module 'hex_to_bcd' [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/hex_to_bcd.v:22]
INFO: [Synth 8-256] done synthesizing module 'hex_to_bcd' (7#1) [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/hex_to_bcd.v:22]
INFO: [Synth 8-638] synthesizing module 'seven_segment_display' [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/seven_segment_display.v:22]
INFO: [Synth 8-226] default block is never used [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/seven_segment_display.v:71]
INFO: [Synth 8-226] default block is never used [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/seven_segment_display.v:91]
INFO: [Synth 8-256] done synthesizing module 'seven_segment_display' (8#1) [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/seven_segment_display.v:22]
INFO: [Synth 8-638] synthesizing module 'speed_led_display' [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:23]
INFO: [Synth 8-638] synthesizing module 'divider_5M' [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/display_divider.v:54]
	Parameter DIV_FACTOR bound to: 5000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider_5M' (9#1) [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/display_divider.v:54]
INFO: [Synth 8-256] done synthesizing module 'speed_led_display' (10#1) [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/speed_led_display.v:23]
INFO: [Synth 8-256] done synthesizing module 'display_seg' (11#1) [D:/Program/vivado/SteinsGate0_GIT/Glowtube/Glowtube.srcs/sources_1/new/display_seg.v:23]
INFO: [Synth 8-638] synthesizing module 'vga_top' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/vga_top.v:23]
INFO: [Synth 8-638] synthesizing module 'divider_2' [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/vga_divider.v:24]
INFO: [Synth 8-256] done synthesizing module 'divider_2' (12#1) [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/vga_divider.v:24]
INFO: [Synth 8-638] synthesizing module 'VGA_game_layers_syn' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/VGA_game_layers_syn.v:23]
	Parameter H_DISP bound to: 1024 - type: integer 
	Parameter V_DISP bound to: 600 - type: integer 
INFO: [Synth 8-638] synthesizing module 'BG_layer' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:23]
	Parameter H_DISP bound to: 1024 - type: integer 
	Parameter V_DISP bound to: 600 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BG_layer' (13#1) [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:23]
INFO: [Synth 8-638] synthesizing module 'Satellbg_layer' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:53]
	Parameter H_DISP bound to: 1024 - type: integer 
	Parameter V_DISP bound to: 600 - type: integer 
	Parameter IMG_WIDTH bound to: 100 - type: integer 
	Parameter IMG_HEIGHT bound to: 100 - type: integer 
	Parameter BASEY bound to: 400 - type: integer 
	Parameter START_PRO bound to: 341 - type: integer 
	Parameter END_PRO bound to: 682 - type: integer 
	Parameter TIMES bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'satellite1_rom' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/satellite1_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'satellite1_rom' (14#1) [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/satellite1_rom_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'satellite1_rom' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:113]
INFO: [Synth 8-638] synthesizing module 'building1_rom' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/building1_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'building1_rom' (15#1) [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/building1_rom_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'building1_rom' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:119]
INFO: [Synth 8-638] synthesizing module 'building2_rom' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/building2_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'building2_rom' (16#1) [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/building2_rom_stub.v:6]
WARNING: [Synth 8-689] width (13) of port connection 'addra' does not match port width (14) of module 'building2_rom' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:125]
INFO: [Synth 8-256] done synthesizing module 'Satellbg_layer' (17#1) [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:53]
INFO: [Synth 8-638] synthesizing module 'Road_layer' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:132]
	Parameter H_DISP bound to: 1024 - type: integer 
	Parameter V_DISP bound to: 600 - type: integer 
	Parameter IMG_WIDTH bound to: 256 - type: integer 
	Parameter IMG_HEIGHT bound to: 141 - type: integer 
INFO: [Synth 8-638] synthesizing module 'divider_1M' [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/vga_divider.v:73]
	Parameter DIV_FACTOR bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divider_1M' (18#1) [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/vga_divider.v:73]
INFO: [Synth 8-638] synthesizing module 'road1_rom' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/road1_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'road1_rom' (19#1) [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/road1_rom_stub.v:6]
WARNING: [Synth 8-350] instance 'ROM_inst' of module 'road1_rom' requires 6 connections, but only 5 given [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:182]
INFO: [Synth 8-256] done synthesizing module 'Road_layer' (20#1) [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:132]
INFO: [Synth 8-638] synthesizing module 'Chara_layer' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:192]
	Parameter H_DISP bound to: 1024 - type: integer 
	Parameter V_DISP bound to: 600 - type: integer 
	Parameter IMG_WIDTH bound to: 200 - type: integer 
	Parameter IMG_HEIGHT bound to: 200 - type: integer 
	Parameter SHRINK bound to: 10 - type: integer 
	Parameter POSX bound to: 512 - type: integer 
	Parameter POSY bound to: 230 - type: integer 
	Parameter SHARP bound to: 16 - type: integer 
INFO: [Synth 8-638] synthesizing module 'chara1_rom' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/chara1_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'chara1_rom' (21#1) [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/chara1_rom_stub.v:6]
WARNING: [Synth 8-350] instance 'ROM1_inst' of module 'chara1_rom' requires 6 connections, but only 5 given [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:313]
INFO: [Synth 8-638] synthesizing module 'chara2_rom' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/chara2_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'chara2_rom' (22#1) [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/chara2_rom_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'chris1_rom' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/chris1_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'chris1_rom' (23#1) [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/chris1_rom_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'chris2_rom' [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/chris2_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'chris2_rom' (24#1) [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/realtime/chris2_rom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'Chara_layer' (25#1) [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:192]
INFO: [Synth 8-256] done synthesizing module 'VGA_game_layers_syn' (26#1) [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/VGA_game_layers_syn.v:23]
WARNING: [Synth 8-689] width (3) of port connection 'chara' does not match port width (4) of module 'VGA_game_layers_syn' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/vga_top.v:51]
INFO: [Synth 8-638] synthesizing module 'vga_driver_1024x600' [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/vga_driver_1024x600.v:23]
	Parameter H_SYNC bound to: 136 - type: integer 
	Parameter H_BACK bound to: 160 - type: integer 
	Parameter H_DISP bound to: 1024 - type: integer 
	Parameter H_FRONT bound to: 24 - type: integer 
	Parameter H_TOTAL bound to: 1344 - type: integer 
	Parameter V_SYNC bound to: 3 - type: integer 
	Parameter V_BACK bound to: 23 - type: integer 
	Parameter V_DISP bound to: 600 - type: integer 
	Parameter V_FRONT bound to: 1 - type: integer 
	Parameter V_TOTAL bound to: 627 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'vga_driver_1024x600' (27#1) [D:/Program/vivado/SteinsGate0_GIT/VGA/VGA.srcs/sources_1/new/vga_driver_1024x600.v:23]
INFO: [Synth 8-256] done synthesizing module 'vga_top' (28#1) [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/vga_top.v:23]
WARNING: [Synth 8-689] width (8) of port connection 'obstimes' does not match port width (4) of module 'vga_top' [D:/Program/vivado/SteinsGate0_GIT/GateFSM/GateFSM.srcs/sources_1/new/Gate_top.v:108]
WARNING: [Synth 8-689] width (8) of port connection 'offgress' does not match port width (9) of module 'vga_top' [D:/Program/vivado/SteinsGate0_GIT/GateFSM/GateFSM.srcs/sources_1/new/Gate_top.v:110]
INFO: [Synth 8-256] done synthesizing module 'Gate_top' (29#1) [D:/Program/vivado/SteinsGate0_GIT/GateFSM/GateFSM.srcs/sources_1/new/Gate_top.v:23]
WARNING: [Synth 8-3331] design Chara_layer has unconnected port chara[3]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thisTime[5]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thisTime[4]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thisTime[3]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thisTime[2]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thisTime[1]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thisTime[0]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thatTime[5]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thatTime[4]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thatTime[3]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thatTime[2]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thatTime[1]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thatTime[0]
WARNING: [Synth 8-3331] design meet_logic has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 352.305 ; gain = 145.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 352.305 ; gain = 145.699
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'building1_rom' instantiated as 'vga_uut/clr_syn_inst/satellbg_inst/ROM1_inst' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:117]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'building2_rom' instantiated as 'vga_uut/clr_syn_inst/satellbg_inst/ROM2_inst' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:123]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'chara1_rom' instantiated as 'vga_uut/clr_syn_inst/chara_inst/ROM1_inst' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:313]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'chara2_rom' instantiated as 'vga_uut/clr_syn_inst/chara_inst/ROM2_inst' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:320]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'chris1_rom' instantiated as 'vga_uut/clr_syn_inst/chara_inst/ROM3_inst' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:326]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'chris2_rom' instantiated as 'vga_uut/clr_syn_inst/chara_inst/ROM4_inst' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:332]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'road1_rom' instantiated as 'vga_uut/clr_syn_inst/road_inst/ROM_inst' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:182]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'satellite1_rom' instantiated as 'vga_uut/clr_syn_inst/satellbg_inst/ROM_inst' [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:111]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp/chara1_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/chara_inst/ROM1_inst'
Finished Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp/chara1_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/chara_inst/ROM1_inst'
Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp_2/chara2_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/chara_inst/ROM2_inst'
Finished Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp_2/chara2_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/chara_inst/ROM2_inst'
Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp_3/road1_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/road_inst/ROM_inst'
Finished Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp_3/road1_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/road_inst/ROM_inst'
Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp_4/satellite1_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/satellbg_inst/ROM_inst'
Finished Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp_4/satellite1_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/satellbg_inst/ROM_inst'
Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp_5/chris2_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/chara_inst/ROM4_inst'
Finished Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp_5/chris2_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/chara_inst/ROM4_inst'
Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp_6/chris1_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/chara_inst/ROM3_inst'
Finished Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp_6/chris1_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/chara_inst/ROM3_inst'
Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp_7/building1_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/satellbg_inst/ROM1_inst'
Finished Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp_7/building1_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/satellbg_inst/ROM1_inst'
Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp_8/building2_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/satellbg_inst/ROM2_inst'
Finished Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.runs/synth_1/.Xil/Vivado-23948-LAPTOP-AB75201K/dcp_8/building2_rom_in_context.xdc] for cell 'vga_uut/clr_syn_inst/satellbg_inst/ROM2_inst'
Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc]
Finished Parsing XDC File [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/constraints/gate_test.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Gate_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Gate_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 658.734 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 658.734 ; gain = 452.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 658.734 ; gain = 452.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 658.734 ; gain = 452.129
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/meet_logic.v:159]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Program/vivado/SteinsGate0_GIT/CentralGate/CentralGate.srcs/sources_1/new/meet_logic.v:194]
INFO: [Synth 8-5546] ROM "O_CLK_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "led" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "O_CLK_reg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [D:/Program/vivado/SteinsGate0_GIT/GameGraphic/GameGraphic.srcs/sources_1/new/Game_Layers.v:153]
INFO: [Synth 8-5546] ROM "cnt_v" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 658.734 ; gain = 452.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 6     
	   2 Input     32 Bit       Adders := 7     
	   2 Input     27 Bit       Adders := 2     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 3     
	   2 Input     11 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 3     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 7     
	   2 Input      4 Bit       Adders := 125   
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 7     
	               10 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 44    
+---Multipliers : 
	                 6x27  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     27 Bit        Muxes := 6     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 6     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   3 Input     12 Bit        Muxes := 1     
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 23    
	   5 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 7     
	  11 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 111   
	   8 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Gate_ctrl 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
Module RotaryEncoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module anotherChara 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 4     
	   3 Input     17 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module calSpeed 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 3     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
Module calSpeed__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 2     
Module meet_logic 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               22 Bit    Registers := 2     
	               10 Bit    Registers := 3     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Multipliers : 
	                 6x27  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 4     
	   2 Input     22 Bit        Muxes := 6     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 4     
Module hex_to_bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 124   
+---Muxes : 
	   2 Input      4 Bit        Muxes := 108   
Module seven_segment_display 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
Module divider_5M 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module speed_led_display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 16    
Module divider_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module BG_layer 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     12 Bit        Muxes := 1     
Module Satellbg_layer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input     12 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
Module divider_1M 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Road_layer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
Module Chara_layer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 3     
	   4 Input     16 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     12 Bit        Muxes := 15    
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VGA_game_layers_syn 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               12 Bit    Registers := 1     
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
Module vga_driver_1024x600 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 658.734 ; gain = 452.129
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP offgress0, operation Mode is: A*(B:0x3c).
DSP Report: operator offgress0 is absorbed into DSP offgress0.
INFO: [Synth 8-5546] ROM "uut2/divider_uut/O_CLK_reg" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP img_addr_reg, operation Mode is: C+A*(B:0x64).
DSP Report: register img_addr_reg is absorbed into DSP img_addr_reg.
DSP Report: operator img_addr0 is absorbed into DSP img_addr_reg.
DSP Report: operator img_addr1 is absorbed into DSP img_addr_reg.
INFO: [Synth 8-5546] ROM "d1M/O_CLK_reg" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0xc8).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_0_out, operation Mode is: A*(B:0xc8).
DSP Report: operator p_0_out is absorbed into DSP p_0_out.
DSP Report: Generating DSP p_1_out, operation Mode is: C+A*(B:0xa).
DSP Report: operator p_1_out is absorbed into DSP p_1_out.
DSP Report: operator p_0_out is absorbed into DSP p_1_out.
INFO: [Synth 8-5546] ROM "vga_driver_inst/cnt_v" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design Chara_layer has unconnected port chara[3]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thisTime[5]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thisTime[4]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thisTime[3]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thisTime[2]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thisTime[1]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thisTime[0]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thatTime[5]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thatTime[4]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thatTime[3]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thatTime[2]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thatTime[1]
WARNING: [Synth 8-3331] design anotherChara has unconnected port thatTime[0]
WARNING: [Synth 8-3331] design meet_logic has unconnected port clk
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 658.734 ; gain = 452.129
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 658.734 ; gain = 452.129

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name    | DSP Mapping  | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|meet_logic     | A*(B:0x3c)   | 15     | 6      | -      | -      | 21     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Satellbg_layer | C+A*(B:0x64) | 13     | 7      | 13     | -      | 13     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|Chara_layer    | A*(B:0xc8)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Chara_layer    | A*(B:0xc8)   | 16     | 8      | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Chara_layer    | C+A*(B:0xa)  | 16     | 4      | 16     | -      | 16     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'gate_uut/Speed_reg[1][5]' (FDCE) to 'gate_uut/Speed_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Speed_reg[1][3]' (FDCE) to 'gate_uut/Speed_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Speed_reg[1][4]' (FDCE) to 'gate_uut/Speed_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Speed_reg[1][0]' (FDCE) to 'gate_uut/Speed_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Speed_reg[1][1]' (FDCE) to 'gate_uut/Speed_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Speed_reg[1][2]' (FDCE) to 'gate_uut/Speed_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Speed_reg[0][1]' (FDCE) to 'gate_uut/Speed_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Speed_reg[0][0]' (FDCE) to 'gate_uut/Speed_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Speed_reg[0][2]' (FDCE) to 'gate_uut/Speed_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Speed_reg[0][3]' (FDCE) to 'gate_uut/Speed_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'gate_uut/Speed_reg[0][4]' (FDCE) to 'gate_uut/Speed_reg[0][5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gate_uut/\Speed_reg[0][5] )
INFO: [Synth 8-3886] merging instance 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[0]' (FD) to 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[1]' (FD) to 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[2]' (FD) to 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[3]' (FD) to 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[4]' (FD) to 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[5]' (FD) to 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[6]' (FD) to 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[8]' (FD) to 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[9]' (FD) to 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[10]' (FD) to 'vga_uut/clr_syn_inst/bg_inst/pix_data_reg[11]'
WARNING: [Synth 8-3332] Sequential element (Speed_reg[1][5]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[1][4]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[1][3]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[1][1]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[1][0]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[1][2]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[1][1]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[1][0]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[0][0]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[0][1]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[0][26]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[0][0]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[1][2]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[0][1]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[0][2]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[0][3]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[0][4]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Speed_reg[0][5]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (clr_syn_inst/bg_inst/pix_data_reg[10]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (clr_syn_inst/bg_inst/pix_data_reg[9]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (clr_syn_inst/bg_inst/pix_data_reg[8]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (clr_syn_inst/bg_inst/pix_data_reg[6]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (clr_syn_inst/bg_inst/pix_data_reg[5]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (clr_syn_inst/bg_inst/pix_data_reg[4]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (clr_syn_inst/bg_inst/pix_data_reg[3]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (clr_syn_inst/bg_inst/pix_data_reg[2]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (clr_syn_inst/bg_inst/pix_data_reg[1]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (clr_syn_inst/bg_inst/pix_data_reg[0]) is unused and will be removed from module vga_top.
WARNING: [Synth 8-3332] Sequential element (Time_reg[0][4]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[0][3]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[0][2]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[0][1]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Time_reg[0][0]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[1][3]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[0][2]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[0][3]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[0][4]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[0][5]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[0][6]) is unused and will be removed from module meet_logic.
WARNING: [Synth 8-3332] Sequential element (Offset_reg[0][7]) is unused and will be removed from module meet_logic.
INFO: [Synth 8-3886] merging instance 'rs_uut/re_uuti_4/re_uut/cnt0_reg[26]' (FDC) to 'rs_uut/re_uuti_4/re_uut/cnt0_reg[20]'
INFO: [Synth 8-3886] merging instance 'rs_uut/re_uuti_4/re_uut/cnt0_reg[29]' (FDC) to 'rs_uut/re_uuti_4/re_uut/cnt0_reg[20]'
INFO: [Synth 8-3886] merging instance 'rs_uut/re_uuti_4/re_uut/cnt0_reg[23]' (FDC) to 'rs_uut/re_uuti_4/re_uut/cnt0_reg[20]'
INFO: [Synth 8-3886] merging instance 'rs_uut/re_uuti_4/re_uut/cnt0_reg[20]' (FDC) to 'rs_uut/re_uuti_4/re_uut/cnt0_reg[21]'
INFO: [Synth 8-3886] merging instance 'rs_uut/re_uuti_4/re_uut/cnt0_reg[24]' (FDC) to 'rs_uut/re_uuti_4/re_uut/cnt0_reg[21]'
INFO: [Synth 8-3886] merging instance 'rs_uut/re_uuti_4/re_uut/cnt0_reg[31]' (FDC) to 'rs_uut/re_uuti_4/re_uut/cnt0_reg[21]'
INFO: [Synth 8-3886] merging instance 'rs_uut/re_uuti_4/re_uut/cnt0_reg[21]' (FDC) to 'rs_uut/re_uuti_4/re_uut/cnt0_reg[22]'
INFO: [Synth 8-3886] merging instance 'rs_uut/re_uuti_4/re_uut/cnt0_reg[22]' (FDC) to 'rs_uut/re_uuti_4/re_uut/cnt0_reg[25]'
INFO: [Synth 8-3886] merging instance 'rs_uut/re_uuti_4/re_uut/cnt0_reg[25]' (FDC) to 'rs_uut/re_uuti_4/re_uut/cnt0_reg[27]'
INFO: [Synth 8-3886] merging instance 'rs_uut/re_uuti_4/re_uut/cnt0_reg[30]' (FDC) to 'rs_uut/re_uuti_4/re_uut/cnt0_reg[27]'
INFO: [Synth 8-3886] merging instance 'rs_uut/re_uuti_4/re_uut/cnt0_reg[27]' (FDC) to 'rs_uut/re_uuti_4/re_uut/cnt0_reg[28]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (rs_uut/re_uuti_4/\re_uut/cnt0_reg[28] )
WARNING: [Synth 8-3332] Sequential element (re_uut/cnt0_reg[20]) is unused and will be removed from module RotationSensor.
WARNING: [Synth 8-3332] Sequential element (re_uut/cnt0_reg[21]) is unused and will be removed from module RotationSensor.
WARNING: [Synth 8-3332] Sequential element (re_uut/cnt0_reg[22]) is unused and will be removed from module RotationSensor.
WARNING: [Synth 8-3332] Sequential element (re_uut/cnt0_reg[23]) is unused and will be removed from module RotationSensor.
WARNING: [Synth 8-3332] Sequential element (re_uut/cnt0_reg[24]) is unused and will be removed from module RotationSensor.
WARNING: [Synth 8-3332] Sequential element (re_uut/cnt0_reg[25]) is unused and will be removed from module RotationSensor.
WARNING: [Synth 8-3332] Sequential element (re_uut/cnt0_reg[26]) is unused and will be removed from module RotationSensor.
WARNING: [Synth 8-3332] Sequential element (re_uut/cnt0_reg[27]) is unused and will be removed from module RotationSensor.
WARNING: [Synth 8-3332] Sequential element (re_uut/cnt0_reg[28]) is unused and will be removed from module RotationSensor.
WARNING: [Synth 8-3332] Sequential element (re_uut/cnt0_reg[29]) is unused and will be removed from module RotationSensor.
WARNING: [Synth 8-3332] Sequential element (re_uut/cnt0_reg[30]) is unused and will be removed from module RotationSensor.
WARNING: [Synth 8-3332] Sequential element (re_uut/cnt0_reg[31]) is unused and will be removed from module RotationSensor.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 658.734 ; gain = 452.129
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 658.734 ; gain = 452.129

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 740.195 ; gain = 533.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:36 . Memory (MB): peak = 743.137 ; gain = 536.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 841.238 ; gain = 634.633
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 841.238 ; gain = 634.633

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 841.238 ; gain = 634.633
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/road_inst/ROM_inst  has unconnected pin dina[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin wea[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \vga_uut/clr_syn_inst/chara_inst/ROM1_inst  has unconnected pin dina[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 841.238 ; gain = 634.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 841.238 ; gain = 634.633
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 841.238 ; gain = 634.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 841.238 ; gain = 634.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 841.238 ; gain = 634.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 841.238 ; gain = 634.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |chara1_rom     |         1|
|2     |chara2_rom     |         1|
|3     |chris1_rom     |         1|
|4     |chris2_rom     |         1|
|5     |road1_rom      |         1|
|6     |satellite1_rom |         1|
|7     |building1_rom  |         1|
|8     |building2_rom  |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |building1_rom  |     1|
|2     |building2_rom  |     1|
|3     |chara1_rom     |     1|
|4     |chara2_rom     |     1|
|5     |chris1_rom     |     1|
|6     |chris2_rom     |     1|
|7     |road1_rom      |     1|
|8     |satellite1_rom |     1|
|9     |BUFG           |     3|
|10    |CARRY4         |   380|
|11    |DSP48E1        |     3|
|12    |DSP48E1_1      |     1|
|13    |DSP48E1_2      |     1|
|14    |LUT1           |   352|
|15    |LUT2           |   717|
|16    |LUT3           |   496|
|17    |LUT4           |   361|
|18    |LUT5           |   387|
|19    |LUT6           |   837|
|20    |MUXF7          |     3|
|21    |FDCE           |   213|
|22    |FDPE           |    49|
|23    |FDRE           |   140|
|24    |FDSE           |    44|
|25    |IBUF           |     5|
|26    |OBUF           |    46|
+------+---------------+------+

Report Instance Areas: 
+------+--------------------+----------------------+------+
|      |Instance            |Module                |Cells |
+------+--------------------+----------------------+------+
|1     |top                 |                      |  4166|
|2     |  ctrl_uut          |Gate_ctrl             |    10|
|3     |  gate_uut          |meet_logic            |  2269|
|4     |  rs_uut            |RotationSensor        |   194|
|5     |    re_uut          |RotaryEncoder         |   194|
|6     |  seg_uut           |display_seg           |   200|
|7     |    uut0            |seven_segment_display |    75|
|8     |    uut2            |speed_led_display     |   125|
|9     |      divider_uut   |divider_5M            |    82|
|10    |  vga_uut           |vga_top               |  1301|
|11    |    clr_syn_inst    |VGA_game_layers_syn   |   821|
|12    |      bg_inst       |BG_layer              |     3|
|13    |      chara_inst    |Chara_layer           |   380|
|14    |      road_inst     |Road_layer            |   142|
|15    |        d1M         |divider_1M            |    53|
|16    |      satellbg_inst |Satellbg_layer        |   272|
|17    |    d2              |divider_2             |     2|
|18    |    vga_driver_inst |vga_driver_1024x600   |   478|
+------+--------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 841.238 ; gain = 634.633
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 34 critical warnings and 66 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:29 . Memory (MB): peak = 841.238 ; gain = 299.180
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 841.238 ; gain = 634.633
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 390 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
134 Infos, 100 Warnings, 34 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 841.238 ; gain = 610.148
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 841.238 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Jan 13 18:36:01 2024...
