-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s is
port (
    ap_ready : OUT STD_LOGIC;
    data_9_val : IN STD_LOGIC_VECTOR (16 downto 0);
    data_11_val : IN STD_LOGIC_VECTOR (16 downto 0);
    data_14_val : IN STD_LOGIC_VECTOR (16 downto 0);
    data_16_val : IN STD_LOGIC_VECTOR (16 downto 0);
    data_21_val : IN STD_LOGIC_VECTOR (16 downto 0);
    data_25_val : IN STD_LOGIC_VECTOR (16 downto 0);
    data_28_val : IN STD_LOGIC_VECTOR (16 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (12 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (12 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (12 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (12 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (12 downto 0);
    ap_rst : IN STD_LOGIC );
end;


architecture behav of myproject_relu_ap_fixed_17_15_5_3_0_ap_ufixed_13_11_5_3_0_ReLU_config16_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_logic_0 : STD_LOGIC := '0';

attribute shreg_extract : string;
    signal icmp_ln45_fu_72_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_fu_78_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln45_1_fu_90_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_1_fu_96_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln45_2_fu_108_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_2_fu_114_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln45_3_fu_126_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_3_fu_132_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln45_4_fu_144_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_4_fu_150_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln45_5_fu_162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_5_fu_168_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal icmp_ln45_6_fu_180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln46_6_fu_186_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln45_fu_82_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln45_1_fu_100_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln45_2_fu_118_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln45_3_fu_136_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln45_4_fu_154_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln45_5_fu_172_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln45_6_fu_190_p3 : STD_LOGIC_VECTOR (12 downto 0);


begin



    ap_ready <= ap_const_logic_1;
    ap_return_0 <= select_ln45_fu_82_p3;
    ap_return_1 <= select_ln45_1_fu_100_p3;
    ap_return_2 <= select_ln45_2_fu_118_p3;
    ap_return_3 <= select_ln45_3_fu_136_p3;
    ap_return_4 <= select_ln45_4_fu_154_p3;
    ap_return_5 <= select_ln45_5_fu_172_p3;
    ap_return_6 <= select_ln45_6_fu_190_p3;
    icmp_ln45_1_fu_90_p2 <= "1" when (signed(data_11_val) > signed(ap_const_lv17_0)) else "0";
    icmp_ln45_2_fu_108_p2 <= "1" when (signed(data_14_val) > signed(ap_const_lv17_0)) else "0";
    icmp_ln45_3_fu_126_p2 <= "1" when (signed(data_16_val) > signed(ap_const_lv17_0)) else "0";
    icmp_ln45_4_fu_144_p2 <= "1" when (signed(data_21_val) > signed(ap_const_lv17_0)) else "0";
    icmp_ln45_5_fu_162_p2 <= "1" when (signed(data_25_val) > signed(ap_const_lv17_0)) else "0";
    icmp_ln45_6_fu_180_p2 <= "1" when (signed(data_28_val) > signed(ap_const_lv17_0)) else "0";
    icmp_ln45_fu_72_p2 <= "1" when (signed(data_9_val) > signed(ap_const_lv17_0)) else "0";
    select_ln45_1_fu_100_p3 <= 
        trunc_ln46_1_fu_96_p1 when (icmp_ln45_1_fu_90_p2(0) = '1') else 
        ap_const_lv13_0;
    select_ln45_2_fu_118_p3 <= 
        trunc_ln46_2_fu_114_p1 when (icmp_ln45_2_fu_108_p2(0) = '1') else 
        ap_const_lv13_0;
    select_ln45_3_fu_136_p3 <= 
        trunc_ln46_3_fu_132_p1 when (icmp_ln45_3_fu_126_p2(0) = '1') else 
        ap_const_lv13_0;
    select_ln45_4_fu_154_p3 <= 
        trunc_ln46_4_fu_150_p1 when (icmp_ln45_4_fu_144_p2(0) = '1') else 
        ap_const_lv13_0;
    select_ln45_5_fu_172_p3 <= 
        trunc_ln46_5_fu_168_p1 when (icmp_ln45_5_fu_162_p2(0) = '1') else 
        ap_const_lv13_0;
    select_ln45_6_fu_190_p3 <= 
        trunc_ln46_6_fu_186_p1 when (icmp_ln45_6_fu_180_p2(0) = '1') else 
        ap_const_lv13_0;
    select_ln45_fu_82_p3 <= 
        trunc_ln46_fu_78_p1 when (icmp_ln45_fu_72_p2(0) = '1') else 
        ap_const_lv13_0;
    trunc_ln46_1_fu_96_p1 <= data_11_val(13 - 1 downto 0);
    trunc_ln46_2_fu_114_p1 <= data_14_val(13 - 1 downto 0);
    trunc_ln46_3_fu_132_p1 <= data_16_val(13 - 1 downto 0);
    trunc_ln46_4_fu_150_p1 <= data_21_val(13 - 1 downto 0);
    trunc_ln46_5_fu_168_p1 <= data_25_val(13 - 1 downto 0);
    trunc_ln46_6_fu_186_p1 <= data_28_val(13 - 1 downto 0);
    trunc_ln46_fu_78_p1 <= data_9_val(13 - 1 downto 0);
end behav;
