
[
 Attempting to get a license: %s
78*common2"
Implementation2default:defaultZ17-78
Q
Feature available: %s
81*common2"
Implementation2default:defaultZ17-81
É
+Loading parts and site information from %s
36*device2?
+D:/vivado/Vivado/2013.3/data/parts/arch.xml2default:defaultZ21-36
ê
!Parsing RTL primitives file [%s]
14*netlist2U
AD:/vivado/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-14
ô
*Finished parsing RTL primitives file [%s]
11*netlist2U
AD:/vivado/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml2default:defaultZ29-11
q
Command: %s
53*	vivadotcl2I
5synth_design -top Correlator_64 -part xq7z045rf676-2I2default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
ï
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xq7z0452default:defaultZ17-347
Ö
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xq7z0452default:defaultZ17-349
ñ
%s*synth2Ü
rStarting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 327.563 ; gain = 75.004
2default:default
‘
synthesizing module '%s'638*oasys2!
Correlator_642default:default2b
LD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/Correlator_64.vhd2default:default2
452default:default8@Z8-638
Õ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
shift_register_322default:default2d
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
362default:default2
butter12default:default2%
shift_register_322default:default2b
LD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/Correlator_64.vhd2default:default2
1202default:default8@Z8-3491
‹
synthesizing module '%s'638*oasys2%
shift_register_322default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
462default:default8@Z8-638
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
Ã
synthesizing module '%s'638*oasys2
	dff_logic2default:default2^
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
412default:default8@Z8-638
á
%done synthesizing module '%s' (%s#%s)256*oasys2
	dff_logic2default:default2
12default:default2
12default:default2^
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
412default:default8@Z8-256
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
602default:default8@Z8-3491
ó
%done synthesizing module '%s' (%s#%s)256*oasys2%
shift_register_322default:default2
22default:default2
12default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_32.vhd2default:default2
462default:default8@Z8-256
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2$
shift_register_82default:default2c
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_8.vhd2default:default2
362default:default2
butter22default:default2$
shift_register_82default:default2b
LD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/Correlator_64.vhd2default:default2
1212default:default8@Z8-3491
⁄
synthesizing module '%s'638*oasys2$
shift_register_82default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_8.vhd2default:default2
462default:default8@Z8-638
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_8.vhd2default:default2
602default:default8@Z8-3491
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_8.vhd2default:default2
602default:default8@Z8-3491
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_8.vhd2default:default2
602default:default8@Z8-3491
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_8.vhd2default:default2
602default:default8@Z8-3491
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_8.vhd2default:default2
602default:default8@Z8-3491
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_8.vhd2default:default2
602default:default8@Z8-3491
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_8.vhd2default:default2
602default:default8@Z8-3491
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_8.vhd2default:default2
602default:default8@Z8-3491
ï
%done synthesizing module '%s' (%s#%s)256*oasys2$
shift_register_82default:default2
32default:default2
12default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_8.vhd2default:default2
462default:default8@Z8-256
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2$
shift_register_22default:default2c
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_2.vhd2default:default2
362default:default2
butter32default:default2$
shift_register_22default:default2b
LD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/Correlator_64.vhd2default:default2
1222default:default8@Z8-3491
⁄
synthesizing module '%s'638*oasys2$
shift_register_22default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_2.vhd2default:default2
462default:default8@Z8-638
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_2.vhd2default:default2
602default:default8@Z8-3491
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_2.vhd2default:default2
602default:default8@Z8-3491
ï
%done synthesizing module '%s' (%s#%s)256*oasys2$
shift_register_22default:default2
42default:default2
12default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_2.vhd2default:default2
462default:default8@Z8-256
Õ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
shift_register_162default:default2d
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
362default:default2
butter42default:default2%
shift_register_162default:default2b
LD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/Correlator_64.vhd2default:default2
1232default:default8@Z8-3491
‹
synthesizing module '%s'638*oasys2%
shift_register_162default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
462default:default8@Z8-638
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
µ
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
602default:default8@Z8-3491
ó
%done synthesizing module '%s' (%s#%s)256*oasys2%
shift_register_162default:default2
52default:default2
12default:default2f
PD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_16.vhd2default:default2
462default:default8@Z8-256
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2$
shift_register_12default:default2c
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_1.vhd2default:default2
362default:default2
butter52default:default2$
shift_register_12default:default2b
LD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/Correlator_64.vhd2default:default2
1242default:default8@Z8-3491
⁄
synthesizing module '%s'638*oasys2$
shift_register_12default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_1.vhd2default:default2
462default:default8@Z8-638
∑
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
delay_12default:default2
	dff_logic2default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_1.vhd2default:default2
592default:default8@Z8-3491
ï
%done synthesizing module '%s' (%s#%s)256*oasys2$
shift_register_12default:default2
62default:default2
12default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shift_register_1.vhd2default:default2
462default:default8@Z8-256
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2$
shift_register_42default:default2c
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_4.vhd2default:default2
362default:default2
butter62default:default2$
shift_register_42default:default2b
LD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/Correlator_64.vhd2default:default2
1252default:default8@Z8-3491
⁄
synthesizing module '%s'638*oasys2$
shift_register_42default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_4.vhd2default:default2
462default:default8@Z8-638
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_4.vhd2default:default2
602default:default8@Z8-3491
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_4.vhd2default:default2
602default:default8@Z8-3491
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_4.vhd2default:default2
602default:default8@Z8-3491
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	dff_logic2default:default2\
HD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/dff_logic.vhd2default:default2
352default:default2
dffx2default:default2
	dff_logic2default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_4.vhd2default:default2
602default:default8@Z8-3491
ï
%done synthesizing module '%s' (%s#%s)256*oasys2$
shift_register_42default:default2
72default:default2
12default:default2e
OD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/shirt_register_4.vhd2default:default2
462default:default8@Z8-256
è
%done synthesizing module '%s' (%s#%s)256*oasys2!
Correlator_642default:default2
82default:default2
12default:default2b
LD:/vivado_project/Correlator/Correlator.srcs/sources_1/new/Correlator_64.vhd2default:default2
452default:default8@Z8-256
ñ
%s*synth2Ü
rFinished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 350.953 ; gain = 98.395
2default:default
ô
%s*synth2â
uStart RTL Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 350.953 ; gain = 98.395
2default:default
ú
%s*synth2å
xFinished RTL Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 350.953 ; gain = 98.395
2default:default
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
ó
Loading clock regions from %s
13*device2`
LD:/vivado/Vivado/2013.3/data\parts/xilinx/zynq/qzynq/xq7z045/ClockRegion.xml2default:defaultZ21-13
ò
Loading clock buffers from %s
11*device2a
MD:/vivado/Vivado/2013.3/data\parts/xilinx/zynq/qzynq/xq7z045/ClockBuffers.xml2default:defaultZ21-11
ó
&Loading clock placement rules from %s
318*place2W
CD:/vivado/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml2default:defaultZ30-318
ï
)Loading package pin functions from %s...
17*device2S
?D:/vivado/Vivado/2013.3/data\parts/xilinx/zynq/PinFunctions.xml2default:defaultZ21-17
ì
Loading package from %s
16*device2b
ND:/vivado/Vivado/2013.3/data\parts/xilinx/zynq/qzynq/xq7z045/rf676/Package.xml2default:defaultZ21-16
ä
Loading io standards from %s
15*device2T
@D:/vivado/Vivado/2013.3/data\./parts/xilinx/zynq/IOStandards.xml2default:defaultZ21-15
é
%s*synth2
kPart Resources:
DSPs: 900 (col length:140)
BRAMs: 1090 (col length: RAMB8 0 RAMB16 0 RAMB18 140 RAMB36 70)
2default:default
±
%s*synth2°
åFinished Loading Part and Timing Information : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 560.473 ; gain = 307.914
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 6     
2default:default
Q
%s*synth2B
.	   3 Input     12 Bit       Adders := 6     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 75    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 12    
2default:default
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
9
%s*synth2*
Module Correlator_64 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module shift_register_16 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     12 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
5
%s*synth2&
Module dff_logic 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 1     
2default:default
<
%s*synth2-
Module shift_register_2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     12 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
<
%s*synth2-
Module shift_register_1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     12 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
=
%s*synth2.
Module shift_register_32 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     12 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
<
%s*synth2-
Module shift_register_4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     12 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
<
%s*synth2-
Module shift_register_8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   3 Input     12 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               12 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     12 Bit        Muxes := 2     
2default:default
u
!design %s has unconnected port %s3331*oasys2!
Correlator_642default:default2
ce2default:defaultZ8-3331
©
%s*synth2ô
ÑFinished Cross Boundary Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 560.551 ; gain = 307.992
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
û
%s*synth2é
zFinished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 573.340 ; gain = 320.781
2default:default
†
%s*synth2ê
|Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 573.340 ; gain = 320.781
2default:default
ü
%s*synth2è
{Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 574.688 ; gain = 322.129
2default:default
ô
%s*synth2â
uFinished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 574.688 ; gain = 322.129
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
™
%s*synth2ö
ÖFinished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 574.688 ; gain = 322.129
2default:default
ß
%s*synth2ó
ÇFinished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 574.688 ; gain = 322.129
2default:default
¢
%s*synth2í
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
;
%s*synth2,

Static Shift Register:
2default:default
ª
%s*synth2´
ñ+--------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
º
%s*synth2¨
ó|Module Name   | RTL Name                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
2default:default
ª
%s*synth2´
ñ+--------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
2default:default
º
%s*synth2¨
ó|Correlator_64 | butter6/delay_4[3].dffx/q_in_reg[11]   | 5      | 12    | NO           | NO                 | YES               | 12     | 0       | 
2default:default
º
%s*synth2¨
ó|Correlator_64 | butter4/delay_16[15].dffx/q_in_reg[11] | 17     | 12    | NO           | NO                 | YES               | 12     | 0       | 
2default:default
º
%s*synth2¨
ó|Correlator_64 | butter3/delay_2[1].dffx/q_in_reg[11]   | 3      | 12    | NO           | NO                 | YES               | 12     | 0       | 
2default:default
º
%s*synth2¨
ó|Correlator_64 | butter2/delay_8[7].dffx/q_in_reg[11]   | 9      | 12    | NO           | NO                 | YES               | 12     | 0       | 
2default:default
º
%s*synth2¨
ó|Correlator_64 | butter1/delay_32[31].dffx/q_in_reg[11] | 32     | 12    | NO           | NO                 | YES               | 0      | 12      | 
2default:default
º
%s*synth2¨
ó+--------------+----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

2default:default
¶
%s*synth2ñ
Å---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-
|      |Cell    |Count |
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-
|1     |BUFG    |     1|
2default:default
<
%s*synth2-
|2     |CARRY4  |    36|
2default:default
<
%s*synth2-
|3     |LUT2    |   144|
2default:default
<
%s*synth2-
|4     |LUT3    |   132|
2default:default
<
%s*synth2-
|5     |LUT4    |    12|
2default:default
<
%s*synth2-
|6     |SRL16E  |    48|
2default:default
<
%s*synth2-
|7     |SRLC32E |    12|
2default:default
<
%s*synth2-
|8     |FDRE    |   168|
2default:default
<
%s*synth2-
|9     |IBUF    |    19|
2default:default
<
%s*synth2-
|10    |OBUF    |    24|
2default:default
<
%s*synth2-
+------+--------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default
_
%s*synth2P
<+------+------------------------+------------------+------+
2default:default
_
%s*synth2P
<|      |Instance                |Module            |Cells |
2default:default
_
%s*synth2P
<+------+------------------------+------------------+------+
2default:default
_
%s*synth2P
<|1     |top                     |                  |   596|
2default:default
_
%s*synth2P
<|2     |  butter3               |shift_register_2  |    90|
2default:default
_
%s*synth2P
<|3     |    \delay_2[0].dffx    |dff_logic_8       |    12|
2default:default
_
%s*synth2P
<|4     |    \delay_2[1].dffx    |dff_logic_9       |    16|
2default:default
_
%s*synth2P
<|5     |  butter4               |shift_register_16 |   102|
2default:default
_
%s*synth2P
<|6     |    \delay_16[14].dffx  |dff_logic_6       |    12|
2default:default
_
%s*synth2P
<|7     |    \delay_16[15].dffx  |dff_logic_7       |    16|
2default:default
_
%s*synth2P
<|8     |  butter5               |shift_register_1  |    78|
2default:default
_
%s*synth2P
<|9     |    delay_1             |dff_logic_5       |    16|
2default:default
_
%s*synth2P
<|10    |  butter6               |shift_register_4  |    90|
2default:default
_
%s*synth2P
<|11    |    \delay_4[2].dffx    |dff_logic_3       |    12|
2default:default
_
%s*synth2P
<|12    |    \delay_4[3].dffx    |dff_logic_4       |    27|
2default:default
_
%s*synth2P
<|13    |  butter1               |shift_register_32 |   102|
2default:default
_
%s*synth2P
<|14    |    \delay_32[31].dffx  |dff_logic_1       |    28|
2default:default
_
%s*synth2P
<|15    |    \delay_32[30].dffx  |dff_logic_2       |    12|
2default:default
_
%s*synth2P
<|16    |  butter2               |shift_register_8  |    90|
2default:default
_
%s*synth2P
<|17    |    \delay_8[6].dffx    |dff_logic         |    12|
2default:default
_
%s*synth2P
<|18    |    \delay_8[7].dffx    |dff_logic_0       |    16|
2default:default
_
%s*synth2P
<+------+------------------------+------------------+------+
2default:default
¶
%s*synth2ñ
ÅFinished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 574.688 ; gain = 322.129
2default:default
i
%s*synth2Z
FSynthesis finished with 0 errors, 0 critical warnings and 1 warnings.
2default:default
£
%s*synth2ì
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 574.688 ; gain = 322.129
2default:default
]
-Analyzing %s Unisim elements for replacement
17*netlist2
192default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
C
Pushed %s inverter(s).
98*opt2
02default:defaultZ31-138
_
 Attempting to get a license: %s
78*common2&
Internal_bitstream2default:defaultZ17-78
]
Failed to get a license: %s
295*common2&
Internal_bitstream2default:defaultZ17-301
|
MSuccessfully populated the BRAM INIT strings from the following elf files: %s96*memdata2
 2default:defaultZ28-143
u
!Unisim Transformation Summary:
%s111*project29
%No Unisim elements were transformed.
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
Ω
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
962default:default2
22default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
¸
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:00:422default:default2
00:00:432default:default2
745.9412default:default2
449.6482default:defaultZ17-268
<
%Done setting XDC timing constraints.
35*timingZ38-35

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 745.941 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Wed Nov 30 15:24:16 20162default:defaultZ17-206