

================================================================
== Vivado HLS Report for 'dut_dense_mlp_2'
================================================================
* Date:           Fri Dec  9 22:57:42 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        mlp_more.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.16|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  529201|  529201|  529201|  529201|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                     |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- LOOP_DENSE_MLP_0   |  529200|  529200|      4410|          -|          -|   120|    no    |
        | + LOOP_DENSE_MLP_1  |    4400|    4400|        11|          -|          -|   400|    no    |
        +---------------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    139|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|   1206|
|Memory           |      129|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    142|
|Register         |        -|      -|     358|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      129|      5|     772|   1487|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       46|      2|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |dut_fadd_32ns_32ns_32_5_full_dsp_U76  |dut_fadd_32ns_32ns_32_5_full_dsp  |        0|      2|  205|  390|
    |dut_fcmp_32ns_32ns_1_1_U78            |dut_fcmp_32ns_32ns_1_1            |        0|      0|   66|  239|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U77   |dut_fmul_32ns_32ns_32_4_max_dsp   |        0|      3|  143|  321|
    |dut_mux_8to1_sel14_128_1_U79          |dut_mux_8to1_sel14_128_1          |        0|      0|    0|  256|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                  |        0|      5|  414| 1206|
    +--------------------------------------+----------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------------+---------+---+----+-------+-----+------+-------------+
    |    Memory    |           Module           | BRAM_18K| FF| LUT| Words | Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------+---------+---+----+-------+-----+------+-------------+
    |fc1_bias_U    |dut_dense_mlp_2_fc1_bias    |        1|  0|   0|    120|   32|     1|         3840|
    |fc1_weight_U  |dut_dense_mlp_2_fc1_weight  |      128|  0|   0|  48000|   32|     1|      1536000|
    +--------------+----------------------------+---------+---+----+-------+-----+------+-------------+
    |Total         |                            |      129|  0|   0|  48120|   64|     2|      1539840|
    +--------------+----------------------------+---------+---+----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |m_2_fu_331_p2        |     +    |      0|  0|   9|           9|           1|
    |n_1_fu_315_p2        |     +    |      0|  0|   7|           7|           1|
    |next_mul2_fu_303_p2  |     +    |      0|  0|  16|          16|           9|
    |next_mul_fu_363_p2   |     +    |      0|  0|  19|          10|          19|
    |next_urem_fu_337_p2  |     +    |      0|  0|   9|           1|           9|
    |w_index_fu_357_p2    |     +    |      0|  0|  16|          16|          16|
    |tmp_39_fu_469_p2     |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_309_p2  |   icmp   |      0|  0|   3|           7|           5|
    |exitcond_fu_325_p2   |   icmp   |      0|  0|   3|           9|           8|
    |notlhs_fu_451_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notrhs_fu_457_p2     |   icmp   |      0|  0|   8|          23|           1|
    |tmp_99_fu_343_p2     |   icmp   |      0|  0|   3|           9|           8|
    |tmp_s_fu_463_p2      |    or    |      0|  0|   1|           1|           1|
    |idx_urem_fu_349_p3   |  select  |      0|  0|   9|           1|           9|
    |tmp_33_fu_475_p3     |  select  |      0|  0|  32|           1|          32|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 139|         119|         122|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  18|         22|    1|         22|
    |grp_fu_288_p1     |  32|          3|   32|         96|
    |m_reg_255         |   9|          2|    9|         18|
    |n_reg_219         |   7|          2|    7|         14|
    |phi_mul1_reg_231  |  16|          2|   16|         32|
    |phi_mul_reg_266   |  19|          2|   19|         38|
    |phi_urem_reg_277  |   9|          2|    9|         18|
    |sum_reg_243       |  32|          2|   32|         64|
    +------------------+----+-----------+-----+-----------+
    |Total             | 142|         37|  125|        302|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |  21|   0|   21|          0|
    |biased_reg_621         |  32|   0|   32|          0|
    |fc1_bias_load_reg_616  |  32|   0|   32|          0|
    |idx_urem_reg_516       |   9|   0|    9|          0|
    |m_2_reg_511            |   9|   0|    9|          0|
    |m_reg_255              |   9|   0|    9|          0|
    |n_1_reg_503            |   7|   0|    7|          0|
    |n_reg_219              |   7|   0|    7|          0|
    |next_mul2_reg_495      |  16|   0|   16|          0|
    |next_mul_reg_526       |  19|   0|   19|          0|
    |output_addr_reg_581    |   7|   0|    8|          1|
    |phi_mul1_reg_231       |  16|   0|   16|          0|
    |phi_mul_reg_266        |  19|   0|   19|          0|
    |phi_urem_reg_277       |   9|   0|    9|          0|
    |sum_reg_243            |  32|   0|   32|          0|
    |tmp_100_reg_531        |   2|   0|    2|          0|
    |tmp_101_reg_586        |  32|   0|   32|          0|
    |tmp_13_reg_606         |  32|   0|   32|          0|
    |tmp_33_reg_627         |  32|   0|   32|          0|
    |w_index_reg_521        |  16|   0|   16|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 358|   0|  359|          1|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------+-----+-----+------------+-----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_dense_mlp.2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_dense_mlp.2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_dense_mlp.2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_dense_mlp.2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_dense_mlp.2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_dense_mlp.2 | return value |
|input_r_address0   | out |    8|  ap_memory |     input_r     |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r     |     array    |
|input_r_q0         |  in |  128|  ap_memory |     input_r     |     array    |
|input1_address0    | out |    8|  ap_memory |      input1     |     array    |
|input1_ce0         | out |    1|  ap_memory |      input1     |     array    |
|input1_q0          |  in |  128|  ap_memory |      input1     |     array    |
|input2_address0    | out |    8|  ap_memory |      input2     |     array    |
|input2_ce0         | out |    1|  ap_memory |      input2     |     array    |
|input2_q0          |  in |  128|  ap_memory |      input2     |     array    |
|input3_address0    | out |    8|  ap_memory |      input3     |     array    |
|input3_ce0         | out |    1|  ap_memory |      input3     |     array    |
|input3_q0          |  in |  128|  ap_memory |      input3     |     array    |
|input4_address0    | out |    8|  ap_memory |      input4     |     array    |
|input4_ce0         | out |    1|  ap_memory |      input4     |     array    |
|input4_q0          |  in |  128|  ap_memory |      input4     |     array    |
|input5_address0    | out |    8|  ap_memory |      input5     |     array    |
|input5_ce0         | out |    1|  ap_memory |      input5     |     array    |
|input5_q0          |  in |  128|  ap_memory |      input5     |     array    |
|input6_address0    | out |    8|  ap_memory |      input6     |     array    |
|input6_ce0         | out |    1|  ap_memory |      input6     |     array    |
|input6_q0          |  in |  128|  ap_memory |      input6     |     array    |
|input7_address0    | out |    8|  ap_memory |      input7     |     array    |
|input7_ce0         | out |    1|  ap_memory |      input7     |     array    |
|input7_q0          |  in |  128|  ap_memory |      input7     |     array    |
|output_r_address0  | out |    8|  ap_memory |     output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |     output_r    |     array    |
|output_r_d0        | out |  128|  ap_memory |     output_r    |     array    |
|output_r_q0        |  in |  128|  ap_memory |     output_r    |     array    |
+-------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	14  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	3  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	2  / true
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_22 [1/1] 1.57ns
:0  br label %1


 <State 2>: 1.97ns
ST_2: n [1/1] 0.00ns
:0  %n = phi i7 [ 0, %0 ], [ %n_1, %branch8 ]

ST_2: phi_mul1 [1/1] 0.00ns
:1  %phi_mul1 = phi i16 [ 0, %0 ], [ %next_mul2, %branch8 ]

ST_2: next_mul2 [1/1] 1.96ns
:2  %next_mul2 = add i16 %phi_mul1, 400

ST_2: empty [1/1] 0.00ns
:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 120, i64 120, i64 120)

ST_2: exitcond1 [1/1] 1.97ns
:4  %exitcond1 = icmp eq i7 %n, -8

ST_2: n_1 [1/1] 1.72ns
:5  %n_1 = add i7 %n, 1

ST_2: stg_29 [1/1] 0.00ns
:6  br i1 %exitcond1, label %5, label %2

ST_2: stg_30 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str2) nounwind

ST_2: tmp_30 [1/1] 0.00ns
:1  %tmp_30 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str2)

ST_2: stg_32 [1/1] 1.57ns
:2  br label %3

ST_2: stg_33 [1/1] 0.00ns
:0  ret void


 <State 3>: 5.24ns
ST_3: sum [1/1] 0.00ns
:0  %sum = phi float [ 0.000000e+00, %2 ], [ %sum_1, %4 ]

ST_3: m [1/1] 0.00ns
:1  %m = phi i9 [ 0, %2 ], [ %m_2, %4 ]

ST_3: phi_mul [1/1] 0.00ns
:2  %phi_mul = phi i19 [ 0, %2 ], [ %next_mul, %4 ]

ST_3: phi_urem [1/1] 0.00ns
:3  %phi_urem = phi i9 [ 0, %2 ], [ %idx_urem, %4 ]

ST_3: m_cast5 [1/1] 0.00ns
:4  %m_cast5 = zext i9 %m to i16

ST_3: empty_33 [1/1] 0.00ns
:5  %empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400)

ST_3: exitcond [1/1] 2.03ns
:6  %exitcond = icmp eq i9 %m, -112

ST_3: m_2 [1/1] 1.84ns
:7  %m_2 = add i9 %m, 1

ST_3: stg_42 [1/1] 0.00ns
:8  br i1 %exitcond, label %branch8, label %4

ST_3: next_urem [1/1] 1.84ns
:0  %next_urem = add i9 1, %phi_urem

ST_3: tmp_99 [1/1] 2.03ns
:1  %tmp_99 = icmp ult i9 %next_urem, 147

ST_3: idx_urem [1/1] 1.37ns
:2  %idx_urem = select i1 %tmp_99, i9 %next_urem, i9 0

ST_3: w_index [1/1] 1.96ns
:4  %w_index = add i16 %m_cast5, %phi_mul1

ST_3: next_mul [1/1] 2.08ns
:5  %next_mul = add i19 892, %phi_mul

ST_3: tmp_100 [1/1] 0.00ns
:6  %tmp_100 = call i2 @_ssdm_op_PartSelect.i2.i19.i32.i32(i19 %phi_mul, i32 17, i32 18)

ST_3: newIndex4 [1/1] 0.00ns
:8  %newIndex4 = zext i9 %phi_urem to i64

ST_3: input_addr [1/1] 0.00ns
:9  %input_addr = getelementptr [147 x i128]* %input_r, i64 0, i64 %newIndex4

ST_3: input_load [2/2] 2.71ns
:10  %input_load = load i128* %input_addr, align 8

ST_3: input1_addr [1/1] 0.00ns
:11  %input1_addr = getelementptr [147 x i128]* %input1, i64 0, i64 %newIndex4

ST_3: input1_load [2/2] 2.71ns
:12  %input1_load = load i128* %input1_addr, align 8

ST_3: input2_addr [1/1] 0.00ns
:13  %input2_addr = getelementptr [147 x i128]* %input2, i64 0, i64 %newIndex4

ST_3: input2_load [2/2] 2.71ns
:14  %input2_load = load i128* %input2_addr, align 8

ST_3: input3_addr [1/1] 0.00ns
:15  %input3_addr = getelementptr [147 x i128]* %input3, i64 0, i64 %newIndex4

ST_3: input3_load [2/2] 2.71ns
:16  %input3_load = load i128* %input3_addr, align 8

ST_3: input4_addr [1/1] 0.00ns
:17  %input4_addr = getelementptr [147 x i128]* %input4, i64 0, i64 %newIndex4

ST_3: input4_load [2/2] 2.71ns
:18  %input4_load = load i128* %input4_addr, align 8

ST_3: input5_addr [1/1] 0.00ns
:19  %input5_addr = getelementptr [147 x i128]* %input5, i64 0, i64 %newIndex4

ST_3: input5_load [2/2] 2.71ns
:20  %input5_load = load i128* %input5_addr, align 8

ST_3: input6_addr [1/1] 0.00ns
:21  %input6_addr = getelementptr [147 x i128]* %input6, i64 0, i64 %newIndex4

ST_3: input6_load [2/2] 2.71ns
:22  %input6_load = load i128* %input6_addr, align 8

ST_3: input7_addr [1/1] 0.00ns
:23  %input7_addr = getelementptr [147 x i128]* %input7, i64 0, i64 %newIndex4

ST_3: input7_load [2/2] 2.71ns
:24  %input7_load = load i128* %input7_addr, align 8

ST_3: tmp_14 [1/1] 0.00ns
branch8:0  %tmp_14 = zext i7 %n to i64

ST_3: fc1_bias_addr [1/1] 0.00ns
branch8:1  %fc1_bias_addr = getelementptr [120 x float]* @fc1_bias, i64 0, i64 %tmp_14

ST_3: fc1_bias_load [2/2] 2.39ns
branch8:2  %fc1_bias_load = load float* %fc1_bias_addr, align 4

ST_3: output_addr [1/1] 0.00ns
branch8:12  %output_addr = getelementptr [147 x i128]* %output_r, i64 0, i64 %tmp_14


 <State 4>: 4.65ns
ST_4: arrayNo_cast [1/1] 0.00ns
:7  %arrayNo_cast = zext i2 %tmp_100 to i14

ST_4: input_load [1/2] 2.71ns
:10  %input_load = load i128* %input_addr, align 8

ST_4: input1_load [1/2] 2.71ns
:12  %input1_load = load i128* %input1_addr, align 8

ST_4: input2_load [1/2] 2.71ns
:14  %input2_load = load i128* %input2_addr, align 8

ST_4: input3_load [1/2] 2.71ns
:16  %input3_load = load i128* %input3_addr, align 8

ST_4: input4_load [1/2] 2.71ns
:18  %input4_load = load i128* %input4_addr, align 8

ST_4: input5_load [1/2] 2.71ns
:20  %input5_load = load i128* %input5_addr, align 8

ST_4: input6_load [1/2] 2.71ns
:22  %input6_load = load i128* %input6_addr, align 8

ST_4: input7_load [1/2] 2.71ns
:24  %input7_load = load i128* %input7_addr, align 8

ST_4: tmp_40 [1/1] 1.94ns
:25  %tmp_40 = call i128 @_ssdm_op_Mux.ap_auto.8i128.i14(i128 %input_load, i128 %input1_load, i128 %input2_load, i128 %input3_load, i128 %input4_load, i128 %input5_load, i128 %input6_load, i128 %input7_load, i14 %arrayNo_cast)

ST_4: tmp_101 [1/1] 0.00ns
:26  %tmp_101 = trunc i128 %tmp_40 to i32

ST_4: tmp_12 [1/1] 0.00ns
:28  %tmp_12 = zext i16 %w_index to i64

ST_4: fc1_weight_addr [1/1] 0.00ns
:29  %fc1_weight_addr = getelementptr [48000 x float]* @fc1_weight, i64 0, i64 %tmp_12

ST_4: fc1_weight_load [2/2] 2.39ns
:30  %fc1_weight_load = load float* %fc1_weight_addr, align 4


 <State 5>: 8.09ns
ST_5: tmp_37 [1/1] 0.00ns
:27  %tmp_37 = bitcast i32 %tmp_101 to float

ST_5: fc1_weight_load [1/2] 2.39ns
:30  %fc1_weight_load = load float* %fc1_weight_addr, align 4

ST_5: tmp_13 [4/4] 5.70ns
:31  %tmp_13 = fmul float %tmp_37, %fc1_weight_load


 <State 6>: 5.70ns
ST_6: tmp_13 [3/4] 5.70ns
:31  %tmp_13 = fmul float %tmp_37, %fc1_weight_load


 <State 7>: 5.70ns
ST_7: tmp_13 [2/4] 5.70ns
:31  %tmp_13 = fmul float %tmp_37, %fc1_weight_load


 <State 8>: 5.70ns
ST_8: tmp_13 [1/4] 5.70ns
:31  %tmp_13 = fmul float %tmp_37, %fc1_weight_load


 <State 9>: 7.26ns
ST_9: sum_1 [5/5] 7.26ns
:32  %sum_1 = fadd float %sum, %tmp_13


 <State 10>: 7.26ns
ST_10: sum_1 [4/5] 7.26ns
:32  %sum_1 = fadd float %sum, %tmp_13


 <State 11>: 7.26ns
ST_11: sum_1 [3/5] 7.26ns
:32  %sum_1 = fadd float %sum, %tmp_13


 <State 12>: 7.26ns
ST_12: sum_1 [2/5] 7.26ns
:32  %sum_1 = fadd float %sum, %tmp_13


 <State 13>: 7.26ns
ST_13: stg_94 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str3) nounwind

ST_13: sum_1 [1/5] 7.26ns
:32  %sum_1 = fadd float %sum, %tmp_13

ST_13: stg_96 [1/1] 0.00ns
:33  br label %3


 <State 14>: 2.39ns
ST_14: fc1_bias_load [1/2] 2.39ns
branch8:2  %fc1_bias_load = load float* %fc1_bias_addr, align 4


 <State 15>: 7.26ns
ST_15: biased [5/5] 7.26ns
branch8:3  %biased = fadd float %sum, %fc1_bias_load


 <State 16>: 7.26ns
ST_16: biased [4/5] 7.26ns
branch8:3  %biased = fadd float %sum, %fc1_bias_load


 <State 17>: 7.26ns
ST_17: biased [3/5] 7.26ns
branch8:3  %biased = fadd float %sum, %fc1_bias_load


 <State 18>: 7.26ns
ST_18: biased [2/5] 7.26ns
branch8:3  %biased = fadd float %sum, %fc1_bias_load


 <State 19>: 7.26ns
ST_19: biased [1/5] 7.26ns
branch8:3  %biased = fadd float %sum, %fc1_bias_load


 <State 20>: 8.16ns
ST_20: biased_to_int [1/1] 0.00ns
branch8:4  %biased_to_int = bitcast float %biased to i32

ST_20: tmp [1/1] 0.00ns
branch8:5  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %biased_to_int, i32 23, i32 30)

ST_20: tmp_98 [1/1] 0.00ns
branch8:6  %tmp_98 = trunc i32 %biased_to_int to i23

ST_20: notlhs [1/1] 2.00ns
branch8:7  %notlhs = icmp ne i8 %tmp, -1

ST_20: notrhs [1/1] 2.39ns
branch8:8  %notrhs = icmp eq i23 %tmp_98, 0

ST_20: tmp_s [1/1] 0.00ns (grouped into LUT with out node tmp_33)
branch8:9  %tmp_s = or i1 %notrhs, %notlhs

ST_20: tmp_38 [1/1] 6.79ns
branch8:10  %tmp_38 = fcmp ogt float %biased, 0.000000e+00

ST_20: tmp_39 [1/1] 0.00ns (grouped into LUT with out node tmp_33)
branch8:11  %tmp_39 = and i1 %tmp_s, %tmp_38

ST_20: tmp_33 [1/1] 1.37ns (out node of the LUT)
branch8:13  %tmp_33 = select i1 %tmp_39, i32 %biased_to_int, i32 0

ST_20: output_load [2/2] 2.71ns
branch8:14  %output_load = load i128* %output_addr, align 8


 <State 21>: 5.42ns
ST_21: output_load [1/2] 2.71ns
branch8:14  %output_load = load i128* %output_addr, align 8

ST_21: tmp_34 [1/1] 0.00ns
branch8:15  %tmp_34 = call i128 @_ssdm_op_PartSet.i128.i128.i32.i9.i9(i128 %output_load, i32 %tmp_33, i9 0, i9 31)

ST_21: stg_115 [1/1] 2.71ns
branch8:16  store i128 %tmp_34, i128* %output_addr, align 8

ST_21: empty_34 [1/1] 0.00ns
branch8:17  %empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str2, i32 %tmp_30)

ST_21: stg_117 [1/1] 0.00ns
branch8:18  br label %1



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ fc1_weight]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fc1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_22          (br               ) [ 0111111111111111111111]
n               (phi              ) [ 0011111111111100000000]
phi_mul1        (phi              ) [ 0011111111111100000000]
next_mul2       (add              ) [ 0111111111111111111111]
empty           (speclooptripcount) [ 0000000000000000000000]
exitcond1       (icmp             ) [ 0011111111111111111111]
n_1             (add              ) [ 0111111111111111111111]
stg_29          (br               ) [ 0000000000000000000000]
stg_30          (specloopname     ) [ 0000000000000000000000]
tmp_30          (specregionbegin  ) [ 0001111111111111111111]
stg_32          (br               ) [ 0011111111111111111111]
stg_33          (ret              ) [ 0000000000000000000000]
sum             (phi              ) [ 0001111111111111111100]
m               (phi              ) [ 0001000000000000000000]
phi_mul         (phi              ) [ 0001000000000000000000]
phi_urem        (phi              ) [ 0001000000000000000000]
m_cast5         (zext             ) [ 0000000000000000000000]
empty_33        (speclooptripcount) [ 0000000000000000000000]
exitcond        (icmp             ) [ 0011111111111111111111]
m_2             (add              ) [ 0011111111111111111111]
stg_42          (br               ) [ 0000000000000000000000]
next_urem       (add              ) [ 0000000000000000000000]
tmp_99          (icmp             ) [ 0000000000000000000000]
idx_urem        (select           ) [ 0011111111111111111111]
w_index         (add              ) [ 0000100000000000000000]
next_mul        (add              ) [ 0011111111111111111111]
tmp_100         (partselect       ) [ 0000100000000000000000]
newIndex4       (zext             ) [ 0000000000000000000000]
input_addr      (getelementptr    ) [ 0000100000000000000000]
input1_addr     (getelementptr    ) [ 0000100000000000000000]
input2_addr     (getelementptr    ) [ 0000100000000000000000]
input3_addr     (getelementptr    ) [ 0000100000000000000000]
input4_addr     (getelementptr    ) [ 0000100000000000000000]
input5_addr     (getelementptr    ) [ 0000100000000000000000]
input6_addr     (getelementptr    ) [ 0000100000000000000000]
input7_addr     (getelementptr    ) [ 0000100000000000000000]
tmp_14          (zext             ) [ 0000000000000000000000]
fc1_bias_addr   (getelementptr    ) [ 0000000000000010000000]
output_addr     (getelementptr    ) [ 0000000000000011111111]
arrayNo_cast    (zext             ) [ 0000000000000000000000]
input_load      (load             ) [ 0000000000000000000000]
input1_load     (load             ) [ 0000000000000000000000]
input2_load     (load             ) [ 0000000000000000000000]
input3_load     (load             ) [ 0000000000000000000000]
input4_load     (load             ) [ 0000000000000000000000]
input5_load     (load             ) [ 0000000000000000000000]
input6_load     (load             ) [ 0000000000000000000000]
input7_load     (load             ) [ 0000000000000000000000]
tmp_40          (mux              ) [ 0000000000000000000000]
tmp_101         (trunc            ) [ 0000010000000000000000]
tmp_12          (zext             ) [ 0000000000000000000000]
fc1_weight_addr (getelementptr    ) [ 0000010000000000000000]
tmp_37          (bitcast          ) [ 0000001110000000000000]
fc1_weight_load (load             ) [ 0000001110000000000000]
tmp_13          (fmul             ) [ 0000000001111100000000]
stg_94          (specloopname     ) [ 0000000000000000000000]
sum_1           (fadd             ) [ 0011111111111111111111]
stg_96          (br               ) [ 0011111111111111111111]
fc1_bias_load   (load             ) [ 0000000000000001111100]
biased          (fadd             ) [ 0000000000000000000010]
biased_to_int   (bitcast          ) [ 0000000000000000000000]
tmp             (partselect       ) [ 0000000000000000000000]
tmp_98          (trunc            ) [ 0000000000000000000000]
notlhs          (icmp             ) [ 0000000000000000000000]
notrhs          (icmp             ) [ 0000000000000000000000]
tmp_s           (or               ) [ 0000000000000000000000]
tmp_38          (fcmp             ) [ 0000000000000000000000]
tmp_39          (and              ) [ 0000000000000000000000]
tmp_33          (select           ) [ 0000000000000000000001]
output_load     (load             ) [ 0000000000000000000000]
tmp_34          (partset          ) [ 0000000000000000000000]
stg_115         (store            ) [ 0000000000000000000000]
empty_34        (specregionend    ) [ 0000000000000000000000]
stg_117         (br               ) [ 0111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_r">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fc1_weight">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_weight"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fc1_bias">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fc1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.8i128.i14"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i128.i128.i32.i9.i9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="input_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="128" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="9" slack="0"/>
<pin id="92" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/3 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="8" slack="0"/>
<pin id="97" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="98" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/3 "/>
</bind>
</comp>

<comp id="100" class="1004" name="input1_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="128" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="9" slack="0"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input1_addr/3 "/>
</bind>
</comp>

<comp id="107" class="1004" name="grp_access_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="110" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input1_load/3 "/>
</bind>
</comp>

<comp id="112" class="1004" name="input2_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="128" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="9" slack="0"/>
<pin id="116" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input2_addr/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="122" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input2_load/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="input3_addr_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="128" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="9" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input3_addr/3 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="134" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input3_load/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="input4_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="128" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="9" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input4_addr/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="146" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input4_load/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="input5_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="128" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="9" slack="0"/>
<pin id="152" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input5_addr/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="grp_access_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="158" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input5_load/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="input6_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="128" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="9" slack="0"/>
<pin id="164" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input6_addr/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="grp_access_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="8" slack="0"/>
<pin id="169" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="170" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input6_load/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="input7_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="128" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="9" slack="0"/>
<pin id="176" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input7_addr/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="grp_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="182" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input7_load/3 "/>
</bind>
</comp>

<comp id="184" class="1004" name="fc1_bias_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="7" slack="0"/>
<pin id="188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_bias_addr/3 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="7" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="194" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_bias_load/3 "/>
</bind>
</comp>

<comp id="196" class="1004" name="output_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="128" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="7" slack="0"/>
<pin id="200" dir="1" index="3" bw="8" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="fc1_weight_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="16" slack="0"/>
<pin id="207" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="fc1_weight_addr/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_access_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="213" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fc1_weight_load/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="grp_access_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="7"/>
<pin id="217" dir="0" index="1" bw="128" slack="0"/>
<pin id="218" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/20 stg_115/21 "/>
</bind>
</comp>

<comp id="219" class="1005" name="n_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="1"/>
<pin id="221" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="223" class="1004" name="n_phi_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="1"/>
<pin id="225" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="226" dir="0" index="2" bw="7" slack="0"/>
<pin id="227" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="phi_mul1_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="1"/>
<pin id="233" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="phi_mul1_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="1" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="16" slack="0"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/2 "/>
</bind>
</comp>

<comp id="243" class="1005" name="sum_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="sum_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/3 "/>
</bind>
</comp>

<comp id="255" class="1005" name="m_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="9" slack="1"/>
<pin id="257" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="259" class="1004" name="m_phi_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="1"/>
<pin id="261" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="9" slack="0"/>
<pin id="263" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/3 "/>
</bind>
</comp>

<comp id="266" class="1005" name="phi_mul_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="19" slack="1"/>
<pin id="268" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="270" class="1004" name="phi_mul_phi_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="1"/>
<pin id="272" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="19" slack="0"/>
<pin id="274" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/3 "/>
</bind>
</comp>

<comp id="277" class="1005" name="phi_urem_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="1"/>
<pin id="279" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="phi_urem_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="9" slack="0"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="2"/>
<pin id="290" dir="0" index="1" bw="32" slack="1"/>
<pin id="291" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/9 biased/15 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="32" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_38_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="1"/>
<pin id="300" dir="0" index="1" bw="32" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_38/20 "/>
</bind>
</comp>

<comp id="303" class="1004" name="next_mul2_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="10" slack="0"/>
<pin id="306" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul2/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="exitcond1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="0" index="1" bw="7" slack="0"/>
<pin id="312" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="n_1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="7" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_1/2 "/>
</bind>
</comp>

<comp id="321" class="1004" name="m_cast5_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="9" slack="0"/>
<pin id="323" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="m_cast5/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="exitcond_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="9" slack="0"/>
<pin id="327" dir="0" index="1" bw="9" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="m_2_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="9" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_2/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="next_urem_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="9" slack="0"/>
<pin id="340" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_99_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="9" slack="0"/>
<pin id="345" dir="0" index="1" bw="9" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_99/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="idx_urem_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="9" slack="0"/>
<pin id="352" dir="0" index="2" bw="9" slack="0"/>
<pin id="353" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="w_index_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="0"/>
<pin id="359" dir="0" index="1" bw="16" slack="1"/>
<pin id="360" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_index/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="next_mul_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="11" slack="0"/>
<pin id="365" dir="0" index="1" bw="19" slack="0"/>
<pin id="366" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_100_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="2" slack="0"/>
<pin id="371" dir="0" index="1" bw="19" slack="0"/>
<pin id="372" dir="0" index="2" bw="6" slack="0"/>
<pin id="373" dir="0" index="3" bw="6" slack="0"/>
<pin id="374" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_100/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="newIndex4_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="9" slack="0"/>
<pin id="381" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="newIndex4/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_14_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="1"/>
<pin id="393" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="arrayNo_cast_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="1"/>
<pin id="399" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="arrayNo_cast/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_40_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="128" slack="0"/>
<pin id="402" dir="0" index="1" bw="128" slack="0"/>
<pin id="403" dir="0" index="2" bw="128" slack="0"/>
<pin id="404" dir="0" index="3" bw="128" slack="0"/>
<pin id="405" dir="0" index="4" bw="128" slack="0"/>
<pin id="406" dir="0" index="5" bw="128" slack="0"/>
<pin id="407" dir="0" index="6" bw="128" slack="0"/>
<pin id="408" dir="0" index="7" bw="128" slack="0"/>
<pin id="409" dir="0" index="8" bw="128" slack="0"/>
<pin id="410" dir="0" index="9" bw="2" slack="0"/>
<pin id="411" dir="1" index="10" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1186) " fcode="mux"/>
<opset="tmp_40/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_101_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="128" slack="0"/>
<pin id="424" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_101/4 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_12_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="1"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_37_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="434" class="1004" name="biased_to_int_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="biased_to_int/20 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="8" slack="0"/>
<pin id="439" dir="0" index="1" bw="32" slack="0"/>
<pin id="440" dir="0" index="2" bw="6" slack="0"/>
<pin id="441" dir="0" index="3" bw="6" slack="0"/>
<pin id="442" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/20 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_98_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_98/20 "/>
</bind>
</comp>

<comp id="451" class="1004" name="notlhs_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/20 "/>
</bind>
</comp>

<comp id="457" class="1004" name="notrhs_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="23" slack="0"/>
<pin id="459" dir="0" index="1" bw="23" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/20 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_s_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_s/20 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_39_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="1" slack="0"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_39/20 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_33_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="0"/>
<pin id="477" dir="0" index="1" bw="32" slack="0"/>
<pin id="478" dir="0" index="2" bw="32" slack="0"/>
<pin id="479" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/20 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_34_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="128" slack="0"/>
<pin id="485" dir="0" index="1" bw="128" slack="0"/>
<pin id="486" dir="0" index="2" bw="32" slack="1"/>
<pin id="487" dir="0" index="3" bw="1" slack="0"/>
<pin id="488" dir="0" index="4" bw="6" slack="0"/>
<pin id="489" dir="1" index="5" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="tmp_34/21 "/>
</bind>
</comp>

<comp id="495" class="1005" name="next_mul2_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="16" slack="0"/>
<pin id="497" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="next_mul2 "/>
</bind>
</comp>

<comp id="503" class="1005" name="n_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="7" slack="0"/>
<pin id="505" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="n_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="m_2_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="9" slack="0"/>
<pin id="513" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="m_2 "/>
</bind>
</comp>

<comp id="516" class="1005" name="idx_urem_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="9" slack="0"/>
<pin id="518" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="521" class="1005" name="w_index_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="1"/>
<pin id="523" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="w_index "/>
</bind>
</comp>

<comp id="526" class="1005" name="next_mul_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="19" slack="0"/>
<pin id="528" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="531" class="1005" name="tmp_100_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="1"/>
<pin id="533" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_100 "/>
</bind>
</comp>

<comp id="536" class="1005" name="input_addr_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="8" slack="1"/>
<pin id="538" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="541" class="1005" name="input1_addr_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="8" slack="1"/>
<pin id="543" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input1_addr "/>
</bind>
</comp>

<comp id="546" class="1005" name="input2_addr_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="1"/>
<pin id="548" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input2_addr "/>
</bind>
</comp>

<comp id="551" class="1005" name="input3_addr_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="8" slack="1"/>
<pin id="553" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input3_addr "/>
</bind>
</comp>

<comp id="556" class="1005" name="input4_addr_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="8" slack="1"/>
<pin id="558" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input4_addr "/>
</bind>
</comp>

<comp id="561" class="1005" name="input5_addr_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="8" slack="1"/>
<pin id="563" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input5_addr "/>
</bind>
</comp>

<comp id="566" class="1005" name="input6_addr_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="8" slack="1"/>
<pin id="568" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input6_addr "/>
</bind>
</comp>

<comp id="571" class="1005" name="input7_addr_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="1"/>
<pin id="573" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input7_addr "/>
</bind>
</comp>

<comp id="576" class="1005" name="fc1_bias_addr_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="1"/>
<pin id="578" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="fc1_bias_addr "/>
</bind>
</comp>

<comp id="581" class="1005" name="output_addr_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="8" slack="7"/>
<pin id="583" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="586" class="1005" name="tmp_101_reg_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="1"/>
<pin id="588" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101 "/>
</bind>
</comp>

<comp id="591" class="1005" name="fc1_weight_addr_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="1"/>
<pin id="593" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_addr "/>
</bind>
</comp>

<comp id="596" class="1005" name="tmp_37_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="1"/>
<pin id="598" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="601" class="1005" name="fc1_weight_load_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_weight_load "/>
</bind>
</comp>

<comp id="606" class="1005" name="tmp_13_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="1"/>
<pin id="608" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="611" class="1005" name="sum_1_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="1"/>
<pin id="613" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="616" class="1005" name="fc1_bias_load_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="1"/>
<pin id="618" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="fc1_bias_load "/>
</bind>
</comp>

<comp id="621" class="1005" name="biased_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="1"/>
<pin id="623" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="biased "/>
</bind>
</comp>

<comp id="627" class="1005" name="tmp_33_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="1"/>
<pin id="629" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="64" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="99"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="64" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="100" pin="3"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="64" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="123"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="6" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="64" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="124" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="64" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="64" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="155" pin=0"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="64" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="171"><net_src comp="160" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="64" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="64" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="195"><net_src comp="184" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="16" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="64" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="64" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="203" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="222"><net_src comp="22" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="230"><net_src comp="223" pin="4"/><net_sink comp="219" pin=0"/></net>

<net id="234"><net_src comp="24" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="241"><net_src comp="231" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="242"><net_src comp="235" pin="4"/><net_sink comp="231" pin=0"/></net>

<net id="246"><net_src comp="42" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="254"><net_src comp="247" pin="4"/><net_sink comp="243" pin=0"/></net>

<net id="258"><net_src comp="44" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="265"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="269"><net_src comp="46" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="276"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="280"><net_src comp="44" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="243" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="210" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="42" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="307"><net_src comp="235" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="26" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="223" pin="4"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="32" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="223" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="34" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="259" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="259" pin="4"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="50" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="259" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="52" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="52" pin="0"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="281" pin="4"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="337" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="54" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="337" pin="2"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="44" pin="0"/><net_sink comp="349" pin=2"/></net>

<net id="361"><net_src comp="321" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="231" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="367"><net_src comp="56" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="270" pin="4"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="270" pin="4"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="60" pin="0"/><net_sink comp="369" pin=2"/></net>

<net id="378"><net_src comp="62" pin="0"/><net_sink comp="369" pin=3"/></net>

<net id="382"><net_src comp="281" pin="4"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="385"><net_src comp="379" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="388"><net_src comp="379" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="389"><net_src comp="379" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="390"><net_src comp="379" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="394"><net_src comp="219" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="412"><net_src comp="66" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="413"><net_src comp="95" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="414"><net_src comp="107" pin="2"/><net_sink comp="400" pin=2"/></net>

<net id="415"><net_src comp="119" pin="2"/><net_sink comp="400" pin=3"/></net>

<net id="416"><net_src comp="131" pin="2"/><net_sink comp="400" pin=4"/></net>

<net id="417"><net_src comp="143" pin="2"/><net_sink comp="400" pin=5"/></net>

<net id="418"><net_src comp="155" pin="2"/><net_sink comp="400" pin=6"/></net>

<net id="419"><net_src comp="167" pin="2"/><net_sink comp="400" pin=7"/></net>

<net id="420"><net_src comp="179" pin="2"/><net_sink comp="400" pin=8"/></net>

<net id="421"><net_src comp="397" pin="1"/><net_sink comp="400" pin=9"/></net>

<net id="425"><net_src comp="400" pin="10"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="426" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="433"><net_src comp="430" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="443"><net_src comp="70" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="434" pin="1"/><net_sink comp="437" pin=1"/></net>

<net id="445"><net_src comp="72" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="446"><net_src comp="74" pin="0"/><net_sink comp="437" pin=3"/></net>

<net id="450"><net_src comp="434" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="437" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="76" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="447" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="78" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="467"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="451" pin="2"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="463" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="298" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="480"><net_src comp="469" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="481"><net_src comp="434" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="482"><net_src comp="80" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="490"><net_src comp="82" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="215" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="492"><net_src comp="44" pin="0"/><net_sink comp="483" pin=3"/></net>

<net id="493"><net_src comp="84" pin="0"/><net_sink comp="483" pin=4"/></net>

<net id="494"><net_src comp="483" pin="5"/><net_sink comp="215" pin=1"/></net>

<net id="498"><net_src comp="303" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="506"><net_src comp="315" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="514"><net_src comp="331" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="519"><net_src comp="349" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="524"><net_src comp="357" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="529"><net_src comp="363" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="534"><net_src comp="369" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="539"><net_src comp="88" pin="3"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="544"><net_src comp="100" pin="3"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="549"><net_src comp="112" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="554"><net_src comp="124" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="559"><net_src comp="136" pin="3"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="564"><net_src comp="148" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="569"><net_src comp="160" pin="3"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="574"><net_src comp="172" pin="3"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="579"><net_src comp="184" pin="3"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="584"><net_src comp="196" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="589"><net_src comp="422" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="590"><net_src comp="586" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="594"><net_src comp="203" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="599"><net_src comp="430" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="604"><net_src comp="210" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="609"><net_src comp="293" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="614"><net_src comp="288" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="619"><net_src comp="191" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="624"><net_src comp="288" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="626"><net_src comp="621" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="630"><net_src comp="475" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="483" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {21 }
	Port: fc1_weight | {}
	Port: fc1_bias | {}
 - Input state : 
	Port: dut_dense_mlp.2 : input_r | {3 4 }
	Port: dut_dense_mlp.2 : input1 | {3 4 }
	Port: dut_dense_mlp.2 : input2 | {3 4 }
	Port: dut_dense_mlp.2 : input3 | {3 4 }
	Port: dut_dense_mlp.2 : input4 | {3 4 }
	Port: dut_dense_mlp.2 : input5 | {3 4 }
	Port: dut_dense_mlp.2 : input6 | {3 4 }
	Port: dut_dense_mlp.2 : input7 | {3 4 }
	Port: dut_dense_mlp.2 : output_r | {20 21 }
	Port: dut_dense_mlp.2 : fc1_weight | {4 5 }
	Port: dut_dense_mlp.2 : fc1_bias | {3 14 }
  - Chain level:
	State 1
	State 2
		next_mul2 : 1
		exitcond1 : 1
		n_1 : 1
		stg_29 : 2
	State 3
		m_cast5 : 1
		exitcond : 1
		m_2 : 1
		stg_42 : 2
		next_urem : 1
		tmp_99 : 2
		idx_urem : 3
		w_index : 2
		next_mul : 1
		tmp_100 : 1
		newIndex4 : 1
		input_addr : 2
		input_load : 3
		input1_addr : 2
		input1_load : 3
		input2_addr : 2
		input2_load : 3
		input3_addr : 2
		input3_load : 3
		input4_addr : 2
		input4_load : 3
		input5_addr : 2
		input5_load : 3
		input6_addr : 2
		input6_load : 3
		input7_addr : 2
		input7_load : 3
		fc1_bias_addr : 1
		fc1_bias_load : 2
		output_addr : 1
	State 4
		tmp_40 : 1
		tmp_101 : 2
		fc1_weight_addr : 1
		fc1_weight_load : 2
	State 5
		tmp_13 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		tmp : 1
		tmp_98 : 1
		notlhs : 2
		notrhs : 2
		tmp_s : 3
		tmp_39 : 3
		tmp_33 : 3
	State 21
		tmp_34 : 1
		stg_115 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_288     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_293     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |    tmp_38_fu_298    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|    mux   |    tmp_40_fu_400    |    0    |    0    |   256   |
|----------|---------------------|---------|---------|---------|
|          |   next_mul2_fu_303  |    0    |    0    |    16   |
|          |      n_1_fu_315     |    0    |    0    |    7    |
|    add   |      m_2_fu_331     |    0    |    0    |    9    |
|          |   next_urem_fu_337  |    0    |    0    |    9    |
|          |    w_index_fu_357   |    0    |    0    |    16   |
|          |   next_mul_fu_363   |    0    |    0    |    19   |
|----------|---------------------|---------|---------|---------|
|  select  |   idx_urem_fu_349   |    0    |    0    |    9    |
|          |    tmp_33_fu_475    |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond1_fu_309  |    0    |    0    |    3    |
|          |   exitcond_fu_325   |    0    |    0    |    3    |
|   icmp   |    tmp_99_fu_343    |    0    |    0    |    3    |
|          |    notlhs_fu_451    |    0    |    0    |    3    |
|          |    notrhs_fu_457    |    0    |    0    |    8    |
|----------|---------------------|---------|---------|---------|
|    or    |     tmp_s_fu_463    |    0    |    0    |    1    |
|----------|---------------------|---------|---------|---------|
|    and   |    tmp_39_fu_469    |    0    |    0    |    1    |
|----------|---------------------|---------|---------|---------|
|          |    m_cast5_fu_321   |    0    |    0    |    0    |
|          |   newIndex4_fu_379  |    0    |    0    |    0    |
|   zext   |    tmp_14_fu_391    |    0    |    0    |    0    |
|          | arrayNo_cast_fu_397 |    0    |    0    |    0    |
|          |    tmp_12_fu_426    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|    tmp_100_fu_369   |    0    |    0    |    0    |
|          |      tmp_fu_437     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |    tmp_101_fu_422   |    0    |    0    |    0    |
|          |    tmp_98_fu_447    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|  partset |    tmp_34_fu_483    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   414   |   1345  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|     biased_reg_621    |   32   |
| fc1_bias_addr_reg_576 |    7   |
| fc1_bias_load_reg_616 |   32   |
|fc1_weight_addr_reg_591|   16   |
|fc1_weight_load_reg_601|   32   |
|    idx_urem_reg_516   |    9   |
|  input1_addr_reg_541  |    8   |
|  input2_addr_reg_546  |    8   |
|  input3_addr_reg_551  |    8   |
|  input4_addr_reg_556  |    8   |
|  input5_addr_reg_561  |    8   |
|  input6_addr_reg_566  |    8   |
|  input7_addr_reg_571  |    8   |
|   input_addr_reg_536  |    8   |
|      m_2_reg_511      |    9   |
|       m_reg_255       |    9   |
|      n_1_reg_503      |    7   |
|       n_reg_219       |    7   |
|   next_mul2_reg_495   |   16   |
|    next_mul_reg_526   |   19   |
|  output_addr_reg_581  |    8   |
|    phi_mul1_reg_231   |   16   |
|    phi_mul_reg_266    |   19   |
|    phi_urem_reg_277   |    9   |
|     sum_1_reg_611     |   32   |
|      sum_reg_243      |   32   |
|    tmp_100_reg_531    |    2   |
|    tmp_101_reg_586    |   32   |
|     tmp_13_reg_606    |   32   |
|     tmp_33_reg_627    |   32   |
|     tmp_37_reg_596    |   32   |
|    w_index_reg_521    |   16   |
+-----------------------+--------+
|         Total         |   521  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_107 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_119 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_131 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_143 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_155 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_167 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_179 |  p0  |   2  |   8  |   16   ||    8    |
| grp_access_fu_191 |  p0  |   2  |   7  |   14   ||    7    |
| grp_access_fu_210 |  p0  |   2  |  16  |   32   ||    16   |
|     n_reg_219     |  p0  |   2  |   7  |   14   ||    7    |
|  phi_mul1_reg_231 |  p0  |   2  |  16  |   32   ||    16   |
|    sum_reg_243    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_288    |  p1  |   2  |  32  |   64   ||    32   |
|     grp_fu_293    |  p0  |   2  |  32  |   64   ||    32   |
|     grp_fu_293    |  p1  |   2  |  32  |   64   ||    32   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   476  ||  25.136 ||   238   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   414  |  1345  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   25   |    -   |   238  |
|  Register |    -   |    -   |   521  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   25   |   935  |  1583  |
+-----------+--------+--------+--------+--------+
