Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jun 21 15:52:49 2018
| Host         : DESKTOP-II8OTGJ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Testing_IP_control_sets_placed.rpt
| Design       : Testing_IP
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    13 |
| Unused register locations in slices containing registers |    27 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      4 |            2 |
|      5 |            1 |
|      6 |            1 |
|    16+ |            7 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             106 |           28 |
| Yes          | No                    | Yes                    |               4 |            2 |
| Yes          | Yes                   | No                     |              11 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------+----------------------------------------+------------------+----------------+
|  Clock Signal  |                             Enable Signal                            |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+----------------+----------------------------------------------------------------------+----------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | Skinny_DUT/FSM_sequential_current_state_reg[1]_CE_cooolgate_en_sig_3 |                                        |                1 |              1 |
|  clk_IBUF_BUFG | Skinny_DUT/FSM_sequential_current_state_reg[2]_CE_cooolgate_en_sig_2 |                                        |                1 |              1 |
|  clk_IBUF_BUFG |                                                                      |                                        |                3 |              4 |
|  clk_IBUF_BUFG | INST_CNT/ce                                                          | INST_CNT/cnt_internal_value[3]_i_3_n_0 |                2 |              4 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_TW_REG/temp_reg_reg[127]_0                           | Skinny_DUT/INST_SKINNY_CNT/rst_CNT_buf |                2 |              5 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_LFSR/enable_TW_permutation_buf                       | Skinny_DUT/INST_LFSR/lfsr_rst_buf      |                2 |              6 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_LFSR/IS_enable1_buf                                  |                                        |                2 |             16 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_SKINNY_CNT/IS_enable3_buf                            |                                        |                2 |             16 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_SKINNY_CNT/IS_enable4_buf                            |                                        |                2 |             16 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_SKINNY_CNT/IS_enable2_buf                            |                                        |                2 |             16 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_TW_REG/temp_reg_reg[127]_0                           |                                        |                6 |             16 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_TW_REG/state                                         |                                        |                2 |             16 |
|  clk_IBUF_BUFG | Skinny_DUT/INST_TW_REG/temp_reg_reg[100]_CE_cooolgate_en_sig_1       |                                        |               15 |             48 |
+----------------+----------------------------------------------------------------------+----------------------------------------+------------------+----------------+


