0.6
2019.1
May 24 2019
15:06:07
F:/Sillycon/Code/RTL/D_flip_flop/Design.v,1750743929,verilog,,F:/Sillycon/Code/RTL/mux/mux_4X1.v,,d_ff,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/universal shift register/universal shift register.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/universal shift register/universal_design.v,1750822576,verilog,,F:/Sillycon/Code/RTL/Shift register/universal shift register/universal_shift_tb.v,,universal_design,,,,,,,,
F:/Sillycon/Code/RTL/Shift register/universal shift register/universal_shift_tb.v,1750823790,verilog,,,,universal_shift_tb,,,,,,,,
F:/Sillycon/Code/RTL/mux/mux_4X1.v,1750823752,verilog,,F:/Sillycon/Code/RTL/Shift register/universal shift register/universal_design.v,,mux_4X1,,,,,,,,
