#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Dec  4 02:18:08 2018
# Process ID: 6484
# Current directory: C:/Users/Razer Blade/Desktop/Processor_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14000 C:\Users\Razer Blade\Desktop\Processor_FPGA\Processor_FPGA.xpr
# Log file: C:/Users/Razer Blade/Desktop/Processor_FPGA/vivado.log
# Journal file: C:/Users/Razer Blade/Desktop/Processor_FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Razer Blade/Desktop/Processor_FPGA/Processor_FPGA.xpr}
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source Processor_FPGA_tb.tcl
close_sim
launch_simulation
source Processor_FPGA_tb.tcl
close_sim
launch_simulation
source Processor_FPGA_tb.tcl
run 3000 us
close_sim
launch_simulation
source Processor_FPGA_tb.tcl
run 3000 us
close_sim
launch_simulation
source Processor_FPGA_tb.tcl
run 3000 us
close_sim
launch_simulation
source Processor_FPGA_tb.tcl
relaunch_sim
run 3000 us
close_sim
launch_simulation
source Processor_FPGA_tb.tcl
run 3000 us
close_sim
launch_simulation
launch_simulation
source Processor_FPGA_tb.tcl
run 3000 us
close_sim
launch_simulation
source Processor_FPGA_tb.tcl
run 3000 us
close_sim
launch_simulation
source Processor_FPGA_tb.tcl
run 3000 us
close_sim
launch_simulation
source Processor_FPGA_tb.tcl
run 3000 us
close_sim
launch_simulation
source Processor_FPGA_tb.tcl
close_sim
launch_simulation
source Processor_FPGA_tb.tcl
relaunch_sim
close_sim
launch_simulation
source Processor_FPGA_tb.tcl
run 3000 us
relaunch_sim
run 3000 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
close_sim
