\hypertarget{group___u_a_r_t0___peripheral}{}\doxysection{U\+A\+R\+T0}
\label{group___u_a_r_t0___peripheral}\index{UART0@{UART0}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___u_a_r_t0___register___accessor___macros}{U\+A\+R\+T0 -\/ Register accessor macros}}
\item 
\mbox{\hyperlink{group___u_a_r_t0___register___masks}{U\+A\+R\+T0 Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_u_a_r_t0___mem_map}{U\+A\+R\+T0\+\_\+\+Mem\+Map}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t0___peripheral_ga50a02c91ffbd11fa7b4f0c33fe585199}{U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}~((\mbox{\hyperlink{group___u_a_r_t0___peripheral_gae795171499e041fb9b8f6ad5b97f896b}{U\+A\+R\+T0\+\_\+\+Mem\+Map\+Ptr}})0x4006\+A000u)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t0___peripheral_ga9416d89d2bc04eb37311da5910f1c701}{U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___u_a_r_t0___peripheral_ga50a02c91ffbd11fa7b4f0c33fe585199}{U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_u_a_r_t0___mem_map}{U\+A\+R\+T0\+\_\+\+Mem\+Map}} $\ast$ \mbox{\hyperlink{group___u_a_r_t0___peripheral_gae795171499e041fb9b8f6ad5b97f896b}{U\+A\+R\+T0\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t0___peripheral_ga50a02c91ffbd11fa7b4f0c33fe585199}\label{group___u_a_r_t0___peripheral_ga50a02c91ffbd11fa7b4f0c33fe585199}} 
\index{UART0@{UART0}!UART0\_BASE\_PTR@{UART0\_BASE\_PTR}}
\index{UART0\_BASE\_PTR@{UART0\_BASE\_PTR}!UART0@{UART0}}
\doxysubsubsection{\texorpdfstring{UART0\_BASE\_PTR}{UART0\_BASE\_PTR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~((\mbox{\hyperlink{group___u_a_r_t0___peripheral_gae795171499e041fb9b8f6ad5b97f896b}{U\+A\+R\+T0\+\_\+\+Mem\+Map\+Ptr}})0x4006\+A000u)}

Peripheral U\+A\+R\+T0 base pointer \mbox{\Hypertarget{group___u_a_r_t0___peripheral_ga9416d89d2bc04eb37311da5910f1c701}\label{group___u_a_r_t0___peripheral_ga9416d89d2bc04eb37311da5910f1c701}} 
\index{UART0@{UART0}!UART0\_BASE\_PTRS@{UART0\_BASE\_PTRS}}
\index{UART0\_BASE\_PTRS@{UART0\_BASE\_PTRS}!UART0@{UART0}}
\doxysubsubsection{\texorpdfstring{UART0\_BASE\_PTRS}{UART0\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___u_a_r_t0___peripheral_ga50a02c91ffbd11fa7b4f0c33fe585199}{U\+A\+R\+T0\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}}

Array initializer of U\+A\+R\+T0 peripheral base pointers 

\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___u_a_r_t0___peripheral_gae795171499e041fb9b8f6ad5b97f896b}\label{group___u_a_r_t0___peripheral_gae795171499e041fb9b8f6ad5b97f896b}} 
\index{UART0@{UART0}!UART0\_MemMapPtr@{UART0\_MemMapPtr}}
\index{UART0\_MemMapPtr@{UART0\_MemMapPtr}!UART0@{UART0}}
\doxysubsubsection{\texorpdfstring{UART0\_MemMapPtr}{UART0\_MemMapPtr}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct_u_a_r_t0___mem_map}{U\+A\+R\+T0\+\_\+\+Mem\+Map}}$\ast$ \mbox{\hyperlink{group___u_a_r_t0___peripheral_gae795171499e041fb9b8f6ad5b97f896b}{U\+A\+R\+T0\+\_\+\+Mem\+Map\+Ptr}}}

U\+A\+R\+T0 -\/ Peripheral register structure 