
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
Command: synth_design -top CPU -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20356 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 343.578 ; gain = 102.613
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/imports/new/CPU.v:1]
INFO: [Synth 8-638] synthesizing module 'Clock' [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/Clock.v:3]
INFO: [Synth 8-638] synthesizing module 'cpuclk' [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/.Xil/Vivado-17552-LAPTOP-MS0PAGLN/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'cpuclk' (1#1) [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/.Xil/Vivado-17552-LAPTOP-MS0PAGLN/realtime/cpuclk_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'Clock' (2#1) [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/Clock.v:3]
INFO: [Synth 8-638] synthesizing module 'IFetch' [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/imports/new/IFetch.v:3]
INFO: [Synth 8-638] synthesizing module 'prgrom' [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/.Xil/Vivado-17552-LAPTOP-MS0PAGLN/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'prgrom' (3#1) [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/.Xil/Vivado-17552-LAPTOP-MS0PAGLN/realtime/prgrom_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'IFetch' (4#1) [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/imports/new/IFetch.v:3]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/Decoder.v:3]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (5#1) [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/Decoder.v:3]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/imports/new/Controller.v:3]
	Parameter IO_ADDRESS_HIGH bound to: 22'b1111111111111111111111 
INFO: [Synth 8-256] done synthesizing module 'Controller' (6#1) [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/imports/new/Controller.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMem' [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/DataMem.v:3]
INFO: [Synth 8-638] synthesizing module 'RAM' [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/.Xil/Vivado-17552-LAPTOP-MS0PAGLN/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'RAM' (7#1) [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/.Xil/Vivado-17552-LAPTOP-MS0PAGLN/realtime/RAM_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'DataMem' (8#1) [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/DataMem.v:3]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/imports/new/ALU.v:3]
	Parameter ALU_AND bound to: 5'b00000 
	Parameter ALU_OR bound to: 5'b00001 
	Parameter ALU_ADD bound to: 5'b00010 
	Parameter ALU_SUB bound to: 5'b00110 
	Parameter ALU_SLL bound to: 5'b00111 
	Parameter ALU_SRA bound to: 5'b01000 
	Parameter ALU_SRL bound to: 5'b01001 
	Parameter ALU_SLT bound to: 5'b01010 
	Parameter ALU_SLTU bound to: 5'b01011 
	Parameter ALU_XOR bound to: 5'b10000 
INFO: [Synth 8-226] default block is never used [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/imports/new/ALU.v:39]
INFO: [Synth 8-226] default block is never used [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/imports/new/ALU.v:60]
INFO: [Synth 8-256] done synthesizing module 'ALU' (9#1) [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/imports/new/ALU.v:3]
INFO: [Synth 8-638] synthesizing module 'MemOrIO' [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/MemOrIO.v:3]
	Parameter IO_ADDRESS_HIGH bound to: 22'b1111111111111111111111 
	Parameter SWITCH_ADDR_RANGE_START bound to: 8'b00000000 
	Parameter SWITCH_ADDR_RANGE_END bound to: 8'b00101111 
	Parameter LED_ADDR_RANGE_START bound to: 8'b00110000 
	Parameter LED_ADDR_RANGE_END bound to: 8'b01011111 
	Parameter TUBE_ADDR_RANGE_START bound to: 8'b01100000 
	Parameter TUBE_ADDR_RANGE_END bound to: 8'b01111111 
INFO: [Synth 8-256] done synthesizing module 'MemOrIO' (10#1) [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/MemOrIO.v:3]
INFO: [Synth 8-638] synthesizing module 'Switch' [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/Switch.v:3]
	Parameter FULL_SWITCH_ADDR bound to: 8'b00000000 
	Parameter UPPER_SWITCH_ADDR bound to: 8'b00010000 
	Parameter TEST_BUTTON_ADDR bound to: 8'b00100000 
	Parameter RESET_BUTTON_ADDR bound to: 8'b00100100 
	Parameter INPUT_A_BUTTON_ADDR bound to: 8'b00101000 
	Parameter INPUT_B_BUTTON_ADDR bound to: 8'b00101100 
INFO: [Synth 8-256] done synthesizing module 'Switch' (11#1) [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/Switch.v:3]
INFO: [Synth 8-638] synthesizing module 'Led' [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/Led.v:3]
	Parameter ALL_LEDS_ADDR bound to: 8'b00110000 
	Parameter LEFT_LEDS_ADDR bound to: 8'b01000000 
	Parameter RIGHT_LEDS_ADDR bound to: 8'b01010000 
	Parameter SINGLE_LED_BASE_ADDR bound to: 8'b01011000 
INFO: [Synth 8-256] done synthesizing module 'Led' (12#1) [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/Led.v:3]
INFO: [Synth 8-638] synthesizing module 'Tube' [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/Tube.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/Tube.v:93]
INFO: [Synth 8-226] default block is never used [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/Tube.v:115]
INFO: [Synth 8-256] done synthesizing module 'Tube' (13#1) [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/Tube.v:3]
INFO: [Synth 8-256] done synthesizing module 'CPU' (14#1) [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/imports/new/CPU.v:1]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeAddr[7]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeAddr[6]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeAddr[5]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeAddr[4]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeAddr[3]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeAddr[2]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeAddr[1]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeAddr[0]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[15]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[14]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[13]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[12]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[11]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[10]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[9]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[8]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[7]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[6]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[5]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[4]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[3]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[2]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[1]
WARNING: [Synth 8-3331] design Tube has unconnected port tubeWdata[0]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port mRead
WARNING: [Synth 8-3331] design MemOrIO has unconnected port ioRdata[15]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port ioRdata[14]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port ioRdata[13]
WARNING: [Synth 8-3331] design MemOrIO has unconnected port ioRdata[12]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[6]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[4]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[3]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[2]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[1]
WARNING: [Synth 8-3331] design ALU has unconnected port funct7[0]
WARNING: [Synth 8-3331] design DataMem has unconnected port memRead
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[31]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[30]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[29]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[28]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[27]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[26]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[25]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[24]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[23]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[22]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[21]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[20]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[19]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[18]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[17]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[16]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[1]
WARNING: [Synth 8-3331] design DataMem has unconnected port addr[0]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[31]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[30]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[29]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[28]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[27]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[26]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[25]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[24]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[23]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[22]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[21]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[20]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[19]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[18]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[17]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[16]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[15]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[11]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[10]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[9]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[8]
WARNING: [Synth 8-3331] design Controller has unconnected port inst[7]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[31]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[30]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[29]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[28]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[27]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[26]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[25]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[24]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[23]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[22]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[21]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[20]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[19]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[18]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[17]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[16]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[15]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[14]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[13]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[12]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[11]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[10]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[9]
WARNING: [Synth 8-3331] design IFetch has unconnected port rs1Data[8]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 395.922 ; gain = 154.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 395.922 ; gain = 154.957
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/.Xil/Vivado-17552-LAPTOP-MS0PAGLN/dcp3/prgrom_in_context.xdc] for cell 'iFetch/urom'
Finished Parsing XDC File [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/.Xil/Vivado-17552-LAPTOP-MS0PAGLN/dcp3/prgrom_in_context.xdc] for cell 'iFetch/urom'
Parsing XDC File [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/.Xil/Vivado-17552-LAPTOP-MS0PAGLN/dcp4/cpuclk_in_context.xdc] for cell 'clock/clkGenerator'
Finished Parsing XDC File [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/.Xil/Vivado-17552-LAPTOP-MS0PAGLN/dcp4/cpuclk_in_context.xdc] for cell 'clock/clkGenerator'
Parsing XDC File [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/.Xil/Vivado-17552-LAPTOP-MS0PAGLN/dcp5/RAM_in_context.xdc] for cell 'dataMem/udram'
Finished Parsing XDC File [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/.Xil/Vivado-17552-LAPTOP-MS0PAGLN/dcp5/RAM_in_context.xdc] for cell 'dataMem/udram'
Parsing XDC File [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/constrs_1/new/CPU_Constraint.xdc]
Finished Parsing XDC File [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/constrs_1/new/CPU_Constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/constrs_1/new/CPU_Constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CPU_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CPU_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 741.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 741.203 ; gain = 500.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 741.203 ; gain = 500.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for fpgaClk. (constraint file  C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/.Xil/Vivado-17552-LAPTOP-MS0PAGLN/dcp4/cpuclk_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for fpgaClk. (constraint file  C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/.Xil/Vivado-17552-LAPTOP-MS0PAGLN/dcp4/cpuclk_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for clock/clkGenerator. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dataMem/udram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for iFetch/urom. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 741.203 ; gain = 500.238
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "registers_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "registers_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "aluSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/imports/new/ALU.v:21]
INFO: [Synth 8-5546] ROM "switchReadData" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "led" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element divClkCnt_reg was removed.  [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/Tube.v:30]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 741.203 ; gain = 500.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 15    
	   6 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	  10 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 37    
	   8 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module IFetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module Decoder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	  10 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	  10 Input     32 Bit        Muxes := 1     
	   8 Input      5 Bit        Muxes := 1     
	  14 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 1     
Module MemOrIO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
Module Switch 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module Led 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Tube 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "controller/aluOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "controller/aluSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ledModule/led" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element tubeModule/divClkCnt_reg was removed.  [C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.srcs/sources_1/new/Tube.v:30]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tubeModule/tube1_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tubeModule/tube0_reg[0] )
WARNING: [Synth 8-3332] Sequential element (switchModule/switchReadData_reg[15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (switchModule/switchReadData_reg[14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (switchModule/switchReadData_reg[13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (switchModule/switchReadData_reg[12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (tubeModule/tube0_reg[0]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (tubeModule/tube1_reg[0]) is unused and will be removed from module CPU.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\decoder/registers_reg[0][5] )
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][31]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][30]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][29]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][28]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][27]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][26]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][25]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][24]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][23]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][22]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][21]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][20]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][19]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][18]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][17]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][16]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][15]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][14]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][13]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][12]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][11]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][10]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][9]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][8]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][7]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][6]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][5]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][4]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][3]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][2]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][1]) is unused and will be removed from module CPU.
WARNING: [Synth 8-3332] Sequential element (decoder/registers_reg[0][0]) is unused and will be removed from module CPU.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:00:56 . Memory (MB): peak = 741.203 ; gain = 500.238
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock/clkGenerator/clk_out1' to pin 'clock/clkGenerator/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:02 . Memory (MB): peak = 761.520 ; gain = 520.555
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:42 . Memory (MB): peak = 927.914 ; gain = 686.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 927.914 ; gain = 686.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:42 ; elapsed = 00:01:47 . Memory (MB): peak = 927.914 ; gain = 686.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 927.914 ; gain = 686.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 927.914 ; gain = 686.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:43 ; elapsed = 00:01:47 . Memory (MB): peak = 927.914 ; gain = 686.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 927.914 ; gain = 686.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 927.914 ; gain = 686.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |cpuclk        |         1|
|2     |RAM           |         1|
|3     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM    |     1|
|2     |cpuclk |     1|
|3     |prgrom |     1|
|4     |CARRY4 |    53|
|5     |LUT1   |    14|
|6     |LUT2   |   130|
|7     |LUT3   |   119|
|8     |LUT4   |   206|
|9     |LUT5   |   267|
|10    |LUT6   |  1015|
|11    |MUXF7  |   257|
|12    |FDCE   |    60|
|13    |FDRE   |  1137|
|14    |IBUF   |    17|
|15    |OBUF   |    40|
+------+-------+------+

Report Instance Areas: 
+------+---------------+--------+------+
|      |Instance       |Module  |Cells |
+------+---------------+--------+------+
|1     |top            |        |  3380|
|2     |  alu          |ALU     |    17|
|3     |  clock        |Clock   |     2|
|4     |  dataMem      |DataMem |    38|
|5     |  decoder      |Decoder |  2083|
|6     |  iFetch       |IFetch  |   996|
|7     |  ledModule    |Led     |    16|
|8     |  switchModule |Switch  |    13|
|9     |  tubeModule   |Tube    |   158|
+------+---------------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 927.914 ; gain = 686.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 40 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:36 ; elapsed = 00:01:43 . Memory (MB): peak = 927.914 ; gain = 341.668
Synthesis Optimization Complete : Time (s): cpu = 00:01:43 ; elapsed = 00:01:48 . Memory (MB): peak = 927.914 ; gain = 686.949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 327 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
122 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:51 . Memory (MB): peak = 927.914 ; gain = 697.211
INFO: [Common 17-1381] The checkpoint 'C:/Users/cleve/Desktop/RiscVCpu/RiscVCpu.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 927.914 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun May 25 23:33:57 2025...
