<html>
<head>
<title>Unhandled - RPi Registers</title>
</head>
<body>
<font face='sans-serif'><a href='index.html'>&lt;&lt; RPi Registers Index</a><br><br>
<h1>Register Region: Unhandled (base: NA</h1>
<h2>Info</h2>
<table border=1><tr><th>Name</th><th>Value</th></tr>
<tr><td>base</td><td>NA</td></tr>
</table>

<h2>Registers</h2>
<table border=1><tr><th>Register Name</th><th>Address</th><th>Type</th><th>Width</th><th>Mask</th><th>Reset</th></tr>
</table>

<h2>Unsupported Defines</h2>
<table border=1><tr><th>Define</th><th>Value</th></tr>
<tr><td>ACISASR_REG</td><td>0x1c004814:RW</td></tr>
<tr><td>ACISCA_REG</td><td>0x1c004808:RW</td></tr>
<tr><td>ACISCD_REG</td><td>0x1c00480c:RW</td></tr>
<tr><td>ACISCS_REG</td><td>0x1c004800:RW</td></tr>
<tr><td>ACISFIFO_REG</td><td>0x1c004804:RW</td></tr>
<tr><td>ACISMODE_REG</td><td>0x1c004810:RW</td></tr>
<tr><td>ACIS_BASE_ADDRESS</td><td>0x1C004800</td></tr>
<tr><td>ACIS_DMA</td><td>0</td></tr>
<tr><td>AC_HUFFTABLE_OFFSET(t)</td><td>MACRO</td></tr>
<tr><td>AC_MAXCTABLE_OFFSET(t)</td><td>MACRO</td></tr>
<tr><td>AC_OSETTABLE_OFFSET(t)</td><td>MACRO</td></tr>
<tr><td>ADCCS_REG</td><td>0x1c00e000:RW</td></tr>
<tr><td>ADCR0_REG</td><td>0x1c00e004:RW</td></tr>
<tr><td>ADCR1_REG</td><td>0x1c00e008:RW</td></tr>
<tr><td>ADC_BASE_ADDRESS</td><td>0x1C00E000</td></tr>
<tr><td>ADC_DMA</td><td>0xf0000</td></tr>
<tr><td>ADDRESS_EXTERNAL(p)</td><td>MACRO</td></tr>
<tr><td>AJBCONF_REG</td><td>0x7e2000c0:RW</td></tr>
<tr><td>AJBTDI_REG</td><td>0x7e2000c8:RW</td></tr>
<tr><td>AJBTDO_REG</td><td>0x7e2000cc:RW</td></tr>
<tr><td>AJBTMS_REG</td><td>0x7e2000c4:RW</td></tr>
<tr><td>AJB_BITS0</td><td>0x000000</td></tr>
<tr><td>AJB_BITS12</td><td>0x00000C</td></tr>
<tr><td>AJB_BITS16</td><td>0x000010</td></tr>
<tr><td>AJB_BITS20</td><td>0x000014</td></tr>
<tr><td>AJB_BITS24</td><td>0x000018</td></tr>
<tr><td>AJB_BITS28</td><td>0x00001C</td></tr>
<tr><td>AJB_BITS32</td><td>0x000020</td></tr>
<tr><td>AJB_BITS34</td><td>0x000022</td></tr>
<tr><td>AJB_BITS4</td><td>0x000004</td></tr>
<tr><td>AJB_BITS8</td><td>0x000008</td></tr>
<tr><td>AJB_BUSY</td><td>0x80000000</td></tr>
<tr><td>AJB_CLKSHFT</td><td>16</td></tr>
<tr><td>AJB_D0_FALL</td><td>0x000000</td></tr>
<tr><td>AJB_D0_RISE</td><td>0x000100</td></tr>
<tr><td>AJB_D1_FALL</td><td>0x000000</td></tr>
<tr><td>AJB_D1_RISE</td><td>0x000200</td></tr>
<tr><td>AJB_ENABLE</td><td>0x000800</td></tr>
<tr><td>AJB_HOLD0</td><td>0x000000</td></tr>
<tr><td>AJB_HOLD1</td><td>0x001000</td></tr>
<tr><td>AJB_HOLD2</td><td>0x002000</td></tr>
<tr><td>AJB_HOLD3</td><td>0x003000</td></tr>
<tr><td>AJB_INV_CLK</td><td>0x000080</td></tr>
<tr><td>AJB_IN_FALL</td><td>0x000000</td></tr>
<tr><td>AJB_IN_RISE</td><td>0x000400</td></tr>
<tr><td>AJB_OUT_LS</td><td>0x000000</td></tr>
<tr><td>AJB_OUT_MS</td><td>0x000040</td></tr>
<tr><td>AJB_RESETN</td><td>0x004000</td></tr>
<tr><td>ALIAS_ANY_L1_NONALLOCATING(x)</td><td>MACRO</td></tr>
<tr><td>ALIAS_ANY_NONALLOCATING(x)</td><td>MACRO</td></tr>
<tr><td>ALIAS_ANY_NONALLOCATING_READ(x)</td><td>MACRO</td></tr>
<tr><td>ALIAS_COHERENT(x)</td><td>MACRO</td></tr>
<tr><td>ALIAS_DIRECT(x)</td><td>MACRO</td></tr>
<tr><td>ALIAS_L1L2_NONALLOCATING(x)</td><td>MACRO</td></tr>
<tr><td>ALIAS_L1L2_NONALLOCATING_READ(x)</td><td>MACRO</td></tr>
<tr><td>ALIAS_L1_NONALLOCATING(x)</td><td>MACRO</td></tr>
<tr><td>ALIAS_NORMAL(x)</td><td>MACRO</td></tr>
<tr><td>ALIAS_STREAMING(x)</td><td>MACRO</td></tr>
<tr><td>AM_DB_MEMPRI_REG</td><td>0x1800d014:RW</td></tr>
<tr><td>AM_DB_PERPRI_REG</td><td>0x1800d018:RW</td></tr>
<tr><td>AM_HO_MEMPRI_REG</td><td>0x1800d00c:RW</td></tr>
<tr><td>AM_HO_PERPRI_REG</td><td>0x1800d010:RW</td></tr>
<tr><td>AM_HVSM_PRI_REG</td><td>0x1800d01c:RW</td></tr>
<tr><td>AM_VP_L2_PRI_REG</td><td>0x1800d000:RW</td></tr>
<tr><td>AM_VP_PERPRI_REG</td><td>0x1800d008:RW</td></tr>
<tr><td>AM_VP_UC_PRI_REG</td><td>0x1800d004:RW</td></tr>
<tr><td>BIT_STREAM_DMA</td><td>0</td></tr>
<tr><td>BOOTROM_BASE_ADDRESS</td><td>0x10000000</td></tr>
<tr><td>BOOTROM_BRCTL_REG</td><td>0x1000c000:RW</td></tr>
<tr><td>BOOTROM_RAM_LENGTH</td><td>( 1024 * 2 )</td></tr>
<tr><td>BOOTROM_RAM_START</td><td>0x10008000</td></tr>
<tr><td>BOOTROM_ROM_LENGTH</td><td>( 1024 * 32 )</td></tr>
<tr><td>BOOTROM_ROM_START</td><td>0x10000000</td></tr>
<tr><td>CAM_DMA</td><td>0</td></tr>
<tr><td>CCP2RBC0_REG</td><td>CCP2_BASE_ADDRESS + 0x118:RO</td></tr>
<tr><td>CCP2RBC1_REG</td><td>CCP2_BASE_ADDRESS + 0x218:RO</td></tr>
<tr><td>CCP2RC0_REG</td><td>CCP2_BASE_ADDRESS + 0x100:RW</td></tr>
<tr><td>CCP2RC1_REG</td><td>CCP2_BASE_ADDRESS + 0x200:RW</td></tr>
<tr><td>CCP2RC_REG</td><td>CCP2_BASE_ADDRESS + 0x00:RW</td></tr>
<tr><td>CCP2RDEA0_REG</td><td>CCP2_BASE_ADDRESS + 0x124:RW</td></tr>
<tr><td>CCP2RDEA1_REG</td><td>CCP2_BASE_ADDRESS + 0x224:RW</td></tr>
<tr><td>CCP2RDR1_REG</td><td>CCP2_BASE_ADDRESS + 0x80:RO</td></tr>
<tr><td>CCP2RDR2_REG</td><td>CCP2_BASE_ADDRESS + 0x84:RO</td></tr>
<tr><td>CCP2RDR3_REG</td><td>CCP2_BASE_ADDRESS + 0x88:RO</td></tr>
<tr><td>CCP2RDS0_REG</td><td>CCP2_BASE_ADDRESS + 0x128:RW</td></tr>
<tr><td>CCP2RDS1_REG</td><td>CCP2_BASE_ADDRESS + 0x228:RW</td></tr>
<tr><td>CCP2RDSA0_REG</td><td>CCP2_BASE_ADDRESS + 0x120:RW</td></tr>
<tr><td>CCP2RDSA1_REG</td><td>CCP2_BASE_ADDRESS + 0x220:RW</td></tr>
<tr><td>CCP2REA0_REG</td><td>CCP2_BASE_ADDRESS + 0x110:RW</td></tr>
<tr><td>CCP2REA1_REG</td><td>CCP2_BASE_ADDRESS + 0x210:RW</td></tr>
<tr><td>CCP2RLS0_REG</td><td>CCP2_BASE_ADDRESS + 0x11C:RW</td></tr>
<tr><td>CCP2RLS1_REG</td><td>CCP2_BASE_ADDRESS + 0x21C:RW</td></tr>
<tr><td>CCP2RPC0_REG</td><td>CCP2_BASE_ADDRESS + 0x104:RW</td></tr>
<tr><td>CCP2RPC1_REG</td><td>CCP2_BASE_ADDRESS + 0x204:RW</td></tr>
<tr><td>CCP2RS0_REG</td><td>CCP2_BASE_ADDRESS + 0x108:RW</td></tr>
<tr><td>CCP2RS1_REG</td><td>CCP2_BASE_ADDRESS + 0x208:RW</td></tr>
<tr><td>CCP2RSA0_REG</td><td>CCP2_BASE_ADDRESS + 0x10C:RW</td></tr>
<tr><td>CCP2RSA1_REG</td><td>CCP2_BASE_ADDRESS + 0x20C:RW</td></tr>
<tr><td>CCP2RS_REG</td><td>CCP2_BASE_ADDRESS + 0x04:RW</td></tr>
<tr><td>CCP2RWP0_REG</td><td>CCP2_BASE_ADDRESS + 0x114:RO</td></tr>
<tr><td>CCP2RWP1_REG</td><td>CCP2_BASE_ADDRESS + 0x214:RO</td></tr>
<tr><td>CCP2TAC_REG</td><td>0x7e001008:RW</td></tr>
<tr><td>CCP2TBA_REG</td><td>0x7e00101c:RW</td></tr>
<tr><td>CCP2TC_REG</td><td>0x7e001000:RW</td></tr>
<tr><td>CCP2TDL_REG</td><td>0x7e001020:RW</td></tr>
<tr><td>CCP2TD_REG</td><td>0x7e001024:RW</td></tr>
<tr><td>CCP2TIC_REG</td><td>0x7e001014:RW</td></tr>
<tr><td>CCP2TPC_REG</td><td>0x7e00100c:RW</td></tr>
<tr><td>CCP2TSC_REG</td><td>0x7e001010:RW</td></tr>
<tr><td>CCP2TSPARE_REG</td><td>0x7e001028:RW</td></tr>
<tr><td>CCP2TS_REG</td><td>0x7e001004:RW</td></tr>
<tr><td>CCP2TTC_REG</td><td>0x7e001018:RW</td></tr>
<tr><td>CDPC_REG</td><td>0x1c00e000:RW</td></tr>
<tr><td>CDP_BASE</td><td>0x1C00E000</td></tr>
<tr><td>CDP_DEBUG0_REG</td><td>0x1c00e00c:RW</td></tr>
<tr><td>CDP_DEBUG1_REG</td><td>0x1c00e010:RW</td></tr>
<tr><td>CDP_PHYC_REG</td><td>0x1c00e004:RW</td></tr>
<tr><td>CDP_PHYTSTDAT_REG</td><td>0x1c00e008:RW</td></tr>
<tr><td>CGMSAE_BOT_CONTROL_REG</td><td>0x7e806048:RW</td></tr>
<tr><td>CGMSAE_BOT_DATA_REG</td><td>0x7e806058:RW</td></tr>
<tr><td>CGMSAE_BOT_FORMAT_REG</td><td>0x7e806050:RW</td></tr>
<tr><td>CGMSAE_RESET_REG</td><td>0x7e806040:RW</td></tr>
<tr><td>CGMSAE_REVID_REG</td><td>0x7e80605c:RW</td></tr>
<tr><td>CGMSAE_TOP_CONTROL_REG</td><td>0x7e806044:RW</td></tr>
<tr><td>CGMSAE_TOP_DATA_REG</td><td>0x7e806054:RW</td></tr>
<tr><td>CGMSAE_TOP_FORMAT_REG</td><td>0x7e80604c:RW</td></tr>
<tr><td>CLR_GPIO(g)</td><td>MACRO</td></tr>
<tr><td>CMACIS_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMCAM_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMCORE_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMGEN_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMLCD_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMMSP_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMNVT_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMPCM_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMPLL1_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMPLL2_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMPLL3_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMPLLC_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMPRE1_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMPRE2_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMPRE3_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMPREC_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMTIMERF_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMTIMER_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMUARTF_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMUART_REG</td><td>0x7C:RW</td></tr>
<tr><td>CMUSB_REG</td><td>0x7C:RW</td></tr>
<tr><td>CRYPTO_IP_DMA</td><td>0x130000</td></tr>
<tr><td>CRYPTO_ISR_REG</td><td>0x7e00200c:RO</td></tr>
<tr><td>CRYPTO_ISR_RNG_INT</td><td>0x0100000</td></tr>
<tr><td>CRYPTO_OP_DMA</td><td>0x140000</td></tr>
<tr><td>CSI2DBGDPHY_REG</td><td>CSI2_BASE_ADDRESS + 0x80:RW</td></tr>
<tr><td>CSI2DBGMISC_REG</td><td>CSI2_BASE_ADDRESS + 0x84:RW</td></tr>
<tr><td>CSI2LPRX0_REG</td><td>CSI2_BASE_ADDRESS + 0x20:RW</td></tr>
<tr><td>CSI2LPRX1_REG</td><td>CSI2_BASE_ADDRESS + 0x24:RW</td></tr>
<tr><td>CSI2LPRX2_REG</td><td>CSI2_BASE_ADDRESS + 0x28:RW</td></tr>
<tr><td>CSI2LPRX3_REG</td><td>CSI2_BASE_ADDRESS + 0x2C:RW</td></tr>
<tr><td>CSI2LPRXC_REG</td><td>CSI2_BASE_ADDRESS + 0x30:RW</td></tr>
<tr><td>CSI2RDR3_REG</td><td>CSI2_BASE_ADDRESS + 0x94:RW</td></tr>
<tr><td>CSI2TRIG_REG</td><td>CSI2_BASE_ADDRESS + 0x40:RW</td></tr>
<tr><td>CSI2_DTOV0_REG</td><td>CSI2_BASE_ADDRESS + 0x12C:RW</td></tr>
<tr><td>CSI2_DTOV1_REG</td><td>CSI2_BASE_ADDRESS + 0x22C:RW</td></tr>
<tr><td>CSI2_DTOV_x(x)</td><td>MACRO</td></tr>
<tr><td>CSI2_RBC0_REG</td><td>CSI2_BASE_ADDRESS + 0x118:RW</td></tr>
<tr><td>CSI2_RBC1_REG</td><td>CSI2_BASE_ADDRESS + 0x218:RW</td></tr>
<tr><td>CSI2_RBC_x(x)</td><td>MACRO</td></tr>
<tr><td>CSI2_RC0_REG</td><td>CSI2_BASE_ADDRESS + 0x100:RW</td></tr>
<tr><td>CSI2_RC1_REG</td><td>CSI2_BASE_ADDRESS + 0x200:RW</td></tr>
<tr><td>CSI2_RC_REG</td><td>CSI2_BASE_ADDRESS + 0x00:RW</td></tr>
<tr><td>CSI2_RC_x(x)</td><td>MACRO</td></tr>
<tr><td>CSI2_RDEA0_REG</td><td>CSI2_BASE_ADDRESS + 0x124:RW</td></tr>
<tr><td>CSI2_RDEA1_REG</td><td>CSI2_BASE_ADDRESS + 0x224:RW</td></tr>
<tr><td>CSI2_RDEA_x(x)</td><td>MACRO</td></tr>
<tr><td>CSI2_RDLS_REG</td><td>CSI2_BASE_ADDRESS + 0x08:RW</td></tr>
<tr><td>CSI2_RDS0_REG</td><td>CSI2_BASE_ADDRESS + 0x128:RW</td></tr>
<tr><td>CSI2_RDS1_REG</td><td>CSI2_BASE_ADDRESS + 0x228:RW</td></tr>
<tr><td>CSI2_RDSA0_REG</td><td>CSI2_BASE_ADDRESS + 0x120:RW</td></tr>
<tr><td>CSI2_RDSA1_REG</td><td>CSI2_BASE_ADDRESS + 0x220:RW</td></tr>
<tr><td>CSI2_RDSA_x(x)</td><td>MACRO</td></tr>
<tr><td>CSI2_RDS_x(x)</td><td>MACRO</td></tr>
<tr><td>CSI2_REA0_REG</td><td>CSI2_BASE_ADDRESS + 0x110:RW</td></tr>
<tr><td>CSI2_REA1_REG</td><td>CSI2_BASE_ADDRESS + 0x210:RW</td></tr>
<tr><td>CSI2_REA_x(x)</td><td>MACRO</td></tr>
<tr><td>CSI2_RGSP_REG</td><td>CSI2_BASE_ADDRESS + 0x0C:RW</td></tr>
<tr><td>CSI2_RLS0_REG</td><td>CSI2_BASE_ADDRESS + 0x11C:RW</td></tr>
<tr><td>CSI2_RLS1_REG</td><td>CSI2_BASE_ADDRESS + 0x21C:RW</td></tr>
<tr><td>CSI2_RLS_x(x)</td><td>MACRO</td></tr>
<tr><td>CSI2_RPC0_REG</td><td>CSI2_BASE_ADDRESS + 0x104:RW</td></tr>
<tr><td>CSI2_RPC1_REG</td><td>CSI2_BASE_ADDRESS + 0x204:RW</td></tr>
<tr><td>CSI2_RPC_x(x)</td><td>MACRO</td></tr>
<tr><td>CSI2_RS0_REG</td><td>CSI2_BASE_ADDRESS + 0x108:RW</td></tr>
<tr><td>CSI2_RS1_REG</td><td>CSI2_BASE_ADDRESS + 0x208:RW</td></tr>
<tr><td>CSI2_RSA0_REG</td><td>CSI2_BASE_ADDRESS + 0x10C:RW</td></tr>
<tr><td>CSI2_RSA1_REG</td><td>CSI2_BASE_ADDRESS + 0x20C:RW</td></tr>
<tr><td>CSI2_RSA_x(x)</td><td>MACRO</td></tr>
<tr><td>CSI2_RS_REG</td><td>CSI2_BASE_ADDRESS + 0x04:RW</td></tr>
<tr><td>CSI2_RS_x(x)</td><td>MACRO</td></tr>
<tr><td>CSI2_RWP0_REG</td><td>CSI2_BASE_ADDRESS + 0x114:RW</td></tr>
<tr><td>CSI2_RWP1_REG</td><td>CSI2_BASE_ADDRESS + 0x214:RW</td></tr>
<tr><td>CSI2_RWP_x(x)</td><td>MACRO</td></tr>
<tr><td>CSI2_SRST_REG</td><td>CSI2_BASE_ADDRESS + 0x90:RW</td></tr>
<tr><td>CSI2_THSCKTO_REG</td><td>CSI2_BASE_ADDRESS + 0x1C:RW</td></tr>
<tr><td>CSI2_THSSET_REG</td><td>CSI2_BASE_ADDRESS + 0x18:RW</td></tr>
<tr><td>CSI2_THSSTO_REG</td><td>CSI2_BASE_ADDRESS + 0x14:RW</td></tr>
<tr><td>CSI2_TREN_REG</td><td>CSI2_BASE_ADDRESS + 0x10:RW</td></tr>
<tr><td>D1CACHE_BASE_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>DC0CS_REG</td><td>0x7ee02100:RW</td></tr>
<tr><td>DC0END_REG</td><td>0x7ee02108:RW</td></tr>
<tr><td>DC0START_REG</td><td>0x7ee02104:RW</td></tr>
<tr><td>DC1CS_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>DC1END_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>DC1START_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>DC_HUFFTABLE_OFFSET(t)</td><td>MACRO</td></tr>
<tr><td>DC_MAXCTABLE_OFFSET(t)</td><td>MACRO</td></tr>
<tr><td>DC_OSETTABLE_OFFSET(t)</td><td>MACRO</td></tr>
<tr><td>DISPC_BASE_ADDRESS</td><td>0x1C009000</td></tr>
<tr><td>DISP_DMA</td><td>0</td></tr>
<tr><td>DSI2_DMA</td><td>0x100000</td></tr>
<tr><td>DUMMYREG_REG</td><td>0x7C:RW</td></tr>
<tr><td>GPAFEN0_REG</td><td>0x7e200088:RW</td></tr>
<tr><td>GPAFEN1_REG</td><td>0x7e20008c:RW</td></tr>
<tr><td>GPAFEN2_REG</td><td>0x7e200090:RW</td></tr>
<tr><td>GPAREN0_REG</td><td>0x7e20007c:RW</td></tr>
<tr><td>GPAREN1_REG</td><td>0x7e200080:RW</td></tr>
<tr><td>GPAREN2_REG</td><td>0x7e200084:RW</td></tr>
<tr><td>GPCLR0_REG</td><td>0x7e200028:RW</td></tr>
<tr><td>GPCLR1_REG</td><td>0x7e20002c:RW</td></tr>
<tr><td>GPCLR2_REG</td><td>0x7e200030:RW</td></tr>
<tr><td>GPEDS0_REG</td><td>0x7e200040:RW</td></tr>
<tr><td>GPEDS1_REG</td><td>0x7e200044:RW</td></tr>
<tr><td>GPEDS2_REG</td><td>0x7e200048:RW</td></tr>
<tr><td>GPFEN0_REG</td><td>0x7e200058:RW</td></tr>
<tr><td>GPFEN1_REG</td><td>0x7e20005c:RW</td></tr>
<tr><td>GPFEN2_REG</td><td>0x7e200060:RW</td></tr>
<tr><td>GPFSEL0_REG</td><td>0x7e200000:RW</td></tr>
<tr><td>GPFSEL1_REG</td><td>0x7e200004:RW</td></tr>
<tr><td>GPFSEL2_REG</td><td>0x7e200008:RW</td></tr>
<tr><td>GPFSEL3_REG</td><td>0x7e20000c:RW</td></tr>
<tr><td>GPFSEL4_REG</td><td>0x7e200010:RW</td></tr>
<tr><td>GPFSEL5_REG</td><td>0x7e200014:RW</td></tr>
<tr><td>GPFSEL6_REG</td><td>0x7e200018:RW</td></tr>
<tr><td>GPHEN0_REG</td><td>0x7e200064:RW</td></tr>
<tr><td>GPHEN1_REG</td><td>0x7e200068:RW</td></tr>
<tr><td>GPHEN2_REG</td><td>0x7e20006c:RW</td></tr>
<tr><td>GPIO_MAX_PINS</td><td>54</td></tr>
<tr><td>GPLEN0_REG</td><td>0x7e200070:RW</td></tr>
<tr><td>GPLEN1_REG</td><td>0x7e200074:RW</td></tr>
<tr><td>GPLEN2_REG</td><td>0x7e200078:RW</td></tr>
<tr><td>GPLEV0_REG</td><td>0x7e200034:RW</td></tr>
<tr><td>GPLEV1_REG</td><td>0x7e200038:RW</td></tr>
<tr><td>GPLEV2_REG</td><td>0x7e20003c:RW</td></tr>
<tr><td>GPPUDCLK0_REG</td><td>0x7e200098:RW</td></tr>
<tr><td>GPPUDCLK1_REG</td><td>0x7e20009c:RW</td></tr>
<tr><td>GPPUDCLK2_REG</td><td>0x7e2000a0:RW</td></tr>
<tr><td>GPPUD_REG</td><td>0x7e200094:RW</td></tr>
<tr><td>GPREN0_REG</td><td>0x7e20004c:RW</td></tr>
<tr><td>GPREN1_REG</td><td>0x7e200050:RW</td></tr>
<tr><td>GPREN2_REG</td><td>0x7e200054:RW</td></tr>
<tr><td>GPSET0_REG</td><td>0x7e20001c:RW</td></tr>
<tr><td>GPSET1_REG</td><td>0x7e200020:RW</td></tr>
<tr><td>GPSET2_REG</td><td>0x7e200024:RW</td></tr>
<tr><td>GRDAADR0_REG</td><td>0x1a005a40:RW</td></tr>
<tr><td>GRDAADR1_REG</td><td>0x1a005a44:RW</td></tr>
<tr><td>GRDAADR2_REG</td><td>0x1a005a48:RW</td></tr>
<tr><td>GRDAADR3_REG</td><td>0x1a005a4c:RW</td></tr>
<tr><td>GRDAADR4_REG</td><td>0x1a005a50:RW</td></tr>
<tr><td>GRDAADR5_REG</td><td>0x1a005a54:RW</td></tr>
<tr><td>GRDAADR6_REG</td><td>0x1a005a58:RW</td></tr>
<tr><td>GRDAADR7_REG</td><td>0x1a005a5c:RW</td></tr>
<tr><td>GRDACFG0_REG</td><td>0x1a005a20:RW</td></tr>
<tr><td>GRDACFG1_REG</td><td>0x1a005a24:RW</td></tr>
<tr><td>GRDACFG2_REG</td><td>0x1a005a28:RW</td></tr>
<tr><td>GRDACFG3_REG</td><td>0x1a005a2c:RW</td></tr>
<tr><td>GRDACFG4_REG</td><td>0x1a005a30:RW</td></tr>
<tr><td>GRDACFG5_REG</td><td>0x1a005a34:RW</td></tr>
<tr><td>GRDACFG6_REG</td><td>0x1a005a38:RW</td></tr>
<tr><td>GRDACFG7_REG</td><td>0x1a005a3c:RW</td></tr>
<tr><td>GRDCFG_REG</td><td>0x1a005a04:RW</td></tr>
<tr><td>GRDCS_REG</td><td>0x1a005a00:RW</td></tr>
<tr><td>GRFCBA_REG</td><td>0x1a005414:RW</td></tr>
<tr><td>GRFCCFG_REG</td><td>0x1a005410:RW</td></tr>
<tr><td>GRFCCV0_REG</td><td>0x1a005440:RW</td></tr>
<tr><td>GRFCCV1_REG</td><td>0x1a005444:RW</td></tr>
<tr><td>GRFCCV2_REG</td><td>0x1a005448:RW</td></tr>
<tr><td>GRFCCV3_REG</td><td>0x1a00544c:RW</td></tr>
<tr><td>GRFCCV4_REG</td><td>0x1a005450:RW</td></tr>
<tr><td>GRFCCV5_REG</td><td>0x1a005454:RW</td></tr>
<tr><td>GRFCCV6_REG</td><td>0x1a005458:RW</td></tr>
<tr><td>GRFCCV7_REG</td><td>0x1a00545c:RW</td></tr>
<tr><td>GRFCFG_REG</td><td>0x1a005404:RW</td></tr>
<tr><td>GRFCMSK_REG</td><td>0x1a00542c:RW</td></tr>
<tr><td>GRFCSTAT_REG</td><td>0x1a005500:RW</td></tr>
<tr><td>GRFCS_REG</td><td>0x1a005400:RW</td></tr>
<tr><td>GRFDIMS_REG</td><td>0x1a00540c:RW</td></tr>
<tr><td>GRFEBA_REG</td><td>0x1a005434:RW</td></tr>
<tr><td>GRFECFG_REG</td><td>0x1a005430:RW</td></tr>
<tr><td>GRFSCV_REG</td><td>0x1a005428:RW</td></tr>
<tr><td>GRFTLOC_REG</td><td>0x1a005408:RW</td></tr>
<tr><td>GRFZBA_REG</td><td>0x1a005420:RW</td></tr>
<tr><td>GRFZCFG_REG</td><td>0x1a00541c:RW</td></tr>
<tr><td>GRFZCV_REG</td><td>0x1a005424:RW</td></tr>
<tr><td>GRMCCT_REG</td><td>0x1a005c28:RW</td></tr>
<tr><td>GRMCFG_REG</td><td>0x1a005c04:RW</td></tr>
<tr><td>GRMCIH0_REG</td><td>0x1a005cc0:RW</td></tr>
<tr><td>GRMCIH1_REG</td><td>0x1a005ce0:RW</td></tr>
<tr><td>GRMCIL0_REG</td><td>0x1a005c80:RW</td></tr>
<tr><td>GRMCIL1_REG</td><td>0x1a005ca0:RW</td></tr>
<tr><td>GRMCS_REG</td><td>0x1a005c00:RW</td></tr>
<tr><td>GRMMCT_REG</td><td>0x1a005c1c:RW</td></tr>
<tr><td>GRMOADR_REG</td><td>0x1a005c14:RW</td></tr>
<tr><td>GRMOCT_REG</td><td>0x1a005c18:RW</td></tr>
<tr><td>GRMSADR_REG</td><td>0x1a005c0c:RW</td></tr>
<tr><td>GRMSCT_REG</td><td>0x1a005c10:RW</td></tr>
<tr><td>GRMSSI0_REG</td><td>0x1a005c20:RW</td></tr>
<tr><td>GRMSSI1_REG</td><td>0x1a005c24:RW</td></tr>
<tr><td>GRMSVI_REG</td><td>0x1a005c08:RW</td></tr>
<tr><td>GROCFG_REG</td><td>0x1a005004:RW</td></tr>
<tr><td>GROCS_REG</td><td>0x1A005000:RW</td></tr>
<tr><td>GRODBGA_REG</td><td>0x1a005100:RW</td></tr>
<tr><td>GROIDC_REG</td><td>0x1a005008:RW</td></tr>
<tr><td>GROPCTR0_REG</td><td>0x1a005180:RW</td></tr>
<tr><td>GROPCTR10_REG</td><td>0x1a0051d0:RW</td></tr>
<tr><td>GROPCTR11_REG</td><td>0x1a0051d8:RW</td></tr>
<tr><td>GROPCTR1_REG</td><td>0x1a005188:RW</td></tr>
<tr><td>GROPCTR2_REG</td><td>0x1a005190:RW</td></tr>
<tr><td>GROPCTR3_REG</td><td>0x1a005198:RW</td></tr>
<tr><td>GROPCTR4_REG</td><td>0x1a0051a0:RW</td></tr>
<tr><td>GROPCTR5_REG</td><td>0x1a0051a8:RW</td></tr>
<tr><td>GROPCTR6_REG</td><td>0x1a0051b0:RW</td></tr>
<tr><td>GROPCTR7_REG</td><td>0x1a0051b8:RW</td></tr>
<tr><td>GROPCTR8_REG</td><td>0x1a0051c0:RW</td></tr>
<tr><td>GROPCTR9_REG</td><td>0x1a0051c8:RW</td></tr>
<tr><td>GROPCTRC_REG</td><td>0x1a005170:RW</td></tr>
<tr><td>GROPCTRE_REG</td><td>0x1a005174:RW</td></tr>
<tr><td>GROPCTRS0_REG</td><td>0x1a005184:RW</td></tr>
<tr><td>GROPCTRS10_REG</td><td>0x1a0051d4:RW</td></tr>
<tr><td>GROPCTRS11_REG</td><td>0x1a0051dc:RW</td></tr>
<tr><td>GROPCTRS1_REG</td><td>0x1a00518c:RW</td></tr>
<tr><td>GROPCTRS2_REG</td><td>0x1a005194:RW</td></tr>
<tr><td>GROPCTRS3_REG</td><td>0x1a00519c:RW</td></tr>
<tr><td>GROPCTRS4_REG</td><td>0x1a0051a4:RW</td></tr>
<tr><td>GROPCTRS5_REG</td><td>0x1a0051ac:RW</td></tr>
<tr><td>GROPCTRS6_REG</td><td>0x1a0051b4:RW</td></tr>
<tr><td>GROPCTRS7_REG</td><td>0x1a0051bc:RW</td></tr>
<tr><td>GROPCTRS8_REG</td><td>0x1a0051c4:RW</td></tr>
<tr><td>GROPCTRS9_REG</td><td>0x1a0051cc:RW</td></tr>
<tr><td>GROPCTR_FBC_CZ_CLRFLG_FETCHES</td><td>0x22</td></tr>
<tr><td>GROPCTR_FBC_CZ_EVICTIONS</td><td>0x31</td></tr>
<tr><td>GROPCTR_FBC_CZ_FETCHES</td><td>0x30</td></tr>
<tr><td>GROPCTR_FBC_CZ_FETCH_STALLS</td><td>0x28</td></tr>
<tr><td>GROPCTR_FBC_CZ_FE_DISCARDED</td><td>0x2E</td></tr>
<tr><td>GROPCTR_FBC_CZ_FE_HITS</td><td>0x2D</td></tr>
<tr><td>GROPCTR_FBC_CZ_FE_LINE_REQS</td><td>0x2A</td></tr>
<tr><td>GROPCTR_FBC_CZ_FE_MISSES</td><td>0x2C</td></tr>
<tr><td>GROPCTR_FBC_CZ_FE_QUAD_REQS</td><td>0x29</td></tr>
<tr><td>GROPCTR_FBC_CZ_FE_UNUSED</td><td>0x2B</td></tr>
<tr><td>GROPCTR_FBC_CZ_LINE_FLUSHES</td><td>0x23</td></tr>
<tr><td>GROPCTR_FBC_CZ_PBE_HITS</td><td>0x27</td></tr>
<tr><td>GROPCTR_FBC_CZ_PBE_MISSES</td><td>0x26</td></tr>
<tr><td>GROPCTR_FBC_CZ_PBE_REQS</td><td>0x24</td></tr>
<tr><td>GROPCTR_FBC_CZ_PBE_STALLS</td><td>0x25</td></tr>
<tr><td>GROPCTR_FBC_CZ_UM_STALLS</td><td>0x2F</td></tr>
<tr><td>GROPCTR_FBC_EZ_CLRFLG_FETCHES</td><td>0x32</td></tr>
<tr><td>GROPCTR_FBC_EZ_EVICTIONS</td><td>0x3F</td></tr>
<tr><td>GROPCTR_FBC_EZ_FETCHES</td><td>0x3E</td></tr>
<tr><td>GROPCTR_FBC_EZ_FETCH_STALLS</td><td>0x38</td></tr>
<tr><td>GROPCTR_FBC_EZ_FE_FETCHES</td><td>0x3C</td></tr>
<tr><td>GROPCTR_FBC_EZ_FE_HITS</td><td>0x3B</td></tr>
<tr><td>GROPCTR_FBC_EZ_FE_MISSES</td><td>0x3A</td></tr>
<tr><td>GROPCTR_FBC_EZ_FE_REQS</td><td>0x39</td></tr>
<tr><td>GROPCTR_FBC_EZ_LINE_FLUSHES</td><td>0x33</td></tr>
<tr><td>GROPCTR_FBC_EZ_PBE_HITS</td><td>0x37</td></tr>
<tr><td>GROPCTR_FBC_EZ_PBE_MISSES</td><td>0x36</td></tr>
<tr><td>GROPCTR_FBC_EZ_PBE_REQS</td><td>0x34</td></tr>
<tr><td>GROPCTR_FBC_EZ_PBE_STALLS</td><td>0x35</td></tr>
<tr><td>GROPCTR_FBC_EZ_UM_STALLS</td><td>0x3D</td></tr>
<tr><td>GROPCTR_FEINVALIDPIXELS</td><td>0x08</td></tr>
<tr><td>GROPCTR_FEPEZIDLE</td><td>0x0A</td></tr>
<tr><td>GROPCTR_FEPEZRDY</td><td>0x09</td></tr>
<tr><td>GROPCTR_FESPMRDY</td><td>0x0C</td></tr>
<tr><td>GROPCTR_FESPMSTALL</td><td>0x0D</td></tr>
<tr><td>GROPCTR_FESTALLPREFETCH</td><td>0x0B</td></tr>
<tr><td>GROPCTR_FEVALIDPRIMS</td><td>0x05</td></tr>
<tr><td>GROPCTR_FEVALIDQUADS</td><td>0x07</td></tr>
<tr><td>GROPCTR_FEZCULLEDQUADS</td><td>0x06</td></tr>
<tr><td>GROPCTR_FOVCLIPPEDPRIMS</td><td>0x02</td></tr>
<tr><td>GROPCTR_FOVCULLEDPRIMS</td><td>0x01</td></tr>
<tr><td>GROPCTR_NOFEPIXELPRIMS</td><td>0x04</td></tr>
<tr><td>GROPCTR_PBE_DEPTH_TEST_FAIL</td><td>0x1F</td></tr>
<tr><td>GROPCTR_PBE_DPTH_STCL_PASS</td><td>0x21</td></tr>
<tr><td>GROPCTR_PBE_FE_STALLS</td><td>0x1E</td></tr>
<tr><td>GROPCTR_PBE_STCL_TEST_FAIL</td><td>0x20</td></tr>
<tr><td>GROPCTR_REVCULLEDPRIMS</td><td>0x03</td></tr>
<tr><td>GROPCTR_TU0_AXI_REQ_FIFO_FULL</td><td>0x10</td></tr>
<tr><td>GROPCTR_TU0_CACHE_ACCESSES</td><td>0x11</td></tr>
<tr><td>GROPCTR_TU0_CACHE_MISSES</td><td>0x14</td></tr>
<tr><td>GROPCTR_TU0_CACHE_RCV_WAITS</td><td>0x15</td></tr>
<tr><td>GROPCTR_TU0_CACHE_REQ_STALLS</td><td>0x13</td></tr>
<tr><td>GROPCTR_TU0_CACHE_STALLS</td><td>0x12</td></tr>
<tr><td>GROPCTR_TU0_SAME_BANK_STALL</td><td>0x0F</td></tr>
<tr><td>GROPCTR_TU0_SAME_SET_STALL</td><td>0x0E</td></tr>
<tr><td>GROPCTR_TU1_AXI_REQ_FIFO_FULL</td><td>0x18</td></tr>
<tr><td>GROPCTR_TU1_CACHE_ACCESSES</td><td>0x19</td></tr>
<tr><td>GROPCTR_TU1_CACHE_MISSES</td><td>0x1C</td></tr>
<tr><td>GROPCTR_TU1_CACHE_RCV_WAITS</td><td>0x1D</td></tr>
<tr><td>GROPCTR_TU1_CACHE_REQ_STALLS</td><td>0x1B</td></tr>
<tr><td>GROPCTR_TU1_CACHE_STALLS</td><td>0x1A</td></tr>
<tr><td>GROPCTR_TU1_SAME_BANK_STALL</td><td>0x17</td></tr>
<tr><td>GROPCTR_TU1_SAME_SET_STALL</td><td>0x16</td></tr>
<tr><td>GRPABS_REG</td><td>0x1a005660:RW</td></tr>
<tr><td>GRPBCC_REG</td><td>0x1a005654:RW</td></tr>
<tr><td>GRPBCFG_REG</td><td>0x1a005650:RW</td></tr>
<tr><td>GRPCBS_REG</td><td>0x1a00565c:RW</td></tr>
<tr><td>GRPCDSM_REG</td><td>0x1a005658:RW</td></tr>
<tr><td>GRPCFG_REG</td><td>0x1a005604:RW</td></tr>
<tr><td>GRPCLSZ_REG</td><td>0x1a00560c:RW</td></tr>
<tr><td>GRPCLXY_REG</td><td>0x1a005608:RW</td></tr>
<tr><td>GRPCS_REG</td><td>0x1a005600:RW</td></tr>
<tr><td>GRPCZSM_REG</td><td>0x1a005658:RW</td></tr>
<tr><td>GRPFCOL_REG</td><td>0x1a005664:RW</td></tr>
<tr><td>GRPSBCG_REG</td><td>0x1a005648:RW</td></tr>
<tr><td>GRPSCC_REG</td><td>0x1a00564c:RW</td></tr>
<tr><td>GRPSFCG_REG</td><td>0x1a005644:RW</td></tr>
<tr><td>GRPVORG_REG</td><td>0x1a005610:RW</td></tr>
<tr><td>GRPZBCG_REG</td><td>0x1a005640:RW</td></tr>
<tr><td>GRP_FDBGB_REG</td><td>0x1a005744:RW</td></tr>
<tr><td>GRP_FDBGO_REG</td><td>0x1a005740:RW</td></tr>
<tr><td>GRP_FDBGR_REG</td><td>0x1a005748:RW</td></tr>
<tr><td>GRP_FDBGS_REG</td><td>0x1a00574c:RW</td></tr>
<tr><td>GRP_SDBG0_REG</td><td>0x1a005750:RW</td></tr>
<tr><td>GRSAADR_REG</td><td>0x1a00581c:RW</td></tr>
<tr><td>GRSACT_REG</td><td>0x1a005820:RW</td></tr>
<tr><td>GRSCFG_REG</td><td>0x1a005804:RW</td></tr>
<tr><td>GRSCS_REG</td><td>0x1a005800:RW</td></tr>
<tr><td>GRSDMAX_REG</td><td>0x1a005830:RW</td></tr>
<tr><td>GRSDMIN_REG</td><td>0x1a00582c:RW</td></tr>
<tr><td>GRSDOF_REG</td><td>0x1a005824:RW</td></tr>
<tr><td>GRSDOU_REG</td><td>0x1a005828:RW</td></tr>
<tr><td>GRSDZS_REG</td><td>0x1a005840:RW</td></tr>
<tr><td>GRSFSF_REG</td><td>0x1a00583c:RW</td></tr>
<tr><td>GRSHPX_REG</td><td>0x1a005844:RW</td></tr>
<tr><td>GRSLW_REG</td><td>0x1a005838:RW</td></tr>
<tr><td>GRSPADR_REG</td><td>0x1a005814:RW</td></tr>
<tr><td>GRSPCT_REG</td><td>0x1a005818:RW</td></tr>
<tr><td>GRSPSZ_REG</td><td>0x1a005834:RW</td></tr>
<tr><td>GRSSP_REG</td><td>0x1a005810:RW</td></tr>
<tr><td>GRSVADR_REG</td><td>0x1a005808:RW</td></tr>
<tr><td>GRSVFMT_REG</td><td>0x1a00580c:RW</td></tr>
<tr><td>GRS_DBGE_REG</td><td>0x1a005900:RW</td></tr>
<tr><td>GRTBCOL0_REG</td><td>0x1a00520c:RW</td></tr>
<tr><td>GRTBCOL1_REG</td><td>0x1a00522c:RW</td></tr>
<tr><td>GRTBCOL2_REG</td><td>0x1a00524c:RW</td></tr>
<tr><td>GRTBCOL3_REG</td><td>0x1a00526c:RW</td></tr>
<tr><td>GRTBCOL4_REG</td><td>0x1a00528c:RW</td></tr>
<tr><td>GRTBCOL5_REG</td><td>0x1a0052ac:RW</td></tr>
<tr><td>GRTBCOL6_REG</td><td>0x1a0052cc:RW</td></tr>
<tr><td>GRTBCOL7_REG</td><td>0x1a0052ec:RW</td></tr>
<tr><td>GRTCDIM0_REG</td><td>0x1a005308:RW</td></tr>
<tr><td>GRTCDIM1_REG</td><td>0x1a005388:RW</td></tr>
<tr><td>GRTCFG0_REG</td><td>0x1a005204:RW</td></tr>
<tr><td>GRTCFG1_REG</td><td>0x1a005224:RW</td></tr>
<tr><td>GRTCFG2_REG</td><td>0x1a005244:RW</td></tr>
<tr><td>GRTCFG3_REG</td><td>0x1a005264:RW</td></tr>
<tr><td>GRTCFG4_REG</td><td>0x1a005284:RW</td></tr>
<tr><td>GRTCFG5_REG</td><td>0x1a0052a4:RW</td></tr>
<tr><td>GRTCFG6_REG</td><td>0x1a0052c4:RW</td></tr>
<tr><td>GRTCFG7_REG</td><td>0x1a0052e4:RW</td></tr>
<tr><td>GRTCOFF0_REG</td><td>0x1a005304:RW</td></tr>
<tr><td>GRTCOFF1_REG</td><td>0x1a005384:RW</td></tr>
<tr><td>GRTCS0_REG</td><td>0x1a005200:RW</td></tr>
<tr><td>GRTCS1_REG</td><td>0x1a005280:RW</td></tr>
<tr><td>GRTDBG0_REG</td><td>0x1a005300:RW</td></tr>
<tr><td>GRTDIM0_REG</td><td>0x1a005208:RW</td></tr>
<tr><td>GRTDIM1_REG</td><td>0x1a005228:RW</td></tr>
<tr><td>GRTDIM2_REG</td><td>0x1a005248:RW</td></tr>
<tr><td>GRTDIM3_REG</td><td>0x1a005268:RW</td></tr>
<tr><td>GRTDIM4_REG</td><td>0x1a005288:RW</td></tr>
<tr><td>GRTDIM5_REG</td><td>0x1a0052a8:RW</td></tr>
<tr><td>GRTDIM6_REG</td><td>0x1a0052c8:RW</td></tr>
<tr><td>GRTDIM7_REG</td><td>0x1a0052e8:RW</td></tr>
<tr><td>GRTLBIAS0_REG</td><td>0x1a00521c:RW</td></tr>
<tr><td>GRTLBIAS1_REG</td><td>0x1a00523c:RW</td></tr>
<tr><td>GRTLBIAS2_REG</td><td>0x1a00525c:RW</td></tr>
<tr><td>GRTLBIAS3_REG</td><td>0x1a00527c:RW</td></tr>
<tr><td>GRTLBIAS4_REG</td><td>0x1a00529c:RW</td></tr>
<tr><td>GRTLBIAS5_REG</td><td>0x1a0052bc:RW</td></tr>
<tr><td>GRTLBIAS6_REG</td><td>0x1a0052dc:RW</td></tr>
<tr><td>GRTLBIAS7_REG</td><td>0x1a0052fc:RW</td></tr>
<tr><td>GRTMPM0_BASE</td><td>0x1A005E00</td></tr>
<tr><td>GRTMPM0_REG</td><td>0x1a005e00:RW</td></tr>
<tr><td>GRTMPM1_BASE</td><td>0x1A005F00</td></tr>
<tr><td>GRTMPM1_REG</td><td>0x1a005f00:RW</td></tr>
<tr><td>GRTMPM_MASK</td><td>0xFFFFFF00</td></tr>
<tr><td>GRTPTBA0_REG</td><td>0x1a005220:RW</td></tr>
<tr><td>GRTPTBA1_REG</td><td>0x1a0052a0:RW</td></tr>
<tr><td>GRVVSTRD_REG</td><td>0x1a005d00:RW</td></tr>
<tr><td>GR_FBC_ADDR_MASK</td><td>0x0000007F</td></tr>
<tr><td>GR_FBC_BASE</td><td>0x1A005400</td></tr>
<tr><td>GR_FBC_DEBUG_ADDR_MASK</td><td>0x7F</td></tr>
<tr><td>GR_FBC_DEBUG_BASE</td><td>0x1A005500</td></tr>
<tr><td>GR_PPL_ADDR_MASK</td><td>0x0000007F</td></tr>
<tr><td>GR_PPL_BASE</td><td>0x1A005600</td></tr>
<tr><td>GR_PPL_DEBUG_ADDR_MASK</td><td>0x0000001F</td></tr>
<tr><td>GR_PPL_DEBUG_BASE</td><td>0x1A005740</td></tr>
<tr><td>GR_PSE_ADDR_MASK</td><td>0x0000007f</td></tr>
<tr><td>GR_PSE_BASE</td><td>0x1A005800</td></tr>
<tr><td>GR_PSE_DEBUG_ADDR_MASK</td><td>0x00000003</td></tr>
<tr><td>GR_PSE_DEBUG_BASE</td><td>0x1A005900</td></tr>
<tr><td>GR_SYSTEM_BASE</td><td>0x1A005000</td></tr>
<tr><td>GR_SYSTEM_DEBUG_BASE</td><td>0x1A005100</td></tr>
<tr><td>GR_TU_ADDR_MASK</td><td>0x000000FF</td></tr>
<tr><td>GR_TU_BASE0</td><td>0x1A005200</td></tr>
<tr><td>GR_TU_BASE1</td><td>0x1A005220</td></tr>
<tr><td>GR_TU_BASE2</td><td>0x1A005240</td></tr>
<tr><td>GR_TU_BASE3</td><td>0x1A005260</td></tr>
<tr><td>GR_TU_BASE4</td><td>0x1A005280</td></tr>
<tr><td>GR_TU_BASE5</td><td>0x1A0052A0</td></tr>
<tr><td>GR_TU_BASE6</td><td>0x1A0052C0</td></tr>
<tr><td>GR_TU_BASE7</td><td>0x1A0052E0</td></tr>
<tr><td>GR_TU_DBG_BASE</td><td>0x1A005300</td></tr>
<tr><td>GR_TU_UNIT_MASK</td><td>0xFFFFFF1F</td></tr>
<tr><td>GR_UNIFORM_ADDR_MASK</td><td>0x00000fff</td></tr>
<tr><td>GR_UNIFORM_BASE</td><td>0x1a00c000</td></tr>
<tr><td>GR_UNIFORM_SIZE</td><td>0x00001000</td></tr>
<tr><td>GR_VCACHE_ADDR_MASK</td><td>0x00001fff</td></tr>
<tr><td>GR_VCACHE_BASE</td><td>0x1a00a000</td></tr>
<tr><td>GR_VCACHE_SIZE</td><td>0x00002000</td></tr>
<tr><td>GR_VCD_ADDR_MASK</td><td>0x0000007f</td></tr>
<tr><td>GR_VCD_BASE</td><td>0x1A005A00</td></tr>
<tr><td>GR_VCM_ADDR_MASK</td><td>0x0000003f</td></tr>
<tr><td>GR_VCM_BASE</td><td>0x1A005C00</td></tr>
<tr><td>GR_VCM_CI_ADDR_MASK</td><td>0x0000007f</td></tr>
<tr><td>GR_VCM_CI_BASE</td><td>0x1A005C80</td></tr>
<tr><td>GR_VPM_VRFCFG_ADDR_MASK</td><td>0x00000003</td></tr>
<tr><td>GR_VPM_VRFCFG_BASE</td><td>0x1A005D00</td></tr>
<tr><td>HW_POINTER_TO_ADDRESS(pointer)</td><td>MACRO</td></tr>
<tr><td>HW_REGISTER_RO(addr)</td><td>MACRO</td></tr>
<tr><td>HW_REGISTER_RW(addr)</td><td>MACRO</td></tr>
<tr><td>I1CACHE_BASE_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>I2CA_0_REG</td><td>0x7e20500c:RW</td></tr>
<tr><td>I2CA_1_REG</td><td>0x7e80400c:RW</td></tr>
<tr><td>I2CA_2_REG</td><td>0x7e80500c:RW</td></tr>
<tr><td>I2CA_3_REG</td><td>I2C_BASE_3 + 0x0C:RW</td></tr>
<tr><td>I2CA_REG</td><td>0x7e20500c:RW</td></tr>
<tr><td>I2CA_x(x)</td><td>MACRO</td></tr>
<tr><td>I2CCLKT_0_REG</td><td>0x7e20501c:RW</td></tr>
<tr><td>I2CCLKT_1_REG</td><td>0x7e80401c:RW</td></tr>
<tr><td>I2CCLKT_2_REG</td><td>0x7e80501c:RW</td></tr>
<tr><td>I2CCLKT_3_REG</td><td>I2C_BASE_3 + 0x1C:RW</td></tr>
<tr><td>I2CCLKT_REG</td><td>0x7e20501c:RW</td></tr>
<tr><td>I2CCLKT_x(x)</td><td>MACRO</td></tr>
<tr><td>I2CC_0_REG</td><td>0x7e205000:RW</td></tr>
<tr><td>I2CC_1_REG</td><td>0x7e804000:RW</td></tr>
<tr><td>I2CC_2_REG</td><td>0x7e805000:RW</td></tr>
<tr><td>I2CC_3_REG</td><td>I2C_BASE_3 + 0x00:RW</td></tr>
<tr><td>I2CC_CLEAR</td><td>48</td></tr>
<tr><td>I2CC_EN</td><td>0x8000</td></tr>
<tr><td>I2CC_INTD</td><td>256</td></tr>
<tr><td>I2CC_INTR</td><td>0x400</td></tr>
<tr><td>I2CC_INTT</td><td>0x200</td></tr>
<tr><td>I2CC_READ</td><td>1</td></tr>
<tr><td>I2CC_REG</td><td>0x7e205000:RW</td></tr>
<tr><td>I2CC_START</td><td>128</td></tr>
<tr><td>I2CC_x(x)</td><td>MACRO</td></tr>
<tr><td>I2CDEL_0_REG</td><td>0x7e205018:RW</td></tr>
<tr><td>I2CDEL_1_REG</td><td>0x7e804018:RW</td></tr>
<tr><td>I2CDEL_2_REG</td><td>0x7e805018:RW</td></tr>
<tr><td>I2CDEL_3_REG</td><td>I2C_BASE_3 + 0x18:RW</td></tr>
<tr><td>I2CDEL_FEDL</td><td>(16)</td></tr>
<tr><td>I2CDEL_REDL</td><td>(0)</td></tr>
<tr><td>I2CDEL_REG</td><td>0x7e205018:RW</td></tr>
<tr><td>I2CDEL_x(x)</td><td>MACRO</td></tr>
<tr><td>I2CDIV_0_REG</td><td>0x7e205014:RW</td></tr>
<tr><td>I2CDIV_1_REG</td><td>0x7e804014:RW</td></tr>
<tr><td>I2CDIV_2_REG</td><td>0x7e805014:RW</td></tr>
<tr><td>I2CDIV_3_REG</td><td>I2C_BASE_3 + 0x14:RW</td></tr>
<tr><td>I2CDIV_REG</td><td>0x7e205014:RW</td></tr>
<tr><td>I2CDIV_x(x)</td><td>MACRO</td></tr>
<tr><td>I2CDLEN_0_REG</td><td>0x7e205008:RW</td></tr>
<tr><td>I2CDLEN_1_REG</td><td>0x7e804008:RW</td></tr>
<tr><td>I2CDLEN_2_REG</td><td>0x7e805008:RW</td></tr>
<tr><td>I2CDLEN_3_REG</td><td>I2C_BASE_3 + 0x08:RW</td></tr>
<tr><td>I2CDLEN_REG</td><td>0x7e205008:RW</td></tr>
<tr><td>I2CDLEN_x(x)</td><td>MACRO</td></tr>
<tr><td>I2CFIFO_0_REG</td><td>0x7e205010:RW</td></tr>
<tr><td>I2CFIFO_1_REG</td><td>0x7e804010:RW</td></tr>
<tr><td>I2CFIFO_2_REG</td><td>0x7e805010:RW</td></tr>
<tr><td>I2CFIFO_3_REG</td><td>I2C_BASE_3 + 0x10:RW</td></tr>
<tr><td>I2CFIFO_REG</td><td>0x7e205010:RW</td></tr>
<tr><td>I2CFIFO_x(x)</td><td>MACRO</td></tr>
<tr><td>I2CS_0_REG</td><td>0x7e205004:RW</td></tr>
<tr><td>I2CS_1_REG</td><td>0x7e804004:RW</td></tr>
<tr><td>I2CS_2_REG</td><td>0x7e805004:RW</td></tr>
<tr><td>I2CS_3_REG</td><td>I2C_BASE_3 + 0x04:RW</td></tr>
<tr><td>I2CS_CLKT</td><td>0x200</td></tr>
<tr><td>I2CS_DONE</td><td>2</td></tr>
<tr><td>I2CS_ERR</td><td>256</td></tr>
<tr><td>I2CS_REG</td><td>0x7e205004:RW</td></tr>
<tr><td>I2CS_RXD</td><td>32</td></tr>
<tr><td>I2CS_RXF</td><td>128</td></tr>
<tr><td>I2CS_RXR</td><td>8</td></tr>
<tr><td>I2CS_TA</td><td>1</td></tr>
<tr><td>I2CS_TXD</td><td>16</td></tr>
<tr><td>I2CS_TXE</td><td>64</td></tr>
<tr><td>I2CS_TXW</td><td>4</td></tr>
<tr><td>I2CS_x(x)</td><td>MACRO</td></tr>
<tr><td>I2C_BASE_0</td><td>0x7e205000</td></tr>
<tr><td>I2C_BASE_1</td><td>0x7e804000</td></tr>
<tr><td>I2C_BASE_2</td><td>0x7e805000</td></tr>
<tr><td>IC0CS_REG</td><td>0x7ee02000:RW</td></tr>
<tr><td>IC1CS_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IC1END_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IC1START_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IC_0_REG</td><td>0x7e002000:RW</td></tr>
<tr><td>IC_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IC_MASK0_REG</td><td>0x7e002010:RW</td></tr>
<tr><td>IC_REG</td><td>0x7e002000:RW</td></tr>
<tr><td>IC_VADDR_REG</td><td>0x7e002030:RW</td></tr>
<tr><td>IDCCFG_REG</td><td>0x10002014:RW</td></tr>
<tr><td>IDCCMD_REG</td><td>0x10002010:RW</td></tr>
<tr><td>IDCKEYHU_REG</td><td>0x10002008:RW</td></tr>
<tr><td>IDCKEYLU_REG</td><td>0x1000200C:RW</td></tr>
<tr><td>IDCKSEL_REG</td><td>0x10002018:RW</td></tr>
<tr><td>IDCLVWMCU_REG</td><td>0x10002000:RW</td></tr>
<tr><td>IDCLVWMC_REG</td><td>0x10002020:RW</td></tr>
<tr><td>IDCMDIDU_REG</td><td>0x10002004:RW</td></tr>
<tr><td>IDCMDID_REG</td><td>0x10002024:RW</td></tr>
<tr><td>IFORCE0_0_REG</td><td>0x7e002040:RW</td></tr>
<tr><td>IFORCE0_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IFORCE1_0_REG</td><td>0x7e002044:RW</td></tr>
<tr><td>IFORCE1_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IMASK0_0_REG</td><td>0x7e002010:RW</td></tr>
<tr><td>IMASK0_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IMASK0_REG</td><td>0x7e002010:RW</td></tr>
<tr><td>IMASK1_0_REG</td><td>0x7e002014:RW</td></tr>
<tr><td>IMASK1_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IMASK1_REG</td><td>0x7e002014:RW</td></tr>
<tr><td>IMASK2_0_REG</td><td>0x7e002018:RW</td></tr>
<tr><td>IMASK2_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IMASK2_REG</td><td>0x7e002018:RW</td></tr>
<tr><td>IMASK3_0_REG</td><td>0x7e00201c:RW</td></tr>
<tr><td>IMASK3_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IMASK3_REG</td><td>0x7e00201c:RW</td></tr>
<tr><td>IMASK4_0_REG</td><td>0x7e002020:RW</td></tr>
<tr><td>IMASK4_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IMASK5_0_REG</td><td>0x7e002024:RW</td></tr>
<tr><td>IMASK5_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IMASK6_0_REG</td><td>0x7e002028:RW</td></tr>
<tr><td>IMASK6_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IMASK7_0_REG</td><td>0x7e00202c:RW</td></tr>
<tr><td>IMASK7_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IMASKx_0(x)</td><td>MACRO</td></tr>
<tr><td>IMASKx_1(x)</td><td>MACRO</td></tr>
<tr><td>INTERRUPT_3D</td><td>74</td></tr>
<tr><td>INTERRUPT_ADC</td><td>122</td></tr>
<tr><td>INTERRUPT_ARM</td><td>94</td></tr>
<tr><td>INTERRUPT_ASDIO</td><td>126</td></tr>
<tr><td>INTERRUPT_AUXIO</td><td>93</td></tr>
<tr><td>INTERRUPT_AVE</td><td>101</td></tr>
<tr><td>INTERRUPT_AVSPMON</td><td>127</td></tr>
<tr><td>INTERRUPT_CAM0</td><td>102</td></tr>
<tr><td>INTERRUPT_CAM1</td><td>103</td></tr>
<tr><td>INTERRUPT_CCP2</td><td>102</td></tr>
<tr><td>INTERRUPT_CCP2TX</td><td>98</td></tr>
<tr><td>INTERRUPT_CDP</td><td>110</td></tr>
<tr><td>INTERRUPT_CODEC0</td><td>68</td></tr>
<tr><td>INTERRUPT_CODEC1</td><td>69</td></tr>
<tr><td>INTERRUPT_CODEC2</td><td>70</td></tr>
<tr><td>INTERRUPT_CPG</td><td>124</td></tr>
<tr><td>INTERRUPT_CPR</td><td>111</td></tr>
<tr><td>INTERRUPT_CRYPTO</td><td>98</td></tr>
<tr><td>INTERRUPT_CSI2</td><td>103</td></tr>
<tr><td>INTERRUPT_DMA0</td><td>80</td></tr>
<tr><td>INTERRUPT_DMA1</td><td>81</td></tr>
<tr><td>INTERRUPT_DMA10</td><td>90</td></tr>
<tr><td>INTERRUPT_DMA11</td><td>91</td></tr>
<tr><td>INTERRUPT_DMA11_12_13_14</td><td>91</td></tr>
<tr><td>INTERRUPT_DMA12</td><td>92</td></tr>
<tr><td>INTERRUPT_DMA13</td><td>93</td></tr>
<tr><td>INTERRUPT_DMA14</td><td>94</td></tr>
<tr><td>INTERRUPT_DMA15</td><td>95</td></tr>
<tr><td>INTERRUPT_DMA2</td><td>82</td></tr>
<tr><td>INTERRUPT_DMA3</td><td>83</td></tr>
<tr><td>INTERRUPT_DMA4</td><td>84</td></tr>
<tr><td>INTERRUPT_DMA5</td><td>85</td></tr>
<tr><td>INTERRUPT_DMA6</td><td>86</td></tr>
<tr><td>INTERRUPT_DMA7</td><td>87</td></tr>
<tr><td>INTERRUPT_DMA8</td><td>88</td></tr>
<tr><td>INTERRUPT_DMA9</td><td>89</td></tr>
<tr><td>INTERRUPT_DMA_ALL</td><td>92</td></tr>
<tr><td>INTERRUPT_DMA_VPU</td><td>95</td></tr>
<tr><td>INTERRUPT_DSI0</td><td>100</td></tr>
<tr><td>INTERRUPT_DSI1</td><td>108</td></tr>
<tr><td>INTERRUPT_DUMMY</td><td>127</td></tr>
<tr><td>INTERRUPT_EXCEPTION_NUM</td><td>32</td></tr>
<tr><td>INTERRUPT_EXCEPTION_OFFSET</td><td>0</td></tr>
<tr><td>INTERRUPT_GPIO0</td><td>112</td></tr>
<tr><td>INTERRUPT_GPIO1</td><td>113</td></tr>
<tr><td>INTERRUPT_GPIO2</td><td>114</td></tr>
<tr><td>INTERRUPT_GPIO3</td><td>116</td></tr>
<tr><td>INTERRUPT_GPION</td><td>115</td></tr>
<tr><td>INTERRUPT_HARDINT_NUM</td><td>64</td></tr>
<tr><td>INTERRUPT_HARDINT_OFFSET</td><td>64</td></tr>
<tr><td>INTERRUPT_HDMI0</td><td>104</td></tr>
<tr><td>INTERRUPT_HDMI1</td><td>105</td></tr>
<tr><td>INTERRUPT_HOSTINTERFACE</td><td>96</td></tr>
<tr><td>INTERRUPT_HOSTPORT</td><td>96</td></tr>
<tr><td>INTERRUPT_HW_NUM</td><td>(64)</td></tr>
<tr><td>INTERRUPT_HW_OFFSET</td><td>(64)</td></tr>
<tr><td>INTERRUPT_I2C</td><td>117</td></tr>
<tr><td>INTERRUPT_I2C_SLV</td><td>107</td></tr>
<tr><td>INTERRUPT_I2SPCM</td><td>119</td></tr>
<tr><td>INTERRUPT_ISP</td><td>72</td></tr>
<tr><td>INTERRUPT_JPEG</td><td>71</td></tr>
<tr><td>INTERRUPT_MULTICORESYNC0</td><td>76</td></tr>
<tr><td>INTERRUPT_MULTICORESYNC1</td><td>77</td></tr>
<tr><td>INTERRUPT_MULTICORESYNC2</td><td>78</td></tr>
<tr><td>INTERRUPT_MULTICORESYNC3</td><td>79</td></tr>
<tr><td>INTERRUPT_PARALLELCAMERA</td><td>107</td></tr>
<tr><td>INTERRUPT_PIXELVALVE0</td><td>108</td></tr>
<tr><td>INTERRUPT_PIXELVALVE1</td><td>106</td></tr>
<tr><td>INTERRUPT_PLL</td><td>109</td></tr>
<tr><td>INTERRUPT_PWA0</td><td>109</td></tr>
<tr><td>INTERRUPT_PWA1</td><td>110</td></tr>
<tr><td>INTERRUPT_RNG</td><td>125</td></tr>
<tr><td>INTERRUPT_SDC</td><td>99</td></tr>
<tr><td>INTERRUPT_SDCARDHOST</td><td>120</td></tr>
<tr><td>INTERRUPT_SDIO</td><td>120</td></tr>
<tr><td>INTERRUPT_SLIMBUS</td><td>116</td></tr>
<tr><td>INTERRUPT_SMI</td><td>111</td></tr>
<tr><td>INTERRUPT_SOFTINT_NUM</td><td>32</td></tr>
<tr><td>INTERRUPT_SOFTINT_OFFSET</td><td>32</td></tr>
<tr><td>INTERRUPT_SPARE1</td><td>99</td></tr>
<tr><td>INTERRUPT_SPARE2</td><td>124</td></tr>
<tr><td>INTERRUPT_SPARE3</td><td>125</td></tr>
<tr><td>INTERRUPT_SPARE4</td><td>126</td></tr>
<tr><td>INTERRUPT_SPARE5</td><td>127</td></tr>
<tr><td>INTERRUPT_SPI</td><td>118</td></tr>
<tr><td>INTERRUPT_SW_NUM</td><td>(32)</td></tr>
<tr><td>INTERRUPT_SW_OFFSET</td><td>(32)</td></tr>
<tr><td>INTERRUPT_TIMER0</td><td>64</td></tr>
<tr><td>INTERRUPT_TIMER1</td><td>65</td></tr>
<tr><td>INTERRUPT_TIMER2</td><td>66</td></tr>
<tr><td>INTERRUPT_TIMER3</td><td>67</td></tr>
<tr><td>INTERRUPT_TRANSPOSER</td><td>75</td></tr>
<tr><td>INTERRUPT_UART</td><td>121</td></tr>
<tr><td>INTERRUPT_UART_SPI0_SPI1</td><td>93</td></tr>
<tr><td>INTERRUPT_USB</td><td>73</td></tr>
<tr><td>INTERRUPT_VEC</td><td>123</td></tr>
<tr><td>INTERRUPT_VECTOR_BASE</td><td>0</td></tr>
<tr><td>INTERRUPT_VIDEOSCALER</td><td>97</td></tr>
<tr><td>INT_CTL_BASE_ADDR1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IPROFILE_0_REG</td><td>0x7e002038:RW</td></tr>
<tr><td>IPROFILE_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>ISRC0_0_REG</td><td>0x7e002008:RO</td></tr>
<tr><td>ISRC0_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>ISRC1_0_REG</td><td>0x7e00200c:RO</td></tr>
<tr><td>ISRC1_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>ISRC_REG</td><td>0x7e002008:RO</td></tr>
<tr><td>IS_0_REG</td><td>0x7e002004:RO</td></tr>
<tr><td>IS_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IS_ALIAS_COHERENT(x)</td><td>MACRO</td></tr>
<tr><td>IS_ALIAS_DIRECT(x)</td><td>MACRO</td></tr>
<tr><td>IS_ALIAS_L1L2_NONALLOCATING(x)</td><td>MACRO</td></tr>
<tr><td>IS_ALIAS_L1_NONALLOCATING(x)</td><td>MACRO</td></tr>
<tr><td>IS_ALIAS_NONALLOCATING(x)</td><td>MACRO</td></tr>
<tr><td>IS_ALIAS_NORMAL(x)</td><td>MACRO</td></tr>
<tr><td>IS_ALIAS_NOT_L1(p)</td><td>MACRO</td></tr>
<tr><td>IS_ALIAS_PERIPHERAL(x)</td><td>MACRO</td></tr>
<tr><td>IS_ALIAS_STREAMING(x)</td><td>MACRO</td></tr>
<tr><td>IS_REG</td><td>0x7e002004:RO</td></tr>
<tr><td>IVADDR_0_REG</td><td>0x7e002030:RW</td></tr>
<tr><td>IVADDR_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>IWAKEUP_0_REG</td><td>0x7e002034:RW</td></tr>
<tr><td>IWAKEUP_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>JC0BA_REG</td><td>0x7e00504c:RW</td></tr>
<tr><td>JC0S_REG</td><td>0x7e005058:RW</td></tr>
<tr><td>JC0W_REG</td><td>0x7e005064:RW</td></tr>
<tr><td>JC1BA_REG</td><td>0x7e005050:RW</td></tr>
<tr><td>JC1S_REG</td><td>0x7e00505c:RW</td></tr>
<tr><td>JC1W_REG</td><td>0x7e005068:RW</td></tr>
<tr><td>JC2BA_REG</td><td>0x7e005054:RW</td></tr>
<tr><td>JC2S_REG</td><td>0x7e005060:RW</td></tr>
<tr><td>JC2W_REG</td><td>0x7e00506c:RW</td></tr>
<tr><td>JCBA_REG</td><td>0x7e005010:RW</td></tr>
<tr><td>JCTRL_DCTEN</td><td>16</td></tr>
<tr><td>JCTRL_FLUSH</td><td>4</td></tr>
<tr><td>JCTRL_MODE</td><td>1</td></tr>
<tr><td>JCTRL_REG</td><td>0x7e005000:RW</td></tr>
<tr><td>JCTRL_RESET</td><td>8</td></tr>
<tr><td>JCTRL_START</td><td>128</td></tr>
<tr><td>JCTRL_STUFF</td><td>2</td></tr>
<tr><td>JDCCTRL_DCCOMP_MASK</td><td>0xFFFF</td></tr>
<tr><td>JDCCTRL_DISDC</td><td>0x100000</td></tr>
<tr><td>JDCCTRL_REG</td><td>0x7e00500c:RW</td></tr>
<tr><td>JDCCTRL_SETDC(n)</td><td>MACRO</td></tr>
<tr><td>JHADDR_REG</td><td>0x7e005028:RW</td></tr>
<tr><td>JHADDR_TABLEF</td><td>0x80000000</td></tr>
<tr><td>JHWDATA_REG</td><td>0x7e00502c:RW</td></tr>
<tr><td>JICST_CDONE</td><td>0x10000</td></tr>
<tr><td>JICST_ERR</td><td>0x80000</td></tr>
<tr><td>JICST_INTCD</td><td>1</td></tr>
<tr><td>JICST_INTE</td><td>8</td></tr>
<tr><td>JICST_INTM</td><td>4</td></tr>
<tr><td>JICST_INTSD</td><td>2</td></tr>
<tr><td>JICST_MARKER</td><td>0x40000</td></tr>
<tr><td>JICST_REG</td><td>0x7e005004:RW</td></tr>
<tr><td>JICST_SDONE</td><td>0x20000</td></tr>
<tr><td>JMADDR_REG</td><td>0x7e005030:RW</td></tr>
<tr><td>JMCTRL_420_MODE</td><td>0</td></tr>
<tr><td>JMCTRL_422_MODE</td><td>0x4000</td></tr>
<tr><td>JMCTRL_444_MODE</td><td>0x8000</td></tr>
<tr><td>JMCTRL_AC_TAB(n)</td><td>MACRO</td></tr>
<tr><td>JMCTRL_CMP(n)</td><td>MACRO</td></tr>
<tr><td>JMCTRL_DC_TAB(n)</td><td>MACRO</td></tr>
<tr><td>JMCTRL_NUMCMP</td><td>256</td></tr>
<tr><td>JMCTRL_REG</td><td>0x7e005008:RW</td></tr>
<tr><td>JMCTRL_UNUSED_BITS</td><td>0xf800</td></tr>
<tr><td>JMOP_REG</td><td>0x7e005024:RW</td></tr>
<tr><td>JMWDATA_REG</td><td>0x7e005034:RW</td></tr>
<tr><td>JNCB_REG</td><td>0x7e005014:RW</td></tr>
<tr><td>JNSB_REG</td><td>0x7e00501c:RW</td></tr>
<tr><td>JOADDR_REG</td><td>0x7e005038:RW</td></tr>
<tr><td>JOWDATA_REG</td><td>0x7e00503c:RW</td></tr>
<tr><td>JQADDR_REG</td><td>0x7e005040:RW</td></tr>
<tr><td>JQCTRL_REG</td><td>0x7e005048:RW</td></tr>
<tr><td>JQWDATA_REG</td><td>0x7e005044:RW</td></tr>
<tr><td>JSBO_REG</td><td>0x7e005020:RW</td></tr>
<tr><td>JSDA_REG</td><td>0x7e005018:RW</td></tr>
<tr><td>L2CACHE_SIZE</td><td>(1024 * 128)</td></tr>
<tr><td>L2CS_REG</td><td>0x7ee01000:RW</td></tr>
<tr><td>L2END_REG</td><td>0x7ee01008:RW</td></tr>
<tr><td>L2START_REG</td><td>0x7ee01004:RW</td></tr>
<tr><td>MAX_DMA_NUM</td><td>8</td></tr>
<tr><td>MAX_DMA_SUB</td><td>1</td></tr>
<tr><td>MAX_EXCEPTION_NUM</td><td>8</td></tr>
<tr><td>MAX_GPIO_NUM</td><td>2</td></tr>
<tr><td>MAX_TIMER_NUM</td><td>4</td></tr>
<tr><td>MULTICORE_SYNC_ICCLR_0_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x98:RW</td></tr>
<tr><td>MULTICORE_SYNC_ICCLR_1_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x9C:RW</td></tr>
<tr><td>MULTICORE_SYNC_ICSET_0_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x90:RW</td></tr>
<tr><td>MULTICORE_SYNC_ICSET_1_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x94:RW</td></tr>
<tr><td>MULTICORE_SYNC_IREQ_0_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x84:RW</td></tr>
<tr><td>MULTICORE_SYNC_IREQ_1_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x88:RW</td></tr>
<tr><td>MULTICORE_SYNC_MBOX_0_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0xA0:RW</td></tr>
<tr><td>MULTICORE_SYNC_MBOX_1_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0xA4:RW</td></tr>
<tr><td>MULTICORE_SYNC_MBOX_2_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0xA8:RW</td></tr>
<tr><td>MULTICORE_SYNC_MBOX_3_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0xAC:RW</td></tr>
<tr><td>MULTICORE_SYNC_MBOX_4_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0xB0:RW</td></tr>
<tr><td>MULTICORE_SYNC_MBOX_5_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0xB4:RW</td></tr>
<tr><td>MULTICORE_SYNC_MBOX_6_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0xB8:RW</td></tr>
<tr><td>MULTICORE_SYNC_MBOX_7_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0xBC:RW</td></tr>
<tr><td>MULTICORE_SYNC_MBOX_MASK(num)</td><td>MACRO</td></tr>
<tr><td>MULTICORE_SYNC_NUM_SEMAPHORES</td><td>(32)</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK(num)</td><td>MACRO</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_0_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x00:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_10_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x28:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_11_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x2C:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_12_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x30:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_13_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x34:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_14_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x38:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_15_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x3C:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_16_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x40:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_17_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x44:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_18_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x48:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_19_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x4C:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_1_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x04:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_20_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x50:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_21_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x54:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_22_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x58:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_23_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x5C:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_24_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x60:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_25_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x64:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_26_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x68:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_27_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x6C:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_28_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x70:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_29_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x74:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_2_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x08:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_30_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x78:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_31_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x7C:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_3_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x0C:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_4_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x10:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_5_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x14:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_6_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x18:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_7_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x1C:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_8_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x20:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_MASK_9_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x24:RW</td></tr>
<tr><td>MULTICORE_SYNC_SEMA_STATUS_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0x80:RW</td></tr>
<tr><td>MULTICORE_SYNC_VPU_SEMA_0_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0xC0:RW</td></tr>
<tr><td>MULTICORE_SYNC_VPU_SEMA_1_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0xC4:RW</td></tr>
<tr><td>MULTICORE_SYNC_VPU_SEMA_STATUS_REG</td><td>MULTICORE_SYNC_BASE_ADDRESS + 0xC8:RW</td></tr>
<tr><td>MULTICORE_SYNC_VPU_SEMA_x(x)</td><td>MACRO</td></tr>
<tr><td>NIOREQ_REG</td><td>0x7e008000:RW</td></tr>
<tr><td>NOWNT_REG</td><td>0x7e008004:RW</td></tr>
<tr><td>PCMCS_DMAEN</td><td>0x200</td></tr>
<tr><td>PCMCS_EN</td><td>1</td></tr>
<tr><td>PCMCS_INTE</td><td>0x1000</td></tr>
<tr><td>PCMCS_INTR</td><td>0x800</td></tr>
<tr><td>PCMCS_INTT</td><td>0x400</td></tr>
<tr><td>PCMCS_REG</td><td>PCM_BASE_ADDRESS + 0x00:RW</td></tr>
<tr><td>PCMCS_RXCLR</td><td>16</td></tr>
<tr><td>PCMCS_RXD</td><td>0x100000</td></tr>
<tr><td>PCMCS_RXERR</td><td>0x10000</td></tr>
<tr><td>PCMCS_RXF</td><td>0x400000</td></tr>
<tr><td>PCMCS_RXON</td><td>2</td></tr>
<tr><td>PCMCS_RXR</td><td>0x40000</td></tr>
<tr><td>PCMCS_RXSEX</td><td>0x800000</td></tr>
<tr><td>PCMCS_RXSYNC</td><td>0x4000</td></tr>
<tr><td>PCMCS_RXTHR_1_QUARTER</td><td>128</td></tr>
<tr><td>PCMCS_RXTHR_3_QUARTER</td><td>256</td></tr>
<tr><td>PCMCS_RXTHR_EMPTY</td><td>0</td></tr>
<tr><td>PCMCS_RXTHR_FULL</td><td>0x180</td></tr>
<tr><td>PCMCS_RXTHR_LSB</td><td>7</td></tr>
<tr><td>PCMCS_SYNC</td><td>0x1000000</td></tr>
<tr><td>PCMCS_TXCLR</td><td>8</td></tr>
<tr><td>PCMCS_TXD</td><td>0x80000</td></tr>
<tr><td>PCMCS_TXE</td><td>0x200000</td></tr>
<tr><td>PCMCS_TXERR</td><td>0x8000</td></tr>
<tr><td>PCMCS_TXON</td><td>4</td></tr>
<tr><td>PCMCS_TXSYNC</td><td>0x2000</td></tr>
<tr><td>PCMCS_TXTHR_1_QUARTER</td><td>32</td></tr>
<tr><td>PCMCS_TXTHR_3_QUARTER</td><td>64</td></tr>
<tr><td>PCMCS_TXTHR_EMPTY</td><td>0</td></tr>
<tr><td>PCMCS_TXTHR_FULL</td><td>96</td></tr>
<tr><td>PCMCS_TXTHR_LSB</td><td>5</td></tr>
<tr><td>PCMCS_TXW</td><td>0x20000</td></tr>
<tr><td>PCMDREQ_REG</td><td>PCM_BASE_ADDRESS + 0x14:RW</td></tr>
<tr><td>PCMDREQ_RXDREQTHR_LSB</td><td>0</td></tr>
<tr><td>PCMDREQ_RXPANICTHR_LSB</td><td>16</td></tr>
<tr><td>PCMDREQ_TXDREQTHR_LSB</td><td>8</td></tr>
<tr><td>PCMDREQ_TXPANICTHR_LSB</td><td>24</td></tr>
<tr><td>PCMFIFO_REG</td><td>PCM_BASE_ADDRESS + 0x04:RW</td></tr>
<tr><td>PCMINTEN_REG</td><td>0x7e203018:RW</td></tr>
<tr><td>PCMINTSTC_REG</td><td>0x7e20301c:RW</td></tr>
<tr><td>PCMMODE_CLKI</td><td>0x400000</td></tr>
<tr><td>PCMMODE_CLKM</td><td>0x800000</td></tr>
<tr><td>PCMMODE_FLEN</td><td>10</td></tr>
<tr><td>PCMMODE_FRXP</td><td>0x2000000</td></tr>
<tr><td>PCMMODE_FSI</td><td>0x100000</td></tr>
<tr><td>PCMMODE_FSLEN</td><td>0</td></tr>
<tr><td>PCMMODE_FSM</td><td>0x200000</td></tr>
<tr><td>PCMMODE_FTXP</td><td>0x1000000</td></tr>
<tr><td>PCMMODE_PDMRX</td><td>0x4000000</td></tr>
<tr><td>PCMMODE_PDMRXN</td><td>0x8000000</td></tr>
<tr><td>PCMMODE_REG</td><td>PCM_BASE_ADDRESS + 0x08:RW</td></tr>
<tr><td>PCMRXC_REG</td><td>PCM_BASE_ADDRESS + 0x0C:RW</td></tr>
<tr><td>PCMTXC_REG</td><td>PCM_BASE_ADDRESS + 0x10:RW</td></tr>
<tr><td>PERFMON_BASE_ADDRESS</td><td>0x7e20d000</td></tr>
<tr><td>PIXELVALVE_0_BASE_ADDRESS</td><td>0x7e206000</td></tr>
<tr><td>PIXELVALVE_1_BASE_ADDRESS</td><td>0x7e207000</td></tr>
<tr><td>PIXELVALVE_2_BASE_ADDRESS</td><td>0x7e807000</td></tr>
<tr><td>PIXELVALVE_C_0_REG</td><td>0x7e206000:RW</td></tr>
<tr><td>PIXELVALVE_C_1_REG</td><td>0x7e207000:RW</td></tr>
<tr><td>PIXELVALVE_C_x(x)</td><td>MACRO</td></tr>
<tr><td>PIXELVALVE_HSYNC_0</td><td>PIXELVALVE0_HSYNC</td></tr>
<tr><td>PIXELVALVE_HSYNC_1</td><td>PIXELVALVE1_HSYNC</td></tr>
<tr><td>PIXELVALVE_HSYNC_x(x)</td><td>MACRO</td></tr>
<tr><td>PIXELVALVE_INTEN_0_REG</td><td>0x7e206024:RW</td></tr>
<tr><td>PIXELVALVE_INTEN_1_REG</td><td>0x7e207024:RW</td></tr>
<tr><td>PIXELVALVE_INTEN_x(x)</td><td>MACRO</td></tr>
<tr><td>PIXELVALVE_INTSTAT_0_REG</td><td>0x7e206028:RW</td></tr>
<tr><td>PIXELVALVE_INTSTAT_1_REG</td><td>0x7e207028:RW</td></tr>
<tr><td>PIXELVALVE_INTSTAT_x(x)</td><td>MACRO</td></tr>
<tr><td>PIXELVALVE_STAT_0_REG</td><td>0x7e20602c:RW</td></tr>
<tr><td>PIXELVALVE_STAT_1_REG</td><td>0x7e20702c:RW</td></tr>
<tr><td>PIXELVALVE_STAT_x(x)</td><td>MACRO</td></tr>
<tr><td>PIXELVALVE_VC_0_REG</td><td>0x7e206004:RW</td></tr>
<tr><td>PIXELVALVE_VC_1_REG</td><td>0x7e207004:RW</td></tr>
<tr><td>PIXELVALVE_VC_x(x)</td><td>MACRO</td></tr>
<tr><td>PIXELVALVE_VSIZE_0</td><td>PIXELVALVE0_VSIZE</td></tr>
<tr><td>PIXELVALVE_VSIZE_1</td><td>PIXELVALVE1_VSIZE</td></tr>
<tr><td>PIXELVALVE_VSIZE_x(x)</td><td>MACRO</td></tr>
<tr><td>PIXELVALVE_VSYNC_0</td><td>PIXELVALVE0_VSYNC</td></tr>
<tr><td>PIXELVALVE_VSYNC_1</td><td>PIXELVALVE1_VSYNC</td></tr>
<tr><td>PIXELVALVE_VSYNC_x(x)</td><td>MACRO</td></tr>
<tr><td>POWERMAN_BASE_ADDRESS</td><td>0x7e100000</td></tr>
<tr><td>PRMCS_REG</td><td>0x7e20d000:RW</td></tr>
<tr><td>PRMCV_REG</td><td>0x7e20d004:RW</td></tr>
<tr><td>PRMSCC_REG</td><td>0x7e20d008:RW</td></tr>
<tr><td>PWMCTL_CLRF1</td><td>6</td></tr>
<tr><td>PWMCTL_MODE(n)</td><td>MACRO</td></tr>
<tr><td>PWMCTL_MODE1</td><td>1</td></tr>
<tr><td>PWMCTL_MODE2</td><td>9</td></tr>
<tr><td>PWMCTL_MODE3</td><td>17</td></tr>
<tr><td>PWMCTL_MODE4</td><td>25</td></tr>
<tr><td>PWMCTL_MSEN(n)</td><td>MACRO</td></tr>
<tr><td>PWMCTL_MSEN1</td><td>7</td></tr>
<tr><td>PWMCTL_MSEN2</td><td>15</td></tr>
<tr><td>PWMCTL_MSEN3</td><td>23</td></tr>
<tr><td>PWMCTL_MSEN4</td><td>31</td></tr>
<tr><td>PWMCTL_POLA(n)</td><td>MACRO</td></tr>
<tr><td>PWMCTL_POLA1</td><td>4</td></tr>
<tr><td>PWMCTL_POLA2</td><td>12</td></tr>
<tr><td>PWMCTL_POLA3</td><td>20</td></tr>
<tr><td>PWMCTL_POLA4</td><td>28</td></tr>
<tr><td>PWMCTL_PWEN(n)</td><td>MACRO</td></tr>
<tr><td>PWMCTL_PWEN1</td><td>0</td></tr>
<tr><td>PWMCTL_PWEN2</td><td>8</td></tr>
<tr><td>PWMCTL_PWEN3</td><td>16</td></tr>
<tr><td>PWMCTL_PWEN4</td><td>24</td></tr>
<tr><td>PWMCTL_REG</td><td>0x7e20c000:RW</td></tr>
<tr><td>PWMCTL_RPTL(n)</td><td>MACRO</td></tr>
<tr><td>PWMCTL_RPTL1</td><td>2</td></tr>
<tr><td>PWMCTL_RPTL2</td><td>10</td></tr>
<tr><td>PWMCTL_RPTL3</td><td>18</td></tr>
<tr><td>PWMCTL_RPTL4</td><td>26</td></tr>
<tr><td>PWMCTL_SBIT(n)</td><td>MACRO</td></tr>
<tr><td>PWMCTL_SBIT1</td><td>3</td></tr>
<tr><td>PWMCTL_SBIT2</td><td>11</td></tr>
<tr><td>PWMCTL_SBIT3</td><td>19</td></tr>
<tr><td>PWMCTL_SBIT4</td><td>27</td></tr>
<tr><td>PWMCTL_USEF(n)</td><td>MACRO</td></tr>
<tr><td>PWMCTL_USEF1</td><td>5</td></tr>
<tr><td>PWMCTL_USEF2</td><td>13</td></tr>
<tr><td>PWMCTL_USEF3</td><td>21</td></tr>
<tr><td>PWMCTL_USEF4</td><td>29</td></tr>
<tr><td>PWMDAT1_REG</td><td>0x7e20c014:RW</td></tr>
<tr><td>PWMDAT2_REG</td><td>0x7e20c024:RW</td></tr>
<tr><td>PWMDAT3_REG</td><td>0x7e20c034:RW</td></tr>
<tr><td>PWMDAT4_REG</td><td>0x7e20c044:RW</td></tr>
<tr><td>PWMDMAC_DREQ</td><td>0</td></tr>
<tr><td>PWMDMAC_DREQ_LEN</td><td>8</td></tr>
<tr><td>PWMDMAC_ENAB</td><td>31</td></tr>
<tr><td>PWMDMAC_PANIC</td><td>8</td></tr>
<tr><td>PWMDMAC_PANIC_LEN</td><td>8</td></tr>
<tr><td>PWMDMAC_REG</td><td>0x7e20c008:RW</td></tr>
<tr><td>PWMFIF1_REG</td><td>0x7e20c018:RW</td></tr>
<tr><td>PWMRNG1_REG</td><td>0x7e20c010:RW</td></tr>
<tr><td>PWMRNG2_REG</td><td>0x7e20c020:RW</td></tr>
<tr><td>PWMRNG3_REG</td><td>0x7e20c030:RW</td></tr>
<tr><td>PWMRNG4_REG</td><td>0x7e20c040:RW</td></tr>
<tr><td>PWMSTA_BERR</td><td>8</td></tr>
<tr><td>PWMSTA_EMPT1</td><td>1</td></tr>
<tr><td>PWMSTA_FULL1</td><td>0</td></tr>
<tr><td>PWMSTA_GAPO1</td><td>4</td></tr>
<tr><td>PWMSTA_GAPO2</td><td>5</td></tr>
<tr><td>PWMSTA_GAPO3</td><td>6</td></tr>
<tr><td>PWMSTA_GAPO4</td><td>7</td></tr>
<tr><td>PWMSTA_REG</td><td>0x7e20c004:RW</td></tr>
<tr><td>PWMSTA_RERR1</td><td>3</td></tr>
<tr><td>PWMSTA_STA1</td><td>9</td></tr>
<tr><td>PWMSTA_STA2</td><td>10</td></tr>
<tr><td>PWMSTA_STA3</td><td>11</td></tr>
<tr><td>PWMSTA_STA4</td><td>12</td></tr>
<tr><td>PWMSTA_WERR1</td><td>2</td></tr>
<tr><td>RESET_CONTROLLER_BASE</td><td>RS_BASE</td></tr>
<tr><td>RSC0ADDR_REG</td><td>RS_BASE + 0x10:RW</td></tr>
<tr><td>RSTCS_REG</td><td>RS_BASE + 0x0:RW</td></tr>
<tr><td>RSTFD_REG</td><td>RS_BASE + 0xc:RW</td></tr>
<tr><td>RSTID_REG</td><td>RS_BASE + 0x8:RW</td></tr>
<tr><td>RSTWD_REG</td><td>RS_BASE + 0x4:RW</td></tr>
<tr><td>RUN_ARBITER_CTRL_BASE_ADDRESS_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>SDARG_REG</td><td>SDCARD_BASE + 0x04:RW</td></tr>
<tr><td>SDCDIV_REG</td><td>SDCARD_BASE + 0x0C:RW</td></tr>
<tr><td>SDCMD_REG</td><td>SDCARD_BASE + 0x00:RW</td></tr>
<tr><td>SDCS_REG</td><td>0x7ee00000:RW</td></tr>
<tr><td>SDCYC_REG</td><td>0x7ee00030:RO</td></tr>
<tr><td>SDDATA_REG</td><td>SDCARD_BASE + 0x40:RW</td></tr>
<tr><td>SDDAT_REG</td><td>0x7ee00038:RO</td></tr>
<tr><td>SDEDM_REG</td><td>SDCARD_BASE + 0x34:RW</td></tr>
<tr><td>SDHBCT_REG</td><td>SDCARD_BASE + 0x3C:RW</td></tr>
<tr><td>SDHBLC_REG</td><td>SDCARD_BASE + 0x50:RW</td></tr>
<tr><td>SDHCFG_REG</td><td>SDCARD_BASE + 0x38:RW</td></tr>
<tr><td>SDHSTS_REG</td><td>SDCARD_BASE + 0x20:RW</td></tr>
<tr><td>SDIDL_REG</td><td>0x7ee00018:RW</td></tr>
<tr><td>SDRAC_REG</td><td>0x7ee0002c:RO</td></tr>
<tr><td>SDRAM_BASE_ADDRESS</td><td>0x7ee00000</td></tr>
<tr><td>SDRAM_CTRL_DMA</td><td>0</td></tr>
<tr><td>SDRAM_SIZE</td><td>(1024 * 1024 * 128)</td></tr>
<tr><td>SDRAM_START_ADDRESS</td><td>0</td></tr>
<tr><td>SDRDC_REG</td><td>0x7ee00024:RO</td></tr>
<tr><td>SDRSP0_REG</td><td>SDCARD_BASE + 0x10:RW</td></tr>
<tr><td>SDRSP1_REG</td><td>SDCARD_BASE + 0x14:RW</td></tr>
<tr><td>SDRSP2_REG</td><td>SDCARD_BASE + 0x18:RW</td></tr>
<tr><td>SDRSP3_REG</td><td>SDCARD_BASE + 0x1C:RW</td></tr>
<tr><td>SDRTC_REG</td><td>0x7ee0001c:RW</td></tr>
<tr><td>SDSA_REG</td><td>0x7ee00004:RW</td></tr>
<tr><td>SDSB_REG</td><td>0x7ee00008:RW</td></tr>
<tr><td>SDSC_REG</td><td>0x7ee0000c:RW</td></tr>
<tr><td>SDSECEND0_REG</td><td>0x7ee00040:RW</td></tr>
<tr><td>SDSECEND1_REG</td><td>0x7ee00048:RW</td></tr>
<tr><td>SDSECEND2_REG</td><td>0x7ee00050:RW</td></tr>
<tr><td>SDSECEND3_REG</td><td>0x7ee00058:RW</td></tr>
<tr><td>SDSECSRT0_REG</td><td>0x7ee0003c:RW</td></tr>
<tr><td>SDSECSRT1_REG</td><td>0x7ee00044:RW</td></tr>
<tr><td>SDSECSRT2_REG</td><td>0x7ee0004c:RW</td></tr>
<tr><td>SDSECSRT3_REG</td><td>0x7ee00054:RW</td></tr>
<tr><td>SDTMC_REG</td><td>0x7ee0007c:RW</td></tr>
<tr><td>SDTOUT_REG</td><td>SDCARD_BASE + 0x08:RW</td></tr>
<tr><td>SDVDD_REG</td><td>SDCARD_BASE + 0x30:RW</td></tr>
<tr><td>SDWDC_REG</td><td>0x7ee00028:RO</td></tr>
<tr><td>SDWTC_REG</td><td>0x7ee00020:RO</td></tr>
<tr><td>SET_GPIO_ALT(g,a)</td><td>MACRO</td></tr>
<tr><td>SMIA_DEVICE</td><td>8</td></tr>
<tr><td>SMIA_REG</td><td>0x7e600008:RW</td></tr>
<tr><td>SMICS_ACTIVE</td><td>2</td></tr>
<tr><td>SMICS_AFERR</td><td>25</td></tr>
<tr><td>SMICS_CLEARFIFO</td><td>4</td></tr>
<tr><td>SMICS_DONE</td><td>1</td></tr>
<tr><td>SMICS_EDREQ</td><td>15</td></tr>
<tr><td>SMICS_ENABLE</td><td>0</td></tr>
<tr><td>SMICS_INTD</td><td>9</td></tr>
<tr><td>SMICS_INTR</td><td>11</td></tr>
<tr><td>SMICS_INTT</td><td>10</td></tr>
<tr><td>SMICS_PAD</td><td>6</td></tr>
<tr><td>SMICS_PVMODE</td><td>12</td></tr>
<tr><td>SMICS_PXLDAT</td><td>14</td></tr>
<tr><td>SMICS_REG</td><td>0x7e600000:RW</td></tr>
<tr><td>SMICS_RXD</td><td>29</td></tr>
<tr><td>SMICS_RXF</td><td>31</td></tr>
<tr><td>SMICS_RXR</td><td>27</td></tr>
<tr><td>SMICS_SETERR</td><td>13</td></tr>
<tr><td>SMICS_START</td><td>3</td></tr>
<tr><td>SMICS_TEEN</td><td>8</td></tr>
<tr><td>SMICS_TXD</td><td>28</td></tr>
<tr><td>SMICS_TXE</td><td>30</td></tr>
<tr><td>SMICS_TXW</td><td>26</td></tr>
<tr><td>SMICS_WRITE</td><td>5</td></tr>
<tr><td>SMIDA_DEVICE</td><td>8</td></tr>
<tr><td>SMIDA_REG</td><td>0x7e600038:RW</td></tr>
<tr><td>SMIDCS_DONE</td><td>2</td></tr>
<tr><td>SMIDCS_ENABLE</td><td>0</td></tr>
<tr><td>SMIDCS_REG</td><td>0x7e600034:RW</td></tr>
<tr><td>SMIDCS_START</td><td>1</td></tr>
<tr><td>SMIDCS_WRITE</td><td>3</td></tr>
<tr><td>SMIDC_DMAEN</td><td>28</td></tr>
<tr><td>SMIDC_DMAP</td><td>24</td></tr>
<tr><td>SMIDC_PANICR</td><td>18</td></tr>
<tr><td>SMIDC_PANICW</td><td>12</td></tr>
<tr><td>SMIDC_REG</td><td>0x7e600030:RW</td></tr>
<tr><td>SMIDC_REQR</td><td>6</td></tr>
<tr><td>SMIDC_REQW</td><td>0</td></tr>
<tr><td>SMIDD_REG</td><td>0x7e60003c:RW</td></tr>
<tr><td>SMIDSR0_REG</td><td>0x7e600010:RW</td></tr>
<tr><td>SMIDSR1_REG</td><td>0x7e600018:RW</td></tr>
<tr><td>SMIDSR2_REG</td><td>0x7e600020:RW</td></tr>
<tr><td>SMIDSR3_REG</td><td>0x7e600028:RW</td></tr>
<tr><td>SMIDSW0_REG</td><td>0x7e600014:RW</td></tr>
<tr><td>SMIDSW1_REG</td><td>0x7e60001c:RW</td></tr>
<tr><td>SMIDSW2_REG</td><td>0x7e600024:RW</td></tr>
<tr><td>SMIDSW3_REG</td><td>0x7e60002c:RW</td></tr>
<tr><td>SMIDS_DREQ</td><td>7</td></tr>
<tr><td>SMIDS_FORMAT</td><td>23</td></tr>
<tr><td>SMIDS_FSETUP</td><td>22</td></tr>
<tr><td>SMIDS_HOLD</td><td>16</td></tr>
<tr><td>SMIDS_MODE68</td><td>23</td></tr>
<tr><td>SMIDS_PACE</td><td>8</td></tr>
<tr><td>SMIDS_PACEALL</td><td>15</td></tr>
<tr><td>SMIDS_SETUP</td><td>24</td></tr>
<tr><td>SMIDS_STROBE</td><td>0</td></tr>
<tr><td>SMIDS_SWAP</td><td>22</td></tr>
<tr><td>SMIDS_WIDTH</td><td>30</td></tr>
<tr><td>SMID_REG</td><td>0x7e60000c:RW</td></tr>
<tr><td>SMIFD_FCNT</td><td>0</td></tr>
<tr><td>SMIFD_FLVL</td><td>8</td></tr>
<tr><td>SMIFD_REG</td><td>0x7e600040:RW</td></tr>
<tr><td>SMIL_REG</td><td>0x7e600004:RW</td></tr>
<tr><td>SPICLK_REG</td><td>SPI_BASE_ADDRESS + 0x08:RW</td></tr>
<tr><td>SPICS_REG</td><td>SPI_BASE_ADDRESS + 0x00:RW</td></tr>
<tr><td>SPIDLEN_REG</td><td>SPI_BASE_ADDRESS + 0x0C:RW</td></tr>
<tr><td>SPIFIFO_REG</td><td>SPI_BASE_ADDRESS + 0x04:RW</td></tr>
<tr><td>STC0_0_REG</td><td>0x7e00300c:RW</td></tr>
<tr><td>STC0_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>STC0_REG</td><td>0x7e00300c:RW</td></tr>
<tr><td>STC0_x(x)</td><td>MACRO</td></tr>
<tr><td>STC1_0_REG</td><td>0x7e003010:RW</td></tr>
<tr><td>STC1_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>STC1_REG</td><td>0x7e003010:RW</td></tr>
<tr><td>STC1_x(x)</td><td>MACRO</td></tr>
<tr><td>STC2_0_REG</td><td>0x7e003014:RW</td></tr>
<tr><td>STC2_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>STC2_REG</td><td>0x7e003014:RW</td></tr>
<tr><td>STC2_x(x)</td><td>MACRO</td></tr>
<tr><td>STC3_0_REG</td><td>0x7e003018:RW</td></tr>
<tr><td>STC3_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>STC3_REG</td><td>0x7e003018:RW</td></tr>
<tr><td>STC3_x(x)</td><td>MACRO</td></tr>
<tr><td>STCHI_0_REG</td><td>0x7e003008:RO</td></tr>
<tr><td>STCHI_1_REG</td><td>0xffffffff:RO</td></tr>
<tr><td>STCHI_REG</td><td>0x7e003008:RO</td></tr>
<tr><td>STCHI_x(x)</td><td>MACRO</td></tr>
<tr><td>STCLO_0_REG</td><td>0x7e003004:RO</td></tr>
<tr><td>STCLO_1_REG</td><td>0xffffffff:RO</td></tr>
<tr><td>STCLO_REG</td><td>0x7e003004:RO</td></tr>
<tr><td>STCLO_x(x)</td><td>MACRO</td></tr>
<tr><td>STCS_0_REG</td><td>0x7e003000:RW</td></tr>
<tr><td>STCS_1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>STCS_REG</td><td>0x7e003000:RW</td></tr>
<tr><td>STCS_x(x)</td><td>MACRO</td></tr>
<tr><td>STC_0_REG</td><td>0x7e003004:RO</td></tr>
<tr><td>STC_1_REG</td><td>0xffffffff:RO</td></tr>
<tr><td>STC_REG</td><td>0x7e003004:RO</td></tr>
<tr><td>STC_x(x)</td><td>MACRO</td></tr>
<tr><td>SYSTEM_TIMER_BASE1_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>TE0C_REG</td><td>TECTL_BASE_ADDRESS + 0x00:RW</td></tr>
<tr><td>TE0_VSWIDTH_REG</td><td>TECTL_BASE_ADDRESS + 0x08:RW</td></tr>
<tr><td>TE1C_REG</td><td>TECTL_BASE_ADDRESS + 0x04:RW</td></tr>
<tr><td>TE1_VSWIDTH_REG</td><td>TECTL_BASE_ADDRESS + 0x0C:RW</td></tr>
<tr><td>TH0CFG_REG</td><td>0x18011004:RW</td></tr>
<tr><td>TH0CS_REG</td><td>0x18011000:RW</td></tr>
<tr><td>TH0ITPC_REG</td><td>0x1801100c:RW</td></tr>
<tr><td>TH0STPC_REG</td><td>0x18011008:RW</td></tr>
<tr><td>TH0T0PC_REG</td><td>0x18011010:RW</td></tr>
<tr><td>TH0T0UD_REG</td><td>0x18011014:RW</td></tr>
<tr><td>TH0T1PC_REG</td><td>0x18011018:RW</td></tr>
<tr><td>TH0T1UD_REG</td><td>0x1801101c:RW</td></tr>
<tr><td>TH0T2PC_REG</td><td>0x18011020:RW</td></tr>
<tr><td>TH0T2UD_REG</td><td>0x18011024:RW</td></tr>
<tr><td>TH0T3PC_REG</td><td>0x18011028:RW</td></tr>
<tr><td>TH0T3UD_REG</td><td>0x1801102c:RW</td></tr>
<tr><td>TH0_ADDR_MASK</td><td>0x0000003F</td></tr>
<tr><td>TH0_BASE</td><td>0x18011000</td></tr>
<tr><td>TH1CFG_REG</td><td>0x1a008004:RW</td></tr>
<tr><td>TH1CS_REG</td><td>0x1a008000:RW</td></tr>
<tr><td>TH1ITPC_REG</td><td>0x1a00800c:RW</td></tr>
<tr><td>TH1STPC_REG</td><td>0x1a008008:RW</td></tr>
<tr><td>TH1T0PC_REG</td><td>0x1a008010:RW</td></tr>
<tr><td>TH1T0UD_REG</td><td>0x1a008014:RW</td></tr>
<tr><td>TH1T1PC_REG</td><td>0x1a008018:RW</td></tr>
<tr><td>TH1T1UD_REG</td><td>0x1a00801c:RW</td></tr>
<tr><td>TH1T2PC_REG</td><td>0x1a008020:RW</td></tr>
<tr><td>TH1T2UD_REG</td><td>0x1a008024:RW</td></tr>
<tr><td>TH1T3PC_REG</td><td>0x1a008028:RW</td></tr>
<tr><td>TH1T3UD_REG</td><td>0x1a00802c:RW</td></tr>
<tr><td>TH1_ADDR_MASK</td><td>0x0000003F</td></tr>
<tr><td>TH1_BASE</td><td>0x1A008000</td></tr>
<tr><td>TIMER_CTRL_32BIT</td><td>2</td></tr>
<tr><td>TIMER_CTRL_DBGHALT</td><td>256</td></tr>
<tr><td>TIMER_CTRL_DIV1</td><td>0</td></tr>
<tr><td>TIMER_CTRL_DIV16</td><td>4</td></tr>
<tr><td>TIMER_CTRL_DIV256</td><td>8</td></tr>
<tr><td>TIMER_CTRL_ENABLE</td><td>128</td></tr>
<tr><td>TIMER_CTRL_ENAFREE</td><td>0x200</td></tr>
<tr><td>TIMER_CTRL_FREEDIV_MASK</td><td>0xff</td></tr>
<tr><td>TIMER_CTRL_FREEDIV_SHIFT</td><td>16)</td></tr>
<tr><td>TIMER_CTRL_IE</td><td>32</td></tr>
<tr><td>TIMER_CTRL_ONESHOT</td><td>1</td></tr>
<tr><td>TIMER_CTRL_PERIODIC</td><td>64</td></tr>
<tr><td>TRANSPOSER_BASE_ADDRESS</td><td>0x7e004000</td></tr>
<tr><td>TRANSPOSER_CONTROL_REG</td><td>0x7e00400c:RW</td></tr>
<tr><td>TRANSPOSER_DIMENSIONS_REG</td><td>0x7e004008:RW</td></tr>
<tr><td>TRANSPOSER_DST_PITCH_REG</td><td>0x7e004004:RW</td></tr>
<tr><td>TRANSPOSER_DST_PTR_REG</td><td>0x7e004000:RW</td></tr>
<tr><td>TRANSPOSER_PROGRESS_REG</td><td>0x7e004010:RO</td></tr>
<tr><td>UDLL_REG</td><td>0x7e201000:RW</td></tr>
<tr><td>UDLM_REG</td><td>0x7e201004:RW</td></tr>
<tr><td>UEN_REG</td><td>0x7e201020:RW</td></tr>
<tr><td>UFCR_REG</td><td>0x7e201008:RW</td></tr>
<tr><td>UIER_REG</td><td>0x7e201004:RW</td></tr>
<tr><td>UIIR_REG</td><td>0x7e201008:RO</td></tr>
<tr><td>ULCR_REG</td><td>0x7e20100c:RW</td></tr>
<tr><td>ULSR_REG</td><td>0x7e201014:RW</td></tr>
<tr><td>UMCR_REG</td><td>0x7e201010:RW</td></tr>
<tr><td>UMSR_REG</td><td>0x7e201018:RW</td></tr>
<tr><td>UNICAM_ANA(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_CAP0(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_CAP1(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_CLK(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_CLT(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_CMP0(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_CMP1(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_CTRL(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_DAT0(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_DAT1(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_DAT2(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_DAT3(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_DBCTL(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_DBEA0(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_DBEA1(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_DBSA0(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_DBSA1(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_DBWP(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_DCS(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_DLT(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IBEA0(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IBEA1(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IBLS(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IBSA0(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IBSA1(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IBWP(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_ICC(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_ICS(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_ICTL(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IDC(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IDCA(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IDCD(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IDI0(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IDI1(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IDPO(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IDS(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IHSTA(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IHWIN(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IPIPE(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_ISTA(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IVSTA(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_IVWIN(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_MISC(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_PRI(x)</td><td>MACRO</td></tr>
<tr><td>UNICAM_REG(x,d)</td><td>MACRO</td></tr>
<tr><td>UNICAM_STA(x)</td><td>MACRO</td></tr>
<tr><td>UNUSED_DMA_12</td><td>0xc0000</td></tr>
<tr><td>UNUSED_DMA_14</td><td>0xe0000</td></tr>
<tr><td>URBR_REG</td><td>0x7e201000:RO</td></tr>
<tr><td>USCR_REG</td><td>0x7e20101c:RW</td></tr>
<tr><td>UTHR_REG</td><td>0x7e201000:RW</td></tr>
<tr><td>VCINTMASK0_REG</td><td>0x7f4408b8:RW</td></tr>
<tr><td>VCINTMASK1_REG</td><td>0x7f4408c0:RW</td></tr>
<tr><td>VCODEC_VERSION</td><td>821</td></tr>
<tr><td>VCSIGNAL0_REG</td><td>0x7f4408b4:RW</td></tr>
<tr><td>VCSIGNAL1_REG</td><td>0x7f4408bc:RW</td></tr>
<tr><td>VIDEOCODEC_BASE_ADDRESS</td><td>0x7f000000</td></tr>
<tr><td>VIDEOCORE_NUM_CORES</td><td>2</td></tr>
<tr><td>VIDEOCORE_NUM_GPIO_PINS</td><td>70</td></tr>
<tr><td>VIDEOCORE_NUM_UART_PORTS</td><td>1</td></tr>
<tr><td>VIDEO_ENC_PrimaryControl_REG</td><td>0x7e806068:RW</td></tr>
<tr><td>VIDEO_ENC_RevID_REG</td><td>0x7e806060:RW</td></tr>
<tr><td>VPU0_THREAD_CTRL_BASE_ADDRESS</td><td>0x18011000</td></tr>
<tr><td>VPU1_THREAD_CTRL_BASE_ADDRESS_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>VPU1_UNIFORM_MEM_BASE_ADDRESS_REG</td><td>0xffffffff:RW</td></tr>
<tr><td>VRF_SIZE</td><td>0x1080</td></tr>
<tr><td>WOGLPTR_REG</td><td>0x1820FFFC:RW</td></tr>
<tr><td>WSE_CONTROL_REG</td><td>0x7e8060c4:RW</td></tr>
<tr><td>WSE_RESET_REG</td><td>0x7e8060c0:RW</td></tr>
<tr><td>WSE_VPS_CONTROL_REG</td><td>0x7e8060d0:RW</td></tr>
<tr><td>WSE_VPS_DATA_1_REG</td><td>0x7e8060cc:RW</td></tr>
<tr><td>WSE_WSS_DATA_REG</td><td>0x7e8060c8:RW</td></tr>
</table>

<h2>Register info</h2>
</font>
</body>
</html>
