# Walter SOC project
Learning to build an SOC in verilog.

## Done so far
* Testing framework in verilator
* Standard output module
* IN_PROGRESS: 8 bit cpu
![walterpromo](https://github.com/PhilipPragerUrbina/WalterSOC/assets/72355251/d0ab21bc-13a8-4e1e-8aa6-78bec27a12de)
