--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 432 paths analyzed, 42 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.182ns.
--------------------------------------------------------------------------------

Paths for end point sclk/counter_17 (SLICE_X23Y28.C4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_7 (FF)
  Destination:          sclk/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.142ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.151 - 0.156)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_7 to sclk/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.AQ      Tcko                  0.391   sclk/counter<10>
                                                       sclk/counter_7
    SLICE_X23Y25.C2      net (fanout=2)        0.700   sclk/counter<7>
    SLICE_X23Y25.C       Tilo                  0.259   sclk/sclk
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B3      net (fanout=2)        0.465   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y28.C4      net (fanout=19)       0.746   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y28.CLK     Tas                   0.322   sclk/counter<18>
                                                       sclk/counter_17_rstpot
                                                       sclk/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      3.142ns (1.231ns logic, 1.911ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_9 (FF)
  Destination:          sclk/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.028ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.151 - 0.156)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_9 to sclk/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.CQ      Tcko                  0.391   sclk/counter<10>
                                                       sclk/counter_9
    SLICE_X23Y25.C1      net (fanout=2)        0.586   sclk/counter<9>
    SLICE_X23Y25.C       Tilo                  0.259   sclk/sclk
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B3      net (fanout=2)        0.465   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y28.C4      net (fanout=19)       0.746   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y28.CLK     Tas                   0.322   sclk/counter<18>
                                                       sclk/counter_17_rstpot
                                                       sclk/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      3.028ns (1.231ns logic, 1.797ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_18 (FF)
  Destination:          sclk/counter_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.961ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_18 to sclk/counter_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.DQ      Tcko                  0.391   sclk/counter<18>
                                                       sclk/counter_18
    SLICE_X20Y25.A3      net (fanout=3)        0.710   sclk/counter<18>
    SLICE_X20Y25.A       Tilo                  0.205   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
    SLICE_X23Y24.B6      net (fanout=1)        0.328   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y28.C4      net (fanout=19)       0.746   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y28.CLK     Tas                   0.322   sclk/counter<18>
                                                       sclk/counter_17_rstpot
                                                       sclk/counter_17
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (1.177ns logic, 1.784ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Paths for end point sclk/counter_13 (SLICE_X23Y27.C4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_7 (FF)
  Destination:          sclk/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.116ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_7 to sclk/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.AQ      Tcko                  0.391   sclk/counter<10>
                                                       sclk/counter_7
    SLICE_X23Y25.C2      net (fanout=2)        0.700   sclk/counter<7>
    SLICE_X23Y25.C       Tilo                  0.259   sclk/sclk
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B3      net (fanout=2)        0.465   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y27.C4      net (fanout=19)       0.720   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y27.CLK     Tas                   0.322   sclk/counter<14>
                                                       sclk/counter_13_rstpot
                                                       sclk/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.116ns (1.231ns logic, 1.885ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.957ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_9 (FF)
  Destination:          sclk/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.002ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.150 - 0.156)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_9 to sclk/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.CQ      Tcko                  0.391   sclk/counter<10>
                                                       sclk/counter_9
    SLICE_X23Y25.C1      net (fanout=2)        0.586   sclk/counter<9>
    SLICE_X23Y25.C       Tilo                  0.259   sclk/sclk
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B3      net (fanout=2)        0.465   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y27.C4      net (fanout=19)       0.720   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y27.CLK     Tas                   0.322   sclk/counter<14>
                                                       sclk/counter_13_rstpot
                                                       sclk/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      3.002ns (1.231ns logic, 1.771ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_18 (FF)
  Destination:          sclk/counter_13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.935ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.150 - 0.160)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_18 to sclk/counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.DQ      Tcko                  0.391   sclk/counter<18>
                                                       sclk/counter_18
    SLICE_X20Y25.A3      net (fanout=3)        0.710   sclk/counter<18>
    SLICE_X20Y25.A       Tilo                  0.205   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
    SLICE_X23Y24.B6      net (fanout=1)        0.328   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y27.C4      net (fanout=19)       0.720   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y27.CLK     Tas                   0.322   sclk/counter<14>
                                                       sclk/counter_13_rstpot
                                                       sclk/counter_13
    -------------------------------------------------  ---------------------------
    Total                                      2.935ns (1.177ns logic, 1.758ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point sclk/counter_18 (SLICE_X23Y28.D4), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.878ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_7 (FF)
  Destination:          sclk/counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.082ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.151 - 0.156)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_7 to sclk/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.AQ      Tcko                  0.391   sclk/counter<10>
                                                       sclk/counter_7
    SLICE_X23Y25.C2      net (fanout=2)        0.700   sclk/counter<7>
    SLICE_X23Y25.C       Tilo                  0.259   sclk/sclk
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B3      net (fanout=2)        0.465   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y28.D4      net (fanout=19)       0.686   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y28.CLK     Tas                   0.322   sclk/counter<18>
                                                       sclk/counter_18_rstpot
                                                       sclk/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      3.082ns (1.231ns logic, 1.851ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_9 (FF)
  Destination:          sclk/counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.968ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.151 - 0.156)
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_9 to sclk/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y26.CQ      Tcko                  0.391   sclk/counter<10>
                                                       sclk/counter_9
    SLICE_X23Y25.C1      net (fanout=2)        0.586   sclk/counter<9>
    SLICE_X23Y25.C       Tilo                  0.259   sclk/sclk
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B3      net (fanout=2)        0.465   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv2
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y28.D4      net (fanout=19)       0.686   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y28.CLK     Tas                   0.322   sclk/counter<18>
                                                       sclk/counter_18_rstpot
                                                       sclk/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      2.968ns (1.231ns logic, 1.737ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sclk/counter_18 (FF)
  Destination:          sclk/counter_18 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.901ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 5.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sclk/counter_18 to sclk/counter_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.DQ      Tcko                  0.391   sclk/counter<18>
                                                       sclk/counter_18
    SLICE_X20Y25.A3      net (fanout=3)        0.710   sclk/counter<18>
    SLICE_X20Y25.A       Tilo                  0.205   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
    SLICE_X23Y24.B6      net (fanout=1)        0.328   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv1
    SLICE_X23Y24.B       Tilo                  0.259   sclk/counter<2>
                                                       sclk/counter[18]_PWR_2_o_LessThan_2_o_inv3
    SLICE_X23Y28.D4      net (fanout=19)       0.686   sclk/counter[18]_PWR_2_o_LessThan_2_o_inv
    SLICE_X23Y28.CLK     Tas                   0.322   sclk/counter<18>
                                                       sclk/counter_18_rstpot
                                                       sclk/counter_18
    -------------------------------------------------  ---------------------------
    Total                                      2.901ns (1.177ns logic, 1.724ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------

Paths for end point sclk/sclk (SLICE_X23Y25.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/sclk (FF)
  Destination:          sclk/sclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/sclk to sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.AQ      Tcko                  0.198   sclk/sclk
                                                       sclk/sclk
    SLICE_X23Y25.A6      net (fanout=3)        0.031   sclk/sclk
    SLICE_X23Y25.CLK     Tah         (-Th)    -0.215   sclk/sclk
                                                       sclk/sclk_rstpot
                                                       sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      0.444ns (0.413ns logic, 0.031ns route)
                                                       (93.0% logic, 7.0% route)

--------------------------------------------------------------------------------

Paths for end point sclk/sclk (SLICE_X23Y25.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.748ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_17 (FF)
  Destination:          sclk/sclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.743ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.033 - 0.038)
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_17 to sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.CQ      Tcko                  0.198   sclk/counter<18>
                                                       sclk/counter_17
    SLICE_X23Y25.A4      net (fanout=3)        0.330   sclk/counter<17>
    SLICE_X23Y25.CLK     Tah         (-Th)    -0.215   sclk/sclk
                                                       sclk/sclk_rstpot
                                                       sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      0.743ns (0.413ns logic, 0.330ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point sclk/sclk (SLICE_X23Y25.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.797ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sclk/counter_18 (FF)
  Destination:          sclk/sclk (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.792ns (Levels of Logic = 1)
  Clock Path Skew:      -0.005ns (0.033 - 0.038)
  Source Clock:         clk_BUFGP rising at 15.000ns
  Destination Clock:    clk_BUFGP rising at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sclk/counter_18 to sclk/sclk
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.DQ      Tcko                  0.198   sclk/counter<18>
                                                       sclk/counter_18
    SLICE_X23Y25.A3      net (fanout=3)        0.379   sclk/counter<18>
    SLICE_X23Y25.CLK     Tah         (-Th)    -0.215   sclk/sclk
                                                       sclk/sclk_rstpot
                                                       sclk/sclk
    -------------------------------------------------  ---------------------------
    Total                                      0.792ns (0.413ns logic, 0.379ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 100 MHz LOW 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sclk/counter<6>/CLK
  Logical resource: sclk/counter_3/CK
  Location pin: SLICE_X24Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: sclk/counter<6>/CLK
  Logical resource: sclk/counter_4/CK
  Location pin: SLICE_X24Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.182|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 432 paths, 0 nets, and 92 connections

Design statistics:
   Minimum period:   3.182ns{1}   (Maximum frequency: 314.268MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jun 12 21:29:02 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 224 MB



