
LoRaWAN_End_Node.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a610  08000138  08000138  00010138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e78  0801a748  0801a748  0002a748  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801b5c0  0801b5c0  000301a8  2**0
                  CONTENTS
  4 .ARM          00000008  0801b5c0  0801b5c0  0002b5c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801b5c8  0801b5c8  000301a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801b5c8  0801b5c8  0002b5c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0801b5d0  0801b5d0  0002b5d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001a8  20000000  0801b5d8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000016a8  200001a8  0801b780  000301a8  2**2
                  ALLOC
 10 RAM1_region   00000000  20001850  20001850  000301a8  2**0
                  CONTENTS
 11 RAM2_region   00000000  20008000  20008000  000301a8  2**0
                  CONTENTS
 12 ._user_heap_stack 00000a00  20001850  20001850  00031850  2**0
                  ALLOC
 13 .ARM.attributes 0000002a  00000000  00000000  000301a8  2**0
                  CONTENTS, READONLY
 14 .debug_info   00063b4f  00000000  00000000  000301d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000ad13  00000000  00000000  00093d21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000030c0  00000000  00000000  0009ea38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00002cf0  00000000  00000000  000a1af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00029537  00000000  00000000  000a47e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003a629  00000000  00000000  000cdd1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000e4431  00000000  00000000  00108348  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  001ec779  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000c894  00000000  00000000  001ec7cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	; (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	; (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	200001a8 	.word	0x200001a8
 8000154:	00000000 	.word	0x00000000
 8000158:	0801a730 	.word	0x0801a730

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	; (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	; (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	; (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	200001ac 	.word	0x200001ac
 8000174:	0801a730 	.word	0x0801a730

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_drsub>:
 8000188:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800018c:	e002      	b.n	8000194 <__adddf3>
 800018e:	bf00      	nop

08000190 <__aeabi_dsub>:
 8000190:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000194 <__adddf3>:
 8000194:	b530      	push	{r4, r5, lr}
 8000196:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800019a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800019e:	ea94 0f05 	teq	r4, r5
 80001a2:	bf08      	it	eq
 80001a4:	ea90 0f02 	teqeq	r0, r2
 80001a8:	bf1f      	itttt	ne
 80001aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ba:	f000 80e2 	beq.w	8000382 <__adddf3+0x1ee>
 80001be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001c6:	bfb8      	it	lt
 80001c8:	426d      	neglt	r5, r5
 80001ca:	dd0c      	ble.n	80001e6 <__adddf3+0x52>
 80001cc:	442c      	add	r4, r5
 80001ce:	ea80 0202 	eor.w	r2, r0, r2
 80001d2:	ea81 0303 	eor.w	r3, r1, r3
 80001d6:	ea82 0000 	eor.w	r0, r2, r0
 80001da:	ea83 0101 	eor.w	r1, r3, r1
 80001de:	ea80 0202 	eor.w	r2, r0, r2
 80001e2:	ea81 0303 	eor.w	r3, r1, r3
 80001e6:	2d36      	cmp	r5, #54	; 0x36
 80001e8:	bf88      	it	hi
 80001ea:	bd30      	pophi	{r4, r5, pc}
 80001ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x70>
 80001fe:	4240      	negs	r0, r0
 8000200:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000204:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000208:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800020c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000210:	d002      	beq.n	8000218 <__adddf3+0x84>
 8000212:	4252      	negs	r2, r2
 8000214:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000218:	ea94 0f05 	teq	r4, r5
 800021c:	f000 80a7 	beq.w	800036e <__adddf3+0x1da>
 8000220:	f1a4 0401 	sub.w	r4, r4, #1
 8000224:	f1d5 0e20 	rsbs	lr, r5, #32
 8000228:	db0d      	blt.n	8000246 <__adddf3+0xb2>
 800022a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800022e:	fa22 f205 	lsr.w	r2, r2, r5
 8000232:	1880      	adds	r0, r0, r2
 8000234:	f141 0100 	adc.w	r1, r1, #0
 8000238:	fa03 f20e 	lsl.w	r2, r3, lr
 800023c:	1880      	adds	r0, r0, r2
 800023e:	fa43 f305 	asr.w	r3, r3, r5
 8000242:	4159      	adcs	r1, r3
 8000244:	e00e      	b.n	8000264 <__adddf3+0xd0>
 8000246:	f1a5 0520 	sub.w	r5, r5, #32
 800024a:	f10e 0e20 	add.w	lr, lr, #32
 800024e:	2a01      	cmp	r2, #1
 8000250:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000254:	bf28      	it	cs
 8000256:	f04c 0c02 	orrcs.w	ip, ip, #2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	18c0      	adds	r0, r0, r3
 8000260:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000264:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000268:	d507      	bpl.n	800027a <__adddf3+0xe6>
 800026a:	f04f 0e00 	mov.w	lr, #0
 800026e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000272:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000276:	eb6e 0101 	sbc.w	r1, lr, r1
 800027a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800027e:	d31b      	bcc.n	80002b8 <__adddf3+0x124>
 8000280:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000284:	d30c      	bcc.n	80002a0 <__adddf3+0x10c>
 8000286:	0849      	lsrs	r1, r1, #1
 8000288:	ea5f 0030 	movs.w	r0, r0, rrx
 800028c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000290:	f104 0401 	add.w	r4, r4, #1
 8000294:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000298:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800029c:	f080 809a 	bcs.w	80003d4 <__adddf3+0x240>
 80002a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002a4:	bf08      	it	eq
 80002a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002aa:	f150 0000 	adcs.w	r0, r0, #0
 80002ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002b2:	ea41 0105 	orr.w	r1, r1, r5
 80002b6:	bd30      	pop	{r4, r5, pc}
 80002b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002bc:	4140      	adcs	r0, r0
 80002be:	eb41 0101 	adc.w	r1, r1, r1
 80002c2:	3c01      	subs	r4, #1
 80002c4:	bf28      	it	cs
 80002c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002ca:	d2e9      	bcs.n	80002a0 <__adddf3+0x10c>
 80002cc:	f091 0f00 	teq	r1, #0
 80002d0:	bf04      	itt	eq
 80002d2:	4601      	moveq	r1, r0
 80002d4:	2000      	moveq	r0, #0
 80002d6:	fab1 f381 	clz	r3, r1
 80002da:	bf08      	it	eq
 80002dc:	3320      	addeq	r3, #32
 80002de:	f1a3 030b 	sub.w	r3, r3, #11
 80002e2:	f1b3 0220 	subs.w	r2, r3, #32
 80002e6:	da0c      	bge.n	8000302 <__adddf3+0x16e>
 80002e8:	320c      	adds	r2, #12
 80002ea:	dd08      	ble.n	80002fe <__adddf3+0x16a>
 80002ec:	f102 0c14 	add.w	ip, r2, #20
 80002f0:	f1c2 020c 	rsb	r2, r2, #12
 80002f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f8:	fa21 f102 	lsr.w	r1, r1, r2
 80002fc:	e00c      	b.n	8000318 <__adddf3+0x184>
 80002fe:	f102 0214 	add.w	r2, r2, #20
 8000302:	bfd8      	it	le
 8000304:	f1c2 0c20 	rsble	ip, r2, #32
 8000308:	fa01 f102 	lsl.w	r1, r1, r2
 800030c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000310:	bfdc      	itt	le
 8000312:	ea41 010c 	orrle.w	r1, r1, ip
 8000316:	4090      	lslle	r0, r2
 8000318:	1ae4      	subs	r4, r4, r3
 800031a:	bfa2      	ittt	ge
 800031c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000320:	4329      	orrge	r1, r5
 8000322:	bd30      	popge	{r4, r5, pc}
 8000324:	ea6f 0404 	mvn.w	r4, r4
 8000328:	3c1f      	subs	r4, #31
 800032a:	da1c      	bge.n	8000366 <__adddf3+0x1d2>
 800032c:	340c      	adds	r4, #12
 800032e:	dc0e      	bgt.n	800034e <__adddf3+0x1ba>
 8000330:	f104 0414 	add.w	r4, r4, #20
 8000334:	f1c4 0220 	rsb	r2, r4, #32
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f302 	lsl.w	r3, r1, r2
 8000340:	ea40 0003 	orr.w	r0, r0, r3
 8000344:	fa21 f304 	lsr.w	r3, r1, r4
 8000348:	ea45 0103 	orr.w	r1, r5, r3
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	f1c4 040c 	rsb	r4, r4, #12
 8000352:	f1c4 0220 	rsb	r2, r4, #32
 8000356:	fa20 f002 	lsr.w	r0, r0, r2
 800035a:	fa01 f304 	lsl.w	r3, r1, r4
 800035e:	ea40 0003 	orr.w	r0, r0, r3
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	fa21 f004 	lsr.w	r0, r1, r4
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	f094 0f00 	teq	r4, #0
 8000372:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000376:	bf06      	itte	eq
 8000378:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800037c:	3401      	addeq	r4, #1
 800037e:	3d01      	subne	r5, #1
 8000380:	e74e      	b.n	8000220 <__adddf3+0x8c>
 8000382:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000386:	bf18      	it	ne
 8000388:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800038c:	d029      	beq.n	80003e2 <__adddf3+0x24e>
 800038e:	ea94 0f05 	teq	r4, r5
 8000392:	bf08      	it	eq
 8000394:	ea90 0f02 	teqeq	r0, r2
 8000398:	d005      	beq.n	80003a6 <__adddf3+0x212>
 800039a:	ea54 0c00 	orrs.w	ip, r4, r0
 800039e:	bf04      	itt	eq
 80003a0:	4619      	moveq	r1, r3
 80003a2:	4610      	moveq	r0, r2
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea91 0f03 	teq	r1, r3
 80003aa:	bf1e      	ittt	ne
 80003ac:	2100      	movne	r1, #0
 80003ae:	2000      	movne	r0, #0
 80003b0:	bd30      	popne	{r4, r5, pc}
 80003b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003b6:	d105      	bne.n	80003c4 <__adddf3+0x230>
 80003b8:	0040      	lsls	r0, r0, #1
 80003ba:	4149      	adcs	r1, r1
 80003bc:	bf28      	it	cs
 80003be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c8:	bf3c      	itt	cc
 80003ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ce:	bd30      	popcc	{r4, r5, pc}
 80003d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003dc:	f04f 0000 	mov.w	r0, #0
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf1a      	itte	ne
 80003e8:	4619      	movne	r1, r3
 80003ea:	4610      	movne	r0, r2
 80003ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f0:	bf1c      	itt	ne
 80003f2:	460b      	movne	r3, r1
 80003f4:	4602      	movne	r2, r0
 80003f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003fa:	bf06      	itte	eq
 80003fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000400:	ea91 0f03 	teqeq	r1, r3
 8000404:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	bf00      	nop

0800040c <__aeabi_ui2d>:
 800040c:	f090 0f00 	teq	r0, #0
 8000410:	bf04      	itt	eq
 8000412:	2100      	moveq	r1, #0
 8000414:	4770      	bxeq	lr
 8000416:	b530      	push	{r4, r5, lr}
 8000418:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800041c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000420:	f04f 0500 	mov.w	r5, #0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e750      	b.n	80002cc <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_i2d>:
 800042c:	f090 0f00 	teq	r0, #0
 8000430:	bf04      	itt	eq
 8000432:	2100      	moveq	r1, #0
 8000434:	4770      	bxeq	lr
 8000436:	b530      	push	{r4, r5, lr}
 8000438:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800043c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000440:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000444:	bf48      	it	mi
 8000446:	4240      	negmi	r0, r0
 8000448:	f04f 0100 	mov.w	r1, #0
 800044c:	e73e      	b.n	80002cc <__adddf3+0x138>
 800044e:	bf00      	nop

08000450 <__aeabi_f2d>:
 8000450:	0042      	lsls	r2, r0, #1
 8000452:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000456:	ea4f 0131 	mov.w	r1, r1, rrx
 800045a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800045e:	bf1f      	itttt	ne
 8000460:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000464:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000468:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800046c:	4770      	bxne	lr
 800046e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000472:	bf08      	it	eq
 8000474:	4770      	bxeq	lr
 8000476:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800047a:	bf04      	itt	eq
 800047c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000490:	e71c      	b.n	80002cc <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aed8 	beq.w	800027a <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6bd      	b.n	800027a <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__gedf2>:
 8000500:	f04f 3cff 	mov.w	ip, #4294967295
 8000504:	e006      	b.n	8000514 <__cmpdf2+0x4>
 8000506:	bf00      	nop

08000508 <__ledf2>:
 8000508:	f04f 0c01 	mov.w	ip, #1
 800050c:	e002      	b.n	8000514 <__cmpdf2+0x4>
 800050e:	bf00      	nop

08000510 <__cmpdf2>:
 8000510:	f04f 0c01 	mov.w	ip, #1
 8000514:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000518:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800051c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000520:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000524:	bf18      	it	ne
 8000526:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800052a:	d01b      	beq.n	8000564 <__cmpdf2+0x54>
 800052c:	b001      	add	sp, #4
 800052e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000532:	bf0c      	ite	eq
 8000534:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000538:	ea91 0f03 	teqne	r1, r3
 800053c:	bf02      	ittt	eq
 800053e:	ea90 0f02 	teqeq	r0, r2
 8000542:	2000      	moveq	r0, #0
 8000544:	4770      	bxeq	lr
 8000546:	f110 0f00 	cmn.w	r0, #0
 800054a:	ea91 0f03 	teq	r1, r3
 800054e:	bf58      	it	pl
 8000550:	4299      	cmppl	r1, r3
 8000552:	bf08      	it	eq
 8000554:	4290      	cmpeq	r0, r2
 8000556:	bf2c      	ite	cs
 8000558:	17d8      	asrcs	r0, r3, #31
 800055a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800055e:	f040 0001 	orr.w	r0, r0, #1
 8000562:	4770      	bx	lr
 8000564:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000568:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800056c:	d102      	bne.n	8000574 <__cmpdf2+0x64>
 800056e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000572:	d107      	bne.n	8000584 <__cmpdf2+0x74>
 8000574:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000578:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800057c:	d1d6      	bne.n	800052c <__cmpdf2+0x1c>
 800057e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000582:	d0d3      	beq.n	800052c <__cmpdf2+0x1c>
 8000584:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <__aeabi_cdrcmple>:
 800058c:	4684      	mov	ip, r0
 800058e:	4610      	mov	r0, r2
 8000590:	4662      	mov	r2, ip
 8000592:	468c      	mov	ip, r1
 8000594:	4619      	mov	r1, r3
 8000596:	4663      	mov	r3, ip
 8000598:	e000      	b.n	800059c <__aeabi_cdcmpeq>
 800059a:	bf00      	nop

0800059c <__aeabi_cdcmpeq>:
 800059c:	b501      	push	{r0, lr}
 800059e:	f7ff ffb7 	bl	8000510 <__cmpdf2>
 80005a2:	2800      	cmp	r0, #0
 80005a4:	bf48      	it	mi
 80005a6:	f110 0f00 	cmnmi.w	r0, #0
 80005aa:	bd01      	pop	{r0, pc}

080005ac <__aeabi_dcmpeq>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff fff4 	bl	800059c <__aeabi_cdcmpeq>
 80005b4:	bf0c      	ite	eq
 80005b6:	2001      	moveq	r0, #1
 80005b8:	2000      	movne	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmplt>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffea 	bl	800059c <__aeabi_cdcmpeq>
 80005c8:	bf34      	ite	cc
 80005ca:	2001      	movcc	r0, #1
 80005cc:	2000      	movcs	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmple>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffe0 	bl	800059c <__aeabi_cdcmpeq>
 80005dc:	bf94      	ite	ls
 80005de:	2001      	movls	r0, #1
 80005e0:	2000      	movhi	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_dcmpge>:
 80005e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005ec:	f7ff ffce 	bl	800058c <__aeabi_cdrcmple>
 80005f0:	bf94      	ite	ls
 80005f2:	2001      	movls	r0, #1
 80005f4:	2000      	movhi	r0, #0
 80005f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fa:	bf00      	nop

080005fc <__aeabi_dcmpgt>:
 80005fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000600:	f7ff ffc4 	bl	800058c <__aeabi_cdrcmple>
 8000604:	bf34      	ite	cc
 8000606:	2001      	movcc	r0, #1
 8000608:	2000      	movcs	r0, #0
 800060a:	f85d fb08 	ldr.w	pc, [sp], #8
 800060e:	bf00      	nop

08000610 <__aeabi_d2iz>:
 8000610:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000614:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000618:	d215      	bcs.n	8000646 <__aeabi_d2iz+0x36>
 800061a:	d511      	bpl.n	8000640 <__aeabi_d2iz+0x30>
 800061c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000620:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000624:	d912      	bls.n	800064c <__aeabi_d2iz+0x3c>
 8000626:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800062a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800062e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000632:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000636:	fa23 f002 	lsr.w	r0, r3, r2
 800063a:	bf18      	it	ne
 800063c:	4240      	negne	r0, r0
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800064a:	d105      	bne.n	8000658 <__aeabi_d2iz+0x48>
 800064c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000650:	bf08      	it	eq
 8000652:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000656:	4770      	bx	lr
 8000658:	f04f 0000 	mov.w	r0, #0
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop

08000660 <__aeabi_frsub>:
 8000660:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000664:	e002      	b.n	800066c <__addsf3>
 8000666:	bf00      	nop

08000668 <__aeabi_fsub>:
 8000668:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800066c <__addsf3>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	bf1f      	itttt	ne
 8000670:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000674:	ea92 0f03 	teqne	r2, r3
 8000678:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800067c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000680:	d06a      	beq.n	8000758 <__addsf3+0xec>
 8000682:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000686:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800068a:	bfc1      	itttt	gt
 800068c:	18d2      	addgt	r2, r2, r3
 800068e:	4041      	eorgt	r1, r0
 8000690:	4048      	eorgt	r0, r1
 8000692:	4041      	eorgt	r1, r0
 8000694:	bfb8      	it	lt
 8000696:	425b      	neglt	r3, r3
 8000698:	2b19      	cmp	r3, #25
 800069a:	bf88      	it	hi
 800069c:	4770      	bxhi	lr
 800069e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80006aa:	bf18      	it	ne
 80006ac:	4240      	negne	r0, r0
 80006ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006b2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80006b6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80006ba:	bf18      	it	ne
 80006bc:	4249      	negne	r1, r1
 80006be:	ea92 0f03 	teq	r2, r3
 80006c2:	d03f      	beq.n	8000744 <__addsf3+0xd8>
 80006c4:	f1a2 0201 	sub.w	r2, r2, #1
 80006c8:	fa41 fc03 	asr.w	ip, r1, r3
 80006cc:	eb10 000c 	adds.w	r0, r0, ip
 80006d0:	f1c3 0320 	rsb	r3, r3, #32
 80006d4:	fa01 f103 	lsl.w	r1, r1, r3
 80006d8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006dc:	d502      	bpl.n	80006e4 <__addsf3+0x78>
 80006de:	4249      	negs	r1, r1
 80006e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006e4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006e8:	d313      	bcc.n	8000712 <__addsf3+0xa6>
 80006ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ee:	d306      	bcc.n	80006fe <__addsf3+0x92>
 80006f0:	0840      	lsrs	r0, r0, #1
 80006f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006f6:	f102 0201 	add.w	r2, r2, #1
 80006fa:	2afe      	cmp	r2, #254	; 0xfe
 80006fc:	d251      	bcs.n	80007a2 <__addsf3+0x136>
 80006fe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000702:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000706:	bf08      	it	eq
 8000708:	f020 0001 	biceq.w	r0, r0, #1
 800070c:	ea40 0003 	orr.w	r0, r0, r3
 8000710:	4770      	bx	lr
 8000712:	0049      	lsls	r1, r1, #1
 8000714:	eb40 0000 	adc.w	r0, r0, r0
 8000718:	3a01      	subs	r2, #1
 800071a:	bf28      	it	cs
 800071c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000720:	d2ed      	bcs.n	80006fe <__addsf3+0x92>
 8000722:	fab0 fc80 	clz	ip, r0
 8000726:	f1ac 0c08 	sub.w	ip, ip, #8
 800072a:	ebb2 020c 	subs.w	r2, r2, ip
 800072e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000732:	bfaa      	itet	ge
 8000734:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000738:	4252      	neglt	r2, r2
 800073a:	4318      	orrge	r0, r3
 800073c:	bfbc      	itt	lt
 800073e:	40d0      	lsrlt	r0, r2
 8000740:	4318      	orrlt	r0, r3
 8000742:	4770      	bx	lr
 8000744:	f092 0f00 	teq	r2, #0
 8000748:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800074c:	bf06      	itte	eq
 800074e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000752:	3201      	addeq	r2, #1
 8000754:	3b01      	subne	r3, #1
 8000756:	e7b5      	b.n	80006c4 <__addsf3+0x58>
 8000758:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800075c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000760:	bf18      	it	ne
 8000762:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000766:	d021      	beq.n	80007ac <__addsf3+0x140>
 8000768:	ea92 0f03 	teq	r2, r3
 800076c:	d004      	beq.n	8000778 <__addsf3+0x10c>
 800076e:	f092 0f00 	teq	r2, #0
 8000772:	bf08      	it	eq
 8000774:	4608      	moveq	r0, r1
 8000776:	4770      	bx	lr
 8000778:	ea90 0f01 	teq	r0, r1
 800077c:	bf1c      	itt	ne
 800077e:	2000      	movne	r0, #0
 8000780:	4770      	bxne	lr
 8000782:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000786:	d104      	bne.n	8000792 <__addsf3+0x126>
 8000788:	0040      	lsls	r0, r0, #1
 800078a:	bf28      	it	cs
 800078c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000790:	4770      	bx	lr
 8000792:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000796:	bf3c      	itt	cc
 8000798:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800079c:	4770      	bxcc	lr
 800079e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80007a2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80007a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007aa:	4770      	bx	lr
 80007ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80007b0:	bf16      	itet	ne
 80007b2:	4608      	movne	r0, r1
 80007b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80007b8:	4601      	movne	r1, r0
 80007ba:	0242      	lsls	r2, r0, #9
 80007bc:	bf06      	itte	eq
 80007be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80007c2:	ea90 0f01 	teqeq	r0, r1
 80007c6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80007ca:	4770      	bx	lr

080007cc <__aeabi_ui2f>:
 80007cc:	f04f 0300 	mov.w	r3, #0
 80007d0:	e004      	b.n	80007dc <__aeabi_i2f+0x8>
 80007d2:	bf00      	nop

080007d4 <__aeabi_i2f>:
 80007d4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80007d8:	bf48      	it	mi
 80007da:	4240      	negmi	r0, r0
 80007dc:	ea5f 0c00 	movs.w	ip, r0
 80007e0:	bf08      	it	eq
 80007e2:	4770      	bxeq	lr
 80007e4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007e8:	4601      	mov	r1, r0
 80007ea:	f04f 0000 	mov.w	r0, #0
 80007ee:	e01c      	b.n	800082a <__aeabi_l2f+0x2a>

080007f0 <__aeabi_ul2f>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	f04f 0300 	mov.w	r3, #0
 80007fc:	e00a      	b.n	8000814 <__aeabi_l2f+0x14>
 80007fe:	bf00      	nop

08000800 <__aeabi_l2f>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800080c:	d502      	bpl.n	8000814 <__aeabi_l2f+0x14>
 800080e:	4240      	negs	r0, r0
 8000810:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000814:	ea5f 0c01 	movs.w	ip, r1
 8000818:	bf02      	ittt	eq
 800081a:	4684      	moveq	ip, r0
 800081c:	4601      	moveq	r1, r0
 800081e:	2000      	moveq	r0, #0
 8000820:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000824:	bf08      	it	eq
 8000826:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800082a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800082e:	fabc f28c 	clz	r2, ip
 8000832:	3a08      	subs	r2, #8
 8000834:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000838:	db10      	blt.n	800085c <__aeabi_l2f+0x5c>
 800083a:	fa01 fc02 	lsl.w	ip, r1, r2
 800083e:	4463      	add	r3, ip
 8000840:	fa00 fc02 	lsl.w	ip, r0, r2
 8000844:	f1c2 0220 	rsb	r2, r2, #32
 8000848:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800084c:	fa20 f202 	lsr.w	r2, r0, r2
 8000850:	eb43 0002 	adc.w	r0, r3, r2
 8000854:	bf08      	it	eq
 8000856:	f020 0001 	biceq.w	r0, r0, #1
 800085a:	4770      	bx	lr
 800085c:	f102 0220 	add.w	r2, r2, #32
 8000860:	fa01 fc02 	lsl.w	ip, r1, r2
 8000864:	f1c2 0220 	rsb	r2, r2, #32
 8000868:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800086c:	fa21 f202 	lsr.w	r2, r1, r2
 8000870:	eb43 0002 	adc.w	r0, r3, r2
 8000874:	bf08      	it	eq
 8000876:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800087a:	4770      	bx	lr

0800087c <__aeabi_fmul>:
 800087c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000880:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000884:	bf1e      	ittt	ne
 8000886:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800088a:	ea92 0f0c 	teqne	r2, ip
 800088e:	ea93 0f0c 	teqne	r3, ip
 8000892:	d06f      	beq.n	8000974 <__aeabi_fmul+0xf8>
 8000894:	441a      	add	r2, r3
 8000896:	ea80 0c01 	eor.w	ip, r0, r1
 800089a:	0240      	lsls	r0, r0, #9
 800089c:	bf18      	it	ne
 800089e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80008a2:	d01e      	beq.n	80008e2 <__aeabi_fmul+0x66>
 80008a4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80008a8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80008ac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80008b0:	fba0 3101 	umull	r3, r1, r0, r1
 80008b4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80008b8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80008bc:	bf3e      	ittt	cc
 80008be:	0049      	lslcc	r1, r1, #1
 80008c0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80008c4:	005b      	lslcc	r3, r3, #1
 80008c6:	ea40 0001 	orr.w	r0, r0, r1
 80008ca:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80008ce:	2afd      	cmp	r2, #253	; 0xfd
 80008d0:	d81d      	bhi.n	800090e <__aeabi_fmul+0x92>
 80008d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80008d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008da:	bf08      	it	eq
 80008dc:	f020 0001 	biceq.w	r0, r0, #1
 80008e0:	4770      	bx	lr
 80008e2:	f090 0f00 	teq	r0, #0
 80008e6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80008ea:	bf08      	it	eq
 80008ec:	0249      	lsleq	r1, r1, #9
 80008ee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008f2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008f6:	3a7f      	subs	r2, #127	; 0x7f
 80008f8:	bfc2      	ittt	gt
 80008fa:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80008fe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000902:	4770      	bxgt	lr
 8000904:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000908:	f04f 0300 	mov.w	r3, #0
 800090c:	3a01      	subs	r2, #1
 800090e:	dc5d      	bgt.n	80009cc <__aeabi_fmul+0x150>
 8000910:	f112 0f19 	cmn.w	r2, #25
 8000914:	bfdc      	itt	le
 8000916:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800091a:	4770      	bxle	lr
 800091c:	f1c2 0200 	rsb	r2, r2, #0
 8000920:	0041      	lsls	r1, r0, #1
 8000922:	fa21 f102 	lsr.w	r1, r1, r2
 8000926:	f1c2 0220 	rsb	r2, r2, #32
 800092a:	fa00 fc02 	lsl.w	ip, r0, r2
 800092e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000932:	f140 0000 	adc.w	r0, r0, #0
 8000936:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800093a:	bf08      	it	eq
 800093c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000940:	4770      	bx	lr
 8000942:	f092 0f00 	teq	r2, #0
 8000946:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800094a:	bf02      	ittt	eq
 800094c:	0040      	lsleq	r0, r0, #1
 800094e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000952:	3a01      	subeq	r2, #1
 8000954:	d0f9      	beq.n	800094a <__aeabi_fmul+0xce>
 8000956:	ea40 000c 	orr.w	r0, r0, ip
 800095a:	f093 0f00 	teq	r3, #0
 800095e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000962:	bf02      	ittt	eq
 8000964:	0049      	lsleq	r1, r1, #1
 8000966:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800096a:	3b01      	subeq	r3, #1
 800096c:	d0f9      	beq.n	8000962 <__aeabi_fmul+0xe6>
 800096e:	ea41 010c 	orr.w	r1, r1, ip
 8000972:	e78f      	b.n	8000894 <__aeabi_fmul+0x18>
 8000974:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000978:	ea92 0f0c 	teq	r2, ip
 800097c:	bf18      	it	ne
 800097e:	ea93 0f0c 	teqne	r3, ip
 8000982:	d00a      	beq.n	800099a <__aeabi_fmul+0x11e>
 8000984:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000988:	bf18      	it	ne
 800098a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800098e:	d1d8      	bne.n	8000942 <__aeabi_fmul+0xc6>
 8000990:	ea80 0001 	eor.w	r0, r0, r1
 8000994:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000998:	4770      	bx	lr
 800099a:	f090 0f00 	teq	r0, #0
 800099e:	bf17      	itett	ne
 80009a0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80009a4:	4608      	moveq	r0, r1
 80009a6:	f091 0f00 	teqne	r1, #0
 80009aa:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80009ae:	d014      	beq.n	80009da <__aeabi_fmul+0x15e>
 80009b0:	ea92 0f0c 	teq	r2, ip
 80009b4:	d101      	bne.n	80009ba <__aeabi_fmul+0x13e>
 80009b6:	0242      	lsls	r2, r0, #9
 80009b8:	d10f      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009ba:	ea93 0f0c 	teq	r3, ip
 80009be:	d103      	bne.n	80009c8 <__aeabi_fmul+0x14c>
 80009c0:	024b      	lsls	r3, r1, #9
 80009c2:	bf18      	it	ne
 80009c4:	4608      	movne	r0, r1
 80009c6:	d108      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009c8:	ea80 0001 	eor.w	r0, r0, r1
 80009cc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80009d0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009d4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80009d8:	4770      	bx	lr
 80009da:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80009de:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80009e2:	4770      	bx	lr

080009e4 <__aeabi_fdiv>:
 80009e4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80009e8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009ec:	bf1e      	ittt	ne
 80009ee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009f2:	ea92 0f0c 	teqne	r2, ip
 80009f6:	ea93 0f0c 	teqne	r3, ip
 80009fa:	d069      	beq.n	8000ad0 <__aeabi_fdiv+0xec>
 80009fc:	eba2 0203 	sub.w	r2, r2, r3
 8000a00:	ea80 0c01 	eor.w	ip, r0, r1
 8000a04:	0249      	lsls	r1, r1, #9
 8000a06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000a0a:	d037      	beq.n	8000a7c <__aeabi_fdiv+0x98>
 8000a0c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000a10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000a14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000a18:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000a1c:	428b      	cmp	r3, r1
 8000a1e:	bf38      	it	cc
 8000a20:	005b      	lslcc	r3, r3, #1
 8000a22:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000a26:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000a2a:	428b      	cmp	r3, r1
 8000a2c:	bf24      	itt	cs
 8000a2e:	1a5b      	subcs	r3, r3, r1
 8000a30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000a38:	bf24      	itt	cs
 8000a3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000a3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000a46:	bf24      	itt	cs
 8000a48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000a4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a54:	bf24      	itt	cs
 8000a56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a5e:	011b      	lsls	r3, r3, #4
 8000a60:	bf18      	it	ne
 8000a62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a66:	d1e0      	bne.n	8000a2a <__aeabi_fdiv+0x46>
 8000a68:	2afd      	cmp	r2, #253	; 0xfd
 8000a6a:	f63f af50 	bhi.w	800090e <__aeabi_fmul+0x92>
 8000a6e:	428b      	cmp	r3, r1
 8000a70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000a80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a84:	327f      	adds	r2, #127	; 0x7f
 8000a86:	bfc2      	ittt	gt
 8000a88:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000a8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a90:	4770      	bxgt	lr
 8000a92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000a96:	f04f 0300 	mov.w	r3, #0
 8000a9a:	3a01      	subs	r2, #1
 8000a9c:	e737      	b.n	800090e <__aeabi_fmul+0x92>
 8000a9e:	f092 0f00 	teq	r2, #0
 8000aa2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000aa6:	bf02      	ittt	eq
 8000aa8:	0040      	lsleq	r0, r0, #1
 8000aaa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000aae:	3a01      	subeq	r2, #1
 8000ab0:	d0f9      	beq.n	8000aa6 <__aeabi_fdiv+0xc2>
 8000ab2:	ea40 000c 	orr.w	r0, r0, ip
 8000ab6:	f093 0f00 	teq	r3, #0
 8000aba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000abe:	bf02      	ittt	eq
 8000ac0:	0049      	lsleq	r1, r1, #1
 8000ac2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ac6:	3b01      	subeq	r3, #1
 8000ac8:	d0f9      	beq.n	8000abe <__aeabi_fdiv+0xda>
 8000aca:	ea41 010c 	orr.w	r1, r1, ip
 8000ace:	e795      	b.n	80009fc <__aeabi_fdiv+0x18>
 8000ad0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ad4:	ea92 0f0c 	teq	r2, ip
 8000ad8:	d108      	bne.n	8000aec <__aeabi_fdiv+0x108>
 8000ada:	0242      	lsls	r2, r0, #9
 8000adc:	f47f af7d 	bne.w	80009da <__aeabi_fmul+0x15e>
 8000ae0:	ea93 0f0c 	teq	r3, ip
 8000ae4:	f47f af70 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000ae8:	4608      	mov	r0, r1
 8000aea:	e776      	b.n	80009da <__aeabi_fmul+0x15e>
 8000aec:	ea93 0f0c 	teq	r3, ip
 8000af0:	d104      	bne.n	8000afc <__aeabi_fdiv+0x118>
 8000af2:	024b      	lsls	r3, r1, #9
 8000af4:	f43f af4c 	beq.w	8000990 <__aeabi_fmul+0x114>
 8000af8:	4608      	mov	r0, r1
 8000afa:	e76e      	b.n	80009da <__aeabi_fmul+0x15e>
 8000afc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000b00:	bf18      	it	ne
 8000b02:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000b06:	d1ca      	bne.n	8000a9e <__aeabi_fdiv+0xba>
 8000b08:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000b0c:	f47f af5c 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000b10:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000b14:	f47f af3c 	bne.w	8000990 <__aeabi_fmul+0x114>
 8000b18:	e75f      	b.n	80009da <__aeabi_fmul+0x15e>
 8000b1a:	bf00      	nop

08000b1c <__aeabi_f2uiz>:
 8000b1c:	0042      	lsls	r2, r0, #1
 8000b1e:	d20e      	bcs.n	8000b3e <__aeabi_f2uiz+0x22>
 8000b20:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000b24:	d30b      	bcc.n	8000b3e <__aeabi_f2uiz+0x22>
 8000b26:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000b2a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b2e:	d409      	bmi.n	8000b44 <__aeabi_f2uiz+0x28>
 8000b30:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b34:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b38:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3c:	4770      	bx	lr
 8000b3e:	f04f 0000 	mov.w	r0, #0
 8000b42:	4770      	bx	lr
 8000b44:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000b48:	d101      	bne.n	8000b4e <__aeabi_f2uiz+0x32>
 8000b4a:	0242      	lsls	r2, r0, #9
 8000b4c:	d102      	bne.n	8000b54 <__aeabi_f2uiz+0x38>
 8000b4e:	f04f 30ff 	mov.w	r0, #4294967295
 8000b52:	4770      	bx	lr
 8000b54:	f04f 0000 	mov.w	r0, #0
 8000b58:	4770      	bx	lr
 8000b5a:	bf00      	nop

08000b5c <__aeabi_uldivmod>:
 8000b5c:	b953      	cbnz	r3, 8000b74 <__aeabi_uldivmod+0x18>
 8000b5e:	b94a      	cbnz	r2, 8000b74 <__aeabi_uldivmod+0x18>
 8000b60:	2900      	cmp	r1, #0
 8000b62:	bf08      	it	eq
 8000b64:	2800      	cmpeq	r0, #0
 8000b66:	bf1c      	itt	ne
 8000b68:	f04f 31ff 	movne.w	r1, #4294967295
 8000b6c:	f04f 30ff 	movne.w	r0, #4294967295
 8000b70:	f000 b96c 	b.w	8000e4c <__aeabi_idiv0>
 8000b74:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b78:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b7c:	f000 f806 	bl	8000b8c <__udivmoddi4>
 8000b80:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000b88:	b004      	add	sp, #16
 8000b8a:	4770      	bx	lr

08000b8c <__udivmoddi4>:
 8000b8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b90:	9e08      	ldr	r6, [sp, #32]
 8000b92:	460d      	mov	r5, r1
 8000b94:	4604      	mov	r4, r0
 8000b96:	468e      	mov	lr, r1
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	f040 8082 	bne.w	8000ca2 <__udivmoddi4+0x116>
 8000b9e:	428a      	cmp	r2, r1
 8000ba0:	4617      	mov	r7, r2
 8000ba2:	d946      	bls.n	8000c32 <__udivmoddi4+0xa6>
 8000ba4:	fab2 f282 	clz	r2, r2
 8000ba8:	b14a      	cbz	r2, 8000bbe <__udivmoddi4+0x32>
 8000baa:	f1c2 0120 	rsb	r1, r2, #32
 8000bae:	fa05 f302 	lsl.w	r3, r5, r2
 8000bb2:	fa20 f101 	lsr.w	r1, r0, r1
 8000bb6:	4097      	lsls	r7, r2
 8000bb8:	ea41 0e03 	orr.w	lr, r1, r3
 8000bbc:	4094      	lsls	r4, r2
 8000bbe:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000bc2:	0c23      	lsrs	r3, r4, #16
 8000bc4:	fbbe fcf8 	udiv	ip, lr, r8
 8000bc8:	b2b9      	uxth	r1, r7
 8000bca:	fb08 ee1c 	mls	lr, r8, ip, lr
 8000bce:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000bd2:	fb0c f001 	mul.w	r0, ip, r1
 8000bd6:	4298      	cmp	r0, r3
 8000bd8:	d90a      	bls.n	8000bf0 <__udivmoddi4+0x64>
 8000bda:	18fb      	adds	r3, r7, r3
 8000bdc:	f10c 35ff 	add.w	r5, ip, #4294967295
 8000be0:	f080 8116 	bcs.w	8000e10 <__udivmoddi4+0x284>
 8000be4:	4298      	cmp	r0, r3
 8000be6:	f240 8113 	bls.w	8000e10 <__udivmoddi4+0x284>
 8000bea:	f1ac 0c02 	sub.w	ip, ip, #2
 8000bee:	443b      	add	r3, r7
 8000bf0:	1a1b      	subs	r3, r3, r0
 8000bf2:	b2a4      	uxth	r4, r4
 8000bf4:	fbb3 f0f8 	udiv	r0, r3, r8
 8000bf8:	fb08 3310 	mls	r3, r8, r0, r3
 8000bfc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c00:	fb00 f101 	mul.w	r1, r0, r1
 8000c04:	42a1      	cmp	r1, r4
 8000c06:	d909      	bls.n	8000c1c <__udivmoddi4+0x90>
 8000c08:	193c      	adds	r4, r7, r4
 8000c0a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c0e:	f080 8101 	bcs.w	8000e14 <__udivmoddi4+0x288>
 8000c12:	42a1      	cmp	r1, r4
 8000c14:	f240 80fe 	bls.w	8000e14 <__udivmoddi4+0x288>
 8000c18:	3802      	subs	r0, #2
 8000c1a:	443c      	add	r4, r7
 8000c1c:	1a64      	subs	r4, r4, r1
 8000c1e:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c22:	2100      	movs	r1, #0
 8000c24:	b11e      	cbz	r6, 8000c2e <__udivmoddi4+0xa2>
 8000c26:	40d4      	lsrs	r4, r2
 8000c28:	2300      	movs	r3, #0
 8000c2a:	e9c6 4300 	strd	r4, r3, [r6]
 8000c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c32:	b902      	cbnz	r2, 8000c36 <__udivmoddi4+0xaa>
 8000c34:	deff      	udf	#255	; 0xff
 8000c36:	fab2 f282 	clz	r2, r2
 8000c3a:	2a00      	cmp	r2, #0
 8000c3c:	d14f      	bne.n	8000cde <__udivmoddi4+0x152>
 8000c3e:	1bcb      	subs	r3, r1, r7
 8000c40:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c44:	fa1f f887 	uxth.w	r8, r7
 8000c48:	2101      	movs	r1, #1
 8000c4a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c4e:	0c25      	lsrs	r5, r4, #16
 8000c50:	fb0e 331c 	mls	r3, lr, ip, r3
 8000c54:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000c58:	fb08 f30c 	mul.w	r3, r8, ip
 8000c5c:	42ab      	cmp	r3, r5
 8000c5e:	d907      	bls.n	8000c70 <__udivmoddi4+0xe4>
 8000c60:	197d      	adds	r5, r7, r5
 8000c62:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c66:	d202      	bcs.n	8000c6e <__udivmoddi4+0xe2>
 8000c68:	42ab      	cmp	r3, r5
 8000c6a:	f200 80e7 	bhi.w	8000e3c <__udivmoddi4+0x2b0>
 8000c6e:	4684      	mov	ip, r0
 8000c70:	1aed      	subs	r5, r5, r3
 8000c72:	b2a3      	uxth	r3, r4
 8000c74:	fbb5 f0fe 	udiv	r0, r5, lr
 8000c78:	fb0e 5510 	mls	r5, lr, r0, r5
 8000c7c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000c80:	fb08 f800 	mul.w	r8, r8, r0
 8000c84:	45a0      	cmp	r8, r4
 8000c86:	d907      	bls.n	8000c98 <__udivmoddi4+0x10c>
 8000c88:	193c      	adds	r4, r7, r4
 8000c8a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8e:	d202      	bcs.n	8000c96 <__udivmoddi4+0x10a>
 8000c90:	45a0      	cmp	r8, r4
 8000c92:	f200 80d7 	bhi.w	8000e44 <__udivmoddi4+0x2b8>
 8000c96:	4618      	mov	r0, r3
 8000c98:	eba4 0408 	sub.w	r4, r4, r8
 8000c9c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ca0:	e7c0      	b.n	8000c24 <__udivmoddi4+0x98>
 8000ca2:	428b      	cmp	r3, r1
 8000ca4:	d908      	bls.n	8000cb8 <__udivmoddi4+0x12c>
 8000ca6:	2e00      	cmp	r6, #0
 8000ca8:	f000 80af 	beq.w	8000e0a <__udivmoddi4+0x27e>
 8000cac:	2100      	movs	r1, #0
 8000cae:	e9c6 0500 	strd	r0, r5, [r6]
 8000cb2:	4608      	mov	r0, r1
 8000cb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cb8:	fab3 f183 	clz	r1, r3
 8000cbc:	2900      	cmp	r1, #0
 8000cbe:	d14b      	bne.n	8000d58 <__udivmoddi4+0x1cc>
 8000cc0:	42ab      	cmp	r3, r5
 8000cc2:	d302      	bcc.n	8000cca <__udivmoddi4+0x13e>
 8000cc4:	4282      	cmp	r2, r0
 8000cc6:	f200 80b7 	bhi.w	8000e38 <__udivmoddi4+0x2ac>
 8000cca:	1a84      	subs	r4, r0, r2
 8000ccc:	eb65 0303 	sbc.w	r3, r5, r3
 8000cd0:	2001      	movs	r0, #1
 8000cd2:	469e      	mov	lr, r3
 8000cd4:	2e00      	cmp	r6, #0
 8000cd6:	d0aa      	beq.n	8000c2e <__udivmoddi4+0xa2>
 8000cd8:	e9c6 4e00 	strd	r4, lr, [r6]
 8000cdc:	e7a7      	b.n	8000c2e <__udivmoddi4+0xa2>
 8000cde:	f1c2 0c20 	rsb	ip, r2, #32
 8000ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ce6:	4097      	lsls	r7, r2
 8000ce8:	fa20 f00c 	lsr.w	r0, r0, ip
 8000cec:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cf0:	fa21 fc0c 	lsr.w	ip, r1, ip
 8000cf4:	4318      	orrs	r0, r3
 8000cf6:	fbbc f1fe 	udiv	r1, ip, lr
 8000cfa:	0c05      	lsrs	r5, r0, #16
 8000cfc:	fb0e cc11 	mls	ip, lr, r1, ip
 8000d00:	fa1f f887 	uxth.w	r8, r7
 8000d04:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000d08:	fb01 f308 	mul.w	r3, r1, r8
 8000d0c:	42ab      	cmp	r3, r5
 8000d0e:	fa04 f402 	lsl.w	r4, r4, r2
 8000d12:	d909      	bls.n	8000d28 <__udivmoddi4+0x19c>
 8000d14:	197d      	adds	r5, r7, r5
 8000d16:	f101 3cff 	add.w	ip, r1, #4294967295
 8000d1a:	f080 808b 	bcs.w	8000e34 <__udivmoddi4+0x2a8>
 8000d1e:	42ab      	cmp	r3, r5
 8000d20:	f240 8088 	bls.w	8000e34 <__udivmoddi4+0x2a8>
 8000d24:	3902      	subs	r1, #2
 8000d26:	443d      	add	r5, r7
 8000d28:	1aeb      	subs	r3, r5, r3
 8000d2a:	b285      	uxth	r5, r0
 8000d2c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d30:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d34:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000d38:	fb00 f308 	mul.w	r3, r0, r8
 8000d3c:	42ab      	cmp	r3, r5
 8000d3e:	d907      	bls.n	8000d50 <__udivmoddi4+0x1c4>
 8000d40:	197d      	adds	r5, r7, r5
 8000d42:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d46:	d271      	bcs.n	8000e2c <__udivmoddi4+0x2a0>
 8000d48:	42ab      	cmp	r3, r5
 8000d4a:	d96f      	bls.n	8000e2c <__udivmoddi4+0x2a0>
 8000d4c:	3802      	subs	r0, #2
 8000d4e:	443d      	add	r5, r7
 8000d50:	1aeb      	subs	r3, r5, r3
 8000d52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d56:	e778      	b.n	8000c4a <__udivmoddi4+0xbe>
 8000d58:	f1c1 0c20 	rsb	ip, r1, #32
 8000d5c:	408b      	lsls	r3, r1
 8000d5e:	fa22 f70c 	lsr.w	r7, r2, ip
 8000d62:	431f      	orrs	r7, r3
 8000d64:	fa20 f40c 	lsr.w	r4, r0, ip
 8000d68:	fa05 f301 	lsl.w	r3, r5, r1
 8000d6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d70:	fa25 f50c 	lsr.w	r5, r5, ip
 8000d74:	431c      	orrs	r4, r3
 8000d76:	0c23      	lsrs	r3, r4, #16
 8000d78:	fbb5 f9fe 	udiv	r9, r5, lr
 8000d7c:	fa1f f887 	uxth.w	r8, r7
 8000d80:	fb0e 5519 	mls	r5, lr, r9, r5
 8000d84:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8000d88:	fb09 fa08 	mul.w	sl, r9, r8
 8000d8c:	45aa      	cmp	sl, r5
 8000d8e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d92:	fa00 f301 	lsl.w	r3, r0, r1
 8000d96:	d908      	bls.n	8000daa <__udivmoddi4+0x21e>
 8000d98:	197d      	adds	r5, r7, r5
 8000d9a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d9e:	d247      	bcs.n	8000e30 <__udivmoddi4+0x2a4>
 8000da0:	45aa      	cmp	sl, r5
 8000da2:	d945      	bls.n	8000e30 <__udivmoddi4+0x2a4>
 8000da4:	f1a9 0902 	sub.w	r9, r9, #2
 8000da8:	443d      	add	r5, r7
 8000daa:	eba5 050a 	sub.w	r5, r5, sl
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb5 f0fe 	udiv	r0, r5, lr
 8000db4:	fb0e 5510 	mls	r5, lr, r0, r5
 8000db8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000dbc:	fb00 f808 	mul.w	r8, r0, r8
 8000dc0:	45a0      	cmp	r8, r4
 8000dc2:	d907      	bls.n	8000dd4 <__udivmoddi4+0x248>
 8000dc4:	193c      	adds	r4, r7, r4
 8000dc6:	f100 35ff 	add.w	r5, r0, #4294967295
 8000dca:	d22d      	bcs.n	8000e28 <__udivmoddi4+0x29c>
 8000dcc:	45a0      	cmp	r8, r4
 8000dce:	d92b      	bls.n	8000e28 <__udivmoddi4+0x29c>
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	443c      	add	r4, r7
 8000dd4:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000dd8:	eba4 0408 	sub.w	r4, r4, r8
 8000ddc:	fba0 8902 	umull	r8, r9, r0, r2
 8000de0:	454c      	cmp	r4, r9
 8000de2:	46c6      	mov	lr, r8
 8000de4:	464d      	mov	r5, r9
 8000de6:	d319      	bcc.n	8000e1c <__udivmoddi4+0x290>
 8000de8:	d016      	beq.n	8000e18 <__udivmoddi4+0x28c>
 8000dea:	b15e      	cbz	r6, 8000e04 <__udivmoddi4+0x278>
 8000dec:	ebb3 020e 	subs.w	r2, r3, lr
 8000df0:	eb64 0405 	sbc.w	r4, r4, r5
 8000df4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000df8:	40ca      	lsrs	r2, r1
 8000dfa:	ea4c 0202 	orr.w	r2, ip, r2
 8000dfe:	40cc      	lsrs	r4, r1
 8000e00:	e9c6 2400 	strd	r2, r4, [r6]
 8000e04:	2100      	movs	r1, #0
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	4631      	mov	r1, r6
 8000e0c:	4630      	mov	r0, r6
 8000e0e:	e70e      	b.n	8000c2e <__udivmoddi4+0xa2>
 8000e10:	46ac      	mov	ip, r5
 8000e12:	e6ed      	b.n	8000bf0 <__udivmoddi4+0x64>
 8000e14:	4618      	mov	r0, r3
 8000e16:	e701      	b.n	8000c1c <__udivmoddi4+0x90>
 8000e18:	4543      	cmp	r3, r8
 8000e1a:	d2e6      	bcs.n	8000dea <__udivmoddi4+0x25e>
 8000e1c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e20:	eb69 0507 	sbc.w	r5, r9, r7
 8000e24:	3801      	subs	r0, #1
 8000e26:	e7e0      	b.n	8000dea <__udivmoddi4+0x25e>
 8000e28:	4628      	mov	r0, r5
 8000e2a:	e7d3      	b.n	8000dd4 <__udivmoddi4+0x248>
 8000e2c:	4660      	mov	r0, ip
 8000e2e:	e78f      	b.n	8000d50 <__udivmoddi4+0x1c4>
 8000e30:	4681      	mov	r9, r0
 8000e32:	e7ba      	b.n	8000daa <__udivmoddi4+0x21e>
 8000e34:	4661      	mov	r1, ip
 8000e36:	e777      	b.n	8000d28 <__udivmoddi4+0x19c>
 8000e38:	4608      	mov	r0, r1
 8000e3a:	e74b      	b.n	8000cd4 <__udivmoddi4+0x148>
 8000e3c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e40:	443d      	add	r5, r7
 8000e42:	e715      	b.n	8000c70 <__udivmoddi4+0xe4>
 8000e44:	3802      	subs	r0, #2
 8000e46:	443c      	add	r4, r7
 8000e48:	e726      	b.n	8000c98 <__udivmoddi4+0x10c>
 8000e4a:	bf00      	nop

08000e4c <__aeabi_idiv0>:
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop

08000e50 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 8000e54:	f001 f8ac 	bl	8001fb0 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 8000e58:	f000 f80a 	bl	8000e70 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 8000e5c:	bf00      	nop
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8000e64:	f04f 30ff 	mov.w	r0, #4294967295
 8000e68:	f018 fc4c 	bl	8019704 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 8000e6c:	bf00      	nop
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b084      	sub	sp, #16
 8000e74:	af04      	add	r7, sp, #16
  BSP_LED_Init(LED_BLUE);
  BSP_LED_Init(LED_GREEN);
  BSP_LED_Init(LED_RED);
  BSP_PB_Init(BUTTON_SW2, BUTTON_MODE_EXTI);
#elif defined(MX_BOARD_PSEUDODRIVER)
  SYS_LED_Init(SYS_LED_BLUE);
 8000e76:	2000      	movs	r0, #0
 8000e78:	f000 fd3c 	bl	80018f4 <SYS_LED_Init>
#else
#error user to provide its board code or to call his board driver functions
#endif  /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

  /* Get LoRa APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	9302      	str	r3, [sp, #8]
 8000e80:	2300      	movs	r3, #0
 8000e82:	9301      	str	r3, [sp, #4]
 8000e84:	2301      	movs	r3, #1
 8000e86:	9300      	str	r3, [sp, #0]
 8000e88:	4b3f      	ldr	r3, [pc, #252]	; (8000f88 <LoRaWAN_Init+0x118>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	2100      	movs	r1, #0
 8000e8e:	2002      	movs	r0, #2
 8000e90:	f018 f8e2 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 8000e94:	2301      	movs	r3, #1
 8000e96:	9302      	str	r3, [sp, #8]
 8000e98:	2302      	movs	r3, #2
 8000e9a:	9301      	str	r3, [sp, #4]
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	9300      	str	r3, [sp, #0]
 8000ea0:	4b3a      	ldr	r3, [pc, #232]	; (8000f8c <LoRaWAN_Init+0x11c>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	2100      	movs	r1, #0
 8000ea6:	2002      	movs	r0, #2
 8000ea8:	f018 f8d6 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 8000eac:	2301      	movs	r3, #1
 8000eae:	9302      	str	r3, [sp, #8]
 8000eb0:	2306      	movs	r3, #6
 8000eb2:	9301      	str	r3, [sp, #4]
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	9300      	str	r3, [sp, #0]
 8000eb8:	4b35      	ldr	r3, [pc, #212]	; (8000f90 <LoRaWAN_Init+0x120>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	2100      	movs	r1, #0
 8000ebe:	2002      	movs	r0, #2
 8000ec0:	f018 f8ca 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));

  UTIL_TIMER_Create(&TxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	9300      	str	r3, [sp, #0]
 8000ec8:	4b32      	ldr	r3, [pc, #200]	; (8000f94 <LoRaWAN_Init+0x124>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	f04f 31ff 	mov.w	r1, #4294967295
 8000ed0:	4831      	ldr	r0, [pc, #196]	; (8000f98 <LoRaWAN_Init+0x128>)
 8000ed2:	f018 fe95 	bl	8019c00 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, 0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 8000ed6:	2300      	movs	r3, #0
 8000ed8:	9300      	str	r3, [sp, #0]
 8000eda:	4b30      	ldr	r3, [pc, #192]	; (8000f9c <LoRaWAN_Init+0x12c>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	f04f 31ff 	mov.w	r1, #4294967295
 8000ee2:	482f      	ldr	r0, [pc, #188]	; (8000fa0 <LoRaWAN_Init+0x130>)
 8000ee4:	f018 fe8c 	bl	8019c00 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, 0xFFFFFFFFU, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 8000ee8:	2300      	movs	r3, #0
 8000eea:	9300      	str	r3, [sp, #0]
 8000eec:	4b2d      	ldr	r3, [pc, #180]	; (8000fa4 <LoRaWAN_Init+0x134>)
 8000eee:	2201      	movs	r2, #1
 8000ef0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ef4:	482c      	ldr	r0, [pc, #176]	; (8000fa8 <LoRaWAN_Init+0x138>)
 8000ef6:	f018 fe83 	bl	8019c00 <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&TxLedTimer, 500);
 8000efa:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000efe:	4826      	ldr	r0, [pc, #152]	; (8000f98 <LoRaWAN_Init+0x128>)
 8000f00:	f018 ff92 	bl	8019e28 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&RxLedTimer, 500);
 8000f04:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000f08:	4825      	ldr	r0, [pc, #148]	; (8000fa0 <LoRaWAN_Init+0x130>)
 8000f0a:	f018 ff8d 	bl	8019e28 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_SetPeriod(&JoinLedTimer, 500);
 8000f0e:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 8000f12:	4825      	ldr	r0, [pc, #148]	; (8000fa8 <LoRaWAN_Init+0x138>)
 8000f14:	f018 ff88 	bl	8019e28 <UTIL_TIMER_SetPeriod>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 8000f18:	4a24      	ldr	r2, [pc, #144]	; (8000fac <LoRaWAN_Init+0x13c>)
 8000f1a:	2100      	movs	r1, #0
 8000f1c:	2001      	movs	r0, #1
 8000f1e:	f018 fcd5 	bl	80198cc <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 8000f22:	4a23      	ldr	r2, [pc, #140]	; (8000fb0 <LoRaWAN_Init+0x140>)
 8000f24:	2100      	movs	r1, #0
 8000f26:	2002      	movs	r0, #2
 8000f28:	f018 fcd0 	bl	80198cc <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 8000f2c:	f000 faec 	bl	8001508 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 8000f30:	4820      	ldr	r0, [pc, #128]	; (8000fb4 <LoRaWAN_Init+0x144>)
 8000f32:	f009 fcbf 	bl	800a8b4 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 8000f36:	4820      	ldr	r0, [pc, #128]	; (8000fb8 <LoRaWAN_Init+0x148>)
 8000f38:	f009 fd02 	bl	800a940 <LmHandlerConfigure>

  UTIL_TIMER_Start(&JoinLedTimer);
 8000f3c:	481a      	ldr	r0, [pc, #104]	; (8000fa8 <LoRaWAN_Init+0x138>)
 8000f3e:	f018 fe95 	bl	8019c6c <UTIL_TIMER_Start>

  LmHandlerJoin(ActivationType);
 8000f42:	4b1e      	ldr	r3, [pc, #120]	; (8000fbc <LoRaWAN_Init+0x14c>)
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	4618      	mov	r0, r3
 8000f48:	f009 fe40 	bl	800abcc <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 8000f4c:	4b1c      	ldr	r3, [pc, #112]	; (8000fc0 <LoRaWAN_Init+0x150>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	2b00      	cmp	r3, #0
 8000f52:	d111      	bne.n	8000f78 <LoRaWAN_Init+0x108>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 8000f54:	2300      	movs	r3, #0
 8000f56:	9300      	str	r3, [sp, #0]
 8000f58:	4b1a      	ldr	r3, [pc, #104]	; (8000fc4 <LoRaWAN_Init+0x154>)
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	f04f 31ff 	mov.w	r1, #4294967295
 8000f60:	4819      	ldr	r0, [pc, #100]	; (8000fc8 <LoRaWAN_Init+0x158>)
 8000f62:	f018 fe4d 	bl	8019c00 <UTIL_TIMER_Create>
    UTIL_TIMER_SetPeriod(&TxTimer,  APP_TX_DUTYCYCLE);
 8000f66:	f247 5130 	movw	r1, #30000	; 0x7530
 8000f6a:	4817      	ldr	r0, [pc, #92]	; (8000fc8 <LoRaWAN_Init+0x158>)
 8000f6c:	f018 ff5c 	bl	8019e28 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 8000f70:	4815      	ldr	r0, [pc, #84]	; (8000fc8 <LoRaWAN_Init+0x158>)
 8000f72:	f018 fe7b 	bl	8019c6c <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 8000f76:	e003      	b.n	8000f80 <LoRaWAN_Init+0x110>
    SYS_PB_Init(SYS_BUTTON1, SYS_BUTTON_MODE_EXTI);
 8000f78:	2101      	movs	r1, #1
 8000f7a:	2000      	movs	r0, #0
 8000f7c:	f000 fd18 	bl	80019b0 <SYS_PB_Init>
}
 8000f80:	bf00      	nop
 8000f82:	46bd      	mov	sp, r7
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	0801a748 	.word	0x0801a748
 8000f8c:	0801a768 	.word	0x0801a768
 8000f90:	0801a788 	.word	0x0801a788
 8000f94:	08001389 	.word	0x08001389
 8000f98:	200002d0 	.word	0x200002d0
 8000f9c:	0800139b 	.word	0x0800139b
 8000fa0:	200002e8 	.word	0x200002e8
 8000fa4:	080013b1 	.word	0x080013b1
 8000fa8:	20000300 	.word	0x20000300
 8000fac:	0800ab25 	.word	0x0800ab25
 8000fb0:	080010f9 	.word	0x080010f9
 8000fb4:	2000000c 	.word	0x2000000c
 8000fb8:	20000024 	.word	0x20000024
 8000fbc:	20000008 	.word	0x20000008
 8000fc0:	200002b7 	.word	0x200002b7
 8000fc4:	08001365 	.word	0x08001365
 8000fc8:	200002b8 	.word	0x200002b8

08000fcc <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 8000fcc:	b5b0      	push	{r4, r5, r7, lr}
 8000fce:	b088      	sub	sp, #32
 8000fd0:	af06      	add	r7, sp, #24
 8000fd2:	6078      	str	r0, [r7, #4]
 8000fd4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */

  /* USER CODE END OnRxData_1 */
  if ((appData != NULL) && (params != NULL))
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d075      	beq.n	80010c8 <OnRxData+0xfc>
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d072      	beq.n	80010c8 <OnRxData+0xfc>
  {
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_BLUE) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    SYS_LED_On(SYS_LED_BLUE) ;
 8000fe2:	2000      	movs	r0, #0
 8000fe4:	f000 fcb8 	bl	8001958 <SYS_LED_On>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&RxLedTimer);
 8000fe8:	483c      	ldr	r0, [pc, #240]	; (80010dc <OnRxData+0x110>)
 8000fea:	f018 fe3f 	bl	8019c6c <UTIL_TIMER_Start>

    static const char *slotStrings[] = { "1", "2", "C", "C Multicast", "B Ping-Slot", "B Multicast Ping-Slot" };

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Indication ==========\r\n");
 8000fee:	4b3c      	ldr	r3, [pc, #240]	; (80010e0 <OnRxData+0x114>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	2100      	movs	r1, #0
 8000ff4:	2002      	movs	r0, #2
 8000ff6:	f018 f82f 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | SLOT:%s | PORT:%d | DR:%d | RSSI:%d | SNR:%d\r\n",
 8000ffa:	683b      	ldr	r3, [r7, #0]
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	683a      	ldr	r2, [r7, #0]
 8001000:	f992 200c 	ldrsb.w	r2, [r2, #12]
 8001004:	4611      	mov	r1, r2
 8001006:	4a37      	ldr	r2, [pc, #220]	; (80010e4 <OnRxData+0x118>)
 8001008:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 800100c:	6879      	ldr	r1, [r7, #4]
 800100e:	7809      	ldrb	r1, [r1, #0]
 8001010:	4608      	mov	r0, r1
 8001012:	6839      	ldr	r1, [r7, #0]
 8001014:	f991 1002 	ldrsb.w	r1, [r1, #2]
 8001018:	460c      	mov	r4, r1
 800101a:	6839      	ldr	r1, [r7, #0]
 800101c:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8001020:	460d      	mov	r5, r1
 8001022:	6839      	ldr	r1, [r7, #0]
 8001024:	f991 1004 	ldrsb.w	r1, [r1, #4]
 8001028:	9105      	str	r1, [sp, #20]
 800102a:	9504      	str	r5, [sp, #16]
 800102c:	9403      	str	r4, [sp, #12]
 800102e:	9002      	str	r0, [sp, #8]
 8001030:	9201      	str	r2, [sp, #4]
 8001032:	9300      	str	r3, [sp, #0]
 8001034:	4b2c      	ldr	r3, [pc, #176]	; (80010e8 <OnRxData+0x11c>)
 8001036:	2200      	movs	r2, #0
 8001038:	2100      	movs	r1, #0
 800103a:	2003      	movs	r0, #3
 800103c:	f018 f80c 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
            params->DownlinkCounter, slotStrings[params->RxSlot], appData->Port, params->Datarate, params->Rssi, params->Snr);
    switch (appData->Port)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	2b02      	cmp	r3, #2
 8001046:	d021      	beq.n	800108c <OnRxData+0xc0>
 8001048:	2b03      	cmp	r3, #3
 800104a:	d13f      	bne.n	80010cc <OnRxData+0x100>
    {
      case LORAWAN_SWITCH_CLASS_PORT:
        /*this port switches the class*/
        if (appData->BufferSize == 1)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	785b      	ldrb	r3, [r3, #1]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d117      	bne.n	8001084 <OnRxData+0xb8>
        {
          switch (appData->Buffer[0])
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	685b      	ldr	r3, [r3, #4]
 8001058:	781b      	ldrb	r3, [r3, #0]
 800105a:	2b02      	cmp	r3, #2
 800105c:	d00e      	beq.n	800107c <OnRxData+0xb0>
 800105e:	2b02      	cmp	r3, #2
 8001060:	dc12      	bgt.n	8001088 <OnRxData+0xbc>
 8001062:	2b00      	cmp	r3, #0
 8001064:	d002      	beq.n	800106c <OnRxData+0xa0>
 8001066:	2b01      	cmp	r3, #1
 8001068:	d004      	beq.n	8001074 <OnRxData+0xa8>
            {
              LmHandlerRequestClass(CLASS_C);
              break;
            }
            default:
              break;
 800106a:	e00d      	b.n	8001088 <OnRxData+0xbc>
              LmHandlerRequestClass(CLASS_A);
 800106c:	2000      	movs	r0, #0
 800106e:	f009 fefd 	bl	800ae6c <LmHandlerRequestClass>
              break;
 8001072:	e00a      	b.n	800108a <OnRxData+0xbe>
              LmHandlerRequestClass(CLASS_B);
 8001074:	2001      	movs	r0, #1
 8001076:	f009 fef9 	bl	800ae6c <LmHandlerRequestClass>
              break;
 800107a:	e006      	b.n	800108a <OnRxData+0xbe>
              LmHandlerRequestClass(CLASS_C);
 800107c:	2002      	movs	r0, #2
 800107e:	f009 fef5 	bl	800ae6c <LmHandlerRequestClass>
              break;
 8001082:	e002      	b.n	800108a <OnRxData+0xbe>
          }
        }
 8001084:	bf00      	nop
 8001086:	e024      	b.n	80010d2 <OnRxData+0x106>
              break;
 8001088:	bf00      	nop
        break;
 800108a:	e022      	b.n	80010d2 <OnRxData+0x106>
      case LORAWAN_USER_APP_PORT:
        if (appData->BufferSize == 1)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	785b      	ldrb	r3, [r3, #1]
 8001090:	2b01      	cmp	r3, #1
 8001092:	d11d      	bne.n	80010d0 <OnRxData+0x104>
        {
          AppLedStateOn = appData->Buffer[0] & 0x01;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	685b      	ldr	r3, [r3, #4]
 8001098:	781b      	ldrb	r3, [r3, #0]
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	b2da      	uxtb	r2, r3
 80010a0:	4b12      	ldr	r3, [pc, #72]	; (80010ec <OnRxData+0x120>)
 80010a2:	701a      	strb	r2, [r3, #0]
          if (AppLedStateOn == RESET)
 80010a4:	4b11      	ldr	r3, [pc, #68]	; (80010ec <OnRxData+0x120>)
 80010a6:	781b      	ldrb	r3, [r3, #0]
 80010a8:	2b00      	cmp	r3, #0
 80010aa:	d106      	bne.n	80010ba <OnRxData+0xee>
          {
            APP_LOG(TS_OFF, VLEVEL_H,   "LED OFF\r\n");
 80010ac:	4b10      	ldr	r3, [pc, #64]	; (80010f0 <OnRxData+0x124>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	2100      	movs	r1, #0
 80010b2:	2003      	movs	r0, #3
 80010b4:	f017 ffd0 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
#elif defined(MX_BOARD_PSEUDODRIVER)
            // SYS_LED_On(SYS_LED_RED) ;
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
          }
        }
        break;
 80010b8:	e00a      	b.n	80010d0 <OnRxData+0x104>
            APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 80010ba:	4b0e      	ldr	r3, [pc, #56]	; (80010f4 <OnRxData+0x128>)
 80010bc:	2200      	movs	r2, #0
 80010be:	2100      	movs	r1, #0
 80010c0:	2003      	movs	r0, #3
 80010c2:	f017 ffc9 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
        break;
 80010c6:	e003      	b.n	80010d0 <OnRxData+0x104>
    /* USER CODE BEGIN OnRxData_Switch_default */

    /* USER CODE END OnRxData_Switch_default */
        break;
    }
  }
 80010c8:	bf00      	nop
 80010ca:	e002      	b.n	80010d2 <OnRxData+0x106>
        break;
 80010cc:	bf00      	nop
 80010ce:	e000      	b.n	80010d2 <OnRxData+0x106>
        break;
 80010d0:	bf00      	nop

  /* USER CODE BEGIN OnRxData_2 */

  /* USER CODE END OnRxData_2 */
}
 80010d2:	bf00      	nop
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bdb0      	pop	{r4, r5, r7, pc}
 80010da:	bf00      	nop
 80010dc:	200002e8 	.word	0x200002e8
 80010e0:	0801a7a8 	.word	0x0801a7a8
 80010e4:	2000002c 	.word	0x2000002c
 80010e8:	0801a7dc 	.word	0x0801a7dc
 80010ec:	200002b6 	.word	0x200002b6
 80010f0:	0801a824 	.word	0x0801a824
 80010f4:	0801a830 	.word	0x0801a830

080010f8 <SendTxData>:

static void SendTxData(void)
{
 80010f8:	b590      	push	{r4, r7, lr}
 80010fa:	b091      	sub	sp, #68	; 0x44
 80010fc:	af02      	add	r7, sp, #8
  uint16_t pressure = 0;
 80010fe:	2300      	movs	r3, #0
 8001100:	867b      	strh	r3, [r7, #50]	; 0x32
  int16_t temperature = 0;
 8001102:	2300      	movs	r3, #0
 8001104:	863b      	strh	r3, [r7, #48]	; 0x30
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 8001106:	2300      	movs	r3, #0
 8001108:	607b      	str	r3, [r7, #4]

#ifdef CAYENNE_LPP
  uint8_t channel = 0;
#else
  uint16_t humidity = 0;
 800110a:	2300      	movs	r3, #0
 800110c:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint32_t i = 0;
 800110e:	2300      	movs	r3, #0
 8001110:	637b      	str	r3, [r7, #52]	; 0x34
  int32_t latitude = 0;
 8001112:	2300      	movs	r3, #0
 8001114:	62bb      	str	r3, [r7, #40]	; 0x28
  int32_t longitude = 0;
 8001116:	2300      	movs	r3, #0
 8001118:	627b      	str	r3, [r7, #36]	; 0x24
  uint16_t altitudeGps = 0;
 800111a:	2300      	movs	r3, #0
 800111c:	847b      	strh	r3, [r7, #34]	; 0x22
#endif /* CAYENNE_LPP */
  /* USER CODE BEGIN SendTxData_1 */

  /* USER CODE END SendTxData_1 */

  EnvSensors_Read(&sensor_data);
 800111e:	f107 0308 	add.w	r3, r7, #8
 8001122:	4618      	mov	r0, r3
 8001124:	f001 f8c0 	bl	80022a8 <EnvSensors_Read>
  temperature = (SYS_GetTemperatureLevel() >> 8);
 8001128:	f000 fad8 	bl	80016dc <SYS_GetTemperatureLevel>
 800112c:	4603      	mov	r3, r0
 800112e:	121b      	asrs	r3, r3, #8
 8001130:	863b      	strh	r3, [r7, #48]	; 0x30
  pressure    = (uint16_t)(sensor_data.pressure * 100 / 10);      /* in hPa / 10 */
 8001132:	68bb      	ldr	r3, [r7, #8]
 8001134:	4983      	ldr	r1, [pc, #524]	; (8001344 <SendTxData+0x24c>)
 8001136:	4618      	mov	r0, r3
 8001138:	f7ff fba0 	bl	800087c <__aeabi_fmul>
 800113c:	4603      	mov	r3, r0
 800113e:	4982      	ldr	r1, [pc, #520]	; (8001348 <SendTxData+0x250>)
 8001140:	4618      	mov	r0, r3
 8001142:	f7ff fc4f 	bl	80009e4 <__aeabi_fdiv>
 8001146:	4603      	mov	r3, r0
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff fce7 	bl	8000b1c <__aeabi_f2uiz>
 800114e:	4603      	mov	r3, r0
 8001150:	867b      	strh	r3, [r7, #50]	; 0x32

  AppData.Port = LORAWAN_USER_APP_PORT;
 8001152:	4b7e      	ldr	r3, [pc, #504]	; (800134c <SendTxData+0x254>)
 8001154:	2202      	movs	r2, #2
 8001156:	701a      	strb	r2, [r3, #0]
  }

  CayenneLppCopy(AppData.Buffer);
  AppData.BufferSize = CayenneLppGetSize();
#else  /* not CAYENNE_LPP */
  humidity    = (uint16_t)(sensor_data.humidity * 10);            /* in %*10     */
 8001158:	693b      	ldr	r3, [r7, #16]
 800115a:	497b      	ldr	r1, [pc, #492]	; (8001348 <SendTxData+0x250>)
 800115c:	4618      	mov	r0, r3
 800115e:	f7ff fb8d 	bl	800087c <__aeabi_fmul>
 8001162:	4603      	mov	r3, r0
 8001164:	4618      	mov	r0, r3
 8001166:	f7ff fcd9 	bl	8000b1c <__aeabi_f2uiz>
 800116a:	4603      	mov	r3, r0
 800116c:	85fb      	strh	r3, [r7, #46]	; 0x2e

  AppData.Buffer[i++] = AppLedStateOn;
 800116e:	4b77      	ldr	r3, [pc, #476]	; (800134c <SendTxData+0x254>)
 8001170:	685a      	ldr	r2, [r3, #4]
 8001172:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001174:	1c59      	adds	r1, r3, #1
 8001176:	6379      	str	r1, [r7, #52]	; 0x34
 8001178:	4413      	add	r3, r2
 800117a:	4a75      	ldr	r2, [pc, #468]	; (8001350 <SendTxData+0x258>)
 800117c:	7812      	ldrb	r2, [r2, #0]
 800117e:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((pressure >> 8) & 0xFF);
 8001180:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8001182:	0a1b      	lsrs	r3, r3, #8
 8001184:	b298      	uxth	r0, r3
 8001186:	4b71      	ldr	r3, [pc, #452]	; (800134c <SendTxData+0x254>)
 8001188:	685a      	ldr	r2, [r3, #4]
 800118a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800118c:	1c59      	adds	r1, r3, #1
 800118e:	6379      	str	r1, [r7, #52]	; 0x34
 8001190:	4413      	add	r3, r2
 8001192:	b2c2      	uxtb	r2, r0
 8001194:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(pressure & 0xFF);
 8001196:	4b6d      	ldr	r3, [pc, #436]	; (800134c <SendTxData+0x254>)
 8001198:	685a      	ldr	r2, [r3, #4]
 800119a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800119c:	1c59      	adds	r1, r3, #1
 800119e:	6379      	str	r1, [r7, #52]	; 0x34
 80011a0:	4413      	add	r3, r2
 80011a2:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 80011a4:	b2d2      	uxtb	r2, r2
 80011a6:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(temperature & 0xFF);
 80011a8:	4b68      	ldr	r3, [pc, #416]	; (800134c <SendTxData+0x254>)
 80011aa:	685a      	ldr	r2, [r3, #4]
 80011ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011ae:	1c59      	adds	r1, r3, #1
 80011b0:	6379      	str	r1, [r7, #52]	; 0x34
 80011b2:	4413      	add	r3, r2
 80011b4:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 80011b6:	b2d2      	uxtb	r2, r2
 80011b8:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
 80011ba:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80011bc:	0a1b      	lsrs	r3, r3, #8
 80011be:	b298      	uxth	r0, r3
 80011c0:	4b62      	ldr	r3, [pc, #392]	; (800134c <SendTxData+0x254>)
 80011c2:	685a      	ldr	r2, [r3, #4]
 80011c4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011c6:	1c59      	adds	r1, r3, #1
 80011c8:	6379      	str	r1, [r7, #52]	; 0x34
 80011ca:	4413      	add	r3, r2
 80011cc:	b2c2      	uxtb	r2, r0
 80011ce:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);
 80011d0:	4b5e      	ldr	r3, [pc, #376]	; (800134c <SendTxData+0x254>)
 80011d2:	685a      	ldr	r2, [r3, #4]
 80011d4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80011d6:	1c59      	adds	r1, r3, #1
 80011d8:	6379      	str	r1, [r7, #52]	; 0x34
 80011da:	4413      	add	r3, r2
 80011dc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80011de:	b2d2      	uxtb	r2, r2
 80011e0:	701a      	strb	r2, [r3, #0]

  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915)
 80011e2:	4b5c      	ldr	r3, [pc, #368]	; (8001354 <SendTxData+0x25c>)
 80011e4:	781b      	ldrb	r3, [r3, #0]
 80011e6:	2b08      	cmp	r3, #8
 80011e8:	d007      	beq.n	80011fa <SendTxData+0x102>
 80011ea:	4b5a      	ldr	r3, [pc, #360]	; (8001354 <SendTxData+0x25c>)
 80011ec:	781b      	ldrb	r3, [r3, #0]
 80011ee:	2b01      	cmp	r3, #1
 80011f0:	d003      	beq.n	80011fa <SendTxData+0x102>
      || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923))
 80011f2:	4b58      	ldr	r3, [pc, #352]	; (8001354 <SendTxData+0x25c>)
 80011f4:	781b      	ldrb	r3, [r3, #0]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d120      	bne.n	800123c <SendTxData+0x144>
  {
    AppData.Buffer[i++] = 0;
 80011fa:	4b54      	ldr	r3, [pc, #336]	; (800134c <SendTxData+0x254>)
 80011fc:	685a      	ldr	r2, [r3, #4]
 80011fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001200:	1c59      	adds	r1, r3, #1
 8001202:	6379      	str	r1, [r7, #52]	; 0x34
 8001204:	4413      	add	r3, r2
 8001206:	2200      	movs	r2, #0
 8001208:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800120a:	4b50      	ldr	r3, [pc, #320]	; (800134c <SendTxData+0x254>)
 800120c:	685a      	ldr	r2, [r3, #4]
 800120e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001210:	1c59      	adds	r1, r3, #1
 8001212:	6379      	str	r1, [r7, #52]	; 0x34
 8001214:	4413      	add	r3, r2
 8001216:	2200      	movs	r2, #0
 8001218:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800121a:	4b4c      	ldr	r3, [pc, #304]	; (800134c <SendTxData+0x254>)
 800121c:	685a      	ldr	r2, [r3, #4]
 800121e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001220:	1c59      	adds	r1, r3, #1
 8001222:	6379      	str	r1, [r7, #52]	; 0x34
 8001224:	4413      	add	r3, r2
 8001226:	2200      	movs	r2, #0
 8001228:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800122a:	4b48      	ldr	r3, [pc, #288]	; (800134c <SendTxData+0x254>)
 800122c:	685a      	ldr	r2, [r3, #4]
 800122e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001230:	1c59      	adds	r1, r3, #1
 8001232:	6379      	str	r1, [r7, #52]	; 0x34
 8001234:	4413      	add	r3, r2
 8001236:	2200      	movs	r2, #0
 8001238:	701a      	strb	r2, [r3, #0]
 800123a:	e05b      	b.n	80012f4 <SendTxData+0x1fc>
  }
  else
  {
    latitude = sensor_data.latitude;
 800123c:	697b      	ldr	r3, [r7, #20]
 800123e:	62bb      	str	r3, [r7, #40]	; 0x28
    longitude = sensor_data.longitude;
 8001240:	69bb      	ldr	r3, [r7, #24]
 8001242:	627b      	str	r3, [r7, #36]	; 0x24

    AppData.Buffer[i++] = GetBatteryLevel();        /* 1 (very low) to 254 (fully charged) */
 8001244:	4b41      	ldr	r3, [pc, #260]	; (800134c <SendTxData+0x254>)
 8001246:	685a      	ldr	r2, [r3, #4]
 8001248:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800124a:	1c59      	adds	r1, r3, #1
 800124c:	6379      	str	r1, [r7, #52]	; 0x34
 800124e:	18d4      	adds	r4, r2, r3
 8001250:	f000 fed6 	bl	8002000 <GetBatteryLevel>
 8001254:	4603      	mov	r3, r0
 8001256:	7023      	strb	r3, [r4, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 16) & 0xFF);
 8001258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800125a:	1418      	asrs	r0, r3, #16
 800125c:	4b3b      	ldr	r3, [pc, #236]	; (800134c <SendTxData+0x254>)
 800125e:	685a      	ldr	r2, [r3, #4]
 8001260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001262:	1c59      	adds	r1, r3, #1
 8001264:	6379      	str	r1, [r7, #52]	; 0x34
 8001266:	4413      	add	r3, r2
 8001268:	b2c2      	uxtb	r2, r0
 800126a:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 8) & 0xFF);
 800126c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800126e:	1218      	asrs	r0, r3, #8
 8001270:	4b36      	ldr	r3, [pc, #216]	; (800134c <SendTxData+0x254>)
 8001272:	685a      	ldr	r2, [r3, #4]
 8001274:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001276:	1c59      	adds	r1, r3, #1
 8001278:	6379      	str	r1, [r7, #52]	; 0x34
 800127a:	4413      	add	r3, r2
 800127c:	b2c2      	uxtb	r2, r0
 800127e:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(latitude & 0xFF);
 8001280:	4b32      	ldr	r3, [pc, #200]	; (800134c <SendTxData+0x254>)
 8001282:	685a      	ldr	r2, [r3, #4]
 8001284:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001286:	1c59      	adds	r1, r3, #1
 8001288:	6379      	str	r1, [r7, #52]	; 0x34
 800128a:	4413      	add	r3, r2
 800128c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800128e:	b2d2      	uxtb	r2, r2
 8001290:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 16) & 0xFF);
 8001292:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001294:	1418      	asrs	r0, r3, #16
 8001296:	4b2d      	ldr	r3, [pc, #180]	; (800134c <SendTxData+0x254>)
 8001298:	685a      	ldr	r2, [r3, #4]
 800129a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800129c:	1c59      	adds	r1, r3, #1
 800129e:	6379      	str	r1, [r7, #52]	; 0x34
 80012a0:	4413      	add	r3, r2
 80012a2:	b2c2      	uxtb	r2, r0
 80012a4:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 8) & 0xFF);
 80012a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012a8:	1218      	asrs	r0, r3, #8
 80012aa:	4b28      	ldr	r3, [pc, #160]	; (800134c <SendTxData+0x254>)
 80012ac:	685a      	ldr	r2, [r3, #4]
 80012ae:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012b0:	1c59      	adds	r1, r3, #1
 80012b2:	6379      	str	r1, [r7, #52]	; 0x34
 80012b4:	4413      	add	r3, r2
 80012b6:	b2c2      	uxtb	r2, r0
 80012b8:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(longitude & 0xFF);
 80012ba:	4b24      	ldr	r3, [pc, #144]	; (800134c <SendTxData+0x254>)
 80012bc:	685a      	ldr	r2, [r3, #4]
 80012be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012c0:	1c59      	adds	r1, r3, #1
 80012c2:	6379      	str	r1, [r7, #52]	; 0x34
 80012c4:	4413      	add	r3, r2
 80012c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80012c8:	b2d2      	uxtb	r2, r2
 80012ca:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((altitudeGps >> 8) & 0xFF);
 80012cc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80012ce:	0a1b      	lsrs	r3, r3, #8
 80012d0:	b298      	uxth	r0, r3
 80012d2:	4b1e      	ldr	r3, [pc, #120]	; (800134c <SendTxData+0x254>)
 80012d4:	685a      	ldr	r2, [r3, #4]
 80012d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012d8:	1c59      	adds	r1, r3, #1
 80012da:	6379      	str	r1, [r7, #52]	; 0x34
 80012dc:	4413      	add	r3, r2
 80012de:	b2c2      	uxtb	r2, r0
 80012e0:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(altitudeGps & 0xFF);
 80012e2:	4b1a      	ldr	r3, [pc, #104]	; (800134c <SendTxData+0x254>)
 80012e4:	685a      	ldr	r2, [r3, #4]
 80012e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012e8:	1c59      	adds	r1, r3, #1
 80012ea:	6379      	str	r1, [r7, #52]	; 0x34
 80012ec:	4413      	add	r3, r2
 80012ee:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 80012f0:	b2d2      	uxtb	r2, r2
 80012f2:	701a      	strb	r2, [r3, #0]
  }

  AppData.BufferSize = i;
 80012f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80012f6:	b2da      	uxtb	r2, r3
 80012f8:	4b14      	ldr	r3, [pc, #80]	; (800134c <SendTxData+0x254>)
 80012fa:	705a      	strb	r2, [r3, #1]
#endif /* CAYENNE_LPP */

  if (LORAMAC_HANDLER_SUCCESS == LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, &nextTxIn, false))
 80012fc:	1d3a      	adds	r2, r7, #4
 80012fe:	2300      	movs	r3, #0
 8001300:	2101      	movs	r1, #1
 8001302:	4812      	ldr	r0, [pc, #72]	; (800134c <SendTxData+0x254>)
 8001304:	f009 fcdc 	bl	800acc0 <LmHandlerSend>
 8001308:	4603      	mov	r3, r0
 800130a:	2b00      	cmp	r3, #0
 800130c:	d106      	bne.n	800131c <SendTxData+0x224>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800130e:	4b12      	ldr	r3, [pc, #72]	; (8001358 <SendTxData+0x260>)
 8001310:	2201      	movs	r2, #1
 8001312:	2100      	movs	r1, #0
 8001314:	2001      	movs	r0, #1
 8001316:	f017 fe9f 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
  }
  /* USER CODE BEGIN SendTxData_2 */

  /* USER CODE END SendTxData_2 */
}
 800131a:	e00e      	b.n	800133a <SendTxData+0x242>
  else if (nextTxIn > 0)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2b00      	cmp	r3, #0
 8001320:	d00b      	beq.n	800133a <SendTxData+0x242>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	4a0d      	ldr	r2, [pc, #52]	; (800135c <SendTxData+0x264>)
 8001326:	fba2 2303 	umull	r2, r3, r2, r3
 800132a:	099b      	lsrs	r3, r3, #6
 800132c:	9300      	str	r3, [sp, #0]
 800132e:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <SendTxData+0x268>)
 8001330:	2201      	movs	r2, #1
 8001332:	2100      	movs	r1, #0
 8001334:	2001      	movs	r0, #1
 8001336:	f017 fe8f 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
}
 800133a:	bf00      	nop
 800133c:	373c      	adds	r7, #60	; 0x3c
 800133e:	46bd      	mov	sp, r7
 8001340:	bd90      	pop	{r4, r7, pc}
 8001342:	bf00      	nop
 8001344:	42c80000 	.word	0x42c80000
 8001348:	41200000 	.word	0x41200000
 800134c:	20000000 	.word	0x20000000
 8001350:	200002b6 	.word	0x200002b6
 8001354:	20000024 	.word	0x20000024
 8001358:	0801a83c 	.word	0x0801a83c
 800135c:	10624dd3 	.word	0x10624dd3
 8001360:	0801a84c 	.word	0x0801a84c

08001364 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800136c:	2100      	movs	r1, #0
 800136e:	2002      	movs	r0, #2
 8001370:	f018 face 	bl	8019910 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 8001374:	4803      	ldr	r0, [pc, #12]	; (8001384 <OnTxTimerEvent+0x20>)
 8001376:	f018 fc79 	bl	8019c6c <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
 8001382:	bf00      	nop
 8001384:	200002b8 	.word	0x200002b8

08001388 <OnTxTimerLedEvent>:

static void OnTxTimerLedEvent(void *context)
{
 8001388:	b480      	push	{r7}
 800138a:	b083      	sub	sp, #12
 800138c:	af00      	add	r7, sp, #0
 800138e:	6078      	str	r0, [r7, #4]
  // SYS_LED_Off(SYS_LED_GREEN) ;
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnTxTimerLedEvent_2 */

  /* USER CODE END OnTxTimerLedEvent_2 */
}
 8001390:	bf00      	nop
 8001392:	370c      	adds	r7, #12
 8001394:	46bd      	mov	sp, r7
 8001396:	bc80      	pop	{r7}
 8001398:	4770      	bx	lr

0800139a <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b082      	sub	sp, #8
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]

  /* USER CODE END OnRxTimerLedEvent_1 */
#if defined(USE_BSP_DRIVER)
  BSP_LED_Off(LED_BLUE) ;
#else
  SYS_LED_Off(SYS_LED_BLUE) ;
 80013a2:	2000      	movs	r0, #0
 80013a4:	f000 faee 	bl	8001984 <SYS_LED_Off>
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnRxTimerLedEvent_2 */

  /* USER CODE END OnRxTimerLedEvent_2 */
}
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  // SYS_LED_Toggle(SYS_LED_RED) ;
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
  /* USER CODE BEGIN OnJoinTimerLedEvent_2 */

  /* USER CODE END OnJoinTimerLedEvent_2 */
}
 80013b8:	bf00      	nop
 80013ba:	370c      	adds	r7, #12
 80013bc:	46bd      	mov	sp, r7
 80013be:	bc80      	pop	{r7}
 80013c0:	4770      	bx	lr
	...

080013c4 <OnTxData>:

static void OnTxData(LmHandlerTxParams_t *params)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b086      	sub	sp, #24
 80013c8:	af04      	add	r7, sp, #16
 80013ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */

  /* USER CODE END OnTxData_1 */
  if ((params != NULL) && (params->IsMcpsConfirm != 0))
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d041      	beq.n	8001456 <OnTxData+0x92>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d03d      	beq.n	8001456 <OnTxData+0x92>
#if defined(USE_BSP_DRIVER)
    BSP_LED_On(LED_GREEN) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
    // SYS_LED_On(SYS_LED_GREEN) ;
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */
    UTIL_TIMER_Start(&TxLedTimer);
 80013da:	4821      	ldr	r0, [pc, #132]	; (8001460 <OnTxData+0x9c>)
 80013dc:	f018 fc46 	bl	8019c6c <UTIL_TIMER_Start>

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 80013e0:	4b20      	ldr	r3, [pc, #128]	; (8001464 <OnTxData+0xa0>)
 80013e2:	2200      	movs	r2, #0
 80013e4:	2100      	movs	r1, #0
 80013e6:	2002      	movs	r0, #2
 80013e8:	f017 fe36 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	687a      	ldr	r2, [r7, #4]
 80013f2:	7b12      	ldrb	r2, [r2, #12]
 80013f4:	4611      	mov	r1, r2
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	f992 2004 	ldrsb.w	r2, [r2, #4]
 80013fc:	4610      	mov	r0, r2
 80013fe:	687a      	ldr	r2, [r7, #4]
 8001400:	f992 2014 	ldrsb.w	r2, [r2, #20]
 8001404:	9203      	str	r2, [sp, #12]
 8001406:	9002      	str	r0, [sp, #8]
 8001408:	9101      	str	r1, [sp, #4]
 800140a:	9300      	str	r3, [sp, #0]
 800140c:	4b16      	ldr	r3, [pc, #88]	; (8001468 <OnTxData+0xa4>)
 800140e:	2200      	movs	r2, #0
 8001410:	2100      	movs	r1, #0
 8001412:	2003      	movs	r0, #3
 8001414:	f017 fe20 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
            params->AppData.Port, params->Datarate, params->TxPower);

    APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 8001418:	4b14      	ldr	r3, [pc, #80]	; (800146c <OnTxData+0xa8>)
 800141a:	2200      	movs	r2, #0
 800141c:	2100      	movs	r1, #0
 800141e:	2003      	movs	r0, #3
 8001420:	f017 fe1a 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
    if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	789b      	ldrb	r3, [r3, #2]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d10e      	bne.n	800144a <OnTxData+0x86>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	78db      	ldrb	r3, [r3, #3]
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <OnTxData+0x74>
 8001434:	4b0e      	ldr	r3, [pc, #56]	; (8001470 <OnTxData+0xac>)
 8001436:	e000      	b.n	800143a <OnTxData+0x76>
 8001438:	4b0e      	ldr	r3, [pc, #56]	; (8001474 <OnTxData+0xb0>)
 800143a:	9300      	str	r3, [sp, #0]
 800143c:	4b0e      	ldr	r3, [pc, #56]	; (8001478 <OnTxData+0xb4>)
 800143e:	2200      	movs	r2, #0
 8001440:	2100      	movs	r1, #0
 8001442:	2003      	movs	r0, #3
 8001444:	f017 fe08 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnTxData_2 */

  /* USER CODE END OnTxData_2 */
}
 8001448:	e005      	b.n	8001456 <OnTxData+0x92>
      APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800144a:	4b0c      	ldr	r3, [pc, #48]	; (800147c <OnTxData+0xb8>)
 800144c:	2200      	movs	r2, #0
 800144e:	2100      	movs	r1, #0
 8001450:	2003      	movs	r0, #3
 8001452:	f017 fe01 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
}
 8001456:	bf00      	nop
 8001458:	3708      	adds	r7, #8
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	200002d0 	.word	0x200002d0
 8001464:	0801a86c 	.word	0x0801a86c
 8001468:	0801a8a0 	.word	0x0801a8a0
 800146c:	0801a8d4 	.word	0x0801a8d4
 8001470:	0801a8e4 	.word	0x0801a8e4
 8001474:	0801a8e8 	.word	0x0801a8e8
 8001478:	0801a8f0 	.word	0x0801a8f0
 800147c:	0801a904 	.word	0x0801a904

08001480 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */

  /* USER CODE END OnJoinRequest_1 */
  if (joinParams != NULL)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d025      	beq.n	80014da <OnJoinRequest+0x5a>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d11a      	bne.n	80014ce <OnJoinRequest+0x4e>
    {
      UTIL_TIMER_Stop(&JoinLedTimer);
 8001498:	4812      	ldr	r0, [pc, #72]	; (80014e4 <OnJoinRequest+0x64>)
 800149a:	f018 fc55 	bl	8019d48 <UTIL_TIMER_Stop>
      BSP_LED_Off(LED_RED) ;
#elif defined(MX_BOARD_PSEUDODRIVER)
      // SYS_LED_Off(SYS_LED_RED) ;
#endif /* USE_BSP_DRIVER || MX_BOARD_PSEUDODRIVER */

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800149e:	4b12      	ldr	r3, [pc, #72]	; (80014e8 <OnJoinRequest+0x68>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	2100      	movs	r1, #0
 80014a4:	2002      	movs	r0, #2
 80014a6:	f017 fdd7 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	789b      	ldrb	r3, [r3, #2]
 80014ae:	2b01      	cmp	r3, #1
 80014b0:	d106      	bne.n	80014c0 <OnJoinRequest+0x40>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 80014b2:	4b0e      	ldr	r3, [pc, #56]	; (80014ec <OnJoinRequest+0x6c>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	2100      	movs	r1, #0
 80014b8:	2002      	movs	r0, #2
 80014ba:	f017 fdcd 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnJoinRequest_2 */

  /* USER CODE END OnJoinRequest_2 */
}
 80014be:	e00c      	b.n	80014da <OnJoinRequest+0x5a>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 80014c0:	4b0b      	ldr	r3, [pc, #44]	; (80014f0 <OnJoinRequest+0x70>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	2100      	movs	r1, #0
 80014c6:	2002      	movs	r0, #2
 80014c8:	f017 fdc6 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
}
 80014cc:	e005      	b.n	80014da <OnJoinRequest+0x5a>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 80014ce:	4b09      	ldr	r3, [pc, #36]	; (80014f4 <OnJoinRequest+0x74>)
 80014d0:	2200      	movs	r2, #0
 80014d2:	2100      	movs	r1, #0
 80014d4:	2002      	movs	r0, #2
 80014d6:	f017 fdbf 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
}
 80014da:	bf00      	nop
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20000300 	.word	0x20000300
 80014e8:	0801a914 	.word	0x0801a914
 80014ec:	0801a92c 	.word	0x0801a92c
 80014f0:	0801a94c 	.word	0x0801a94c
 80014f4:	0801a96c 	.word	0x0801a96c

080014f8 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 80014fc:	2100      	movs	r1, #0
 80014fe:	2001      	movs	r0, #1
 8001500:	f018 fa06 	bl	8019910 <UTIL_SEQ_SetTask>
  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 8001504:	bf00      	nop
 8001506:	bd80      	pop	{r7, pc}

08001508 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 800150c:	4b15      	ldr	r3, [pc, #84]	; (8001564 <LoraInfo_Init+0x5c>)
 800150e:	2200      	movs	r2, #0
 8001510:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 8001512:	4b14      	ldr	r3, [pc, #80]	; (8001564 <LoraInfo_Init+0x5c>)
 8001514:	2200      	movs	r2, #0
 8001516:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 8001518:	4b12      	ldr	r3, [pc, #72]	; (8001564 <LoraInfo_Init+0x5c>)
 800151a:	2200      	movs	r2, #0
 800151c:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800151e:	4b11      	ldr	r3, [pc, #68]	; (8001564 <LoraInfo_Init+0x5c>)
 8001520:	2200      	movs	r2, #0
 8001522:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433) ;
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868) ;
 8001524:	4b0f      	ldr	r3, [pc, #60]	; (8001564 <LoraInfo_Init+0x5c>)
 8001526:	685b      	ldr	r3, [r3, #4]
 8001528:	f043 0320 	orr.w	r3, r3, #32
 800152c:	4a0d      	ldr	r2, [pc, #52]	; (8001564 <LoraInfo_Init+0x5c>)
 800152e:	6053      	str	r3, [r2, #4]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865) ;
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915) ;
 8001530:	4b0c      	ldr	r3, [pc, #48]	; (8001564 <LoraInfo_Init+0x5c>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001538:	4a0a      	ldr	r2, [pc, #40]	; (8001564 <LoraInfo_Init+0x5c>)
 800153a:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800153c:	4b09      	ldr	r3, [pc, #36]	; (8001564 <LoraInfo_Init+0x5c>)
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	2b00      	cmp	r3, #0
 8001542:	d106      	bne.n	8001552 <LoraInfo_Init+0x4a>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 8001544:	4b08      	ldr	r3, [pc, #32]	; (8001568 <LoraInfo_Init+0x60>)
 8001546:	2200      	movs	r2, #0
 8001548:	2100      	movs	r1, #0
 800154a:	2000      	movs	r0, #0
 800154c:	f017 fd84 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {} /* At least one region shall be defined */
 8001550:	e7fe      	b.n	8001550 <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 8001552:	4b04      	ldr	r3, [pc, #16]	; (8001564 <LoraInfo_Init+0x5c>)
 8001554:	2200      	movs	r2, #0
 8001556:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 8001558:	4b02      	ldr	r3, [pc, #8]	; (8001564 <LoraInfo_Init+0x5c>)
 800155a:	2203      	movs	r2, #3
 800155c:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALISATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	20000318 	.word	0x20000318
 8001568:	0801a9c4 	.word	0x0801a9c4

0800156c <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 8001570:	4b02      	ldr	r3, [pc, #8]	; (800157c <LoraInfo_GetPtr+0x10>)
}
 8001572:	4618      	mov	r0, r3
 8001574:	46bd      	mov	sp, r7
 8001576:	bc80      	pop	{r7}
 8001578:	4770      	bx	lr
 800157a:	bf00      	nop
 800157c:	20000318 	.word	0x20000318

08001580 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001580:	b480      	push	{r7}
 8001582:	b085      	sub	sp, #20
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001588:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800158c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800158e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4313      	orrs	r3, r2
 8001596:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001598:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800159c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4013      	ands	r3, r2
 80015a2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80015a4:	68fb      	ldr	r3, [r7, #12]
}
 80015a6:	bf00      	nop
 80015a8:	3714      	adds	r7, #20
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bc80      	pop	{r7}
 80015ae:	4770      	bx	lr

080015b0 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b083      	sub	sp, #12
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80015b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80015bc:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	43db      	mvns	r3, r3
 80015c2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80015c6:	4013      	ands	r3, r2
 80015c8:	660b      	str	r3, [r1, #96]	; 0x60
}
 80015ca:	bf00      	nop
 80015cc:	370c      	adds	r7, #12
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bc80      	pop	{r7}
 80015d2:	4770      	bx	lr

080015d4 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 80015d8:	4b23      	ldr	r3, [pc, #140]	; (8001668 <MX_ADC_Init+0x94>)
 80015da:	4a24      	ldr	r2, [pc, #144]	; (800166c <MX_ADC_Init+0x98>)
 80015dc:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80015de:	4b22      	ldr	r3, [pc, #136]	; (8001668 <MX_ADC_Init+0x94>)
 80015e0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80015e4:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80015e6:	4b20      	ldr	r3, [pc, #128]	; (8001668 <MX_ADC_Init+0x94>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015ec:	4b1e      	ldr	r3, [pc, #120]	; (8001668 <MX_ADC_Init+0x94>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80015f2:	4b1d      	ldr	r3, [pc, #116]	; (8001668 <MX_ADC_Init+0x94>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80015f8:	4b1b      	ldr	r3, [pc, #108]	; (8001668 <MX_ADC_Init+0x94>)
 80015fa:	2204      	movs	r2, #4
 80015fc:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80015fe:	4b1a      	ldr	r3, [pc, #104]	; (8001668 <MX_ADC_Init+0x94>)
 8001600:	2200      	movs	r2, #0
 8001602:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001604:	4b18      	ldr	r3, [pc, #96]	; (8001668 <MX_ADC_Init+0x94>)
 8001606:	2200      	movs	r2, #0
 8001608:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 800160a:	4b17      	ldr	r3, [pc, #92]	; (8001668 <MX_ADC_Init+0x94>)
 800160c:	2200      	movs	r2, #0
 800160e:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8001610:	4b15      	ldr	r3, [pc, #84]	; (8001668 <MX_ADC_Init+0x94>)
 8001612:	2201      	movs	r2, #1
 8001614:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001616:	4b14      	ldr	r3, [pc, #80]	; (8001668 <MX_ADC_Init+0x94>)
 8001618:	2200      	movs	r2, #0
 800161a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800161e:	4b12      	ldr	r3, [pc, #72]	; (8001668 <MX_ADC_Init+0x94>)
 8001620:	2200      	movs	r2, #0
 8001622:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001624:	4b10      	ldr	r3, [pc, #64]	; (8001668 <MX_ADC_Init+0x94>)
 8001626:	2200      	movs	r2, #0
 8001628:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 800162a:	4b0f      	ldr	r3, [pc, #60]	; (8001668 <MX_ADC_Init+0x94>)
 800162c:	2200      	movs	r2, #0
 800162e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001632:	4b0d      	ldr	r3, [pc, #52]	; (8001668 <MX_ADC_Init+0x94>)
 8001634:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001638:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 800163a:	4b0b      	ldr	r3, [pc, #44]	; (8001668 <MX_ADC_Init+0x94>)
 800163c:	2207      	movs	r2, #7
 800163e:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001640:	4b09      	ldr	r3, [pc, #36]	; (8001668 <MX_ADC_Init+0x94>)
 8001642:	2207      	movs	r2, #7
 8001644:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8001646:	4b08      	ldr	r3, [pc, #32]	; (8001668 <MX_ADC_Init+0x94>)
 8001648:	2200      	movs	r2, #0
 800164a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800164e:	4b06      	ldr	r3, [pc, #24]	; (8001668 <MX_ADC_Init+0x94>)
 8001650:	2200      	movs	r2, #0
 8001652:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001654:	4804      	ldr	r0, [pc, #16]	; (8001668 <MX_ADC_Init+0x94>)
 8001656:	f001 fd63 	bl	8003120 <HAL_ADC_Init>
 800165a:	4603      	mov	r3, r0
 800165c:	2b00      	cmp	r3, #0
 800165e:	d001      	beq.n	8001664 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8001660:	f000 faca 	bl	8001bf8 <Error_Handler>
  }

}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}
 8001668:	20001608 	.word	0x20001608
 800166c:	40012400 	.word	0x40012400

08001670 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a05      	ldr	r2, [pc, #20]	; (8001694 <HAL_ADC_MspInit+0x24>)
 800167e:	4293      	cmp	r3, r2
 8001680:	d103      	bne.n	800168a <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001682:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001686:	f7ff ff7b 	bl	8001580 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 800168a:	bf00      	nop
 800168c:	3708      	adds	r7, #8
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}
 8001692:	bf00      	nop
 8001694:	40012400 	.word	0x40012400

08001698 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8001698:	b580      	push	{r7, lr}
 800169a:	b082      	sub	sp, #8
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	4a05      	ldr	r2, [pc, #20]	; (80016bc <HAL_ADC_MspDeInit+0x24>)
 80016a6:	4293      	cmp	r3, r2
 80016a8:	d103      	bne.n	80016b2 <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 80016aa:	f44f 7000 	mov.w	r0, #512	; 0x200
 80016ae:	f7ff ff7f 	bl	80015b0 <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 80016b2:	bf00      	nop
 80016b4:	3708      	adds	r7, #8
 80016b6:	46bd      	mov	sp, r7
 80016b8:	bd80      	pop	{r7, pc}
 80016ba:	bf00      	nop
 80016bc:	40012400 	.word	0x40012400

080016c0 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 80016c0:	b480      	push	{r7}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 80016c4:	4b03      	ldr	r3, [pc, #12]	; (80016d4 <SYS_InitMeasurement+0x14>)
 80016c6:	4a04      	ldr	r2, [pc, #16]	; (80016d8 <SYS_InitMeasurement+0x18>)
 80016c8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 80016ca:	bf00      	nop
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bc80      	pop	{r7}
 80016d0:	4770      	bx	lr
 80016d2:	bf00      	nop
 80016d4:	20001608 	.word	0x20001608
 80016d8:	40012400 	.word	0x40012400

080016dc <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	b086      	sub	sp, #24
 80016e0:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 80016e2:	2300      	movs	r3, #0
 80016e4:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 80016e6:	2300      	movs	r3, #0
 80016e8:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 80016ea:	f000 f871 	bl	80017d0 <SYS_GetBatteryLevel>
 80016ee:	4603      	mov	r3, r0
 80016f0:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 80016f2:	4830      	ldr	r0, [pc, #192]	; (80017b4 <SYS_GetTemperatureLevel+0xd8>)
 80016f4:	f000 f8a0 	bl	8001838 <ADC_ReadChannels>
 80016f8:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 80016fa:	4b2f      	ldr	r3, [pc, #188]	; (80017b8 <SYS_GetTemperatureLevel+0xdc>)
 80016fc:	881a      	ldrh	r2, [r3, #0]
 80016fe:	4b2f      	ldr	r3, [pc, #188]	; (80017bc <SYS_GetTemperatureLevel+0xe0>)
 8001700:	881b      	ldrh	r3, [r3, #0]
 8001702:	429a      	cmp	r2, r3
 8001704:	d026      	beq.n	8001754 <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 8001706:	4b2c      	ldr	r3, [pc, #176]	; (80017b8 <SYS_GetTemperatureLevel+0xdc>)
 8001708:	881a      	ldrh	r2, [r3, #0]
 800170a:	4b2c      	ldr	r3, [pc, #176]	; (80017bc <SYS_GetTemperatureLevel+0xe0>)
 800170c:	881b      	ldrh	r3, [r3, #0]
 800170e:	429a      	cmp	r2, r3
 8001710:	d01c      	beq.n	800174c <SYS_GetTemperatureLevel+0x70>
 8001712:	88fb      	ldrh	r3, [r7, #6]
 8001714:	68ba      	ldr	r2, [r7, #8]
 8001716:	fb02 f303 	mul.w	r3, r2, r3
 800171a:	089b      	lsrs	r3, r3, #2
 800171c:	4a28      	ldr	r2, [pc, #160]	; (80017c0 <SYS_GetTemperatureLevel+0xe4>)
 800171e:	fba2 2303 	umull	r2, r3, r2, r3
 8001722:	095b      	lsrs	r3, r3, #5
 8001724:	461a      	mov	r2, r3
 8001726:	4b25      	ldr	r3, [pc, #148]	; (80017bc <SYS_GetTemperatureLevel+0xe0>)
 8001728:	881b      	ldrh	r3, [r3, #0]
 800172a:	1ad3      	subs	r3, r2, r3
 800172c:	2264      	movs	r2, #100	; 0x64
 800172e:	fb02 f203 	mul.w	r2, r2, r3
 8001732:	4b21      	ldr	r3, [pc, #132]	; (80017b8 <SYS_GetTemperatureLevel+0xdc>)
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	4619      	mov	r1, r3
 8001738:	4b20      	ldr	r3, [pc, #128]	; (80017bc <SYS_GetTemperatureLevel+0xe0>)
 800173a:	881b      	ldrh	r3, [r3, #0]
 800173c:	1acb      	subs	r3, r1, r3
 800173e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001742:	b29b      	uxth	r3, r3
 8001744:	331e      	adds	r3, #30
 8001746:	b29b      	uxth	r3, r3
 8001748:	b21b      	sxth	r3, r3
 800174a:	e001      	b.n	8001750 <SYS_GetTemperatureLevel+0x74>
 800174c:	f647 73ff 	movw	r3, #32767	; 0x7fff
 8001750:	81fb      	strh	r3, [r7, #14]
 8001752:	e01c      	b.n	800178e <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 8001754:	88fb      	ldrh	r3, [r7, #6]
 8001756:	68ba      	ldr	r2, [r7, #8]
 8001758:	fb02 f203 	mul.w	r2, r2, r3
 800175c:	4b19      	ldr	r3, [pc, #100]	; (80017c4 <SYS_GetTemperatureLevel+0xe8>)
 800175e:	fba3 1302 	umull	r1, r3, r3, r2
 8001762:	1ad2      	subs	r2, r2, r3
 8001764:	0852      	lsrs	r2, r2, #1
 8001766:	4413      	add	r3, r2
 8001768:	0adb      	lsrs	r3, r3, #11
 800176a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800176e:	fb02 f303 	mul.w	r3, r2, r3
 8001772:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 8001776:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 800177a:	4a13      	ldr	r2, [pc, #76]	; (80017c8 <SYS_GetTemperatureLevel+0xec>)
 800177c:	fb82 1203 	smull	r1, r2, r2, r3
 8001780:	1292      	asrs	r2, r2, #10
 8001782:	17db      	asrs	r3, r3, #31
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	b29b      	uxth	r3, r3
 8001788:	331e      	adds	r3, #30
 800178a:	b29b      	uxth	r3, r3
 800178c:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 800178e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001792:	9300      	str	r3, [sp, #0]
 8001794:	4b0d      	ldr	r3, [pc, #52]	; (80017cc <SYS_GetTemperatureLevel+0xf0>)
 8001796:	2201      	movs	r2, #1
 8001798:	2100      	movs	r1, #0
 800179a:	2001      	movs	r0, #1
 800179c:	f017 fc5c 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 80017a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80017a4:	021b      	lsls	r3, r3, #8
 80017a6:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 80017a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 80017ac:	4618      	mov	r0, r3
 80017ae:	3710      	adds	r7, #16
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd80      	pop	{r7, pc}
 80017b4:	b0001000 	.word	0xb0001000
 80017b8:	1fff75c8 	.word	0x1fff75c8
 80017bc:	1fff75a8 	.word	0x1fff75a8
 80017c0:	09ee009f 	.word	0x09ee009f
 80017c4:	00100101 	.word	0x00100101
 80017c8:	68db8bad 	.word	0x68db8bad
 80017cc:	0801aa14 	.word	0x0801aa14

080017d0 <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b082      	sub	sp, #8
 80017d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 80017d6:	2300      	movs	r3, #0
 80017d8:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 80017da:	2300      	movs	r3, #0
 80017dc:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 80017de:	4813      	ldr	r0, [pc, #76]	; (800182c <SYS_GetBatteryLevel+0x5c>)
 80017e0:	f000 f82a 	bl	8001838 <ADC_ReadChannels>
 80017e4:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d102      	bne.n	80017f2 <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 80017ec:	2300      	movs	r3, #0
 80017ee:	80fb      	strh	r3, [r7, #6]
 80017f0:	e016      	b.n	8001820 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 80017f2:	4b0f      	ldr	r3, [pc, #60]	; (8001830 <SYS_GetBatteryLevel+0x60>)
 80017f4:	881b      	ldrh	r3, [r3, #0]
 80017f6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d00b      	beq.n	8001816 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 80017fe:	4b0c      	ldr	r3, [pc, #48]	; (8001830 <SYS_GetBatteryLevel+0x60>)
 8001800:	881b      	ldrh	r3, [r3, #0]
 8001802:	461a      	mov	r2, r3
 8001804:	f640 43e4 	movw	r3, #3300	; 0xce4
 8001808:	fb03 f202 	mul.w	r2, r3, r2
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001812:	80fb      	strh	r3, [r7, #6]
 8001814:	e004      	b.n	8001820 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 8001816:	4a07      	ldr	r2, [pc, #28]	; (8001834 <SYS_GetBatteryLevel+0x64>)
 8001818:	683b      	ldr	r3, [r7, #0]
 800181a:	fbb2 f3f3 	udiv	r3, r2, r3
 800181e:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 8001820:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 8001822:	4618      	mov	r0, r3
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	b4002000 	.word	0xb4002000
 8001830:	1fff75aa 	.word	0x1fff75aa
 8001834:	004c08d8 	.word	0x004c08d8

08001838 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b086      	sub	sp, #24
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 8001840:	2300      	movs	r3, #0
 8001842:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001844:	f107 0308 	add.w	r3, r7, #8
 8001848:	2200      	movs	r2, #0
 800184a:	601a      	str	r2, [r3, #0]
 800184c:	605a      	str	r2, [r3, #4]
 800184e:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 8001850:	f7ff fec0 	bl	80015d4 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8001854:	481a      	ldr	r0, [pc, #104]	; (80018c0 <ADC_ReadChannels+0x88>)
 8001856:	f002 fa26 	bl	8003ca6 <HAL_ADCEx_Calibration_Start>
 800185a:	4603      	mov	r3, r0
 800185c:	2b00      	cmp	r3, #0
 800185e:	d001      	beq.n	8001864 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8001860:	f000 f9ca 	bl	8001bf8 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001868:	2300      	movs	r3, #0
 800186a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800186c:	2300      	movs	r3, #0
 800186e:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001870:	f107 0308 	add.w	r3, r7, #8
 8001874:	4619      	mov	r1, r3
 8001876:	4812      	ldr	r0, [pc, #72]	; (80018c0 <ADC_ReadChannels+0x88>)
 8001878:	f001 ffa4 	bl	80037c4 <HAL_ADC_ConfigChannel>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d001      	beq.n	8001886 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 8001882:	f000 f9b9 	bl	8001bf8 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8001886:	480e      	ldr	r0, [pc, #56]	; (80018c0 <ADC_ReadChannels+0x88>)
 8001888:	f001 fe88 	bl	800359c <HAL_ADC_Start>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 8001892:	f000 f9b1 	bl	8001bf8 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001896:	f04f 31ff 	mov.w	r1, #4294967295
 800189a:	4809      	ldr	r0, [pc, #36]	; (80018c0 <ADC_ReadChannels+0x88>)
 800189c:	f001 fef6 	bl	800368c <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 80018a0:	4807      	ldr	r0, [pc, #28]	; (80018c0 <ADC_ReadChannels+0x88>)
 80018a2:	f001 fec1 	bl	8003628 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 80018a6:	4806      	ldr	r0, [pc, #24]	; (80018c0 <ADC_ReadChannels+0x88>)
 80018a8:	f001 ff80 	bl	80037ac <HAL_ADC_GetValue>
 80018ac:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 80018ae:	4804      	ldr	r0, [pc, #16]	; (80018c0 <ADC_ReadChannels+0x88>)
 80018b0:	f001 fdf8 	bl	80034a4 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 80018b4:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 80018b6:	4618      	mov	r0, r3
 80018b8:	3718      	adds	r7, #24
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	20001608 	.word	0x20001608

080018c4 <LL_AHB2_GRP1_EnableClock>:
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80018cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018d2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	4313      	orrs	r3, r2
 80018da:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80018dc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80018e0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	4013      	ands	r3, r2
 80018e6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80018e8:	68fb      	ldr	r3, [r7, #12]
}
 80018ea:	bf00      	nop
 80018ec:	3714      	adds	r7, #20
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bc80      	pop	{r7}
 80018f2:	4770      	bx	lr

080018f4 <SYS_LED_Init>:
static void SYS_BUTTON1_EXTI_Callback(void);
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t SYS_LED_Init(Sys_Led_TypeDef Led)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b088      	sub	sp, #32
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	4603      	mov	r3, r0
 80018fc:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 80018fe:	f107 030c 	add.w	r3, r7, #12
 8001902:	2200      	movs	r2, #0
 8001904:	601a      	str	r2, [r3, #0]
 8001906:	605a      	str	r2, [r3, #4]
 8001908:	609a      	str	r2, [r3, #8]
 800190a:	60da      	str	r2, [r3, #12]
 800190c:	611a      	str	r2, [r3, #16]
  /* Enable the GPIO_SYS_LED Clock */
  SYS_LEDx_GPIO_CLK_ENABLE(Led);
 800190e:	2002      	movs	r0, #2
 8001910:	f7ff ffd8 	bl	80018c4 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_SYS_LED pin */
  gpio_init_structure.Pin = SYS_LED_PIN[Led];
 8001914:	2320      	movs	r3, #32
 8001916:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8001918:	2301      	movs	r3, #1
 800191a:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8001920:	2302      	movs	r3, #2
 8001922:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(SYS_LED_PORT[Led], &gpio_init_structure);
 8001924:	79fb      	ldrb	r3, [r7, #7]
 8001926:	4a0b      	ldr	r2, [pc, #44]	; (8001954 <SYS_LED_Init+0x60>)
 8001928:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800192c:	f107 020c 	add.w	r2, r7, #12
 8001930:	4611      	mov	r1, r2
 8001932:	4618      	mov	r0, r3
 8001934:	f002 ff86 	bl	8004844 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 8001938:	79fb      	ldrb	r3, [r7, #7]
 800193a:	4a06      	ldr	r2, [pc, #24]	; (8001954 <SYS_LED_Init+0x60>)
 800193c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001940:	2120      	movs	r1, #32
 8001942:	2200      	movs	r2, #0
 8001944:	4618      	mov	r0, r3
 8001946:	f003 f9ab 	bl	8004ca0 <HAL_GPIO_WritePin>

  return 0;
 800194a:	2300      	movs	r3, #0
}
 800194c:	4618      	mov	r0, r3
 800194e:	3720      	adds	r7, #32
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	20000044 	.word	0x20000044

08001958 <SYS_LED_On>:

  return 0;
}

int32_t SYS_LED_On(Sys_Led_TypeDef Led)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_SET);
 8001962:	79fb      	ldrb	r3, [r7, #7]
 8001964:	4a06      	ldr	r2, [pc, #24]	; (8001980 <SYS_LED_On+0x28>)
 8001966:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800196a:	2120      	movs	r1, #32
 800196c:	2201      	movs	r2, #1
 800196e:	4618      	mov	r0, r3
 8001970:	f003 f996 	bl	8004ca0 <HAL_GPIO_WritePin>

  return 0;
 8001974:	2300      	movs	r3, #0
}
 8001976:	4618      	mov	r0, r3
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	20000044 	.word	0x20000044

08001984 <SYS_LED_Off>:

int32_t SYS_LED_Off(Sys_Led_TypeDef Led)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	4a06      	ldr	r2, [pc, #24]	; (80019ac <SYS_LED_Off+0x28>)
 8001992:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001996:	2120      	movs	r1, #32
 8001998:	2200      	movs	r2, #0
 800199a:	4618      	mov	r0, r3
 800199c:	f003 f980 	bl	8004ca0 <HAL_GPIO_WritePin>

  return 0;
 80019a0:	2300      	movs	r3, #0
}
 80019a2:	4618      	mov	r0, r3
 80019a4:	3708      	adds	r7, #8
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}
 80019aa:	bf00      	nop
 80019ac:	20000044 	.word	0x20000044

080019b0 <SYS_PB_Init>:
{
  return (int32_t)HAL_GPIO_ReadPin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
}

int32_t SYS_PB_Init(Sys_Button_TypeDef Button, Sys_ButtonMode_TypeDef ButtonMode)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b088      	sub	sp, #32
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	4603      	mov	r3, r0
 80019b8:	460a      	mov	r2, r1
 80019ba:	71fb      	strb	r3, [r7, #7]
 80019bc:	4613      	mov	r3, r2
 80019be:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 80019c0:	f107 030c 	add.w	r3, r7, #12
 80019c4:	2200      	movs	r2, #0
 80019c6:	601a      	str	r2, [r3, #0]
 80019c8:	605a      	str	r2, [r3, #4]
 80019ca:	609a      	str	r2, [r3, #8]
 80019cc:	60da      	str	r2, [r3, #12]
 80019ce:	611a      	str	r2, [r3, #16]
  static SYS_RES_EXTI_LineCallback button_callback[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_Callback};
  static uint32_t button_interrupt_priority[SYS_BUTTONn] = {SYS_BUTTONx_IT_PRIORITY};
  static const uint32_t button_exti_line[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_LINE};

  /* Enable the SYS_BUTTON Clock */
  SYS_BUTTONx_GPIO_CLK_ENABLE(Button);
 80019d0:	79fb      	ldrb	r3, [r7, #7]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d102      	bne.n	80019dc <SYS_PB_Init+0x2c>
 80019d6:	2002      	movs	r0, #2
 80019d8:	f7ff ff74 	bl	80018c4 <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = SYS_BUTTON_PIN[Button];
 80019dc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019e0:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80019e2:	2301      	movs	r3, #1
 80019e4:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80019e6:	2302      	movs	r3, #2
 80019e8:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == SYS_BUTTON_MODE_GPIO)
 80019ea:	79bb      	ldrb	r3, [r7, #6]
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d10c      	bne.n	8001a0a <SYS_PB_Init+0x5a>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80019f0:	2300      	movs	r3, #0
 80019f2:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 80019f4:	79fb      	ldrb	r3, [r7, #7]
 80019f6:	4a20      	ldr	r2, [pc, #128]	; (8001a78 <SYS_PB_Init+0xc8>)
 80019f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80019fc:	f107 020c 	add.w	r2, r7, #12
 8001a00:	4611      	mov	r1, r2
 8001a02:	4618      	mov	r0, r3
 8001a04:	f002 ff1e 	bl	8004844 <HAL_GPIO_Init>
 8001a08:	e030      	b.n	8001a6c <SYS_PB_Init+0xbc>
  }
  else /* (ButtonMode == SYS_BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8001a0a:	4b1c      	ldr	r3, [pc, #112]	; (8001a7c <SYS_PB_Init+0xcc>)
 8001a0c:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 8001a0e:	79fb      	ldrb	r3, [r7, #7]
 8001a10:	4a19      	ldr	r2, [pc, #100]	; (8001a78 <SYS_PB_Init+0xc8>)
 8001a12:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a16:	f107 020c 	add.w	r2, r7, #12
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f002 ff11 	bl	8004844 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&sys_hpb_exti[Button], button_exti_line[Button]);
 8001a22:	79fb      	ldrb	r3, [r7, #7]
 8001a24:	00db      	lsls	r3, r3, #3
 8001a26:	4a16      	ldr	r2, [pc, #88]	; (8001a80 <SYS_PB_Init+0xd0>)
 8001a28:	441a      	add	r2, r3
 8001a2a:	79fb      	ldrb	r3, [r7, #7]
 8001a2c:	4915      	ldr	r1, [pc, #84]	; (8001a84 <SYS_PB_Init+0xd4>)
 8001a2e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001a32:	4619      	mov	r1, r3
 8001a34:	4610      	mov	r0, r2
 8001a36:	f002 fef2 	bl	800481e <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&sys_hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 8001a3a:	79fb      	ldrb	r3, [r7, #7]
 8001a3c:	00db      	lsls	r3, r3, #3
 8001a3e:	4a10      	ldr	r2, [pc, #64]	; (8001a80 <SYS_PB_Init+0xd0>)
 8001a40:	1898      	adds	r0, r3, r2
 8001a42:	79fb      	ldrb	r3, [r7, #7]
 8001a44:	4a10      	ldr	r2, [pc, #64]	; (8001a88 <SYS_PB_Init+0xd8>)
 8001a46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	2100      	movs	r1, #0
 8001a4e:	f002 fecd 	bl	80047ec <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((SYS_BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 8001a52:	2029      	movs	r0, #41	; 0x29
 8001a54:	79fb      	ldrb	r3, [r7, #7]
 8001a56:	4a0d      	ldr	r2, [pc, #52]	; (8001a8c <SYS_PB_Init+0xdc>)
 8001a58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	4619      	mov	r1, r3
 8001a60:	f002 fa75 	bl	8003f4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((SYS_BUTTON_IRQn[Button]));
 8001a64:	2329      	movs	r3, #41	; 0x29
 8001a66:	4618      	mov	r0, r3
 8001a68:	f002 fa8b 	bl	8003f82 <HAL_NVIC_EnableIRQ>
  }

  return 0;
 8001a6c:	2300      	movs	r3, #0
}
 8001a6e:	4618      	mov	r0, r3
 8001a70:	3720      	adds	r7, #32
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}
 8001a76:	bf00      	nop
 8001a78:	20000048 	.word	0x20000048
 8001a7c:	10210000 	.word	0x10210000
 8001a80:	2000166c 	.word	0x2000166c
 8001a84:	0801aee4 	.word	0x0801aee4
 8001a88:	2000004c 	.word	0x2000004c
 8001a8c:	20000050 	.word	0x20000050

08001a90 <SYS_PB_Callback>:
{
  HAL_EXTI_IRQHandler(&sys_hpb_exti[Button]);
}

__weak void SYS_PB_Callback(Sys_Button_TypeDef Button)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	4603      	mov	r3, r0
 8001a98:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered.*/
}
 8001a9a:	bf00      	nop
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bc80      	pop	{r7}
 8001aa2:	4770      	bx	lr

08001aa4 <SYS_BUTTON1_EXTI_Callback>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void SYS_BUTTON1_EXTI_Callback(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON1);
 8001aa8:	2000      	movs	r0, #0
 8001aaa:	f7ff fff1 	bl	8001a90 <SYS_PB_Callback>
}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}

08001ab2 <LL_AHB1_GRP1_EnableClock>:
{
 8001ab2:	b480      	push	{r7}
 8001ab4:	b085      	sub	sp, #20
 8001ab6:	af00      	add	r7, sp, #0
 8001ab8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001aba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001abe:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001ac0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	4313      	orrs	r3, r2
 8001ac8:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001aca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ace:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	4013      	ands	r3, r2
 8001ad4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ad6:	68fb      	ldr	r3, [r7, #12]
}
 8001ad8:	bf00      	nop
 8001ada:	3714      	adds	r7, #20
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bc80      	pop	{r7}
 8001ae0:	4770      	bx	lr

08001ae2 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001ae2:	b580      	push	{r7, lr}
 8001ae4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001ae6:	2004      	movs	r0, #4
 8001ae8:	f7ff ffe3 	bl	8001ab2 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001aec:	2001      	movs	r0, #1
 8001aee:	f7ff ffe0 	bl	8001ab2 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001af2:	2200      	movs	r2, #0
 8001af4:	2100      	movs	r1, #0
 8001af6:	200b      	movs	r0, #11
 8001af8:	f002 fa29 	bl	8003f4e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001afc:	200b      	movs	r0, #11
 8001afe:	f002 fa40 	bl	8003f82 <HAL_NVIC_EnableIRQ>

}
 8001b02:	bf00      	nop
 8001b04:	bd80      	pop	{r7, pc}

08001b06 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001b06:	b480      	push	{r7}
 8001b08:	b083      	sub	sp, #12
 8001b0a:	af00      	add	r7, sp, #0
 8001b0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001b0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b16:	f023 0218 	bic.w	r2, r3, #24
 8001b1a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001b26:	bf00      	nop
 8001b28:	370c      	adds	r7, #12
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bc80      	pop	{r7}
 8001b2e:	4770      	bx	lr

08001b30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b34:	f001 f90c 	bl	8002d50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b38:	f000 f808 	bl	8001b4c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_LoRaWAN_Init();
 8001b3c:	f7ff f988 	bl	8000e50 <MX_LoRaWAN_Init>
  MX_USART1_UART_Init();
 8001b40:	f000 fe24 	bl	800278c <MX_USART1_UART_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8001b44:	f7ff f98c 	bl	8000e60 <MX_LoRaWAN_Process>
 8001b48:	e7fc      	b.n	8001b44 <main+0x14>
	...

08001b4c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b09a      	sub	sp, #104	; 0x68
 8001b50:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b52:	f107 0320 	add.w	r3, r7, #32
 8001b56:	2248      	movs	r2, #72	; 0x48
 8001b58:	2100      	movs	r1, #0
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f018 fd60 	bl	801a620 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b60:	1d3b      	adds	r3, r7, #4
 8001b62:	2200      	movs	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	605a      	str	r2, [r3, #4]
 8001b68:	609a      	str	r2, [r3, #8]
 8001b6a:	60da      	str	r2, [r3, #12]
 8001b6c:	611a      	str	r2, [r3, #16]
 8001b6e:	615a      	str	r2, [r3, #20]
 8001b70:	619a      	str	r2, [r3, #24]

  /** Configure LSE Drive Capability
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001b72:	2000      	movs	r0, #0
 8001b74:	f7ff ffc7 	bl	8001b06 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001b78:	4b1e      	ldr	r3, [pc, #120]	; (8001bf4 <SystemClock_Config+0xa8>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001b80:	4a1c      	ldr	r2, [pc, #112]	; (8001bf4 <SystemClock_Config+0xa8>)
 8001b82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b86:	6013      	str	r3, [r2, #0]
 8001b88:	4b1a      	ldr	r3, [pc, #104]	; (8001bf4 <SystemClock_Config+0xa8>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001b90:	603b      	str	r3, [r7, #0]
 8001b92:	683b      	ldr	r3, [r7, #0]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001b94:	2324      	movs	r3, #36	; 0x24
 8001b96:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001b98:	2381      	movs	r3, #129	; 0x81
 8001b9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001b9c:	2301      	movs	r3, #1
 8001b9e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001ba4:	23b0      	movs	r3, #176	; 0xb0
 8001ba6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bac:	f107 0320 	add.w	r3, r7, #32
 8001bb0:	4618      	mov	r0, r3
 8001bb2:	f003 fc01 	bl	80053b8 <HAL_RCC_OscConfig>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001bbc:	f000 f81c 	bl	8001bf8 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001bc0:	234f      	movs	r3, #79	; 0x4f
 8001bc2:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001bd8:	1d3b      	adds	r3, r7, #4
 8001bda:	2102      	movs	r1, #2
 8001bdc:	4618      	mov	r0, r3
 8001bde:	f003 ff85 	bl	8005aec <HAL_RCC_ClockConfig>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <SystemClock_Config+0xa0>
  {
    Error_Handler();
 8001be8:	f000 f806 	bl	8001bf8 <Error_Handler>
  }
}
 8001bec:	bf00      	nop
 8001bee:	3768      	adds	r7, #104	; 0x68
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}
 8001bf4:	58000400 	.word	0x58000400

08001bf8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
 8001bfc:	e7fe      	b.n	8001bfc <Error_Handler+0x4>

08001bfe <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001bfe:	b480      	push	{r7}
 8001c00:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001c02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c06:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001c0a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001c0e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001c12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001c16:	bf00      	nop
 8001c18:	46bd      	mov	sp, r7
 8001c1a:	bc80      	pop	{r7}
 8001c1c:	4770      	bx	lr

08001c1e <LL_APB1_GRP1_EnableClock>:
{
 8001c1e:	b480      	push	{r7}
 8001c20:	b085      	sub	sp, #20
 8001c22:	af00      	add	r7, sp, #0
 8001c24:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001c26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c2a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c2c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	4313      	orrs	r3, r2
 8001c34:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001c36:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001c3a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c42:	68fb      	ldr	r3, [r7, #12]
}
 8001c44:	bf00      	nop
 8001c46:	3714      	adds	r7, #20
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr
	...

08001c50 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b08c      	sub	sp, #48	; 0x30
 8001c54:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 8001c56:	1d3b      	adds	r3, r7, #4
 8001c58:	222c      	movs	r2, #44	; 0x2c
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f018 fcdf 	bl	801a620 <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001c62:	4b22      	ldr	r3, [pc, #136]	; (8001cec <MX_RTC_Init+0x9c>)
 8001c64:	4a22      	ldr	r2, [pc, #136]	; (8001cf0 <MX_RTC_Init+0xa0>)
 8001c66:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001c68:	4b20      	ldr	r3, [pc, #128]	; (8001cec <MX_RTC_Init+0x9c>)
 8001c6a:	221f      	movs	r2, #31
 8001c6c:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001c6e:	4b1f      	ldr	r3, [pc, #124]	; (8001cec <MX_RTC_Init+0x9c>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001c74:	4b1d      	ldr	r3, [pc, #116]	; (8001cec <MX_RTC_Init+0x9c>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001c7a:	4b1c      	ldr	r3, [pc, #112]	; (8001cec <MX_RTC_Init+0x9c>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001c80:	4b1a      	ldr	r3, [pc, #104]	; (8001cec <MX_RTC_Init+0x9c>)
 8001c82:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c86:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001c88:	4b18      	ldr	r3, [pc, #96]	; (8001cec <MX_RTC_Init+0x9c>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001c8e:	4b17      	ldr	r3, [pc, #92]	; (8001cec <MX_RTC_Init+0x9c>)
 8001c90:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c94:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001c96:	4815      	ldr	r0, [pc, #84]	; (8001cec <MX_RTC_Init+0x9c>)
 8001c98:	f004 fc06 	bl	80064a8 <HAL_RTC_Init>
 8001c9c:	4603      	mov	r3, r0
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d001      	beq.n	8001ca6 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001ca2:	f7ff ffa9 	bl	8001bf8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001ca6:	4811      	ldr	r0, [pc, #68]	; (8001cec <MX_RTC_Init+0x9c>)
 8001ca8:	f004 fee0 	bl	8006a6c <HAL_RTCEx_SetSSRU_IT>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001cb2:	f7ff ffa1 	bl	8001bf8 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001cc2:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001cc6:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001cc8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001cce:	1d3b      	adds	r3, r7, #4
 8001cd0:	2201      	movs	r2, #1
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4805      	ldr	r0, [pc, #20]	; (8001cec <MX_RTC_Init+0x9c>)
 8001cd6:	f004 fc61 	bl	800659c <HAL_RTC_SetAlarm_IT>
 8001cda:	4603      	mov	r3, r0
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d001      	beq.n	8001ce4 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001ce0:	f7ff ff8a 	bl	8001bf8 <Error_Handler>
  }

}
 8001ce4:	bf00      	nop
 8001ce6:	3730      	adds	r7, #48	; 0x30
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}
 8001cec:	20001674 	.word	0x20001674
 8001cf0:	40002800 	.word	0x40002800

08001cf4 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b090      	sub	sp, #64	; 0x40
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001cfc:	f107 0308 	add.w	r3, r7, #8
 8001d00:	2238      	movs	r2, #56	; 0x38
 8001d02:	2100      	movs	r1, #0
 8001d04:	4618      	mov	r0, r3
 8001d06:	f018 fc8b 	bl	801a620 <memset>
  if(rtcHandle->Instance==RTC)
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	4a16      	ldr	r2, [pc, #88]	; (8001d68 <HAL_RTC_MspInit+0x74>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d125      	bne.n	8001d60 <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001d14:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d18:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001d1a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001d1e:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d20:	f107 0308 	add.w	r3, r7, #8
 8001d24:	4618      	mov	r0, r3
 8001d26:	f004 faa5 	bl	8006274 <HAL_RCCEx_PeriphCLKConfig>
 8001d2a:	4603      	mov	r3, r0
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d001      	beq.n	8001d34 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001d30:	f7ff ff62 	bl	8001bf8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001d34:	f7ff ff63 	bl	8001bfe <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001d38:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001d3c:	f7ff ff6f 	bl	8001c1e <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001d40:	2200      	movs	r2, #0
 8001d42:	2100      	movs	r1, #0
 8001d44:	2002      	movs	r0, #2
 8001d46:	f002 f902 	bl	8003f4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001d4a:	2002      	movs	r0, #2
 8001d4c:	f002 f919 	bl	8003f82 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001d50:	2200      	movs	r2, #0
 8001d52:	2100      	movs	r1, #0
 8001d54:	202a      	movs	r0, #42	; 0x2a
 8001d56:	f002 f8fa 	bl	8003f4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001d5a:	202a      	movs	r0, #42	; 0x2a
 8001d5c:	f002 f911 	bl	8003f82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001d60:	bf00      	nop
 8001d62:	3740      	adds	r7, #64	; 0x40
 8001d64:	46bd      	mov	sp, r7
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	40002800 	.word	0x40002800

08001d6c <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8001d6c:	b480      	push	{r7}
 8001d6e:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8001d70:	4b03      	ldr	r3, [pc, #12]	; (8001d80 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8001d72:	2201      	movs	r2, #1
 8001d74:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8001d78:	bf00      	nop
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bc80      	pop	{r7}
 8001d7e:	4770      	bx	lr
 8001d80:	58000400 	.word	0x58000400

08001d84 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8001d84:	b480      	push	{r7}
 8001d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001d88:	bf00      	nop
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	bc80      	pop	{r7}
 8001d8e:	4770      	bx	lr

08001d90 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8001d90:	b480      	push	{r7}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001d94:	bf00      	nop
 8001d96:	46bd      	mov	sp, r7
 8001d98:	bc80      	pop	{r7}
 8001d9a:	4770      	bx	lr

08001d9c <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  /* Suspend sysTick : work around for degugger problem in dual core (tickets 71085,  72038, 71087 ) */
  HAL_SuspendTick();
 8001da0:	f001 f808 	bl	8002db4 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8001da4:	f7ff ffe2 	bl	8001d6c <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001da8:	2001      	movs	r0, #1
 8001daa:	f003 f823 	bl	8004df4 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}

08001db2 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8001db2:	b580      	push	{r7, lr}
 8001db4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for degugger problem in dual core */
  HAL_ResumeTick();
 8001db6:	f001 f80b 	bl	8002dd0 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8001dba:	f000 fe8f 	bl	8002adc <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}

08001dc2 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8001dc2:	b580      	push	{r7, lr}
 8001dc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8001dc6:	f000 fff5 	bl	8002db4 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001dca:	2101      	movs	r1, #1
 8001dcc:	2000      	movs	r0, #0
 8001dce:	f002 ff8d 	bl	8004cec <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8001dd2:	bf00      	nop
 8001dd4:	bd80      	pop	{r7, pc}

08001dd6 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8001dd6:	b580      	push	{r7, lr}
 8001dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Suspend sysTick */
  HAL_ResumeTick();
 8001dda:	f000 fff9 	bl	8002dd0 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8001dde:	bf00      	nop
 8001de0:	bd80      	pop	{r7, pc}

08001de2 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001de2:	b480      	push	{r7}
 8001de4:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001de6:	bf00      	nop
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bc80      	pop	{r7}
 8001dec:	4770      	bx	lr

08001dee <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001dee:	b480      	push	{r7}
 8001df0:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001df2:	bf00      	nop
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bc80      	pop	{r7}
 8001df8:	4770      	bx	lr

08001dfa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001dfa:	b480      	push	{r7}
 8001dfc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001dfe:	e7fe      	b.n	8001dfe <HardFault_Handler+0x4>

08001e00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e00:	b480      	push	{r7}
 8001e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e04:	e7fe      	b.n	8001e04 <MemManage_Handler+0x4>

08001e06 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e06:	b480      	push	{r7}
 8001e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e0a:	e7fe      	b.n	8001e0a <BusFault_Handler+0x4>

08001e0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e10:	e7fe      	b.n	8001e10 <UsageFault_Handler+0x4>

08001e12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e12:	b480      	push	{r7}
 8001e14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e16:	bf00      	nop
 8001e18:	46bd      	mov	sp, r7
 8001e1a:	bc80      	pop	{r7}
 8001e1c:	4770      	bx	lr

08001e1e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e1e:	b480      	push	{r7}
 8001e20:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e22:	bf00      	nop
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bc80      	pop	{r7}
 8001e28:	4770      	bx	lr

08001e2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e2a:	b480      	push	{r7}
 8001e2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e2e:	bf00      	nop
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bc80      	pop	{r7}
 8001e34:	4770      	bx	lr

08001e36 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e36:	b580      	push	{r7, lr}
 8001e38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e3a:	f000 ffa9 	bl	8002d90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e3e:	bf00      	nop
 8001e40:	bd80      	pop	{r7, pc}
	...

08001e44 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001e48:	4802      	ldr	r0, [pc, #8]	; (8001e54 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8001e4a:	f004 fe4b 	bl	8006ae4 <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	20001674 	.word	0x20001674

08001e58 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001e5c:	4802      	ldr	r0, [pc, #8]	; (8001e68 <DMA1_Channel1_IRQHandler+0x10>)
 8001e5e:	f002 fb27 	bl	80044b0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001e62:	bf00      	nop
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	200016b8 	.word	0x200016b8

08001e6c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001e70:	4802      	ldr	r0, [pc, #8]	; (8001e7c <USART1_IRQHandler+0x10>)
 8001e72:	f005 fc51 	bl	8007718 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001e76:	bf00      	nop
 8001e78:	bd80      	pop	{r7, pc}
 8001e7a:	bf00      	nop
 8001e7c:	20001718 	.word	0x20001718

08001e80 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001e84:	4802      	ldr	r0, [pc, #8]	; (8001e90 <RTC_Alarm_IRQHandler+0x10>)
 8001e86:	f004 fcdd 	bl	8006844 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001e8a:	bf00      	nop
 8001e8c:	bd80      	pop	{r7, pc}
 8001e8e:	bf00      	nop
 8001e90:	20001674 	.word	0x20001674

08001e94 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001e98:	4802      	ldr	r0, [pc, #8]	; (8001ea4 <SUBGHZ_Radio_IRQHandler+0x10>)
 8001e9a:	f005 f98b 	bl	80071b4 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001e9e:	bf00      	nop
 8001ea0:	bd80      	pop	{r7, pc}
 8001ea2:	bf00      	nop
 8001ea4:	200016ac 	.word	0x200016ac

08001ea8 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	b085      	sub	sp, #20
 8001eac:	af00      	add	r7, sp, #0
 8001eae:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001eb0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001eb4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001eb6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4313      	orrs	r3, r2
 8001ebe:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001ec0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001ec4:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	4013      	ands	r3, r2
 8001eca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ecc:	68fb      	ldr	r3, [r7, #12]
}
 8001ece:	bf00      	nop
 8001ed0:	3714      	adds	r7, #20
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bc80      	pop	{r7}
 8001ed6:	4770      	bx	lr

08001ed8 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0

  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001edc:	4b06      	ldr	r3, [pc, #24]	; (8001ef8 <MX_SUBGHZ_Init+0x20>)
 8001ede:	2208      	movs	r2, #8
 8001ee0:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001ee2:	4805      	ldr	r0, [pc, #20]	; (8001ef8 <MX_SUBGHZ_Init+0x20>)
 8001ee4:	f004 feea 	bl	8006cbc <HAL_SUBGHZ_Init>
 8001ee8:	4603      	mov	r3, r0
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d001      	beq.n	8001ef2 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8001eee:	f7ff fe83 	bl	8001bf8 <Error_Handler>
  }

}
 8001ef2:	bf00      	nop
 8001ef4:	bd80      	pop	{r7, pc}
 8001ef6:	bf00      	nop
 8001ef8:	200016ac 	.word	0x200016ac

08001efc <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b082      	sub	sp, #8
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001f04:	2001      	movs	r0, #1
 8001f06:	f7ff ffcf 	bl	8001ea8 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	2100      	movs	r1, #0
 8001f0e:	2032      	movs	r0, #50	; 0x32
 8001f10:	f002 f81d 	bl	8003f4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001f14:	2032      	movs	r0, #50	; 0x32
 8001f16:	f002 f834 	bl	8003f82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}

08001f22 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8001f22:	b480      	push	{r7}
 8001f24:	b083      	sub	sp, #12
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001f2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f2e:	689b      	ldr	r3, [r3, #8]
 8001f30:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001f34:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	608b      	str	r3, [r1, #8]
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bc80      	pop	{r7}
 8001f46:	4770      	bx	lr

08001f48 <LL_AHB2_GRP1_EnableClock>:
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001f50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f54:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001f56:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	4313      	orrs	r3, r2
 8001f5e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001f60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f64:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	4013      	ands	r3, r2
 8001f6a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f6c:	68fb      	ldr	r3, [r7, #12]
}
 8001f6e:	bf00      	nop
 8001f70:	3714      	adds	r7, #20
 8001f72:	46bd      	mov	sp, r7
 8001f74:	bc80      	pop	{r7}
 8001f76:	4770      	bx	lr

08001f78 <LL_AHB2_GRP1_DisableClock>:
{
 8001f78:	b480      	push	{r7}
 8001f7a:	b083      	sub	sp, #12
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8001f80:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001f84:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	43db      	mvns	r3, r3
 8001f8a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001f8e:	4013      	ands	r3, r2
 8001f90:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	bc80      	pop	{r7}
 8001f9a:	4770      	bx	lr

08001f9c <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8001f9c:	b480      	push	{r7}
 8001f9e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001fa0:	4b02      	ldr	r3, [pc, #8]	; (8001fac <LL_FLASH_GetUDN+0x10>)
 8001fa2:	681b      	ldr	r3, [r3, #0]
}
 8001fa4:	4618      	mov	r0, r3
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	bc80      	pop	{r7}
 8001faa:	4770      	bx	lr
 8001fac:	1fff7580 	.word	0x1fff7580

08001fb0 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8001fb4:	2000      	movs	r0, #0
 8001fb6:	f7ff ffb4 	bl	8001f22 <LL_RCC_SetClkAfterWakeFromStop>
  /*Initialises timer and RTC*/
  UTIL_TIMER_Init();
 8001fba:	f017 fe11 	bl	8019be0 <UTIL_TIMER_Init>

  Gpio_PreInit();
 8001fbe:	f000 f8a7 	bl	8002110 <Gpio_PreInit>

  /* Configure the debug mode*/
  DBG_Init();
 8001fc2:	f000 f94c 	bl	800225e <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8001fc6:	f017 f82b 	bl	8019020 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001fca:	4809      	ldr	r0, [pc, #36]	; (8001ff0 <SystemApp_Init+0x40>)
 8001fcc:	f017 f8c6 	bl	801915c <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001fd0:	2002      	movs	r0, #2
 8001fd2:	f017 f8d1 	bl	8019178 <UTIL_ADV_TRACE_SetVerboseLevel>
  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8001fd6:	f7ff fb73 	bl	80016c0 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8001fda:	f000 f98d 	bl	80022f8 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8001fde:	f017 fab1 	bl	8019544 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001fe2:	2101      	movs	r1, #1
 8001fe4:	2001      	movs	r0, #1
 8001fe6:	f017 faed 	bl	80195c4 <UTIL_LPM_SetOffMode>
#error LOW_POWER_DISABLE not defined
#endif /* LOW_POWER_DISABLE */
  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8001fea:	bf00      	nop
 8001fec:	bd80      	pop	{r7, pc}
 8001fee:	bf00      	nop
 8001ff0:	080020d1 	.word	0x080020d1

08001ff4 <UTIL_SEQ_Idle>:
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  * @param none
  * @retval  none
  */
void UTIL_SEQ_Idle(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8001ff8:	f017 fb14 	bl	8019624 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8001ffc:	bf00      	nop
 8001ffe:	bd80      	pop	{r7, pc}

08002000 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b084      	sub	sp, #16
 8002004:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 8002006:	2300      	movs	r3, #0
 8002008:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 800200a:	f7ff fbe1 	bl	80017d0 <SYS_GetBatteryLevel>
 800200e:	4603      	mov	r3, r0
 8002010:	80bb      	strh	r3, [r7, #4]

  /* Convert batterey level from mV to linea scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8002012:	88bb      	ldrh	r3, [r7, #4]
 8002014:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002018:	4293      	cmp	r3, r2
 800201a:	d902      	bls.n	8002022 <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 800201c:	23fe      	movs	r3, #254	; 0xfe
 800201e:	71fb      	strb	r3, [r7, #7]
 8002020:	e014      	b.n	800204c <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8002022:	88bb      	ldrh	r3, [r7, #4]
 8002024:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8002028:	d202      	bcs.n	8002030 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 800202a:	2300      	movs	r3, #0
 800202c:	71fb      	strb	r3, [r7, #7]
 800202e:	e00d      	b.n	800204c <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8002030:	88bb      	ldrh	r3, [r7, #4]
 8002032:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 8002036:	461a      	mov	r2, r3
 8002038:	4613      	mov	r3, r2
 800203a:	01db      	lsls	r3, r3, #7
 800203c:	1a9b      	subs	r3, r3, r2
 800203e:	005b      	lsls	r3, r3, #1
 8002040:	461a      	mov	r2, r3
 8002042:	4b09      	ldr	r3, [pc, #36]	; (8002068 <GetBatteryLevel+0x68>)
 8002044:	fba3 2302 	umull	r2, r3, r3, r2
 8002048:	09db      	lsrs	r3, r3, #7
 800204a:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 800204c:	79fb      	ldrb	r3, [r7, #7]
 800204e:	9300      	str	r3, [sp, #0]
 8002050:	4b06      	ldr	r3, [pc, #24]	; (800206c <GetBatteryLevel+0x6c>)
 8002052:	2201      	movs	r2, #1
 8002054:	2100      	movs	r1, #0
 8002056:	2002      	movs	r0, #2
 8002058:	f016 fffe 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 800205c:	79fb      	ldrb	r3, [r7, #7]
}
 800205e:	4618      	mov	r0, r3
 8002060:	3708      	adds	r7, #8
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}
 8002066:	bf00      	nop
 8002068:	1b4e81b5 	.word	0x1b4e81b5
 800206c:	0801aa20 	.word	0x0801aa20

08002070 <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 8002076:	2300      	movs	r3, #0
 8002078:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 800207a:	f7ff fb2f 	bl	80016dc <SYS_GetTemperatureLevel>
 800207e:	4603      	mov	r3, r0
 8002080:	2b00      	cmp	r3, #0
 8002082:	da00      	bge.n	8002086 <GetTemperatureLevel+0x16>
 8002084:	33ff      	adds	r3, #255	; 0xff
 8002086:	121b      	asrs	r3, r3, #8
 8002088:	b21b      	sxth	r3, r3
 800208a:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 800208c:	88fb      	ldrh	r3, [r7, #6]
}
 800208e:	4618      	mov	r0, r3
 8002090:	3708      	adds	r7, #8
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}

08002096 <GetDevAddr>:

  /* USER CODE END GetUniqueId_2 */
}

uint32_t GetDevAddr(void)
{
 8002096:	b590      	push	{r4, r7, lr}
 8002098:	b083      	sub	sp, #12
 800209a:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 800209c:	2300      	movs	r3, #0
 800209e:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 80020a0:	f7ff ff7c 	bl	8001f9c <LL_FLASH_GetUDN>
 80020a4:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020ac:	d10b      	bne.n	80020c6 <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 80020ae:	f000 fe9d 	bl	8002dec <HAL_GetUIDw0>
 80020b2:	4604      	mov	r4, r0
 80020b4:	f000 fea4 	bl	8002e00 <HAL_GetUIDw1>
 80020b8:	4603      	mov	r3, r0
 80020ba:	405c      	eors	r4, r3
 80020bc:	f000 feaa 	bl	8002e14 <HAL_GetUIDw2>
 80020c0:	4603      	mov	r3, r0
 80020c2:	4063      	eors	r3, r4
 80020c4:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 80020c6:	687b      	ldr	r3, [r7, #4]

}
 80020c8:	4618      	mov	r0, r3
 80020ca:	370c      	adds	r7, #12
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd90      	pop	{r4, r7, pc}

080020d0 <TimestampNow>:

/* USER CODE END ExF */

/* Private functions ---------------------------------------------------------*/
static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b086      	sub	sp, #24
 80020d4:	af02      	add	r7, sp, #8
 80020d6:	6078      	str	r0, [r7, #4]
 80020d8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 80020da:	f107 0308 	add.w	r3, r7, #8
 80020de:	4618      	mov	r0, r3
 80020e0:	f017 fd26 	bl	8019b30 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 80020e4:	68bb      	ldr	r3, [r7, #8]
 80020e6:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80020ea:	9200      	str	r2, [sp, #0]
 80020ec:	4a07      	ldr	r2, [pc, #28]	; (800210c <TimestampNow+0x3c>)
 80020ee:	2110      	movs	r1, #16
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f000 f869 	bl	80021c8 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7fe f83e 	bl	8000178 <strlen>
 80020fc:	4603      	mov	r3, r0
 80020fe:	b29a      	uxth	r2, r3
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8002104:	bf00      	nop
 8002106:	3710      	adds	r7, #16
 8002108:	46bd      	mov	sp, r7
 800210a:	bd80      	pop	{r7, pc}
 800210c:	0801aa2c 	.word	0x0801aa2c

08002110 <Gpio_PreInit>:

static void Gpio_PreInit(void)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Gpio_PreInit_1 */

  /* USER CODE END Gpio_PreInit_1 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002116:	1d3b      	adds	r3, r7, #4
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
 8002122:	611a      	str	r2, [r3, #16]
  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  /* Configure all GPIO as analog to reduce current consumption on non used IOs */
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002124:	2001      	movs	r0, #1
 8002126:	f7ff ff0f 	bl	8001f48 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800212a:	2002      	movs	r0, #2
 800212c:	f7ff ff0c 	bl	8001f48 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002130:	2004      	movs	r0, #4
 8002132:	f7ff ff09 	bl	8001f48 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002136:	2080      	movs	r0, #128	; 0x80
 8002138:	f7ff ff06 	bl	8001f48 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800213c:	2303      	movs	r3, #3
 800213e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002140:	2300      	movs	r3, #0
 8002142:	60fb      	str	r3, [r7, #12]
  /* All GPIOs except debug pins (SWCLK and SWD) */
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 8002144:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8002148:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800214a:	1d3b      	adds	r3, r7, #4
 800214c:	4619      	mov	r1, r3
 800214e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002152:	f002 fb77 	bl	8004844 <HAL_GPIO_Init>

  /* All GPIOs */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 8002156:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800215a:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800215c:	1d3b      	adds	r3, r7, #4
 800215e:	4619      	mov	r1, r3
 8002160:	480e      	ldr	r0, [pc, #56]	; (800219c <Gpio_PreInit+0x8c>)
 8002162:	f002 fb6f 	bl	8004844 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002166:	1d3b      	adds	r3, r7, #4
 8002168:	4619      	mov	r1, r3
 800216a:	480d      	ldr	r0, [pc, #52]	; (80021a0 <Gpio_PreInit+0x90>)
 800216c:	f002 fb6a 	bl	8004844 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002170:	1d3b      	adds	r3, r7, #4
 8002172:	4619      	mov	r1, r3
 8002174:	480b      	ldr	r0, [pc, #44]	; (80021a4 <Gpio_PreInit+0x94>)
 8002176:	f002 fb65 	bl	8004844 <HAL_GPIO_Init>

  /* Disable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_DISABLE();
 800217a:	2001      	movs	r0, #1
 800217c:	f7ff fefc 	bl	8001f78 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOB_CLK_DISABLE();
 8002180:	2002      	movs	r0, #2
 8002182:	f7ff fef9 	bl	8001f78 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 8002186:	2004      	movs	r0, #4
 8002188:	f7ff fef6 	bl	8001f78 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 800218c:	2080      	movs	r0, #128	; 0x80
 800218e:	f7ff fef3 	bl	8001f78 <LL_AHB2_GRP1_DisableClock>
  /* USER CODE BEGIN Gpio_PreInit_2 */

  /* USER CODE END Gpio_PreInit_2 */
}
 8002192:	bf00      	nop
 8002194:	3718      	adds	r7, #24
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	48000400 	.word	0x48000400
 80021a0:	48000800 	.word	0x48000800
 80021a4:	48001c00 	.word	0x48001c00

080021a8 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 80021a8:	b580      	push	{r7, lr}
 80021aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 80021ac:	2101      	movs	r1, #1
 80021ae:	2002      	movs	r0, #2
 80021b0:	f017 f9d8 	bl	8019564 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 80021b4:	bf00      	nop
 80021b6:	bd80      	pop	{r7, pc}

080021b8 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 80021b8:	b580      	push	{r7, lr}
 80021ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 80021bc:	2100      	movs	r1, #0
 80021be:	2002      	movs	r0, #2
 80021c0:	f017 f9d0 	bl	8019564 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 80021c4:	bf00      	nop
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 80021c8:	b40c      	push	{r2, r3}
 80021ca:	b580      	push	{r7, lr}
 80021cc:	b084      	sub	sp, #16
 80021ce:	af00      	add	r7, sp, #0
 80021d0:	6078      	str	r0, [r7, #4]
 80021d2:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80021d4:	f107 031c 	add.w	r3, r7, #28
 80021d8:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80021da:	6839      	ldr	r1, [r7, #0]
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	69ba      	ldr	r2, [r7, #24]
 80021e0:	6878      	ldr	r0, [r7, #4]
 80021e2:	f018 f8a3 	bl	801a32c <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 80021e6:	bf00      	nop
 80021e8:	3710      	adds	r7, #16
 80021ea:	46bd      	mov	sp, r7
 80021ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80021f0:	b002      	add	sp, #8
 80021f2:	4770      	bx	lr

080021f4 <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021f4:	b480      	push	{r7}
 80021f6:	b083      	sub	sp, #12
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 80021fc:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 80021fe:	4618      	mov	r0, r3
 8002200:	370c      	adds	r7, #12
 8002202:	46bd      	mov	sp, r7
 8002204:	bc80      	pop	{r7}
 8002206:	4770      	bx	lr

08002208 <HAL_GetTick>:
  * @brief Provide a tick value in millisecond measured using RTC
  * @note This function overwrites the __weak one from HAL
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 800220c:	f000 f92e 	bl	800246c <TIMER_IF_GetTimerValue>
 8002210:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 8002212:	4618      	mov	r0, r3
 8002214:	bd80      	pop	{r7, pc}

08002216 <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8002216:	b580      	push	{r7, lr}
 8002218:	b082      	sub	sp, #8
 800221a:	af00      	add	r7, sp, #0
 800221c:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	4618      	mov	r0, r3
 8002222:	f000 f991 	bl	8002548 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 8002226:	bf00      	nop
 8002228:	3708      	adds	r7, #8
 800222a:	46bd      	mov	sp, r7
 800222c:	bd80      	pop	{r7, pc}

0800222e <LL_AHB2_GRP1_EnableClock>:
{
 800222e:	b480      	push	{r7}
 8002230:	b085      	sub	sp, #20
 8002232:	af00      	add	r7, sp, #0
 8002234:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002236:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800223a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800223c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	4313      	orrs	r3, r2
 8002244:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002246:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800224a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	4013      	ands	r3, r2
 8002250:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002252:	68fb      	ldr	r3, [r7, #12]
}
 8002254:	bf00      	nop
 8002256:	3714      	adds	r7, #20
 8002258:	46bd      	mov	sp, r7
 800225a:	bc80      	pop	{r7}
 800225c:	4770      	bx	lr

0800225e <DBG_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void DBG_Init(void)
{
 800225e:	b580      	push	{r7, lr}
 8002260:	b086      	sub	sp, #24
 8002262:	af00      	add	r7, sp, #0
  HAL_DBGMCU_EnableDBGStandbyMode();

#elif defined (DEBUGGER_ON) && (DEBUGGER_ON == 0) /* DEBUGGER_OFF */
  /* Put the debugger pin PA13 and P14 in analog for LowPower*/
  /* The 4 debug lines above are simply not set in this case */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002264:	1d3b      	adds	r3, r7, #4
 8002266:	2200      	movs	r2, #0
 8002268:	601a      	str	r2, [r3, #0]
 800226a:	605a      	str	r2, [r3, #4]
 800226c:	609a      	str	r2, [r3, #8]
 800226e:	60da      	str	r2, [r3, #12]
 8002270:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Mode   = GPIO_MODE_ANALOG;
 8002272:	2303      	movs	r3, #3
 8002274:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull   = GPIO_NOPULL;
 8002276:	2300      	movs	r3, #0
 8002278:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pin    = (GPIO_PIN_13 | GPIO_PIN_14);
 800227a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800227e:	607b      	str	r3, [r7, #4]
  /* make sure clock is enabled before setting the pins with HAL_GPIO_Init() */
  __HAL_RCC_GPIOA_CLK_ENABLE() ;
 8002280:	2001      	movs	r0, #1
 8002282:	f7ff ffd4 	bl	800222e <LL_AHB2_GRP1_EnableClock>
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002286:	1d3b      	adds	r3, r7, #4
 8002288:	4619      	mov	r1, r3
 800228a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800228e:	f002 fad9 	bl	8004844 <HAL_GPIO_Init>

  HAL_DBGMCU_DisableDBGSleepMode();
 8002292:	f000 fdc9 	bl	8002e28 <HAL_DBGMCU_DisableDBGSleepMode>
  HAL_DBGMCU_DisableDBGStopMode();
 8002296:	f000 fdcd 	bl	8002e34 <HAL_DBGMCU_DisableDBGStopMode>
  HAL_DBGMCU_DisableDBGStandbyMode();
 800229a:	f000 fdd1 	bl	8002e40 <HAL_DBGMCU_DisableDBGStandbyMode>
#error "DEBUGGER_ON not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */
  /* USER CODE BEGIN DBG_Init_Last */

  /* USER CODE END DBG_Init_Last */
}
 800229e:	bf00      	nop
 80022a0:	3718      	adds	r7, #24
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
	...

080022a8 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
void EnvSensors_Read(sensor_t *sensor_data)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b087      	sub	sp, #28
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read_1 */

  /* USER CODE END EnvSensors_Read_1 */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 80022b0:	4b0c      	ldr	r3, [pc, #48]	; (80022e4 <EnvSensors_Read+0x3c>)
 80022b2:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 80022b4:	4b0c      	ldr	r3, [pc, #48]	; (80022e8 <EnvSensors_Read+0x40>)
 80022b6:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 80022b8:	4b0c      	ldr	r3, [pc, #48]	; (80022ec <EnvSensors_Read+0x44>)
 80022ba:	60fb      	str	r3, [r7, #12]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */
#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif  /* SENSOR_ENABLED */

  sensor_data->humidity    = HUMIDITY_Value;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	697a      	ldr	r2, [r7, #20]
 80022c0:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	693a      	ldr	r2, [r7, #16]
 80022c6:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	68fa      	ldr	r2, [r7, #12]
 80022cc:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	4a07      	ldr	r2, [pc, #28]	; (80022f0 <EnvSensors_Read+0x48>)
 80022d2:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	4a07      	ldr	r2, [pc, #28]	; (80022f4 <EnvSensors_Read+0x4c>)
 80022d8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN EnvSensors_Read_Last */

  /* USER CODE END EnvSensors_Read_Last */
}
 80022da:	bf00      	nop
 80022dc:	371c      	adds	r7, #28
 80022de:	46bd      	mov	sp, r7
 80022e0:	bc80      	pop	{r7}
 80022e2:	4770      	bx	lr
 80022e4:	42480000 	.word	0x42480000
 80022e8:	41900000 	.word	0x41900000
 80022ec:	447a0000 	.word	0x447a0000
 80022f0:	003e090d 	.word	0x003e090d
 80022f4:	000503ab 	.word	0x000503ab

080022f8 <EnvSensors_Init>:

void  EnvSensors_Init(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	af00      	add	r7, sp, #0
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  /* USER CODE BEGIN EnvSensors_Init_Last */

  /* USER CODE END EnvSensors_Init_Last */
}
 80022fc:	bf00      	nop
 80022fe:	46bd      	mov	sp, r7
 8002300:	bc80      	pop	{r7}
 8002302:	4770      	bx	lr

08002304 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	689b      	ldr	r3, [r3, #8]
}
 8002310:	4618      	mov	r0, r3
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	bc80      	pop	{r7}
 8002318:	4770      	bx	lr
	...

0800231c <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 800231c:	b580      	push	{r7, lr}
 800231e:	b082      	sub	sp, #8
 8002320:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002322:	2300      	movs	r3, #0
 8002324:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init_1 */

  /* USER CODE END TIMER_IF_Init_1 */
  if (RTC_Initialized == false)
 8002326:	4b14      	ldr	r3, [pc, #80]	; (8002378 <TIMER_IF_Init+0x5c>)
 8002328:	781b      	ldrb	r3, [r3, #0]
 800232a:	f083 0301 	eor.w	r3, r3, #1
 800232e:	b2db      	uxtb	r3, r3
 8002330:	2b00      	cmp	r3, #0
 8002332:	d01b      	beq.n	800236c <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002334:	4b11      	ldr	r3, [pc, #68]	; (800237c <TIMER_IF_Init+0x60>)
 8002336:	f04f 32ff 	mov.w	r2, #4294967295
 800233a:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 800233c:	f7ff fc88 	bl	8001c50 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8002340:	f000 f856 	bl	80023f0 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by MX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002344:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002348:	480c      	ldr	r0, [pc, #48]	; (800237c <TIMER_IF_Init+0x60>)
 800234a:	f004 fa25 	bl	8006798 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800234e:	4b0b      	ldr	r3, [pc, #44]	; (800237c <TIMER_IF_Init+0x60>)
 8002350:	f04f 32ff 	mov.w	r2, #4294967295
 8002354:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8002356:	4809      	ldr	r0, [pc, #36]	; (800237c <TIMER_IF_Init+0x60>)
 8002358:	f004 fb56 	bl	8006a08 <HAL_RTCEx_EnableBypassShadow>
    /*Initialise MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 800235c:	2000      	movs	r0, #0
 800235e:	f000 f9a7 	bl	80026b0 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8002362:	f000 f85f 	bl	8002424 <TIMER_IF_SetTimerContext>

    RTC_Initialized = true;
 8002366:	4b04      	ldr	r3, [pc, #16]	; (8002378 <TIMER_IF_Init+0x5c>)
 8002368:	2201      	movs	r2, #1
 800236a:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 800236c:	79fb      	ldrb	r3, [r7, #7]
}
 800236e:	4618      	mov	r0, r3
 8002370:	3708      	adds	r7, #8
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	20000328 	.word	0x20000328
 800237c:	20001674 	.word	0x20001674

08002380 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08e      	sub	sp, #56	; 0x38
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002388:	2300      	movs	r3, #0
 800238a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 800238e:	f107 0308 	add.w	r3, r7, #8
 8002392:	222c      	movs	r2, #44	; 0x2c
 8002394:	2100      	movs	r1, #0
 8002396:	4618      	mov	r0, r3
 8002398:	f018 f942 	bl	801a620 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 800239c:	f000 f828 	bl	80023f0 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 80023a0:	4b11      	ldr	r3, [pc, #68]	; (80023e8 <TIMER_IF_StartTimer+0x68>)
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	687a      	ldr	r2, [r7, #4]
 80023a6:	4413      	add	r3, r2
 80023a8:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 80023aa:	2300      	movs	r3, #0
 80023ac:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	43db      	mvns	r3, r3
 80023b2:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 80023b4:	2300      	movs	r3, #0
 80023b6:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 80023b8:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 80023bc:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 80023be:	f44f 7380 	mov.w	r3, #256	; 0x100
 80023c2:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 80023c4:	f107 0308 	add.w	r3, r7, #8
 80023c8:	2201      	movs	r2, #1
 80023ca:	4619      	mov	r1, r3
 80023cc:	4807      	ldr	r0, [pc, #28]	; (80023ec <TIMER_IF_StartTimer+0x6c>)
 80023ce:	f004 f8e5 	bl	800659c <HAL_RTC_SetAlarm_IT>
 80023d2:	4603      	mov	r3, r0
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d001      	beq.n	80023dc <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 80023d8:	f7ff fc0e 	bl	8001bf8 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 80023dc:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3738      	adds	r7, #56	; 0x38
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	2000032c 	.word	0x2000032c
 80023ec:	20001674 	.word	0x20001674

080023f0 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	b082      	sub	sp, #8
 80023f4:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80023f6:	2300      	movs	r3, #0
 80023f8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 80023fa:	4b08      	ldr	r3, [pc, #32]	; (800241c <TIMER_IF_StopTimer+0x2c>)
 80023fc:	2201      	movs	r2, #1
 80023fe:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002400:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002404:	4806      	ldr	r0, [pc, #24]	; (8002420 <TIMER_IF_StopTimer+0x30>)
 8002406:	f004 f9c7 	bl	8006798 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800240a:	4b05      	ldr	r3, [pc, #20]	; (8002420 <TIMER_IF_StopTimer+0x30>)
 800240c:	f04f 32ff 	mov.w	r2, #4294967295
 8002410:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8002412:	79fb      	ldrb	r3, [r7, #7]
}
 8002414:	4618      	mov	r0, r3
 8002416:	3708      	adds	r7, #8
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40002800 	.word	0x40002800
 8002420:	20001674 	.word	0x20001674

08002424 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002424:	b580      	push	{r7, lr}
 8002426:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002428:	f000 f962 	bl	80026f0 <GetTimerTicks>
 800242c:	4603      	mov	r3, r0
 800242e:	4a03      	ldr	r2, [pc, #12]	; (800243c <TIMER_IF_SetTimerContext+0x18>)
 8002430:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002432:	4b02      	ldr	r3, [pc, #8]	; (800243c <TIMER_IF_SetTimerContext+0x18>)
 8002434:	681b      	ldr	r3, [r3, #0]
}
 8002436:	4618      	mov	r0, r3
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	2000032c 	.word	0x2000032c

08002440 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002440:	b480      	push	{r7}
 8002442:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002444:	4b02      	ldr	r3, [pc, #8]	; (8002450 <TIMER_IF_GetTimerContext+0x10>)
 8002446:	681b      	ldr	r3, [r3, #0]
}
 8002448:	4618      	mov	r0, r3
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr
 8002450:	2000032c 	.word	0x2000032c

08002454 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002458:	f000 f94a 	bl	80026f0 <GetTimerTicks>
 800245c:	4602      	mov	r2, r0
 800245e:	4b02      	ldr	r3, [pc, #8]	; (8002468 <TIMER_IF_GetTimerElapsedTime+0x14>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	1ad3      	subs	r3, r2, r3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8002464:	4618      	mov	r0, r3
 8002466:	bd80      	pop	{r7, pc}
 8002468:	2000032c 	.word	0x2000032c

0800246c <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8002470:	4b05      	ldr	r3, [pc, #20]	; (8002488 <TIMER_IF_GetTimerValue+0x1c>)
 8002472:	781b      	ldrb	r3, [r3, #0]
 8002474:	2b00      	cmp	r3, #0
 8002476:	d003      	beq.n	8002480 <TIMER_IF_GetTimerValue+0x14>
  {
    return GetTimerTicks();
 8002478:	f000 f93a 	bl	80026f0 <GetTimerTicks>
 800247c:	4603      	mov	r3, r0
 800247e:	e000      	b.n	8002482 <TIMER_IF_GetTimerValue+0x16>
  }
  else
  {
    return 0;
 8002480:	2300      	movs	r3, #0
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
}
 8002482:	4618      	mov	r0, r3
 8002484:	bd80      	pop	{r7, pc}
 8002486:	bf00      	nop
 8002488:	20000328 	.word	0x20000328

0800248c <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 800248c:	b480      	push	{r7}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return (MIN_ALARM_DELAY);
 8002490:	2303      	movs	r3, #3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8002492:	4618      	mov	r0, r3
 8002494:	46bd      	mov	sp, r7
 8002496:	bc80      	pop	{r7}
 8002498:	4770      	bx	lr

0800249a <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 800249a:	b5b0      	push	{r4, r5, r7, lr}
 800249c:	b082      	sub	sp, #8
 800249e:	af00      	add	r7, sp, #0
 80024a0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	461a      	mov	r2, r3
 80024a6:	f04f 0300 	mov.w	r3, #0
 80024aa:	0d95      	lsrs	r5, r2, #22
 80024ac:	0294      	lsls	r4, r2, #10
 80024ae:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80024b2:	f04f 0300 	mov.w	r3, #0
 80024b6:	4620      	mov	r0, r4
 80024b8:	4629      	mov	r1, r5
 80024ba:	f7fe fb4f 	bl	8000b5c <__aeabi_uldivmod>
 80024be:	4602      	mov	r2, r0
 80024c0:	460b      	mov	r3, r1
 80024c2:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3708      	adds	r7, #8
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bdb0      	pop	{r4, r5, r7, pc}

080024cc <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 80024cc:	b4b0      	push	{r4, r5, r7}
 80024ce:	b083      	sub	sp, #12
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	4618      	mov	r0, r3
 80024d8:	f04f 0100 	mov.w	r1, #0
 80024dc:	4602      	mov	r2, r0
 80024de:	460b      	mov	r3, r1
 80024e0:	f04f 0400 	mov.w	r4, #0
 80024e4:	f04f 0500 	mov.w	r5, #0
 80024e8:	015d      	lsls	r5, r3, #5
 80024ea:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 80024ee:	0154      	lsls	r4, r2, #5
 80024f0:	4622      	mov	r2, r4
 80024f2:	462b      	mov	r3, r5
 80024f4:	1a12      	subs	r2, r2, r0
 80024f6:	eb63 0301 	sbc.w	r3, r3, r1
 80024fa:	f04f 0400 	mov.w	r4, #0
 80024fe:	f04f 0500 	mov.w	r5, #0
 8002502:	009d      	lsls	r5, r3, #2
 8002504:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8002508:	0094      	lsls	r4, r2, #2
 800250a:	4622      	mov	r2, r4
 800250c:	462b      	mov	r3, r5
 800250e:	1812      	adds	r2, r2, r0
 8002510:	eb41 0303 	adc.w	r3, r1, r3
 8002514:	f04f 0000 	mov.w	r0, #0
 8002518:	f04f 0100 	mov.w	r1, #0
 800251c:	00d9      	lsls	r1, r3, #3
 800251e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002522:	00d0      	lsls	r0, r2, #3
 8002524:	4602      	mov	r2, r0
 8002526:	460b      	mov	r3, r1
 8002528:	4610      	mov	r0, r2
 800252a:	4619      	mov	r1, r3
 800252c:	f04f 0200 	mov.w	r2, #0
 8002530:	f04f 0300 	mov.w	r3, #0
 8002534:	0a82      	lsrs	r2, r0, #10
 8002536:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 800253a:	0a8b      	lsrs	r3, r1, #10
 800253c:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 800253e:	4618      	mov	r0, r3
 8002540:	370c      	adds	r7, #12
 8002542:	46bd      	mov	sp, r7
 8002544:	bcb0      	pop	{r4, r5, r7}
 8002546:	4770      	bx	lr

08002548 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8002548:	b580      	push	{r7, lr}
 800254a:	b084      	sub	sp, #16
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f7ff ffa2 	bl	800249a <TIMER_IF_Convert_ms2Tick>
 8002556:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8002558:	f000 f8ca 	bl	80026f0 <GetTimerTicks>
 800255c:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800255e:	e000      	b.n	8002562 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8002560:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002562:	f000 f8c5 	bl	80026f0 <GetTimerTicks>
 8002566:	4602      	mov	r2, r0
 8002568:	68bb      	ldr	r3, [r7, #8]
 800256a:	1ad3      	subs	r3, r2, r3
 800256c:	68fa      	ldr	r2, [r7, #12]
 800256e:	429a      	cmp	r2, r3
 8002570:	d8f6      	bhi.n	8002560 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002572:	bf00      	nop
 8002574:	bf00      	nop
 8002576:	3710      	adds	r7, #16
 8002578:	46bd      	mov	sp, r7
 800257a:	bd80      	pop	{r7, pc}

0800257c <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 800257c:	b580      	push	{r7, lr}
 800257e:	b082      	sub	sp, #8
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_Handler();
 8002584:	f017 fc7a 	bl	8019e7c <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8002588:	bf00      	nop
 800258a:	3708      	adds	r7, #8
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}

08002590 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8002598:	f000 f89a 	bl	80026d0 <TIMER_IF_BkUp_Read_MSBticks>
 800259c:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	3301      	adds	r3, #1
 80025a2:	4618      	mov	r0, r3
 80025a4:	f000 f884 	bl	80026b0 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 80025a8:	bf00      	nop
 80025aa:	3710      	adds	r7, #16
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}

080025b0 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 80025b0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80025b4:	b088      	sub	sp, #32
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 80025ba:	f000 f899 	bl	80026f0 <GetTimerTicks>
 80025be:	61f8      	str	r0, [r7, #28]
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 80025c0:	f000 f886 	bl	80026d0 <TIMER_IF_BkUp_Read_MSBticks>
 80025c4:	61b8      	str	r0, [r7, #24]

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 80025c6:	69bb      	ldr	r3, [r7, #24]
 80025c8:	4618      	mov	r0, r3
 80025ca:	f04f 0100 	mov.w	r1, #0
 80025ce:	f04f 0200 	mov.w	r2, #0
 80025d2:	f04f 0300 	mov.w	r3, #0
 80025d6:	0003      	movs	r3, r0
 80025d8:	2200      	movs	r2, #0
 80025da:	69f9      	ldr	r1, [r7, #28]
 80025dc:	4608      	mov	r0, r1
 80025de:	f04f 0100 	mov.w	r1, #0
 80025e2:	eb12 0800 	adds.w	r8, r2, r0
 80025e6:	eb43 0901 	adc.w	r9, r3, r1
 80025ea:	e9c7 8904 	strd	r8, r9, [r7, #16]

  uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 80025ee:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80025f2:	f04f 0200 	mov.w	r2, #0
 80025f6:	f04f 0300 	mov.w	r3, #0
 80025fa:	0a82      	lsrs	r2, r0, #10
 80025fc:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002600:	0a8b      	lsrs	r3, r1, #10
 8002602:	4613      	mov	r3, r2
 8002604:	60fb      	str	r3, [r7, #12]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	461a      	mov	r2, r3
 800260a:	f04f 0300 	mov.w	r3, #0
 800260e:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8002612:	f04f 0100 	mov.w	r1, #0
 8002616:	ea02 0400 	and.w	r4, r2, r0
 800261a:	ea03 0501 	and.w	r5, r3, r1
 800261e:	e9c7 4504 	strd	r4, r5, [r7, #16]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002622:	693b      	ldr	r3, [r7, #16]
 8002624:	4618      	mov	r0, r3
 8002626:	f7ff ff51 	bl	80024cc <TIMER_IF_Convert_Tick2ms>
 800262a:	4603      	mov	r3, r0
 800262c:	b29a      	uxth	r2, r3
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	801a      	strh	r2, [r3, #0]

  return seconds;
 8002632:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
}
 8002634:	4618      	mov	r0, r3
 8002636:	3720      	adds	r7, #32
 8002638:	46bd      	mov	sp, r7
 800263a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

08002640 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002648:	687a      	ldr	r2, [r7, #4]
 800264a:	2100      	movs	r1, #0
 800264c:	4803      	ldr	r0, [pc, #12]	; (800265c <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 800264e:	f004 fa6d 	bl	8006b2c <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8002652:	bf00      	nop
 8002654:	3708      	adds	r7, #8
 8002656:	46bd      	mov	sp, r7
 8002658:	bd80      	pop	{r7, pc}
 800265a:	bf00      	nop
 800265c:	20001674 	.word	0x20001674

08002660 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b082      	sub	sp, #8
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	2101      	movs	r1, #1
 800266c:	4803      	ldr	r0, [pc, #12]	; (800267c <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 800266e:	f004 fa5d 	bl	8006b2c <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8002672:	bf00      	nop
 8002674:	3708      	adds	r7, #8
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	20001674 	.word	0x20001674

08002680 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8002684:	2100      	movs	r1, #0
 8002686:	4803      	ldr	r0, [pc, #12]	; (8002694 <TIMER_IF_BkUp_Read_Seconds+0x14>)
 8002688:	f004 fa68 	bl	8006b5c <HAL_RTCEx_BKUPRead>
 800268c:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
}
 800268e:	4618      	mov	r0, r3
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	20001674 	.word	0x20001674

08002698 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 800269c:	2101      	movs	r1, #1
 800269e:	4803      	ldr	r0, [pc, #12]	; (80026ac <TIMER_IF_BkUp_Read_SubSeconds+0x14>)
 80026a0:	f004 fa5c 	bl	8006b5c <HAL_RTCEx_BKUPRead>
 80026a4:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	20001674 	.word	0x20001674

080026b0 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 80026b0:	b580      	push	{r7, lr}
 80026b2:	b082      	sub	sp, #8
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	2102      	movs	r1, #2
 80026bc:	4803      	ldr	r0, [pc, #12]	; (80026cc <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 80026be:	f004 fa35 	bl	8006b2c <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 80026c2:	bf00      	nop
 80026c4:	3708      	adds	r7, #8
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}
 80026ca:	bf00      	nop
 80026cc:	20001674 	.word	0x20001674

080026d0 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 80026d6:	2102      	movs	r1, #2
 80026d8:	4804      	ldr	r0, [pc, #16]	; (80026ec <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 80026da:	f004 fa3f 	bl	8006b5c <HAL_RTCEx_BKUPRead>
 80026de:	6078      	str	r0, [r7, #4]
  return MSBticks;
 80026e0:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	3708      	adds	r7, #8
 80026e6:	46bd      	mov	sp, r7
 80026e8:	bd80      	pop	{r7, pc}
 80026ea:	bf00      	nop
 80026ec:	20001674 	.word	0x20001674

080026f0 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 80026f0:	b580      	push	{r7, lr}
 80026f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 80026f4:	4803      	ldr	r0, [pc, #12]	; (8002704 <GetTimerTicks+0x14>)
 80026f6:	f7ff fe05 	bl	8002304 <LL_RTC_TIME_GetSubSecond>
 80026fa:	4603      	mov	r3, r0
 80026fc:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 80026fe:	4618      	mov	r0, r3
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	40002800 	.word	0x40002800

08002708 <LL_AHB2_GRP1_EnableClock>:
{
 8002708:	b480      	push	{r7}
 800270a:	b085      	sub	sp, #20
 800270c:	af00      	add	r7, sp, #0
 800270e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002710:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002714:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002716:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	4313      	orrs	r3, r2
 800271e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002720:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002724:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	4013      	ands	r3, r2
 800272a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800272c:	68fb      	ldr	r3, [r7, #12]
}
 800272e:	bf00      	nop
 8002730:	3714      	adds	r7, #20
 8002732:	46bd      	mov	sp, r7
 8002734:	bc80      	pop	{r7}
 8002736:	4770      	bx	lr

08002738 <LL_APB2_GRP1_EnableClock>:
{
 8002738:	b480      	push	{r7}
 800273a:	b085      	sub	sp, #20
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002740:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002744:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002746:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	4313      	orrs	r3, r2
 800274e:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002750:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002754:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	4013      	ands	r3, r2
 800275a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800275c:	68fb      	ldr	r3, [r7, #12]
}
 800275e:	bf00      	nop
 8002760:	3714      	adds	r7, #20
 8002762:	46bd      	mov	sp, r7
 8002764:	bc80      	pop	{r7}
 8002766:	4770      	bx	lr

08002768 <LL_APB2_GRP1_DisableClock>:
{
 8002768:	b480      	push	{r7}
 800276a:	b083      	sub	sp, #12
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8002770:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002774:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	43db      	mvns	r3, r3
 800277a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800277e:	4013      	ands	r3, r2
 8002780:	660b      	str	r3, [r1, #96]	; 0x60
}
 8002782:	bf00      	nop
 8002784:	370c      	adds	r7, #12
 8002786:	46bd      	mov	sp, r7
 8002788:	bc80      	pop	{r7}
 800278a:	4770      	bx	lr

0800278c <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800278c:	b580      	push	{r7, lr}
 800278e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8002790:	4b22      	ldr	r3, [pc, #136]	; (800281c <MX_USART1_UART_Init+0x90>)
 8002792:	4a23      	ldr	r2, [pc, #140]	; (8002820 <MX_USART1_UART_Init+0x94>)
 8002794:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = USART_BAUDRATE;
 8002796:	4b21      	ldr	r3, [pc, #132]	; (800281c <MX_USART1_UART_Init+0x90>)
 8002798:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800279c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800279e:	4b1f      	ldr	r3, [pc, #124]	; (800281c <MX_USART1_UART_Init+0x90>)
 80027a0:	2200      	movs	r2, #0
 80027a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80027a4:	4b1d      	ldr	r3, [pc, #116]	; (800281c <MX_USART1_UART_Init+0x90>)
 80027a6:	2200      	movs	r2, #0
 80027a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80027aa:	4b1c      	ldr	r3, [pc, #112]	; (800281c <MX_USART1_UART_Init+0x90>)
 80027ac:	2200      	movs	r2, #0
 80027ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80027b0:	4b1a      	ldr	r3, [pc, #104]	; (800281c <MX_USART1_UART_Init+0x90>)
 80027b2:	220c      	movs	r2, #12
 80027b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80027b6:	4b19      	ldr	r3, [pc, #100]	; (800281c <MX_USART1_UART_Init+0x90>)
 80027b8:	2200      	movs	r2, #0
 80027ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80027bc:	4b17      	ldr	r3, [pc, #92]	; (800281c <MX_USART1_UART_Init+0x90>)
 80027be:	2200      	movs	r2, #0
 80027c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80027c2:	4b16      	ldr	r3, [pc, #88]	; (800281c <MX_USART1_UART_Init+0x90>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80027c8:	4b14      	ldr	r3, [pc, #80]	; (800281c <MX_USART1_UART_Init+0x90>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80027ce:	4b13      	ldr	r3, [pc, #76]	; (800281c <MX_USART1_UART_Init+0x90>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80027d4:	4811      	ldr	r0, [pc, #68]	; (800281c <MX_USART1_UART_Init+0x90>)
 80027d6:	f004 fea0 	bl	800751a <HAL_UART_Init>
 80027da:	4603      	mov	r3, r0
 80027dc:	2b00      	cmp	r3, #0
 80027de:	d001      	beq.n	80027e4 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80027e0:	f7ff fa0a 	bl	8001bf8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027e4:	2100      	movs	r1, #0
 80027e6:	480d      	ldr	r0, [pc, #52]	; (800281c <MX_USART1_UART_Init+0x90>)
 80027e8:	f006 fb04 	bl	8008df4 <HAL_UARTEx_SetTxFifoThreshold>
 80027ec:	4603      	mov	r3, r0
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d001      	beq.n	80027f6 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80027f2:	f7ff fa01 	bl	8001bf8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80027f6:	2100      	movs	r1, #0
 80027f8:	4808      	ldr	r0, [pc, #32]	; (800281c <MX_USART1_UART_Init+0x90>)
 80027fa:	f006 fb39 	bl	8008e70 <HAL_UARTEx_SetRxFifoThreshold>
 80027fe:	4603      	mov	r3, r0
 8002800:	2b00      	cmp	r3, #0
 8002802:	d001      	beq.n	8002808 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002804:	f7ff f9f8 	bl	8001bf8 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8002808:	4804      	ldr	r0, [pc, #16]	; (800281c <MX_USART1_UART_Init+0x90>)
 800280a:	f006 fab8 	bl	8008d7e <HAL_UARTEx_EnableFifoMode>
 800280e:	4603      	mov	r3, r0
 8002810:	2b00      	cmp	r3, #0
 8002812:	d001      	beq.n	8002818 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002814:	f7ff f9f0 	bl	8001bf8 <Error_Handler>
  }

}
 8002818:	bf00      	nop
 800281a:	bd80      	pop	{r7, pc}
 800281c:	20001718 	.word	0x20001718
 8002820:	40013800 	.word	0x40013800

08002824 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b096      	sub	sp, #88	; 0x58
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800282c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002830:	2200      	movs	r2, #0
 8002832:	601a      	str	r2, [r3, #0]
 8002834:	605a      	str	r2, [r3, #4]
 8002836:	609a      	str	r2, [r3, #8]
 8002838:	60da      	str	r2, [r3, #12]
 800283a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800283c:	f107 030c 	add.w	r3, r7, #12
 8002840:	2238      	movs	r2, #56	; 0x38
 8002842:	2100      	movs	r1, #0
 8002844:	4618      	mov	r0, r3
 8002846:	f017 feeb 	bl	801a620 <memset>
  if(uartHandle->Instance==USART1)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a33      	ldr	r2, [pc, #204]	; (800291c <HAL_UART_MspInit+0xf8>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d15f      	bne.n	8002914 <HAL_UART_MspInit+0xf0>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002854:	2301      	movs	r3, #1
 8002856:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002858:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 800285c:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800285e:	f107 030c 	add.w	r3, r7, #12
 8002862:	4618      	mov	r0, r3
 8002864:	f003 fd06 	bl	8006274 <HAL_RCCEx_PeriphCLKConfig>
 8002868:	4603      	mov	r3, r0
 800286a:	2b00      	cmp	r3, #0
 800286c:	d001      	beq.n	8002872 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800286e:	f7ff f9c3 	bl	8001bf8 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002872:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002876:	f7ff ff5f 	bl	8002738 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800287a:	2002      	movs	r0, #2
 800287c:	f7ff ff44 	bl	8002708 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 8002880:	23c0      	movs	r3, #192	; 0xc0
 8002882:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002884:	2302      	movs	r3, #2
 8002886:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002888:	2300      	movs	r3, #0
 800288a:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800288c:	2300      	movs	r3, #0
 800288e:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002890:	2307      	movs	r3, #7
 8002892:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002894:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002898:	4619      	mov	r1, r3
 800289a:	4821      	ldr	r0, [pc, #132]	; (8002920 <HAL_UART_MspInit+0xfc>)
 800289c:	f001 ffd2 	bl	8004844 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel1;
 80028a0:	4b20      	ldr	r3, [pc, #128]	; (8002924 <HAL_UART_MspInit+0x100>)
 80028a2:	4a21      	ldr	r2, [pc, #132]	; (8002928 <HAL_UART_MspInit+0x104>)
 80028a4:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80028a6:	4b1f      	ldr	r3, [pc, #124]	; (8002924 <HAL_UART_MspInit+0x100>)
 80028a8:	2212      	movs	r2, #18
 80028aa:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80028ac:	4b1d      	ldr	r3, [pc, #116]	; (8002924 <HAL_UART_MspInit+0x100>)
 80028ae:	2210      	movs	r2, #16
 80028b0:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80028b2:	4b1c      	ldr	r3, [pc, #112]	; (8002924 <HAL_UART_MspInit+0x100>)
 80028b4:	2200      	movs	r2, #0
 80028b6:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80028b8:	4b1a      	ldr	r3, [pc, #104]	; (8002924 <HAL_UART_MspInit+0x100>)
 80028ba:	2280      	movs	r2, #128	; 0x80
 80028bc:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80028be:	4b19      	ldr	r3, [pc, #100]	; (8002924 <HAL_UART_MspInit+0x100>)
 80028c0:	2200      	movs	r2, #0
 80028c2:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80028c4:	4b17      	ldr	r3, [pc, #92]	; (8002924 <HAL_UART_MspInit+0x100>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80028ca:	4b16      	ldr	r3, [pc, #88]	; (8002924 <HAL_UART_MspInit+0x100>)
 80028cc:	2200      	movs	r2, #0
 80028ce:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80028d0:	4b14      	ldr	r3, [pc, #80]	; (8002924 <HAL_UART_MspInit+0x100>)
 80028d2:	2200      	movs	r2, #0
 80028d4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80028d6:	4813      	ldr	r0, [pc, #76]	; (8002924 <HAL_UART_MspInit+0x100>)
 80028d8:	f001 fb70 	bl	8003fbc <HAL_DMA_Init>
 80028dc:	4603      	mov	r3, r0
 80028de:	2b00      	cmp	r3, #0
 80028e0:	d001      	beq.n	80028e6 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 80028e2:	f7ff f989 	bl	8001bf8 <Error_Handler>
    }

    if (HAL_DMA_ConfigChannelAttributes(&hdma_usart1_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
 80028e6:	2110      	movs	r1, #16
 80028e8:	480e      	ldr	r0, [pc, #56]	; (8002924 <HAL_UART_MspInit+0x100>)
 80028ea:	f001 fea7 	bl	800463c <HAL_DMA_ConfigChannelAttributes>
 80028ee:	4603      	mov	r3, r0
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d001      	beq.n	80028f8 <HAL_UART_MspInit+0xd4>
    {
      Error_Handler();
 80028f4:	f7ff f980 	bl	8001bf8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	4a0a      	ldr	r2, [pc, #40]	; (8002924 <HAL_UART_MspInit+0x100>)
 80028fc:	679a      	str	r2, [r3, #120]	; 0x78
 80028fe:	4a09      	ldr	r2, [pc, #36]	; (8002924 <HAL_UART_MspInit+0x100>)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8002904:	2200      	movs	r2, #0
 8002906:	2100      	movs	r1, #0
 8002908:	2024      	movs	r0, #36	; 0x24
 800290a:	f001 fb20 	bl	8003f4e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800290e:	2024      	movs	r0, #36	; 0x24
 8002910:	f001 fb37 	bl	8003f82 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002914:	bf00      	nop
 8002916:	3758      	adds	r7, #88	; 0x58
 8002918:	46bd      	mov	sp, r7
 800291a:	bd80      	pop	{r7, pc}
 800291c:	40013800 	.word	0x40013800
 8002920:	48000400 	.word	0x48000400
 8002924:	200016b8 	.word	0x200016b8
 8002928:	40020008 	.word	0x40020008

0800292c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a0b      	ldr	r2, [pc, #44]	; (8002968 <HAL_UART_MspDeInit+0x3c>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d10f      	bne.n	800295e <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800293e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002942:	f7ff ff11 	bl	8002768 <LL_APB2_GRP1_DisableClock>

    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_7|GPIO_PIN_6);
 8002946:	21c0      	movs	r1, #192	; 0xc0
 8002948:	4808      	ldr	r0, [pc, #32]	; (800296c <HAL_UART_MspDeInit+0x40>)
 800294a:	f002 f8db 	bl	8004b04 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002952:	4618      	mov	r0, r3
 8002954:	f001 fbda 	bl	800410c <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002958:	2024      	movs	r0, #36	; 0x24
 800295a:	f001 fb20 	bl	8003f9e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 800295e:	bf00      	nop
 8002960:	3708      	adds	r7, #8
 8002962:	46bd      	mov	sp, r7
 8002964:	bd80      	pop	{r7, pc}
 8002966:	bf00      	nop
 8002968:	40013800 	.word	0x40013800
 800296c:	48000400 	.word	0x48000400

08002970 <LL_APB2_GRP1_ForceReset>:
{
 8002970:	b480      	push	{r7}
 8002972:	b083      	sub	sp, #12
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8002978:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800297c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800297e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4313      	orrs	r3, r2
 8002986:	640b      	str	r3, [r1, #64]	; 0x40
}
 8002988:	bf00      	nop
 800298a:	370c      	adds	r7, #12
 800298c:	46bd      	mov	sp, r7
 800298e:	bc80      	pop	{r7}
 8002990:	4770      	bx	lr

08002992 <LL_APB2_GRP1_ReleaseReset>:
{
 8002992:	b480      	push	{r7}
 8002994:	b083      	sub	sp, #12
 8002996:	af00      	add	r7, sp, #0
 8002998:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 800299a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800299e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	43db      	mvns	r3, r3
 80029a4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80029a8:	4013      	ands	r3, r2
 80029aa:	640b      	str	r3, [r1, #64]	; 0x40
}
 80029ac:	bf00      	nop
 80029ae:	370c      	adds	r7, #12
 80029b0:	46bd      	mov	sp, r7
 80029b2:	bc80      	pop	{r7}
 80029b4:	4770      	bx	lr
	...

080029b8 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b083      	sub	sp, #12
 80029bc:	af00      	add	r7, sp, #0
 80029be:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80029c0:	4b06      	ldr	r3, [pc, #24]	; (80029dc <LL_EXTI_EnableIT_0_31+0x24>)
 80029c2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 80029c6:	4905      	ldr	r1, [pc, #20]	; (80029dc <LL_EXTI_EnableIT_0_31+0x24>)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	bc80      	pop	{r7}
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	58000800 	.word	0x58000800

080029e0 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 80029e8:	4a07      	ldr	r2, [pc, #28]	; (8002a08 <vcom_Init+0x28>)
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 80029ee:	f7ff f878 	bl	8001ae2 <MX_DMA_Init>
  MX_USART1_UART_Init();
 80029f2:	f7ff fecb 	bl	800278c <MX_USART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_26);
 80029f6:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 80029fa:	f7ff ffdd 	bl	80029b8 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 80029fe:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8002a00:	4618      	mov	r0, r3
 8002a02:	3708      	adds	r7, #8
 8002a04:	46bd      	mov	sp, r7
 8002a06:	bd80      	pop	{r7, pc}
 8002a08:	20000330 	.word	0x20000330

08002a0c <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART1_FORCE_RESET();
 8002a10:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002a14:	f7ff ffac 	bl	8002970 <LL_APB2_GRP1_ForceReset>
  __HAL_RCC_USART1_RELEASE_RESET();
 8002a18:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002a1c:	f7ff ffb9 	bl	8002992 <LL_APB2_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart1);
 8002a20:	4804      	ldr	r0, [pc, #16]	; (8002a34 <vcom_DeInit+0x28>)
 8002a22:	f7ff ff83 	bl	800292c <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* temporary while waiting CR 50840: MX implementation of  MX_DMA_DeInit() */
  /* For the time being user should change manually the channel according to the MX settings */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8002a26:	200f      	movs	r0, #15
 8002a28:	f001 fab9 	bl	8003f9e <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8002a2c:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	20001718 	.word	0x20001718

08002a38 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8002a38:	b580      	push	{r7, lr}
 8002a3a:	b082      	sub	sp, #8
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	460b      	mov	r3, r1
 8002a42:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart1, p_data, size);
 8002a44:	887b      	ldrh	r3, [r7, #2]
 8002a46:	461a      	mov	r2, r3
 8002a48:	6879      	ldr	r1, [r7, #4]
 8002a4a:	4804      	ldr	r0, [pc, #16]	; (8002a5c <vcom_Trace_DMA+0x24>)
 8002a4c:	f004 fde4 	bl	8007618 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8002a50:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3708      	adds	r7, #8
 8002a56:	46bd      	mov	sp, r7
 8002a58:	bd80      	pop	{r7, pc}
 8002a5a:	bf00      	nop
 8002a5c:	20001718 	.word	0x20001718

08002a60 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002a68:	4a19      	ldr	r2, [pc, #100]	; (8002ad0 <vcom_ReceiveInit+0x70>)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8002a6e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002a72:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 8002a74:	f107 0308 	add.w	r3, r7, #8
 8002a78:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002a7c:	4815      	ldr	r0, [pc, #84]	; (8002ad4 <vcom_ReceiveInit+0x74>)
 8002a7e:	f006 f902 	bl	8008c86 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8002a82:	bf00      	nop
 8002a84:	4b13      	ldr	r3, [pc, #76]	; (8002ad4 <vcom_ReceiveInit+0x74>)
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	69db      	ldr	r3, [r3, #28]
 8002a8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002a8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002a92:	d0f7      	beq.n	8002a84 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8002a94:	bf00      	nop
 8002a96:	4b0f      	ldr	r3, [pc, #60]	; (8002ad4 <vcom_ReceiveInit+0x74>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	69db      	ldr	r3, [r3, #28]
 8002a9c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002aa0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002aa4:	d1f7      	bne.n	8002a96 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8002aa6:	4b0b      	ldr	r3, [pc, #44]	; (8002ad4 <vcom_ReceiveInit+0x74>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	689a      	ldr	r2, [r3, #8]
 8002aac:	4b09      	ldr	r3, [pc, #36]	; (8002ad4 <vcom_ReceiveInit+0x74>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002ab4:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart1);
 8002ab6:	4807      	ldr	r0, [pc, #28]	; (8002ad4 <vcom_ReceiveInit+0x74>)
 8002ab8:	f006 f940 	bl	8008d3c <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart1, &charRx, 1);
 8002abc:	2201      	movs	r2, #1
 8002abe:	4906      	ldr	r1, [pc, #24]	; (8002ad8 <vcom_ReceiveInit+0x78>)
 8002ac0:	4804      	ldr	r0, [pc, #16]	; (8002ad4 <vcom_ReceiveInit+0x74>)
 8002ac2:	f004 fd7a 	bl	80075ba <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8002ac6:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3710      	adds	r7, #16
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	20000334 	.word	0x20000334
 8002ad4:	20001718 	.word	0x20001718
 8002ad8:	200017a8 	.word	0x200017a8

08002adc <vcom_Resume>:

void vcom_Resume(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002ae0:	4808      	ldr	r0, [pc, #32]	; (8002b04 <vcom_Resume+0x28>)
 8002ae2:	f004 fd1a 	bl	800751a <HAL_UART_Init>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d001      	beq.n	8002af0 <vcom_Resume+0x14>
  {
    Error_Handler();
 8002aec:	f7ff f884 	bl	8001bf8 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002af0:	4805      	ldr	r0, [pc, #20]	; (8002b08 <vcom_Resume+0x2c>)
 8002af2:	f001 fa63 	bl	8003fbc <HAL_DMA_Init>
 8002af6:	4603      	mov	r3, r0
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d001      	beq.n	8002b00 <vcom_Resume+0x24>
  {
    Error_Handler();
 8002afc:	f7ff f87c 	bl	8001bf8 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8002b00:	bf00      	nop
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	20001718 	.word	0x20001718
 8002b08:	200016b8 	.word	0x200016b8

08002b0c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart1)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8002b14:	4b03      	ldr	r3, [pc, #12]	; (8002b24 <HAL_UART_TxCpltCallback+0x18>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	2000      	movs	r0, #0
 8002b1a:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8002b1c:	bf00      	nop
 8002b1e:	3708      	adds	r7, #8
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	20000330 	.word	0x20000330

08002b28 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart1)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart1->ErrorCode))
 8002b30:	4b0b      	ldr	r3, [pc, #44]	; (8002b60 <HAL_UART_RxCpltCallback+0x38>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d00a      	beq.n	8002b4e <HAL_UART_RxCpltCallback+0x26>
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d105      	bne.n	8002b4e <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 8002b42:	4b07      	ldr	r3, [pc, #28]	; (8002b60 <HAL_UART_RxCpltCallback+0x38>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	2200      	movs	r2, #0
 8002b48:	2101      	movs	r1, #1
 8002b4a:	4806      	ldr	r0, [pc, #24]	; (8002b64 <HAL_UART_RxCpltCallback+0x3c>)
 8002b4c:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart1, &charRx, 1);
 8002b4e:	2201      	movs	r2, #1
 8002b50:	4904      	ldr	r1, [pc, #16]	; (8002b64 <HAL_UART_RxCpltCallback+0x3c>)
 8002b52:	6878      	ldr	r0, [r7, #4]
 8002b54:	f004 fd31 	bl	80075ba <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002b58:	bf00      	nop
 8002b5a:	3708      	adds	r7, #8
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	20000334 	.word	0x20000334
 8002b64:	200017a8 	.word	0x200017a8

08002b68 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002b68:	480d      	ldr	r0, [pc, #52]	; (8002ba0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002b6a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002b6c:	f000 f8c0 	bl	8002cf0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002b70:	480c      	ldr	r0, [pc, #48]	; (8002ba4 <LoopForever+0x6>)
  ldr r1, =_edata
 8002b72:	490d      	ldr	r1, [pc, #52]	; (8002ba8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002b74:	4a0d      	ldr	r2, [pc, #52]	; (8002bac <LoopForever+0xe>)
  movs r3, #0
 8002b76:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002b78:	e002      	b.n	8002b80 <LoopCopyDataInit>

08002b7a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002b7a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b7c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b7e:	3304      	adds	r3, #4

08002b80 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b80:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b82:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b84:	d3f9      	bcc.n	8002b7a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b86:	4a0a      	ldr	r2, [pc, #40]	; (8002bb0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002b88:	4c0a      	ldr	r4, [pc, #40]	; (8002bb4 <LoopForever+0x16>)
  movs r3, #0
 8002b8a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b8c:	e001      	b.n	8002b92 <LoopFillZerobss>

08002b8e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b8e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b90:	3204      	adds	r2, #4

08002b92 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b92:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b94:	d3fb      	bcc.n	8002b8e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002b96:	f017 fd1f 	bl	801a5d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002b9a:	f7fe ffc9 	bl	8001b30 <main>

08002b9e <LoopForever>:

LoopForever:
    b LoopForever
 8002b9e:	e7fe      	b.n	8002b9e <LoopForever>
  ldr   r0, =_estack
 8002ba0:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002ba4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002ba8:	200001a8 	.word	0x200001a8
  ldr r2, =_sidata
 8002bac:	0801b5d8 	.word	0x0801b5d8
  ldr r2, =_sbss
 8002bb0:	200001a8 	.word	0x200001a8
  ldr r4, =_ebss
 8002bb4:	20001850 	.word	0x20001850

08002bb8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002bb8:	e7fe      	b.n	8002bb8 <ADC_IRQHandler>

08002bba <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8002bba:	b580      	push	{r7, lr}
 8002bbc:	b086      	sub	sp, #24
 8002bbe:	af00      	add	r7, sp, #0
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_Init();
#elif defined(MX_NUCLEO_WL55JC1)
  /* should be calling BSP_RADIO_Init() but not supported by MX*/

  GPIO_InitTypeDef  gpio_init_structure = {0};
 8002bc0:	1d3b      	adds	r3, r7, #4
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	601a      	str	r2, [r3, #0]
 8002bc6:	605a      	str	r2, [r3, #4]
 8002bc8:	609a      	str	r2, [r3, #8]
 8002bca:	60da      	str	r2, [r3, #12]
 8002bcc:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
//  RF_SW_CTRL3_GPIO_CLK_ENABLE();

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8002bce:	2310      	movs	r3, #16
 8002bd0:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002bd6:	2300      	movs	r3, #0
 8002bd8:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002bda:	2303      	movs	r3, #3
 8002bdc:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002bde:	1d3b      	adds	r3, r7, #4
 8002be0:	4619      	mov	r1, r3
 8002be2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002be6:	f001 fe2d 	bl	8004844 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8002bea:	2320      	movs	r3, #32
 8002bec:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002bee:	1d3b      	adds	r3, r7, #4
 8002bf0:	4619      	mov	r1, r3
 8002bf2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bf6:	f001 fe25 	bl	8004844 <HAL_GPIO_Init>

  // gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
  // HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	2120      	movs	r1, #32
 8002bfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c02:	f002 f84d 	bl	8004ca0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002c06:	2200      	movs	r2, #0
 8002c08:	2110      	movs	r1, #16
 8002c0a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c0e:	f002 f847 	bl	8004ca0 <HAL_GPIO_WritePin>
  // HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);

  return 0;
 8002c12:	2300      	movs	r3, #0
  /* USER CODE END RBI_Init_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1  */
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 8002c14:	4618      	mov	r0, r3
 8002c16:	3718      	adds	r7, #24
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd80      	pop	{r7, pc}

08002c1c <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8002c1c:	b580      	push	{r7, lr}
 8002c1e:	b082      	sub	sp, #8
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	71fb      	strb	r3, [r7, #7]
  /* code generated by MX does not support BSP */
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
#elif defined(MX_NUCLEO_WL55JC1)
  switch (Config)
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	2b03      	cmp	r3, #3
 8002c2a:	d83f      	bhi.n	8002cac <RBI_ConfigRFSwitch+0x90>
 8002c2c:	a201      	add	r2, pc, #4	; (adr r2, 8002c34 <RBI_ConfigRFSwitch+0x18>)
 8002c2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c32:	bf00      	nop
 8002c34:	08002c45 	.word	0x08002c45
 8002c38:	08002c5f 	.word	0x08002c5f
 8002c3c:	08002c79 	.word	0x08002c79
 8002c40:	08002c93 	.word	0x08002c93
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      // HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002c44:	2200      	movs	r2, #0
 8002c46:	2110      	movs	r1, #16
 8002c48:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c4c:	f002 f828 	bl	8004ca0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002c50:	2200      	movs	r2, #0
 8002c52:	2120      	movs	r1, #32
 8002c54:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c58:	f002 f822 	bl	8004ca0 <HAL_GPIO_WritePin>
      break;
 8002c5c:	e027      	b.n	8002cae <RBI_ConfigRFSwitch+0x92>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      // HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8002c5e:	2201      	movs	r2, #1
 8002c60:	2110      	movs	r1, #16
 8002c62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c66:	f002 f81b 	bl	8004ca0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	2120      	movs	r1, #32
 8002c6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c72:	f002 f815 	bl	8004ca0 <HAL_GPIO_WritePin>
      break;
 8002c76:	e01a      	b.n	8002cae <RBI_ConfigRFSwitch+0x92>
    }
    case RBI_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      // HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8002c78:	2201      	movs	r2, #1
 8002c7a:	2110      	movs	r1, #16
 8002c7c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c80:	f002 f80e 	bl	8004ca0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8002c84:	2201      	movs	r2, #1
 8002c86:	2120      	movs	r1, #32
 8002c88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c8c:	f002 f808 	bl	8004ca0 <HAL_GPIO_WritePin>
      break;
 8002c90:	e00d      	b.n	8002cae <RBI_ConfigRFSwitch+0x92>
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      // HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002c92:	2200      	movs	r2, #0
 8002c94:	2110      	movs	r1, #16
 8002c96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c9a:	f002 f801 	bl	8004ca0 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	2120      	movs	r1, #32
 8002ca2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002ca6:	f001 fffb 	bl	8004ca0 <HAL_GPIO_WritePin>
      break;
 8002caa:	e000      	b.n	8002cae <RBI_ConfigRFSwitch+0x92>
    }
    default:
      break;
 8002cac:	bf00      	nop
  }

  return 0;
 8002cae:	2300      	movs	r3, #0
  /* USER CODE END RBI_ConfigRFSwitch_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3708      	adds	r7, #8
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_GetTxConfig();

#elif defined(MX_NUCLEO_WL55JC1)
  return RBI_CONF_RFO;
 8002cbc:	2302      	movs	r3, #2
  /* USER CODE END RBI_GetTxConfig_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 8002cbe:	4618      	mov	r0, r3
 8002cc0:	46bd      	mov	sp, r7
 8002cc2:	bc80      	pop	{r7}
 8002cc4:	4770      	bx	lr

08002cc6 <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 8002cc6:	b480      	push	{r7}
 8002cc8:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return  BSP_RADIO_GetWakeUpTime();

#elif defined(MX_NUCLEO_WL55JC1)
  return RF_WAKEUP_TIME;
 8002cca:	230a      	movs	r3, #10
  /* USER CODE END RBI_GetWakeUpTime_2 */
#endif  /* USE_BSP_DRIVER  || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 8002ccc:	4618      	mov	r0, r3
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bc80      	pop	{r7}
 8002cd2:	4770      	bx	lr

08002cd4 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8002cd4:	b480      	push	{r7}
 8002cd6:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsTCXO();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_TCXO_SUPPORTED;
 8002cd8:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsTCXO_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 8002cda:	4618      	mov	r0, r3
 8002cdc:	46bd      	mov	sp, r7
 8002cde:	bc80      	pop	{r7}
 8002ce0:	4770      	bx	lr

08002ce2 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8002ce2:	b480      	push	{r7}
 8002ce4:	af00      	add	r7, sp, #0
  /* In order to use BSP driver, add the correspondent files in the IDE workspace */
  /* and define USE_BSP_DRIVER in the preprocessor definitions  or in platform.h */
  return BSP_RADIO_IsDCDC();

#elif defined(MX_NUCLEO_WL55JC1)
  return IS_DCDC_SUPPORTED;
 8002ce6:	2301      	movs	r3, #1
  /* USER CODE END RBI_IsDCDC_2 */
#endif  /* USE_BSP_DRIVER   || MX_NUCLEO_WL55JC1 */
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 8002ce8:	4618      	mov	r0, r3
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bc80      	pop	{r7}
 8002cee:	4770      	bx	lr

08002cf0 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8002cf4:	bf00      	nop
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	bc80      	pop	{r7}
 8002cfa:	4770      	bx	lr

08002cfc <LL_DBGMCU_DisableDBGSleepMode>:
{
 8002cfc:	b480      	push	{r7}
 8002cfe:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002d00:	4b04      	ldr	r3, [pc, #16]	; (8002d14 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002d02:	685b      	ldr	r3, [r3, #4]
 8002d04:	4a03      	ldr	r2, [pc, #12]	; (8002d14 <LL_DBGMCU_DisableDBGSleepMode+0x18>)
 8002d06:	f023 0301 	bic.w	r3, r3, #1
 8002d0a:	6053      	str	r3, [r2, #4]
}
 8002d0c:	bf00      	nop
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bc80      	pop	{r7}
 8002d12:	4770      	bx	lr
 8002d14:	e0042000 	.word	0xe0042000

08002d18 <LL_DBGMCU_DisableDBGStopMode>:
{
 8002d18:	b480      	push	{r7}
 8002d1a:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8002d1c:	4b04      	ldr	r3, [pc, #16]	; (8002d30 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	4a03      	ldr	r2, [pc, #12]	; (8002d30 <LL_DBGMCU_DisableDBGStopMode+0x18>)
 8002d22:	f023 0302 	bic.w	r3, r3, #2
 8002d26:	6053      	str	r3, [r2, #4]
}
 8002d28:	bf00      	nop
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bc80      	pop	{r7}
 8002d2e:	4770      	bx	lr
 8002d30:	e0042000 	.word	0xe0042000

08002d34 <LL_DBGMCU_DisableDBGStandbyMode>:
{
 8002d34:	b480      	push	{r7}
 8002d36:	af00      	add	r7, sp, #0
  CLEAR_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8002d38:	4b04      	ldr	r3, [pc, #16]	; (8002d4c <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	4a03      	ldr	r2, [pc, #12]	; (8002d4c <LL_DBGMCU_DisableDBGStandbyMode+0x18>)
 8002d3e:	f023 0304 	bic.w	r3, r3, #4
 8002d42:	6053      	str	r3, [r2, #4]
}
 8002d44:	bf00      	nop
 8002d46:	46bd      	mov	sp, r7
 8002d48:	bc80      	pop	{r7}
 8002d4a:	4770      	bx	lr
 8002d4c:	e0042000 	.word	0xe0042000

08002d50 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b082      	sub	sp, #8
 8002d54:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002d56:	2300      	movs	r3, #0
 8002d58:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002d5a:	2003      	movs	r0, #3
 8002d5c:	f001 f8ec 	bl	8003f38 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002d60:	f003 f8a6 	bl	8005eb0 <HAL_RCC_GetHCLKFreq>
 8002d64:	4603      	mov	r3, r0
 8002d66:	4a09      	ldr	r2, [pc, #36]	; (8002d8c <HAL_Init+0x3c>)
 8002d68:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002d6a:	200f      	movs	r0, #15
 8002d6c:	f7ff fa42 	bl	80021f4 <HAL_InitTick>
 8002d70:	4603      	mov	r3, r0
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d002      	beq.n	8002d7c <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002d76:	2301      	movs	r3, #1
 8002d78:	71fb      	strb	r3, [r7, #7]
 8002d7a:	e001      	b.n	8002d80 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002d7c:	f7ff f831 	bl	8001de2 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002d80:	79fb      	ldrb	r3, [r7, #7]
}
 8002d82:	4618      	mov	r0, r3
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	20000054 	.word	0x20000054

08002d90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002d90:	b480      	push	{r7}
 8002d92:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002d94:	4b05      	ldr	r3, [pc, #20]	; (8002dac <HAL_IncTick+0x1c>)
 8002d96:	781b      	ldrb	r3, [r3, #0]
 8002d98:	461a      	mov	r2, r3
 8002d9a:	4b05      	ldr	r3, [pc, #20]	; (8002db0 <HAL_IncTick+0x20>)
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4413      	add	r3, r2
 8002da0:	4a03      	ldr	r2, [pc, #12]	; (8002db0 <HAL_IncTick+0x20>)
 8002da2:	6013      	str	r3, [r2, #0]
}
 8002da4:	bf00      	nop
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bc80      	pop	{r7}
 8002daa:	4770      	bx	lr
 8002dac:	2000005c 	.word	0x2000005c
 8002db0:	200017ac 	.word	0x200017ac

08002db4 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002db4:	b480      	push	{r7}
 8002db6:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002db8:	4b04      	ldr	r3, [pc, #16]	; (8002dcc <HAL_SuspendTick+0x18>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a03      	ldr	r2, [pc, #12]	; (8002dcc <HAL_SuspendTick+0x18>)
 8002dbe:	f023 0302 	bic.w	r3, r3, #2
 8002dc2:	6013      	str	r3, [r2, #0]
}
 8002dc4:	bf00      	nop
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	bc80      	pop	{r7}
 8002dca:	4770      	bx	lr
 8002dcc:	e000e010 	.word	0xe000e010

08002dd0 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002dd0:	b480      	push	{r7}
 8002dd2:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002dd4:	4b04      	ldr	r3, [pc, #16]	; (8002de8 <HAL_ResumeTick+0x18>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a03      	ldr	r2, [pc, #12]	; (8002de8 <HAL_ResumeTick+0x18>)
 8002dda:	f043 0302 	orr.w	r3, r3, #2
 8002dde:	6013      	str	r3, [r2, #0]
}
 8002de0:	bf00      	nop
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bc80      	pop	{r7}
 8002de6:	4770      	bx	lr
 8002de8:	e000e010 	.word	0xe000e010

08002dec <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8002df0:	4b02      	ldr	r3, [pc, #8]	; (8002dfc <HAL_GetUIDw0+0x10>)
 8002df2:	681b      	ldr	r3, [r3, #0]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	46bd      	mov	sp, r7
 8002df8:	bc80      	pop	{r7}
 8002dfa:	4770      	bx	lr
 8002dfc:	1fff7590 	.word	0x1fff7590

08002e00 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002e00:	b480      	push	{r7}
 8002e02:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8002e04:	4b02      	ldr	r3, [pc, #8]	; (8002e10 <HAL_GetUIDw1+0x10>)
 8002e06:	681b      	ldr	r3, [r3, #0]
}
 8002e08:	4618      	mov	r0, r3
 8002e0a:	46bd      	mov	sp, r7
 8002e0c:	bc80      	pop	{r7}
 8002e0e:	4770      	bx	lr
 8002e10:	1fff7594 	.word	0x1fff7594

08002e14 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8002e14:	b480      	push	{r7}
 8002e16:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002e18:	4b02      	ldr	r3, [pc, #8]	; (8002e24 <HAL_GetUIDw2+0x10>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
}
 8002e1c:	4618      	mov	r0, r3
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bc80      	pop	{r7}
 8002e22:	4770      	bx	lr
 8002e24:	1fff7598 	.word	0x1fff7598

08002e28 <HAL_DBGMCU_DisableDBGSleepMode>:
/**
  * @brief  Disable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGSleepMode(void)
{
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGSleepMode();
 8002e2c:	f7ff ff66 	bl	8002cfc <LL_DBGMCU_DisableDBGSleepMode>
}
 8002e30:	bf00      	nop
 8002e32:	bd80      	pop	{r7, pc}

08002e34 <HAL_DBGMCU_DisableDBGStopMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STOP mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStopMode(void)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStopMode();
 8002e38:	f7ff ff6e 	bl	8002d18 <LL_DBGMCU_DisableDBGStopMode>
}
 8002e3c:	bf00      	nop
 8002e3e:	bd80      	pop	{r7, pc}

08002e40 <HAL_DBGMCU_DisableDBGStandbyMode>:
/**
  * @brief  Disable the CPU1 Debug Module during STANDBY mode
  * @retval None
  */
void HAL_DBGMCU_DisableDBGStandbyMode(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  LL_DBGMCU_DisableDBGStandbyMode();
 8002e44:	f7ff ff76 	bl	8002d34 <LL_DBGMCU_DisableDBGStandbyMode>
}
 8002e48:	bf00      	nop
 8002e4a:	bd80      	pop	{r7, pc}

08002e4c <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002e4c:	b480      	push	{r7}
 8002e4e:	b083      	sub	sp, #12
 8002e50:	af00      	add	r7, sp, #0
 8002e52:	6078      	str	r0, [r7, #4]
 8002e54:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	431a      	orrs	r2, r3
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	601a      	str	r2, [r3, #0]
}
 8002e66:	bf00      	nop
 8002e68:	370c      	adds	r7, #12
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bc80      	pop	{r7}
 8002e6e:	4770      	bx	lr

08002e70 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002e70:	b480      	push	{r7}
 8002e72:	b083      	sub	sp, #12
 8002e74:	af00      	add	r7, sp, #0
 8002e76:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002e80:	4618      	mov	r0, r3
 8002e82:	370c      	adds	r7, #12
 8002e84:	46bd      	mov	sp, r7
 8002e86:	bc80      	pop	{r7}
 8002e88:	4770      	bx	lr

08002e8a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002e8a:	b480      	push	{r7}
 8002e8c:	b085      	sub	sp, #20
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	60f8      	str	r0, [r7, #12]
 8002e92:	60b9      	str	r1, [r7, #8]
 8002e94:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	695a      	ldr	r2, [r3, #20]
 8002e9a:	68bb      	ldr	r3, [r7, #8]
 8002e9c:	f003 0304 	and.w	r3, r3, #4
 8002ea0:	2107      	movs	r1, #7
 8002ea2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea6:	43db      	mvns	r3, r3
 8002ea8:	401a      	ands	r2, r3
 8002eaa:	68bb      	ldr	r3, [r7, #8]
 8002eac:	f003 0304 	and.w	r3, r3, #4
 8002eb0:	6879      	ldr	r1, [r7, #4]
 8002eb2:	fa01 f303 	lsl.w	r3, r1, r3
 8002eb6:	431a      	orrs	r2, r3
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002ebc:	bf00      	nop
 8002ebe:	3714      	adds	r7, #20
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bc80      	pop	{r7}
 8002ec4:	4770      	bx	lr

08002ec6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002ec6:	b480      	push	{r7}
 8002ec8:	b083      	sub	sp, #12
 8002eca:	af00      	add	r7, sp, #0
 8002ecc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	68db      	ldr	r3, [r3, #12]
 8002ed2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002eda:	2301      	movs	r3, #1
 8002edc:	e000      	b.n	8002ee0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002ede:	2300      	movs	r3, #0
}
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	370c      	adds	r7, #12
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	bc80      	pop	{r7}
 8002ee8:	4770      	bx	lr

08002eea <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002eea:	b480      	push	{r7}
 8002eec:	b085      	sub	sp, #20
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	60f8      	str	r0, [r7, #12]
 8002ef2:	60b9      	str	r1, [r7, #8]
 8002ef4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	f003 031f 	and.w	r3, r3, #31
 8002f00:	210f      	movs	r1, #15
 8002f02:	fa01 f303 	lsl.w	r3, r1, r3
 8002f06:	43db      	mvns	r3, r3
 8002f08:	401a      	ands	r2, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	0e9b      	lsrs	r3, r3, #26
 8002f0e:	f003 010f 	and.w	r1, r3, #15
 8002f12:	68bb      	ldr	r3, [r7, #8]
 8002f14:	f003 031f 	and.w	r3, r3, #31
 8002f18:	fa01 f303 	lsl.w	r3, r1, r3
 8002f1c:	431a      	orrs	r2, r3
 8002f1e:	68fb      	ldr	r3, [r7, #12]
 8002f20:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002f22:	bf00      	nop
 8002f24:	3714      	adds	r7, #20
 8002f26:	46bd      	mov	sp, r7
 8002f28:	bc80      	pop	{r7}
 8002f2a:	4770      	bx	lr

08002f2c <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	b083      	sub	sp, #12
 8002f30:	af00      	add	r7, sp, #0
 8002f32:	6078      	str	r0, [r7, #4]
 8002f34:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8002f40:	431a      	orrs	r2, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002f46:	bf00      	nop
 8002f48:	370c      	adds	r7, #12
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bc80      	pop	{r7}
 8002f4e:	4770      	bx	lr

08002f50 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8002f50:	b480      	push	{r7}
 8002f52:	b083      	sub	sp, #12
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f5e:	683b      	ldr	r3, [r7, #0]
 8002f60:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8002f64:	43db      	mvns	r3, r3
 8002f66:	401a      	ands	r2, r3
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002f6c:	bf00      	nop
 8002f6e:	370c      	adds	r7, #12
 8002f70:	46bd      	mov	sp, r7
 8002f72:	bc80      	pop	{r7}
 8002f74:	4770      	bx	lr

08002f76 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8002f76:	b480      	push	{r7}
 8002f78:	b085      	sub	sp, #20
 8002f7a:	af00      	add	r7, sp, #0
 8002f7c:	60f8      	str	r0, [r7, #12]
 8002f7e:	60b9      	str	r1, [r7, #8]
 8002f80:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	695a      	ldr	r2, [r3, #20]
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	021b      	lsls	r3, r3, #8
 8002f8a:	43db      	mvns	r3, r3
 8002f8c:	401a      	ands	r2, r3
 8002f8e:	68bb      	ldr	r3, [r7, #8]
 8002f90:	0219      	lsls	r1, r3, #8
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	400b      	ands	r3, r1
 8002f96:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8002f9a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002f9e:	431a      	orrs	r2, r3
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8002fa4:	bf00      	nop
 8002fa6:	3714      	adds	r7, #20
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bc80      	pop	{r7}
 8002fac:	4770      	bx	lr

08002fae <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002fae:	b480      	push	{r7}
 8002fb0:	b083      	sub	sp, #12
 8002fb2:	af00      	add	r7, sp, #0
 8002fb4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002fbe:	f023 0317 	bic.w	r3, r3, #23
 8002fc2:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002fca:	bf00      	nop
 8002fcc:	370c      	adds	r7, #12
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	bc80      	pop	{r7}
 8002fd2:	4770      	bx	lr

08002fd4 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002fd4:	b480      	push	{r7}
 8002fd6:	b083      	sub	sp, #12
 8002fd8:	af00      	add	r7, sp, #0
 8002fda:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	689b      	ldr	r3, [r3, #8]
 8002fe0:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002fe4:	f023 0317 	bic.w	r3, r3, #23
 8002fe8:	687a      	ldr	r2, [r7, #4]
 8002fea:	6093      	str	r3, [r2, #8]
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	bc80      	pop	{r7}
 8002ff4:	4770      	bx	lr

08002ff6 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002ff6:	b480      	push	{r7}
 8002ff8:	b083      	sub	sp, #12
 8002ffa:	af00      	add	r7, sp, #0
 8002ffc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	689b      	ldr	r3, [r3, #8]
 8003002:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003006:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800300a:	d101      	bne.n	8003010 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800300c:	2301      	movs	r3, #1
 800300e:	e000      	b.n	8003012 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003010:	2300      	movs	r3, #0
}
 8003012:	4618      	mov	r0, r3
 8003014:	370c      	adds	r7, #12
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr

0800301c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	689b      	ldr	r3, [r3, #8]
 8003028:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800302c:	f023 0317 	bic.w	r3, r3, #23
 8003030:	f043 0201 	orr.w	r2, r3, #1
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003038:	bf00      	nop
 800303a:	370c      	adds	r7, #12
 800303c:	46bd      	mov	sp, r7
 800303e:	bc80      	pop	{r7}
 8003040:	4770      	bx	lr

08003042 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003042:	b480      	push	{r7}
 8003044:	b083      	sub	sp, #12
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003052:	f023 0317 	bic.w	r3, r3, #23
 8003056:	f043 0202 	orr.w	r2, r3, #2
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800305e:	bf00      	nop
 8003060:	370c      	adds	r7, #12
 8003062:	46bd      	mov	sp, r7
 8003064:	bc80      	pop	{r7}
 8003066:	4770      	bx	lr

08003068 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	689b      	ldr	r3, [r3, #8]
 8003074:	f003 0301 	and.w	r3, r3, #1
 8003078:	2b01      	cmp	r3, #1
 800307a:	d101      	bne.n	8003080 <LL_ADC_IsEnabled+0x18>
 800307c:	2301      	movs	r3, #1
 800307e:	e000      	b.n	8003082 <LL_ADC_IsEnabled+0x1a>
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	370c      	adds	r7, #12
 8003086:	46bd      	mov	sp, r7
 8003088:	bc80      	pop	{r7}
 800308a:	4770      	bx	lr

0800308c <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	689b      	ldr	r3, [r3, #8]
 8003098:	f003 0302 	and.w	r3, r3, #2
 800309c:	2b02      	cmp	r3, #2
 800309e:	d101      	bne.n	80030a4 <LL_ADC_IsDisableOngoing+0x18>
 80030a0:	2301      	movs	r3, #1
 80030a2:	e000      	b.n	80030a6 <LL_ADC_IsDisableOngoing+0x1a>
 80030a4:	2300      	movs	r3, #0
}
 80030a6:	4618      	mov	r0, r3
 80030a8:	370c      	adds	r7, #12
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bc80      	pop	{r7}
 80030ae:	4770      	bx	lr

080030b0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
 80030b6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80030c0:	f023 0317 	bic.w	r3, r3, #23
 80030c4:	f043 0204 	orr.w	r2, r3, #4
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80030cc:	bf00      	nop
 80030ce:	370c      	adds	r7, #12
 80030d0:	46bd      	mov	sp, r7
 80030d2:	bc80      	pop	{r7}
 80030d4:	4770      	bx	lr

080030d6 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80030d6:	b480      	push	{r7}
 80030d8:	b083      	sub	sp, #12
 80030da:	af00      	add	r7, sp, #0
 80030dc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	689b      	ldr	r3, [r3, #8]
 80030e2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80030e6:	f023 0317 	bic.w	r3, r3, #23
 80030ea:	f043 0210 	orr.w	r2, r3, #16
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80030f2:	bf00      	nop
 80030f4:	370c      	adds	r7, #12
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bc80      	pop	{r7}
 80030fa:	4770      	bx	lr

080030fc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80030fc:	b480      	push	{r7}
 80030fe:	b083      	sub	sp, #12
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	f003 0304 	and.w	r3, r3, #4
 800310c:	2b04      	cmp	r3, #4
 800310e:	d101      	bne.n	8003114 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003110:	2301      	movs	r3, #1
 8003112:	e000      	b.n	8003116 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003114:	2300      	movs	r3, #0
}
 8003116:	4618      	mov	r0, r3
 8003118:	370c      	adds	r7, #12
 800311a:	46bd      	mov	sp, r7
 800311c:	bc80      	pop	{r7}
 800311e:	4770      	bx	lr

08003120 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b088      	sub	sp, #32
 8003124:	af00      	add	r7, sp, #0
 8003126:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003128:	2300      	movs	r3, #0
 800312a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 800312c:	2300      	movs	r3, #0
 800312e:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003130:	2300      	movs	r3, #0
 8003132:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003134:	2300      	movs	r3, #0
 8003136:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	2b00      	cmp	r3, #0
 800313c:	d101      	bne.n	8003142 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e1a9      	b.n	8003496 <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	691b      	ldr	r3, [r3, #16]
 8003146:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800314c:	2b00      	cmp	r3, #0
 800314e:	d109      	bne.n	8003164 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003150:	6878      	ldr	r0, [r7, #4]
 8003152:	f7fe fa8d 	bl	8001670 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	2200      	movs	r2, #0
 800315a:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4618      	mov	r0, r3
 800316a:	f7ff ff44 	bl	8002ff6 <LL_ADC_IsInternalRegulatorEnabled>
 800316e:	4603      	mov	r3, r0
 8003170:	2b00      	cmp	r3, #0
 8003172:	d114      	bne.n	800319e <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4618      	mov	r0, r3
 800317a:	f7ff ff18 	bl	8002fae <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 800317e:	4b9f      	ldr	r3, [pc, #636]	; (80033fc <HAL_ADC_Init+0x2dc>)
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	099b      	lsrs	r3, r3, #6
 8003184:	4a9e      	ldr	r2, [pc, #632]	; (8003400 <HAL_ADC_Init+0x2e0>)
 8003186:	fba2 2303 	umull	r2, r3, r2, r3
 800318a:	099b      	lsrs	r3, r3, #6
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003190:	e002      	b.n	8003198 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	3b01      	subs	r3, #1
 8003196:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	2b00      	cmp	r3, #0
 800319c:	d1f9      	bne.n	8003192 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4618      	mov	r0, r3
 80031a4:	f7ff ff27 	bl	8002ff6 <LL_ADC_IsInternalRegulatorEnabled>
 80031a8:	4603      	mov	r3, r0
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d10d      	bne.n	80031ca <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031b2:	f043 0210 	orr.w	r2, r3, #16
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031be:	f043 0201 	orr.w	r2, r3, #1
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	4618      	mov	r0, r3
 80031d0:	f7ff ff94 	bl	80030fc <LL_ADC_REG_IsConversionOngoing>
 80031d4:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031da:	f003 0310 	and.w	r3, r3, #16
 80031de:	2b00      	cmp	r3, #0
 80031e0:	f040 8150 	bne.w	8003484 <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	f040 814c 	bne.w	8003484 <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031f0:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80031f4:	f043 0202 	orr.w	r2, r3, #2
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	4618      	mov	r0, r3
 8003202:	f7ff ff31 	bl	8003068 <LL_ADC_IsEnabled>
 8003206:	4603      	mov	r3, r0
 8003208:	2b00      	cmp	r3, #0
 800320a:	d14a      	bne.n	80032a2 <HAL_ADC_Init+0x182>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	681b      	ldr	r3, [r3, #0]
 8003210:	68db      	ldr	r3, [r3, #12]
 8003212:	f023 0118 	bic.w	r1, r3, #24
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	689a      	ldr	r2, [r3, #8]
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	430a      	orrs	r2, r1
 8003220:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.Oversampling.Ratio         |
 800322a:	687b      	ldr	r3, [r7, #4]
 800322c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800322e:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.RightBitShift |
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                   hadc->Init.Oversampling.Ratio         |
 8003234:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.TriggeredMode |
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                   hadc->Init.Oversampling.RightBitShift |
 800323a:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                   hadc->Init.Oversampling.TriggeredMode |
 8003240:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003242:	697a      	ldr	r2, [r7, #20]
 8003244:	4313      	orrs	r3, r2
 8003246:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800324e:	2b01      	cmp	r3, #1
 8003250:	d103      	bne.n	800325a <HAL_ADC_Init+0x13a>
      {
        SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 8003252:	697b      	ldr	r3, [r7, #20]
 8003254:	f043 0301 	orr.w	r3, r3, #1
 8003258:	617b      	str	r3, [r7, #20]
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	691a      	ldr	r2, [r3, #16]
 8003260:	4b68      	ldr	r3, [pc, #416]	; (8003404 <HAL_ADC_Init+0x2e4>)
 8003262:	4013      	ands	r3, r2
 8003264:	687a      	ldr	r2, [r7, #4]
 8003266:	6812      	ldr	r2, [r2, #0]
 8003268:	6979      	ldr	r1, [r7, #20]
 800326a:	430b      	orrs	r3, r1
 800326c:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	685b      	ldr	r3, [r3, #4]
 8003272:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8003276:	d014      	beq.n	80032a2 <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800327c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003280:	d00f      	beq.n	80032a2 <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003286:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800328a:	d00a      	beq.n	80032a2 <HAL_ADC_Init+0x182>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 800328c:	4b5e      	ldr	r3, [pc, #376]	; (8003408 <HAL_ADC_Init+0x2e8>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	685b      	ldr	r3, [r3, #4]
 8003298:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 800329c:	495a      	ldr	r1, [pc, #360]	; (8003408 <HAL_ADC_Init+0x2e8>)
 800329e:	4313      	orrs	r3, r2
 80032a0:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	7e1b      	ldrb	r3, [r3, #24]
 80032a6:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	7e5b      	ldrb	r3, [r3, #25]
 80032ac:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80032ae:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	7e9b      	ldrb	r3, [r3, #26]
 80032b4:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80032b6:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80032b8:	687a      	ldr	r2, [r7, #4]
 80032ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80032bc:	2a00      	cmp	r2, #0
 80032be:	d002      	beq.n	80032c6 <HAL_ADC_Init+0x1a6>
 80032c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80032c4:	e000      	b.n	80032c8 <HAL_ADC_Init+0x1a8>
 80032c6:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80032c8:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80032ce:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	691b      	ldr	r3, [r3, #16]
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	da04      	bge.n	80032e2 <HAL_ADC_Init+0x1c2>
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	691b      	ldr	r3, [r3, #16]
 80032dc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80032e0:	e001      	b.n	80032e6 <HAL_ADC_Init+0x1c6>
 80032e2:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 80032e6:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80032ee:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80032f0:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80032f2:	69ba      	ldr	r2, [r7, #24]
 80032f4:	4313      	orrs	r3, r2
 80032f6:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	f893 3020 	ldrb.w	r3, [r3, #32]
 80032fe:	2b01      	cmp	r3, #1
 8003300:	d114      	bne.n	800332c <HAL_ADC_Init+0x20c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	7e9b      	ldrb	r3, [r3, #26]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d104      	bne.n	8003314 <HAL_ADC_Init+0x1f4>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003310:	61bb      	str	r3, [r7, #24]
 8003312:	e00b      	b.n	800332c <HAL_ADC_Init+0x20c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003318:	f043 0220 	orr.w	r2, r3, #32
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003324:	f043 0201 	orr.w	r2, r3, #1
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003330:	2b00      	cmp	r3, #0
 8003332:	d009      	beq.n	8003348 <HAL_ADC_Init+0x228>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003338:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003340:	4313      	orrs	r3, r2
 8003342:	69ba      	ldr	r2, [r7, #24]
 8003344:	4313      	orrs	r3, r2
 8003346:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8003352:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	6812      	ldr	r2, [r2, #0]
 800335a:	69b9      	ldr	r1, [r7, #24]
 800335c:	430b      	orrs	r3, r1
 800335e:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	691a      	ldr	r2, [r3, #16]
 8003366:	4b29      	ldr	r3, [pc, #164]	; (800340c <HAL_ADC_Init+0x2ec>)
 8003368:	4013      	ands	r3, r2
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	6812      	ldr	r2, [r2, #0]
 800336e:	6979      	ldr	r1, [r7, #20]
 8003370:	430b      	orrs	r3, r1
 8003372:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6818      	ldr	r0, [r3, #0]
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800337c:	461a      	mov	r2, r3
 800337e:	2100      	movs	r1, #0
 8003380:	f7ff fd83 	bl	8002e8a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6818      	ldr	r0, [r3, #0]
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800338c:	461a      	mov	r2, r3
 800338e:	4920      	ldr	r1, [pc, #128]	; (8003410 <HAL_ADC_Init+0x2f0>)
 8003390:	f7ff fd7b 	bl	8002e8a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	691b      	ldr	r3, [r3, #16]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d108      	bne.n	80033ae <HAL_ADC_Init+0x28e>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f062 020f 	orn	r2, r2, #15
 80033aa:	629a      	str	r2, [r3, #40]	; 0x28
 80033ac:	e045      	b.n	800343a <HAL_ADC_Init+0x31a>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	691b      	ldr	r3, [r3, #16]
 80033b2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80033b6:	d140      	bne.n	800343a <HAL_ADC_Init+0x31a>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80033b8:	2300      	movs	r3, #0
 80033ba:	613b      	str	r3, [r7, #16]
 80033bc:	e00c      	b.n	80033d8 <HAL_ADC_Init+0x2b8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80033c2:	693b      	ldr	r3, [r7, #16]
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	fa22 f303 	lsr.w	r3, r2, r3
 80033ca:	f003 030f 	and.w	r3, r3, #15
 80033ce:	2b0f      	cmp	r3, #15
 80033d0:	d006      	beq.n	80033e0 <HAL_ADC_Init+0x2c0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80033d2:	693b      	ldr	r3, [r7, #16]
 80033d4:	3301      	adds	r3, #1
 80033d6:	613b      	str	r3, [r7, #16]
 80033d8:	693b      	ldr	r3, [r7, #16]
 80033da:	2b07      	cmp	r3, #7
 80033dc:	d9ef      	bls.n	80033be <HAL_ADC_Init+0x29e>
 80033de:	e000      	b.n	80033e2 <HAL_ADC_Init+0x2c2>
            ADC_CHSELR_SQ1)
        {
          break;
 80033e0:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d115      	bne.n	8003414 <HAL_ADC_Init+0x2f4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f062 020f 	orn	r2, r2, #15
 80033f6:	629a      	str	r2, [r3, #40]	; 0x28
 80033f8:	e01f      	b.n	800343a <HAL_ADC_Init+0x31a>
 80033fa:	bf00      	nop
 80033fc:	20000054 	.word	0x20000054
 8003400:	053e2d63 	.word	0x053e2d63
 8003404:	1ffffc02 	.word	0x1ffffc02
 8003408:	40012708 	.word	0x40012708
 800340c:	dffffc02 	.word	0xdffffc02
 8003410:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	69db      	ldr	r3, [r3, #28]
 800341e:	3b01      	subs	r3, #1
 8003420:	009b      	lsls	r3, r3, #2
 8003422:	f003 031c 	and.w	r3, r3, #28
 8003426:	f06f 020f 	mvn.w	r2, #15
 800342a:	fa02 f103 	lsl.w	r1, r2, r3
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	430a      	orrs	r2, r1
 8003438:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	68da      	ldr	r2, [r3, #12]
 8003440:	4b17      	ldr	r3, [pc, #92]	; (80034a0 <HAL_ADC_Init+0x380>)
 8003442:	4013      	ands	r3, r2
 8003444:	69ba      	ldr	r2, [r7, #24]
 8003446:	429a      	cmp	r2, r3
 8003448:	d10b      	bne.n	8003462 <HAL_ADC_Init+0x342>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003454:	f023 0303 	bic.w	r3, r3, #3
 8003458:	f043 0201 	orr.w	r2, r3, #1
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8003460:	e018      	b.n	8003494 <HAL_ADC_Init+0x374>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003466:	f023 0312 	bic.w	r3, r3, #18
 800346a:	f043 0210 	orr.w	r2, r3, #16
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003476:	f043 0201 	orr.w	r2, r3, #1
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800347e:	2301      	movs	r3, #1
 8003480:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8003482:	e007      	b.n	8003494 <HAL_ADC_Init+0x374>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003488:	f043 0210 	orr.w	r2, r3, #16
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003490:	2301      	movs	r3, #1
 8003492:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003494:	7ffb      	ldrb	r3, [r7, #31]
}
 8003496:	4618      	mov	r0, r3
 8003498:	3720      	adds	r7, #32
 800349a:	46bd      	mov	sp, r7
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	833fffe7 	.word	0x833fffe7

080034a4 <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 80034a4:	b580      	push	{r7, lr}
 80034a6:	b084      	sub	sp, #16
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d101      	bne.n	80034b6 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 80034b2:	2301      	movs	r3, #1
 80034b4:	e06a      	b.n	800358c <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034ba:	f043 0202 	orr.w	r2, r3, #2
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 fab6 	bl	8003a34 <ADC_ConversionStop>
 80034c8:	4603      	mov	r3, r0
 80034ca:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80034cc:	7bfb      	ldrb	r3, [r7, #15]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d10f      	bne.n	80034f2 <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f000 fb6a 	bl	8003bac <ADC_Disable>
 80034d8:	4603      	mov	r3, r0
 80034da:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80034dc:	7bfb      	ldrb	r3, [r7, #15]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d102      	bne.n	80034e8 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	2201      	movs	r2, #1
 80034e6:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	4618      	mov	r0, r3
 80034ee:	f7ff fd71 	bl	8002fd4 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	685b      	ldr	r3, [r3, #4]
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	6812      	ldr	r2, [r2, #0]
 80034fc:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 8003500:	f023 0303 	bic.w	r3, r3, #3
 8003504:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f240 329f 	movw	r2, #927	; 0x39f
 800350e:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	68d9      	ldr	r1, [r3, #12]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681a      	ldr	r2, [r3, #0]
 800351a:	4b1e      	ldr	r3, [pc, #120]	; (8003594 <HAL_ADC_DeInit+0xf0>)
 800351c:	400b      	ands	r3, r1
 800351e:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	691a      	ldr	r2, [r3, #16]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 800352e:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	695a      	ldr	r2, [r3, #20]
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	f022 0207 	bic.w	r2, r2, #7
 800353e:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	6a1a      	ldr	r2, [r3, #32]
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 800354e:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2200      	movs	r2, #0
 800355c:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 800355e:	4b0e      	ldr	r3, [pc, #56]	; (8003598 <HAL_ADC_DeInit+0xf4>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	4a0d      	ldr	r2, [pc, #52]	; (8003598 <HAL_ADC_DeInit+0xf4>)
 8003564:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8003568:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 800356a:	6878      	ldr	r0, [r7, #4]
 800356c:	f7fe f894 	bl	8001698 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2200      	movs	r2, #0
 8003574:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	659a      	str	r2, [r3, #88]	; 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800358a:	7bfb      	ldrb	r3, [r7, #15]
}
 800358c:	4618      	mov	r0, r3
 800358e:	3710      	adds	r7, #16
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}
 8003594:	833e0200 	.word	0x833e0200
 8003598:	40012708 	.word	0x40012708

0800359c <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b084      	sub	sp, #16
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4618      	mov	r0, r3
 80035aa:	f7ff fda7 	bl	80030fc <LL_ADC_REG_IsConversionOngoing>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d132      	bne.n	800361a <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80035ba:	2b01      	cmp	r3, #1
 80035bc:	d101      	bne.n	80035c2 <HAL_ADC_Start+0x26>
 80035be:	2302      	movs	r3, #2
 80035c0:	e02e      	b.n	8003620 <HAL_ADC_Start+0x84>
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2201      	movs	r2, #1
 80035c6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 fa70 	bl	8003ab0 <ADC_Enable>
 80035d0:	4603      	mov	r3, r0
 80035d2:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80035d4:	7bfb      	ldrb	r3, [r7, #15]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d11a      	bne.n	8003610 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035de:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80035e2:	f023 0301 	bic.w	r3, r3, #1
 80035e6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	221c      	movs	r2, #28
 80035fa:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2200      	movs	r2, #0
 8003600:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	4618      	mov	r0, r3
 800360a:	f7ff fd51 	bl	80030b0 <LL_ADC_REG_StartConversion>
 800360e:	e006      	b.n	800361e <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2200      	movs	r2, #0
 8003614:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8003618:	e001      	b.n	800361e <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800361a:	2302      	movs	r3, #2
 800361c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 800361e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003620:	4618      	mov	r0, r3
 8003622:	3710      	adds	r7, #16
 8003624:	46bd      	mov	sp, r7
 8003626:	bd80      	pop	{r7, pc}

08003628 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b084      	sub	sp, #16
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003636:	2b01      	cmp	r3, #1
 8003638:	d101      	bne.n	800363e <HAL_ADC_Stop+0x16>
 800363a:	2302      	movs	r3, #2
 800363c:	e022      	b.n	8003684 <HAL_ADC_Stop+0x5c>
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	2201      	movs	r2, #1
 8003642:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003646:	6878      	ldr	r0, [r7, #4]
 8003648:	f000 f9f4 	bl	8003a34 <ADC_ConversionStop>
 800364c:	4603      	mov	r3, r0
 800364e:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003650:	7bfb      	ldrb	r3, [r7, #15]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d111      	bne.n	800367a <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003656:	6878      	ldr	r0, [r7, #4]
 8003658:	f000 faa8 	bl	8003bac <ADC_Disable>
 800365c:	4603      	mov	r3, r0
 800365e:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003660:	7bfb      	ldrb	r3, [r7, #15]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d109      	bne.n	800367a <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800366a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800366e:	f023 0301 	bic.w	r3, r3, #1
 8003672:	f043 0201 	orr.w	r2, r3, #1
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003682:	7bfb      	ldrb	r3, [r7, #15]
}
 8003684:	4618      	mov	r0, r3
 8003686:	3710      	adds	r7, #16
 8003688:	46bd      	mov	sp, r7
 800368a:	bd80      	pop	{r7, pc}

0800368c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b084      	sub	sp, #16
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
 8003694:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	695b      	ldr	r3, [r3, #20]
 800369a:	2b08      	cmp	r3, #8
 800369c:	d102      	bne.n	80036a4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800369e:	2308      	movs	r3, #8
 80036a0:	60fb      	str	r3, [r7, #12]
 80036a2:	e010      	b.n	80036c6 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	68db      	ldr	r3, [r3, #12]
 80036aa:	f003 0301 	and.w	r3, r3, #1
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d007      	beq.n	80036c2 <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036b6:	f043 0220 	orr.w	r2, r3, #32
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80036be:	2301      	movs	r3, #1
 80036c0:	e070      	b.n	80037a4 <HAL_ADC_PollForConversion+0x118>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 80036c2:	2304      	movs	r3, #4
 80036c4:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80036c6:	f7fe fd9f 	bl	8002208 <HAL_GetTick>
 80036ca:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80036cc:	e01a      	b.n	8003704 <HAL_ADC_PollForConversion+0x78>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80036ce:	683b      	ldr	r3, [r7, #0]
 80036d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80036d4:	d016      	beq.n	8003704 <HAL_ADC_PollForConversion+0x78>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80036d6:	f7fe fd97 	bl	8002208 <HAL_GetTick>
 80036da:	4602      	mov	r2, r0
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	683a      	ldr	r2, [r7, #0]
 80036e2:	429a      	cmp	r2, r3
 80036e4:	d302      	bcc.n	80036ec <HAL_ADC_PollForConversion+0x60>
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	2b00      	cmp	r3, #0
 80036ea:	d10b      	bne.n	8003704 <HAL_ADC_PollForConversion+0x78>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036f0:	f043 0204 	orr.w	r2, r3, #4
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	659a      	str	r2, [r3, #88]	; 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	2200      	movs	r2, #0
 80036fc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_TIMEOUT;
 8003700:	2303      	movs	r3, #3
 8003702:	e04f      	b.n	80037a4 <HAL_ADC_PollForConversion+0x118>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	4013      	ands	r3, r2
 800370e:	2b00      	cmp	r3, #0
 8003710:	d0dd      	beq.n	80036ce <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003716:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	4618      	mov	r0, r3
 8003724:	f7ff fbcf 	bl	8002ec6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003728:	4603      	mov	r3, r0
 800372a:	2b00      	cmp	r3, #0
 800372c:	d031      	beq.n	8003792 <HAL_ADC_PollForConversion+0x106>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	7e9b      	ldrb	r3, [r3, #26]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d12d      	bne.n	8003792 <HAL_ADC_PollForConversion+0x106>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	f003 0308 	and.w	r3, r3, #8
 8003740:	2b08      	cmp	r3, #8
 8003742:	d126      	bne.n	8003792 <HAL_ADC_PollForConversion+0x106>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	4618      	mov	r0, r3
 800374a:	f7ff fcd7 	bl	80030fc <LL_ADC_REG_IsConversionOngoing>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d112      	bne.n	800377a <HAL_ADC_PollForConversion+0xee>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	685a      	ldr	r2, [r3, #4]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f022 020c 	bic.w	r2, r2, #12
 8003762:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003768:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800376c:	f023 0301 	bic.w	r3, r3, #1
 8003770:	f043 0201 	orr.w	r2, r3, #1
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	659a      	str	r2, [r3, #88]	; 0x58
 8003778:	e00b      	b.n	8003792 <HAL_ADC_PollForConversion+0x106>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800377e:	f043 0220 	orr.w	r2, r3, #32
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800378a:	f043 0201 	orr.w	r2, r3, #1
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	7e1b      	ldrb	r3, [r3, #24]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d103      	bne.n	80037a2 <HAL_ADC_PollForConversion+0x116>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	220c      	movs	r2, #12
 80037a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3710      	adds	r7, #16
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80037ba:	4618      	mov	r0, r3
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	bc80      	pop	{r7}
 80037c2:	4770      	bx	lr

080037c4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b088      	sub	sp, #32
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	6078      	str	r0, [r7, #4]
 80037cc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037ce:	2300      	movs	r3, #0
 80037d0:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80037d2:	2300      	movs	r3, #0
 80037d4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80037e4:	2b01      	cmp	r3, #1
 80037e6:	d101      	bne.n	80037ec <HAL_ADC_ConfigChannel+0x28>
 80037e8:	2302      	movs	r3, #2
 80037ea:	e110      	b.n	8003a0e <HAL_ADC_ConfigChannel+0x24a>
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2201      	movs	r2, #1
 80037f0:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7ff fc7f 	bl	80030fc <LL_ADC_REG_IsConversionOngoing>
 80037fe:	4603      	mov	r3, r0
 8003800:	2b00      	cmp	r3, #0
 8003802:	f040 80f7 	bne.w	80039f4 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8003806:	683b      	ldr	r3, [r7, #0]
 8003808:	685b      	ldr	r3, [r3, #4]
 800380a:	2b02      	cmp	r3, #2
 800380c:	f000 80b1 	beq.w	8003972 <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	691b      	ldr	r3, [r3, #16]
 8003814:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003818:	d004      	beq.n	8003824 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800381e:	4a7e      	ldr	r2, [pc, #504]	; (8003a18 <HAL_ADC_ConfigChannel+0x254>)
 8003820:	4293      	cmp	r3, r2
 8003822:	d108      	bne.n	8003836 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681a      	ldr	r2, [r3, #0]
 8003828:	683b      	ldr	r3, [r7, #0]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	4619      	mov	r1, r3
 800382e:	4610      	mov	r0, r2
 8003830:	f7ff fb7c 	bl	8002f2c <LL_ADC_REG_SetSequencerChAdd>
 8003834:	e041      	b.n	80038ba <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800383a:	683b      	ldr	r3, [r7, #0]
 800383c:	685b      	ldr	r3, [r3, #4]
 800383e:	f003 031f 	and.w	r3, r3, #31
 8003842:	210f      	movs	r1, #15
 8003844:	fa01 f303 	lsl.w	r3, r1, r3
 8003848:	43db      	mvns	r3, r3
 800384a:	401a      	ands	r2, r3
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003854:	2b00      	cmp	r3, #0
 8003856:	d105      	bne.n	8003864 <HAL_ADC_ConfigChannel+0xa0>
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	0e9b      	lsrs	r3, r3, #26
 800385e:	f003 031f 	and.w	r3, r3, #31
 8003862:	e011      	b.n	8003888 <HAL_ADC_ConfigChannel+0xc4>
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	fa93 f3a3 	rbit	r3, r3
 8003870:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d101      	bne.n	8003880 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 800387c:	2320      	movs	r3, #32
 800387e:	e003      	b.n	8003888 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8003880:	697b      	ldr	r3, [r7, #20]
 8003882:	fab3 f383 	clz	r3, r3
 8003886:	b2db      	uxtb	r3, r3
 8003888:	6839      	ldr	r1, [r7, #0]
 800388a:	6849      	ldr	r1, [r1, #4]
 800388c:	f001 011f 	and.w	r1, r1, #31
 8003890:	408b      	lsls	r3, r1
 8003892:	431a      	orrs	r2, r3
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	685b      	ldr	r3, [r3, #4]
 800389c:	089b      	lsrs	r3, r3, #2
 800389e:	1c5a      	adds	r2, r3, #1
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	69db      	ldr	r3, [r3, #28]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d808      	bhi.n	80038ba <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	6818      	ldr	r0, [r3, #0]
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	6859      	ldr	r1, [r3, #4]
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	461a      	mov	r2, r3
 80038b6:	f7ff fb18 	bl	8002eea <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6818      	ldr	r0, [r3, #0]
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	6819      	ldr	r1, [r3, #0]
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	689b      	ldr	r3, [r3, #8]
 80038c6:	461a      	mov	r2, r3
 80038c8:	f7ff fb55 	bl	8002f76 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	f280 8097 	bge.w	8003a04 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80038d6:	4851      	ldr	r0, [pc, #324]	; (8003a1c <HAL_ADC_ConfigChannel+0x258>)
 80038d8:	f7ff faca 	bl	8002e70 <LL_ADC_GetCommonPathInternalCh>
 80038dc:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a4f      	ldr	r2, [pc, #316]	; (8003a20 <HAL_ADC_ConfigChannel+0x25c>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d120      	bne.n	800392a <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80038e8:	69bb      	ldr	r3, [r7, #24]
 80038ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d11b      	bne.n	800392a <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80038f8:	4619      	mov	r1, r3
 80038fa:	4848      	ldr	r0, [pc, #288]	; (8003a1c <HAL_ADC_ConfigChannel+0x258>)
 80038fc:	f7ff faa6 	bl	8002e4c <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8003900:	4b48      	ldr	r3, [pc, #288]	; (8003a24 <HAL_ADC_ConfigChannel+0x260>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	099b      	lsrs	r3, r3, #6
 8003906:	4a48      	ldr	r2, [pc, #288]	; (8003a28 <HAL_ADC_ConfigChannel+0x264>)
 8003908:	fba2 2303 	umull	r2, r3, r2, r3
 800390c:	099a      	lsrs	r2, r3, #6
 800390e:	4613      	mov	r3, r2
 8003910:	005b      	lsls	r3, r3, #1
 8003912:	4413      	add	r3, r2
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	3301      	adds	r3, #1
 8003918:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800391a:	e002      	b.n	8003922 <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 800391c:	68bb      	ldr	r3, [r7, #8]
 800391e:	3b01      	subs	r3, #1
 8003920:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003922:	68bb      	ldr	r3, [r7, #8]
 8003924:	2b00      	cmp	r3, #0
 8003926:	d1f9      	bne.n	800391c <HAL_ADC_ConfigChannel+0x158>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003928:	e06c      	b.n	8003a04 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	4a3f      	ldr	r2, [pc, #252]	; (8003a2c <HAL_ADC_ConfigChannel+0x268>)
 8003930:	4293      	cmp	r3, r2
 8003932:	d10c      	bne.n	800394e <HAL_ADC_ConfigChannel+0x18a>
 8003934:	69bb      	ldr	r3, [r7, #24]
 8003936:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800393a:	2b00      	cmp	r3, #0
 800393c:	d107      	bne.n	800394e <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003944:	4619      	mov	r1, r3
 8003946:	4835      	ldr	r0, [pc, #212]	; (8003a1c <HAL_ADC_ConfigChannel+0x258>)
 8003948:	f7ff fa80 	bl	8002e4c <LL_ADC_SetCommonPathInternalCh>
 800394c:	e05a      	b.n	8003a04 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800394e:	683b      	ldr	r3, [r7, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4a37      	ldr	r2, [pc, #220]	; (8003a30 <HAL_ADC_ConfigChannel+0x26c>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d155      	bne.n	8003a04 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003958:	69bb      	ldr	r3, [r7, #24]
 800395a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800395e:	2b00      	cmp	r3, #0
 8003960:	d150      	bne.n	8003a04 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003962:	69bb      	ldr	r3, [r7, #24]
 8003964:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003968:	4619      	mov	r1, r3
 800396a:	482c      	ldr	r0, [pc, #176]	; (8003a1c <HAL_ADC_ConfigChannel+0x258>)
 800396c:	f7ff fa6e 	bl	8002e4c <LL_ADC_SetCommonPathInternalCh>
 8003970:	e048      	b.n	8003a04 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	691b      	ldr	r3, [r3, #16]
 8003976:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800397a:	d004      	beq.n	8003986 <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003980:	4a25      	ldr	r2, [pc, #148]	; (8003a18 <HAL_ADC_ConfigChannel+0x254>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d107      	bne.n	8003996 <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4619      	mov	r1, r3
 8003990:	4610      	mov	r0, r2
 8003992:	f7ff fadd 	bl	8002f50 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003996:	683b      	ldr	r3, [r7, #0]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2b00      	cmp	r3, #0
 800399c:	da32      	bge.n	8003a04 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800399e:	481f      	ldr	r0, [pc, #124]	; (8003a1c <HAL_ADC_ConfigChannel+0x258>)
 80039a0:	f7ff fa66 	bl	8002e70 <LL_ADC_GetCommonPathInternalCh>
 80039a4:	61b8      	str	r0, [r7, #24]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a1d      	ldr	r2, [pc, #116]	; (8003a20 <HAL_ADC_ConfigChannel+0x25c>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d107      	bne.n	80039c0 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039b0:	69bb      	ldr	r3, [r7, #24]
 80039b2:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80039b6:	4619      	mov	r1, r3
 80039b8:	4818      	ldr	r0, [pc, #96]	; (8003a1c <HAL_ADC_ConfigChannel+0x258>)
 80039ba:	f7ff fa47 	bl	8002e4c <LL_ADC_SetCommonPathInternalCh>
 80039be:	e021      	b.n	8003a04 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a19      	ldr	r2, [pc, #100]	; (8003a2c <HAL_ADC_ConfigChannel+0x268>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d107      	bne.n	80039da <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80039d0:	4619      	mov	r1, r3
 80039d2:	4812      	ldr	r0, [pc, #72]	; (8003a1c <HAL_ADC_ConfigChannel+0x258>)
 80039d4:	f7ff fa3a 	bl	8002e4c <LL_ADC_SetCommonPathInternalCh>
 80039d8:	e014      	b.n	8003a04 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a14      	ldr	r2, [pc, #80]	; (8003a30 <HAL_ADC_ConfigChannel+0x26c>)
 80039e0:	4293      	cmp	r3, r2
 80039e2:	d10f      	bne.n	8003a04 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039e4:	69bb      	ldr	r3, [r7, #24]
 80039e6:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80039ea:	4619      	mov	r1, r3
 80039ec:	480b      	ldr	r0, [pc, #44]	; (8003a1c <HAL_ADC_ConfigChannel+0x258>)
 80039ee:	f7ff fa2d 	bl	8002e4c <LL_ADC_SetCommonPathInternalCh>
 80039f2:	e007      	b.n	8003a04 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039f8:	f043 0220 	orr.w	r2, r3, #32
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2200      	movs	r2, #0
 8003a08:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003a0c:	7ffb      	ldrb	r3, [r7, #31]
}
 8003a0e:	4618      	mov	r0, r3
 8003a10:	3720      	adds	r7, #32
 8003a12:	46bd      	mov	sp, r7
 8003a14:	bd80      	pop	{r7, pc}
 8003a16:	bf00      	nop
 8003a18:	80000004 	.word	0x80000004
 8003a1c:	40012708 	.word	0x40012708
 8003a20:	b0001000 	.word	0xb0001000
 8003a24:	20000054 	.word	0x20000054
 8003a28:	053e2d63 	.word	0x053e2d63
 8003a2c:	b8004000 	.word	0xb8004000
 8003a30:	b4002000 	.word	0xb4002000

08003a34 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	b084      	sub	sp, #16
 8003a38:	af00      	add	r7, sp, #0
 8003a3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4618      	mov	r0, r3
 8003a42:	f7ff fb5b 	bl	80030fc <LL_ADC_REG_IsConversionOngoing>
 8003a46:	4603      	mov	r3, r0
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d02c      	beq.n	8003aa6 <ADC_ConversionStop+0x72>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	4618      	mov	r0, r3
 8003a52:	f7ff fb1b 	bl	800308c <LL_ADC_IsDisableOngoing>
 8003a56:	4603      	mov	r3, r0
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d104      	bne.n	8003a66 <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	4618      	mov	r0, r3
 8003a62:	f7ff fb38 	bl	80030d6 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a66:	f7fe fbcf 	bl	8002208 <HAL_GetTick>
 8003a6a:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003a6c:	e014      	b.n	8003a98 <ADC_ConversionStop+0x64>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003a6e:	f7fe fbcb 	bl	8002208 <HAL_GetTick>
 8003a72:	4602      	mov	r2, r0
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	1ad3      	subs	r3, r2, r3
 8003a78:	2b02      	cmp	r3, #2
 8003a7a:	d90d      	bls.n	8003a98 <ADC_ConversionStop+0x64>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a80:	f043 0210 	orr.w	r2, r3, #16
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a8c:	f043 0201 	orr.w	r2, r3, #1
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8003a94:	2301      	movs	r3, #1
 8003a96:	e007      	b.n	8003aa8 <ADC_ConversionStop+0x74>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f003 0304 	and.w	r3, r3, #4
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1e3      	bne.n	8003a6e <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3710      	adds	r7, #16
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f7ff fad1 	bl	8003068 <LL_ADC_IsEnabled>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d162      	bne.n	8003b92 <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	689a      	ldr	r2, [r3, #8]
 8003ad2:	4b32      	ldr	r3, [pc, #200]	; (8003b9c <ADC_Enable+0xec>)
 8003ad4:	4013      	ands	r3, r2
 8003ad6:	2b00      	cmp	r3, #0
 8003ad8:	d00d      	beq.n	8003af6 <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ade:	f043 0210 	orr.w	r2, r3, #16
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aea:	f043 0201 	orr.w	r2, r3, #1
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8003af2:	2301      	movs	r3, #1
 8003af4:	e04e      	b.n	8003b94 <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	4618      	mov	r0, r3
 8003afc:	f7ff fa8e 	bl	800301c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003b00:	4827      	ldr	r0, [pc, #156]	; (8003ba0 <ADC_Enable+0xf0>)
 8003b02:	f7ff f9b5 	bl	8002e70 <LL_ADC_GetCommonPathInternalCh>
 8003b06:	4603      	mov	r3, r0
 8003b08:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d00f      	beq.n	8003b30 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8003b10:	4b24      	ldr	r3, [pc, #144]	; (8003ba4 <ADC_Enable+0xf4>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	099b      	lsrs	r3, r3, #6
 8003b16:	4a24      	ldr	r2, [pc, #144]	; (8003ba8 <ADC_Enable+0xf8>)
 8003b18:	fba2 2303 	umull	r2, r3, r2, r3
 8003b1c:	099b      	lsrs	r3, r3, #6
 8003b1e:	3301      	adds	r3, #1
 8003b20:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003b22:	e002      	b.n	8003b2a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003b24:	68bb      	ldr	r3, [r7, #8]
 8003b26:	3b01      	subs	r3, #1
 8003b28:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003b2a:	68bb      	ldr	r3, [r7, #8]
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d1f9      	bne.n	8003b24 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	7e5b      	ldrb	r3, [r3, #25]
 8003b34:	2b01      	cmp	r3, #1
 8003b36:	d02c      	beq.n	8003b92 <ADC_Enable+0xe2>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003b38:	f7fe fb66 	bl	8002208 <HAL_GetTick>
 8003b3c:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b3e:	e021      	b.n	8003b84 <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	4618      	mov	r0, r3
 8003b46:	f7ff fa8f 	bl	8003068 <LL_ADC_IsEnabled>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d104      	bne.n	8003b5a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	4618      	mov	r0, r3
 8003b56:	f7ff fa61 	bl	800301c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003b5a:	f7fe fb55 	bl	8002208 <HAL_GetTick>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	1ad3      	subs	r3, r2, r3
 8003b64:	2b02      	cmp	r3, #2
 8003b66:	d90d      	bls.n	8003b84 <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b6c:	f043 0210 	orr.w	r2, r3, #16
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b78:	f043 0201 	orr.w	r2, r3, #1
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	e007      	b.n	8003b94 <ADC_Enable+0xe4>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f003 0301 	and.w	r3, r3, #1
 8003b8e:	2b01      	cmp	r3, #1
 8003b90:	d1d6      	bne.n	8003b40 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003b92:	2300      	movs	r3, #0
}
 8003b94:	4618      	mov	r0, r3
 8003b96:	3710      	adds	r7, #16
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	bd80      	pop	{r7, pc}
 8003b9c:	80000017 	.word	0x80000017
 8003ba0:	40012708 	.word	0x40012708
 8003ba4:	20000054 	.word	0x20000054
 8003ba8:	053e2d63 	.word	0x053e2d63

08003bac <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003bac:	b580      	push	{r7, lr}
 8003bae:	b084      	sub	sp, #16
 8003bb0:	af00      	add	r7, sp, #0
 8003bb2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	4618      	mov	r0, r3
 8003bba:	f7ff fa67 	bl	800308c <LL_ADC_IsDisableOngoing>
 8003bbe:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4618      	mov	r0, r3
 8003bc6:	f7ff fa4f 	bl	8003068 <LL_ADC_IsEnabled>
 8003bca:	4603      	mov	r3, r0
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d040      	beq.n	8003c52 <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d13d      	bne.n	8003c52 <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	689b      	ldr	r3, [r3, #8]
 8003bdc:	f003 0305 	and.w	r3, r3, #5
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	d10c      	bne.n	8003bfe <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4618      	mov	r0, r3
 8003bea:	f7ff fa2a 	bl	8003042 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	2203      	movs	r2, #3
 8003bf4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003bf6:	f7fe fb07 	bl	8002208 <HAL_GetTick>
 8003bfa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003bfc:	e022      	b.n	8003c44 <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c02:	f043 0210 	orr.w	r2, r3, #16
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c0e:	f043 0201 	orr.w	r2, r3, #1
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e01c      	b.n	8003c54 <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003c1a:	f7fe faf5 	bl	8002208 <HAL_GetTick>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	1ad3      	subs	r3, r2, r3
 8003c24:	2b02      	cmp	r3, #2
 8003c26:	d90d      	bls.n	8003c44 <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c2c:	f043 0210 	orr.w	r2, r3, #16
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c38:	f043 0201 	orr.w	r2, r3, #1
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e007      	b.n	8003c54 <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 0301 	and.w	r3, r3, #1
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d1e3      	bne.n	8003c1a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c52:	2300      	movs	r3, #0
}
 8003c54:	4618      	mov	r0, r3
 8003c56:	3710      	adds	r7, #16
 8003c58:	46bd      	mov	sp, r7
 8003c5a:	bd80      	pop	{r7, pc}

08003c5c <LL_ADC_IsEnabled>:
{
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	689b      	ldr	r3, [r3, #8]
 8003c68:	f003 0301 	and.w	r3, r3, #1
 8003c6c:	2b01      	cmp	r3, #1
 8003c6e:	d101      	bne.n	8003c74 <LL_ADC_IsEnabled+0x18>
 8003c70:	2301      	movs	r3, #1
 8003c72:	e000      	b.n	8003c76 <LL_ADC_IsEnabled+0x1a>
 8003c74:	2300      	movs	r3, #0
}
 8003c76:	4618      	mov	r0, r3
 8003c78:	370c      	adds	r7, #12
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	bc80      	pop	{r7}
 8003c7e:	4770      	bx	lr

08003c80 <LL_ADC_IsCalibrationOnGoing>:
{
 8003c80:	b480      	push	{r7}
 8003c82:	b083      	sub	sp, #12
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003c90:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003c94:	d101      	bne.n	8003c9a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003c96:	2301      	movs	r3, #1
 8003c98:	e000      	b.n	8003c9c <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003c9a:	2300      	movs	r3, #0
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	370c      	adds	r7, #12
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bc80      	pop	{r7}
 8003ca4:	4770      	bx	lr

08003ca6 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b086      	sub	sp, #24
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003cb8:	2b01      	cmp	r3, #1
 8003cba:	d101      	bne.n	8003cc0 <HAL_ADCEx_Calibration_Start+0x1a>
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	e068      	b.n	8003d92 <HAL_ADCEx_Calibration_Start+0xec>
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003cc8:	6878      	ldr	r0, [r7, #4]
 8003cca:	f7ff ff6f 	bl	8003bac <ADC_Disable>
 8003cce:	4603      	mov	r3, r0
 8003cd0:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	f7ff ffc0 	bl	8003c5c <LL_ADC_IsEnabled>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d14c      	bne.n	8003d7c <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003ce6:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003cea:	f043 0202 	orr.w	r2, r3, #2
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	f003 0303 	and.w	r3, r3, #3
 8003cfc:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	68da      	ldr	r2, [r3, #12]
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f022 0203 	bic.w	r2, r2, #3
 8003d0c:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	689a      	ldr	r2, [r3, #8]
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003d1c:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d1e:	e014      	b.n	8003d4a <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	3301      	adds	r3, #1
 8003d24:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003d26:	68fb      	ldr	r3, [r7, #12]
 8003d28:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 8003d2c:	d30d      	bcc.n	8003d4a <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d32:	f023 0312 	bic.w	r3, r3, #18
 8003d36:	f043 0210 	orr.w	r2, r3, #16
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	2200      	movs	r2, #0
 8003d42:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e023      	b.n	8003d92 <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f7ff ff96 	bl	8003c80 <LL_ADC_IsCalibrationOnGoing>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1e2      	bne.n	8003d20 <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	68d9      	ldr	r1, [r3, #12]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	693a      	ldr	r2, [r7, #16]
 8003d66:	430a      	orrs	r2, r1
 8003d68:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d6e:	f023 0303 	bic.w	r3, r3, #3
 8003d72:	f043 0201 	orr.w	r2, r3, #1
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	659a      	str	r2, [r3, #88]	; 0x58
 8003d7a:	e005      	b.n	8003d88 <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d80:	f043 0210 	orr.w	r2, r3, #16
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	2200      	movs	r2, #0
 8003d8c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003d90:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d92:	4618      	mov	r0, r3
 8003d94:	3718      	adds	r7, #24
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bd80      	pop	{r7, pc}
	...

08003d9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b085      	sub	sp, #20
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	f003 0307 	and.w	r3, r3, #7
 8003daa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003dac:	4b0c      	ldr	r3, [pc, #48]	; (8003de0 <__NVIC_SetPriorityGrouping+0x44>)
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003db2:	68ba      	ldr	r2, [r7, #8]
 8003db4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003db8:	4013      	ands	r3, r2
 8003dba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003dc0:	68bb      	ldr	r3, [r7, #8]
 8003dc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003dc4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003dc8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003dcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003dce:	4a04      	ldr	r2, [pc, #16]	; (8003de0 <__NVIC_SetPriorityGrouping+0x44>)
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	60d3      	str	r3, [r2, #12]
}
 8003dd4:	bf00      	nop
 8003dd6:	3714      	adds	r7, #20
 8003dd8:	46bd      	mov	sp, r7
 8003dda:	bc80      	pop	{r7}
 8003ddc:	4770      	bx	lr
 8003dde:	bf00      	nop
 8003de0:	e000ed00 	.word	0xe000ed00

08003de4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003de4:	b480      	push	{r7}
 8003de6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003de8:	4b04      	ldr	r3, [pc, #16]	; (8003dfc <__NVIC_GetPriorityGrouping+0x18>)
 8003dea:	68db      	ldr	r3, [r3, #12]
 8003dec:	0a1b      	lsrs	r3, r3, #8
 8003dee:	f003 0307 	and.w	r3, r3, #7
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bc80      	pop	{r7}
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	e000ed00 	.word	0xe000ed00

08003e00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003e00:	b480      	push	{r7}
 8003e02:	b083      	sub	sp, #12
 8003e04:	af00      	add	r7, sp, #0
 8003e06:	4603      	mov	r3, r0
 8003e08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	db0b      	blt.n	8003e2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e12:	79fb      	ldrb	r3, [r7, #7]
 8003e14:	f003 021f 	and.w	r2, r3, #31
 8003e18:	4906      	ldr	r1, [pc, #24]	; (8003e34 <__NVIC_EnableIRQ+0x34>)
 8003e1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e1e:	095b      	lsrs	r3, r3, #5
 8003e20:	2001      	movs	r0, #1
 8003e22:	fa00 f202 	lsl.w	r2, r0, r2
 8003e26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003e2a:	bf00      	nop
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	bc80      	pop	{r7}
 8003e32:	4770      	bx	lr
 8003e34:	e000e100 	.word	0xe000e100

08003e38 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003e38:	b480      	push	{r7}
 8003e3a:	b083      	sub	sp, #12
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	4603      	mov	r3, r0
 8003e40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	db12      	blt.n	8003e70 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003e4a:	79fb      	ldrb	r3, [r7, #7]
 8003e4c:	f003 021f 	and.w	r2, r3, #31
 8003e50:	490a      	ldr	r1, [pc, #40]	; (8003e7c <__NVIC_DisableIRQ+0x44>)
 8003e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e56:	095b      	lsrs	r3, r3, #5
 8003e58:	2001      	movs	r0, #1
 8003e5a:	fa00 f202 	lsl.w	r2, r0, r2
 8003e5e:	3320      	adds	r3, #32
 8003e60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003e64:	f3bf 8f4f 	dsb	sy
}
 8003e68:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003e6a:	f3bf 8f6f 	isb	sy
}
 8003e6e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003e70:	bf00      	nop
 8003e72:	370c      	adds	r7, #12
 8003e74:	46bd      	mov	sp, r7
 8003e76:	bc80      	pop	{r7}
 8003e78:	4770      	bx	lr
 8003e7a:	bf00      	nop
 8003e7c:	e000e100 	.word	0xe000e100

08003e80 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003e80:	b480      	push	{r7}
 8003e82:	b083      	sub	sp, #12
 8003e84:	af00      	add	r7, sp, #0
 8003e86:	4603      	mov	r3, r0
 8003e88:	6039      	str	r1, [r7, #0]
 8003e8a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003e8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	db0a      	blt.n	8003eaa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003e94:	683b      	ldr	r3, [r7, #0]
 8003e96:	b2da      	uxtb	r2, r3
 8003e98:	490c      	ldr	r1, [pc, #48]	; (8003ecc <__NVIC_SetPriority+0x4c>)
 8003e9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003e9e:	0112      	lsls	r2, r2, #4
 8003ea0:	b2d2      	uxtb	r2, r2
 8003ea2:	440b      	add	r3, r1
 8003ea4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003ea8:	e00a      	b.n	8003ec0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	b2da      	uxtb	r2, r3
 8003eae:	4908      	ldr	r1, [pc, #32]	; (8003ed0 <__NVIC_SetPriority+0x50>)
 8003eb0:	79fb      	ldrb	r3, [r7, #7]
 8003eb2:	f003 030f 	and.w	r3, r3, #15
 8003eb6:	3b04      	subs	r3, #4
 8003eb8:	0112      	lsls	r2, r2, #4
 8003eba:	b2d2      	uxtb	r2, r2
 8003ebc:	440b      	add	r3, r1
 8003ebe:	761a      	strb	r2, [r3, #24]
}
 8003ec0:	bf00      	nop
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bc80      	pop	{r7}
 8003ec8:	4770      	bx	lr
 8003eca:	bf00      	nop
 8003ecc:	e000e100 	.word	0xe000e100
 8003ed0:	e000ed00 	.word	0xe000ed00

08003ed4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	b089      	sub	sp, #36	; 0x24
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	60f8      	str	r0, [r7, #12]
 8003edc:	60b9      	str	r1, [r7, #8]
 8003ede:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f003 0307 	and.w	r3, r3, #7
 8003ee6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ee8:	69fb      	ldr	r3, [r7, #28]
 8003eea:	f1c3 0307 	rsb	r3, r3, #7
 8003eee:	2b04      	cmp	r3, #4
 8003ef0:	bf28      	it	cs
 8003ef2:	2304      	movcs	r3, #4
 8003ef4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ef6:	69fb      	ldr	r3, [r7, #28]
 8003ef8:	3304      	adds	r3, #4
 8003efa:	2b06      	cmp	r3, #6
 8003efc:	d902      	bls.n	8003f04 <NVIC_EncodePriority+0x30>
 8003efe:	69fb      	ldr	r3, [r7, #28]
 8003f00:	3b03      	subs	r3, #3
 8003f02:	e000      	b.n	8003f06 <NVIC_EncodePriority+0x32>
 8003f04:	2300      	movs	r3, #0
 8003f06:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f08:	f04f 32ff 	mov.w	r2, #4294967295
 8003f0c:	69bb      	ldr	r3, [r7, #24]
 8003f0e:	fa02 f303 	lsl.w	r3, r2, r3
 8003f12:	43da      	mvns	r2, r3
 8003f14:	68bb      	ldr	r3, [r7, #8]
 8003f16:	401a      	ands	r2, r3
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003f1c:	f04f 31ff 	mov.w	r1, #4294967295
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	fa01 f303 	lsl.w	r3, r1, r3
 8003f26:	43d9      	mvns	r1, r3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003f2c:	4313      	orrs	r3, r2
         );
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3724      	adds	r7, #36	; 0x24
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bc80      	pop	{r7}
 8003f36:	4770      	bx	lr

08003f38 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f38:	b580      	push	{r7, lr}
 8003f3a:	b082      	sub	sp, #8
 8003f3c:	af00      	add	r7, sp, #0
 8003f3e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003f40:	6878      	ldr	r0, [r7, #4]
 8003f42:	f7ff ff2b 	bl	8003d9c <__NVIC_SetPriorityGrouping>
}
 8003f46:	bf00      	nop
 8003f48:	3708      	adds	r7, #8
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	bd80      	pop	{r7, pc}

08003f4e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003f4e:	b580      	push	{r7, lr}
 8003f50:	b086      	sub	sp, #24
 8003f52:	af00      	add	r7, sp, #0
 8003f54:	4603      	mov	r3, r0
 8003f56:	60b9      	str	r1, [r7, #8]
 8003f58:	607a      	str	r2, [r7, #4]
 8003f5a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003f5c:	f7ff ff42 	bl	8003de4 <__NVIC_GetPriorityGrouping>
 8003f60:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003f62:	687a      	ldr	r2, [r7, #4]
 8003f64:	68b9      	ldr	r1, [r7, #8]
 8003f66:	6978      	ldr	r0, [r7, #20]
 8003f68:	f7ff ffb4 	bl	8003ed4 <NVIC_EncodePriority>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003f72:	4611      	mov	r1, r2
 8003f74:	4618      	mov	r0, r3
 8003f76:	f7ff ff83 	bl	8003e80 <__NVIC_SetPriority>
}
 8003f7a:	bf00      	nop
 8003f7c:	3718      	adds	r7, #24
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}

08003f82 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f82:	b580      	push	{r7, lr}
 8003f84:	b082      	sub	sp, #8
 8003f86:	af00      	add	r7, sp, #0
 8003f88:	4603      	mov	r3, r0
 8003f8a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003f8c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f90:	4618      	mov	r0, r3
 8003f92:	f7ff ff35 	bl	8003e00 <__NVIC_EnableIRQ>
}
 8003f96:	bf00      	nop
 8003f98:	3708      	adds	r7, #8
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}

08003f9e <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003f9e:	b580      	push	{r7, lr}
 8003fa0:	b082      	sub	sp, #8
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	4603      	mov	r3, r0
 8003fa6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8003fa8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fac:	4618      	mov	r0, r3
 8003fae:	f7ff ff43 	bl	8003e38 <__NVIC_DisableIRQ>
}
 8003fb2:	bf00      	nop
 8003fb4:	3708      	adds	r7, #8
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	bd80      	pop	{r7, pc}
	...

08003fbc <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b082      	sub	sp, #8
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d101      	bne.n	8003fce <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003fca:	2301      	movs	r3, #1
 8003fcc:	e08e      	b.n	80040ec <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	461a      	mov	r2, r3
 8003fd4:	4b47      	ldr	r3, [pc, #284]	; (80040f4 <HAL_DMA_Init+0x138>)
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	d80f      	bhi.n	8003ffa <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	461a      	mov	r2, r3
 8003fe0:	4b45      	ldr	r3, [pc, #276]	; (80040f8 <HAL_DMA_Init+0x13c>)
 8003fe2:	4413      	add	r3, r2
 8003fe4:	4a45      	ldr	r2, [pc, #276]	; (80040fc <HAL_DMA_Init+0x140>)
 8003fe6:	fba2 2303 	umull	r2, r3, r2, r3
 8003fea:	091b      	lsrs	r3, r3, #4
 8003fec:	009a      	lsls	r2, r3, #2
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	4a42      	ldr	r2, [pc, #264]	; (8004100 <HAL_DMA_Init+0x144>)
 8003ff6:	641a      	str	r2, [r3, #64]	; 0x40
 8003ff8:	e00e      	b.n	8004018 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	461a      	mov	r2, r3
 8004000:	4b40      	ldr	r3, [pc, #256]	; (8004104 <HAL_DMA_Init+0x148>)
 8004002:	4413      	add	r3, r2
 8004004:	4a3d      	ldr	r2, [pc, #244]	; (80040fc <HAL_DMA_Init+0x140>)
 8004006:	fba2 2303 	umull	r2, r3, r2, r3
 800400a:	091b      	lsrs	r3, r3, #4
 800400c:	009a      	lsls	r2, r3, #2
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	4a3c      	ldr	r2, [pc, #240]	; (8004108 <HAL_DMA_Init+0x14c>)
 8004016:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2202      	movs	r2, #2
 800401c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	687a      	ldr	r2, [r7, #4]
 8004028:	6812      	ldr	r2, [r2, #0]
 800402a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800402e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004032:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	6819      	ldr	r1, [r3, #0]
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	689a      	ldr	r2, [r3, #8]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	68db      	ldr	r3, [r3, #12]
 8004042:	431a      	orrs	r2, r3
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	691b      	ldr	r3, [r3, #16]
 8004048:	431a      	orrs	r2, r3
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	695b      	ldr	r3, [r3, #20]
 800404e:	431a      	orrs	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	699b      	ldr	r3, [r3, #24]
 8004054:	431a      	orrs	r2, r3
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	69db      	ldr	r3, [r3, #28]
 800405a:	431a      	orrs	r2, r3
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	6a1b      	ldr	r3, [r3, #32]
 8004060:	431a      	orrs	r2, r3
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	430a      	orrs	r2, r1
 8004068:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 fb52 	bl	8004714 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	689b      	ldr	r3, [r3, #8]
 8004074:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004078:	d102      	bne.n	8004080 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	2200      	movs	r2, #0
 800407e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	685a      	ldr	r2, [r3, #4]
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004088:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800408c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004092:	687a      	ldr	r2, [r7, #4]
 8004094:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004096:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d010      	beq.n	80040c2 <HAL_DMA_Init+0x106>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	2b04      	cmp	r3, #4
 80040a6:	d80c      	bhi.n	80040c2 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80040a8:	6878      	ldr	r0, [r7, #4]
 80040aa:	f000 fb7b 	bl	80047a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040b2:	2200      	movs	r2, #0
 80040b4:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040ba:	687a      	ldr	r2, [r7, #4]
 80040bc:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80040be:	605a      	str	r2, [r3, #4]
 80040c0:	e008      	b.n	80040d4 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2200      	movs	r2, #0
 80040c6:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2200      	movs	r2, #0
 80040cc:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	2200      	movs	r2, #0
 80040d2:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2200      	movs	r2, #0
 80040d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2201      	movs	r2, #1
 80040de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2200      	movs	r2, #0
 80040e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3708      	adds	r7, #8
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	40020407 	.word	0x40020407
 80040f8:	bffdfff8 	.word	0xbffdfff8
 80040fc:	cccccccd 	.word	0xcccccccd
 8004100:	40020000 	.word	0x40020000
 8004104:	bffdfbf8 	.word	0xbffdfbf8
 8004108:	40020400 	.word	0x40020400

0800410c <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800410c:	b580      	push	{r7, lr}
 800410e:	b082      	sub	sp, #8
 8004110:	af00      	add	r7, sp, #0
 8004112:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d101      	bne.n	800411e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	e07b      	b.n	8004216 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	f022 0201 	bic.w	r2, r2, #1
 800412c:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	461a      	mov	r2, r3
 8004134:	4b3a      	ldr	r3, [pc, #232]	; (8004220 <HAL_DMA_DeInit+0x114>)
 8004136:	429a      	cmp	r2, r3
 8004138:	d80f      	bhi.n	800415a <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	461a      	mov	r2, r3
 8004140:	4b38      	ldr	r3, [pc, #224]	; (8004224 <HAL_DMA_DeInit+0x118>)
 8004142:	4413      	add	r3, r2
 8004144:	4a38      	ldr	r2, [pc, #224]	; (8004228 <HAL_DMA_DeInit+0x11c>)
 8004146:	fba2 2303 	umull	r2, r3, r2, r3
 800414a:	091b      	lsrs	r3, r3, #4
 800414c:	009a      	lsls	r2, r3, #2
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	4a35      	ldr	r2, [pc, #212]	; (800422c <HAL_DMA_DeInit+0x120>)
 8004156:	641a      	str	r2, [r3, #64]	; 0x40
 8004158:	e00e      	b.n	8004178 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	461a      	mov	r2, r3
 8004160:	4b33      	ldr	r3, [pc, #204]	; (8004230 <HAL_DMA_DeInit+0x124>)
 8004162:	4413      	add	r3, r2
 8004164:	4a30      	ldr	r2, [pc, #192]	; (8004228 <HAL_DMA_DeInit+0x11c>)
 8004166:	fba2 2303 	umull	r2, r3, r2, r3
 800416a:	091b      	lsrs	r3, r3, #4
 800416c:	009a      	lsls	r2, r3, #2
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	4a2f      	ldr	r2, [pc, #188]	; (8004234 <HAL_DMA_DeInit+0x128>)
 8004176:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	2200      	movs	r2, #0
 800417e:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004184:	f003 021c 	and.w	r2, r3, #28
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800418c:	2101      	movs	r1, #1
 800418e:	fa01 f202 	lsl.w	r2, r1, r2
 8004192:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004194:	6878      	ldr	r0, [r7, #4]
 8004196:	f000 fabd 	bl	8004714 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800419e:	2200      	movs	r2, #0
 80041a0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80041aa:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d00f      	beq.n	80041d4 <HAL_DMA_DeInit+0xc8>
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	685b      	ldr	r3, [r3, #4]
 80041b8:	2b04      	cmp	r3, #4
 80041ba:	d80b      	bhi.n	80041d4 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80041bc:	6878      	ldr	r0, [r7, #4]
 80041be:	f000 faf1 	bl	80047a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041c6:	2200      	movs	r2, #0
 80041c8:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80041d2:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2200      	movs	r2, #0
 80041d8:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	2200      	movs	r2, #0
 80041de:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	2200      	movs	r2, #0
 80041e4:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	2200      	movs	r2, #0
 80041ea:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	2200      	movs	r2, #0
 8004202:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2200      	movs	r2, #0
 8004208:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	2200      	movs	r2, #0
 8004210:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3708      	adds	r7, #8
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	40020407 	.word	0x40020407
 8004224:	bffdfff8 	.word	0xbffdfff8
 8004228:	cccccccd 	.word	0xcccccccd
 800422c:	40020000 	.word	0x40020000
 8004230:	bffdfbf8 	.word	0xbffdfbf8
 8004234:	40020400 	.word	0x40020400

08004238 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b086      	sub	sp, #24
 800423c:	af00      	add	r7, sp, #0
 800423e:	60f8      	str	r0, [r7, #12]
 8004240:	60b9      	str	r1, [r7, #8]
 8004242:	607a      	str	r2, [r7, #4]
 8004244:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004246:	2300      	movs	r3, #0
 8004248:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004250:	2b01      	cmp	r3, #1
 8004252:	d101      	bne.n	8004258 <HAL_DMA_Start_IT+0x20>
 8004254:	2302      	movs	r3, #2
 8004256:	e069      	b.n	800432c <HAL_DMA_Start_IT+0xf4>
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004266:	b2db      	uxtb	r3, r3
 8004268:	2b01      	cmp	r3, #1
 800426a:	d155      	bne.n	8004318 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2202      	movs	r2, #2
 8004270:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2200      	movs	r2, #0
 8004278:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	681a      	ldr	r2, [r3, #0]
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	f022 0201 	bic.w	r2, r2, #1
 8004288:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800428a:	683b      	ldr	r3, [r7, #0]
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	68b9      	ldr	r1, [r7, #8]
 8004290:	68f8      	ldr	r0, [r7, #12]
 8004292:	f000 fa02 	bl	800469a <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800429a:	2b00      	cmp	r3, #0
 800429c:	d008      	beq.n	80042b0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f042 020e 	orr.w	r2, r2, #14
 80042ac:	601a      	str	r2, [r3, #0]
 80042ae:	e00f      	b.n	80042d0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f022 0204 	bic.w	r2, r2, #4
 80042be:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f042 020a 	orr.w	r2, r2, #10
 80042ce:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d007      	beq.n	80042ee <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80042ec:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d007      	beq.n	8004306 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042fa:	681a      	ldr	r2, [r3, #0]
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004300:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004304:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f042 0201 	orr.w	r2, r2, #1
 8004314:	601a      	str	r2, [r3, #0]
 8004316:	e008      	b.n	800432a <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2280      	movs	r2, #128	; 0x80
 800431c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800432a:	7dfb      	ldrb	r3, [r7, #23]
}
 800432c:	4618      	mov	r0, r3
 800432e:	3718      	adds	r7, #24
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}

08004334 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004334:	b480      	push	{r7}
 8004336:	b083      	sub	sp, #12
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d101      	bne.n	8004346 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e04f      	b.n	80043e6 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800434c:	b2db      	uxtb	r3, r3
 800434e:	2b02      	cmp	r3, #2
 8004350:	d008      	beq.n	8004364 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	2204      	movs	r2, #4
 8004356:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004360:	2301      	movs	r3, #1
 8004362:	e040      	b.n	80043e6 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	681a      	ldr	r2, [r3, #0]
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f022 020e 	bic.w	r2, r2, #14
 8004372:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004378:	681a      	ldr	r2, [r3, #0]
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800437e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004382:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	681a      	ldr	r2, [r3, #0]
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f022 0201 	bic.w	r2, r2, #1
 8004392:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004398:	f003 021c 	and.w	r2, r3, #28
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043a0:	2101      	movs	r1, #1
 80043a2:	fa01 f202 	lsl.w	r2, r1, r2
 80043a6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80043b0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d00c      	beq.n	80043d4 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043be:	681a      	ldr	r2, [r3, #0]
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80043c8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ce:	687a      	ldr	r2, [r7, #4]
 80043d0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80043d2:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	370c      	adds	r7, #12
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bc80      	pop	{r7}
 80043ee:	4770      	bx	lr

080043f0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043f8:	2300      	movs	r3, #0
 80043fa:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2b02      	cmp	r3, #2
 8004406:	d005      	beq.n	8004414 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2204      	movs	r2, #4
 800440c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	73fb      	strb	r3, [r7, #15]
 8004412:	e047      	b.n	80044a4 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	681a      	ldr	r2, [r3, #0]
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f022 020e 	bic.w	r2, r2, #14
 8004422:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	681a      	ldr	r2, [r3, #0]
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f022 0201 	bic.w	r2, r2, #1
 8004432:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004438:	681a      	ldr	r2, [r3, #0]
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800443e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004442:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004448:	f003 021c 	and.w	r2, r3, #28
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004450:	2101      	movs	r1, #1
 8004452:	fa01 f202 	lsl.w	r2, r1, r2
 8004456:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800445c:	687a      	ldr	r2, [r7, #4]
 800445e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004460:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004466:	2b00      	cmp	r3, #0
 8004468:	d00c      	beq.n	8004484 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800446e:	681a      	ldr	r2, [r3, #0]
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004474:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004478:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800447e:	687a      	ldr	r2, [r7, #4]
 8004480:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004482:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004498:	2b00      	cmp	r3, #0
 800449a:	d003      	beq.n	80044a4 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	4798      	blx	r3
    }
  }
  return status;
 80044a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80044a6:	4618      	mov	r0, r3
 80044a8:	3710      	adds	r7, #16
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
	...

080044b0 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b084      	sub	sp, #16
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044cc:	f003 031c 	and.w	r3, r3, #28
 80044d0:	2204      	movs	r2, #4
 80044d2:	409a      	lsls	r2, r3
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	4013      	ands	r3, r2
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d027      	beq.n	800452c <HAL_DMA_IRQHandler+0x7c>
 80044dc:	68bb      	ldr	r3, [r7, #8]
 80044de:	f003 0304 	and.w	r3, r3, #4
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d022      	beq.n	800452c <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 0320 	and.w	r3, r3, #32
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d107      	bne.n	8004504 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f022 0204 	bic.w	r2, r2, #4
 8004502:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004508:	f003 021c 	and.w	r2, r3, #28
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004510:	2104      	movs	r1, #4
 8004512:	fa01 f202 	lsl.w	r2, r1, r2
 8004516:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800451c:	2b00      	cmp	r3, #0
 800451e:	f000 8081 	beq.w	8004624 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800452a:	e07b      	b.n	8004624 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004530:	f003 031c 	and.w	r3, r3, #28
 8004534:	2202      	movs	r2, #2
 8004536:	409a      	lsls	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	4013      	ands	r3, r2
 800453c:	2b00      	cmp	r3, #0
 800453e:	d03d      	beq.n	80045bc <HAL_DMA_IRQHandler+0x10c>
 8004540:	68bb      	ldr	r3, [r7, #8]
 8004542:	f003 0302 	and.w	r3, r3, #2
 8004546:	2b00      	cmp	r3, #0
 8004548:	d038      	beq.n	80045bc <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f003 0320 	and.w	r3, r3, #32
 8004554:	2b00      	cmp	r3, #0
 8004556:	d10b      	bne.n	8004570 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	f022 020a 	bic.w	r2, r2, #10
 8004566:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	461a      	mov	r2, r3
 8004576:	4b2e      	ldr	r3, [pc, #184]	; (8004630 <HAL_DMA_IRQHandler+0x180>)
 8004578:	429a      	cmp	r2, r3
 800457a:	d909      	bls.n	8004590 <HAL_DMA_IRQHandler+0xe0>
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004580:	f003 031c 	and.w	r3, r3, #28
 8004584:	4a2b      	ldr	r2, [pc, #172]	; (8004634 <HAL_DMA_IRQHandler+0x184>)
 8004586:	2102      	movs	r1, #2
 8004588:	fa01 f303 	lsl.w	r3, r1, r3
 800458c:	6053      	str	r3, [r2, #4]
 800458e:	e008      	b.n	80045a2 <HAL_DMA_IRQHandler+0xf2>
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004594:	f003 031c 	and.w	r3, r3, #28
 8004598:	4a27      	ldr	r2, [pc, #156]	; (8004638 <HAL_DMA_IRQHandler+0x188>)
 800459a:	2102      	movs	r1, #2
 800459c:	fa01 f303 	lsl.w	r3, r1, r3
 80045a0:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d038      	beq.n	8004624 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80045ba:	e033      	b.n	8004624 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045c0:	f003 031c 	and.w	r3, r3, #28
 80045c4:	2208      	movs	r2, #8
 80045c6:	409a      	lsls	r2, r3
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	4013      	ands	r3, r2
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d02a      	beq.n	8004626 <HAL_DMA_IRQHandler+0x176>
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	f003 0308 	and.w	r3, r3, #8
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d025      	beq.n	8004626 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	681a      	ldr	r2, [r3, #0]
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f022 020e 	bic.w	r2, r2, #14
 80045e8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ee:	f003 021c 	and.w	r2, r3, #28
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045f6:	2101      	movs	r1, #1
 80045f8:	fa01 f202 	lsl.w	r2, r1, r2
 80045fc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	2201      	movs	r2, #1
 8004602:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2201      	movs	r2, #1
 8004608:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2200      	movs	r2, #0
 8004610:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004618:	2b00      	cmp	r3, #0
 800461a:	d004      	beq.n	8004626 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004620:	6878      	ldr	r0, [r7, #4]
 8004622:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004624:	bf00      	nop
 8004626:	bf00      	nop
}
 8004628:	3710      	adds	r7, #16
 800462a:	46bd      	mov	sp, r7
 800462c:	bd80      	pop	{r7, pc}
 800462e:	bf00      	nop
 8004630:	40020080 	.word	0x40020080
 8004634:	40020400 	.word	0x40020400
 8004638:	40020000 	.word	0x40020000

0800463c <HAL_DMA_ConfigChannelAttributes>:
  * @param ChannelAttributes specifies the DMA channel secure/privilege attributes.
  *        This parameter can be a one or a combination of @ref DMA_Channel_Attributes
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *hdma, uint32_t ChannelAttributes)
{
 800463c:	b480      	push	{r7}
 800463e:	b085      	sub	sp, #20
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004646:	2300      	movs	r3, #0
 8004648:	72fb      	strb	r3, [r7, #11]
#if defined (CORE_CM0PLUS)
  uint32_t ccr_SECM;
#endif /* CORE_CM0PLUS */

  /* Check the DMA peripheral handle */
  if (hdma == NULL)
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d103      	bne.n	8004658 <HAL_DMA_ConfigChannelAttributes+0x1c>
  {
    status = HAL_ERROR;
 8004650:	2301      	movs	r3, #1
 8004652:	72fb      	strb	r3, [r7, #11]
    return status;
 8004654:	7afb      	ldrb	r3, [r7, #11]
 8004656:	e01b      	b.n	8004690 <HAL_DMA_ConfigChannelAttributes+0x54>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Read CCR register */
  ccr = READ_REG(hdma->Instance->CCR);
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	60fb      	str	r3, [r7, #12]

  /* Apply any requested privilege/non-privilege attributes */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) != 0U)
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	f003 0310 	and.w	r3, r3, #16
 8004666:	2b00      	cmp	r3, #0
 8004668:	d00d      	beq.n	8004686 <HAL_DMA_ConfigChannelAttributes+0x4a>
  {
    if ((ChannelAttributes & DMA_CCR_PRIV) != 0U)
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d004      	beq.n	800467e <HAL_DMA_ConfigChannelAttributes+0x42>
    {
      SET_BIT(ccr, DMA_CCR_PRIV);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800467a:	60fb      	str	r3, [r7, #12]
 800467c:	e003      	b.n	8004686 <HAL_DMA_ConfigChannelAttributes+0x4a>
    }
    else
    {
      CLEAR_BIT(ccr, DMA_CCR_PRIV);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004684:	60fb      	str	r3, [r7, #12]
  }

#endif /* CORE_CM0PLUS */

  /* Update CCR Register: PRIV, SECM, SCEC, DSEC bits */
  WRITE_REG(hdma->Instance->CCR, ccr);
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	601a      	str	r2, [r3, #0]

  return status;
 800468e:	7afb      	ldrb	r3, [r7, #11]
}
 8004690:	4618      	mov	r0, r3
 8004692:	3714      	adds	r7, #20
 8004694:	46bd      	mov	sp, r7
 8004696:	bc80      	pop	{r7}
 8004698:	4770      	bx	lr

0800469a <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800469a:	b480      	push	{r7}
 800469c:	b085      	sub	sp, #20
 800469e:	af00      	add	r7, sp, #0
 80046a0:	60f8      	str	r0, [r7, #12]
 80046a2:	60b9      	str	r1, [r7, #8]
 80046a4:	607a      	str	r2, [r7, #4]
 80046a6:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80046ac:	68fa      	ldr	r2, [r7, #12]
 80046ae:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80046b0:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d004      	beq.n	80046c4 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80046be:	68fa      	ldr	r2, [r7, #12]
 80046c0:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80046c2:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046c8:	f003 021c 	and.w	r2, r3, #28
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046d0:	2101      	movs	r1, #1
 80046d2:	fa01 f202 	lsl.w	r2, r1, r2
 80046d6:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	683a      	ldr	r2, [r7, #0]
 80046de:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	2b10      	cmp	r3, #16
 80046e6:	d108      	bne.n	80046fa <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80046f8:	e007      	b.n	800470a <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68ba      	ldr	r2, [r7, #8]
 8004700:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	687a      	ldr	r2, [r7, #4]
 8004708:	60da      	str	r2, [r3, #12]
}
 800470a:	bf00      	nop
 800470c:	3714      	adds	r7, #20
 800470e:	46bd      	mov	sp, r7
 8004710:	bc80      	pop	{r7}
 8004712:	4770      	bx	lr

08004714 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004714:	b480      	push	{r7}
 8004716:	b085      	sub	sp, #20
 8004718:	af00      	add	r7, sp, #0
 800471a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	461a      	mov	r2, r3
 8004722:	4b1c      	ldr	r3, [pc, #112]	; (8004794 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8004724:	429a      	cmp	r2, r3
 8004726:	d813      	bhi.n	8004750 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004728:	687b      	ldr	r3, [r7, #4]
 800472a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800472c:	089b      	lsrs	r3, r3, #2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004734:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8004738:	687a      	ldr	r2, [r7, #4]
 800473a:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	b2db      	uxtb	r3, r3
 8004742:	3b08      	subs	r3, #8
 8004744:	4a14      	ldr	r2, [pc, #80]	; (8004798 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004746:	fba2 2303 	umull	r2, r3, r2, r3
 800474a:	091b      	lsrs	r3, r3, #4
 800474c:	60fb      	str	r3, [r7, #12]
 800474e:	e011      	b.n	8004774 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004754:	089b      	lsrs	r3, r3, #2
 8004756:	009a      	lsls	r2, r3, #2
 8004758:	4b10      	ldr	r3, [pc, #64]	; (800479c <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800475a:	4413      	add	r3, r2
 800475c:	687a      	ldr	r2, [r7, #4]
 800475e:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	b2db      	uxtb	r3, r3
 8004766:	3b08      	subs	r3, #8
 8004768:	4a0b      	ldr	r2, [pc, #44]	; (8004798 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800476a:	fba2 2303 	umull	r2, r3, r2, r3
 800476e:	091b      	lsrs	r3, r3, #4
 8004770:	3307      	adds	r3, #7
 8004772:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	4a0a      	ldr	r2, [pc, #40]	; (80047a0 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8004778:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	f003 031f 	and.w	r3, r3, #31
 8004780:	2201      	movs	r2, #1
 8004782:	409a      	lsls	r2, r3
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004788:	bf00      	nop
 800478a:	3714      	adds	r7, #20
 800478c:	46bd      	mov	sp, r7
 800478e:	bc80      	pop	{r7}
 8004790:	4770      	bx	lr
 8004792:	bf00      	nop
 8004794:	40020407 	.word	0x40020407
 8004798:	cccccccd 	.word	0xcccccccd
 800479c:	4002081c 	.word	0x4002081c
 80047a0:	40020880 	.word	0x40020880

080047a4 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80047a4:	b480      	push	{r7}
 80047a6:	b085      	sub	sp, #20
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80047b4:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	4b0a      	ldr	r3, [pc, #40]	; (80047e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80047ba:	4413      	add	r3, r2
 80047bc:	009b      	lsls	r3, r3, #2
 80047be:	461a      	mov	r2, r3
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	4a08      	ldr	r2, [pc, #32]	; (80047e8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80047c8:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	3b01      	subs	r3, #1
 80047ce:	f003 0303 	and.w	r3, r3, #3
 80047d2:	2201      	movs	r2, #1
 80047d4:	409a      	lsls	r2, r3
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80047da:	bf00      	nop
 80047dc:	3714      	adds	r7, #20
 80047de:	46bd      	mov	sp, r7
 80047e0:	bc80      	pop	{r7}
 80047e2:	4770      	bx	lr
 80047e4:	1000823f 	.word	0x1000823f
 80047e8:	40020940 	.word	0x40020940

080047ec <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80047ec:	b480      	push	{r7}
 80047ee:	b087      	sub	sp, #28
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	60f8      	str	r0, [r7, #12]
 80047f4:	460b      	mov	r3, r1
 80047f6:	607a      	str	r2, [r7, #4]
 80047f8:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80047fa:	2300      	movs	r3, #0
 80047fc:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80047fe:	7afb      	ldrb	r3, [r7, #11]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d103      	bne.n	800480c <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	687a      	ldr	r2, [r7, #4]
 8004808:	605a      	str	r2, [r3, #4]
      break;
 800480a:	e002      	b.n	8004812 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 800480c:	2301      	movs	r3, #1
 800480e:	75fb      	strb	r3, [r7, #23]
      break;
 8004810:	bf00      	nop
  }

  return status;
 8004812:	7dfb      	ldrb	r3, [r7, #23]
}
 8004814:	4618      	mov	r0, r3
 8004816:	371c      	adds	r7, #28
 8004818:	46bd      	mov	sp, r7
 800481a:	bc80      	pop	{r7}
 800481c:	4770      	bx	lr

0800481e <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 800481e:	b480      	push	{r7}
 8004820:	b083      	sub	sp, #12
 8004822:	af00      	add	r7, sp, #0
 8004824:	6078      	str	r0, [r7, #4]
 8004826:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d101      	bne.n	8004832 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e003      	b.n	800483a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	683a      	ldr	r2, [r7, #0]
 8004836:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8004838:	2300      	movs	r3, #0
  }
}
 800483a:	4618      	mov	r0, r3
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	bc80      	pop	{r7}
 8004842:	4770      	bx	lr

08004844 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004844:	b480      	push	{r7}
 8004846:	b087      	sub	sp, #28
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
 800484c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800484e:	2300      	movs	r3, #0
 8004850:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004852:	e140      	b.n	8004ad6 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004854:	683b      	ldr	r3, [r7, #0]
 8004856:	681a      	ldr	r2, [r3, #0]
 8004858:	2101      	movs	r1, #1
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	fa01 f303 	lsl.w	r3, r1, r3
 8004860:	4013      	ands	r3, r2
 8004862:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	2b00      	cmp	r3, #0
 8004868:	f000 8132 	beq.w	8004ad0 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	685b      	ldr	r3, [r3, #4]
 8004870:	2b01      	cmp	r3, #1
 8004872:	d00b      	beq.n	800488c <HAL_GPIO_Init+0x48>
 8004874:	683b      	ldr	r3, [r7, #0]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	2b02      	cmp	r3, #2
 800487a:	d007      	beq.n	800488c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800487c:	683b      	ldr	r3, [r7, #0]
 800487e:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004880:	2b11      	cmp	r3, #17
 8004882:	d003      	beq.n	800488c <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	685b      	ldr	r3, [r3, #4]
 8004888:	2b12      	cmp	r3, #18
 800488a:	d130      	bne.n	80048ee <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	689b      	ldr	r3, [r3, #8]
 8004890:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004892:	697b      	ldr	r3, [r7, #20]
 8004894:	005b      	lsls	r3, r3, #1
 8004896:	2203      	movs	r2, #3
 8004898:	fa02 f303 	lsl.w	r3, r2, r3
 800489c:	43db      	mvns	r3, r3
 800489e:	693a      	ldr	r2, [r7, #16]
 80048a0:	4013      	ands	r3, r2
 80048a2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	68da      	ldr	r2, [r3, #12]
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	005b      	lsls	r3, r3, #1
 80048ac:	fa02 f303 	lsl.w	r3, r2, r3
 80048b0:	693a      	ldr	r2, [r7, #16]
 80048b2:	4313      	orrs	r3, r2
 80048b4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	693a      	ldr	r2, [r7, #16]
 80048ba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80048c2:	2201      	movs	r2, #1
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	fa02 f303 	lsl.w	r3, r2, r3
 80048ca:	43db      	mvns	r3, r3
 80048cc:	693a      	ldr	r2, [r7, #16]
 80048ce:	4013      	ands	r3, r2
 80048d0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80048d2:	683b      	ldr	r3, [r7, #0]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	091b      	lsrs	r3, r3, #4
 80048d8:	f003 0201 	and.w	r2, r3, #1
 80048dc:	697b      	ldr	r3, [r7, #20]
 80048de:	fa02 f303 	lsl.w	r3, r2, r3
 80048e2:	693a      	ldr	r2, [r7, #16]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	693a      	ldr	r2, [r7, #16]
 80048ec:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	005b      	lsls	r3, r3, #1
 80048f8:	2203      	movs	r2, #3
 80048fa:	fa02 f303 	lsl.w	r3, r2, r3
 80048fe:	43db      	mvns	r3, r3
 8004900:	693a      	ldr	r2, [r7, #16]
 8004902:	4013      	ands	r3, r2
 8004904:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004906:	683b      	ldr	r3, [r7, #0]
 8004908:	689a      	ldr	r2, [r3, #8]
 800490a:	697b      	ldr	r3, [r7, #20]
 800490c:	005b      	lsls	r3, r3, #1
 800490e:	fa02 f303 	lsl.w	r3, r2, r3
 8004912:	693a      	ldr	r2, [r7, #16]
 8004914:	4313      	orrs	r3, r2
 8004916:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	693a      	ldr	r2, [r7, #16]
 800491c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	685b      	ldr	r3, [r3, #4]
 8004922:	2b02      	cmp	r3, #2
 8004924:	d003      	beq.n	800492e <HAL_GPIO_Init+0xea>
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	685b      	ldr	r3, [r3, #4]
 800492a:	2b12      	cmp	r3, #18
 800492c:	d123      	bne.n	8004976 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	08da      	lsrs	r2, r3, #3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	3208      	adds	r2, #8
 8004936:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800493a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	f003 0307 	and.w	r3, r3, #7
 8004942:	009b      	lsls	r3, r3, #2
 8004944:	220f      	movs	r2, #15
 8004946:	fa02 f303 	lsl.w	r3, r2, r3
 800494a:	43db      	mvns	r3, r3
 800494c:	693a      	ldr	r2, [r7, #16]
 800494e:	4013      	ands	r3, r2
 8004950:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004952:	683b      	ldr	r3, [r7, #0]
 8004954:	691a      	ldr	r2, [r3, #16]
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	f003 0307 	and.w	r3, r3, #7
 800495c:	009b      	lsls	r3, r3, #2
 800495e:	fa02 f303 	lsl.w	r3, r2, r3
 8004962:	693a      	ldr	r2, [r7, #16]
 8004964:	4313      	orrs	r3, r2
 8004966:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004968:	697b      	ldr	r3, [r7, #20]
 800496a:	08da      	lsrs	r2, r3, #3
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	3208      	adds	r2, #8
 8004970:	6939      	ldr	r1, [r7, #16]
 8004972:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800497c:	697b      	ldr	r3, [r7, #20]
 800497e:	005b      	lsls	r3, r3, #1
 8004980:	2203      	movs	r2, #3
 8004982:	fa02 f303 	lsl.w	r3, r2, r3
 8004986:	43db      	mvns	r3, r3
 8004988:	693a      	ldr	r2, [r7, #16]
 800498a:	4013      	ands	r3, r2
 800498c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	685b      	ldr	r3, [r3, #4]
 8004992:	f003 0203 	and.w	r2, r3, #3
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	005b      	lsls	r3, r3, #1
 800499a:	fa02 f303 	lsl.w	r3, r2, r3
 800499e:	693a      	ldr	r2, [r7, #16]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	693a      	ldr	r2, [r7, #16]
 80049a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80049aa:	683b      	ldr	r3, [r7, #0]
 80049ac:	685b      	ldr	r3, [r3, #4]
 80049ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	f000 808c 	beq.w	8004ad0 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80049b8:	4a4e      	ldr	r2, [pc, #312]	; (8004af4 <HAL_GPIO_Init+0x2b0>)
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	089b      	lsrs	r3, r3, #2
 80049be:	3302      	adds	r3, #2
 80049c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049c4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	f003 0303 	and.w	r3, r3, #3
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	2207      	movs	r2, #7
 80049d0:	fa02 f303 	lsl.w	r3, r2, r3
 80049d4:	43db      	mvns	r3, r3
 80049d6:	693a      	ldr	r2, [r7, #16]
 80049d8:	4013      	ands	r3, r2
 80049da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80049e2:	d00d      	beq.n	8004a00 <HAL_GPIO_Init+0x1bc>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	4a44      	ldr	r2, [pc, #272]	; (8004af8 <HAL_GPIO_Init+0x2b4>)
 80049e8:	4293      	cmp	r3, r2
 80049ea:	d007      	beq.n	80049fc <HAL_GPIO_Init+0x1b8>
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	4a43      	ldr	r2, [pc, #268]	; (8004afc <HAL_GPIO_Init+0x2b8>)
 80049f0:	4293      	cmp	r3, r2
 80049f2:	d101      	bne.n	80049f8 <HAL_GPIO_Init+0x1b4>
 80049f4:	2302      	movs	r3, #2
 80049f6:	e004      	b.n	8004a02 <HAL_GPIO_Init+0x1be>
 80049f8:	2307      	movs	r3, #7
 80049fa:	e002      	b.n	8004a02 <HAL_GPIO_Init+0x1be>
 80049fc:	2301      	movs	r3, #1
 80049fe:	e000      	b.n	8004a02 <HAL_GPIO_Init+0x1be>
 8004a00:	2300      	movs	r3, #0
 8004a02:	697a      	ldr	r2, [r7, #20]
 8004a04:	f002 0203 	and.w	r2, r2, #3
 8004a08:	0092      	lsls	r2, r2, #2
 8004a0a:	4093      	lsls	r3, r2
 8004a0c:	693a      	ldr	r2, [r7, #16]
 8004a0e:	4313      	orrs	r3, r2
 8004a10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004a12:	4938      	ldr	r1, [pc, #224]	; (8004af4 <HAL_GPIO_Init+0x2b0>)
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	089b      	lsrs	r3, r3, #2
 8004a18:	3302      	adds	r3, #2
 8004a1a:	693a      	ldr	r2, [r7, #16]
 8004a1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8004a20:	4b37      	ldr	r3, [pc, #220]	; (8004b00 <HAL_GPIO_Init+0x2bc>)
 8004a22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004a26:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	43db      	mvns	r3, r3
 8004a2c:	693a      	ldr	r2, [r7, #16]
 8004a2e:	4013      	ands	r3, r2
 8004a30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004a32:	683b      	ldr	r3, [r7, #0]
 8004a34:	685b      	ldr	r3, [r3, #4]
 8004a36:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d003      	beq.n	8004a46 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8004a3e:	693a      	ldr	r2, [r7, #16]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	4313      	orrs	r3, r2
 8004a44:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8004a46:	4a2e      	ldr	r2, [pc, #184]	; (8004b00 <HAL_GPIO_Init+0x2bc>)
 8004a48:	693b      	ldr	r3, [r7, #16]
 8004a4a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8004a4e:	4b2c      	ldr	r3, [pc, #176]	; (8004b00 <HAL_GPIO_Init+0x2bc>)
 8004a50:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a54:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	43db      	mvns	r3, r3
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	4013      	ands	r3, r2
 8004a5e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	685b      	ldr	r3, [r3, #4]
 8004a64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d003      	beq.n	8004a74 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004a6c:	693a      	ldr	r2, [r7, #16]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	4313      	orrs	r3, r2
 8004a72:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8004a74:	4a22      	ldr	r2, [pc, #136]	; (8004b00 <HAL_GPIO_Init+0x2bc>)
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004a7c:	4b20      	ldr	r3, [pc, #128]	; (8004b00 <HAL_GPIO_Init+0x2bc>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	43db      	mvns	r3, r3
 8004a86:	693a      	ldr	r2, [r7, #16]
 8004a88:	4013      	ands	r3, r2
 8004a8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d003      	beq.n	8004aa0 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8004a98:	693a      	ldr	r2, [r7, #16]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004aa0:	4a17      	ldr	r2, [pc, #92]	; (8004b00 <HAL_GPIO_Init+0x2bc>)
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004aa6:	4b16      	ldr	r3, [pc, #88]	; (8004b00 <HAL_GPIO_Init+0x2bc>)
 8004aa8:	685b      	ldr	r3, [r3, #4]
 8004aaa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	43db      	mvns	r3, r3
 8004ab0:	693a      	ldr	r2, [r7, #16]
 8004ab2:	4013      	ands	r3, r2
 8004ab4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	685b      	ldr	r3, [r3, #4]
 8004aba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d003      	beq.n	8004aca <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004ac2:	693a      	ldr	r2, [r7, #16]
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	4313      	orrs	r3, r2
 8004ac8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004aca:	4a0d      	ldr	r2, [pc, #52]	; (8004b00 <HAL_GPIO_Init+0x2bc>)
 8004acc:	693b      	ldr	r3, [r7, #16]
 8004ace:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004ad0:	697b      	ldr	r3, [r7, #20]
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004ad6:	683b      	ldr	r3, [r7, #0]
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	697b      	ldr	r3, [r7, #20]
 8004adc:	fa22 f303 	lsr.w	r3, r2, r3
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	f47f aeb7 	bne.w	8004854 <HAL_GPIO_Init+0x10>
  }
}
 8004ae6:	bf00      	nop
 8004ae8:	bf00      	nop
 8004aea:	371c      	adds	r7, #28
 8004aec:	46bd      	mov	sp, r7
 8004aee:	bc80      	pop	{r7}
 8004af0:	4770      	bx	lr
 8004af2:	bf00      	nop
 8004af4:	40010000 	.word	0x40010000
 8004af8:	48000400 	.word	0x48000400
 8004afc:	48000800 	.word	0x48000800
 8004b00:	58000800 	.word	0x58000800

08004b04 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b087      	sub	sp, #28
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004b0e:	2300      	movs	r3, #0
 8004b10:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004b12:	e0af      	b.n	8004c74 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004b14:	2201      	movs	r2, #1
 8004b16:	697b      	ldr	r3, [r7, #20]
 8004b18:	fa02 f303 	lsl.w	r3, r2, r3
 8004b1c:	683a      	ldr	r2, [r7, #0]
 8004b1e:	4013      	ands	r3, r2
 8004b20:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	f000 80a2 	beq.w	8004c6e <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004b2a:	4a59      	ldr	r2, [pc, #356]	; (8004c90 <HAL_GPIO_DeInit+0x18c>)
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	089b      	lsrs	r3, r3, #2
 8004b30:	3302      	adds	r3, #2
 8004b32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b36:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8004b38:	697b      	ldr	r3, [r7, #20]
 8004b3a:	f003 0303 	and.w	r3, r3, #3
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	2207      	movs	r2, #7
 8004b42:	fa02 f303 	lsl.w	r3, r2, r3
 8004b46:	68fa      	ldr	r2, [r7, #12]
 8004b48:	4013      	ands	r3, r2
 8004b4a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004b52:	d00d      	beq.n	8004b70 <HAL_GPIO_DeInit+0x6c>
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	4a4f      	ldr	r2, [pc, #316]	; (8004c94 <HAL_GPIO_DeInit+0x190>)
 8004b58:	4293      	cmp	r3, r2
 8004b5a:	d007      	beq.n	8004b6c <HAL_GPIO_DeInit+0x68>
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	4a4e      	ldr	r2, [pc, #312]	; (8004c98 <HAL_GPIO_DeInit+0x194>)
 8004b60:	4293      	cmp	r3, r2
 8004b62:	d101      	bne.n	8004b68 <HAL_GPIO_DeInit+0x64>
 8004b64:	2302      	movs	r3, #2
 8004b66:	e004      	b.n	8004b72 <HAL_GPIO_DeInit+0x6e>
 8004b68:	2307      	movs	r3, #7
 8004b6a:	e002      	b.n	8004b72 <HAL_GPIO_DeInit+0x6e>
 8004b6c:	2301      	movs	r3, #1
 8004b6e:	e000      	b.n	8004b72 <HAL_GPIO_DeInit+0x6e>
 8004b70:	2300      	movs	r3, #0
 8004b72:	697a      	ldr	r2, [r7, #20]
 8004b74:	f002 0203 	and.w	r2, r2, #3
 8004b78:	0092      	lsls	r2, r2, #2
 8004b7a:	4093      	lsls	r3, r2
 8004b7c:	68fa      	ldr	r2, [r7, #12]
 8004b7e:	429a      	cmp	r2, r3
 8004b80:	d136      	bne.n	8004bf0 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8004b82:	4b46      	ldr	r3, [pc, #280]	; (8004c9c <HAL_GPIO_DeInit+0x198>)
 8004b84:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004b88:	693b      	ldr	r3, [r7, #16]
 8004b8a:	43db      	mvns	r3, r3
 8004b8c:	4943      	ldr	r1, [pc, #268]	; (8004c9c <HAL_GPIO_DeInit+0x198>)
 8004b8e:	4013      	ands	r3, r2
 8004b90:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8004b94:	4b41      	ldr	r3, [pc, #260]	; (8004c9c <HAL_GPIO_DeInit+0x198>)
 8004b96:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	43db      	mvns	r3, r3
 8004b9e:	493f      	ldr	r1, [pc, #252]	; (8004c9c <HAL_GPIO_DeInit+0x198>)
 8004ba0:	4013      	ands	r3, r2
 8004ba2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8004ba6:	4b3d      	ldr	r3, [pc, #244]	; (8004c9c <HAL_GPIO_DeInit+0x198>)
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	693b      	ldr	r3, [r7, #16]
 8004bac:	43db      	mvns	r3, r3
 8004bae:	493b      	ldr	r1, [pc, #236]	; (8004c9c <HAL_GPIO_DeInit+0x198>)
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004bb4:	4b39      	ldr	r3, [pc, #228]	; (8004c9c <HAL_GPIO_DeInit+0x198>)
 8004bb6:	685a      	ldr	r2, [r3, #4]
 8004bb8:	693b      	ldr	r3, [r7, #16]
 8004bba:	43db      	mvns	r3, r3
 8004bbc:	4937      	ldr	r1, [pc, #220]	; (8004c9c <HAL_GPIO_DeInit+0x198>)
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	f003 0303 	and.w	r3, r3, #3
 8004bc8:	009b      	lsls	r3, r3, #2
 8004bca:	2207      	movs	r2, #7
 8004bcc:	fa02 f303 	lsl.w	r3, r2, r3
 8004bd0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004bd2:	4a2f      	ldr	r2, [pc, #188]	; (8004c90 <HAL_GPIO_DeInit+0x18c>)
 8004bd4:	697b      	ldr	r3, [r7, #20]
 8004bd6:	089b      	lsrs	r3, r3, #2
 8004bd8:	3302      	adds	r3, #2
 8004bda:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	43da      	mvns	r2, r3
 8004be2:	482b      	ldr	r0, [pc, #172]	; (8004c90 <HAL_GPIO_DeInit+0x18c>)
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	089b      	lsrs	r3, r3, #2
 8004be8:	400a      	ands	r2, r1
 8004bea:	3302      	adds	r3, #2
 8004bec:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681a      	ldr	r2, [r3, #0]
 8004bf4:	697b      	ldr	r3, [r7, #20]
 8004bf6:	005b      	lsls	r3, r3, #1
 8004bf8:	2103      	movs	r1, #3
 8004bfa:	fa01 f303 	lsl.w	r3, r1, r3
 8004bfe:	431a      	orrs	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	08da      	lsrs	r2, r3, #3
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	3208      	adds	r2, #8
 8004c0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004c10:	697b      	ldr	r3, [r7, #20]
 8004c12:	f003 0307 	and.w	r3, r3, #7
 8004c16:	009b      	lsls	r3, r3, #2
 8004c18:	220f      	movs	r2, #15
 8004c1a:	fa02 f303 	lsl.w	r3, r2, r3
 8004c1e:	43db      	mvns	r3, r3
 8004c20:	697a      	ldr	r2, [r7, #20]
 8004c22:	08d2      	lsrs	r2, r2, #3
 8004c24:	4019      	ands	r1, r3
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	3208      	adds	r2, #8
 8004c2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	689a      	ldr	r2, [r3, #8]
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	005b      	lsls	r3, r3, #1
 8004c36:	2103      	movs	r1, #3
 8004c38:	fa01 f303 	lsl.w	r3, r1, r3
 8004c3c:	43db      	mvns	r3, r3
 8004c3e:	401a      	ands	r2, r3
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	685a      	ldr	r2, [r3, #4]
 8004c48:	2101      	movs	r1, #1
 8004c4a:	697b      	ldr	r3, [r7, #20]
 8004c4c:	fa01 f303 	lsl.w	r3, r1, r3
 8004c50:	43db      	mvns	r3, r3
 8004c52:	401a      	ands	r2, r3
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	68da      	ldr	r2, [r3, #12]
 8004c5c:	697b      	ldr	r3, [r7, #20]
 8004c5e:	005b      	lsls	r3, r3, #1
 8004c60:	2103      	movs	r1, #3
 8004c62:	fa01 f303 	lsl.w	r3, r1, r3
 8004c66:	43db      	mvns	r3, r3
 8004c68:	401a      	ands	r2, r3
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	60da      	str	r2, [r3, #12]
    }

    position++;
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	3301      	adds	r3, #1
 8004c72:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004c74:	683a      	ldr	r2, [r7, #0]
 8004c76:	697b      	ldr	r3, [r7, #20]
 8004c78:	fa22 f303 	lsr.w	r3, r2, r3
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	f47f af49 	bne.w	8004b14 <HAL_GPIO_DeInit+0x10>
  }
}
 8004c82:	bf00      	nop
 8004c84:	bf00      	nop
 8004c86:	371c      	adds	r7, #28
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	bc80      	pop	{r7}
 8004c8c:	4770      	bx	lr
 8004c8e:	bf00      	nop
 8004c90:	40010000 	.word	0x40010000
 8004c94:	48000400 	.word	0x48000400
 8004c98:	48000800 	.word	0x48000800
 8004c9c:	58000800 	.word	0x58000800

08004ca0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ca0:	b480      	push	{r7}
 8004ca2:	b083      	sub	sp, #12
 8004ca4:	af00      	add	r7, sp, #0
 8004ca6:	6078      	str	r0, [r7, #4]
 8004ca8:	460b      	mov	r3, r1
 8004caa:	807b      	strh	r3, [r7, #2]
 8004cac:	4613      	mov	r3, r2
 8004cae:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004cb0:	787b      	ldrb	r3, [r7, #1]
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d003      	beq.n	8004cbe <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004cb6:	887a      	ldrh	r2, [r7, #2]
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004cbc:	e002      	b.n	8004cc4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004cbe:	887a      	ldrh	r2, [r7, #2]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004cc4:	bf00      	nop
 8004cc6:	370c      	adds	r7, #12
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bc80      	pop	{r7}
 8004ccc:	4770      	bx	lr
	...

08004cd0 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004cd4:	4b04      	ldr	r3, [pc, #16]	; (8004ce8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	4a03      	ldr	r2, [pc, #12]	; (8004ce8 <HAL_PWR_EnableBkUpAccess+0x18>)
 8004cda:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004cde:	6013      	str	r3, [r2, #0]
}
 8004ce0:	bf00      	nop
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bc80      	pop	{r7}
 8004ce6:	4770      	bx	lr
 8004ce8:	58000400 	.word	0x58000400

08004cec <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b082      	sub	sp, #8
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
 8004cf4:	460b      	mov	r3, r1
 8004cf6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d10c      	bne.n	8004d18 <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8004cfe:	4b13      	ldr	r3, [pc, #76]	; (8004d4c <HAL_PWR_EnterSLEEPMode+0x60>)
 8004d00:	695b      	ldr	r3, [r3, #20]
 8004d02:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d06:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d0a:	d10d      	bne.n	8004d28 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8004d0c:	f000 f83c 	bl	8004d88 <HAL_PWREx_DisableLowPowerRunMode>
 8004d10:	4603      	mov	r3, r0
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d008      	beq.n	8004d28 <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8004d16:	e015      	b.n	8004d44 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8004d18:	4b0c      	ldr	r3, [pc, #48]	; (8004d4c <HAL_PWR_EnterSLEEPMode+0x60>)
 8004d1a:	695b      	ldr	r3, [r3, #20]
 8004d1c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d101      	bne.n	8004d28 <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8004d24:	f000 f822 	bl	8004d6c <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004d28:	4b09      	ldr	r3, [pc, #36]	; (8004d50 <HAL_PWR_EnterSLEEPMode+0x64>)
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	4a08      	ldr	r2, [pc, #32]	; (8004d50 <HAL_PWR_EnterSLEEPMode+0x64>)
 8004d2e:	f023 0304 	bic.w	r3, r3, #4
 8004d32:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8004d34:	78fb      	ldrb	r3, [r7, #3]
 8004d36:	2b01      	cmp	r3, #1
 8004d38:	d101      	bne.n	8004d3e <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004d3a:	bf30      	wfi
 8004d3c:	e002      	b.n	8004d44 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004d3e:	bf40      	sev
    __WFE();
 8004d40:	bf20      	wfe
    __WFE();
 8004d42:	bf20      	wfe
  }
}
 8004d44:	3708      	adds	r7, #8
 8004d46:	46bd      	mov	sp, r7
 8004d48:	bd80      	pop	{r7, pc}
 8004d4a:	bf00      	nop
 8004d4c:	58000400 	.word	0x58000400
 8004d50:	e000ed00 	.word	0xe000ed00

08004d54 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004d54:	b480      	push	{r7}
 8004d56:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8004d58:	4b03      	ldr	r3, [pc, #12]	; (8004d68 <HAL_PWREx_GetVoltageRange+0x14>)
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8004d60:	4618      	mov	r0, r3
 8004d62:	46bd      	mov	sp, r7
 8004d64:	bc80      	pop	{r7}
 8004d66:	4770      	bx	lr
 8004d68:	58000400 	.word	0x58000400

08004d6c <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8004d6c:	b480      	push	{r7}
 8004d6e:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8004d70:	4b04      	ldr	r3, [pc, #16]	; (8004d84 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a03      	ldr	r2, [pc, #12]	; (8004d84 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8004d76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d7a:	6013      	str	r3, [r2, #0]
}
 8004d7c:	bf00      	nop
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bc80      	pop	{r7}
 8004d82:	4770      	bx	lr
 8004d84:	58000400 	.word	0x58000400

08004d88 <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8004d8e:	4b16      	ldr	r3, [pc, #88]	; (8004de8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a15      	ldr	r2, [pc, #84]	; (8004de8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004d94:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d98:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8004d9a:	4b14      	ldr	r3, [pc, #80]	; (8004dec <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	2232      	movs	r2, #50	; 0x32
 8004da0:	fb02 f303 	mul.w	r3, r2, r3
 8004da4:	4a12      	ldr	r2, [pc, #72]	; (8004df0 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8004da6:	fba2 2303 	umull	r2, r3, r2, r3
 8004daa:	0c9b      	lsrs	r3, r3, #18
 8004dac:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004dae:	e002      	b.n	8004db6 <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	3b01      	subs	r3, #1
 8004db4:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8004db6:	4b0c      	ldr	r3, [pc, #48]	; (8004de8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004db8:	695b      	ldr	r3, [r3, #20]
 8004dba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004dbe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004dc2:	d102      	bne.n	8004dca <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d1f2      	bne.n	8004db0 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8004dca:	4b07      	ldr	r3, [pc, #28]	; (8004de8 <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004dd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004dd6:	d101      	bne.n	8004ddc <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8004dd8:	2303      	movs	r3, #3
 8004dda:	e000      	b.n	8004dde <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8004ddc:	2300      	movs	r3, #0
}
 8004dde:	4618      	mov	r0, r3
 8004de0:	370c      	adds	r7, #12
 8004de2:	46bd      	mov	sp, r7
 8004de4:	bc80      	pop	{r7}
 8004de6:	4770      	bx	lr
 8004de8:	58000400 	.word	0x58000400
 8004dec:	20000054 	.word	0x20000054
 8004df0:	431bde83 	.word	0x431bde83

08004df4 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8004df4:	b480      	push	{r7}
 8004df6:	b083      	sub	sp, #12
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8004dfe:	4b10      	ldr	r3, [pc, #64]	; (8004e40 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	f023 0307 	bic.w	r3, r3, #7
 8004e06:	4a0e      	ldr	r2, [pc, #56]	; (8004e40 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8004e08:	f043 0302 	orr.w	r3, r3, #2
 8004e0c:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004e0e:	4b0d      	ldr	r3, [pc, #52]	; (8004e44 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004e10:	691b      	ldr	r3, [r3, #16]
 8004e12:	4a0c      	ldr	r2, [pc, #48]	; (8004e44 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004e14:	f043 0304 	orr.w	r3, r3, #4
 8004e18:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8004e1a:	79fb      	ldrb	r3, [r7, #7]
 8004e1c:	2b01      	cmp	r3, #1
 8004e1e:	d101      	bne.n	8004e24 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8004e20:	bf30      	wfi
 8004e22:	e002      	b.n	8004e2a <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8004e24:	bf40      	sev
    __WFE();
 8004e26:	bf20      	wfe
    __WFE();
 8004e28:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8004e2a:	4b06      	ldr	r3, [pc, #24]	; (8004e44 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	4a05      	ldr	r2, [pc, #20]	; (8004e44 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8004e30:	f023 0304 	bic.w	r3, r3, #4
 8004e34:	6113      	str	r3, [r2, #16]
}
 8004e36:	bf00      	nop
 8004e38:	370c      	adds	r7, #12
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	bc80      	pop	{r7}
 8004e3e:	4770      	bx	lr
 8004e40:	58000400 	.word	0x58000400
 8004e44:	e000ed00 	.word	0xe000ed00

08004e48 <LL_PWR_IsEnabledBkUpAccess>:
{
 8004e48:	b480      	push	{r7}
 8004e4a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8004e4c:	4b06      	ldr	r3, [pc, #24]	; (8004e68 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e54:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004e58:	d101      	bne.n	8004e5e <LL_PWR_IsEnabledBkUpAccess+0x16>
 8004e5a:	2301      	movs	r3, #1
 8004e5c:	e000      	b.n	8004e60 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8004e5e:	2300      	movs	r3, #0
}
 8004e60:	4618      	mov	r0, r3
 8004e62:	46bd      	mov	sp, r7
 8004e64:	bc80      	pop	{r7}
 8004e66:	4770      	bx	lr
 8004e68:	58000400 	.word	0x58000400

08004e6c <LL_RCC_HSE_EnableTcxo>:
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8004e70:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e7a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004e7e:	6013      	str	r3, [r2, #0]
}
 8004e80:	bf00      	nop
 8004e82:	46bd      	mov	sp, r7
 8004e84:	bc80      	pop	{r7}
 8004e86:	4770      	bx	lr

08004e88 <LL_RCC_HSE_DisableTcxo>:
{
 8004e88:	b480      	push	{r7}
 8004e8a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8004e8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004e96:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004e9a:	6013      	str	r3, [r2, #0]
}
 8004e9c:	bf00      	nop
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	bc80      	pop	{r7}
 8004ea2:	4770      	bx	lr

08004ea4 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8004ea4:	b480      	push	{r7}
 8004ea6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8004ea8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004eb2:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004eb6:	d101      	bne.n	8004ebc <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e000      	b.n	8004ebe <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bc80      	pop	{r7}
 8004ec4:	4770      	bx	lr

08004ec6 <LL_RCC_HSE_Enable>:
{
 8004ec6:	b480      	push	{r7}
 8004ec8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8004eca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ed4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ed8:	6013      	str	r3, [r2, #0]
}
 8004eda:	bf00      	nop
 8004edc:	46bd      	mov	sp, r7
 8004ede:	bc80      	pop	{r7}
 8004ee0:	4770      	bx	lr

08004ee2 <LL_RCC_HSE_Disable>:
{
 8004ee2:	b480      	push	{r7}
 8004ee4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8004ee6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ef0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004ef4:	6013      	str	r3, [r2, #0]
}
 8004ef6:	bf00      	nop
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bc80      	pop	{r7}
 8004efc:	4770      	bx	lr

08004efe <LL_RCC_HSE_IsReady>:
{
 8004efe:	b480      	push	{r7}
 8004f00:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8004f02:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f0c:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004f10:	d101      	bne.n	8004f16 <LL_RCC_HSE_IsReady+0x18>
 8004f12:	2301      	movs	r3, #1
 8004f14:	e000      	b.n	8004f18 <LL_RCC_HSE_IsReady+0x1a>
 8004f16:	2300      	movs	r3, #0
}
 8004f18:	4618      	mov	r0, r3
 8004f1a:	46bd      	mov	sp, r7
 8004f1c:	bc80      	pop	{r7}
 8004f1e:	4770      	bx	lr

08004f20 <LL_RCC_HSI_Enable>:
{
 8004f20:	b480      	push	{r7}
 8004f22:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8004f24:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f2e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004f32:	6013      	str	r3, [r2, #0]
}
 8004f34:	bf00      	nop
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bc80      	pop	{r7}
 8004f3a:	4770      	bx	lr

08004f3c <LL_RCC_HSI_Disable>:
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8004f40:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004f4a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004f4e:	6013      	str	r3, [r2, #0]
}
 8004f50:	bf00      	nop
 8004f52:	46bd      	mov	sp, r7
 8004f54:	bc80      	pop	{r7}
 8004f56:	4770      	bx	lr

08004f58 <LL_RCC_HSI_IsReady>:
{
 8004f58:	b480      	push	{r7}
 8004f5a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8004f5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004f66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f6a:	d101      	bne.n	8004f70 <LL_RCC_HSI_IsReady+0x18>
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e000      	b.n	8004f72 <LL_RCC_HSI_IsReady+0x1a>
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bc80      	pop	{r7}
 8004f78:	4770      	bx	lr

08004f7a <LL_RCC_HSI_SetCalibTrimming>:
{
 8004f7a:	b480      	push	{r7}
 8004f7c:	b083      	sub	sp, #12
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8004f82:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	061b      	lsls	r3, r3, #24
 8004f90:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8004f94:	4313      	orrs	r3, r2
 8004f96:	604b      	str	r3, [r1, #4]
}
 8004f98:	bf00      	nop
 8004f9a:	370c      	adds	r7, #12
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bc80      	pop	{r7}
 8004fa0:	4770      	bx	lr

08004fa2 <LL_RCC_LSE_IsReady>:
{
 8004fa2:	b480      	push	{r7}
 8004fa4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8004fa6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004faa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004fae:	f003 0302 	and.w	r3, r3, #2
 8004fb2:	2b02      	cmp	r3, #2
 8004fb4:	d101      	bne.n	8004fba <LL_RCC_LSE_IsReady+0x18>
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	e000      	b.n	8004fbc <LL_RCC_LSE_IsReady+0x1a>
 8004fba:	2300      	movs	r3, #0
}
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bc80      	pop	{r7}
 8004fc2:	4770      	bx	lr

08004fc4 <LL_RCC_LSI_Enable>:
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8004fc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fcc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004fd0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004fd4:	f043 0301 	orr.w	r3, r3, #1
 8004fd8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004fdc:	bf00      	nop
 8004fde:	46bd      	mov	sp, r7
 8004fe0:	bc80      	pop	{r7}
 8004fe2:	4770      	bx	lr

08004fe4 <LL_RCC_LSI_Disable>:
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8004fe8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8004fec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ff0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8004ff4:	f023 0301 	bic.w	r3, r3, #1
 8004ff8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8004ffc:	bf00      	nop
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bc80      	pop	{r7}
 8005002:	4770      	bx	lr

08005004 <LL_RCC_LSI_IsReady>:
{
 8005004:	b480      	push	{r7}
 8005006:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005008:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800500c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005010:	f003 0302 	and.w	r3, r3, #2
 8005014:	2b02      	cmp	r3, #2
 8005016:	d101      	bne.n	800501c <LL_RCC_LSI_IsReady+0x18>
 8005018:	2301      	movs	r3, #1
 800501a:	e000      	b.n	800501e <LL_RCC_LSI_IsReady+0x1a>
 800501c:	2300      	movs	r3, #0
}
 800501e:	4618      	mov	r0, r3
 8005020:	46bd      	mov	sp, r7
 8005022:	bc80      	pop	{r7}
 8005024:	4770      	bx	lr

08005026 <LL_RCC_MSI_Enable>:
{
 8005026:	b480      	push	{r7}
 8005028:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800502a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005034:	f043 0301 	orr.w	r3, r3, #1
 8005038:	6013      	str	r3, [r2, #0]
}
 800503a:	bf00      	nop
 800503c:	46bd      	mov	sp, r7
 800503e:	bc80      	pop	{r7}
 8005040:	4770      	bx	lr

08005042 <LL_RCC_MSI_Disable>:
{
 8005042:	b480      	push	{r7}
 8005044:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005046:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005050:	f023 0301 	bic.w	r3, r3, #1
 8005054:	6013      	str	r3, [r2, #0]
}
 8005056:	bf00      	nop
 8005058:	46bd      	mov	sp, r7
 800505a:	bc80      	pop	{r7}
 800505c:	4770      	bx	lr

0800505e <LL_RCC_MSI_IsReady>:
{
 800505e:	b480      	push	{r7}
 8005060:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005062:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f003 0302 	and.w	r3, r3, #2
 800506c:	2b02      	cmp	r3, #2
 800506e:	d101      	bne.n	8005074 <LL_RCC_MSI_IsReady+0x16>
 8005070:	2301      	movs	r3, #1
 8005072:	e000      	b.n	8005076 <LL_RCC_MSI_IsReady+0x18>
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	46bd      	mov	sp, r7
 800507a:	bc80      	pop	{r7}
 800507c:	4770      	bx	lr

0800507e <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 800507e:	b480      	push	{r7}
 8005080:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005082:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 0308 	and.w	r3, r3, #8
 800508c:	2b08      	cmp	r3, #8
 800508e:	d101      	bne.n	8005094 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005090:	2301      	movs	r3, #1
 8005092:	e000      	b.n	8005096 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8005094:	2300      	movs	r3, #0
}
 8005096:	4618      	mov	r0, r3
 8005098:	46bd      	mov	sp, r7
 800509a:	bc80      	pop	{r7}
 800509c:	4770      	bx	lr

0800509e <LL_RCC_MSI_GetRange>:
{
 800509e:	b480      	push	{r7}
 80050a0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80050a2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80050ac:	4618      	mov	r0, r3
 80050ae:	46bd      	mov	sp, r7
 80050b0:	bc80      	pop	{r7}
 80050b2:	4770      	bx	lr

080050b4 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 80050b4:	b480      	push	{r7}
 80050b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80050b8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80050c0:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 80050c4:	4618      	mov	r0, r3
 80050c6:	46bd      	mov	sp, r7
 80050c8:	bc80      	pop	{r7}
 80050ca:	4770      	bx	lr

080050cc <LL_RCC_MSI_SetCalibTrimming>:
{
 80050cc:	b480      	push	{r7}
 80050ce:	b083      	sub	sp, #12
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 80050d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80050d8:	685b      	ldr	r3, [r3, #4]
 80050da:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	021b      	lsls	r3, r3, #8
 80050e2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80050e6:	4313      	orrs	r3, r2
 80050e8:	604b      	str	r3, [r1, #4]
}
 80050ea:	bf00      	nop
 80050ec:	370c      	adds	r7, #12
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bc80      	pop	{r7}
 80050f2:	4770      	bx	lr

080050f4 <LL_RCC_SetSysClkSource>:
{
 80050f4:	b480      	push	{r7}
 80050f6:	b083      	sub	sp, #12
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80050fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	f023 0203 	bic.w	r2, r3, #3
 8005106:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	4313      	orrs	r3, r2
 800510e:	608b      	str	r3, [r1, #8]
}
 8005110:	bf00      	nop
 8005112:	370c      	adds	r7, #12
 8005114:	46bd      	mov	sp, r7
 8005116:	bc80      	pop	{r7}
 8005118:	4770      	bx	lr

0800511a <LL_RCC_GetSysClkSource>:
{
 800511a:	b480      	push	{r7}
 800511c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800511e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005122:	689b      	ldr	r3, [r3, #8]
 8005124:	f003 030c 	and.w	r3, r3, #12
}
 8005128:	4618      	mov	r0, r3
 800512a:	46bd      	mov	sp, r7
 800512c:	bc80      	pop	{r7}
 800512e:	4770      	bx	lr

08005130 <LL_RCC_SetAHBPrescaler>:
{
 8005130:	b480      	push	{r7}
 8005132:	b083      	sub	sp, #12
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005138:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005142:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	4313      	orrs	r3, r2
 800514a:	608b      	str	r3, [r1, #8]
}
 800514c:	bf00      	nop
 800514e:	370c      	adds	r7, #12
 8005150:	46bd      	mov	sp, r7
 8005152:	bc80      	pop	{r7}
 8005154:	4770      	bx	lr

08005156 <LL_C2_RCC_SetAHBPrescaler>:
{
 8005156:	b480      	push	{r7}
 8005158:	b083      	sub	sp, #12
 800515a:	af00      	add	r7, sp, #0
 800515c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800515e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005162:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005166:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800516a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	4313      	orrs	r3, r2
 8005172:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005176:	bf00      	nop
 8005178:	370c      	adds	r7, #12
 800517a:	46bd      	mov	sp, r7
 800517c:	bc80      	pop	{r7}
 800517e:	4770      	bx	lr

08005180 <LL_RCC_SetAHB3Prescaler>:
{
 8005180:	b480      	push	{r7}
 8005182:	b083      	sub	sp, #12
 8005184:	af00      	add	r7, sp, #0
 8005186:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005188:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800518c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005190:	f023 020f 	bic.w	r2, r3, #15
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	091b      	lsrs	r3, r3, #4
 8005198:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800519c:	4313      	orrs	r3, r2
 800519e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 80051a2:	bf00      	nop
 80051a4:	370c      	adds	r7, #12
 80051a6:	46bd      	mov	sp, r7
 80051a8:	bc80      	pop	{r7}
 80051aa:	4770      	bx	lr

080051ac <LL_RCC_SetAPB1Prescaler>:
{
 80051ac:	b480      	push	{r7}
 80051ae:	b083      	sub	sp, #12
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80051b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80051be:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	608b      	str	r3, [r1, #8]
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	bc80      	pop	{r7}
 80051d0:	4770      	bx	lr

080051d2 <LL_RCC_SetAPB2Prescaler>:
{
 80051d2:	b480      	push	{r7}
 80051d4:	b083      	sub	sp, #12
 80051d6:	af00      	add	r7, sp, #0
 80051d8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80051da:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80051de:	689b      	ldr	r3, [r3, #8]
 80051e0:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80051e4:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	608b      	str	r3, [r1, #8]
}
 80051ee:	bf00      	nop
 80051f0:	370c      	adds	r7, #12
 80051f2:	46bd      	mov	sp, r7
 80051f4:	bc80      	pop	{r7}
 80051f6:	4770      	bx	lr

080051f8 <LL_RCC_GetAHBPrescaler>:
{
 80051f8:	b480      	push	{r7}
 80051fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80051fc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005200:	689b      	ldr	r3, [r3, #8]
 8005202:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005206:	4618      	mov	r0, r3
 8005208:	46bd      	mov	sp, r7
 800520a:	bc80      	pop	{r7}
 800520c:	4770      	bx	lr

0800520e <LL_RCC_GetAHB3Prescaler>:
{
 800520e:	b480      	push	{r7}
 8005210:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005212:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005216:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800521a:	011b      	lsls	r3, r3, #4
 800521c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005220:	4618      	mov	r0, r3
 8005222:	46bd      	mov	sp, r7
 8005224:	bc80      	pop	{r7}
 8005226:	4770      	bx	lr

08005228 <LL_RCC_GetAPB1Prescaler>:
{
 8005228:	b480      	push	{r7}
 800522a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800522c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8005236:	4618      	mov	r0, r3
 8005238:	46bd      	mov	sp, r7
 800523a:	bc80      	pop	{r7}
 800523c:	4770      	bx	lr

0800523e <LL_RCC_GetAPB2Prescaler>:
{
 800523e:	b480      	push	{r7}
 8005240:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005242:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005246:	689b      	ldr	r3, [r3, #8]
 8005248:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 800524c:	4618      	mov	r0, r3
 800524e:	46bd      	mov	sp, r7
 8005250:	bc80      	pop	{r7}
 8005252:	4770      	bx	lr

08005254 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005254:	b480      	push	{r7}
 8005256:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005258:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005262:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005266:	6013      	str	r3, [r2, #0]
}
 8005268:	bf00      	nop
 800526a:	46bd      	mov	sp, r7
 800526c:	bc80      	pop	{r7}
 800526e:	4770      	bx	lr

08005270 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005270:	b480      	push	{r7}
 8005272:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005274:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800527e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005282:	6013      	str	r3, [r2, #0]
}
 8005284:	bf00      	nop
 8005286:	46bd      	mov	sp, r7
 8005288:	bc80      	pop	{r7}
 800528a:	4770      	bx	lr

0800528c <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 800528c:	b480      	push	{r7}
 800528e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005290:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800529a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800529e:	d101      	bne.n	80052a4 <LL_RCC_PLL_IsReady+0x18>
 80052a0:	2301      	movs	r3, #1
 80052a2:	e000      	b.n	80052a6 <LL_RCC_PLL_IsReady+0x1a>
 80052a4:	2300      	movs	r3, #0
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bc80      	pop	{r7}
 80052ac:	4770      	bx	lr

080052ae <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80052ae:	b480      	push	{r7}
 80052b0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80052b2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052b6:	68db      	ldr	r3, [r3, #12]
 80052b8:	0a1b      	lsrs	r3, r3, #8
 80052ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80052be:	4618      	mov	r0, r3
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bc80      	pop	{r7}
 80052c4:	4770      	bx	lr

080052c6 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 80052c6:	b480      	push	{r7}
 80052c8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 80052ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052ce:	68db      	ldr	r3, [r3, #12]
 80052d0:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 80052d4:	4618      	mov	r0, r3
 80052d6:	46bd      	mov	sp, r7
 80052d8:	bc80      	pop	{r7}
 80052da:	4770      	bx	lr

080052dc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 80052dc:	b480      	push	{r7}
 80052de:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80052e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 80052ea:	4618      	mov	r0, r3
 80052ec:	46bd      	mov	sp, r7
 80052ee:	bc80      	pop	{r7}
 80052f0:	4770      	bx	lr

080052f2 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 80052f2:	b480      	push	{r7}
 80052f4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 80052f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80052fa:	68db      	ldr	r3, [r3, #12]
 80052fc:	f003 0303 	and.w	r3, r3, #3
}
 8005300:	4618      	mov	r0, r3
 8005302:	46bd      	mov	sp, r7
 8005304:	bc80      	pop	{r7}
 8005306:	4770      	bx	lr

08005308 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8005308:	b480      	push	{r7}
 800530a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800530c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005310:	689b      	ldr	r3, [r3, #8]
 8005312:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005316:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800531a:	d101      	bne.n	8005320 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800531c:	2301      	movs	r3, #1
 800531e:	e000      	b.n	8005322 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8005320:	2300      	movs	r3, #0
}
 8005322:	4618      	mov	r0, r3
 8005324:	46bd      	mov	sp, r7
 8005326:	bc80      	pop	{r7}
 8005328:	4770      	bx	lr

0800532a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800532a:	b480      	push	{r7}
 800532c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800532e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005332:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005336:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800533a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800533e:	d101      	bne.n	8005344 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8005340:	2301      	movs	r3, #1
 8005342:	e000      	b.n	8005346 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8005344:	2300      	movs	r3, #0
}
 8005346:	4618      	mov	r0, r3
 8005348:	46bd      	mov	sp, r7
 800534a:	bc80      	pop	{r7}
 800534c:	4770      	bx	lr

0800534e <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800534e:	b480      	push	{r7}
 8005350:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005352:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005356:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800535a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800535e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005362:	d101      	bne.n	8005368 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8005364:	2301      	movs	r3, #1
 8005366:	e000      	b.n	800536a <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8005368:	2300      	movs	r3, #0
}
 800536a:	4618      	mov	r0, r3
 800536c:	46bd      	mov	sp, r7
 800536e:	bc80      	pop	{r7}
 8005370:	4770      	bx	lr

08005372 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8005372:	b480      	push	{r7}
 8005374:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005376:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800537a:	689b      	ldr	r3, [r3, #8]
 800537c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005380:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005384:	d101      	bne.n	800538a <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8005386:	2301      	movs	r3, #1
 8005388:	e000      	b.n	800538c <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800538a:	2300      	movs	r3, #0
}
 800538c:	4618      	mov	r0, r3
 800538e:	46bd      	mov	sp, r7
 8005390:	bc80      	pop	{r7}
 8005392:	4770      	bx	lr

08005394 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8005394:	b480      	push	{r7}
 8005396:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8005398:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800539c:	689b      	ldr	r3, [r3, #8]
 800539e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053a2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80053a6:	d101      	bne.n	80053ac <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80053a8:	2301      	movs	r3, #1
 80053aa:	e000      	b.n	80053ae <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80053ac:	2300      	movs	r3, #0
}
 80053ae:	4618      	mov	r0, r3
 80053b0:	46bd      	mov	sp, r7
 80053b2:	bc80      	pop	{r7}
 80053b4:	4770      	bx	lr
	...

080053b8 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80053b8:	b580      	push	{r7, lr}
 80053ba:	b088      	sub	sp, #32
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d101      	bne.n	80053ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80053c6:	2301      	movs	r3, #1
 80053c8:	e38a      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80053ca:	f7ff fea6 	bl	800511a <LL_RCC_GetSysClkSource>
 80053ce:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80053d0:	f7ff ff8f 	bl	80052f2 <LL_RCC_PLL_GetMainSource>
 80053d4:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	f003 0320 	and.w	r3, r3, #32
 80053de:	2b00      	cmp	r3, #0
 80053e0:	f000 80c9 	beq.w	8005576 <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80053e4:	69fb      	ldr	r3, [r7, #28]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d005      	beq.n	80053f6 <HAL_RCC_OscConfig+0x3e>
 80053ea:	69fb      	ldr	r3, [r7, #28]
 80053ec:	2b0c      	cmp	r3, #12
 80053ee:	d17b      	bne.n	80054e8 <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80053f0:	69bb      	ldr	r3, [r7, #24]
 80053f2:	2b01      	cmp	r3, #1
 80053f4:	d178      	bne.n	80054e8 <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80053f6:	f7ff fe32 	bl	800505e <LL_RCC_MSI_IsReady>
 80053fa:	4603      	mov	r3, r0
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d005      	beq.n	800540c <HAL_RCC_OscConfig+0x54>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	6a1b      	ldr	r3, [r3, #32]
 8005404:	2b00      	cmp	r3, #0
 8005406:	d101      	bne.n	800540c <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 8005408:	2301      	movs	r3, #1
 800540a:	e369      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005410:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	f003 0308 	and.w	r3, r3, #8
 800541a:	2b00      	cmp	r3, #0
 800541c:	d005      	beq.n	800542a <HAL_RCC_OscConfig+0x72>
 800541e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005428:	e006      	b.n	8005438 <HAL_RCC_OscConfig+0x80>
 800542a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800542e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005432:	091b      	lsrs	r3, r3, #4
 8005434:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005438:	4293      	cmp	r3, r2
 800543a:	d222      	bcs.n	8005482 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005440:	4618      	mov	r0, r3
 8005442:	f000 fd6d 	bl	8005f20 <RCC_SetFlashLatencyFromMSIRange>
 8005446:	4603      	mov	r3, r0
 8005448:	2b00      	cmp	r3, #0
 800544a:	d001      	beq.n	8005450 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 800544c:	2301      	movs	r3, #1
 800544e:	e347      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005450:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800545a:	f043 0308 	orr.w	r3, r3, #8
 800545e:	6013      	str	r3, [r2, #0]
 8005460:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800546e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005472:	4313      	orrs	r3, r2
 8005474:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800547a:	4618      	mov	r0, r3
 800547c:	f7ff fe26 	bl	80050cc <LL_RCC_MSI_SetCalibTrimming>
 8005480:	e021      	b.n	80054c6 <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005482:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800548c:	f043 0308 	orr.w	r3, r3, #8
 8005490:	6013      	str	r3, [r2, #0]
 8005492:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054a0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80054a4:	4313      	orrs	r3, r2
 80054a6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054ac:	4618      	mov	r0, r3
 80054ae:	f7ff fe0d 	bl	80050cc <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80054b6:	4618      	mov	r0, r3
 80054b8:	f000 fd32 	bl	8005f20 <RCC_SetFlashLatencyFromMSIRange>
 80054bc:	4603      	mov	r3, r0
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d001      	beq.n	80054c6 <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 80054c2:	2301      	movs	r3, #1
 80054c4:	e30c      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80054c6:	f000 fcf3 	bl	8005eb0 <HAL_RCC_GetHCLKFreq>
 80054ca:	4603      	mov	r3, r0
 80054cc:	4ab4      	ldr	r2, [pc, #720]	; (80057a0 <HAL_RCC_OscConfig+0x3e8>)
 80054ce:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80054d0:	4bb4      	ldr	r3, [pc, #720]	; (80057a4 <HAL_RCC_OscConfig+0x3ec>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4618      	mov	r0, r3
 80054d6:	f7fc fe8d 	bl	80021f4 <HAL_InitTick>
 80054da:	4603      	mov	r3, r0
 80054dc:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 80054de:	7cfb      	ldrb	r3, [r7, #19]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d047      	beq.n	8005574 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 80054e4:	7cfb      	ldrb	r3, [r7, #19]
 80054e6:	e2fb      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	6a1b      	ldr	r3, [r3, #32]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d02c      	beq.n	800554a <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80054f0:	f7ff fd99 	bl	8005026 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80054f4:	f7fc fe88 	bl	8002208 <HAL_GetTick>
 80054f8:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80054fa:	e008      	b.n	800550e <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80054fc:	f7fc fe84 	bl	8002208 <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	697b      	ldr	r3, [r7, #20]
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	2b02      	cmp	r3, #2
 8005508:	d901      	bls.n	800550e <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	e2e8      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 800550e:	f7ff fda6 	bl	800505e <LL_RCC_MSI_IsReady>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	d0f1      	beq.n	80054fc <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005518:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005522:	f043 0308 	orr.w	r3, r3, #8
 8005526:	6013      	str	r3, [r2, #0]
 8005528:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005536:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800553a:	4313      	orrs	r3, r2
 800553c:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005542:	4618      	mov	r0, r3
 8005544:	f7ff fdc2 	bl	80050cc <LL_RCC_MSI_SetCalibTrimming>
 8005548:	e015      	b.n	8005576 <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800554a:	f7ff fd7a 	bl	8005042 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800554e:	f7fc fe5b 	bl	8002208 <HAL_GetTick>
 8005552:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8005554:	e008      	b.n	8005568 <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005556:	f7fc fe57 	bl	8002208 <HAL_GetTick>
 800555a:	4602      	mov	r2, r0
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	1ad3      	subs	r3, r2, r3
 8005560:	2b02      	cmp	r3, #2
 8005562:	d901      	bls.n	8005568 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8005564:	2303      	movs	r3, #3
 8005566:	e2bb      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005568:	f7ff fd79 	bl	800505e <LL_RCC_MSI_IsReady>
 800556c:	4603      	mov	r3, r0
 800556e:	2b00      	cmp	r3, #0
 8005570:	d1f1      	bne.n	8005556 <HAL_RCC_OscConfig+0x19e>
 8005572:	e000      	b.n	8005576 <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005574:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 0301 	and.w	r3, r3, #1
 800557e:	2b00      	cmp	r3, #0
 8005580:	d05f      	beq.n	8005642 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005582:	69fb      	ldr	r3, [r7, #28]
 8005584:	2b08      	cmp	r3, #8
 8005586:	d005      	beq.n	8005594 <HAL_RCC_OscConfig+0x1dc>
 8005588:	69fb      	ldr	r3, [r7, #28]
 800558a:	2b0c      	cmp	r3, #12
 800558c:	d10d      	bne.n	80055aa <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800558e:	69bb      	ldr	r3, [r7, #24]
 8005590:	2b03      	cmp	r3, #3
 8005592:	d10a      	bne.n	80055aa <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005594:	f7ff fcb3 	bl	8004efe <LL_RCC_HSE_IsReady>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d050      	beq.n	8005640 <HAL_RCC_OscConfig+0x288>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d14c      	bne.n	8005640 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e29a      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80055aa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	689b      	ldr	r3, [r3, #8]
 80055b8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80055bc:	4313      	orrs	r3, r2
 80055be:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055c8:	d102      	bne.n	80055d0 <HAL_RCC_OscConfig+0x218>
 80055ca:	f7ff fc7c 	bl	8004ec6 <LL_RCC_HSE_Enable>
 80055ce:	e00d      	b.n	80055ec <HAL_RCC_OscConfig+0x234>
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	685b      	ldr	r3, [r3, #4]
 80055d4:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 80055d8:	d104      	bne.n	80055e4 <HAL_RCC_OscConfig+0x22c>
 80055da:	f7ff fc47 	bl	8004e6c <LL_RCC_HSE_EnableTcxo>
 80055de:	f7ff fc72 	bl	8004ec6 <LL_RCC_HSE_Enable>
 80055e2:	e003      	b.n	80055ec <HAL_RCC_OscConfig+0x234>
 80055e4:	f7ff fc7d 	bl	8004ee2 <LL_RCC_HSE_Disable>
 80055e8:	f7ff fc4e 	bl	8004e88 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	2b00      	cmp	r3, #0
 80055f2:	d012      	beq.n	800561a <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055f4:	f7fc fe08 	bl	8002208 <HAL_GetTick>
 80055f8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 80055fa:	e008      	b.n	800560e <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80055fc:	f7fc fe04 	bl	8002208 <HAL_GetTick>
 8005600:	4602      	mov	r2, r0
 8005602:	697b      	ldr	r3, [r7, #20]
 8005604:	1ad3      	subs	r3, r2, r3
 8005606:	2b64      	cmp	r3, #100	; 0x64
 8005608:	d901      	bls.n	800560e <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800560a:	2303      	movs	r3, #3
 800560c:	e268      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 800560e:	f7ff fc76 	bl	8004efe <LL_RCC_HSE_IsReady>
 8005612:	4603      	mov	r3, r0
 8005614:	2b00      	cmp	r3, #0
 8005616:	d0f1      	beq.n	80055fc <HAL_RCC_OscConfig+0x244>
 8005618:	e013      	b.n	8005642 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800561a:	f7fc fdf5 	bl	8002208 <HAL_GetTick>
 800561e:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8005620:	e008      	b.n	8005634 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005622:	f7fc fdf1 	bl	8002208 <HAL_GetTick>
 8005626:	4602      	mov	r2, r0
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	1ad3      	subs	r3, r2, r3
 800562c:	2b64      	cmp	r3, #100	; 0x64
 800562e:	d901      	bls.n	8005634 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 8005630:	2303      	movs	r3, #3
 8005632:	e255      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 8005634:	f7ff fc63 	bl	8004efe <LL_RCC_HSE_IsReady>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1f1      	bne.n	8005622 <HAL_RCC_OscConfig+0x26a>
 800563e:	e000      	b.n	8005642 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005640:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005642:	687b      	ldr	r3, [r7, #4]
 8005644:	681b      	ldr	r3, [r3, #0]
 8005646:	f003 0302 	and.w	r3, r3, #2
 800564a:	2b00      	cmp	r3, #0
 800564c:	d04b      	beq.n	80056e6 <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800564e:	69fb      	ldr	r3, [r7, #28]
 8005650:	2b04      	cmp	r3, #4
 8005652:	d005      	beq.n	8005660 <HAL_RCC_OscConfig+0x2a8>
 8005654:	69fb      	ldr	r3, [r7, #28]
 8005656:	2b0c      	cmp	r3, #12
 8005658:	d113      	bne.n	8005682 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	2b02      	cmp	r3, #2
 800565e:	d110      	bne.n	8005682 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005660:	f7ff fc7a 	bl	8004f58 <LL_RCC_HSI_IsReady>
 8005664:	4603      	mov	r3, r0
 8005666:	2b00      	cmp	r3, #0
 8005668:	d005      	beq.n	8005676 <HAL_RCC_OscConfig+0x2be>
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	691b      	ldr	r3, [r3, #16]
 800566e:	2b00      	cmp	r3, #0
 8005670:	d101      	bne.n	8005676 <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 8005672:	2301      	movs	r3, #1
 8005674:	e234      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	695b      	ldr	r3, [r3, #20]
 800567a:	4618      	mov	r0, r3
 800567c:	f7ff fc7d 	bl	8004f7a <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005680:	e031      	b.n	80056e6 <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	2b00      	cmp	r3, #0
 8005688:	d019      	beq.n	80056be <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800568a:	f7ff fc49 	bl	8004f20 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800568e:	f7fc fdbb 	bl	8002208 <HAL_GetTick>
 8005692:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8005694:	e008      	b.n	80056a8 <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005696:	f7fc fdb7 	bl	8002208 <HAL_GetTick>
 800569a:	4602      	mov	r2, r0
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	1ad3      	subs	r3, r2, r3
 80056a0:	2b02      	cmp	r3, #2
 80056a2:	d901      	bls.n	80056a8 <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 80056a4:	2303      	movs	r3, #3
 80056a6:	e21b      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 80056a8:	f7ff fc56 	bl	8004f58 <LL_RCC_HSI_IsReady>
 80056ac:	4603      	mov	r3, r0
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d0f1      	beq.n	8005696 <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	695b      	ldr	r3, [r3, #20]
 80056b6:	4618      	mov	r0, r3
 80056b8:	f7ff fc5f 	bl	8004f7a <LL_RCC_HSI_SetCalibTrimming>
 80056bc:	e013      	b.n	80056e6 <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80056be:	f7ff fc3d 	bl	8004f3c <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056c2:	f7fc fda1 	bl	8002208 <HAL_GetTick>
 80056c6:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80056c8:	e008      	b.n	80056dc <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80056ca:	f7fc fd9d 	bl	8002208 <HAL_GetTick>
 80056ce:	4602      	mov	r2, r0
 80056d0:	697b      	ldr	r3, [r7, #20]
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	2b02      	cmp	r3, #2
 80056d6:	d901      	bls.n	80056dc <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 80056d8:	2303      	movs	r3, #3
 80056da:	e201      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 80056dc:	f7ff fc3c 	bl	8004f58 <LL_RCC_HSI_IsReady>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d1f1      	bne.n	80056ca <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f003 0308 	and.w	r3, r3, #8
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d06e      	beq.n	80057d0 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	699b      	ldr	r3, [r3, #24]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d056      	beq.n	80057a8 <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 80056fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80056fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005702:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	69da      	ldr	r2, [r3, #28]
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f003 0310 	and.w	r3, r3, #16
 800570e:	429a      	cmp	r2, r3
 8005710:	d031      	beq.n	8005776 <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	f003 0302 	and.w	r3, r3, #2
 8005718:	2b00      	cmp	r3, #0
 800571a:	d006      	beq.n	800572a <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8005722:	2b00      	cmp	r3, #0
 8005724:	d101      	bne.n	800572a <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 8005726:	2301      	movs	r3, #1
 8005728:	e1da      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f003 0301 	and.w	r3, r3, #1
 8005730:	2b00      	cmp	r3, #0
 8005732:	d013      	beq.n	800575c <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 8005734:	f7ff fc56 	bl	8004fe4 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005738:	f7fc fd66 	bl	8002208 <HAL_GetTick>
 800573c:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 800573e:	e008      	b.n	8005752 <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005740:	f7fc fd62 	bl	8002208 <HAL_GetTick>
 8005744:	4602      	mov	r2, r0
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	2b11      	cmp	r3, #17
 800574c:	d901      	bls.n	8005752 <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 800574e:	2303      	movs	r3, #3
 8005750:	e1c6      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 8005752:	f7ff fc57 	bl	8005004 <LL_RCC_LSI_IsReady>
 8005756:	4603      	mov	r3, r0
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1f1      	bne.n	8005740 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800575c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005760:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005764:	f023 0210 	bic.w	r2, r3, #16
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	69db      	ldr	r3, [r3, #28]
 800576c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005770:	4313      	orrs	r3, r2
 8005772:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005776:	f7ff fc25 	bl	8004fc4 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800577a:	f7fc fd45 	bl	8002208 <HAL_GetTick>
 800577e:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8005780:	e008      	b.n	8005794 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005782:	f7fc fd41 	bl	8002208 <HAL_GetTick>
 8005786:	4602      	mov	r2, r0
 8005788:	697b      	ldr	r3, [r7, #20]
 800578a:	1ad3      	subs	r3, r2, r3
 800578c:	2b11      	cmp	r3, #17
 800578e:	d901      	bls.n	8005794 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 8005790:	2303      	movs	r3, #3
 8005792:	e1a5      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 8005794:	f7ff fc36 	bl	8005004 <LL_RCC_LSI_IsReady>
 8005798:	4603      	mov	r3, r0
 800579a:	2b00      	cmp	r3, #0
 800579c:	d0f1      	beq.n	8005782 <HAL_RCC_OscConfig+0x3ca>
 800579e:	e017      	b.n	80057d0 <HAL_RCC_OscConfig+0x418>
 80057a0:	20000054 	.word	0x20000054
 80057a4:	20000058 	.word	0x20000058
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057a8:	f7ff fc1c 	bl	8004fe4 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80057ac:	f7fc fd2c 	bl	8002208 <HAL_GetTick>
 80057b0:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 80057b2:	e008      	b.n	80057c6 <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80057b4:	f7fc fd28 	bl	8002208 <HAL_GetTick>
 80057b8:	4602      	mov	r2, r0
 80057ba:	697b      	ldr	r3, [r7, #20]
 80057bc:	1ad3      	subs	r3, r2, r3
 80057be:	2b11      	cmp	r3, #17
 80057c0:	d901      	bls.n	80057c6 <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 80057c2:	2303      	movs	r3, #3
 80057c4:	e18c      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 80057c6:	f7ff fc1d 	bl	8005004 <LL_RCC_LSI_IsReady>
 80057ca:	4603      	mov	r3, r0
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d1f1      	bne.n	80057b4 <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	f003 0304 	and.w	r3, r3, #4
 80057d8:	2b00      	cmp	r3, #0
 80057da:	f000 80d8 	beq.w	800598e <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80057de:	f7ff fb33 	bl	8004e48 <LL_PWR_IsEnabledBkUpAccess>
 80057e2:	4603      	mov	r3, r0
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d113      	bne.n	8005810 <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80057e8:	f7ff fa72 	bl	8004cd0 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80057ec:	f7fc fd0c 	bl	8002208 <HAL_GetTick>
 80057f0:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80057f2:	e008      	b.n	8005806 <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80057f4:	f7fc fd08 	bl	8002208 <HAL_GetTick>
 80057f8:	4602      	mov	r2, r0
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	1ad3      	subs	r3, r2, r3
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d901      	bls.n	8005806 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8005802:	2303      	movs	r3, #3
 8005804:	e16c      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8005806:	f7ff fb1f 	bl	8004e48 <LL_PWR_IsEnabledBkUpAccess>
 800580a:	4603      	mov	r3, r0
 800580c:	2b00      	cmp	r3, #0
 800580e:	d0f1      	beq.n	80057f4 <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d07b      	beq.n	8005910 <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	68db      	ldr	r3, [r3, #12]
 800581c:	2b85      	cmp	r3, #133	; 0x85
 800581e:	d003      	beq.n	8005828 <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	2b05      	cmp	r3, #5
 8005826:	d109      	bne.n	800583c <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8005828:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800582c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005830:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005834:	f043 0304 	orr.w	r3, r3, #4
 8005838:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800583c:	f7fc fce4 	bl	8002208 <HAL_GetTick>
 8005840:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005842:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005846:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800584a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800584e:	f043 0301 	orr.w	r3, r3, #1
 8005852:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8005856:	e00a      	b.n	800586e <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005858:	f7fc fcd6 	bl	8002208 <HAL_GetTick>
 800585c:	4602      	mov	r2, r0
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	1ad3      	subs	r3, r2, r3
 8005862:	f241 3288 	movw	r2, #5000	; 0x1388
 8005866:	4293      	cmp	r3, r2
 8005868:	d901      	bls.n	800586e <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 800586a:	2303      	movs	r3, #3
 800586c:	e138      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 800586e:	f7ff fb98 	bl	8004fa2 <LL_RCC_LSE_IsReady>
 8005872:	4603      	mov	r3, r0
 8005874:	2b00      	cmp	r3, #0
 8005876:	d0ef      	beq.n	8005858 <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	68db      	ldr	r3, [r3, #12]
 800587c:	2b81      	cmp	r3, #129	; 0x81
 800587e:	d003      	beq.n	8005888 <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	2b85      	cmp	r3, #133	; 0x85
 8005886:	d121      	bne.n	80058cc <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005888:	f7fc fcbe 	bl	8002208 <HAL_GetTick>
 800588c:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800588e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005892:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005896:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800589a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800589e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80058a2:	e00a      	b.n	80058ba <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058a4:	f7fc fcb0 	bl	8002208 <HAL_GetTick>
 80058a8:	4602      	mov	r2, r0
 80058aa:	697b      	ldr	r3, [r7, #20]
 80058ac:	1ad3      	subs	r3, r2, r3
 80058ae:	f241 3288 	movw	r2, #5000	; 0x1388
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d901      	bls.n	80058ba <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 80058b6:	2303      	movs	r3, #3
 80058b8:	e112      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80058ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058c6:	2b00      	cmp	r3, #0
 80058c8:	d0ec      	beq.n	80058a4 <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80058ca:	e060      	b.n	800598e <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058cc:	f7fc fc9c 	bl	8002208 <HAL_GetTick>
 80058d0:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80058d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80058d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058da:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80058de:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058e2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80058e6:	e00a      	b.n	80058fe <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80058e8:	f7fc fc8e 	bl	8002208 <HAL_GetTick>
 80058ec:	4602      	mov	r2, r0
 80058ee:	697b      	ldr	r3, [r7, #20]
 80058f0:	1ad3      	subs	r3, r2, r3
 80058f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d901      	bls.n	80058fe <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	e0f0      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80058fe:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005902:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005906:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800590a:	2b00      	cmp	r3, #0
 800590c:	d1ec      	bne.n	80058e8 <HAL_RCC_OscConfig+0x530>
 800590e:	e03e      	b.n	800598e <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005910:	f7fc fc7a 	bl	8002208 <HAL_GetTick>
 8005914:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005916:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800591a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800591e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005922:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005926:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800592a:	e00a      	b.n	8005942 <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800592c:	f7fc fc6c 	bl	8002208 <HAL_GetTick>
 8005930:	4602      	mov	r2, r0
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	1ad3      	subs	r3, r2, r3
 8005936:	f241 3288 	movw	r2, #5000	; 0x1388
 800593a:	4293      	cmp	r3, r2
 800593c:	d901      	bls.n	8005942 <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 800593e:	2303      	movs	r3, #3
 8005940:	e0ce      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005942:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005946:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800594a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800594e:	2b00      	cmp	r3, #0
 8005950:	d1ec      	bne.n	800592c <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005952:	f7fc fc59 	bl	8002208 <HAL_GetTick>
 8005956:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8005958:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800595c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005960:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005964:	f023 0301 	bic.w	r3, r3, #1
 8005968:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800596c:	e00a      	b.n	8005984 <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800596e:	f7fc fc4b 	bl	8002208 <HAL_GetTick>
 8005972:	4602      	mov	r2, r0
 8005974:	697b      	ldr	r3, [r7, #20]
 8005976:	1ad3      	subs	r3, r2, r3
 8005978:	f241 3288 	movw	r2, #5000	; 0x1388
 800597c:	4293      	cmp	r3, r2
 800597e:	d901      	bls.n	8005984 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 8005980:	2303      	movs	r3, #3
 8005982:	e0ad      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 8005984:	f7ff fb0d 	bl	8004fa2 <LL_RCC_LSE_IsReady>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d1ef      	bne.n	800596e <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005992:	2b00      	cmp	r3, #0
 8005994:	f000 80a3 	beq.w	8005ade <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005998:	69fb      	ldr	r3, [r7, #28]
 800599a:	2b0c      	cmp	r3, #12
 800599c:	d076      	beq.n	8005a8c <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80059a2:	2b02      	cmp	r3, #2
 80059a4:	d14b      	bne.n	8005a3e <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059a6:	f7ff fc63 	bl	8005270 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059aa:	f7fc fc2d 	bl	8002208 <HAL_GetTick>
 80059ae:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 80059b0:	e008      	b.n	80059c4 <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80059b2:	f7fc fc29 	bl	8002208 <HAL_GetTick>
 80059b6:	4602      	mov	r2, r0
 80059b8:	697b      	ldr	r3, [r7, #20]
 80059ba:	1ad3      	subs	r3, r2, r3
 80059bc:	2b0a      	cmp	r3, #10
 80059be:	d901      	bls.n	80059c4 <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 80059c0:	2303      	movs	r3, #3
 80059c2:	e08d      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 80059c4:	f7ff fc62 	bl	800528c <LL_RCC_PLL_IsReady>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d1f1      	bne.n	80059b2 <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80059ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80059d2:	68da      	ldr	r2, [r3, #12]
 80059d4:	4b44      	ldr	r3, [pc, #272]	; (8005ae8 <HAL_RCC_OscConfig+0x730>)
 80059d6:	4013      	ands	r3, r2
 80059d8:	687a      	ldr	r2, [r7, #4]
 80059da:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80059dc:	687a      	ldr	r2, [r7, #4]
 80059de:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80059e0:	4311      	orrs	r1, r2
 80059e2:	687a      	ldr	r2, [r7, #4]
 80059e4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80059e6:	0212      	lsls	r2, r2, #8
 80059e8:	4311      	orrs	r1, r2
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80059ee:	4311      	orrs	r1, r2
 80059f0:	687a      	ldr	r2, [r7, #4]
 80059f2:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80059f4:	4311      	orrs	r1, r2
 80059f6:	687a      	ldr	r2, [r7, #4]
 80059f8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80059fa:	430a      	orrs	r2, r1
 80059fc:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005a00:	4313      	orrs	r3, r2
 8005a02:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a04:	f7ff fc26 	bl	8005254 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005a08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a16:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a18:	f7fc fbf6 	bl	8002208 <HAL_GetTick>
 8005a1c:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8005a1e:	e008      	b.n	8005a32 <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a20:	f7fc fbf2 	bl	8002208 <HAL_GetTick>
 8005a24:	4602      	mov	r2, r0
 8005a26:	697b      	ldr	r3, [r7, #20]
 8005a28:	1ad3      	subs	r3, r2, r3
 8005a2a:	2b0a      	cmp	r3, #10
 8005a2c:	d901      	bls.n	8005a32 <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 8005a2e:	2303      	movs	r3, #3
 8005a30:	e056      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 8005a32:	f7ff fc2b 	bl	800528c <LL_RCC_PLL_IsReady>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d0f1      	beq.n	8005a20 <HAL_RCC_OscConfig+0x668>
 8005a3c:	e04f      	b.n	8005ade <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a3e:	f7ff fc17 	bl	8005270 <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 8005a42:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a4c:	f023 0303 	bic.w	r3, r3, #3
 8005a50:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 8005a52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a56:	68db      	ldr	r3, [r3, #12]
 8005a58:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005a5c:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 8005a60:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005a64:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a66:	f7fc fbcf 	bl	8002208 <HAL_GetTick>
 8005a6a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8005a6c:	e008      	b.n	8005a80 <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005a6e:	f7fc fbcb 	bl	8002208 <HAL_GetTick>
 8005a72:	4602      	mov	r2, r0
 8005a74:	697b      	ldr	r3, [r7, #20]
 8005a76:	1ad3      	subs	r3, r2, r3
 8005a78:	2b0a      	cmp	r3, #10
 8005a7a:	d901      	bls.n	8005a80 <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 8005a7c:	2303      	movs	r3, #3
 8005a7e:	e02f      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8005a80:	f7ff fc04 	bl	800528c <LL_RCC_PLL_IsReady>
 8005a84:	4603      	mov	r3, r0
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1f1      	bne.n	8005a6e <HAL_RCC_OscConfig+0x6b6>
 8005a8a:	e028      	b.n	8005ade <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a90:	2b01      	cmp	r3, #1
 8005a92:	d101      	bne.n	8005a98 <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 8005a94:	2301      	movs	r3, #1
 8005a96:	e023      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005a9c:	68db      	ldr	r3, [r3, #12]
 8005a9e:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8005aa0:	69bb      	ldr	r3, [r7, #24]
 8005aa2:	f003 0203 	and.w	r2, r3, #3
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005aaa:	429a      	cmp	r2, r3
 8005aac:	d115      	bne.n	8005ada <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8005aae:	69bb      	ldr	r3, [r7, #24]
 8005ab0:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005ab8:	429a      	cmp	r2, r3
 8005aba:	d10e      	bne.n	8005ada <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ac6:	021b      	lsls	r3, r3, #8
 8005ac8:	429a      	cmp	r2, r3
 8005aca:	d106      	bne.n	8005ada <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8005acc:	69bb      	ldr	r3, [r7, #24]
 8005ace:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ad6:	429a      	cmp	r2, r3
 8005ad8:	d001      	beq.n	8005ade <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 8005ada:	2301      	movs	r3, #1
 8005adc:	e000      	b.n	8005ae0 <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 8005ade:	2300      	movs	r3, #0
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3720      	adds	r7, #32
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	11c1808c 	.word	0x11c1808c

08005aec <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b084      	sub	sp, #16
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
 8005af4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	d101      	bne.n	8005b00 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005afc:	2301      	movs	r3, #1
 8005afe:	e12c      	b.n	8005d5a <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005b00:	4b98      	ldr	r3, [pc, #608]	; (8005d64 <HAL_RCC_ClockConfig+0x278>)
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f003 0307 	and.w	r3, r3, #7
 8005b08:	683a      	ldr	r2, [r7, #0]
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d91b      	bls.n	8005b46 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b0e:	4b95      	ldr	r3, [pc, #596]	; (8005d64 <HAL_RCC_ClockConfig+0x278>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f023 0207 	bic.w	r2, r3, #7
 8005b16:	4993      	ldr	r1, [pc, #588]	; (8005d64 <HAL_RCC_ClockConfig+0x278>)
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	4313      	orrs	r3, r2
 8005b1c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b1e:	f7fc fb73 	bl	8002208 <HAL_GetTick>
 8005b22:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b24:	e008      	b.n	8005b38 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005b26:	f7fc fb6f 	bl	8002208 <HAL_GetTick>
 8005b2a:	4602      	mov	r2, r0
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	1ad3      	subs	r3, r2, r3
 8005b30:	2b02      	cmp	r3, #2
 8005b32:	d901      	bls.n	8005b38 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8005b34:	2303      	movs	r3, #3
 8005b36:	e110      	b.n	8005d5a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b38:	4b8a      	ldr	r3, [pc, #552]	; (8005d64 <HAL_RCC_ClockConfig+0x278>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f003 0307 	and.w	r3, r3, #7
 8005b40:	683a      	ldr	r2, [r7, #0]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d1ef      	bne.n	8005b26 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f003 0302 	and.w	r3, r3, #2
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d016      	beq.n	8005b80 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	4618      	mov	r0, r3
 8005b58:	f7ff faea 	bl	8005130 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005b5c:	f7fc fb54 	bl	8002208 <HAL_GetTick>
 8005b60:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005b62:	e008      	b.n	8005b76 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005b64:	f7fc fb50 	bl	8002208 <HAL_GetTick>
 8005b68:	4602      	mov	r2, r0
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	1ad3      	subs	r3, r2, r3
 8005b6e:	2b02      	cmp	r3, #2
 8005b70:	d901      	bls.n	8005b76 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8005b72:	2303      	movs	r3, #3
 8005b74:	e0f1      	b.n	8005d5a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8005b76:	f7ff fbc7 	bl	8005308 <LL_RCC_IsActiveFlag_HPRE>
 8005b7a:	4603      	mov	r3, r0
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d0f1      	beq.n	8005b64 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 0320 	and.w	r3, r3, #32
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d016      	beq.n	8005bba <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	695b      	ldr	r3, [r3, #20]
 8005b90:	4618      	mov	r0, r3
 8005b92:	f7ff fae0 	bl	8005156 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005b96:	f7fc fb37 	bl	8002208 <HAL_GetTick>
 8005b9a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005b9c:	e008      	b.n	8005bb0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005b9e:	f7fc fb33 	bl	8002208 <HAL_GetTick>
 8005ba2:	4602      	mov	r2, r0
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	1ad3      	subs	r3, r2, r3
 8005ba8:	2b02      	cmp	r3, #2
 8005baa:	d901      	bls.n	8005bb0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8005bac:	2303      	movs	r3, #3
 8005bae:	e0d4      	b.n	8005d5a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8005bb0:	f7ff fbbb 	bl	800532a <LL_RCC_IsActiveFlag_C2HPRE>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d0f1      	beq.n	8005b9e <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d016      	beq.n	8005bf4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	699b      	ldr	r3, [r3, #24]
 8005bca:	4618      	mov	r0, r3
 8005bcc:	f7ff fad8 	bl	8005180 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005bd0:	f7fc fb1a 	bl	8002208 <HAL_GetTick>
 8005bd4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005bd6:	e008      	b.n	8005bea <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005bd8:	f7fc fb16 	bl	8002208 <HAL_GetTick>
 8005bdc:	4602      	mov	r2, r0
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	1ad3      	subs	r3, r2, r3
 8005be2:	2b02      	cmp	r3, #2
 8005be4:	d901      	bls.n	8005bea <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8005be6:	2303      	movs	r3, #3
 8005be8:	e0b7      	b.n	8005d5a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8005bea:	f7ff fbb0 	bl	800534e <LL_RCC_IsActiveFlag_SHDHPRE>
 8005bee:	4603      	mov	r3, r0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d0f1      	beq.n	8005bd8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f003 0304 	and.w	r3, r3, #4
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d016      	beq.n	8005c2e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	68db      	ldr	r3, [r3, #12]
 8005c04:	4618      	mov	r0, r3
 8005c06:	f7ff fad1 	bl	80051ac <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005c0a:	f7fc fafd 	bl	8002208 <HAL_GetTick>
 8005c0e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005c10:	e008      	b.n	8005c24 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005c12:	f7fc faf9 	bl	8002208 <HAL_GetTick>
 8005c16:	4602      	mov	r2, r0
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	1ad3      	subs	r3, r2, r3
 8005c1c:	2b02      	cmp	r3, #2
 8005c1e:	d901      	bls.n	8005c24 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8005c20:	2303      	movs	r3, #3
 8005c22:	e09a      	b.n	8005d5a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8005c24:	f7ff fba5 	bl	8005372 <LL_RCC_IsActiveFlag_PPRE1>
 8005c28:	4603      	mov	r3, r0
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d0f1      	beq.n	8005c12 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	f003 0308 	and.w	r3, r3, #8
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d017      	beq.n	8005c6a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	691b      	ldr	r3, [r3, #16]
 8005c3e:	00db      	lsls	r3, r3, #3
 8005c40:	4618      	mov	r0, r3
 8005c42:	f7ff fac6 	bl	80051d2 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8005c46:	f7fc fadf 	bl	8002208 <HAL_GetTick>
 8005c4a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005c4c:	e008      	b.n	8005c60 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8005c4e:	f7fc fadb 	bl	8002208 <HAL_GetTick>
 8005c52:	4602      	mov	r2, r0
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	1ad3      	subs	r3, r2, r3
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d901      	bls.n	8005c60 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 8005c5c:	2303      	movs	r3, #3
 8005c5e:	e07c      	b.n	8005d5a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8005c60:	f7ff fb98 	bl	8005394 <LL_RCC_IsActiveFlag_PPRE2>
 8005c64:	4603      	mov	r3, r0
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d0f1      	beq.n	8005c4e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	f003 0301 	and.w	r3, r3, #1
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d043      	beq.n	8005cfe <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	685b      	ldr	r3, [r3, #4]
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d106      	bne.n	8005c8c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8005c7e:	f7ff f93e 	bl	8004efe <LL_RCC_HSE_IsReady>
 8005c82:	4603      	mov	r3, r0
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d11e      	bne.n	8005cc6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005c88:	2301      	movs	r3, #1
 8005c8a:	e066      	b.n	8005d5a <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	685b      	ldr	r3, [r3, #4]
 8005c90:	2b03      	cmp	r3, #3
 8005c92:	d106      	bne.n	8005ca2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 8005c94:	f7ff fafa 	bl	800528c <LL_RCC_PLL_IsReady>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d113      	bne.n	8005cc6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005c9e:	2301      	movs	r3, #1
 8005ca0:	e05b      	b.n	8005d5a <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	685b      	ldr	r3, [r3, #4]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d106      	bne.n	8005cb8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8005caa:	f7ff f9d8 	bl	800505e <LL_RCC_MSI_IsReady>
 8005cae:	4603      	mov	r3, r0
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d108      	bne.n	8005cc6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005cb4:	2301      	movs	r3, #1
 8005cb6:	e050      	b.n	8005d5a <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8005cb8:	f7ff f94e 	bl	8004f58 <LL_RCC_HSI_IsReady>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d101      	bne.n	8005cc6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8005cc2:	2301      	movs	r3, #1
 8005cc4:	e049      	b.n	8005d5a <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	685b      	ldr	r3, [r3, #4]
 8005cca:	4618      	mov	r0, r3
 8005ccc:	f7ff fa12 	bl	80050f4 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005cd0:	f7fc fa9a 	bl	8002208 <HAL_GetTick>
 8005cd4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cd6:	e00a      	b.n	8005cee <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005cd8:	f7fc fa96 	bl	8002208 <HAL_GetTick>
 8005cdc:	4602      	mov	r2, r0
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	1ad3      	subs	r3, r2, r3
 8005ce2:	f241 3288 	movw	r2, #5000	; 0x1388
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d901      	bls.n	8005cee <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 8005cea:	2303      	movs	r3, #3
 8005cec:	e035      	b.n	8005d5a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005cee:	f7ff fa14 	bl	800511a <LL_RCC_GetSysClkSource>
 8005cf2:	4602      	mov	r2, r0
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	685b      	ldr	r3, [r3, #4]
 8005cf8:	009b      	lsls	r3, r3, #2
 8005cfa:	429a      	cmp	r2, r3
 8005cfc:	d1ec      	bne.n	8005cd8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005cfe:	4b19      	ldr	r3, [pc, #100]	; (8005d64 <HAL_RCC_ClockConfig+0x278>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f003 0307 	and.w	r3, r3, #7
 8005d06:	683a      	ldr	r2, [r7, #0]
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d21b      	bcs.n	8005d44 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d0c:	4b15      	ldr	r3, [pc, #84]	; (8005d64 <HAL_RCC_ClockConfig+0x278>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f023 0207 	bic.w	r2, r3, #7
 8005d14:	4913      	ldr	r1, [pc, #76]	; (8005d64 <HAL_RCC_ClockConfig+0x278>)
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	4313      	orrs	r3, r2
 8005d1a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005d1c:	f7fc fa74 	bl	8002208 <HAL_GetTick>
 8005d20:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d22:	e008      	b.n	8005d36 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8005d24:	f7fc fa70 	bl	8002208 <HAL_GetTick>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	1ad3      	subs	r3, r2, r3
 8005d2e:	2b02      	cmp	r3, #2
 8005d30:	d901      	bls.n	8005d36 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8005d32:	2303      	movs	r3, #3
 8005d34:	e011      	b.n	8005d5a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005d36:	4b0b      	ldr	r3, [pc, #44]	; (8005d64 <HAL_RCC_ClockConfig+0x278>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f003 0307 	and.w	r3, r3, #7
 8005d3e:	683a      	ldr	r2, [r7, #0]
 8005d40:	429a      	cmp	r2, r3
 8005d42:	d1ef      	bne.n	8005d24 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005d44:	f000 f8b4 	bl	8005eb0 <HAL_RCC_GetHCLKFreq>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	4a07      	ldr	r2, [pc, #28]	; (8005d68 <HAL_RCC_ClockConfig+0x27c>)
 8005d4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005d4e:	4b07      	ldr	r3, [pc, #28]	; (8005d6c <HAL_RCC_ClockConfig+0x280>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4618      	mov	r0, r3
 8005d54:	f7fc fa4e 	bl	80021f4 <HAL_InitTick>
 8005d58:	4603      	mov	r3, r0
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	3710      	adds	r7, #16
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bd80      	pop	{r7, pc}
 8005d62:	bf00      	nop
 8005d64:	58004000 	.word	0x58004000
 8005d68:	20000054 	.word	0x20000054
 8005d6c:	20000058 	.word	0x20000058

08005d70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d70:	b590      	push	{r4, r7, lr}
 8005d72:	b087      	sub	sp, #28
 8005d74:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8005d76:	2300      	movs	r3, #0
 8005d78:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005d7e:	f7ff f9cc 	bl	800511a <LL_RCC_GetSysClkSource>
 8005d82:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005d84:	f7ff fab5 	bl	80052f2 <LL_RCC_PLL_GetMainSource>
 8005d88:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d005      	beq.n	8005d9c <HAL_RCC_GetSysClockFreq+0x2c>
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	2b0c      	cmp	r3, #12
 8005d94:	d139      	bne.n	8005e0a <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2b01      	cmp	r3, #1
 8005d9a:	d136      	bne.n	8005e0a <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8005d9c:	f7ff f96f 	bl	800507e <LL_RCC_MSI_IsEnabledRangeSelect>
 8005da0:	4603      	mov	r3, r0
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d115      	bne.n	8005dd2 <HAL_RCC_GetSysClockFreq+0x62>
 8005da6:	f7ff f96a 	bl	800507e <LL_RCC_MSI_IsEnabledRangeSelect>
 8005daa:	4603      	mov	r3, r0
 8005dac:	2b01      	cmp	r3, #1
 8005dae:	d106      	bne.n	8005dbe <HAL_RCC_GetSysClockFreq+0x4e>
 8005db0:	f7ff f975 	bl	800509e <LL_RCC_MSI_GetRange>
 8005db4:	4603      	mov	r3, r0
 8005db6:	0a1b      	lsrs	r3, r3, #8
 8005db8:	f003 030f 	and.w	r3, r3, #15
 8005dbc:	e005      	b.n	8005dca <HAL_RCC_GetSysClockFreq+0x5a>
 8005dbe:	f7ff f979 	bl	80050b4 <LL_RCC_MSI_GetRangeAfterStandby>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	0a1b      	lsrs	r3, r3, #8
 8005dc6:	f003 030f 	and.w	r3, r3, #15
 8005dca:	4a36      	ldr	r2, [pc, #216]	; (8005ea4 <HAL_RCC_GetSysClockFreq+0x134>)
 8005dcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dd0:	e014      	b.n	8005dfc <HAL_RCC_GetSysClockFreq+0x8c>
 8005dd2:	f7ff f954 	bl	800507e <LL_RCC_MSI_IsEnabledRangeSelect>
 8005dd6:	4603      	mov	r3, r0
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d106      	bne.n	8005dea <HAL_RCC_GetSysClockFreq+0x7a>
 8005ddc:	f7ff f95f 	bl	800509e <LL_RCC_MSI_GetRange>
 8005de0:	4603      	mov	r3, r0
 8005de2:	091b      	lsrs	r3, r3, #4
 8005de4:	f003 030f 	and.w	r3, r3, #15
 8005de8:	e005      	b.n	8005df6 <HAL_RCC_GetSysClockFreq+0x86>
 8005dea:	f7ff f963 	bl	80050b4 <LL_RCC_MSI_GetRangeAfterStandby>
 8005dee:	4603      	mov	r3, r0
 8005df0:	091b      	lsrs	r3, r3, #4
 8005df2:	f003 030f 	and.w	r3, r3, #15
 8005df6:	4a2b      	ldr	r2, [pc, #172]	; (8005ea4 <HAL_RCC_GetSysClockFreq+0x134>)
 8005df8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005dfc:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d115      	bne.n	8005e30 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8005e08:	e012      	b.n	8005e30 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	2b04      	cmp	r3, #4
 8005e0e:	d102      	bne.n	8005e16 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005e10:	4b25      	ldr	r3, [pc, #148]	; (8005ea8 <HAL_RCC_GetSysClockFreq+0x138>)
 8005e12:	617b      	str	r3, [r7, #20]
 8005e14:	e00c      	b.n	8005e30 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005e16:	68bb      	ldr	r3, [r7, #8]
 8005e18:	2b08      	cmp	r3, #8
 8005e1a:	d109      	bne.n	8005e30 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005e1c:	f7ff f842 	bl	8004ea4 <LL_RCC_HSE_IsEnabledDiv2>
 8005e20:	4603      	mov	r3, r0
 8005e22:	2b01      	cmp	r3, #1
 8005e24:	d102      	bne.n	8005e2c <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8005e26:	4b20      	ldr	r3, [pc, #128]	; (8005ea8 <HAL_RCC_GetSysClockFreq+0x138>)
 8005e28:	617b      	str	r3, [r7, #20]
 8005e2a:	e001      	b.n	8005e30 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8005e2c:	4b1f      	ldr	r3, [pc, #124]	; (8005eac <HAL_RCC_GetSysClockFreq+0x13c>)
 8005e2e:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e30:	f7ff f973 	bl	800511a <LL_RCC_GetSysClkSource>
 8005e34:	4603      	mov	r3, r0
 8005e36:	2b0c      	cmp	r3, #12
 8005e38:	d12f      	bne.n	8005e9a <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8005e3a:	f7ff fa5a 	bl	80052f2 <LL_RCC_PLL_GetMainSource>
 8005e3e:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2b02      	cmp	r3, #2
 8005e44:	d003      	beq.n	8005e4e <HAL_RCC_GetSysClockFreq+0xde>
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2b03      	cmp	r3, #3
 8005e4a:	d003      	beq.n	8005e54 <HAL_RCC_GetSysClockFreq+0xe4>
 8005e4c:	e00d      	b.n	8005e6a <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8005e4e:	4b16      	ldr	r3, [pc, #88]	; (8005ea8 <HAL_RCC_GetSysClockFreq+0x138>)
 8005e50:	60fb      	str	r3, [r7, #12]
        break;
 8005e52:	e00d      	b.n	8005e70 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8005e54:	f7ff f826 	bl	8004ea4 <LL_RCC_HSE_IsEnabledDiv2>
 8005e58:	4603      	mov	r3, r0
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	d102      	bne.n	8005e64 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8005e5e:	4b12      	ldr	r3, [pc, #72]	; (8005ea8 <HAL_RCC_GetSysClockFreq+0x138>)
 8005e60:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8005e62:	e005      	b.n	8005e70 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8005e64:	4b11      	ldr	r3, [pc, #68]	; (8005eac <HAL_RCC_GetSysClockFreq+0x13c>)
 8005e66:	60fb      	str	r3, [r7, #12]
        break;
 8005e68:	e002      	b.n	8005e70 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	60fb      	str	r3, [r7, #12]
        break;
 8005e6e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8005e70:	f7ff fa1d 	bl	80052ae <LL_RCC_PLL_GetN>
 8005e74:	4602      	mov	r2, r0
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	fb03 f402 	mul.w	r4, r3, r2
 8005e7c:	f7ff fa2e 	bl	80052dc <LL_RCC_PLL_GetDivider>
 8005e80:	4603      	mov	r3, r0
 8005e82:	091b      	lsrs	r3, r3, #4
 8005e84:	3301      	adds	r3, #1
 8005e86:	fbb4 f4f3 	udiv	r4, r4, r3
 8005e8a:	f7ff fa1c 	bl	80052c6 <LL_RCC_PLL_GetR>
 8005e8e:	4603      	mov	r3, r0
 8005e90:	0f5b      	lsrs	r3, r3, #29
 8005e92:	3301      	adds	r3, #1
 8005e94:	fbb4 f3f3 	udiv	r3, r4, r3
 8005e98:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8005e9a:	697b      	ldr	r3, [r7, #20]
}
 8005e9c:	4618      	mov	r0, r3
 8005e9e:	371c      	adds	r7, #28
 8005ea0:	46bd      	mov	sp, r7
 8005ea2:	bd90      	pop	{r4, r7, pc}
 8005ea4:	0801afb0 	.word	0x0801afb0
 8005ea8:	00f42400 	.word	0x00f42400
 8005eac:	01e84800 	.word	0x01e84800

08005eb0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005eb0:	b598      	push	{r3, r4, r7, lr}
 8005eb2:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8005eb4:	f7ff ff5c 	bl	8005d70 <HAL_RCC_GetSysClockFreq>
 8005eb8:	4604      	mov	r4, r0
 8005eba:	f7ff f99d 	bl	80051f8 <LL_RCC_GetAHBPrescaler>
 8005ebe:	4603      	mov	r3, r0
 8005ec0:	091b      	lsrs	r3, r3, #4
 8005ec2:	f003 030f 	and.w	r3, r3, #15
 8005ec6:	4a03      	ldr	r2, [pc, #12]	; (8005ed4 <HAL_RCC_GetHCLKFreq+0x24>)
 8005ec8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ecc:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	bd98      	pop	{r3, r4, r7, pc}
 8005ed4:	0801af50 	.word	0x0801af50

08005ed8 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ed8:	b598      	push	{r3, r4, r7, lr}
 8005eda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005edc:	f7ff ffe8 	bl	8005eb0 <HAL_RCC_GetHCLKFreq>
 8005ee0:	4604      	mov	r4, r0
 8005ee2:	f7ff f9a1 	bl	8005228 <LL_RCC_GetAPB1Prescaler>
 8005ee6:	4603      	mov	r3, r0
 8005ee8:	0a1b      	lsrs	r3, r3, #8
 8005eea:	4a03      	ldr	r2, [pc, #12]	; (8005ef8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005eec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005ef0:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005ef4:	4618      	mov	r0, r3
 8005ef6:	bd98      	pop	{r3, r4, r7, pc}
 8005ef8:	0801af90 	.word	0x0801af90

08005efc <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005efc:	b598      	push	{r3, r4, r7, lr}
 8005efe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8005f00:	f7ff ffd6 	bl	8005eb0 <HAL_RCC_GetHCLKFreq>
 8005f04:	4604      	mov	r4, r0
 8005f06:	f7ff f99a 	bl	800523e <LL_RCC_GetAPB2Prescaler>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	0adb      	lsrs	r3, r3, #11
 8005f0e:	4a03      	ldr	r2, [pc, #12]	; (8005f1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f14:	fa24 f303 	lsr.w	r3, r4, r3
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	bd98      	pop	{r3, r4, r7, pc}
 8005f1c:	0801af90 	.word	0x0801af90

08005f20 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8005f20:	b590      	push	{r4, r7, lr}
 8005f22:	b085      	sub	sp, #20
 8005f24:	af00      	add	r7, sp, #0
 8005f26:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	091b      	lsrs	r3, r3, #4
 8005f2c:	f003 030f 	and.w	r3, r3, #15
 8005f30:	4a10      	ldr	r2, [pc, #64]	; (8005f74 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8005f32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f36:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8005f38:	f7ff f969 	bl	800520e <LL_RCC_GetAHB3Prescaler>
 8005f3c:	4603      	mov	r3, r0
 8005f3e:	091b      	lsrs	r3, r3, #4
 8005f40:	f003 030f 	and.w	r3, r3, #15
 8005f44:	4a0c      	ldr	r2, [pc, #48]	; (8005f78 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8005f46:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f50:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	4a09      	ldr	r2, [pc, #36]	; (8005f7c <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8005f56:	fba2 2303 	umull	r2, r3, r2, r3
 8005f5a:	0c9c      	lsrs	r4, r3, #18
 8005f5c:	f7fe fefa 	bl	8004d54 <HAL_PWREx_GetVoltageRange>
 8005f60:	4603      	mov	r3, r0
 8005f62:	4619      	mov	r1, r3
 8005f64:	4620      	mov	r0, r4
 8005f66:	f000 f80b 	bl	8005f80 <RCC_SetFlashLatency>
 8005f6a:	4603      	mov	r3, r0
}
 8005f6c:	4618      	mov	r0, r3
 8005f6e:	3714      	adds	r7, #20
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bd90      	pop	{r4, r7, pc}
 8005f74:	0801afb0 	.word	0x0801afb0
 8005f78:	0801af50 	.word	0x0801af50
 8005f7c:	431bde83 	.word	0x431bde83

08005f80 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b08e      	sub	sp, #56	; 0x38
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]
 8005f88:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8005f8a:	4a3c      	ldr	r2, [pc, #240]	; (800607c <RCC_SetFlashLatency+0xfc>)
 8005f8c:	f107 0320 	add.w	r3, r7, #32
 8005f90:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005f94:	6018      	str	r0, [r3, #0]
 8005f96:	3304      	adds	r3, #4
 8005f98:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8005f9a:	4a39      	ldr	r2, [pc, #228]	; (8006080 <RCC_SetFlashLatency+0x100>)
 8005f9c:	f107 0318 	add.w	r3, r7, #24
 8005fa0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005fa4:	6018      	str	r0, [r3, #0]
 8005fa6:	3304      	adds	r3, #4
 8005fa8:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8005faa:	4a36      	ldr	r2, [pc, #216]	; (8006084 <RCC_SetFlashLatency+0x104>)
 8005fac:	f107 030c 	add.w	r3, r7, #12
 8005fb0:	ca07      	ldmia	r2, {r0, r1, r2}
 8005fb2:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8005fb6:	2300      	movs	r3, #0
 8005fb8:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005fba:	683b      	ldr	r3, [r7, #0]
 8005fbc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005fc0:	d11d      	bne.n	8005ffe <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005fc2:	2300      	movs	r3, #0
 8005fc4:	633b      	str	r3, [r7, #48]	; 0x30
 8005fc6:	e016      	b.n	8005ff6 <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8005fc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fca:	005b      	lsls	r3, r3, #1
 8005fcc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005fd0:	4413      	add	r3, r2
 8005fd2:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8005fd6:	461a      	mov	r2, r3
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d808      	bhi.n	8005ff0 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8005fde:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005fe0:	009b      	lsls	r3, r3, #2
 8005fe2:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8005fe6:	4413      	add	r3, r2
 8005fe8:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8005fec:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8005fee:	e023      	b.n	8006038 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8005ff0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ff2:	3301      	adds	r3, #1
 8005ff4:	633b      	str	r3, [r7, #48]	; 0x30
 8005ff6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ff8:	2b02      	cmp	r3, #2
 8005ffa:	d9e5      	bls.n	8005fc8 <RCC_SetFlashLatency+0x48>
 8005ffc:	e01c      	b.n	8006038 <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8005ffe:	2300      	movs	r3, #0
 8006000:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006002:	e016      	b.n	8006032 <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006004:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006006:	005b      	lsls	r3, r3, #1
 8006008:	f107 0238 	add.w	r2, r7, #56	; 0x38
 800600c:	4413      	add	r3, r2
 800600e:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006012:	461a      	mov	r2, r3
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	4293      	cmp	r3, r2
 8006018:	d808      	bhi.n	800602c <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800601a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800601c:	009b      	lsls	r3, r3, #2
 800601e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006022:	4413      	add	r3, r2
 8006024:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006028:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800602a:	e005      	b.n	8006038 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800602c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800602e:	3301      	adds	r3, #1
 8006030:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006034:	2b02      	cmp	r3, #2
 8006036:	d9e5      	bls.n	8006004 <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006038:	4b13      	ldr	r3, [pc, #76]	; (8006088 <RCC_SetFlashLatency+0x108>)
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f023 0207 	bic.w	r2, r3, #7
 8006040:	4911      	ldr	r1, [pc, #68]	; (8006088 <RCC_SetFlashLatency+0x108>)
 8006042:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006044:	4313      	orrs	r3, r2
 8006046:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006048:	f7fc f8de 	bl	8002208 <HAL_GetTick>
 800604c:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800604e:	e008      	b.n	8006062 <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006050:	f7fc f8da 	bl	8002208 <HAL_GetTick>
 8006054:	4602      	mov	r2, r0
 8006056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	2b02      	cmp	r3, #2
 800605c:	d901      	bls.n	8006062 <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 800605e:	2303      	movs	r3, #3
 8006060:	e007      	b.n	8006072 <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006062:	4b09      	ldr	r3, [pc, #36]	; (8006088 <RCC_SetFlashLatency+0x108>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f003 0307 	and.w	r3, r3, #7
 800606a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800606c:	429a      	cmp	r2, r3
 800606e:	d1ef      	bne.n	8006050 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 8006070:	2300      	movs	r3, #0
}
 8006072:	4618      	mov	r0, r3
 8006074:	3738      	adds	r7, #56	; 0x38
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}
 800607a:	bf00      	nop
 800607c:	0801aa38 	.word	0x0801aa38
 8006080:	0801aa40 	.word	0x0801aa40
 8006084:	0801aa48 	.word	0x0801aa48
 8006088:	58004000 	.word	0x58004000

0800608c <LL_RCC_LSE_IsReady>:
{
 800608c:	b480      	push	{r7}
 800608e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006090:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006094:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006098:	f003 0302 	and.w	r3, r3, #2
 800609c:	2b02      	cmp	r3, #2
 800609e:	d101      	bne.n	80060a4 <LL_RCC_LSE_IsReady+0x18>
 80060a0:	2301      	movs	r3, #1
 80060a2:	e000      	b.n	80060a6 <LL_RCC_LSE_IsReady+0x1a>
 80060a4:	2300      	movs	r3, #0
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	46bd      	mov	sp, r7
 80060aa:	bc80      	pop	{r7}
 80060ac:	4770      	bx	lr

080060ae <LL_RCC_SetUSARTClockSource>:
{
 80060ae:	b480      	push	{r7}
 80060b0:	b083      	sub	sp, #12
 80060b2:	af00      	add	r7, sp, #0
 80060b4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80060b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	0c1b      	lsrs	r3, r3, #16
 80060c2:	43db      	mvns	r3, r3
 80060c4:	401a      	ands	r2, r3
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	b29b      	uxth	r3, r3
 80060ca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060ce:	4313      	orrs	r3, r2
 80060d0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80060d4:	bf00      	nop
 80060d6:	370c      	adds	r7, #12
 80060d8:	46bd      	mov	sp, r7
 80060da:	bc80      	pop	{r7}
 80060dc:	4770      	bx	lr

080060de <LL_RCC_SetI2SClockSource>:
{
 80060de:	b480      	push	{r7}
 80060e0:	b083      	sub	sp, #12
 80060e2:	af00      	add	r7, sp, #0
 80060e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 80060e6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060ee:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80060f2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80060fe:	bf00      	nop
 8006100:	370c      	adds	r7, #12
 8006102:	46bd      	mov	sp, r7
 8006104:	bc80      	pop	{r7}
 8006106:	4770      	bx	lr

08006108 <LL_RCC_SetLPUARTClockSource>:
{
 8006108:	b480      	push	{r7}
 800610a:	b083      	sub	sp, #12
 800610c:	af00      	add	r7, sp, #0
 800610e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006110:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006118:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800611c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	4313      	orrs	r3, r2
 8006124:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006128:	bf00      	nop
 800612a:	370c      	adds	r7, #12
 800612c:	46bd      	mov	sp, r7
 800612e:	bc80      	pop	{r7}
 8006130:	4770      	bx	lr

08006132 <LL_RCC_SetI2CClockSource>:
{
 8006132:	b480      	push	{r7}
 8006134:	b083      	sub	sp, #12
 8006136:	af00      	add	r7, sp, #0
 8006138:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800613a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800613e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	091b      	lsrs	r3, r3, #4
 8006146:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 800614a:	43db      	mvns	r3, r3
 800614c:	401a      	ands	r2, r3
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	011b      	lsls	r3, r3, #4
 8006152:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006156:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800615a:	4313      	orrs	r3, r2
 800615c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006160:	bf00      	nop
 8006162:	370c      	adds	r7, #12
 8006164:	46bd      	mov	sp, r7
 8006166:	bc80      	pop	{r7}
 8006168:	4770      	bx	lr

0800616a <LL_RCC_SetLPTIMClockSource>:
{
 800616a:	b480      	push	{r7}
 800616c:	b083      	sub	sp, #12
 800616e:	af00      	add	r7, sp, #0
 8006170:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006172:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006176:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	0c1b      	lsrs	r3, r3, #16
 800617e:	041b      	lsls	r3, r3, #16
 8006180:	43db      	mvns	r3, r3
 8006182:	401a      	ands	r2, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	041b      	lsls	r3, r3, #16
 8006188:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800618c:	4313      	orrs	r3, r2
 800618e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006192:	bf00      	nop
 8006194:	370c      	adds	r7, #12
 8006196:	46bd      	mov	sp, r7
 8006198:	bc80      	pop	{r7}
 800619a:	4770      	bx	lr

0800619c <LL_RCC_SetRNGClockSource>:
{
 800619c:	b480      	push	{r7}
 800619e:	b083      	sub	sp, #12
 80061a0:	af00      	add	r7, sp, #0
 80061a2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80061a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061ac:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80061b0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	4313      	orrs	r3, r2
 80061b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80061bc:	bf00      	nop
 80061be:	370c      	adds	r7, #12
 80061c0:	46bd      	mov	sp, r7
 80061c2:	bc80      	pop	{r7}
 80061c4:	4770      	bx	lr

080061c6 <LL_RCC_SetADCClockSource>:
{
 80061c6:	b480      	push	{r7}
 80061c8:	b083      	sub	sp, #12
 80061ca:	af00      	add	r7, sp, #0
 80061cc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80061ce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061d6:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80061da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	4313      	orrs	r3, r2
 80061e2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80061e6:	bf00      	nop
 80061e8:	370c      	adds	r7, #12
 80061ea:	46bd      	mov	sp, r7
 80061ec:	bc80      	pop	{r7}
 80061ee:	4770      	bx	lr

080061f0 <LL_RCC_SetRTCClockSource>:
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 80061f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006200:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006204:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	4313      	orrs	r3, r2
 800620c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006210:	bf00      	nop
 8006212:	370c      	adds	r7, #12
 8006214:	46bd      	mov	sp, r7
 8006216:	bc80      	pop	{r7}
 8006218:	4770      	bx	lr

0800621a <LL_RCC_GetRTCClockSource>:
{
 800621a:	b480      	push	{r7}
 800621c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800621e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006222:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006226:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 800622a:	4618      	mov	r0, r3
 800622c:	46bd      	mov	sp, r7
 800622e:	bc80      	pop	{r7}
 8006230:	4770      	bx	lr

08006232 <LL_RCC_ForceBackupDomainReset>:
{
 8006232:	b480      	push	{r7}
 8006234:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006236:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800623a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800623e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006242:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006246:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800624a:	bf00      	nop
 800624c:	46bd      	mov	sp, r7
 800624e:	bc80      	pop	{r7}
 8006250:	4770      	bx	lr

08006252 <LL_RCC_ReleaseBackupDomainReset>:
{
 8006252:	b480      	push	{r7}
 8006254:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006256:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800625a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800625e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006262:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006266:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800626a:	bf00      	nop
 800626c:	46bd      	mov	sp, r7
 800626e:	bc80      	pop	{r7}
 8006270:	4770      	bx	lr
	...

08006274 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b086      	sub	sp, #24
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 800627c:	2300      	movs	r3, #0
 800627e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8006280:	2300      	movs	r3, #0
 8006282:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006284:	2300      	movs	r3, #0
 8006286:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006290:	2b00      	cmp	r3, #0
 8006292:	d058      	beq.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8006294:	f7fe fd1c 	bl	8004cd0 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006298:	f7fb ffb6 	bl	8002208 <HAL_GetTick>
 800629c:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 800629e:	e009      	b.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80062a0:	f7fb ffb2 	bl	8002208 <HAL_GetTick>
 80062a4:	4602      	mov	r2, r0
 80062a6:	68fb      	ldr	r3, [r7, #12]
 80062a8:	1ad3      	subs	r3, r2, r3
 80062aa:	2b02      	cmp	r3, #2
 80062ac:	d902      	bls.n	80062b4 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80062ae:	2303      	movs	r3, #3
 80062b0:	74fb      	strb	r3, [r7, #19]
        break;
 80062b2:	e006      	b.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80062b4:	4b7b      	ldr	r3, [pc, #492]	; (80064a4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062bc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80062c0:	d1ee      	bne.n	80062a0 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80062c2:	7cfb      	ldrb	r3, [r7, #19]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d13c      	bne.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80062c8:	f7ff ffa7 	bl	800621a <LL_RCC_GetRTCClockSource>
 80062cc:	4602      	mov	r2, r0
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80062d2:	429a      	cmp	r2, r3
 80062d4:	d00f      	beq.n	80062f6 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80062d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80062da:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80062de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80062e2:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80062e4:	f7ff ffa5 	bl	8006232 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 80062e8:	f7ff ffb3 	bl	8006252 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80062ec:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 80062f6:	697b      	ldr	r3, [r7, #20]
 80062f8:	f003 0302 	and.w	r3, r3, #2
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d014      	beq.n	800632a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006300:	f7fb ff82 	bl	8002208 <HAL_GetTick>
 8006304:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8006306:	e00b      	b.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006308:	f7fb ff7e 	bl	8002208 <HAL_GetTick>
 800630c:	4602      	mov	r2, r0
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	1ad3      	subs	r3, r2, r3
 8006312:	f241 3288 	movw	r2, #5000	; 0x1388
 8006316:	4293      	cmp	r3, r2
 8006318:	d902      	bls.n	8006320 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 800631a:	2303      	movs	r3, #3
 800631c:	74fb      	strb	r3, [r7, #19]
            break;
 800631e:	e004      	b.n	800632a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8006320:	f7ff feb4 	bl	800608c <LL_RCC_LSE_IsReady>
 8006324:	4603      	mov	r3, r0
 8006326:	2b01      	cmp	r3, #1
 8006328:	d1ee      	bne.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 800632a:	7cfb      	ldrb	r3, [r7, #19]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d105      	bne.n	800633c <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006334:	4618      	mov	r0, r3
 8006336:	f7ff ff5b 	bl	80061f0 <LL_RCC_SetRTCClockSource>
 800633a:	e004      	b.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800633c:	7cfb      	ldrb	r3, [r7, #19]
 800633e:	74bb      	strb	r3, [r7, #18]
 8006340:	e001      	b.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006342:	7cfb      	ldrb	r3, [r7, #19]
 8006344:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f003 0301 	and.w	r3, r3, #1
 800634e:	2b00      	cmp	r3, #0
 8006350:	d004      	beq.n	800635c <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	685b      	ldr	r3, [r3, #4]
 8006356:	4618      	mov	r0, r3
 8006358:	f7ff fea9 	bl	80060ae <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f003 0302 	and.w	r3, r3, #2
 8006364:	2b00      	cmp	r3, #0
 8006366:	d004      	beq.n	8006372 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	689b      	ldr	r3, [r3, #8]
 800636c:	4618      	mov	r0, r3
 800636e:	f7ff fe9e 	bl	80060ae <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f003 0320 	and.w	r3, r3, #32
 800637a:	2b00      	cmp	r3, #0
 800637c:	d004      	beq.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	691b      	ldr	r3, [r3, #16]
 8006382:	4618      	mov	r0, r3
 8006384:	f7ff fec0 	bl	8006108 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006390:	2b00      	cmp	r3, #0
 8006392:	d004      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6a1b      	ldr	r3, [r3, #32]
 8006398:	4618      	mov	r0, r3
 800639a:	f7ff fee6 	bl	800616a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d004      	beq.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80063ae:	4618      	mov	r0, r3
 80063b0:	f7ff fedb 	bl	800616a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d004      	beq.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c4:	4618      	mov	r0, r3
 80063c6:	f7ff fed0 	bl	800616a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d004      	beq.n	80063e0 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	695b      	ldr	r3, [r3, #20]
 80063da:	4618      	mov	r0, r3
 80063dc:	f7ff fea9 	bl	8006132 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d004      	beq.n	80063f6 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	699b      	ldr	r3, [r3, #24]
 80063f0:	4618      	mov	r0, r3
 80063f2:	f7ff fe9e 	bl	8006132 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d004      	beq.n	800640c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	69db      	ldr	r3, [r3, #28]
 8006406:	4618      	mov	r0, r3
 8006408:	f7ff fe93 	bl	8006132 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f003 0310 	and.w	r3, r3, #16
 8006414:	2b00      	cmp	r3, #0
 8006416:	d011      	beq.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	68db      	ldr	r3, [r3, #12]
 800641c:	4618      	mov	r0, r3
 800641e:	f7ff fe5e 	bl	80060de <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	68db      	ldr	r3, [r3, #12]
 8006426:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800642a:	d107      	bne.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 800642c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006436:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800643a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006444:	2b00      	cmp	r3, #0
 8006446:	d010      	beq.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800644c:	4618      	mov	r0, r3
 800644e:	f7ff fea5 	bl	800619c <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006456:	2b00      	cmp	r3, #0
 8006458:	d107      	bne.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800645a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006464:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006468:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006472:	2b00      	cmp	r3, #0
 8006474:	d011      	beq.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800647a:	4618      	mov	r0, r3
 800647c:	f7ff fea3 	bl	80061c6 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006484:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006488:	d107      	bne.n	800649a <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800648a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006494:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006498:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800649a:	7cbb      	ldrb	r3, [r7, #18]
}
 800649c:	4618      	mov	r0, r3
 800649e:	3718      	adds	r7, #24
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}
 80064a4:	58000400 	.word	0x58000400

080064a8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b084      	sub	sp, #16
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80064b0:	2301      	movs	r3, #1
 80064b2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d068      	beq.n	800658c <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d106      	bne.n	80064d4 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2200      	movs	r2, #0
 80064ca:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80064ce:	6878      	ldr	r0, [r7, #4]
 80064d0:	f7fb fc10 	bl	8001cf4 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	2202      	movs	r2, #2
 80064d8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80064dc:	4b2e      	ldr	r3, [pc, #184]	; (8006598 <HAL_RTC_Init+0xf0>)
 80064de:	22ca      	movs	r2, #202	; 0xca
 80064e0:	625a      	str	r2, [r3, #36]	; 0x24
 80064e2:	4b2d      	ldr	r3, [pc, #180]	; (8006598 <HAL_RTC_Init+0xf0>)
 80064e4:	2253      	movs	r2, #83	; 0x53
 80064e6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 80064e8:	6878      	ldr	r0, [r7, #4]
 80064ea:	f000 f9fb 	bl	80068e4 <RTC_EnterInitMode>
 80064ee:	4603      	mov	r3, r0
 80064f0:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 80064f2:	7bfb      	ldrb	r3, [r7, #15]
 80064f4:	2b00      	cmp	r3, #0
 80064f6:	d13f      	bne.n	8006578 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 80064f8:	4b27      	ldr	r3, [pc, #156]	; (8006598 <HAL_RTC_Init+0xf0>)
 80064fa:	699b      	ldr	r3, [r3, #24]
 80064fc:	4a26      	ldr	r2, [pc, #152]	; (8006598 <HAL_RTC_Init+0xf0>)
 80064fe:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 8006502:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006506:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8006508:	4b23      	ldr	r3, [pc, #140]	; (8006598 <HAL_RTC_Init+0xf0>)
 800650a:	699a      	ldr	r2, [r3, #24]
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	6859      	ldr	r1, [r3, #4]
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	691b      	ldr	r3, [r3, #16]
 8006514:	4319      	orrs	r1, r3
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	699b      	ldr	r3, [r3, #24]
 800651a:	430b      	orrs	r3, r1
 800651c:	491e      	ldr	r1, [pc, #120]	; (8006598 <HAL_RTC_Init+0xf0>)
 800651e:	4313      	orrs	r3, r2
 8006520:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	68da      	ldr	r2, [r3, #12]
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	689b      	ldr	r3, [r3, #8]
 800652a:	041b      	lsls	r3, r3, #16
 800652c:	491a      	ldr	r1, [pc, #104]	; (8006598 <HAL_RTC_Init+0xf0>)
 800652e:	4313      	orrs	r3, r2
 8006530:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8006532:	4b19      	ldr	r3, [pc, #100]	; (8006598 <HAL_RTC_Init+0xf0>)
 8006534:	68db      	ldr	r3, [r3, #12]
 8006536:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006542:	430b      	orrs	r3, r1
 8006544:	4914      	ldr	r1, [pc, #80]	; (8006598 <HAL_RTC_Init+0xf0>)
 8006546:	4313      	orrs	r3, r2
 8006548:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f000 f9fe 	bl	800694c <RTC_ExitInitMode>
 8006550:	4603      	mov	r3, r0
 8006552:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8006554:	7bfb      	ldrb	r3, [r7, #15]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d10e      	bne.n	8006578 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 800655a:	4b0f      	ldr	r3, [pc, #60]	; (8006598 <HAL_RTC_Init+0xf0>)
 800655c:	699b      	ldr	r3, [r3, #24]
 800655e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a19      	ldr	r1, [r3, #32]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	69db      	ldr	r3, [r3, #28]
 800656a:	4319      	orrs	r1, r3
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	695b      	ldr	r3, [r3, #20]
 8006570:	430b      	orrs	r3, r1
 8006572:	4909      	ldr	r1, [pc, #36]	; (8006598 <HAL_RTC_Init+0xf0>)
 8006574:	4313      	orrs	r3, r2
 8006576:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006578:	4b07      	ldr	r3, [pc, #28]	; (8006598 <HAL_RTC_Init+0xf0>)
 800657a:	22ff      	movs	r2, #255	; 0xff
 800657c:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 800657e:	7bfb      	ldrb	r3, [r7, #15]
 8006580:	2b00      	cmp	r3, #0
 8006582:	d103      	bne.n	800658c <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	2201      	movs	r2, #1
 8006588:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 800658c:	7bfb      	ldrb	r3, [r7, #15]
}
 800658e:	4618      	mov	r0, r3
 8006590:	3710      	adds	r7, #16
 8006592:	46bd      	mov	sp, r7
 8006594:	bd80      	pop	{r7, pc}
 8006596:	bf00      	nop
 8006598:	40002800 	.word	0x40002800

0800659c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800659c:	b590      	push	{r4, r7, lr}
 800659e:	b087      	sub	sp, #28
 80065a0:	af00      	add	r7, sp, #0
 80065a2:	60f8      	str	r0, [r7, #12]
 80065a4:	60b9      	str	r1, [r7, #8]
 80065a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80065a8:	2300      	movs	r3, #0
 80065aa:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80065ac:	68fb      	ldr	r3, [r7, #12]
 80065ae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80065b2:	2b01      	cmp	r3, #1
 80065b4:	d101      	bne.n	80065ba <HAL_RTC_SetAlarm_IT+0x1e>
 80065b6:	2302      	movs	r3, #2
 80065b8:	e0e5      	b.n	8006786 <HAL_RTC_SetAlarm_IT+0x1ea>
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	2201      	movs	r2, #1
 80065be:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2202      	movs	r2, #2
 80065c6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 80065ca:	4b71      	ldr	r3, [pc, #452]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80065cc:	68db      	ldr	r3, [r3, #12]
 80065ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80065d2:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80065da:	d05c      	beq.n	8006696 <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d136      	bne.n	8006650 <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80065e2:	4b6b      	ldr	r3, [pc, #428]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80065e4:	699b      	ldr	r3, [r3, #24]
 80065e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065ea:	2b00      	cmp	r3, #0
 80065ec:	d102      	bne.n	80065f4 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 80065ee:	68bb      	ldr	r3, [r7, #8]
 80065f0:	2200      	movs	r2, #0
 80065f2:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80065f4:	68bb      	ldr	r3, [r7, #8]
 80065f6:	781b      	ldrb	r3, [r3, #0]
 80065f8:	4618      	mov	r0, r3
 80065fa:	f000 f9e5 	bl	80069c8 <RTC_ByteToBcd2>
 80065fe:	4603      	mov	r3, r0
 8006600:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006602:	68bb      	ldr	r3, [r7, #8]
 8006604:	785b      	ldrb	r3, [r3, #1]
 8006606:	4618      	mov	r0, r3
 8006608:	f000 f9de 	bl	80069c8 <RTC_ByteToBcd2>
 800660c:	4603      	mov	r3, r0
 800660e:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006610:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006612:	68bb      	ldr	r3, [r7, #8]
 8006614:	789b      	ldrb	r3, [r3, #2]
 8006616:	4618      	mov	r0, r3
 8006618:	f000 f9d6 	bl	80069c8 <RTC_ByteToBcd2>
 800661c:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800661e:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	78db      	ldrb	r3, [r3, #3]
 8006626:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006628:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800662c:	68bb      	ldr	r3, [r7, #8]
 800662e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006632:	4618      	mov	r0, r3
 8006634:	f000 f9c8 	bl	80069c8 <RTC_ByteToBcd2>
 8006638:	4603      	mov	r3, r0
 800663a:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800663c:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006640:	68bb      	ldr	r3, [r7, #8]
 8006642:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006644:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800664a:	4313      	orrs	r3, r2
 800664c:	617b      	str	r3, [r7, #20]
 800664e:	e022      	b.n	8006696 <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006650:	4b4f      	ldr	r3, [pc, #316]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006652:	699b      	ldr	r3, [r3, #24]
 8006654:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006658:	2b00      	cmp	r3, #0
 800665a:	d102      	bne.n	8006662 <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800665c:	68bb      	ldr	r3, [r7, #8]
 800665e:	2200      	movs	r2, #0
 8006660:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006662:	68bb      	ldr	r3, [r7, #8]
 8006664:	781b      	ldrb	r3, [r3, #0]
 8006666:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006668:	68bb      	ldr	r3, [r7, #8]
 800666a:	785b      	ldrb	r3, [r3, #1]
 800666c:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800666e:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006670:	68ba      	ldr	r2, [r7, #8]
 8006672:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006674:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006676:	68bb      	ldr	r3, [r7, #8]
 8006678:	78db      	ldrb	r3, [r3, #3]
 800667a:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800667c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006684:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006686:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006688:	68bb      	ldr	r3, [r7, #8]
 800668a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800668c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800668e:	68bb      	ldr	r3, [r7, #8]
 8006690:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006692:	4313      	orrs	r3, r2
 8006694:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006696:	4b3e      	ldr	r3, [pc, #248]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006698:	22ca      	movs	r2, #202	; 0xca
 800669a:	625a      	str	r2, [r3, #36]	; 0x24
 800669c:	4b3c      	ldr	r3, [pc, #240]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800669e:	2253      	movs	r2, #83	; 0x53
 80066a0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80066a2:	68bb      	ldr	r3, [r7, #8]
 80066a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066aa:	d12c      	bne.n	8006706 <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80066ac:	4b38      	ldr	r3, [pc, #224]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80066ae:	699b      	ldr	r3, [r3, #24]
 80066b0:	4a37      	ldr	r2, [pc, #220]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80066b2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80066b6:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80066b8:	4b35      	ldr	r3, [pc, #212]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80066ba:	2201      	movs	r2, #1
 80066bc:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80066be:	693b      	ldr	r3, [r7, #16]
 80066c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066c4:	d107      	bne.n	80066d6 <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80066c6:	68bb      	ldr	r3, [r7, #8]
 80066c8:	699a      	ldr	r2, [r3, #24]
 80066ca:	68bb      	ldr	r3, [r7, #8]
 80066cc:	69db      	ldr	r3, [r3, #28]
 80066ce:	4930      	ldr	r1, [pc, #192]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80066d0:	4313      	orrs	r3, r2
 80066d2:	644b      	str	r3, [r1, #68]	; 0x44
 80066d4:	e006      	b.n	80066e4 <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 80066d6:	4a2e      	ldr	r2, [pc, #184]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80066d8:	697b      	ldr	r3, [r7, #20]
 80066da:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80066dc:	4a2c      	ldr	r2, [pc, #176]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	699b      	ldr	r3, [r3, #24]
 80066e2:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80066e4:	4a2a      	ldr	r2, [pc, #168]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	685b      	ldr	r3, [r3, #4]
 80066ea:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066f0:	f043 0201 	orr.w	r2, r3, #1
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80066f8:	4b25      	ldr	r3, [pc, #148]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80066fa:	699b      	ldr	r3, [r3, #24]
 80066fc:	4a24      	ldr	r2, [pc, #144]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80066fe:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 8006702:	6193      	str	r3, [r2, #24]
 8006704:	e02b      	b.n	800675e <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006706:	4b22      	ldr	r3, [pc, #136]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006708:	699b      	ldr	r3, [r3, #24]
 800670a:	4a21      	ldr	r2, [pc, #132]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800670c:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8006710:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006712:	4b1f      	ldr	r3, [pc, #124]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006714:	2202      	movs	r2, #2
 8006716:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8006718:	693b      	ldr	r3, [r7, #16]
 800671a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800671e:	d107      	bne.n	8006730 <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8006720:	68bb      	ldr	r3, [r7, #8]
 8006722:	699a      	ldr	r2, [r3, #24]
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	69db      	ldr	r3, [r3, #28]
 8006728:	4919      	ldr	r1, [pc, #100]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800672a:	4313      	orrs	r3, r2
 800672c:	64cb      	str	r3, [r1, #76]	; 0x4c
 800672e:	e006      	b.n	800673e <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8006730:	4a17      	ldr	r2, [pc, #92]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006732:	697b      	ldr	r3, [r7, #20]
 8006734:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8006736:	4a16      	ldr	r2, [pc, #88]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	699b      	ldr	r3, [r3, #24]
 800673c:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800673e:	4a14      	ldr	r2, [pc, #80]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	685b      	ldr	r3, [r3, #4]
 8006744:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800674a:	f043 0202 	orr.w	r2, r3, #2
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006752:	4b0f      	ldr	r3, [pc, #60]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006754:	699b      	ldr	r3, [r3, #24]
 8006756:	4a0e      	ldr	r2, [pc, #56]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006758:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 800675c:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800675e:	4b0d      	ldr	r3, [pc, #52]	; (8006794 <HAL_RTC_SetAlarm_IT+0x1f8>)
 8006760:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006764:	4a0b      	ldr	r2, [pc, #44]	; (8006794 <HAL_RTC_SetAlarm_IT+0x1f8>)
 8006766:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800676a:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800676e:	4b08      	ldr	r3, [pc, #32]	; (8006790 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8006770:	22ff      	movs	r2, #255	; 0xff
 8006772:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006774:	68fb      	ldr	r3, [r7, #12]
 8006776:	2201      	movs	r2, #1
 8006778:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800677c:	68fb      	ldr	r3, [r7, #12]
 800677e:	2200      	movs	r2, #0
 8006780:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006784:	2300      	movs	r3, #0
}
 8006786:	4618      	mov	r0, r3
 8006788:	371c      	adds	r7, #28
 800678a:	46bd      	mov	sp, r7
 800678c:	bd90      	pop	{r4, r7, pc}
 800678e:	bf00      	nop
 8006790:	40002800 	.word	0x40002800
 8006794:	58000800 	.word	0x58000800

08006798 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8006798:	b480      	push	{r7}
 800679a:	b083      	sub	sp, #12
 800679c:	af00      	add	r7, sp, #0
 800679e:	6078      	str	r0, [r7, #4]
 80067a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80067a8:	2b01      	cmp	r3, #1
 80067aa:	d101      	bne.n	80067b0 <HAL_RTC_DeactivateAlarm+0x18>
 80067ac:	2302      	movs	r3, #2
 80067ae:	e042      	b.n	8006836 <HAL_RTC_DeactivateAlarm+0x9e>
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2201      	movs	r2, #1
 80067b4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	2202      	movs	r2, #2
 80067bc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80067c0:	4b1f      	ldr	r3, [pc, #124]	; (8006840 <HAL_RTC_DeactivateAlarm+0xa8>)
 80067c2:	22ca      	movs	r2, #202	; 0xca
 80067c4:	625a      	str	r2, [r3, #36]	; 0x24
 80067c6:	4b1e      	ldr	r3, [pc, #120]	; (8006840 <HAL_RTC_DeactivateAlarm+0xa8>)
 80067c8:	2253      	movs	r2, #83	; 0x53
 80067ca:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 80067cc:	683b      	ldr	r3, [r7, #0]
 80067ce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80067d2:	d112      	bne.n	80067fa <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80067d4:	4b1a      	ldr	r3, [pc, #104]	; (8006840 <HAL_RTC_DeactivateAlarm+0xa8>)
 80067d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80067d8:	4a19      	ldr	r2, [pc, #100]	; (8006840 <HAL_RTC_DeactivateAlarm+0xa8>)
 80067da:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80067de:	6453      	str	r3, [r2, #68]	; 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80067e0:	4b17      	ldr	r3, [pc, #92]	; (8006840 <HAL_RTC_DeactivateAlarm+0xa8>)
 80067e2:	699b      	ldr	r3, [r3, #24]
 80067e4:	4a16      	ldr	r2, [pc, #88]	; (8006840 <HAL_RTC_DeactivateAlarm+0xa8>)
 80067e6:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80067ea:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80067f0:	f023 0201 	bic.w	r2, r3, #1
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	631a      	str	r2, [r3, #48]	; 0x30
 80067f8:	e011      	b.n	800681e <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80067fa:	4b11      	ldr	r3, [pc, #68]	; (8006840 <HAL_RTC_DeactivateAlarm+0xa8>)
 80067fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80067fe:	4a10      	ldr	r2, [pc, #64]	; (8006840 <HAL_RTC_DeactivateAlarm+0xa8>)
 8006800:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006804:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8006806:	4b0e      	ldr	r3, [pc, #56]	; (8006840 <HAL_RTC_DeactivateAlarm+0xa8>)
 8006808:	699b      	ldr	r3, [r3, #24]
 800680a:	4a0d      	ldr	r2, [pc, #52]	; (8006840 <HAL_RTC_DeactivateAlarm+0xa8>)
 800680c:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8006810:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006816:	f023 0202 	bic.w	r2, r3, #2
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800681e:	4b08      	ldr	r3, [pc, #32]	; (8006840 <HAL_RTC_DeactivateAlarm+0xa8>)
 8006820:	22ff      	movs	r2, #255	; 0xff
 8006822:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	2201      	movs	r2, #1
 8006828:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	2200      	movs	r2, #0
 8006830:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006834:	2300      	movs	r3, #0
}
 8006836:	4618      	mov	r0, r3
 8006838:	370c      	adds	r7, #12
 800683a:	46bd      	mov	sp, r7
 800683c:	bc80      	pop	{r7}
 800683e:	4770      	bx	lr
 8006840:	40002800 	.word	0x40002800

08006844 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006844:	b580      	push	{r7, lr}
 8006846:	b084      	sub	sp, #16
 8006848:	af00      	add	r7, sp, #0
 800684a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 800684c:	4b11      	ldr	r3, [pc, #68]	; (8006894 <HAL_RTC_AlarmIRQHandler+0x50>)
 800684e:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006854:	4013      	ands	r3, r2
 8006856:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	f003 0301 	and.w	r3, r3, #1
 800685e:	2b00      	cmp	r3, #0
 8006860:	d005      	beq.n	800686e <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8006862:	4b0c      	ldr	r3, [pc, #48]	; (8006894 <HAL_RTC_AlarmIRQHandler+0x50>)
 8006864:	2201      	movs	r2, #1
 8006866:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f7fb fe87 	bl	800257c <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	f003 0302 	and.w	r3, r3, #2
 8006874:	2b00      	cmp	r3, #0
 8006876:	d005      	beq.n	8006884 <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8006878:	4b06      	ldr	r3, [pc, #24]	; (8006894 <HAL_RTC_AlarmIRQHandler+0x50>)
 800687a:	2202      	movs	r2, #2
 800687c:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800687e:	6878      	ldr	r0, [r7, #4]
 8006880:	f000 f94a 	bl	8006b18 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2201      	movs	r2, #1
 8006888:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800688c:	bf00      	nop
 800688e:	3710      	adds	r7, #16
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}
 8006894:	40002800 	.word	0x40002800

08006898 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b084      	sub	sp, #16
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 80068a0:	4b0f      	ldr	r3, [pc, #60]	; (80068e0 <HAL_RTC_WaitForSynchro+0x48>)
 80068a2:	68db      	ldr	r3, [r3, #12]
 80068a4:	4a0e      	ldr	r2, [pc, #56]	; (80068e0 <HAL_RTC_WaitForSynchro+0x48>)
 80068a6:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 80068aa:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80068ac:	f7fb fcac 	bl	8002208 <HAL_GetTick>
 80068b0:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80068b2:	e009      	b.n	80068c8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80068b4:	f7fb fca8 	bl	8002208 <HAL_GetTick>
 80068b8:	4602      	mov	r2, r0
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	1ad3      	subs	r3, r2, r3
 80068be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80068c2:	d901      	bls.n	80068c8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80068c4:	2303      	movs	r3, #3
 80068c6:	e006      	b.n	80068d6 <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80068c8:	4b05      	ldr	r3, [pc, #20]	; (80068e0 <HAL_RTC_WaitForSynchro+0x48>)
 80068ca:	68db      	ldr	r3, [r3, #12]
 80068cc:	f003 0320 	and.w	r3, r3, #32
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d0ef      	beq.n	80068b4 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80068d4:	2300      	movs	r3, #0
}
 80068d6:	4618      	mov	r0, r3
 80068d8:	3710      	adds	r7, #16
 80068da:	46bd      	mov	sp, r7
 80068dc:	bd80      	pop	{r7, pc}
 80068de:	bf00      	nop
 80068e0:	40002800 	.word	0x40002800

080068e4 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b084      	sub	sp, #16
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80068ec:	2300      	movs	r3, #0
 80068ee:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80068f0:	4b15      	ldr	r3, [pc, #84]	; (8006948 <RTC_EnterInitMode+0x64>)
 80068f2:	68db      	ldr	r3, [r3, #12]
 80068f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d120      	bne.n	800693e <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80068fc:	4b12      	ldr	r3, [pc, #72]	; (8006948 <RTC_EnterInitMode+0x64>)
 80068fe:	68db      	ldr	r3, [r3, #12]
 8006900:	4a11      	ldr	r2, [pc, #68]	; (8006948 <RTC_EnterInitMode+0x64>)
 8006902:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006906:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8006908:	f7fb fc7e 	bl	8002208 <HAL_GetTick>
 800690c:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800690e:	e00d      	b.n	800692c <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8006910:	f7fb fc7a 	bl	8002208 <HAL_GetTick>
 8006914:	4602      	mov	r2, r0
 8006916:	68bb      	ldr	r3, [r7, #8]
 8006918:	1ad3      	subs	r3, r2, r3
 800691a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800691e:	d905      	bls.n	800692c <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8006920:	2303      	movs	r3, #3
 8006922:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2203      	movs	r2, #3
 8006928:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800692c:	4b06      	ldr	r3, [pc, #24]	; (8006948 <RTC_EnterInitMode+0x64>)
 800692e:	68db      	ldr	r3, [r3, #12]
 8006930:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006934:	2b00      	cmp	r3, #0
 8006936:	d102      	bne.n	800693e <RTC_EnterInitMode+0x5a>
 8006938:	7bfb      	ldrb	r3, [r7, #15]
 800693a:	2b03      	cmp	r3, #3
 800693c:	d1e8      	bne.n	8006910 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800693e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006940:	4618      	mov	r0, r3
 8006942:	3710      	adds	r7, #16
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}
 8006948:	40002800 	.word	0x40002800

0800694c <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800694c:	b580      	push	{r7, lr}
 800694e:	b084      	sub	sp, #16
 8006950:	af00      	add	r7, sp, #0
 8006952:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006954:	2300      	movs	r3, #0
 8006956:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8006958:	4b1a      	ldr	r3, [pc, #104]	; (80069c4 <RTC_ExitInitMode+0x78>)
 800695a:	68db      	ldr	r3, [r3, #12]
 800695c:	4a19      	ldr	r2, [pc, #100]	; (80069c4 <RTC_ExitInitMode+0x78>)
 800695e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006962:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8006964:	4b17      	ldr	r3, [pc, #92]	; (80069c4 <RTC_ExitInitMode+0x78>)
 8006966:	699b      	ldr	r3, [r3, #24]
 8006968:	f003 0320 	and.w	r3, r3, #32
 800696c:	2b00      	cmp	r3, #0
 800696e:	d10c      	bne.n	800698a <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006970:	6878      	ldr	r0, [r7, #4]
 8006972:	f7ff ff91 	bl	8006898 <HAL_RTC_WaitForSynchro>
 8006976:	4603      	mov	r3, r0
 8006978:	2b00      	cmp	r3, #0
 800697a:	d01e      	beq.n	80069ba <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	2203      	movs	r2, #3
 8006980:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 8006984:	2303      	movs	r3, #3
 8006986:	73fb      	strb	r3, [r7, #15]
 8006988:	e017      	b.n	80069ba <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800698a:	4b0e      	ldr	r3, [pc, #56]	; (80069c4 <RTC_ExitInitMode+0x78>)
 800698c:	699b      	ldr	r3, [r3, #24]
 800698e:	4a0d      	ldr	r2, [pc, #52]	; (80069c4 <RTC_ExitInitMode+0x78>)
 8006990:	f023 0320 	bic.w	r3, r3, #32
 8006994:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006996:	6878      	ldr	r0, [r7, #4]
 8006998:	f7ff ff7e 	bl	8006898 <HAL_RTC_WaitForSynchro>
 800699c:	4603      	mov	r3, r0
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d005      	beq.n	80069ae <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2203      	movs	r2, #3
 80069a6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 80069aa:	2303      	movs	r3, #3
 80069ac:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80069ae:	4b05      	ldr	r3, [pc, #20]	; (80069c4 <RTC_ExitInitMode+0x78>)
 80069b0:	699b      	ldr	r3, [r3, #24]
 80069b2:	4a04      	ldr	r2, [pc, #16]	; (80069c4 <RTC_ExitInitMode+0x78>)
 80069b4:	f043 0320 	orr.w	r3, r3, #32
 80069b8:	6193      	str	r3, [r2, #24]
  }

  return status;
 80069ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80069bc:	4618      	mov	r0, r3
 80069be:	3710      	adds	r7, #16
 80069c0:	46bd      	mov	sp, r7
 80069c2:	bd80      	pop	{r7, pc}
 80069c4:	40002800 	.word	0x40002800

080069c8 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80069c8:	b480      	push	{r7}
 80069ca:	b085      	sub	sp, #20
 80069cc:	af00      	add	r7, sp, #0
 80069ce:	4603      	mov	r3, r0
 80069d0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80069d2:	2300      	movs	r3, #0
 80069d4:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80069d6:	79fb      	ldrb	r3, [r7, #7]
 80069d8:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 80069da:	e005      	b.n	80069e8 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	3301      	adds	r3, #1
 80069e0:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 80069e2:	7afb      	ldrb	r3, [r7, #11]
 80069e4:	3b0a      	subs	r3, #10
 80069e6:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 80069e8:	7afb      	ldrb	r3, [r7, #11]
 80069ea:	2b09      	cmp	r3, #9
 80069ec:	d8f6      	bhi.n	80069dc <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	b2db      	uxtb	r3, r3
 80069f2:	011b      	lsls	r3, r3, #4
 80069f4:	b2da      	uxtb	r2, r3
 80069f6:	7afb      	ldrb	r3, [r7, #11]
 80069f8:	4313      	orrs	r3, r2
 80069fa:	b2db      	uxtb	r3, r3
}
 80069fc:	4618      	mov	r0, r3
 80069fe:	3714      	adds	r7, #20
 8006a00:	46bd      	mov	sp, r7
 8006a02:	bc80      	pop	{r7}
 8006a04:	4770      	bx	lr
	...

08006a08 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8006a08:	b480      	push	{r7}
 8006a0a:	b083      	sub	sp, #12
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006a16:	2b01      	cmp	r3, #1
 8006a18:	d101      	bne.n	8006a1e <HAL_RTCEx_EnableBypassShadow+0x16>
 8006a1a:	2302      	movs	r3, #2
 8006a1c:	e01f      	b.n	8006a5e <HAL_RTCEx_EnableBypassShadow+0x56>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2201      	movs	r2, #1
 8006a22:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2202      	movs	r2, #2
 8006a2a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006a2e:	4b0e      	ldr	r3, [pc, #56]	; (8006a68 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006a30:	22ca      	movs	r2, #202	; 0xca
 8006a32:	625a      	str	r2, [r3, #36]	; 0x24
 8006a34:	4b0c      	ldr	r3, [pc, #48]	; (8006a68 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006a36:	2253      	movs	r2, #83	; 0x53
 8006a38:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006a3a:	4b0b      	ldr	r3, [pc, #44]	; (8006a68 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006a3c:	699b      	ldr	r3, [r3, #24]
 8006a3e:	4a0a      	ldr	r2, [pc, #40]	; (8006a68 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006a40:	f043 0320 	orr.w	r3, r3, #32
 8006a44:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006a46:	4b08      	ldr	r3, [pc, #32]	; (8006a68 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8006a48:	22ff      	movs	r2, #255	; 0xff
 8006a4a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006a5c:	2300      	movs	r3, #0
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	370c      	adds	r7, #12
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bc80      	pop	{r7}
 8006a66:	4770      	bx	lr
 8006a68:	40002800 	.word	0x40002800

08006a6c <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8006a6c:	b480      	push	{r7}
 8006a6e:	b083      	sub	sp, #12
 8006a70:	af00      	add	r7, sp, #0
 8006a72:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8006a7a:	2b01      	cmp	r3, #1
 8006a7c:	d101      	bne.n	8006a82 <HAL_RTCEx_SetSSRU_IT+0x16>
 8006a7e:	2302      	movs	r3, #2
 8006a80:	e027      	b.n	8006ad2 <HAL_RTCEx_SetSSRU_IT+0x66>
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2201      	movs	r2, #1
 8006a86:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2202      	movs	r2, #2
 8006a8e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006a92:	4b12      	ldr	r3, [pc, #72]	; (8006adc <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006a94:	22ca      	movs	r2, #202	; 0xca
 8006a96:	625a      	str	r2, [r3, #36]	; 0x24
 8006a98:	4b10      	ldr	r3, [pc, #64]	; (8006adc <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006a9a:	2253      	movs	r2, #83	; 0x53
 8006a9c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8006a9e:	4b0f      	ldr	r3, [pc, #60]	; (8006adc <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006aa0:	699b      	ldr	r3, [r3, #24]
 8006aa2:	4a0e      	ldr	r2, [pc, #56]	; (8006adc <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006aa4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006aa8:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8006aaa:	4b0d      	ldr	r3, [pc, #52]	; (8006ae0 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8006aac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006ab0:	4a0b      	ldr	r2, [pc, #44]	; (8006ae0 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8006ab2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006ab6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006aba:	4b08      	ldr	r3, [pc, #32]	; (8006adc <HAL_RTCEx_SetSSRU_IT+0x70>)
 8006abc:	22ff      	movs	r2, #255	; 0xff
 8006abe:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2200      	movs	r2, #0
 8006acc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8006ad0:	2300      	movs	r3, #0
}
 8006ad2:	4618      	mov	r0, r3
 8006ad4:	370c      	adds	r7, #12
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bc80      	pop	{r7}
 8006ada:	4770      	bx	lr
 8006adc:	40002800 	.word	0x40002800
 8006ae0:	58000800 	.word	0x58000800

08006ae4 <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b082      	sub	sp, #8
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8006aec:	4b09      	ldr	r3, [pc, #36]	; (8006b14 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8006aee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006af0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006af4:	2b00      	cmp	r3, #0
 8006af6:	d005      	beq.n	8006b04 <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8006af8:	4b06      	ldr	r3, [pc, #24]	; (8006b14 <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8006afa:	2240      	movs	r2, #64	; 0x40
 8006afc:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8006afe:	6878      	ldr	r0, [r7, #4]
 8006b00:	f7fb fd46 	bl	8002590 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	2201      	movs	r2, #1
 8006b08:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8006b0c:	bf00      	nop
 8006b0e:	3708      	adds	r7, #8
 8006b10:	46bd      	mov	sp, r7
 8006b12:	bd80      	pop	{r7, pc}
 8006b14:	40002800 	.word	0x40002800

08006b18 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8006b18:	b480      	push	{r7}
 8006b1a:	b083      	sub	sp, #12
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8006b20:	bf00      	nop
 8006b22:	370c      	adds	r7, #12
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bc80      	pop	{r7}
 8006b28:	4770      	bx	lr
	...

08006b2c <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8006b2c:	b480      	push	{r7}
 8006b2e:	b087      	sub	sp, #28
 8006b30:	af00      	add	r7, sp, #0
 8006b32:	60f8      	str	r0, [r7, #12]
 8006b34:	60b9      	str	r1, [r7, #8]
 8006b36:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8006b38:	4b07      	ldr	r3, [pc, #28]	; (8006b58 <HAL_RTCEx_BKUPWrite+0x2c>)
 8006b3a:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	009b      	lsls	r3, r3, #2
 8006b40:	697a      	ldr	r2, [r7, #20]
 8006b42:	4413      	add	r3, r2
 8006b44:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8006b46:	697b      	ldr	r3, [r7, #20]
 8006b48:	687a      	ldr	r2, [r7, #4]
 8006b4a:	601a      	str	r2, [r3, #0]
}
 8006b4c:	bf00      	nop
 8006b4e:	371c      	adds	r7, #28
 8006b50:	46bd      	mov	sp, r7
 8006b52:	bc80      	pop	{r7}
 8006b54:	4770      	bx	lr
 8006b56:	bf00      	nop
 8006b58:	4000b100 	.word	0x4000b100

08006b5c <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b085      	sub	sp, #20
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
 8006b64:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8006b66:	4b07      	ldr	r3, [pc, #28]	; (8006b84 <HAL_RTCEx_BKUPRead+0x28>)
 8006b68:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	009b      	lsls	r3, r3, #2
 8006b6e:	68fa      	ldr	r2, [r7, #12]
 8006b70:	4413      	add	r3, r2
 8006b72:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	681b      	ldr	r3, [r3, #0]
}
 8006b78:	4618      	mov	r0, r3
 8006b7a:	3714      	adds	r7, #20
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	bc80      	pop	{r7}
 8006b80:	4770      	bx	lr
 8006b82:	bf00      	nop
 8006b84:	4000b100 	.word	0x4000b100

08006b88 <LL_PWR_SetRadioBusyTrigger>:
{
 8006b88:	b480      	push	{r7}
 8006b8a:	b083      	sub	sp, #12
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8006b90:	4b06      	ldr	r3, [pc, #24]	; (8006bac <LL_PWR_SetRadioBusyTrigger+0x24>)
 8006b92:	689b      	ldr	r3, [r3, #8]
 8006b94:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006b98:	4904      	ldr	r1, [pc, #16]	; (8006bac <LL_PWR_SetRadioBusyTrigger+0x24>)
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	4313      	orrs	r3, r2
 8006b9e:	608b      	str	r3, [r1, #8]
}
 8006ba0:	bf00      	nop
 8006ba2:	370c      	adds	r7, #12
 8006ba4:	46bd      	mov	sp, r7
 8006ba6:	bc80      	pop	{r7}
 8006ba8:	4770      	bx	lr
 8006baa:	bf00      	nop
 8006bac:	58000400 	.word	0x58000400

08006bb0 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8006bb0:	b480      	push	{r7}
 8006bb2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006bb4:	4b05      	ldr	r3, [pc, #20]	; (8006bcc <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8006bb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bba:	4a04      	ldr	r2, [pc, #16]	; (8006bcc <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8006bbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006bc0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006bc4:	bf00      	nop
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bc80      	pop	{r7}
 8006bca:	4770      	bx	lr
 8006bcc:	58000400 	.word	0x58000400

08006bd0 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 8006bd4:	4b05      	ldr	r3, [pc, #20]	; (8006bec <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8006bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bda:	4a04      	ldr	r2, [pc, #16]	; (8006bec <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8006bdc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006be0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006be4:	bf00      	nop
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bc80      	pop	{r7}
 8006bea:	4770      	bx	lr
 8006bec:	58000400 	.word	0x58000400

08006bf0 <LL_PWR_ClearFlag_RFBUSY>:
{
 8006bf0:	b480      	push	{r7}
 8006bf2:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 8006bf4:	4b03      	ldr	r3, [pc, #12]	; (8006c04 <LL_PWR_ClearFlag_RFBUSY+0x14>)
 8006bf6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006bfa:	619a      	str	r2, [r3, #24]
}
 8006bfc:	bf00      	nop
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bc80      	pop	{r7}
 8006c02:	4770      	bx	lr
 8006c04:	58000400 	.word	0x58000400

08006c08 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8006c08:	b480      	push	{r7}
 8006c0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8006c0c:	4b06      	ldr	r3, [pc, #24]	; (8006c28 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8006c0e:	695b      	ldr	r3, [r3, #20]
 8006c10:	f003 0302 	and.w	r3, r3, #2
 8006c14:	2b02      	cmp	r3, #2
 8006c16:	d101      	bne.n	8006c1c <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8006c18:	2301      	movs	r3, #1
 8006c1a:	e000      	b.n	8006c1e <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8006c1c:	2300      	movs	r3, #0
}
 8006c1e:	4618      	mov	r0, r3
 8006c20:	46bd      	mov	sp, r7
 8006c22:	bc80      	pop	{r7}
 8006c24:	4770      	bx	lr
 8006c26:	bf00      	nop
 8006c28:	58000400 	.word	0x58000400

08006c2c <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8006c2c:	b480      	push	{r7}
 8006c2e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8006c30:	4b06      	ldr	r3, [pc, #24]	; (8006c4c <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 8006c32:	695b      	ldr	r3, [r3, #20]
 8006c34:	f003 0304 	and.w	r3, r3, #4
 8006c38:	2b04      	cmp	r3, #4
 8006c3a:	d101      	bne.n	8006c40 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8006c3c:	2301      	movs	r3, #1
 8006c3e:	e000      	b.n	8006c42 <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8006c40:	2300      	movs	r3, #0
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bc80      	pop	{r7}
 8006c48:	4770      	bx	lr
 8006c4a:	bf00      	nop
 8006c4c:	58000400 	.word	0x58000400

08006c50 <LL_RCC_RF_DisableReset>:
{
 8006c50:	b480      	push	{r7}
 8006c52:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 8006c54:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c58:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c5c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006c60:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006c64:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8006c68:	bf00      	nop
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bc80      	pop	{r7}
 8006c6e:	4770      	bx	lr

08006c70 <LL_RCC_IsRFUnderReset>:
{
 8006c70:	b480      	push	{r7}
 8006c72:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 8006c74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006c78:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c7c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006c80:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006c84:	d101      	bne.n	8006c8a <LL_RCC_IsRFUnderReset+0x1a>
 8006c86:	2301      	movs	r3, #1
 8006c88:	e000      	b.n	8006c8c <LL_RCC_IsRFUnderReset+0x1c>
 8006c8a:	2300      	movs	r3, #0
}
 8006c8c:	4618      	mov	r0, r3
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bc80      	pop	{r7}
 8006c92:	4770      	bx	lr

08006c94 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8006c94:	b480      	push	{r7}
 8006c96:	b083      	sub	sp, #12
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8006c9c:	4b06      	ldr	r3, [pc, #24]	; (8006cb8 <LL_EXTI_EnableIT_32_63+0x24>)
 8006c9e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006ca2:	4905      	ldr	r1, [pc, #20]	; (8006cb8 <LL_EXTI_EnableIT_32_63+0x24>)
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	4313      	orrs	r3, r2
 8006ca8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006cac:	bf00      	nop
 8006cae:	370c      	adds	r7, #12
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bc80      	pop	{r7}
 8006cb4:	4770      	bx	lr
 8006cb6:	bf00      	nop
 8006cb8:	58000800 	.word	0x58000800

08006cbc <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8006cbc:	b580      	push	{r7, lr}
 8006cbe:	b084      	sub	sp, #16
 8006cc0:	af00      	add	r7, sp, #0
 8006cc2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d103      	bne.n	8006cd2 <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	73fb      	strb	r3, [r7, #15]
    return status;
 8006cce:	7bfb      	ldrb	r3, [r7, #15]
 8006cd0:	e04b      	b.n	8006d6a <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 8006cd2:	2300      	movs	r3, #0
 8006cd4:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	799b      	ldrb	r3, [r3, #6]
 8006cda:	b2db      	uxtb	r3, r3
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d105      	bne.n	8006cec <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	2200      	movs	r2, #0
 8006ce4:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8006ce6:	6878      	ldr	r0, [r7, #4]
 8006ce8:	f7fb f908 	bl	8001efc <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	2202      	movs	r2, #2
 8006cf0:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 8006cf2:	f7ff ffad 	bl	8006c50 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8006cf6:	4b1f      	ldr	r3, [pc, #124]	; (8006d74 <HAL_SUBGHZ_Init+0xb8>)
 8006cf8:	681a      	ldr	r2, [r3, #0]
 8006cfa:	4613      	mov	r3, r2
 8006cfc:	00db      	lsls	r3, r3, #3
 8006cfe:	1a9b      	subs	r3, r3, r2
 8006d00:	009b      	lsls	r3, r3, #2
 8006d02:	0cdb      	lsrs	r3, r3, #19
 8006d04:	2264      	movs	r2, #100	; 0x64
 8006d06:	fb02 f303 	mul.w	r3, r2, r3
 8006d0a:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8006d0c:	68bb      	ldr	r3, [r7, #8]
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d105      	bne.n	8006d1e <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 8006d12:	2301      	movs	r3, #1
 8006d14:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2201      	movs	r2, #1
 8006d1a:	609a      	str	r2, [r3, #8]
      break;
 8006d1c:	e007      	b.n	8006d2e <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8006d1e:	68bb      	ldr	r3, [r7, #8]
 8006d20:	3b01      	subs	r3, #1
 8006d22:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 8006d24:	f7ff ffa4 	bl	8006c70 <LL_RCC_IsRFUnderReset>
 8006d28:	4603      	mov	r3, r0
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d1ee      	bne.n	8006d0c <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8006d2e:	f7ff ff3f 	bl	8006bb0 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8006d32:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006d36:	f7ff ffad 	bl	8006c94 <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8006d3a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8006d3e:	f7ff ff23 	bl	8006b88 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8006d42:	f7ff ff55 	bl	8006bf0 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8006d46:	7bfb      	ldrb	r3, [r7, #15]
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d10a      	bne.n	8006d62 <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	4618      	mov	r0, r3
 8006d52:	f000 faad 	bl	80072b0 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	2201      	movs	r2, #1
 8006d5a:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	2200      	movs	r2, #0
 8006d60:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2201      	movs	r2, #1
 8006d66:	719a      	strb	r2, [r3, #6]

  return status;
 8006d68:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d6a:	4618      	mov	r0, r3
 8006d6c:	3710      	adds	r7, #16
 8006d6e:	46bd      	mov	sp, r7
 8006d70:	bd80      	pop	{r7, pc}
 8006d72:	bf00      	nop
 8006d74:	20000054 	.word	0x20000054

08006d78 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8006d78:	b580      	push	{r7, lr}
 8006d7a:	b086      	sub	sp, #24
 8006d7c:	af00      	add	r7, sp, #0
 8006d7e:	60f8      	str	r0, [r7, #12]
 8006d80:	607a      	str	r2, [r7, #4]
 8006d82:	461a      	mov	r2, r3
 8006d84:	460b      	mov	r3, r1
 8006d86:	817b      	strh	r3, [r7, #10]
 8006d88:	4613      	mov	r3, r2
 8006d8a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	799b      	ldrb	r3, [r3, #6]
 8006d90:	b2db      	uxtb	r3, r3
 8006d92:	2b01      	cmp	r3, #1
 8006d94:	d14a      	bne.n	8006e2c <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	795b      	ldrb	r3, [r3, #5]
 8006d9a:	2b01      	cmp	r3, #1
 8006d9c:	d101      	bne.n	8006da2 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8006d9e:	2302      	movs	r3, #2
 8006da0:	e045      	b.n	8006e2e <HAL_SUBGHZ_WriteRegisters+0xb6>
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	2201      	movs	r2, #1
 8006da6:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8006da8:	68fb      	ldr	r3, [r7, #12]
 8006daa:	2202      	movs	r2, #2
 8006dac:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006dae:	68f8      	ldr	r0, [r7, #12]
 8006db0:	f000 fb4c 	bl	800744c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006db4:	f7ff ff0c 	bl	8006bd0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8006db8:	210d      	movs	r1, #13
 8006dba:	68f8      	ldr	r0, [r7, #12]
 8006dbc:	f000 fa98 	bl	80072f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006dc0:	897b      	ldrh	r3, [r7, #10]
 8006dc2:	0a1b      	lsrs	r3, r3, #8
 8006dc4:	b29b      	uxth	r3, r3
 8006dc6:	b2db      	uxtb	r3, r3
 8006dc8:	4619      	mov	r1, r3
 8006dca:	68f8      	ldr	r0, [r7, #12]
 8006dcc:	f000 fa90 	bl	80072f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8006dd0:	897b      	ldrh	r3, [r7, #10]
 8006dd2:	b2db      	uxtb	r3, r3
 8006dd4:	4619      	mov	r1, r3
 8006dd6:	68f8      	ldr	r0, [r7, #12]
 8006dd8:	f000 fa8a 	bl	80072f0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006ddc:	2300      	movs	r3, #0
 8006dde:	82bb      	strh	r3, [r7, #20]
 8006de0:	e00a      	b.n	8006df8 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006de2:	8abb      	ldrh	r3, [r7, #20]
 8006de4:	687a      	ldr	r2, [r7, #4]
 8006de6:	4413      	add	r3, r2
 8006de8:	781b      	ldrb	r3, [r3, #0]
 8006dea:	4619      	mov	r1, r3
 8006dec:	68f8      	ldr	r0, [r7, #12]
 8006dee:	f000 fa7f 	bl	80072f0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006df2:	8abb      	ldrh	r3, [r7, #20]
 8006df4:	3301      	adds	r3, #1
 8006df6:	82bb      	strh	r3, [r7, #20]
 8006df8:	8aba      	ldrh	r2, [r7, #20]
 8006dfa:	893b      	ldrh	r3, [r7, #8]
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	d3f0      	bcc.n	8006de2 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006e00:	f7ff fed6 	bl	8006bb0 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006e04:	68f8      	ldr	r0, [r7, #12]
 8006e06:	f000 fb39 	bl	800747c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	689b      	ldr	r3, [r3, #8]
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d002      	beq.n	8006e18 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8006e12:	2301      	movs	r3, #1
 8006e14:	75fb      	strb	r3, [r7, #23]
 8006e16:	e001      	b.n	8006e1c <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	2200      	movs	r2, #0
 8006e26:	715a      	strb	r2, [r3, #5]

    return status;
 8006e28:	7dfb      	ldrb	r3, [r7, #23]
 8006e2a:	e000      	b.n	8006e2e <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8006e2c:	2302      	movs	r3, #2
  }
}
 8006e2e:	4618      	mov	r0, r3
 8006e30:	3718      	adds	r7, #24
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bd80      	pop	{r7, pc}

08006e36 <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8006e36:	b580      	push	{r7, lr}
 8006e38:	b088      	sub	sp, #32
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	60f8      	str	r0, [r7, #12]
 8006e3e:	607a      	str	r2, [r7, #4]
 8006e40:	461a      	mov	r2, r3
 8006e42:	460b      	mov	r3, r1
 8006e44:	817b      	strh	r3, [r7, #10]
 8006e46:	4613      	mov	r3, r2
 8006e48:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	799b      	ldrb	r3, [r3, #6]
 8006e52:	b2db      	uxtb	r3, r3
 8006e54:	2b01      	cmp	r3, #1
 8006e56:	d14a      	bne.n	8006eee <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006e58:	68fb      	ldr	r3, [r7, #12]
 8006e5a:	795b      	ldrb	r3, [r3, #5]
 8006e5c:	2b01      	cmp	r3, #1
 8006e5e:	d101      	bne.n	8006e64 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8006e60:	2302      	movs	r3, #2
 8006e62:	e045      	b.n	8006ef0 <HAL_SUBGHZ_ReadRegisters+0xba>
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2201      	movs	r2, #1
 8006e68:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006e6a:	68f8      	ldr	r0, [r7, #12]
 8006e6c:	f000 faee 	bl	800744c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006e70:	f7ff feae 	bl	8006bd0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8006e74:	211d      	movs	r1, #29
 8006e76:	68f8      	ldr	r0, [r7, #12]
 8006e78:	f000 fa3a 	bl	80072f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8006e7c:	897b      	ldrh	r3, [r7, #10]
 8006e7e:	0a1b      	lsrs	r3, r3, #8
 8006e80:	b29b      	uxth	r3, r3
 8006e82:	b2db      	uxtb	r3, r3
 8006e84:	4619      	mov	r1, r3
 8006e86:	68f8      	ldr	r0, [r7, #12]
 8006e88:	f000 fa32 	bl	80072f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8006e8c:	897b      	ldrh	r3, [r7, #10]
 8006e8e:	b2db      	uxtb	r3, r3
 8006e90:	4619      	mov	r1, r3
 8006e92:	68f8      	ldr	r0, [r7, #12]
 8006e94:	f000 fa2c 	bl	80072f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8006e98:	2100      	movs	r1, #0
 8006e9a:	68f8      	ldr	r0, [r7, #12]
 8006e9c:	f000 fa28 	bl	80072f0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	82fb      	strh	r3, [r7, #22]
 8006ea4:	e009      	b.n	8006eba <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8006ea6:	69b9      	ldr	r1, [r7, #24]
 8006ea8:	68f8      	ldr	r0, [r7, #12]
 8006eaa:	f000 fa77 	bl	800739c <SUBGHZSPI_Receive>
      pData++;
 8006eae:	69bb      	ldr	r3, [r7, #24]
 8006eb0:	3301      	adds	r3, #1
 8006eb2:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8006eb4:	8afb      	ldrh	r3, [r7, #22]
 8006eb6:	3301      	adds	r3, #1
 8006eb8:	82fb      	strh	r3, [r7, #22]
 8006eba:	8afa      	ldrh	r2, [r7, #22]
 8006ebc:	893b      	ldrh	r3, [r7, #8]
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	d3f1      	bcc.n	8006ea6 <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006ec2:	f7ff fe75 	bl	8006bb0 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006ec6:	68f8      	ldr	r0, [r7, #12]
 8006ec8:	f000 fad8 	bl	800747c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	689b      	ldr	r3, [r3, #8]
 8006ed0:	2b00      	cmp	r3, #0
 8006ed2:	d002      	beq.n	8006eda <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8006ed4:	2301      	movs	r3, #1
 8006ed6:	77fb      	strb	r3, [r7, #31]
 8006ed8:	e001      	b.n	8006ede <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8006eda:	2300      	movs	r3, #0
 8006edc:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	2201      	movs	r2, #1
 8006ee2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006ee4:	68fb      	ldr	r3, [r7, #12]
 8006ee6:	2200      	movs	r2, #0
 8006ee8:	715a      	strb	r2, [r3, #5]

    return status;
 8006eea:	7ffb      	ldrb	r3, [r7, #31]
 8006eec:	e000      	b.n	8006ef0 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8006eee:	2302      	movs	r3, #2
  }
}
 8006ef0:	4618      	mov	r0, r3
 8006ef2:	3720      	adds	r7, #32
 8006ef4:	46bd      	mov	sp, r7
 8006ef6:	bd80      	pop	{r7, pc}

08006ef8 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b086      	sub	sp, #24
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	60f8      	str	r0, [r7, #12]
 8006f00:	607a      	str	r2, [r7, #4]
 8006f02:	461a      	mov	r2, r3
 8006f04:	460b      	mov	r3, r1
 8006f06:	72fb      	strb	r3, [r7, #11]
 8006f08:	4613      	mov	r3, r2
 8006f0a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	799b      	ldrb	r3, [r3, #6]
 8006f10:	b2db      	uxtb	r3, r3
 8006f12:	2b01      	cmp	r3, #1
 8006f14:	d14a      	bne.n	8006fac <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	795b      	ldrb	r3, [r3, #5]
 8006f1a:	2b01      	cmp	r3, #1
 8006f1c:	d101      	bne.n	8006f22 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8006f1e:	2302      	movs	r3, #2
 8006f20:	e045      	b.n	8006fae <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	2201      	movs	r2, #1
 8006f26:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006f28:	68f8      	ldr	r0, [r7, #12]
 8006f2a:	f000 fa8f 	bl	800744c <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8006f2e:	7afb      	ldrb	r3, [r7, #11]
 8006f30:	2b84      	cmp	r3, #132	; 0x84
 8006f32:	d002      	beq.n	8006f3a <HAL_SUBGHZ_ExecSetCmd+0x42>
 8006f34:	7afb      	ldrb	r3, [r7, #11]
 8006f36:	2b94      	cmp	r3, #148	; 0x94
 8006f38:	d103      	bne.n	8006f42 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	711a      	strb	r2, [r3, #4]
 8006f40:	e002      	b.n	8006f48 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	2200      	movs	r2, #0
 8006f46:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006f48:	f7ff fe42 	bl	8006bd0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006f4c:	7afb      	ldrb	r3, [r7, #11]
 8006f4e:	4619      	mov	r1, r3
 8006f50:	68f8      	ldr	r0, [r7, #12]
 8006f52:	f000 f9cd 	bl	80072f0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8006f56:	2300      	movs	r3, #0
 8006f58:	82bb      	strh	r3, [r7, #20]
 8006f5a:	e00a      	b.n	8006f72 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8006f5c:	8abb      	ldrh	r3, [r7, #20]
 8006f5e:	687a      	ldr	r2, [r7, #4]
 8006f60:	4413      	add	r3, r2
 8006f62:	781b      	ldrb	r3, [r3, #0]
 8006f64:	4619      	mov	r1, r3
 8006f66:	68f8      	ldr	r0, [r7, #12]
 8006f68:	f000 f9c2 	bl	80072f0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8006f6c:	8abb      	ldrh	r3, [r7, #20]
 8006f6e:	3301      	adds	r3, #1
 8006f70:	82bb      	strh	r3, [r7, #20]
 8006f72:	8aba      	ldrh	r2, [r7, #20]
 8006f74:	893b      	ldrh	r3, [r7, #8]
 8006f76:	429a      	cmp	r2, r3
 8006f78:	d3f0      	bcc.n	8006f5c <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8006f7a:	f7ff fe19 	bl	8006bb0 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8006f7e:	7afb      	ldrb	r3, [r7, #11]
 8006f80:	2b84      	cmp	r3, #132	; 0x84
 8006f82:	d002      	beq.n	8006f8a <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8006f84:	68f8      	ldr	r0, [r7, #12]
 8006f86:	f000 fa79 	bl	800747c <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d002      	beq.n	8006f98 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8006f92:	2301      	movs	r3, #1
 8006f94:	75fb      	strb	r3, [r7, #23]
 8006f96:	e001      	b.n	8006f9c <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8006f98:	2300      	movs	r3, #0
 8006f9a:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2201      	movs	r2, #1
 8006fa0:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	715a      	strb	r2, [r3, #5]

    return status;
 8006fa8:	7dfb      	ldrb	r3, [r7, #23]
 8006faa:	e000      	b.n	8006fae <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8006fac:	2302      	movs	r3, #2
  }
}
 8006fae:	4618      	mov	r0, r3
 8006fb0:	3718      	adds	r7, #24
 8006fb2:	46bd      	mov	sp, r7
 8006fb4:	bd80      	pop	{r7, pc}

08006fb6 <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8006fb6:	b580      	push	{r7, lr}
 8006fb8:	b088      	sub	sp, #32
 8006fba:	af00      	add	r7, sp, #0
 8006fbc:	60f8      	str	r0, [r7, #12]
 8006fbe:	607a      	str	r2, [r7, #4]
 8006fc0:	461a      	mov	r2, r3
 8006fc2:	460b      	mov	r3, r1
 8006fc4:	72fb      	strb	r3, [r7, #11]
 8006fc6:	4613      	mov	r3, r2
 8006fc8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	799b      	ldrb	r3, [r3, #6]
 8006fd2:	b2db      	uxtb	r3, r3
 8006fd4:	2b01      	cmp	r3, #1
 8006fd6:	d13d      	bne.n	8007054 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	795b      	ldrb	r3, [r3, #5]
 8006fdc:	2b01      	cmp	r3, #1
 8006fde:	d101      	bne.n	8006fe4 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8006fe0:	2302      	movs	r3, #2
 8006fe2:	e038      	b.n	8007056 <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8006fea:	68f8      	ldr	r0, [r7, #12]
 8006fec:	f000 fa2e 	bl	800744c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8006ff0:	f7ff fdee 	bl	8006bd0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8006ff4:	7afb      	ldrb	r3, [r7, #11]
 8006ff6:	4619      	mov	r1, r3
 8006ff8:	68f8      	ldr	r0, [r7, #12]
 8006ffa:	f000 f979 	bl	80072f0 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8006ffe:	2100      	movs	r1, #0
 8007000:	68f8      	ldr	r0, [r7, #12]
 8007002:	f000 f975 	bl	80072f0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007006:	2300      	movs	r3, #0
 8007008:	82fb      	strh	r3, [r7, #22]
 800700a:	e009      	b.n	8007020 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800700c:	69b9      	ldr	r1, [r7, #24]
 800700e:	68f8      	ldr	r0, [r7, #12]
 8007010:	f000 f9c4 	bl	800739c <SUBGHZSPI_Receive>
      pData++;
 8007014:	69bb      	ldr	r3, [r7, #24]
 8007016:	3301      	adds	r3, #1
 8007018:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800701a:	8afb      	ldrh	r3, [r7, #22]
 800701c:	3301      	adds	r3, #1
 800701e:	82fb      	strh	r3, [r7, #22]
 8007020:	8afa      	ldrh	r2, [r7, #22]
 8007022:	893b      	ldrh	r3, [r7, #8]
 8007024:	429a      	cmp	r2, r3
 8007026:	d3f1      	bcc.n	800700c <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007028:	f7ff fdc2 	bl	8006bb0 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800702c:	68f8      	ldr	r0, [r7, #12]
 800702e:	f000 fa25 	bl	800747c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	689b      	ldr	r3, [r3, #8]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d002      	beq.n	8007040 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 800703a:	2301      	movs	r3, #1
 800703c:	77fb      	strb	r3, [r7, #31]
 800703e:	e001      	b.n	8007044 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8007040:	2300      	movs	r3, #0
 8007042:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007044:	68fb      	ldr	r3, [r7, #12]
 8007046:	2201      	movs	r2, #1
 8007048:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	2200      	movs	r2, #0
 800704e:	715a      	strb	r2, [r3, #5]

    return status;
 8007050:	7ffb      	ldrb	r3, [r7, #31]
 8007052:	e000      	b.n	8007056 <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007054:	2302      	movs	r3, #2
  }
}
 8007056:	4618      	mov	r0, r3
 8007058:	3720      	adds	r7, #32
 800705a:	46bd      	mov	sp, r7
 800705c:	bd80      	pop	{r7, pc}

0800705e <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 800705e:	b580      	push	{r7, lr}
 8007060:	b086      	sub	sp, #24
 8007062:	af00      	add	r7, sp, #0
 8007064:	60f8      	str	r0, [r7, #12]
 8007066:	607a      	str	r2, [r7, #4]
 8007068:	461a      	mov	r2, r3
 800706a:	460b      	mov	r3, r1
 800706c:	72fb      	strb	r3, [r7, #11]
 800706e:	4613      	mov	r3, r2
 8007070:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	799b      	ldrb	r3, [r3, #6]
 8007076:	b2db      	uxtb	r3, r3
 8007078:	2b01      	cmp	r3, #1
 800707a:	d13e      	bne.n	80070fa <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	795b      	ldrb	r3, [r3, #5]
 8007080:	2b01      	cmp	r3, #1
 8007082:	d101      	bne.n	8007088 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007084:	2302      	movs	r3, #2
 8007086:	e039      	b.n	80070fc <HAL_SUBGHZ_WriteBuffer+0x9e>
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	2201      	movs	r2, #1
 800708c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800708e:	68f8      	ldr	r0, [r7, #12]
 8007090:	f000 f9dc 	bl	800744c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007094:	f7ff fd9c 	bl	8006bd0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007098:	210e      	movs	r1, #14
 800709a:	68f8      	ldr	r0, [r7, #12]
 800709c:	f000 f928 	bl	80072f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 80070a0:	7afb      	ldrb	r3, [r7, #11]
 80070a2:	4619      	mov	r1, r3
 80070a4:	68f8      	ldr	r0, [r7, #12]
 80070a6:	f000 f923 	bl	80072f0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80070aa:	2300      	movs	r3, #0
 80070ac:	82bb      	strh	r3, [r7, #20]
 80070ae:	e00a      	b.n	80070c6 <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80070b0:	8abb      	ldrh	r3, [r7, #20]
 80070b2:	687a      	ldr	r2, [r7, #4]
 80070b4:	4413      	add	r3, r2
 80070b6:	781b      	ldrb	r3, [r3, #0]
 80070b8:	4619      	mov	r1, r3
 80070ba:	68f8      	ldr	r0, [r7, #12]
 80070bc:	f000 f918 	bl	80072f0 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80070c0:	8abb      	ldrh	r3, [r7, #20]
 80070c2:	3301      	adds	r3, #1
 80070c4:	82bb      	strh	r3, [r7, #20]
 80070c6:	8aba      	ldrh	r2, [r7, #20]
 80070c8:	893b      	ldrh	r3, [r7, #8]
 80070ca:	429a      	cmp	r2, r3
 80070cc:	d3f0      	bcc.n	80070b0 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80070ce:	f7ff fd6f 	bl	8006bb0 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80070d2:	68f8      	ldr	r0, [r7, #12]
 80070d4:	f000 f9d2 	bl	800747c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	689b      	ldr	r3, [r3, #8]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	d002      	beq.n	80070e6 <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	75fb      	strb	r3, [r7, #23]
 80070e4:	e001      	b.n	80070ea <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 80070e6:	2300      	movs	r3, #0
 80070e8:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	2201      	movs	r2, #1
 80070ee:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	2200      	movs	r2, #0
 80070f4:	715a      	strb	r2, [r3, #5]

    return status;
 80070f6:	7dfb      	ldrb	r3, [r7, #23]
 80070f8:	e000      	b.n	80070fc <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 80070fa:	2302      	movs	r3, #2
  }
}
 80070fc:	4618      	mov	r0, r3
 80070fe:	3718      	adds	r7, #24
 8007100:	46bd      	mov	sp, r7
 8007102:	bd80      	pop	{r7, pc}

08007104 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b088      	sub	sp, #32
 8007108:	af00      	add	r7, sp, #0
 800710a:	60f8      	str	r0, [r7, #12]
 800710c:	607a      	str	r2, [r7, #4]
 800710e:	461a      	mov	r2, r3
 8007110:	460b      	mov	r3, r1
 8007112:	72fb      	strb	r3, [r7, #11]
 8007114:	4613      	mov	r3, r2
 8007116:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	799b      	ldrb	r3, [r3, #6]
 8007120:	b2db      	uxtb	r3, r3
 8007122:	2b01      	cmp	r3, #1
 8007124:	d141      	bne.n	80071aa <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	795b      	ldrb	r3, [r3, #5]
 800712a:	2b01      	cmp	r3, #1
 800712c:	d101      	bne.n	8007132 <HAL_SUBGHZ_ReadBuffer+0x2e>
 800712e:	2302      	movs	r3, #2
 8007130:	e03c      	b.n	80071ac <HAL_SUBGHZ_ReadBuffer+0xa8>
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2201      	movs	r2, #1
 8007136:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007138:	68f8      	ldr	r0, [r7, #12]
 800713a:	f000 f987 	bl	800744c <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800713e:	f7ff fd47 	bl	8006bd0 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8007142:	211e      	movs	r1, #30
 8007144:	68f8      	ldr	r0, [r7, #12]
 8007146:	f000 f8d3 	bl	80072f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800714a:	7afb      	ldrb	r3, [r7, #11]
 800714c:	4619      	mov	r1, r3
 800714e:	68f8      	ldr	r0, [r7, #12]
 8007150:	f000 f8ce 	bl	80072f0 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007154:	2100      	movs	r1, #0
 8007156:	68f8      	ldr	r0, [r7, #12]
 8007158:	f000 f8ca 	bl	80072f0 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800715c:	2300      	movs	r3, #0
 800715e:	82fb      	strh	r3, [r7, #22]
 8007160:	e009      	b.n	8007176 <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007162:	69b9      	ldr	r1, [r7, #24]
 8007164:	68f8      	ldr	r0, [r7, #12]
 8007166:	f000 f919 	bl	800739c <SUBGHZSPI_Receive>
      pData++;
 800716a:	69bb      	ldr	r3, [r7, #24]
 800716c:	3301      	adds	r3, #1
 800716e:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007170:	8afb      	ldrh	r3, [r7, #22]
 8007172:	3301      	adds	r3, #1
 8007174:	82fb      	strh	r3, [r7, #22]
 8007176:	8afa      	ldrh	r2, [r7, #22]
 8007178:	893b      	ldrh	r3, [r7, #8]
 800717a:	429a      	cmp	r2, r3
 800717c:	d3f1      	bcc.n	8007162 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800717e:	f7ff fd17 	bl	8006bb0 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007182:	68f8      	ldr	r0, [r7, #12]
 8007184:	f000 f97a 	bl	800747c <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	689b      	ldr	r3, [r3, #8]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d002      	beq.n	8007196 <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8007190:	2301      	movs	r3, #1
 8007192:	77fb      	strb	r3, [r7, #31]
 8007194:	e001      	b.n	800719a <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8007196:	2300      	movs	r3, #0
 8007198:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	2201      	movs	r2, #1
 800719e:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	2200      	movs	r2, #0
 80071a4:	715a      	strb	r2, [r3, #5]

    return status;
 80071a6:	7ffb      	ldrb	r3, [r7, #31]
 80071a8:	e000      	b.n	80071ac <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 80071aa:	2302      	movs	r3, #2
  }
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3720      	adds	r7, #32
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}

080071b4 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b084      	sub	sp, #16
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 80071bc:	2300      	movs	r3, #0
 80071be:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 80071c0:	f107 020c 	add.w	r2, r7, #12
 80071c4:	2302      	movs	r3, #2
 80071c6:	2112      	movs	r1, #18
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f7ff fef4 	bl	8006fb6 <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 80071ce:	7b3b      	ldrb	r3, [r7, #12]
 80071d0:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 80071d2:	89fb      	ldrh	r3, [r7, #14]
 80071d4:	021b      	lsls	r3, r3, #8
 80071d6:	b21a      	sxth	r2, r3
 80071d8:	7b7b      	ldrb	r3, [r7, #13]
 80071da:	b21b      	sxth	r3, r3
 80071dc:	4313      	orrs	r3, r2
 80071de:	b21b      	sxth	r3, r3
 80071e0:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 80071e2:	89fb      	ldrh	r3, [r7, #14]
 80071e4:	f003 0301 	and.w	r3, r3, #1
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d002      	beq.n	80071f2 <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 80071ec:	6878      	ldr	r0, [r7, #4]
 80071ee:	f011 fe65 	bl	8018ebc <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 80071f2:	89fb      	ldrh	r3, [r7, #14]
 80071f4:	085b      	lsrs	r3, r3, #1
 80071f6:	f003 0301 	and.w	r3, r3, #1
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d002      	beq.n	8007204 <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f011 fe6a 	bl	8018ed8 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8007204:	89fb      	ldrh	r3, [r7, #14]
 8007206:	089b      	lsrs	r3, r3, #2
 8007208:	f003 0301 	and.w	r3, r3, #1
 800720c:	2b00      	cmp	r3, #0
 800720e:	d002      	beq.n	8007216 <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f011 feb9 	bl	8018f88 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8007216:	89fb      	ldrh	r3, [r7, #14]
 8007218:	08db      	lsrs	r3, r3, #3
 800721a:	f003 0301 	and.w	r3, r3, #1
 800721e:	2b00      	cmp	r3, #0
 8007220:	d002      	beq.n	8007228 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8007222:	6878      	ldr	r0, [r7, #4]
 8007224:	f011 febe 	bl	8018fa4 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8007228:	89fb      	ldrh	r3, [r7, #14]
 800722a:	091b      	lsrs	r3, r3, #4
 800722c:	f003 0301 	and.w	r3, r3, #1
 8007230:	2b00      	cmp	r3, #0
 8007232:	d002      	beq.n	800723a <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8007234:	6878      	ldr	r0, [r7, #4]
 8007236:	f011 fec3 	bl	8018fc0 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 800723a:	89fb      	ldrh	r3, [r7, #14]
 800723c:	095b      	lsrs	r3, r3, #5
 800723e:	f003 0301 	and.w	r3, r3, #1
 8007242:	2b00      	cmp	r3, #0
 8007244:	d002      	beq.n	800724c <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f011 fe90 	bl	8018f6c <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 800724c:	89fb      	ldrh	r3, [r7, #14]
 800724e:	099b      	lsrs	r3, r3, #6
 8007250:	f003 0301 	and.w	r3, r3, #1
 8007254:	2b00      	cmp	r3, #0
 8007256:	d002      	beq.n	800725e <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f011 fe4b 	bl	8018ef4 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 800725e:	89fb      	ldrh	r3, [r7, #14]
 8007260:	09db      	lsrs	r3, r3, #7
 8007262:	f003 0301 	and.w	r3, r3, #1
 8007266:	2b00      	cmp	r3, #0
 8007268:	d00e      	beq.n	8007288 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800726a:	89fb      	ldrh	r3, [r7, #14]
 800726c:	0a1b      	lsrs	r3, r3, #8
 800726e:	f003 0301 	and.w	r3, r3, #1
 8007272:	2b00      	cmp	r3, #0
 8007274:	d004      	beq.n	8007280 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8007276:	2101      	movs	r1, #1
 8007278:	6878      	ldr	r0, [r7, #4]
 800727a:	f011 fe49 	bl	8018f10 <HAL_SUBGHZ_CADStatusCallback>
 800727e:	e003      	b.n	8007288 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8007280:	2100      	movs	r1, #0
 8007282:	6878      	ldr	r0, [r7, #4]
 8007284:	f011 fe44 	bl	8018f10 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8007288:	89fb      	ldrh	r3, [r7, #14]
 800728a:	0a5b      	lsrs	r3, r3, #9
 800728c:	f003 0301 	and.w	r3, r3, #1
 8007290:	2b00      	cmp	r3, #0
 8007292:	d002      	beq.n	800729a <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8007294:	6878      	ldr	r0, [r7, #4]
 8007296:	f011 fe59 	bl	8018f4c <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 800729a:	f107 020c 	add.w	r2, r7, #12
 800729e:	2302      	movs	r3, #2
 80072a0:	2102      	movs	r1, #2
 80072a2:	6878      	ldr	r0, [r7, #4]
 80072a4:	f7ff fe28 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 80072a8:	bf00      	nop
 80072aa:	3710      	adds	r7, #16
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b083      	sub	sp, #12
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80072b8:	4b0c      	ldr	r3, [pc, #48]	; (80072ec <SUBGHZSPI_Init+0x3c>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a0b      	ldr	r2, [pc, #44]	; (80072ec <SUBGHZSPI_Init+0x3c>)
 80072be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80072c2:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 80072c4:	4a09      	ldr	r2, [pc, #36]	; (80072ec <SUBGHZSPI_Init+0x3c>)
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 80072cc:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 80072ce:	4b07      	ldr	r3, [pc, #28]	; (80072ec <SUBGHZSPI_Init+0x3c>)
 80072d0:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 80072d4:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 80072d6:	4b05      	ldr	r3, [pc, #20]	; (80072ec <SUBGHZSPI_Init+0x3c>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	4a04      	ldr	r2, [pc, #16]	; (80072ec <SUBGHZSPI_Init+0x3c>)
 80072dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80072e0:	6013      	str	r3, [r2, #0]
}
 80072e2:	bf00      	nop
 80072e4:	370c      	adds	r7, #12
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bc80      	pop	{r7}
 80072ea:	4770      	bx	lr
 80072ec:	58010000 	.word	0x58010000

080072f0 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 80072f0:	b480      	push	{r7}
 80072f2:	b087      	sub	sp, #28
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
 80072f8:	460b      	mov	r3, r1
 80072fa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80072fc:	2300      	movs	r3, #0
 80072fe:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007300:	4b23      	ldr	r3, [pc, #140]	; (8007390 <SUBGHZSPI_Transmit+0xa0>)
 8007302:	681a      	ldr	r2, [r3, #0]
 8007304:	4613      	mov	r3, r2
 8007306:	00db      	lsls	r3, r3, #3
 8007308:	1a9b      	subs	r3, r3, r2
 800730a:	009b      	lsls	r3, r3, #2
 800730c:	0cdb      	lsrs	r3, r3, #19
 800730e:	2264      	movs	r2, #100	; 0x64
 8007310:	fb02 f303 	mul.w	r3, r2, r3
 8007314:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d105      	bne.n	8007328 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 800731c:	2301      	movs	r3, #1
 800731e:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2201      	movs	r2, #1
 8007324:	609a      	str	r2, [r3, #8]
      break;
 8007326:	e008      	b.n	800733a <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	3b01      	subs	r3, #1
 800732c:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800732e:	4b19      	ldr	r3, [pc, #100]	; (8007394 <SUBGHZSPI_Transmit+0xa4>)
 8007330:	689b      	ldr	r3, [r3, #8]
 8007332:	f003 0302 	and.w	r3, r3, #2
 8007336:	2b02      	cmp	r3, #2
 8007338:	d1ed      	bne.n	8007316 <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800733a:	4b17      	ldr	r3, [pc, #92]	; (8007398 <SUBGHZSPI_Transmit+0xa8>)
 800733c:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 800733e:	693b      	ldr	r3, [r7, #16]
 8007340:	78fa      	ldrb	r2, [r7, #3]
 8007342:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007344:	4b12      	ldr	r3, [pc, #72]	; (8007390 <SUBGHZSPI_Transmit+0xa0>)
 8007346:	681a      	ldr	r2, [r3, #0]
 8007348:	4613      	mov	r3, r2
 800734a:	00db      	lsls	r3, r3, #3
 800734c:	1a9b      	subs	r3, r3, r2
 800734e:	009b      	lsls	r3, r3, #2
 8007350:	0cdb      	lsrs	r3, r3, #19
 8007352:	2264      	movs	r2, #100	; 0x64
 8007354:	fb02 f303 	mul.w	r3, r2, r3
 8007358:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d105      	bne.n	800736c <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8007360:	2301      	movs	r3, #1
 8007362:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2201      	movs	r2, #1
 8007368:	609a      	str	r2, [r3, #8]
      break;
 800736a:	e008      	b.n	800737e <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	3b01      	subs	r3, #1
 8007370:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007372:	4b08      	ldr	r3, [pc, #32]	; (8007394 <SUBGHZSPI_Transmit+0xa4>)
 8007374:	689b      	ldr	r3, [r3, #8]
 8007376:	f003 0301 	and.w	r3, r3, #1
 800737a:	2b01      	cmp	r3, #1
 800737c:	d1ed      	bne.n	800735a <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800737e:	4b05      	ldr	r3, [pc, #20]	; (8007394 <SUBGHZSPI_Transmit+0xa4>)
 8007380:	68db      	ldr	r3, [r3, #12]

  return status;
 8007382:	7dfb      	ldrb	r3, [r7, #23]
}
 8007384:	4618      	mov	r0, r3
 8007386:	371c      	adds	r7, #28
 8007388:	46bd      	mov	sp, r7
 800738a:	bc80      	pop	{r7}
 800738c:	4770      	bx	lr
 800738e:	bf00      	nop
 8007390:	20000054 	.word	0x20000054
 8007394:	58010000 	.word	0x58010000
 8007398:	5801000c 	.word	0x5801000c

0800739c <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 800739c:	b480      	push	{r7}
 800739e:	b087      	sub	sp, #28
 80073a0:	af00      	add	r7, sp, #0
 80073a2:	6078      	str	r0, [r7, #4]
 80073a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073a6:	2300      	movs	r3, #0
 80073a8:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80073aa:	4b25      	ldr	r3, [pc, #148]	; (8007440 <SUBGHZSPI_Receive+0xa4>)
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	4613      	mov	r3, r2
 80073b0:	00db      	lsls	r3, r3, #3
 80073b2:	1a9b      	subs	r3, r3, r2
 80073b4:	009b      	lsls	r3, r3, #2
 80073b6:	0cdb      	lsrs	r3, r3, #19
 80073b8:	2264      	movs	r2, #100	; 0x64
 80073ba:	fb02 f303 	mul.w	r3, r2, r3
 80073be:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d105      	bne.n	80073d2 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 80073c6:	2301      	movs	r3, #1
 80073c8:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80073ca:	687b      	ldr	r3, [r7, #4]
 80073cc:	2201      	movs	r2, #1
 80073ce:	609a      	str	r2, [r3, #8]
      break;
 80073d0:	e008      	b.n	80073e4 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	3b01      	subs	r3, #1
 80073d6:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 80073d8:	4b1a      	ldr	r3, [pc, #104]	; (8007444 <SUBGHZSPI_Receive+0xa8>)
 80073da:	689b      	ldr	r3, [r3, #8]
 80073dc:	f003 0302 	and.w	r3, r3, #2
 80073e0:	2b02      	cmp	r3, #2
 80073e2:	d1ed      	bne.n	80073c0 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 80073e4:	4b18      	ldr	r3, [pc, #96]	; (8007448 <SUBGHZSPI_Receive+0xac>)
 80073e6:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 80073e8:	693b      	ldr	r3, [r7, #16]
 80073ea:	22ff      	movs	r2, #255	; 0xff
 80073ec:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80073ee:	4b14      	ldr	r3, [pc, #80]	; (8007440 <SUBGHZSPI_Receive+0xa4>)
 80073f0:	681a      	ldr	r2, [r3, #0]
 80073f2:	4613      	mov	r3, r2
 80073f4:	00db      	lsls	r3, r3, #3
 80073f6:	1a9b      	subs	r3, r3, r2
 80073f8:	009b      	lsls	r3, r3, #2
 80073fa:	0cdb      	lsrs	r3, r3, #19
 80073fc:	2264      	movs	r2, #100	; 0x64
 80073fe:	fb02 f303 	mul.w	r3, r2, r3
 8007402:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d105      	bne.n	8007416 <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 800740a:	2301      	movs	r3, #1
 800740c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2201      	movs	r2, #1
 8007412:	609a      	str	r2, [r3, #8]
      break;
 8007414:	e008      	b.n	8007428 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	3b01      	subs	r3, #1
 800741a:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800741c:	4b09      	ldr	r3, [pc, #36]	; (8007444 <SUBGHZSPI_Receive+0xa8>)
 800741e:	689b      	ldr	r3, [r3, #8]
 8007420:	f003 0301 	and.w	r3, r3, #1
 8007424:	2b01      	cmp	r3, #1
 8007426:	d1ed      	bne.n	8007404 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8007428:	4b06      	ldr	r3, [pc, #24]	; (8007444 <SUBGHZSPI_Receive+0xa8>)
 800742a:	68db      	ldr	r3, [r3, #12]
 800742c:	b2da      	uxtb	r2, r3
 800742e:	683b      	ldr	r3, [r7, #0]
 8007430:	701a      	strb	r2, [r3, #0]

  return status;
 8007432:	7dfb      	ldrb	r3, [r7, #23]
}
 8007434:	4618      	mov	r0, r3
 8007436:	371c      	adds	r7, #28
 8007438:	46bd      	mov	sp, r7
 800743a:	bc80      	pop	{r7}
 800743c:	4770      	bx	lr
 800743e:	bf00      	nop
 8007440:	20000054 	.word	0x20000054
 8007444:	58010000 	.word	0x58010000
 8007448:	5801000c 	.word	0x5801000c

0800744c <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b082      	sub	sp, #8
 8007450:	af00      	add	r7, sp, #0
 8007452:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	791b      	ldrb	r3, [r3, #4]
 8007458:	2b01      	cmp	r3, #1
 800745a:	d106      	bne.n	800746a <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800745c:	f7ff fbb8 	bl	8006bd0 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 8007460:	2001      	movs	r0, #1
 8007462:	f7fa fed8 	bl	8002216 <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007466:	f7ff fba3 	bl	8006bb0 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f000 f806 	bl	800747c <SUBGHZ_WaitOnBusy>
 8007470:	4603      	mov	r3, r0
}
 8007472:	4618      	mov	r0, r3
 8007474:	3708      	adds	r7, #8
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}
	...

0800747c <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b086      	sub	sp, #24
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8007484:	2300      	movs	r3, #0
 8007486:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8007488:	4b12      	ldr	r3, [pc, #72]	; (80074d4 <SUBGHZ_WaitOnBusy+0x58>)
 800748a:	681a      	ldr	r2, [r3, #0]
 800748c:	4613      	mov	r3, r2
 800748e:	005b      	lsls	r3, r3, #1
 8007490:	4413      	add	r3, r2
 8007492:	00db      	lsls	r3, r3, #3
 8007494:	0d1b      	lsrs	r3, r3, #20
 8007496:	2264      	movs	r2, #100	; 0x64
 8007498:	fb02 f303 	mul.w	r3, r2, r3
 800749c:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800749e:	f7ff fbc5 	bl	8006c2c <LL_PWR_IsActiveFlag_RFBUSYMS>
 80074a2:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d105      	bne.n	80074b6 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 80074aa:	2301      	movs	r3, #1
 80074ac:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	2202      	movs	r2, #2
 80074b2:	609a      	str	r2, [r3, #8]
      break;
 80074b4:	e009      	b.n	80074ca <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 80074b6:	68fb      	ldr	r3, [r7, #12]
 80074b8:	3b01      	subs	r3, #1
 80074ba:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 80074bc:	f7ff fba4 	bl	8006c08 <LL_PWR_IsActiveFlag_RFBUSYS>
 80074c0:	4602      	mov	r2, r0
 80074c2:	693b      	ldr	r3, [r7, #16]
 80074c4:	4013      	ands	r3, r2
 80074c6:	2b01      	cmp	r3, #1
 80074c8:	d0e9      	beq.n	800749e <SUBGHZ_WaitOnBusy+0x22>

  return status;
 80074ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3718      	adds	r7, #24
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}
 80074d4:	20000054 	.word	0x20000054

080074d8 <LL_RCC_GetUSARTClockSource>:
{
 80074d8:	b480      	push	{r7}
 80074da:	b083      	sub	sp, #12
 80074dc:	af00      	add	r7, sp, #0
 80074de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 80074e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80074e4:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	401a      	ands	r2, r3
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	041b      	lsls	r3, r3, #16
 80074f0:	4313      	orrs	r3, r2
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	370c      	adds	r7, #12
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bc80      	pop	{r7}
 80074fa:	4770      	bx	lr

080074fc <LL_RCC_GetLPUARTClockSource>:
{
 80074fc:	b480      	push	{r7}
 80074fe:	b083      	sub	sp, #12
 8007500:	af00      	add	r7, sp, #0
 8007502:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007504:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007508:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	4013      	ands	r3, r2
}
 8007510:	4618      	mov	r0, r3
 8007512:	370c      	adds	r7, #12
 8007514:	46bd      	mov	sp, r7
 8007516:	bc80      	pop	{r7}
 8007518:	4770      	bx	lr

0800751a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800751a:	b580      	push	{r7, lr}
 800751c:	b082      	sub	sp, #8
 800751e:	af00      	add	r7, sp, #0
 8007520:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d101      	bne.n	800752c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007528:	2301      	movs	r3, #1
 800752a:	e042      	b.n	80075b2 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007532:	2b00      	cmp	r3, #0
 8007534:	d106      	bne.n	8007544 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	2200      	movs	r2, #0
 800753a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800753e:	6878      	ldr	r0, [r7, #4]
 8007540:	f7fb f970 	bl	8002824 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2224      	movs	r2, #36	; 0x24
 8007548:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f022 0201 	bic.w	r2, r2, #1
 800755a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800755c:	6878      	ldr	r0, [r7, #4]
 800755e:	f000 fb2d 	bl	8007bbc <UART_SetConfig>
 8007562:	4603      	mov	r3, r0
 8007564:	2b01      	cmp	r3, #1
 8007566:	d101      	bne.n	800756c <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007568:	2301      	movs	r3, #1
 800756a:	e022      	b.n	80075b2 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007570:	2b00      	cmp	r3, #0
 8007572:	d002      	beq.n	800757a <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007574:	6878      	ldr	r0, [r7, #4]
 8007576:	f000 fd71 	bl	800805c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	685a      	ldr	r2, [r3, #4]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007588:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	681b      	ldr	r3, [r3, #0]
 800758e:	689a      	ldr	r2, [r3, #8]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007598:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	681a      	ldr	r2, [r3, #0]
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	f042 0201 	orr.w	r2, r2, #1
 80075a8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80075aa:	6878      	ldr	r0, [r7, #4]
 80075ac:	f000 fdf7 	bl	800819e <UART_CheckIdleState>
 80075b0:	4603      	mov	r3, r0
}
 80075b2:	4618      	mov	r0, r3
 80075b4:	3708      	adds	r7, #8
 80075b6:	46bd      	mov	sp, r7
 80075b8:	bd80      	pop	{r7, pc}

080075ba <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80075ba:	b580      	push	{r7, lr}
 80075bc:	b084      	sub	sp, #16
 80075be:	af00      	add	r7, sp, #0
 80075c0:	60f8      	str	r0, [r7, #12]
 80075c2:	60b9      	str	r1, [r7, #8]
 80075c4:	4613      	mov	r3, r2
 80075c6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80075ce:	2b20      	cmp	r3, #32
 80075d0:	d11d      	bne.n	800760e <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 80075d2:	68bb      	ldr	r3, [r7, #8]
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	d002      	beq.n	80075de <HAL_UART_Receive_IT+0x24>
 80075d8:	88fb      	ldrh	r3, [r7, #6]
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d101      	bne.n	80075e2 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80075de:	2301      	movs	r3, #1
 80075e0:	e016      	b.n	8007610 <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80075e8:	2b01      	cmp	r3, #1
 80075ea:	d101      	bne.n	80075f0 <HAL_UART_Receive_IT+0x36>
 80075ec:	2302      	movs	r3, #2
 80075ee:	e00f      	b.n	8007610 <HAL_UART_Receive_IT+0x56>
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	2201      	movs	r2, #1
 80075f4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2200      	movs	r2, #0
 80075fc:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 80075fe:	88fb      	ldrh	r3, [r7, #6]
 8007600:	461a      	mov	r2, r3
 8007602:	68b9      	ldr	r1, [r7, #8]
 8007604:	68f8      	ldr	r0, [r7, #12]
 8007606:	f000 fe95 	bl	8008334 <UART_Start_Receive_IT>
 800760a:	4603      	mov	r3, r0
 800760c:	e000      	b.n	8007610 <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 800760e:	2302      	movs	r3, #2
  }
}
 8007610:	4618      	mov	r0, r3
 8007612:	3710      	adds	r7, #16
 8007614:	46bd      	mov	sp, r7
 8007616:	bd80      	pop	{r7, pc}

08007618 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007618:	b580      	push	{r7, lr}
 800761a:	b084      	sub	sp, #16
 800761c:	af00      	add	r7, sp, #0
 800761e:	60f8      	str	r0, [r7, #12]
 8007620:	60b9      	str	r1, [r7, #8]
 8007622:	4613      	mov	r3, r2
 8007624:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800762c:	2b20      	cmp	r3, #32
 800762e:	d168      	bne.n	8007702 <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8007630:	68bb      	ldr	r3, [r7, #8]
 8007632:	2b00      	cmp	r3, #0
 8007634:	d002      	beq.n	800763c <HAL_UART_Transmit_DMA+0x24>
 8007636:	88fb      	ldrh	r3, [r7, #6]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d101      	bne.n	8007640 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	e061      	b.n	8007704 <HAL_UART_Transmit_DMA+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8007646:	2b01      	cmp	r3, #1
 8007648:	d101      	bne.n	800764e <HAL_UART_Transmit_DMA+0x36>
 800764a:	2302      	movs	r3, #2
 800764c:	e05a      	b.n	8007704 <HAL_UART_Transmit_DMA+0xec>
 800764e:	68fb      	ldr	r3, [r7, #12]
 8007650:	2201      	movs	r2, #1
 8007652:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	68ba      	ldr	r2, [r7, #8]
 800765a:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	88fa      	ldrh	r2, [r7, #6]
 8007660:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 8007664:	68fb      	ldr	r3, [r7, #12]
 8007666:	88fa      	ldrh	r2, [r7, #6]
 8007668:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800766c:	68fb      	ldr	r3, [r7, #12]
 800766e:	2200      	movs	r2, #0
 8007670:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2221      	movs	r2, #33	; 0x21
 8007678:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 800767c:	68fb      	ldr	r3, [r7, #12]
 800767e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007680:	2b00      	cmp	r3, #0
 8007682:	d02c      	beq.n	80076de <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007684:	68fb      	ldr	r3, [r7, #12]
 8007686:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007688:	4a20      	ldr	r2, [pc, #128]	; (800770c <HAL_UART_Transmit_DMA+0xf4>)
 800768a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800768c:	68fb      	ldr	r3, [r7, #12]
 800768e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007690:	4a1f      	ldr	r2, [pc, #124]	; (8007710 <HAL_UART_Transmit_DMA+0xf8>)
 8007692:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007698:	4a1e      	ldr	r2, [pc, #120]	; (8007714 <HAL_UART_Transmit_DMA+0xfc>)
 800769a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80076a0:	2200      	movs	r2, #0
 80076a2:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	6f98      	ldr	r0, [r3, #120]	; 0x78
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80076ac:	4619      	mov	r1, r3
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	681b      	ldr	r3, [r3, #0]
 80076b2:	3328      	adds	r3, #40	; 0x28
 80076b4:	461a      	mov	r2, r3
 80076b6:	88fb      	ldrh	r3, [r7, #6]
 80076b8:	f7fc fdbe 	bl	8004238 <HAL_DMA_Start_IT>
 80076bc:	4603      	mov	r3, r0
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d00d      	beq.n	80076de <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	2210      	movs	r2, #16
 80076c6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 80076ca:	68fb      	ldr	r3, [r7, #12]
 80076cc:	2200      	movs	r2, #0
 80076ce:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	2220      	movs	r2, #32
 80076d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 80076da:	2301      	movs	r3, #1
 80076dc:	e012      	b.n	8007704 <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	681b      	ldr	r3, [r3, #0]
 80076e2:	2240      	movs	r2, #64	; 0x40
 80076e4:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	2200      	movs	r2, #0
 80076ea:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	689a      	ldr	r2, [r3, #8]
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80076fc:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 80076fe:	2300      	movs	r3, #0
 8007700:	e000      	b.n	8007704 <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 8007702:	2302      	movs	r3, #2
  }
}
 8007704:	4618      	mov	r0, r3
 8007706:	3710      	adds	r7, #16
 8007708:	46bd      	mov	sp, r7
 800770a:	bd80      	pop	{r7, pc}
 800770c:	08008549 	.word	0x08008549
 8007710:	0800859d 	.word	0x0800859d
 8007714:	080085b9 	.word	0x080085b9

08007718 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b088      	sub	sp, #32
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	69db      	ldr	r3, [r3, #28]
 8007726:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	689b      	ldr	r3, [r3, #8]
 8007736:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007738:	69fa      	ldr	r2, [r7, #28]
 800773a:	f640 030f 	movw	r3, #2063	; 0x80f
 800773e:	4013      	ands	r3, r2
 8007740:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007742:	693b      	ldr	r3, [r7, #16]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d118      	bne.n	800777a <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007748:	69fb      	ldr	r3, [r7, #28]
 800774a:	f003 0320 	and.w	r3, r3, #32
 800774e:	2b00      	cmp	r3, #0
 8007750:	d013      	beq.n	800777a <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007752:	69bb      	ldr	r3, [r7, #24]
 8007754:	f003 0320 	and.w	r3, r3, #32
 8007758:	2b00      	cmp	r3, #0
 800775a:	d104      	bne.n	8007766 <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007762:	2b00      	cmp	r3, #0
 8007764:	d009      	beq.n	800777a <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 8007766:	687b      	ldr	r3, [r7, #4]
 8007768:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800776a:	2b00      	cmp	r3, #0
 800776c:	f000 81fb 	beq.w	8007b66 <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8007774:	6878      	ldr	r0, [r7, #4]
 8007776:	4798      	blx	r3
      }
      return;
 8007778:	e1f5      	b.n	8007b66 <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	2b00      	cmp	r3, #0
 800777e:	f000 80ef 	beq.w	8007960 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007782:	697a      	ldr	r2, [r7, #20]
 8007784:	4b73      	ldr	r3, [pc, #460]	; (8007954 <HAL_UART_IRQHandler+0x23c>)
 8007786:	4013      	ands	r3, r2
 8007788:	2b00      	cmp	r3, #0
 800778a:	d105      	bne.n	8007798 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800778c:	69ba      	ldr	r2, [r7, #24]
 800778e:	4b72      	ldr	r3, [pc, #456]	; (8007958 <HAL_UART_IRQHandler+0x240>)
 8007790:	4013      	ands	r3, r2
 8007792:	2b00      	cmp	r3, #0
 8007794:	f000 80e4 	beq.w	8007960 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007798:	69fb      	ldr	r3, [r7, #28]
 800779a:	f003 0301 	and.w	r3, r3, #1
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d010      	beq.n	80077c4 <HAL_UART_IRQHandler+0xac>
 80077a2:	69bb      	ldr	r3, [r7, #24]
 80077a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d00b      	beq.n	80077c4 <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	2201      	movs	r2, #1
 80077b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077ba:	f043 0201 	orr.w	r2, r3, #1
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80077c4:	69fb      	ldr	r3, [r7, #28]
 80077c6:	f003 0302 	and.w	r3, r3, #2
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d010      	beq.n	80077f0 <HAL_UART_IRQHandler+0xd8>
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	f003 0301 	and.w	r3, r3, #1
 80077d4:	2b00      	cmp	r3, #0
 80077d6:	d00b      	beq.n	80077f0 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	2202      	movs	r2, #2
 80077de:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80077e6:	f043 0204 	orr.w	r2, r3, #4
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80077f0:	69fb      	ldr	r3, [r7, #28]
 80077f2:	f003 0304 	and.w	r3, r3, #4
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d010      	beq.n	800781c <HAL_UART_IRQHandler+0x104>
 80077fa:	697b      	ldr	r3, [r7, #20]
 80077fc:	f003 0301 	and.w	r3, r3, #1
 8007800:	2b00      	cmp	r3, #0
 8007802:	d00b      	beq.n	800781c <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	2204      	movs	r2, #4
 800780a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007812:	f043 0202 	orr.w	r2, r3, #2
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800781c:	69fb      	ldr	r3, [r7, #28]
 800781e:	f003 0308 	and.w	r3, r3, #8
 8007822:	2b00      	cmp	r3, #0
 8007824:	d015      	beq.n	8007852 <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007826:	69bb      	ldr	r3, [r7, #24]
 8007828:	f003 0320 	and.w	r3, r3, #32
 800782c:	2b00      	cmp	r3, #0
 800782e:	d104      	bne.n	800783a <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007830:	697a      	ldr	r2, [r7, #20]
 8007832:	4b48      	ldr	r3, [pc, #288]	; (8007954 <HAL_UART_IRQHandler+0x23c>)
 8007834:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007836:	2b00      	cmp	r3, #0
 8007838:	d00b      	beq.n	8007852 <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	2208      	movs	r2, #8
 8007840:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007848:	f043 0208 	orr.w	r2, r3, #8
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007852:	69fb      	ldr	r3, [r7, #28]
 8007854:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007858:	2b00      	cmp	r3, #0
 800785a:	d011      	beq.n	8007880 <HAL_UART_IRQHandler+0x168>
 800785c:	69bb      	ldr	r3, [r7, #24]
 800785e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007862:	2b00      	cmp	r3, #0
 8007864:	d00c      	beq.n	8007880 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800786e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007876:	f043 0220 	orr.w	r2, r3, #32
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007886:	2b00      	cmp	r3, #0
 8007888:	f000 816f 	beq.w	8007b6a <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800788c:	69fb      	ldr	r3, [r7, #28]
 800788e:	f003 0320 	and.w	r3, r3, #32
 8007892:	2b00      	cmp	r3, #0
 8007894:	d011      	beq.n	80078ba <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007896:	69bb      	ldr	r3, [r7, #24]
 8007898:	f003 0320 	and.w	r3, r3, #32
 800789c:	2b00      	cmp	r3, #0
 800789e:	d104      	bne.n	80078aa <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d007      	beq.n	80078ba <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d003      	beq.n	80078ba <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80078b6:	6878      	ldr	r0, [r7, #4]
 80078b8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80078c0:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	689b      	ldr	r3, [r3, #8]
 80078c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078cc:	2b40      	cmp	r3, #64	; 0x40
 80078ce:	d004      	beq.n	80078da <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d031      	beq.n	800793e <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80078da:	6878      	ldr	r0, [r7, #4]
 80078dc:	f000 fe03 	bl	80084e6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	689b      	ldr	r3, [r3, #8]
 80078e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078ea:	2b40      	cmp	r3, #64	; 0x40
 80078ec:	d123      	bne.n	8007936 <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	689a      	ldr	r2, [r3, #8]
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078fc:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007902:	2b00      	cmp	r3, #0
 8007904:	d013      	beq.n	800792e <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800790a:	4a14      	ldr	r2, [pc, #80]	; (800795c <HAL_UART_IRQHandler+0x244>)
 800790c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007912:	4618      	mov	r0, r3
 8007914:	f7fc fd6c 	bl	80043f0 <HAL_DMA_Abort_IT>
 8007918:	4603      	mov	r3, r0
 800791a:	2b00      	cmp	r3, #0
 800791c:	d017      	beq.n	800794e <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007922:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007924:	687a      	ldr	r2, [r7, #4]
 8007926:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8007928:	4610      	mov	r0, r2
 800792a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800792c:	e00f      	b.n	800794e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f000 f92f 	bl	8007b92 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007934:	e00b      	b.n	800794e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f000 f92b 	bl	8007b92 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800793c:	e007      	b.n	800794e <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800793e:	6878      	ldr	r0, [r7, #4]
 8007940:	f000 f927 	bl	8007b92 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	2200      	movs	r2, #0
 8007948:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 800794c:	e10d      	b.n	8007b6a <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800794e:	bf00      	nop
    return;
 8007950:	e10b      	b.n	8007b6a <HAL_UART_IRQHandler+0x452>
 8007952:	bf00      	nop
 8007954:	10000001 	.word	0x10000001
 8007958:	04000120 	.word	0x04000120
 800795c:	08008639 	.word	0x08008639

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007964:	2b01      	cmp	r3, #1
 8007966:	f040 80ab 	bne.w	8007ac0 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 800796a:	69fb      	ldr	r3, [r7, #28]
 800796c:	f003 0310 	and.w	r3, r3, #16
 8007970:	2b00      	cmp	r3, #0
 8007972:	f000 80a5 	beq.w	8007ac0 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8007976:	69bb      	ldr	r3, [r7, #24]
 8007978:	f003 0310 	and.w	r3, r3, #16
 800797c:	2b00      	cmp	r3, #0
 800797e:	f000 809f 	beq.w	8007ac0 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	2210      	movs	r2, #16
 8007988:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007994:	2b40      	cmp	r3, #64	; 0x40
 8007996:	d155      	bne.n	8007a44 <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	685b      	ldr	r3, [r3, #4]
 80079a0:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 80079a2:	893b      	ldrh	r3, [r7, #8]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	f000 80e2 	beq.w	8007b6e <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80079b0:	893a      	ldrh	r2, [r7, #8]
 80079b2:	429a      	cmp	r2, r3
 80079b4:	f080 80db 	bcs.w	8007b6e <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	893a      	ldrh	r2, [r7, #8]
 80079bc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f003 0320 	and.w	r3, r3, #32
 80079cc:	2b00      	cmp	r3, #0
 80079ce:	d12b      	bne.n	8007a28 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	681a      	ldr	r2, [r3, #0]
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80079de:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	689a      	ldr	r2, [r3, #8]
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	f022 0201 	bic.w	r2, r2, #1
 80079ee:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	689a      	ldr	r2, [r3, #8]
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80079fe:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	2220      	movs	r2, #32
 8007a04:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	681a      	ldr	r2, [r3, #0]
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	f022 0210 	bic.w	r2, r2, #16
 8007a1c:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007a22:	4618      	mov	r0, r3
 8007a24:	f7fc fc86 	bl	8004334 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007a34:	b29b      	uxth	r3, r3
 8007a36:	1ad3      	subs	r3, r2, r3
 8007a38:	b29b      	uxth	r3, r3
 8007a3a:	4619      	mov	r1, r3
 8007a3c:	6878      	ldr	r0, [r7, #4]
 8007a3e:	f000 f8b1 	bl	8007ba4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007a42:	e094      	b.n	8007b6e <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007a50:	b29b      	uxth	r3, r3
 8007a52:	1ad3      	subs	r3, r2, r3
 8007a54:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	f000 8087 	beq.w	8007b72 <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 8007a64:	897b      	ldrh	r3, [r7, #10]
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	f000 8083 	beq.w	8007b72 <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	681a      	ldr	r2, [r3, #0]
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007a7a:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	689b      	ldr	r3, [r3, #8]
 8007a82:	687a      	ldr	r2, [r7, #4]
 8007a84:	6812      	ldr	r2, [r2, #0]
 8007a86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007a8a:	f023 0301 	bic.w	r3, r3, #1
 8007a8e:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	2220      	movs	r2, #32
 8007a94:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f022 0210 	bic.w	r2, r2, #16
 8007ab2:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007ab4:	897b      	ldrh	r3, [r7, #10]
 8007ab6:	4619      	mov	r1, r3
 8007ab8:	6878      	ldr	r0, [r7, #4]
 8007aba:	f000 f873 	bl	8007ba4 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8007abe:	e058      	b.n	8007b72 <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007ac0:	69fb      	ldr	r3, [r7, #28]
 8007ac2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d00d      	beq.n	8007ae6 <HAL_UART_IRQHandler+0x3ce>
 8007aca:	697b      	ldr	r3, [r7, #20]
 8007acc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d008      	beq.n	8007ae6 <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007adc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007ade:	6878      	ldr	r0, [r7, #4]
 8007ae0:	f001 f8b6 	bl	8008c50 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007ae4:	e048      	b.n	8007b78 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007ae6:	69fb      	ldr	r3, [r7, #28]
 8007ae8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d012      	beq.n	8007b16 <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007af0:	69bb      	ldr	r3, [r7, #24]
 8007af2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d104      	bne.n	8007b04 <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8007afa:	697b      	ldr	r3, [r7, #20]
 8007afc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d008      	beq.n	8007b16 <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d034      	beq.n	8007b76 <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007b10:	6878      	ldr	r0, [r7, #4]
 8007b12:	4798      	blx	r3
    }
    return;
 8007b14:	e02f      	b.n	8007b76 <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8007b16:	69fb      	ldr	r3, [r7, #28]
 8007b18:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d008      	beq.n	8007b32 <HAL_UART_IRQHandler+0x41a>
 8007b20:	69bb      	ldr	r3, [r7, #24]
 8007b22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d003      	beq.n	8007b32 <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 8007b2a:	6878      	ldr	r0, [r7, #4]
 8007b2c:	f000 fd9a 	bl	8008664 <UART_EndTransmit_IT>
    return;
 8007b30:	e022      	b.n	8007b78 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8007b32:	69fb      	ldr	r3, [r7, #28]
 8007b34:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d008      	beq.n	8007b4e <HAL_UART_IRQHandler+0x436>
 8007b3c:	69bb      	ldr	r3, [r7, #24]
 8007b3e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d003      	beq.n	8007b4e <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007b46:	6878      	ldr	r0, [r7, #4]
 8007b48:	f001 f894 	bl	8008c74 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b4c:	e014      	b.n	8007b78 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8007b4e:	69fb      	ldr	r3, [r7, #28]
 8007b50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d00f      	beq.n	8007b78 <HAL_UART_IRQHandler+0x460>
 8007b58:	69bb      	ldr	r3, [r7, #24]
 8007b5a:	2b00      	cmp	r3, #0
 8007b5c:	da0c      	bge.n	8007b78 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007b5e:	6878      	ldr	r0, [r7, #4]
 8007b60:	f001 f87f 	bl	8008c62 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007b64:	e008      	b.n	8007b78 <HAL_UART_IRQHandler+0x460>
      return;
 8007b66:	bf00      	nop
 8007b68:	e006      	b.n	8007b78 <HAL_UART_IRQHandler+0x460>
    return;
 8007b6a:	bf00      	nop
 8007b6c:	e004      	b.n	8007b78 <HAL_UART_IRQHandler+0x460>
      return;
 8007b6e:	bf00      	nop
 8007b70:	e002      	b.n	8007b78 <HAL_UART_IRQHandler+0x460>
      return;
 8007b72:	bf00      	nop
 8007b74:	e000      	b.n	8007b78 <HAL_UART_IRQHandler+0x460>
    return;
 8007b76:	bf00      	nop
  }
}
 8007b78:	3720      	adds	r7, #32
 8007b7a:	46bd      	mov	sp, r7
 8007b7c:	bd80      	pop	{r7, pc}
 8007b7e:	bf00      	nop

08007b80 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007b80:	b480      	push	{r7}
 8007b82:	b083      	sub	sp, #12
 8007b84:	af00      	add	r7, sp, #0
 8007b86:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007b88:	bf00      	nop
 8007b8a:	370c      	adds	r7, #12
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bc80      	pop	{r7}
 8007b90:	4770      	bx	lr

08007b92 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007b92:	b480      	push	{r7}
 8007b94:	b083      	sub	sp, #12
 8007b96:	af00      	add	r7, sp, #0
 8007b98:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007b9a:	bf00      	nop
 8007b9c:	370c      	adds	r7, #12
 8007b9e:	46bd      	mov	sp, r7
 8007ba0:	bc80      	pop	{r7}
 8007ba2:	4770      	bx	lr

08007ba4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b083      	sub	sp, #12
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	460b      	mov	r3, r1
 8007bae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007bb0:	bf00      	nop
 8007bb2:	370c      	adds	r7, #12
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bc80      	pop	{r7}
 8007bb8:	4770      	bx	lr
	...

08007bbc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007bbc:	b5b0      	push	{r4, r5, r7, lr}
 8007bbe:	b088      	sub	sp, #32
 8007bc0:	af00      	add	r7, sp, #0
 8007bc2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007bc4:	2300      	movs	r3, #0
 8007bc6:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	689a      	ldr	r2, [r3, #8]
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	691b      	ldr	r3, [r3, #16]
 8007bd0:	431a      	orrs	r2, r3
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	695b      	ldr	r3, [r3, #20]
 8007bd6:	431a      	orrs	r2, r3
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	69db      	ldr	r3, [r3, #28]
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	4bab      	ldr	r3, [pc, #684]	; (8007e94 <UART_SetConfig+0x2d8>)
 8007be8:	4013      	ands	r3, r2
 8007bea:	687a      	ldr	r2, [r7, #4]
 8007bec:	6812      	ldr	r2, [r2, #0]
 8007bee:	69f9      	ldr	r1, [r7, #28]
 8007bf0:	430b      	orrs	r3, r1
 8007bf2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	685b      	ldr	r3, [r3, #4]
 8007bfa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	68da      	ldr	r2, [r3, #12]
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	681b      	ldr	r3, [r3, #0]
 8007c06:	430a      	orrs	r2, r1
 8007c08:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	699b      	ldr	r3, [r3, #24]
 8007c0e:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007c10:	687b      	ldr	r3, [r7, #4]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	4aa0      	ldr	r2, [pc, #640]	; (8007e98 <UART_SetConfig+0x2dc>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d004      	beq.n	8007c24 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6a1b      	ldr	r3, [r3, #32]
 8007c1e:	69fa      	ldr	r2, [r7, #28]
 8007c20:	4313      	orrs	r3, r2
 8007c22:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	689b      	ldr	r3, [r3, #8]
 8007c2a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8007c2e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8007c32:	687a      	ldr	r2, [r7, #4]
 8007c34:	6812      	ldr	r2, [r2, #0]
 8007c36:	69f9      	ldr	r1, [r7, #28]
 8007c38:	430b      	orrs	r3, r1
 8007c3a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007c42:	f023 010f 	bic.w	r1, r3, #15
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007c4a:	687b      	ldr	r3, [r7, #4]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	430a      	orrs	r2, r1
 8007c50:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a91      	ldr	r2, [pc, #580]	; (8007e9c <UART_SetConfig+0x2e0>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d122      	bne.n	8007ca2 <UART_SetConfig+0xe6>
 8007c5c:	2003      	movs	r0, #3
 8007c5e:	f7ff fc3b 	bl	80074d8 <LL_RCC_GetUSARTClockSource>
 8007c62:	4603      	mov	r3, r0
 8007c64:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 8007c68:	2b03      	cmp	r3, #3
 8007c6a:	d817      	bhi.n	8007c9c <UART_SetConfig+0xe0>
 8007c6c:	a201      	add	r2, pc, #4	; (adr r2, 8007c74 <UART_SetConfig+0xb8>)
 8007c6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c72:	bf00      	nop
 8007c74:	08007c85 	.word	0x08007c85
 8007c78:	08007c91 	.word	0x08007c91
 8007c7c:	08007c8b 	.word	0x08007c8b
 8007c80:	08007c97 	.word	0x08007c97
 8007c84:	2301      	movs	r3, #1
 8007c86:	76fb      	strb	r3, [r7, #27]
 8007c88:	e072      	b.n	8007d70 <UART_SetConfig+0x1b4>
 8007c8a:	2302      	movs	r3, #2
 8007c8c:	76fb      	strb	r3, [r7, #27]
 8007c8e:	e06f      	b.n	8007d70 <UART_SetConfig+0x1b4>
 8007c90:	2304      	movs	r3, #4
 8007c92:	76fb      	strb	r3, [r7, #27]
 8007c94:	e06c      	b.n	8007d70 <UART_SetConfig+0x1b4>
 8007c96:	2308      	movs	r3, #8
 8007c98:	76fb      	strb	r3, [r7, #27]
 8007c9a:	e069      	b.n	8007d70 <UART_SetConfig+0x1b4>
 8007c9c:	2310      	movs	r3, #16
 8007c9e:	76fb      	strb	r3, [r7, #27]
 8007ca0:	e066      	b.n	8007d70 <UART_SetConfig+0x1b4>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a7e      	ldr	r2, [pc, #504]	; (8007ea0 <UART_SetConfig+0x2e4>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d134      	bne.n	8007d16 <UART_SetConfig+0x15a>
 8007cac:	200c      	movs	r0, #12
 8007cae:	f7ff fc13 	bl	80074d8 <LL_RCC_GetUSARTClockSource>
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 8007cb8:	2b0c      	cmp	r3, #12
 8007cba:	d829      	bhi.n	8007d10 <UART_SetConfig+0x154>
 8007cbc:	a201      	add	r2, pc, #4	; (adr r2, 8007cc4 <UART_SetConfig+0x108>)
 8007cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007cc2:	bf00      	nop
 8007cc4:	08007cf9 	.word	0x08007cf9
 8007cc8:	08007d11 	.word	0x08007d11
 8007ccc:	08007d11 	.word	0x08007d11
 8007cd0:	08007d11 	.word	0x08007d11
 8007cd4:	08007d05 	.word	0x08007d05
 8007cd8:	08007d11 	.word	0x08007d11
 8007cdc:	08007d11 	.word	0x08007d11
 8007ce0:	08007d11 	.word	0x08007d11
 8007ce4:	08007cff 	.word	0x08007cff
 8007ce8:	08007d11 	.word	0x08007d11
 8007cec:	08007d11 	.word	0x08007d11
 8007cf0:	08007d11 	.word	0x08007d11
 8007cf4:	08007d0b 	.word	0x08007d0b
 8007cf8:	2300      	movs	r3, #0
 8007cfa:	76fb      	strb	r3, [r7, #27]
 8007cfc:	e038      	b.n	8007d70 <UART_SetConfig+0x1b4>
 8007cfe:	2302      	movs	r3, #2
 8007d00:	76fb      	strb	r3, [r7, #27]
 8007d02:	e035      	b.n	8007d70 <UART_SetConfig+0x1b4>
 8007d04:	2304      	movs	r3, #4
 8007d06:	76fb      	strb	r3, [r7, #27]
 8007d08:	e032      	b.n	8007d70 <UART_SetConfig+0x1b4>
 8007d0a:	2308      	movs	r3, #8
 8007d0c:	76fb      	strb	r3, [r7, #27]
 8007d0e:	e02f      	b.n	8007d70 <UART_SetConfig+0x1b4>
 8007d10:	2310      	movs	r3, #16
 8007d12:	76fb      	strb	r3, [r7, #27]
 8007d14:	e02c      	b.n	8007d70 <UART_SetConfig+0x1b4>
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a5f      	ldr	r2, [pc, #380]	; (8007e98 <UART_SetConfig+0x2dc>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d125      	bne.n	8007d6c <UART_SetConfig+0x1b0>
 8007d20:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 8007d24:	f7ff fbea 	bl	80074fc <LL_RCC_GetLPUARTClockSource>
 8007d28:	4603      	mov	r3, r0
 8007d2a:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007d2e:	d017      	beq.n	8007d60 <UART_SetConfig+0x1a4>
 8007d30:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007d34:	d817      	bhi.n	8007d66 <UART_SetConfig+0x1aa>
 8007d36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d3a:	d00b      	beq.n	8007d54 <UART_SetConfig+0x198>
 8007d3c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d40:	d811      	bhi.n	8007d66 <UART_SetConfig+0x1aa>
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d003      	beq.n	8007d4e <UART_SetConfig+0x192>
 8007d46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007d4a:	d006      	beq.n	8007d5a <UART_SetConfig+0x19e>
 8007d4c:	e00b      	b.n	8007d66 <UART_SetConfig+0x1aa>
 8007d4e:	2300      	movs	r3, #0
 8007d50:	76fb      	strb	r3, [r7, #27]
 8007d52:	e00d      	b.n	8007d70 <UART_SetConfig+0x1b4>
 8007d54:	2302      	movs	r3, #2
 8007d56:	76fb      	strb	r3, [r7, #27]
 8007d58:	e00a      	b.n	8007d70 <UART_SetConfig+0x1b4>
 8007d5a:	2304      	movs	r3, #4
 8007d5c:	76fb      	strb	r3, [r7, #27]
 8007d5e:	e007      	b.n	8007d70 <UART_SetConfig+0x1b4>
 8007d60:	2308      	movs	r3, #8
 8007d62:	76fb      	strb	r3, [r7, #27]
 8007d64:	e004      	b.n	8007d70 <UART_SetConfig+0x1b4>
 8007d66:	2310      	movs	r3, #16
 8007d68:	76fb      	strb	r3, [r7, #27]
 8007d6a:	e001      	b.n	8007d70 <UART_SetConfig+0x1b4>
 8007d6c:	2310      	movs	r3, #16
 8007d6e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a48      	ldr	r2, [pc, #288]	; (8007e98 <UART_SetConfig+0x2dc>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	f040 8098 	bne.w	8007eac <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007d7c:	7efb      	ldrb	r3, [r7, #27]
 8007d7e:	2b08      	cmp	r3, #8
 8007d80:	d823      	bhi.n	8007dca <UART_SetConfig+0x20e>
 8007d82:	a201      	add	r2, pc, #4	; (adr r2, 8007d88 <UART_SetConfig+0x1cc>)
 8007d84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d88:	08007dad 	.word	0x08007dad
 8007d8c:	08007dcb 	.word	0x08007dcb
 8007d90:	08007db5 	.word	0x08007db5
 8007d94:	08007dcb 	.word	0x08007dcb
 8007d98:	08007dbb 	.word	0x08007dbb
 8007d9c:	08007dcb 	.word	0x08007dcb
 8007da0:	08007dcb 	.word	0x08007dcb
 8007da4:	08007dcb 	.word	0x08007dcb
 8007da8:	08007dc3 	.word	0x08007dc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007dac:	f7fe f894 	bl	8005ed8 <HAL_RCC_GetPCLK1Freq>
 8007db0:	6178      	str	r0, [r7, #20]
        break;
 8007db2:	e00f      	b.n	8007dd4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007db4:	4b3b      	ldr	r3, [pc, #236]	; (8007ea4 <UART_SetConfig+0x2e8>)
 8007db6:	617b      	str	r3, [r7, #20]
        break;
 8007db8:	e00c      	b.n	8007dd4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007dba:	f7fd ffd9 	bl	8005d70 <HAL_RCC_GetSysClockFreq>
 8007dbe:	6178      	str	r0, [r7, #20]
        break;
 8007dc0:	e008      	b.n	8007dd4 <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007dc2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007dc6:	617b      	str	r3, [r7, #20]
        break;
 8007dc8:	e004      	b.n	8007dd4 <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8007dca:	2300      	movs	r3, #0
 8007dcc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	76bb      	strb	r3, [r7, #26]
        break;
 8007dd2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007dd4:	697b      	ldr	r3, [r7, #20]
 8007dd6:	2b00      	cmp	r3, #0
 8007dd8:	f000 8128 	beq.w	800802c <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de0:	4a31      	ldr	r2, [pc, #196]	; (8007ea8 <UART_SetConfig+0x2ec>)
 8007de2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007de6:	461a      	mov	r2, r3
 8007de8:	697b      	ldr	r3, [r7, #20]
 8007dea:	fbb3 f3f2 	udiv	r3, r3, r2
 8007dee:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	685a      	ldr	r2, [r3, #4]
 8007df4:	4613      	mov	r3, r2
 8007df6:	005b      	lsls	r3, r3, #1
 8007df8:	4413      	add	r3, r2
 8007dfa:	68ba      	ldr	r2, [r7, #8]
 8007dfc:	429a      	cmp	r2, r3
 8007dfe:	d305      	bcc.n	8007e0c <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	685b      	ldr	r3, [r3, #4]
 8007e04:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007e06:	68ba      	ldr	r2, [r7, #8]
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d902      	bls.n	8007e12 <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	76bb      	strb	r3, [r7, #26]
 8007e10:	e10c      	b.n	800802c <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e12:	697b      	ldr	r3, [r7, #20]
 8007e14:	4618      	mov	r0, r3
 8007e16:	f04f 0100 	mov.w	r1, #0
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e1e:	4a22      	ldr	r2, [pc, #136]	; (8007ea8 <UART_SetConfig+0x2ec>)
 8007e20:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e24:	b29a      	uxth	r2, r3
 8007e26:	f04f 0300 	mov.w	r3, #0
 8007e2a:	f7f8 fe97 	bl	8000b5c <__aeabi_uldivmod>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	460b      	mov	r3, r1
 8007e32:	4610      	mov	r0, r2
 8007e34:	4619      	mov	r1, r3
 8007e36:	f04f 0200 	mov.w	r2, #0
 8007e3a:	f04f 0300 	mov.w	r3, #0
 8007e3e:	020b      	lsls	r3, r1, #8
 8007e40:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007e44:	0202      	lsls	r2, r0, #8
 8007e46:	6879      	ldr	r1, [r7, #4]
 8007e48:	6849      	ldr	r1, [r1, #4]
 8007e4a:	0849      	lsrs	r1, r1, #1
 8007e4c:	4608      	mov	r0, r1
 8007e4e:	f04f 0100 	mov.w	r1, #0
 8007e52:	1814      	adds	r4, r2, r0
 8007e54:	eb43 0501 	adc.w	r5, r3, r1
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	685b      	ldr	r3, [r3, #4]
 8007e5c:	461a      	mov	r2, r3
 8007e5e:	f04f 0300 	mov.w	r3, #0
 8007e62:	4620      	mov	r0, r4
 8007e64:	4629      	mov	r1, r5
 8007e66:	f7f8 fe79 	bl	8000b5c <__aeabi_uldivmod>
 8007e6a:	4602      	mov	r2, r0
 8007e6c:	460b      	mov	r3, r1
 8007e6e:	4613      	mov	r3, r2
 8007e70:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007e72:	693b      	ldr	r3, [r7, #16]
 8007e74:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007e78:	d308      	bcc.n	8007e8c <UART_SetConfig+0x2d0>
 8007e7a:	693b      	ldr	r3, [r7, #16]
 8007e7c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007e80:	d204      	bcs.n	8007e8c <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	693a      	ldr	r2, [r7, #16]
 8007e88:	60da      	str	r2, [r3, #12]
 8007e8a:	e0cf      	b.n	800802c <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	76bb      	strb	r3, [r7, #26]
 8007e90:	e0cc      	b.n	800802c <UART_SetConfig+0x470>
 8007e92:	bf00      	nop
 8007e94:	cfff69f3 	.word	0xcfff69f3
 8007e98:	40008000 	.word	0x40008000
 8007e9c:	40013800 	.word	0x40013800
 8007ea0:	40004400 	.word	0x40004400
 8007ea4:	00f42400 	.word	0x00f42400
 8007ea8:	0801aff0 	.word	0x0801aff0
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	69db      	ldr	r3, [r3, #28]
 8007eb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007eb4:	d165      	bne.n	8007f82 <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 8007eb6:	7efb      	ldrb	r3, [r7, #27]
 8007eb8:	2b08      	cmp	r3, #8
 8007eba:	d828      	bhi.n	8007f0e <UART_SetConfig+0x352>
 8007ebc:	a201      	add	r2, pc, #4	; (adr r2, 8007ec4 <UART_SetConfig+0x308>)
 8007ebe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ec2:	bf00      	nop
 8007ec4:	08007ee9 	.word	0x08007ee9
 8007ec8:	08007ef1 	.word	0x08007ef1
 8007ecc:	08007ef9 	.word	0x08007ef9
 8007ed0:	08007f0f 	.word	0x08007f0f
 8007ed4:	08007eff 	.word	0x08007eff
 8007ed8:	08007f0f 	.word	0x08007f0f
 8007edc:	08007f0f 	.word	0x08007f0f
 8007ee0:	08007f0f 	.word	0x08007f0f
 8007ee4:	08007f07 	.word	0x08007f07
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007ee8:	f7fd fff6 	bl	8005ed8 <HAL_RCC_GetPCLK1Freq>
 8007eec:	6178      	str	r0, [r7, #20]
        break;
 8007eee:	e013      	b.n	8007f18 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007ef0:	f7fe f804 	bl	8005efc <HAL_RCC_GetPCLK2Freq>
 8007ef4:	6178      	str	r0, [r7, #20]
        break;
 8007ef6:	e00f      	b.n	8007f18 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007ef8:	4b56      	ldr	r3, [pc, #344]	; (8008054 <UART_SetConfig+0x498>)
 8007efa:	617b      	str	r3, [r7, #20]
        break;
 8007efc:	e00c      	b.n	8007f18 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007efe:	f7fd ff37 	bl	8005d70 <HAL_RCC_GetSysClockFreq>
 8007f02:	6178      	str	r0, [r7, #20]
        break;
 8007f04:	e008      	b.n	8007f18 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f06:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f0a:	617b      	str	r3, [r7, #20]
        break;
 8007f0c:	e004      	b.n	8007f18 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 8007f0e:	2300      	movs	r3, #0
 8007f10:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007f12:	2301      	movs	r3, #1
 8007f14:	76bb      	strb	r3, [r7, #26]
        break;
 8007f16:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007f18:	697b      	ldr	r3, [r7, #20]
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	f000 8086 	beq.w	800802c <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f24:	4a4c      	ldr	r2, [pc, #304]	; (8008058 <UART_SetConfig+0x49c>)
 8007f26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	697b      	ldr	r3, [r7, #20]
 8007f2e:	fbb3 f3f2 	udiv	r3, r3, r2
 8007f32:	005a      	lsls	r2, r3, #1
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	685b      	ldr	r3, [r3, #4]
 8007f38:	085b      	lsrs	r3, r3, #1
 8007f3a:	441a      	add	r2, r3
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	685b      	ldr	r3, [r3, #4]
 8007f40:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f44:	b29b      	uxth	r3, r3
 8007f46:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f48:	693b      	ldr	r3, [r7, #16]
 8007f4a:	2b0f      	cmp	r3, #15
 8007f4c:	d916      	bls.n	8007f7c <UART_SetConfig+0x3c0>
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f54:	d212      	bcs.n	8007f7c <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007f56:	693b      	ldr	r3, [r7, #16]
 8007f58:	b29b      	uxth	r3, r3
 8007f5a:	f023 030f 	bic.w	r3, r3, #15
 8007f5e:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007f60:	693b      	ldr	r3, [r7, #16]
 8007f62:	085b      	lsrs	r3, r3, #1
 8007f64:	b29b      	uxth	r3, r3
 8007f66:	f003 0307 	and.w	r3, r3, #7
 8007f6a:	b29a      	uxth	r2, r3
 8007f6c:	89fb      	ldrh	r3, [r7, #14]
 8007f6e:	4313      	orrs	r3, r2
 8007f70:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	89fa      	ldrh	r2, [r7, #14]
 8007f78:	60da      	str	r2, [r3, #12]
 8007f7a:	e057      	b.n	800802c <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8007f7c:	2301      	movs	r3, #1
 8007f7e:	76bb      	strb	r3, [r7, #26]
 8007f80:	e054      	b.n	800802c <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007f82:	7efb      	ldrb	r3, [r7, #27]
 8007f84:	2b08      	cmp	r3, #8
 8007f86:	d828      	bhi.n	8007fda <UART_SetConfig+0x41e>
 8007f88:	a201      	add	r2, pc, #4	; (adr r2, 8007f90 <UART_SetConfig+0x3d4>)
 8007f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f8e:	bf00      	nop
 8007f90:	08007fb5 	.word	0x08007fb5
 8007f94:	08007fbd 	.word	0x08007fbd
 8007f98:	08007fc5 	.word	0x08007fc5
 8007f9c:	08007fdb 	.word	0x08007fdb
 8007fa0:	08007fcb 	.word	0x08007fcb
 8007fa4:	08007fdb 	.word	0x08007fdb
 8007fa8:	08007fdb 	.word	0x08007fdb
 8007fac:	08007fdb 	.word	0x08007fdb
 8007fb0:	08007fd3 	.word	0x08007fd3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007fb4:	f7fd ff90 	bl	8005ed8 <HAL_RCC_GetPCLK1Freq>
 8007fb8:	6178      	str	r0, [r7, #20]
        break;
 8007fba:	e013      	b.n	8007fe4 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007fbc:	f7fd ff9e 	bl	8005efc <HAL_RCC_GetPCLK2Freq>
 8007fc0:	6178      	str	r0, [r7, #20]
        break;
 8007fc2:	e00f      	b.n	8007fe4 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007fc4:	4b23      	ldr	r3, [pc, #140]	; (8008054 <UART_SetConfig+0x498>)
 8007fc6:	617b      	str	r3, [r7, #20]
        break;
 8007fc8:	e00c      	b.n	8007fe4 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007fca:	f7fd fed1 	bl	8005d70 <HAL_RCC_GetSysClockFreq>
 8007fce:	6178      	str	r0, [r7, #20]
        break;
 8007fd0:	e008      	b.n	8007fe4 <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007fd2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007fd6:	617b      	str	r3, [r7, #20]
        break;
 8007fd8:	e004      	b.n	8007fe4 <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 8007fda:	2300      	movs	r3, #0
 8007fdc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007fde:	2301      	movs	r3, #1
 8007fe0:	76bb      	strb	r3, [r7, #26]
        break;
 8007fe2:	bf00      	nop
    }

    if (pclk != 0U)
 8007fe4:	697b      	ldr	r3, [r7, #20]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d020      	beq.n	800802c <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007fee:	4a1a      	ldr	r2, [pc, #104]	; (8008058 <UART_SetConfig+0x49c>)
 8007ff0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007ff4:	461a      	mov	r2, r3
 8007ff6:	697b      	ldr	r3, [r7, #20]
 8007ff8:	fbb3 f2f2 	udiv	r2, r3, r2
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	685b      	ldr	r3, [r3, #4]
 8008000:	085b      	lsrs	r3, r3, #1
 8008002:	441a      	add	r2, r3
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	685b      	ldr	r3, [r3, #4]
 8008008:	fbb2 f3f3 	udiv	r3, r2, r3
 800800c:	b29b      	uxth	r3, r3
 800800e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008010:	693b      	ldr	r3, [r7, #16]
 8008012:	2b0f      	cmp	r3, #15
 8008014:	d908      	bls.n	8008028 <UART_SetConfig+0x46c>
 8008016:	693b      	ldr	r3, [r7, #16]
 8008018:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800801c:	d204      	bcs.n	8008028 <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	693a      	ldr	r2, [r7, #16]
 8008024:	60da      	str	r2, [r3, #12]
 8008026:	e001      	b.n	800802c <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8008028:	2301      	movs	r3, #1
 800802a:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	2201      	movs	r2, #1
 8008030:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	2201      	movs	r2, #1
 8008038:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	2200      	movs	r2, #0
 8008040:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	2200      	movs	r2, #0
 8008046:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008048:	7ebb      	ldrb	r3, [r7, #26]
}
 800804a:	4618      	mov	r0, r3
 800804c:	3720      	adds	r7, #32
 800804e:	46bd      	mov	sp, r7
 8008050:	bdb0      	pop	{r4, r5, r7, pc}
 8008052:	bf00      	nop
 8008054:	00f42400 	.word	0x00f42400
 8008058:	0801aff0 	.word	0x0801aff0

0800805c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800805c:	b480      	push	{r7}
 800805e:	b083      	sub	sp, #12
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008068:	f003 0301 	and.w	r3, r3, #1
 800806c:	2b00      	cmp	r3, #0
 800806e:	d00a      	beq.n	8008086 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	685b      	ldr	r3, [r3, #4]
 8008076:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	681b      	ldr	r3, [r3, #0]
 8008082:	430a      	orrs	r2, r1
 8008084:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800808a:	f003 0302 	and.w	r3, r3, #2
 800808e:	2b00      	cmp	r3, #0
 8008090:	d00a      	beq.n	80080a8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	685b      	ldr	r3, [r3, #4]
 8008098:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	430a      	orrs	r2, r1
 80080a6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080ac:	f003 0304 	and.w	r3, r3, #4
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d00a      	beq.n	80080ca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	685b      	ldr	r3, [r3, #4]
 80080ba:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	430a      	orrs	r2, r1
 80080c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080ce:	f003 0308 	and.w	r3, r3, #8
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00a      	beq.n	80080ec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	430a      	orrs	r2, r1
 80080ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80080f0:	f003 0310 	and.w	r3, r3, #16
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d00a      	beq.n	800810e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	689b      	ldr	r3, [r3, #8]
 80080fe:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	430a      	orrs	r2, r1
 800810c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008112:	f003 0320 	and.w	r3, r3, #32
 8008116:	2b00      	cmp	r3, #0
 8008118:	d00a      	beq.n	8008130 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	681b      	ldr	r3, [r3, #0]
 800811e:	689b      	ldr	r3, [r3, #8]
 8008120:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	430a      	orrs	r2, r1
 800812e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008134:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008138:	2b00      	cmp	r3, #0
 800813a:	d01a      	beq.n	8008172 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	685b      	ldr	r3, [r3, #4]
 8008142:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	430a      	orrs	r2, r1
 8008150:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008156:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800815a:	d10a      	bne.n	8008172 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	430a      	orrs	r2, r1
 8008170:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008176:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800817a:	2b00      	cmp	r3, #0
 800817c:	d00a      	beq.n	8008194 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	685b      	ldr	r3, [r3, #4]
 8008184:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	430a      	orrs	r2, r1
 8008192:	605a      	str	r2, [r3, #4]
  }
}
 8008194:	bf00      	nop
 8008196:	370c      	adds	r7, #12
 8008198:	46bd      	mov	sp, r7
 800819a:	bc80      	pop	{r7}
 800819c:	4770      	bx	lr

0800819e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800819e:	b580      	push	{r7, lr}
 80081a0:	b086      	sub	sp, #24
 80081a2:	af02      	add	r7, sp, #8
 80081a4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	2200      	movs	r2, #0
 80081aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80081ae:	f7fa f82b 	bl	8002208 <HAL_GetTick>
 80081b2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f003 0308 	and.w	r3, r3, #8
 80081be:	2b08      	cmp	r3, #8
 80081c0:	d10e      	bne.n	80081e0 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081c2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80081c6:	9300      	str	r3, [sp, #0]
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	2200      	movs	r2, #0
 80081cc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80081d0:	6878      	ldr	r0, [r7, #4]
 80081d2:	f000 f82f 	bl	8008234 <UART_WaitOnFlagUntilTimeout>
 80081d6:	4603      	mov	r3, r0
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d001      	beq.n	80081e0 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80081dc:	2303      	movs	r3, #3
 80081de:	e025      	b.n	800822c <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	681b      	ldr	r3, [r3, #0]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f003 0304 	and.w	r3, r3, #4
 80081ea:	2b04      	cmp	r3, #4
 80081ec:	d10e      	bne.n	800820c <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80081ee:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80081f2:	9300      	str	r3, [sp, #0]
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2200      	movs	r2, #0
 80081f8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80081fc:	6878      	ldr	r0, [r7, #4]
 80081fe:	f000 f819 	bl	8008234 <UART_WaitOnFlagUntilTimeout>
 8008202:	4603      	mov	r3, r0
 8008204:	2b00      	cmp	r3, #0
 8008206:	d001      	beq.n	800820c <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008208:	2303      	movs	r3, #3
 800820a:	e00f      	b.n	800822c <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2220      	movs	r2, #32
 8008210:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	2220      	movs	r2, #32
 8008218:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	2200      	movs	r2, #0
 8008220:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2200      	movs	r2, #0
 8008226:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 800822a:	2300      	movs	r3, #0
}
 800822c:	4618      	mov	r0, r3
 800822e:	3710      	adds	r7, #16
 8008230:	46bd      	mov	sp, r7
 8008232:	bd80      	pop	{r7, pc}

08008234 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008234:	b580      	push	{r7, lr}
 8008236:	b084      	sub	sp, #16
 8008238:	af00      	add	r7, sp, #0
 800823a:	60f8      	str	r0, [r7, #12]
 800823c:	60b9      	str	r1, [r7, #8]
 800823e:	603b      	str	r3, [r7, #0]
 8008240:	4613      	mov	r3, r2
 8008242:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008244:	e062      	b.n	800830c <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008246:	69bb      	ldr	r3, [r7, #24]
 8008248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800824c:	d05e      	beq.n	800830c <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800824e:	f7f9 ffdb 	bl	8002208 <HAL_GetTick>
 8008252:	4602      	mov	r2, r0
 8008254:	683b      	ldr	r3, [r7, #0]
 8008256:	1ad3      	subs	r3, r2, r3
 8008258:	69ba      	ldr	r2, [r7, #24]
 800825a:	429a      	cmp	r2, r3
 800825c:	d302      	bcc.n	8008264 <UART_WaitOnFlagUntilTimeout+0x30>
 800825e:	69bb      	ldr	r3, [r7, #24]
 8008260:	2b00      	cmp	r3, #0
 8008262:	d11d      	bne.n	80082a0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	681a      	ldr	r2, [r3, #0]
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008272:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	689a      	ldr	r2, [r3, #8]
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	f022 0201 	bic.w	r2, r2, #1
 8008282:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008284:	68fb      	ldr	r3, [r7, #12]
 8008286:	2220      	movs	r2, #32
 8008288:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	2220      	movs	r2, #32
 8008290:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	2200      	movs	r2, #0
 8008298:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800829c:	2303      	movs	r3, #3
 800829e:	e045      	b.n	800832c <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	f003 0304 	and.w	r3, r3, #4
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d02e      	beq.n	800830c <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80082ae:	68fb      	ldr	r3, [r7, #12]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	69db      	ldr	r3, [r3, #28]
 80082b4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80082b8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80082bc:	d126      	bne.n	800830c <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80082be:	68fb      	ldr	r3, [r7, #12]
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80082c6:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	681a      	ldr	r2, [r3, #0]
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	681b      	ldr	r3, [r3, #0]
 80082d2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80082d6:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	689a      	ldr	r2, [r3, #8]
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	f022 0201 	bic.w	r2, r2, #1
 80082e6:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	2220      	movs	r2, #32
 80082ec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 80082f0:	68fb      	ldr	r3, [r7, #12]
 80082f2:	2220      	movs	r2, #32
 80082f4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	2220      	movs	r2, #32
 80082fc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008300:	68fb      	ldr	r3, [r7, #12]
 8008302:	2200      	movs	r2, #0
 8008304:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008308:	2303      	movs	r3, #3
 800830a:	e00f      	b.n	800832c <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	69da      	ldr	r2, [r3, #28]
 8008312:	68bb      	ldr	r3, [r7, #8]
 8008314:	4013      	ands	r3, r2
 8008316:	68ba      	ldr	r2, [r7, #8]
 8008318:	429a      	cmp	r2, r3
 800831a:	bf0c      	ite	eq
 800831c:	2301      	moveq	r3, #1
 800831e:	2300      	movne	r3, #0
 8008320:	b2db      	uxtb	r3, r3
 8008322:	461a      	mov	r2, r3
 8008324:	79fb      	ldrb	r3, [r7, #7]
 8008326:	429a      	cmp	r2, r3
 8008328:	d08d      	beq.n	8008246 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800832a:	2300      	movs	r3, #0
}
 800832c:	4618      	mov	r0, r3
 800832e:	3710      	adds	r7, #16
 8008330:	46bd      	mov	sp, r7
 8008332:	bd80      	pop	{r7, pc}

08008334 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008334:	b480      	push	{r7}
 8008336:	b085      	sub	sp, #20
 8008338:	af00      	add	r7, sp, #0
 800833a:	60f8      	str	r0, [r7, #12]
 800833c:	60b9      	str	r1, [r7, #8]
 800833e:	4613      	mov	r3, r2
 8008340:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	68ba      	ldr	r2, [r7, #8]
 8008346:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	88fa      	ldrh	r2, [r7, #6]
 800834c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	88fa      	ldrh	r2, [r7, #6]
 8008354:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	2200      	movs	r2, #0
 800835c:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800835e:	68fb      	ldr	r3, [r7, #12]
 8008360:	689b      	ldr	r3, [r3, #8]
 8008362:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008366:	d10e      	bne.n	8008386 <UART_Start_Receive_IT+0x52>
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	691b      	ldr	r3, [r3, #16]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d105      	bne.n	800837c <UART_Start_Receive_IT+0x48>
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008376:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800837a:	e02d      	b.n	80083d8 <UART_Start_Receive_IT+0xa4>
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	22ff      	movs	r2, #255	; 0xff
 8008380:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008384:	e028      	b.n	80083d8 <UART_Start_Receive_IT+0xa4>
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	2b00      	cmp	r3, #0
 800838c:	d10d      	bne.n	80083aa <UART_Start_Receive_IT+0x76>
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	691b      	ldr	r3, [r3, #16]
 8008392:	2b00      	cmp	r3, #0
 8008394:	d104      	bne.n	80083a0 <UART_Start_Receive_IT+0x6c>
 8008396:	68fb      	ldr	r3, [r7, #12]
 8008398:	22ff      	movs	r2, #255	; 0xff
 800839a:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800839e:	e01b      	b.n	80083d8 <UART_Start_Receive_IT+0xa4>
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	227f      	movs	r2, #127	; 0x7f
 80083a4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80083a8:	e016      	b.n	80083d8 <UART_Start_Receive_IT+0xa4>
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	689b      	ldr	r3, [r3, #8]
 80083ae:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80083b2:	d10d      	bne.n	80083d0 <UART_Start_Receive_IT+0x9c>
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	691b      	ldr	r3, [r3, #16]
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d104      	bne.n	80083c6 <UART_Start_Receive_IT+0x92>
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	227f      	movs	r2, #127	; 0x7f
 80083c0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80083c4:	e008      	b.n	80083d8 <UART_Start_Receive_IT+0xa4>
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	223f      	movs	r2, #63	; 0x3f
 80083ca:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 80083ce:	e003      	b.n	80083d8 <UART_Start_Receive_IT+0xa4>
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	2200      	movs	r2, #0
 80083d4:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2200      	movs	r2, #0
 80083dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	2222      	movs	r2, #34	; 0x22
 80083e4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	689a      	ldr	r2, [r3, #8]
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	681b      	ldr	r3, [r3, #0]
 80083f2:	f042 0201 	orr.w	r2, r2, #1
 80083f6:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083fc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8008400:	d12a      	bne.n	8008458 <UART_Start_Receive_IT+0x124>
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008408:	88fa      	ldrh	r2, [r7, #6]
 800840a:	429a      	cmp	r2, r3
 800840c:	d324      	bcc.n	8008458 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	689b      	ldr	r3, [r3, #8]
 8008412:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008416:	d107      	bne.n	8008428 <UART_Start_Receive_IT+0xf4>
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	691b      	ldr	r3, [r3, #16]
 800841c:	2b00      	cmp	r3, #0
 800841e:	d103      	bne.n	8008428 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	4a1e      	ldr	r2, [pc, #120]	; (800849c <UART_Start_Receive_IT+0x168>)
 8008424:	671a      	str	r2, [r3, #112]	; 0x70
 8008426:	e002      	b.n	800842e <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8008428:	68fb      	ldr	r3, [r7, #12]
 800842a:	4a1d      	ldr	r2, [pc, #116]	; (80084a0 <UART_Start_Receive_IT+0x16c>)
 800842c:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 800842e:	68fb      	ldr	r3, [r7, #12]
 8008430:	2200      	movs	r2, #0
 8008432:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	681a      	ldr	r2, [r3, #0]
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008444:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	689a      	ldr	r2, [r3, #8]
 800844c:	68fb      	ldr	r3, [r7, #12]
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8008454:	609a      	str	r2, [r3, #8]
 8008456:	e01b      	b.n	8008490 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	689b      	ldr	r3, [r3, #8]
 800845c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008460:	d107      	bne.n	8008472 <UART_Start_Receive_IT+0x13e>
 8008462:	68fb      	ldr	r3, [r7, #12]
 8008464:	691b      	ldr	r3, [r3, #16]
 8008466:	2b00      	cmp	r3, #0
 8008468:	d103      	bne.n	8008472 <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	4a0d      	ldr	r2, [pc, #52]	; (80084a4 <UART_Start_Receive_IT+0x170>)
 800846e:	671a      	str	r2, [r3, #112]	; 0x70
 8008470:	e002      	b.n	8008478 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	4a0c      	ldr	r2, [pc, #48]	; (80084a8 <UART_Start_Receive_IT+0x174>)
 8008476:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	2200      	movs	r2, #0
 800847c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	681a      	ldr	r2, [r3, #0]
 8008486:	68fb      	ldr	r3, [r7, #12]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 800848e:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8008490:	2300      	movs	r3, #0
}
 8008492:	4618      	mov	r0, r3
 8008494:	3714      	adds	r7, #20
 8008496:	46bd      	mov	sp, r7
 8008498:	bc80      	pop	{r7}
 800849a:	4770      	bx	lr
 800849c:	08008a4d 	.word	0x08008a4d
 80084a0:	08008849 	.word	0x08008849
 80084a4:	08008771 	.word	0x08008771
 80084a8:	08008699 	.word	0x08008699

080084ac <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80084ac:	b480      	push	{r7}
 80084ae:	b083      	sub	sp, #12
 80084b0:	af00      	add	r7, sp, #0
 80084b2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	681a      	ldr	r2, [r3, #0]
 80084ba:	687b      	ldr	r3, [r7, #4]
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80084c2:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	689a      	ldr	r2, [r3, #8]
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 80084d2:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	2220      	movs	r2, #32
 80084d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 80084dc:	bf00      	nop
 80084de:	370c      	adds	r7, #12
 80084e0:	46bd      	mov	sp, r7
 80084e2:	bc80      	pop	{r7}
 80084e4:	4770      	bx	lr

080084e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80084e6:	b480      	push	{r7}
 80084e8:	b083      	sub	sp, #12
 80084ea:	af00      	add	r7, sp, #0
 80084ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	681a      	ldr	r2, [r3, #0]
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80084fc:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	689b      	ldr	r3, [r3, #8]
 8008504:	687a      	ldr	r2, [r7, #4]
 8008506:	6812      	ldr	r2, [r2, #0]
 8008508:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800850c:	f023 0301 	bic.w	r3, r3, #1
 8008510:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008516:	2b01      	cmp	r3, #1
 8008518:	d107      	bne.n	800852a <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	681b      	ldr	r3, [r3, #0]
 800851e:	681a      	ldr	r2, [r3, #0]
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	f022 0210 	bic.w	r2, r2, #16
 8008528:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2220      	movs	r2, #32
 800852e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	2200      	movs	r2, #0
 8008536:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	671a      	str	r2, [r3, #112]	; 0x70
}
 800853e:	bf00      	nop
 8008540:	370c      	adds	r7, #12
 8008542:	46bd      	mov	sp, r7
 8008544:	bc80      	pop	{r7}
 8008546:	4770      	bx	lr

08008548 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b084      	sub	sp, #16
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008554:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	f003 0320 	and.w	r3, r3, #32
 8008560:	2b00      	cmp	r3, #0
 8008562:	d114      	bne.n	800858e <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	2200      	movs	r2, #0
 8008568:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	681b      	ldr	r3, [r3, #0]
 8008570:	689a      	ldr	r2, [r3, #8]
 8008572:	68fb      	ldr	r3, [r7, #12]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800857a:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	681b      	ldr	r3, [r3, #0]
 8008580:	681a      	ldr	r2, [r3, #0]
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	681b      	ldr	r3, [r3, #0]
 8008586:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800858a:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800858c:	e002      	b.n	8008594 <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 800858e:	68f8      	ldr	r0, [r7, #12]
 8008590:	f7fa fabc 	bl	8002b0c <HAL_UART_TxCpltCallback>
}
 8008594:	bf00      	nop
 8008596:	3710      	adds	r7, #16
 8008598:	46bd      	mov	sp, r7
 800859a:	bd80      	pop	{r7, pc}

0800859c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b084      	sub	sp, #16
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085a8:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80085aa:	68f8      	ldr	r0, [r7, #12]
 80085ac:	f7ff fae8 	bl	8007b80 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80085b0:	bf00      	nop
 80085b2:	3710      	adds	r7, #16
 80085b4:	46bd      	mov	sp, r7
 80085b6:	bd80      	pop	{r7, pc}

080085b8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80085b8:	b580      	push	{r7, lr}
 80085ba:	b086      	sub	sp, #24
 80085bc:	af00      	add	r7, sp, #0
 80085be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085c4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80085c6:	697b      	ldr	r3, [r7, #20]
 80085c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80085cc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80085ce:	697b      	ldr	r3, [r7, #20]
 80085d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085d4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	689b      	ldr	r3, [r3, #8]
 80085dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80085e0:	2b80      	cmp	r3, #128	; 0x80
 80085e2:	d109      	bne.n	80085f8 <UART_DMAError+0x40>
 80085e4:	693b      	ldr	r3, [r7, #16]
 80085e6:	2b21      	cmp	r3, #33	; 0x21
 80085e8:	d106      	bne.n	80085f8 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80085ea:	697b      	ldr	r3, [r7, #20]
 80085ec:	2200      	movs	r2, #0
 80085ee:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 80085f2:	6978      	ldr	r0, [r7, #20]
 80085f4:	f7ff ff5a 	bl	80084ac <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	681b      	ldr	r3, [r3, #0]
 80085fc:	689b      	ldr	r3, [r3, #8]
 80085fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008602:	2b40      	cmp	r3, #64	; 0x40
 8008604:	d109      	bne.n	800861a <UART_DMAError+0x62>
 8008606:	68fb      	ldr	r3, [r7, #12]
 8008608:	2b22      	cmp	r3, #34	; 0x22
 800860a:	d106      	bne.n	800861a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800860c:	697b      	ldr	r3, [r7, #20]
 800860e:	2200      	movs	r2, #0
 8008610:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8008614:	6978      	ldr	r0, [r7, #20]
 8008616:	f7ff ff66 	bl	80084e6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800861a:	697b      	ldr	r3, [r7, #20]
 800861c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008620:	f043 0210 	orr.w	r2, r3, #16
 8008624:	697b      	ldr	r3, [r7, #20]
 8008626:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800862a:	6978      	ldr	r0, [r7, #20]
 800862c:	f7ff fab1 	bl	8007b92 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008630:	bf00      	nop
 8008632:	3718      	adds	r7, #24
 8008634:	46bd      	mov	sp, r7
 8008636:	bd80      	pop	{r7, pc}

08008638 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008638:	b580      	push	{r7, lr}
 800863a:	b084      	sub	sp, #16
 800863c:	af00      	add	r7, sp, #0
 800863e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008644:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2200      	movs	r2, #0
 800864a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	2200      	movs	r2, #0
 8008652:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008656:	68f8      	ldr	r0, [r7, #12]
 8008658:	f7ff fa9b 	bl	8007b92 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800865c:	bf00      	nop
 800865e:	3710      	adds	r7, #16
 8008660:	46bd      	mov	sp, r7
 8008662:	bd80      	pop	{r7, pc}

08008664 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	b082      	sub	sp, #8
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	681a      	ldr	r2, [r3, #0]
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800867a:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	2220      	movs	r2, #32
 8008680:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	2200      	movs	r2, #0
 8008688:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800868a:	6878      	ldr	r0, [r7, #4]
 800868c:	f7fa fa3e 	bl	8002b0c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008690:	bf00      	nop
 8008692:	3708      	adds	r7, #8
 8008694:	46bd      	mov	sp, r7
 8008696:	bd80      	pop	{r7, pc}

08008698 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008698:	b580      	push	{r7, lr}
 800869a:	b084      	sub	sp, #16
 800869c:	af00      	add	r7, sp, #0
 800869e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80086a6:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80086ae:	2b22      	cmp	r3, #34	; 0x22
 80086b0:	d152      	bne.n	8008758 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086b8:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80086ba:	89bb      	ldrh	r3, [r7, #12]
 80086bc:	b2d9      	uxtb	r1, r3
 80086be:	89fb      	ldrh	r3, [r7, #14]
 80086c0:	b2da      	uxtb	r2, r3
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086c6:	400a      	ands	r2, r1
 80086c8:	b2d2      	uxtb	r2, r2
 80086ca:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80086d0:	1c5a      	adds	r2, r3, #1
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80086dc:	b29b      	uxth	r3, r3
 80086de:	3b01      	subs	r3, #1
 80086e0:	b29a      	uxth	r2, r3
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80086ee:	b29b      	uxth	r3, r3
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d139      	bne.n	8008768 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	681a      	ldr	r2, [r3, #0]
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008702:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	689a      	ldr	r2, [r3, #8]
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	f022 0201 	bic.w	r2, r2, #1
 8008712:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2220      	movs	r2, #32
 8008718:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2200      	movs	r2, #0
 8008720:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008726:	2b01      	cmp	r3, #1
 8008728:	d10f      	bne.n	800874a <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	681a      	ldr	r2, [r3, #0]
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	f022 0210 	bic.w	r2, r2, #16
 8008738:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008740:	4619      	mov	r1, r3
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f7ff fa2e 	bl	8007ba4 <HAL_UARTEx_RxEventCallback>
 8008748:	e002      	b.n	8008750 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800874a:	6878      	ldr	r0, [r7, #4]
 800874c:	f7fa f9ec 	bl	8002b28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008756:	e007      	b.n	8008768 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	699a      	ldr	r2, [r3, #24]
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	f042 0208 	orr.w	r2, r2, #8
 8008766:	619a      	str	r2, [r3, #24]
}
 8008768:	bf00      	nop
 800876a:	3710      	adds	r7, #16
 800876c:	46bd      	mov	sp, r7
 800876e:	bd80      	pop	{r7, pc}

08008770 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008770:	b580      	push	{r7, lr}
 8008772:	b084      	sub	sp, #16
 8008774:	af00      	add	r7, sp, #0
 8008776:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800877e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008786:	2b22      	cmp	r3, #34	; 0x22
 8008788:	d152      	bne.n	8008830 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	681b      	ldr	r3, [r3, #0]
 800878e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008790:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008796:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008798:	89ba      	ldrh	r2, [r7, #12]
 800879a:	89fb      	ldrh	r3, [r7, #14]
 800879c:	4013      	ands	r3, r2
 800879e:	b29a      	uxth	r2, r3
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80087a8:	1c9a      	adds	r2, r3, #2
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80087b4:	b29b      	uxth	r3, r3
 80087b6:	3b01      	subs	r3, #1
 80087b8:	b29a      	uxth	r2, r3
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80087c6:	b29b      	uxth	r3, r3
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d139      	bne.n	8008840 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	681a      	ldr	r2, [r3, #0]
 80087d2:	687b      	ldr	r3, [r7, #4]
 80087d4:	681b      	ldr	r3, [r3, #0]
 80087d6:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80087da:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	689a      	ldr	r2, [r3, #8]
 80087e2:	687b      	ldr	r3, [r7, #4]
 80087e4:	681b      	ldr	r3, [r3, #0]
 80087e6:	f022 0201 	bic.w	r2, r2, #1
 80087ea:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2220      	movs	r2, #32
 80087f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2200      	movs	r2, #0
 80087f8:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80087fe:	2b01      	cmp	r3, #1
 8008800:	d10f      	bne.n	8008822 <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	681a      	ldr	r2, [r3, #0]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f022 0210 	bic.w	r2, r2, #16
 8008810:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008818:	4619      	mov	r1, r3
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f7ff f9c2 	bl	8007ba4 <HAL_UARTEx_RxEventCallback>
 8008820:	e002      	b.n	8008828 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8008822:	6878      	ldr	r0, [r7, #4]
 8008824:	f7fa f980 	bl	8002b28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	2200      	movs	r2, #0
 800882c:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800882e:	e007      	b.n	8008840 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	699a      	ldr	r2, [r3, #24]
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	681b      	ldr	r3, [r3, #0]
 800883a:	f042 0208 	orr.w	r2, r2, #8
 800883e:	619a      	str	r2, [r3, #24]
}
 8008840:	bf00      	nop
 8008842:	3710      	adds	r7, #16
 8008844:	46bd      	mov	sp, r7
 8008846:	bd80      	pop	{r7, pc}

08008848 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008848:	b580      	push	{r7, lr}
 800884a:	b088      	sub	sp, #32
 800884c:	af00      	add	r7, sp, #0
 800884e:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008856:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	69db      	ldr	r3, [r3, #28]
 800885e:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	689b      	ldr	r3, [r3, #8]
 800886e:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008876:	2b22      	cmp	r3, #34	; 0x22
 8008878:	f040 80da 	bne.w	8008a30 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008882:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008884:	e0aa      	b.n	80089dc <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008886:	687b      	ldr	r3, [r7, #4]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800888c:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800888e:	89bb      	ldrh	r3, [r7, #12]
 8008890:	b2d9      	uxtb	r1, r3
 8008892:	8b7b      	ldrh	r3, [r7, #26]
 8008894:	b2da      	uxtb	r2, r3
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800889a:	400a      	ands	r2, r1
 800889c:	b2d2      	uxtb	r2, r2
 800889e:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80088a4:	1c5a      	adds	r2, r3, #1
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	3b01      	subs	r3, #1
 80088b4:	b29a      	uxth	r2, r3
 80088b6:	687b      	ldr	r3, [r7, #4]
 80088b8:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	69db      	ldr	r3, [r3, #28]
 80088c2:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80088c4:	69fb      	ldr	r3, [r7, #28]
 80088c6:	f003 0307 	and.w	r3, r3, #7
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d04d      	beq.n	800896a <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80088ce:	69fb      	ldr	r3, [r7, #28]
 80088d0:	f003 0301 	and.w	r3, r3, #1
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d010      	beq.n	80088fa <UART_RxISR_8BIT_FIFOEN+0xb2>
 80088d8:	697b      	ldr	r3, [r7, #20]
 80088da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d00b      	beq.n	80088fa <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	2201      	movs	r2, #1
 80088e8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80088f0:	f043 0201 	orr.w	r2, r3, #1
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80088fa:	69fb      	ldr	r3, [r7, #28]
 80088fc:	f003 0302 	and.w	r3, r3, #2
 8008900:	2b00      	cmp	r3, #0
 8008902:	d010      	beq.n	8008926 <UART_RxISR_8BIT_FIFOEN+0xde>
 8008904:	693b      	ldr	r3, [r7, #16]
 8008906:	f003 0301 	and.w	r3, r3, #1
 800890a:	2b00      	cmp	r3, #0
 800890c:	d00b      	beq.n	8008926 <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800890e:	687b      	ldr	r3, [r7, #4]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	2202      	movs	r2, #2
 8008914:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800891c:	f043 0204 	orr.w	r2, r3, #4
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008926:	69fb      	ldr	r3, [r7, #28]
 8008928:	f003 0304 	and.w	r3, r3, #4
 800892c:	2b00      	cmp	r3, #0
 800892e:	d010      	beq.n	8008952 <UART_RxISR_8BIT_FIFOEN+0x10a>
 8008930:	693b      	ldr	r3, [r7, #16]
 8008932:	f003 0301 	and.w	r3, r3, #1
 8008936:	2b00      	cmp	r3, #0
 8008938:	d00b      	beq.n	8008952 <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	2204      	movs	r2, #4
 8008940:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008948:	f043 0202 	orr.w	r2, r3, #2
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008958:	2b00      	cmp	r3, #0
 800895a:	d006      	beq.n	800896a <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800895c:	6878      	ldr	r0, [r7, #4]
 800895e:	f7ff f918 	bl	8007b92 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	2200      	movs	r2, #0
 8008966:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008970:	b29b      	uxth	r3, r3
 8008972:	2b00      	cmp	r3, #0
 8008974:	d132      	bne.n	80089dc <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	681a      	ldr	r2, [r3, #0]
 800897c:	687b      	ldr	r3, [r7, #4]
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008984:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	689b      	ldr	r3, [r3, #8]
 800898c:	687a      	ldr	r2, [r7, #4]
 800898e:	6812      	ldr	r2, [r2, #0]
 8008990:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008994:	f023 0301 	bic.w	r3, r3, #1
 8008998:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	2220      	movs	r2, #32
 800899e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	2200      	movs	r2, #0
 80089a6:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80089ac:	2b01      	cmp	r3, #1
 80089ae:	d10f      	bne.n	80089d0 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	681a      	ldr	r2, [r3, #0]
 80089b6:	687b      	ldr	r3, [r7, #4]
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f022 0210 	bic.w	r2, r2, #16
 80089be:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80089c6:	4619      	mov	r1, r3
 80089c8:	6878      	ldr	r0, [r7, #4]
 80089ca:	f7ff f8eb 	bl	8007ba4 <HAL_UARTEx_RxEventCallback>
 80089ce:	e002      	b.n	80089d6 <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 80089d0:	6878      	ldr	r0, [r7, #4]
 80089d2:	f7fa f8a9 	bl	8002b28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80089d6:	687b      	ldr	r3, [r7, #4]
 80089d8:	2200      	movs	r2, #0
 80089da:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80089dc:	89fb      	ldrh	r3, [r7, #14]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d005      	beq.n	80089ee <UART_RxISR_8BIT_FIFOEN+0x1a6>
 80089e2:	69fb      	ldr	r3, [r7, #28]
 80089e4:	f003 0320 	and.w	r3, r3, #32
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	f47f af4c 	bne.w	8008886 <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80089f4:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 80089f6:	897b      	ldrh	r3, [r7, #10]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d021      	beq.n	8008a40 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008a02:	897a      	ldrh	r2, [r7, #10]
 8008a04:	429a      	cmp	r2, r3
 8008a06:	d21b      	bcs.n	8008a40 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	689a      	ldr	r2, [r3, #8]
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8008a16:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8008a18:	687b      	ldr	r3, [r7, #4]
 8008a1a:	4a0b      	ldr	r2, [pc, #44]	; (8008a48 <UART_RxISR_8BIT_FIFOEN+0x200>)
 8008a1c:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	681a      	ldr	r2, [r3, #0]
 8008a24:	687b      	ldr	r3, [r7, #4]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f042 0220 	orr.w	r2, r2, #32
 8008a2c:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008a2e:	e007      	b.n	8008a40 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	699a      	ldr	r2, [r3, #24]
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	f042 0208 	orr.w	r2, r2, #8
 8008a3e:	619a      	str	r2, [r3, #24]
}
 8008a40:	bf00      	nop
 8008a42:	3720      	adds	r7, #32
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}
 8008a48:	08008699 	.word	0x08008699

08008a4c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b08a      	sub	sp, #40	; 0x28
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8008a5a:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	69db      	ldr	r3, [r3, #28]
 8008a62:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	681b      	ldr	r3, [r3, #0]
 8008a6a:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	689b      	ldr	r3, [r3, #8]
 8008a72:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008a7a:	2b22      	cmp	r3, #34	; 0x22
 8008a7c:	f040 80da 	bne.w	8008c34 <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008a86:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008a88:	e0aa      	b.n	8008be0 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a8a:	687b      	ldr	r3, [r7, #4]
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a90:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008a96:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 8008a98:	8aba      	ldrh	r2, [r7, #20]
 8008a9a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8008a9c:	4013      	ands	r3, r2
 8008a9e:	b29a      	uxth	r2, r3
 8008aa0:	693b      	ldr	r3, [r7, #16]
 8008aa2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008aa8:	1c9a      	adds	r2, r3, #2
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008ab4:	b29b      	uxth	r3, r3
 8008ab6:	3b01      	subs	r3, #1
 8008ab8:	b29a      	uxth	r2, r3
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	69db      	ldr	r3, [r3, #28]
 8008ac6:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8008ac8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008aca:	f003 0307 	and.w	r3, r3, #7
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d04d      	beq.n	8008b6e <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ad4:	f003 0301 	and.w	r3, r3, #1
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d010      	beq.n	8008afe <UART_RxISR_16BIT_FIFOEN+0xb2>
 8008adc:	69fb      	ldr	r3, [r7, #28]
 8008ade:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d00b      	beq.n	8008afe <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	2201      	movs	r2, #1
 8008aec:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008af4:	f043 0201 	orr.w	r2, r3, #1
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b00:	f003 0302 	and.w	r3, r3, #2
 8008b04:	2b00      	cmp	r3, #0
 8008b06:	d010      	beq.n	8008b2a <UART_RxISR_16BIT_FIFOEN+0xde>
 8008b08:	69bb      	ldr	r3, [r7, #24]
 8008b0a:	f003 0301 	and.w	r3, r3, #1
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d00b      	beq.n	8008b2a <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	2202      	movs	r2, #2
 8008b18:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008b20:	f043 0204 	orr.w	r2, r3, #4
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b2c:	f003 0304 	and.w	r3, r3, #4
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d010      	beq.n	8008b56 <UART_RxISR_16BIT_FIFOEN+0x10a>
 8008b34:	69bb      	ldr	r3, [r7, #24]
 8008b36:	f003 0301 	and.w	r3, r3, #1
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d00b      	beq.n	8008b56 <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b3e:	687b      	ldr	r3, [r7, #4]
 8008b40:	681b      	ldr	r3, [r3, #0]
 8008b42:	2204      	movs	r2, #4
 8008b44:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008b4c:	f043 0202 	orr.w	r2, r3, #2
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d006      	beq.n	8008b6e <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b60:	6878      	ldr	r0, [r7, #4]
 8008b62:	f7ff f816 	bl	8007b92 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b66:	687b      	ldr	r3, [r7, #4]
 8008b68:	2200      	movs	r2, #0
 8008b6a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008b74:	b29b      	uxth	r3, r3
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d132      	bne.n	8008be0 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	681a      	ldr	r2, [r3, #0]
 8008b80:	687b      	ldr	r3, [r7, #4]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008b88:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	689b      	ldr	r3, [r3, #8]
 8008b90:	687a      	ldr	r2, [r7, #4]
 8008b92:	6812      	ldr	r2, [r2, #0]
 8008b94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008b98:	f023 0301 	bic.w	r3, r3, #1
 8008b9c:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2220      	movs	r2, #32
 8008ba2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	2200      	movs	r2, #0
 8008baa:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008bb0:	2b01      	cmp	r3, #1
 8008bb2:	d10f      	bne.n	8008bd4 <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	681a      	ldr	r2, [r3, #0]
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	f022 0210 	bic.w	r2, r2, #16
 8008bc2:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008bca:	4619      	mov	r1, r3
 8008bcc:	6878      	ldr	r0, [r7, #4]
 8008bce:	f7fe ffe9 	bl	8007ba4 <HAL_UARTEx_RxEventCallback>
 8008bd2:	e002      	b.n	8008bda <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8008bd4:	6878      	ldr	r0, [r7, #4]
 8008bd6:	f7f9 ffa7 	bl	8002b28 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8008be0:	8afb      	ldrh	r3, [r7, #22]
 8008be2:	2b00      	cmp	r3, #0
 8008be4:	d005      	beq.n	8008bf2 <UART_RxISR_16BIT_FIFOEN+0x1a6>
 8008be6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008be8:	f003 0320 	and.w	r3, r3, #32
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	f47f af4c 	bne.w	8008a8a <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008bf8:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8008bfa:	89fb      	ldrh	r3, [r7, #14]
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d021      	beq.n	8008c44 <UART_RxISR_16BIT_FIFOEN+0x1f8>
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8008c06:	89fa      	ldrh	r2, [r7, #14]
 8008c08:	429a      	cmp	r2, r3
 8008c0a:	d21b      	bcs.n	8008c44 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	689a      	ldr	r2, [r3, #8]
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8008c1a:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	4a0b      	ldr	r2, [pc, #44]	; (8008c4c <UART_RxISR_16BIT_FIFOEN+0x200>)
 8008c20:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	681a      	ldr	r2, [r3, #0]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	681b      	ldr	r3, [r3, #0]
 8008c2c:	f042 0220 	orr.w	r2, r2, #32
 8008c30:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008c32:	e007      	b.n	8008c44 <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	699a      	ldr	r2, [r3, #24]
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	f042 0208 	orr.w	r2, r2, #8
 8008c42:	619a      	str	r2, [r3, #24]
}
 8008c44:	bf00      	nop
 8008c46:	3728      	adds	r7, #40	; 0x28
 8008c48:	46bd      	mov	sp, r7
 8008c4a:	bd80      	pop	{r7, pc}
 8008c4c:	08008771 	.word	0x08008771

08008c50 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008c50:	b480      	push	{r7}
 8008c52:	b083      	sub	sp, #12
 8008c54:	af00      	add	r7, sp, #0
 8008c56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008c58:	bf00      	nop
 8008c5a:	370c      	adds	r7, #12
 8008c5c:	46bd      	mov	sp, r7
 8008c5e:	bc80      	pop	{r7}
 8008c60:	4770      	bx	lr

08008c62 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008c62:	b480      	push	{r7}
 8008c64:	b083      	sub	sp, #12
 8008c66:	af00      	add	r7, sp, #0
 8008c68:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008c6a:	bf00      	nop
 8008c6c:	370c      	adds	r7, #12
 8008c6e:	46bd      	mov	sp, r7
 8008c70:	bc80      	pop	{r7}
 8008c72:	4770      	bx	lr

08008c74 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b083      	sub	sp, #12
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008c7c:	bf00      	nop
 8008c7e:	370c      	adds	r7, #12
 8008c80:	46bd      	mov	sp, r7
 8008c82:	bc80      	pop	{r7}
 8008c84:	4770      	bx	lr

08008c86 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8008c86:	b580      	push	{r7, lr}
 8008c88:	b088      	sub	sp, #32
 8008c8a:	af02      	add	r7, sp, #8
 8008c8c:	60f8      	str	r0, [r7, #12]
 8008c8e:	1d3b      	adds	r3, r7, #4
 8008c90:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 8008c94:	2300      	movs	r3, #0
 8008c96:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008c9e:	2b01      	cmp	r3, #1
 8008ca0:	d101      	bne.n	8008ca6 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 8008ca2:	2302      	movs	r3, #2
 8008ca4:	e046      	b.n	8008d34 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 8008ca6:	68fb      	ldr	r3, [r7, #12]
 8008ca8:	2201      	movs	r2, #1
 8008caa:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	2224      	movs	r2, #36	; 0x24
 8008cb2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	681a      	ldr	r2, [r3, #0]
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	681b      	ldr	r3, [r3, #0]
 8008cc0:	f022 0201 	bic.w	r2, r2, #1
 8008cc4:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	689b      	ldr	r3, [r3, #8]
 8008ccc:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8008cd0:	687a      	ldr	r2, [r7, #4]
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	681b      	ldr	r3, [r3, #0]
 8008cd6:	430a      	orrs	r2, r1
 8008cd8:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d105      	bne.n	8008cec <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8008ce0:	1d3b      	adds	r3, r7, #4
 8008ce2:	e893 0006 	ldmia.w	r3, {r1, r2}
 8008ce6:	68f8      	ldr	r0, [r7, #12]
 8008ce8:	f000 f900 	bl	8008eec <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	681a      	ldr	r2, [r3, #0]
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f042 0201 	orr.w	r2, r2, #1
 8008cfa:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008cfc:	f7f9 fa84 	bl	8002208 <HAL_GetTick>
 8008d00:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008d02:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008d06:	9300      	str	r3, [sp, #0]
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008d10:	68f8      	ldr	r0, [r7, #12]
 8008d12:	f7ff fa8f 	bl	8008234 <UART_WaitOnFlagUntilTimeout>
 8008d16:	4603      	mov	r3, r0
 8008d18:	2b00      	cmp	r3, #0
 8008d1a:	d002      	beq.n	8008d22 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8008d1c:	2303      	movs	r3, #3
 8008d1e:	75fb      	strb	r3, [r7, #23]
 8008d20:	e003      	b.n	8008d2a <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	2220      	movs	r2, #32
 8008d26:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d2a:	68fb      	ldr	r3, [r7, #12]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 8008d32:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	3718      	adds	r7, #24
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}

08008d3c <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8008d3c:	b480      	push	{r7}
 8008d3e:	b083      	sub	sp, #12
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008d4a:	2b01      	cmp	r3, #1
 8008d4c:	d101      	bne.n	8008d52 <HAL_UARTEx_EnableStopMode+0x16>
 8008d4e:	2302      	movs	r3, #2
 8008d50:	e010      	b.n	8008d74 <HAL_UARTEx_EnableStopMode+0x38>
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	2201      	movs	r2, #1
 8008d56:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	681a      	ldr	r2, [r3, #0]
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	f042 0202 	orr.w	r2, r2, #2
 8008d68:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2200      	movs	r2, #0
 8008d6e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008d72:	2300      	movs	r3, #0
}
 8008d74:	4618      	mov	r0, r3
 8008d76:	370c      	adds	r7, #12
 8008d78:	46bd      	mov	sp, r7
 8008d7a:	bc80      	pop	{r7}
 8008d7c:	4770      	bx	lr

08008d7e <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8008d7e:	b580      	push	{r7, lr}
 8008d80:	b084      	sub	sp, #16
 8008d82:	af00      	add	r7, sp, #0
 8008d84:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008d8c:	2b01      	cmp	r3, #1
 8008d8e:	d101      	bne.n	8008d94 <HAL_UARTEx_EnableFifoMode+0x16>
 8008d90:	2302      	movs	r3, #2
 8008d92:	e02b      	b.n	8008dec <HAL_UARTEx_EnableFifoMode+0x6e>
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	2201      	movs	r2, #1
 8008d98:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	2224      	movs	r2, #36	; 0x24
 8008da0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	681a      	ldr	r2, [r3, #0]
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f022 0201 	bic.w	r2, r2, #1
 8008dba:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008dc2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8008dca:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	68fa      	ldr	r2, [r7, #12]
 8008dd2:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008dd4:	6878      	ldr	r0, [r7, #4]
 8008dd6:	f000 f8ab 	bl	8008f30 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8008dda:	687b      	ldr	r3, [r7, #4]
 8008ddc:	2220      	movs	r2, #32
 8008dde:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	2200      	movs	r2, #0
 8008de6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008dea:	2300      	movs	r3, #0
}
 8008dec:	4618      	mov	r0, r3
 8008dee:	3710      	adds	r7, #16
 8008df0:	46bd      	mov	sp, r7
 8008df2:	bd80      	pop	{r7, pc}

08008df4 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008df4:	b580      	push	{r7, lr}
 8008df6:	b084      	sub	sp, #16
 8008df8:	af00      	add	r7, sp, #0
 8008dfa:	6078      	str	r0, [r7, #4]
 8008dfc:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008e04:	2b01      	cmp	r3, #1
 8008e06:	d101      	bne.n	8008e0c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008e08:	2302      	movs	r3, #2
 8008e0a:	e02d      	b.n	8008e68 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	2201      	movs	r2, #1
 8008e10:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	2224      	movs	r2, #36	; 0x24
 8008e18:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e1c:	687b      	ldr	r3, [r7, #4]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	681a      	ldr	r2, [r3, #0]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	f022 0201 	bic.w	r2, r2, #1
 8008e32:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	689b      	ldr	r3, [r3, #8]
 8008e3a:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008e3e:	687b      	ldr	r3, [r7, #4]
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	683a      	ldr	r2, [r7, #0]
 8008e44:	430a      	orrs	r2, r1
 8008e46:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008e48:	6878      	ldr	r0, [r7, #4]
 8008e4a:	f000 f871 	bl	8008f30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	68fa      	ldr	r2, [r7, #12]
 8008e54:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2220      	movs	r2, #32
 8008e5a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	2200      	movs	r2, #0
 8008e62:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008e66:	2300      	movs	r3, #0
}
 8008e68:	4618      	mov	r0, r3
 8008e6a:	3710      	adds	r7, #16
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	bd80      	pop	{r7, pc}

08008e70 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008e70:	b580      	push	{r7, lr}
 8008e72:	b084      	sub	sp, #16
 8008e74:	af00      	add	r7, sp, #0
 8008e76:	6078      	str	r0, [r7, #4]
 8008e78:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008e7a:	687b      	ldr	r3, [r7, #4]
 8008e7c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008e80:	2b01      	cmp	r3, #1
 8008e82:	d101      	bne.n	8008e88 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008e84:	2302      	movs	r3, #2
 8008e86:	e02d      	b.n	8008ee4 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	2201      	movs	r2, #1
 8008e8c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2224      	movs	r2, #36	; 0x24
 8008e94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	681a      	ldr	r2, [r3, #0]
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	681b      	ldr	r3, [r3, #0]
 8008eaa:	f022 0201 	bic.w	r2, r2, #1
 8008eae:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	689b      	ldr	r3, [r3, #8]
 8008eb6:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	681b      	ldr	r3, [r3, #0]
 8008ebe:	683a      	ldr	r2, [r7, #0]
 8008ec0:	430a      	orrs	r2, r1
 8008ec2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ec4:	6878      	ldr	r0, [r7, #4]
 8008ec6:	f000 f833 	bl	8008f30 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	681b      	ldr	r3, [r3, #0]
 8008ece:	68fa      	ldr	r2, [r7, #12]
 8008ed0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	2220      	movs	r2, #32
 8008ed6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	2200      	movs	r2, #0
 8008ede:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008ee2:	2300      	movs	r3, #0
}
 8008ee4:	4618      	mov	r0, r3
 8008ee6:	3710      	adds	r7, #16
 8008ee8:	46bd      	mov	sp, r7
 8008eea:	bd80      	pop	{r7, pc}

08008eec <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8008eec:	b480      	push	{r7}
 8008eee:	b085      	sub	sp, #20
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	1d3b      	adds	r3, r7, #4
 8008ef6:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8008efa:	68fb      	ldr	r3, [r7, #12]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	685b      	ldr	r3, [r3, #4]
 8008f00:	f023 0210 	bic.w	r2, r3, #16
 8008f04:	893b      	ldrh	r3, [r7, #8]
 8008f06:	4619      	mov	r1, r3
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	430a      	orrs	r2, r1
 8008f0e:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	685b      	ldr	r3, [r3, #4]
 8008f16:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8008f1a:	7abb      	ldrb	r3, [r7, #10]
 8008f1c:	061a      	lsls	r2, r3, #24
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	430a      	orrs	r2, r1
 8008f24:	605a      	str	r2, [r3, #4]
}
 8008f26:	bf00      	nop
 8008f28:	3714      	adds	r7, #20
 8008f2a:	46bd      	mov	sp, r7
 8008f2c:	bc80      	pop	{r7}
 8008f2e:	4770      	bx	lr

08008f30 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008f30:	b480      	push	{r7}
 8008f32:	b089      	sub	sp, #36	; 0x24
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8008f38:	4a2e      	ldr	r2, [pc, #184]	; (8008ff4 <UARTEx_SetNbDataToProcess+0xc4>)
 8008f3a:	f107 0314 	add.w	r3, r7, #20
 8008f3e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008f42:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8008f46:	4a2c      	ldr	r2, [pc, #176]	; (8008ff8 <UARTEx_SetNbDataToProcess+0xc8>)
 8008f48:	f107 030c 	add.w	r3, r7, #12
 8008f4c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008f50:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008f54:	687b      	ldr	r3, [r7, #4]
 8008f56:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d108      	bne.n	8008f6e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2201      	movs	r2, #1
 8008f60:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2201      	movs	r2, #1
 8008f68:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008f6c:	e03d      	b.n	8008fea <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008f6e:	2308      	movs	r3, #8
 8008f70:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008f72:	2308      	movs	r3, #8
 8008f74:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	681b      	ldr	r3, [r3, #0]
 8008f7a:	689b      	ldr	r3, [r3, #8]
 8008f7c:	0e5b      	lsrs	r3, r3, #25
 8008f7e:	b2db      	uxtb	r3, r3
 8008f80:	f003 0307 	and.w	r3, r3, #7
 8008f84:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008f86:	687b      	ldr	r3, [r7, #4]
 8008f88:	681b      	ldr	r3, [r3, #0]
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	0f5b      	lsrs	r3, r3, #29
 8008f8e:	b2db      	uxtb	r3, r3
 8008f90:	f003 0307 	and.w	r3, r3, #7
 8008f94:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008f96:	7fbb      	ldrb	r3, [r7, #30]
 8008f98:	7f3a      	ldrb	r2, [r7, #28]
 8008f9a:	f107 0120 	add.w	r1, r7, #32
 8008f9e:	440a      	add	r2, r1
 8008fa0:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8008fa4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008fa8:	7f3a      	ldrb	r2, [r7, #28]
 8008faa:	f107 0120 	add.w	r1, r7, #32
 8008fae:	440a      	add	r2, r1
 8008fb0:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008fb4:	fb93 f3f2 	sdiv	r3, r3, r2
 8008fb8:	b29a      	uxth	r2, r3
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008fc0:	7ffb      	ldrb	r3, [r7, #31]
 8008fc2:	7f7a      	ldrb	r2, [r7, #29]
 8008fc4:	f107 0120 	add.w	r1, r7, #32
 8008fc8:	440a      	add	r2, r1
 8008fca:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8008fce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008fd2:	7f7a      	ldrb	r2, [r7, #29]
 8008fd4:	f107 0120 	add.w	r1, r7, #32
 8008fd8:	440a      	add	r2, r1
 8008fda:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008fde:	fb93 f3f2 	sdiv	r3, r3, r2
 8008fe2:	b29a      	uxth	r2, r3
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8008fea:	bf00      	nop
 8008fec:	3724      	adds	r7, #36	; 0x24
 8008fee:	46bd      	mov	sp, r7
 8008ff0:	bc80      	pop	{r7}
 8008ff2:	4770      	bx	lr
 8008ff4:	0801aa54 	.word	0x0801aa54
 8008ff8:	0801aa5c 	.word	0x0801aa5c

08008ffc <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b082      	sub	sp, #8
 8009000:	af00      	add	r7, sp, #0
 8009002:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	33f1      	adds	r3, #241	; 0xf1
 8009008:	2210      	movs	r2, #16
 800900a:	2100      	movs	r1, #0
 800900c:	4618      	mov	r0, r3
 800900e:	f00d f9a1 	bl	8016354 <memset1>
    ctx->M_n = 0;
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	2200      	movs	r2, #0
 8009016:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	22f0      	movs	r2, #240	; 0xf0
 800901e:	2100      	movs	r1, #0
 8009020:	4618      	mov	r0, r3
 8009022:	f00d f997 	bl	8016354 <memset1>
}
 8009026:	bf00      	nop
 8009028:	3708      	adds	r7, #8
 800902a:	46bd      	mov	sp, r7
 800902c:	bd80      	pop	{r7, pc}

0800902e <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800902e:	b580      	push	{r7, lr}
 8009030:	b082      	sub	sp, #8
 8009032:	af00      	add	r7, sp, #0
 8009034:	6078      	str	r0, [r7, #4]
 8009036:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	461a      	mov	r2, r3
 800903c:	2110      	movs	r1, #16
 800903e:	6838      	ldr	r0, [r7, #0]
 8009040:	f000 fe60 	bl	8009d04 <lorawan_aes_set_key>
}
 8009044:	bf00      	nop
 8009046:	3708      	adds	r7, #8
 8009048:	46bd      	mov	sp, r7
 800904a:	bd80      	pop	{r7, pc}

0800904c <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800904c:	b580      	push	{r7, lr}
 800904e:	b08c      	sub	sp, #48	; 0x30
 8009050:	af00      	add	r7, sp, #0
 8009052:	60f8      	str	r0, [r7, #12]
 8009054:	60b9      	str	r1, [r7, #8]
 8009056:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800905e:	2b00      	cmp	r3, #0
 8009060:	f000 80a1 	beq.w	80091a6 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800906a:	f1c3 0310 	rsb	r3, r3, #16
 800906e:	687a      	ldr	r2, [r7, #4]
 8009070:	4293      	cmp	r3, r2
 8009072:	bf28      	it	cs
 8009074:	4613      	movcs	r3, r2
 8009076:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	f203 1201 	addw	r2, r3, #257	; 0x101
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009084:	4413      	add	r3, r2
 8009086:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009088:	b292      	uxth	r2, r2
 800908a:	68b9      	ldr	r1, [r7, #8]
 800908c:	4618      	mov	r0, r3
 800908e:	f00d f926 	bl	80162de <memcpy1>
        ctx->M_n += mlen;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 8009098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800909a:	441a      	add	r2, r3
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80090a8:	2b0f      	cmp	r3, #15
 80090aa:	f240 808d 	bls.w	80091c8 <AES_CMAC_Update+0x17c>
 80090ae:	687a      	ldr	r2, [r7, #4]
 80090b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090b2:	429a      	cmp	r2, r3
 80090b4:	f000 8088 	beq.w	80091c8 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 80090b8:	2300      	movs	r3, #0
 80090ba:	62fb      	str	r3, [r7, #44]	; 0x2c
 80090bc:	e015      	b.n	80090ea <AES_CMAC_Update+0x9e>
 80090be:	68fa      	ldr	r2, [r7, #12]
 80090c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090c2:	4413      	add	r3, r2
 80090c4:	33f1      	adds	r3, #241	; 0xf1
 80090c6:	781a      	ldrb	r2, [r3, #0]
 80090c8:	68f9      	ldr	r1, [r7, #12]
 80090ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090cc:	440b      	add	r3, r1
 80090ce:	f203 1301 	addw	r3, r3, #257	; 0x101
 80090d2:	781b      	ldrb	r3, [r3, #0]
 80090d4:	4053      	eors	r3, r2
 80090d6:	b2d9      	uxtb	r1, r3
 80090d8:	68fa      	ldr	r2, [r7, #12]
 80090da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090dc:	4413      	add	r3, r2
 80090de:	33f1      	adds	r3, #241	; 0xf1
 80090e0:	460a      	mov	r2, r1
 80090e2:	701a      	strb	r2, [r3, #0]
 80090e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090e6:	3301      	adds	r3, #1
 80090e8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80090ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090ec:	2b0f      	cmp	r3, #15
 80090ee:	dde6      	ble.n	80090be <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 80090f6:	f107 0314 	add.w	r3, r7, #20
 80090fa:	2210      	movs	r2, #16
 80090fc:	4618      	mov	r0, r3
 80090fe:	f00d f8ee 	bl	80162de <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 8009102:	68fa      	ldr	r2, [r7, #12]
 8009104:	f107 0114 	add.w	r1, r7, #20
 8009108:	f107 0314 	add.w	r3, r7, #20
 800910c:	4618      	mov	r0, r3
 800910e:	f000 fed7 	bl	8009ec0 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8009112:	68fb      	ldr	r3, [r7, #12]
 8009114:	33f1      	adds	r3, #241	; 0xf1
 8009116:	f107 0114 	add.w	r1, r7, #20
 800911a:	2210      	movs	r2, #16
 800911c:	4618      	mov	r0, r3
 800911e:	f00d f8de 	bl	80162de <memcpy1>

        data += mlen;
 8009122:	68ba      	ldr	r2, [r7, #8]
 8009124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009126:	4413      	add	r3, r2
 8009128:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800912a:	687a      	ldr	r2, [r7, #4]
 800912c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800912e:	1ad3      	subs	r3, r2, r3
 8009130:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 8009132:	e038      	b.n	80091a6 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 8009134:	2300      	movs	r3, #0
 8009136:	62bb      	str	r3, [r7, #40]	; 0x28
 8009138:	e013      	b.n	8009162 <AES_CMAC_Update+0x116>
 800913a:	68fa      	ldr	r2, [r7, #12]
 800913c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800913e:	4413      	add	r3, r2
 8009140:	33f1      	adds	r3, #241	; 0xf1
 8009142:	781a      	ldrb	r2, [r3, #0]
 8009144:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009146:	68b9      	ldr	r1, [r7, #8]
 8009148:	440b      	add	r3, r1
 800914a:	781b      	ldrb	r3, [r3, #0]
 800914c:	4053      	eors	r3, r2
 800914e:	b2d9      	uxtb	r1, r3
 8009150:	68fa      	ldr	r2, [r7, #12]
 8009152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009154:	4413      	add	r3, r2
 8009156:	33f1      	adds	r3, #241	; 0xf1
 8009158:	460a      	mov	r2, r1
 800915a:	701a      	strb	r2, [r3, #0]
 800915c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800915e:	3301      	adds	r3, #1
 8009160:	62bb      	str	r3, [r7, #40]	; 0x28
 8009162:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009164:	2b0f      	cmp	r3, #15
 8009166:	dde8      	ble.n	800913a <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800916e:	f107 0314 	add.w	r3, r7, #20
 8009172:	2210      	movs	r2, #16
 8009174:	4618      	mov	r0, r3
 8009176:	f00d f8b2 	bl	80162de <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800917a:	68fa      	ldr	r2, [r7, #12]
 800917c:	f107 0114 	add.w	r1, r7, #20
 8009180:	f107 0314 	add.w	r3, r7, #20
 8009184:	4618      	mov	r0, r3
 8009186:	f000 fe9b 	bl	8009ec0 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	33f1      	adds	r3, #241	; 0xf1
 800918e:	f107 0114 	add.w	r1, r7, #20
 8009192:	2210      	movs	r2, #16
 8009194:	4618      	mov	r0, r3
 8009196:	f00d f8a2 	bl	80162de <memcpy1>

        data += 16;
 800919a:	68bb      	ldr	r3, [r7, #8]
 800919c:	3310      	adds	r3, #16
 800919e:	60bb      	str	r3, [r7, #8]
        len -= 16;
 80091a0:	687b      	ldr	r3, [r7, #4]
 80091a2:	3b10      	subs	r3, #16
 80091a4:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 80091a6:	687b      	ldr	r3, [r7, #4]
 80091a8:	2b10      	cmp	r3, #16
 80091aa:	d8c3      	bhi.n	8009134 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 80091ac:	68fb      	ldr	r3, [r7, #12]
 80091ae:	f203 1301 	addw	r3, r3, #257	; 0x101
 80091b2:	687a      	ldr	r2, [r7, #4]
 80091b4:	b292      	uxth	r2, r2
 80091b6:	68b9      	ldr	r1, [r7, #8]
 80091b8:	4618      	mov	r0, r3
 80091ba:	f00d f890 	bl	80162de <memcpy1>
    ctx->M_n = len;
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	687a      	ldr	r2, [r7, #4]
 80091c2:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 80091c6:	e000      	b.n	80091ca <AES_CMAC_Update+0x17e>
            return;
 80091c8:	bf00      	nop
}
 80091ca:	3730      	adds	r7, #48	; 0x30
 80091cc:	46bd      	mov	sp, r7
 80091ce:	bd80      	pop	{r7, pc}

080091d0 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b092      	sub	sp, #72	; 0x48
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
 80091d8:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 80091da:	f107 031c 	add.w	r3, r7, #28
 80091de:	2210      	movs	r2, #16
 80091e0:	2100      	movs	r1, #0
 80091e2:	4618      	mov	r0, r3
 80091e4:	f00d f8b6 	bl	8016354 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 80091e8:	683a      	ldr	r2, [r7, #0]
 80091ea:	f107 011c 	add.w	r1, r7, #28
 80091ee:	f107 031c 	add.w	r3, r7, #28
 80091f2:	4618      	mov	r0, r3
 80091f4:	f000 fe64 	bl	8009ec0 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 80091f8:	7f3b      	ldrb	r3, [r7, #28]
 80091fa:	b25b      	sxtb	r3, r3
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	da31      	bge.n	8009264 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 8009200:	2300      	movs	r3, #0
 8009202:	647b      	str	r3, [r7, #68]	; 0x44
 8009204:	e01c      	b.n	8009240 <AES_CMAC_Final+0x70>
 8009206:	f107 021c 	add.w	r2, r7, #28
 800920a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800920c:	4413      	add	r3, r2
 800920e:	781b      	ldrb	r3, [r3, #0]
 8009210:	005b      	lsls	r3, r3, #1
 8009212:	b25a      	sxtb	r2, r3
 8009214:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009216:	3301      	adds	r3, #1
 8009218:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800921c:	440b      	add	r3, r1
 800921e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009222:	09db      	lsrs	r3, r3, #7
 8009224:	b2db      	uxtb	r3, r3
 8009226:	b25b      	sxtb	r3, r3
 8009228:	4313      	orrs	r3, r2
 800922a:	b25b      	sxtb	r3, r3
 800922c:	b2d9      	uxtb	r1, r3
 800922e:	f107 021c 	add.w	r2, r7, #28
 8009232:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009234:	4413      	add	r3, r2
 8009236:	460a      	mov	r2, r1
 8009238:	701a      	strb	r2, [r3, #0]
 800923a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800923c:	3301      	adds	r3, #1
 800923e:	647b      	str	r3, [r7, #68]	; 0x44
 8009240:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009242:	2b0e      	cmp	r3, #14
 8009244:	dddf      	ble.n	8009206 <AES_CMAC_Final+0x36>
 8009246:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800924a:	005b      	lsls	r3, r3, #1
 800924c:	b2db      	uxtb	r3, r3
 800924e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 8009252:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009256:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800925a:	43db      	mvns	r3, r3
 800925c:	b2db      	uxtb	r3, r3
 800925e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009262:	e028      	b.n	80092b6 <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 8009264:	2300      	movs	r3, #0
 8009266:	643b      	str	r3, [r7, #64]	; 0x40
 8009268:	e01c      	b.n	80092a4 <AES_CMAC_Final+0xd4>
 800926a:	f107 021c 	add.w	r2, r7, #28
 800926e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009270:	4413      	add	r3, r2
 8009272:	781b      	ldrb	r3, [r3, #0]
 8009274:	005b      	lsls	r3, r3, #1
 8009276:	b25a      	sxtb	r2, r3
 8009278:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800927a:	3301      	adds	r3, #1
 800927c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009280:	440b      	add	r3, r1
 8009282:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009286:	09db      	lsrs	r3, r3, #7
 8009288:	b2db      	uxtb	r3, r3
 800928a:	b25b      	sxtb	r3, r3
 800928c:	4313      	orrs	r3, r2
 800928e:	b25b      	sxtb	r3, r3
 8009290:	b2d9      	uxtb	r1, r3
 8009292:	f107 021c 	add.w	r2, r7, #28
 8009296:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009298:	4413      	add	r3, r2
 800929a:	460a      	mov	r2, r1
 800929c:	701a      	strb	r2, [r3, #0]
 800929e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80092a0:	3301      	adds	r3, #1
 80092a2:	643b      	str	r3, [r7, #64]	; 0x40
 80092a4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80092a6:	2b0e      	cmp	r3, #14
 80092a8:	dddf      	ble.n	800926a <AES_CMAC_Final+0x9a>
 80092aa:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80092ae:	005b      	lsls	r3, r3, #1
 80092b0:	b2db      	uxtb	r3, r3
 80092b2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 80092b6:	683b      	ldr	r3, [r7, #0]
 80092b8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80092bc:	2b10      	cmp	r3, #16
 80092be:	d11d      	bne.n	80092fc <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 80092c0:	2300      	movs	r3, #0
 80092c2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80092c4:	e016      	b.n	80092f4 <AES_CMAC_Final+0x124>
 80092c6:	683a      	ldr	r2, [r7, #0]
 80092c8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092ca:	4413      	add	r3, r2
 80092cc:	f203 1301 	addw	r3, r3, #257	; 0x101
 80092d0:	781a      	ldrb	r2, [r3, #0]
 80092d2:	f107 011c 	add.w	r1, r7, #28
 80092d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092d8:	440b      	add	r3, r1
 80092da:	781b      	ldrb	r3, [r3, #0]
 80092dc:	4053      	eors	r3, r2
 80092de:	b2d9      	uxtb	r1, r3
 80092e0:	683a      	ldr	r2, [r7, #0]
 80092e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092e4:	4413      	add	r3, r2
 80092e6:	f203 1301 	addw	r3, r3, #257	; 0x101
 80092ea:	460a      	mov	r2, r1
 80092ec:	701a      	strb	r2, [r3, #0]
 80092ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092f0:	3301      	adds	r3, #1
 80092f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80092f4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80092f6:	2b0f      	cmp	r3, #15
 80092f8:	dde5      	ble.n	80092c6 <AES_CMAC_Final+0xf6>
 80092fa:	e098      	b.n	800942e <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 80092fc:	7f3b      	ldrb	r3, [r7, #28]
 80092fe:	b25b      	sxtb	r3, r3
 8009300:	2b00      	cmp	r3, #0
 8009302:	da31      	bge.n	8009368 <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 8009304:	2300      	movs	r3, #0
 8009306:	63bb      	str	r3, [r7, #56]	; 0x38
 8009308:	e01c      	b.n	8009344 <AES_CMAC_Final+0x174>
 800930a:	f107 021c 	add.w	r2, r7, #28
 800930e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009310:	4413      	add	r3, r2
 8009312:	781b      	ldrb	r3, [r3, #0]
 8009314:	005b      	lsls	r3, r3, #1
 8009316:	b25a      	sxtb	r2, r3
 8009318:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800931a:	3301      	adds	r3, #1
 800931c:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009320:	440b      	add	r3, r1
 8009322:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009326:	09db      	lsrs	r3, r3, #7
 8009328:	b2db      	uxtb	r3, r3
 800932a:	b25b      	sxtb	r3, r3
 800932c:	4313      	orrs	r3, r2
 800932e:	b25b      	sxtb	r3, r3
 8009330:	b2d9      	uxtb	r1, r3
 8009332:	f107 021c 	add.w	r2, r7, #28
 8009336:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009338:	4413      	add	r3, r2
 800933a:	460a      	mov	r2, r1
 800933c:	701a      	strb	r2, [r3, #0]
 800933e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009340:	3301      	adds	r3, #1
 8009342:	63bb      	str	r3, [r7, #56]	; 0x38
 8009344:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009346:	2b0e      	cmp	r3, #14
 8009348:	dddf      	ble.n	800930a <AES_CMAC_Final+0x13a>
 800934a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800934e:	005b      	lsls	r3, r3, #1
 8009350:	b2db      	uxtb	r3, r3
 8009352:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 8009356:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800935a:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800935e:	43db      	mvns	r3, r3
 8009360:	b2db      	uxtb	r3, r3
 8009362:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009366:	e028      	b.n	80093ba <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 8009368:	2300      	movs	r3, #0
 800936a:	637b      	str	r3, [r7, #52]	; 0x34
 800936c:	e01c      	b.n	80093a8 <AES_CMAC_Final+0x1d8>
 800936e:	f107 021c 	add.w	r2, r7, #28
 8009372:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009374:	4413      	add	r3, r2
 8009376:	781b      	ldrb	r3, [r3, #0]
 8009378:	005b      	lsls	r3, r3, #1
 800937a:	b25a      	sxtb	r2, r3
 800937c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800937e:	3301      	adds	r3, #1
 8009380:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009384:	440b      	add	r3, r1
 8009386:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800938a:	09db      	lsrs	r3, r3, #7
 800938c:	b2db      	uxtb	r3, r3
 800938e:	b25b      	sxtb	r3, r3
 8009390:	4313      	orrs	r3, r2
 8009392:	b25b      	sxtb	r3, r3
 8009394:	b2d9      	uxtb	r1, r3
 8009396:	f107 021c 	add.w	r2, r7, #28
 800939a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800939c:	4413      	add	r3, r2
 800939e:	460a      	mov	r2, r1
 80093a0:	701a      	strb	r2, [r3, #0]
 80093a2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093a4:	3301      	adds	r3, #1
 80093a6:	637b      	str	r3, [r7, #52]	; 0x34
 80093a8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80093aa:	2b0e      	cmp	r3, #14
 80093ac:	dddf      	ble.n	800936e <AES_CMAC_Final+0x19e>
 80093ae:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80093b2:	005b      	lsls	r3, r3, #1
 80093b4:	b2db      	uxtb	r3, r3
 80093b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 80093ba:	683b      	ldr	r3, [r7, #0]
 80093bc:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80093c0:	683a      	ldr	r2, [r7, #0]
 80093c2:	4413      	add	r3, r2
 80093c4:	2280      	movs	r2, #128	; 0x80
 80093c6:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 80093ca:	e007      	b.n	80093dc <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 80093cc:	683b      	ldr	r3, [r7, #0]
 80093ce:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80093d2:	683a      	ldr	r2, [r7, #0]
 80093d4:	4413      	add	r3, r2
 80093d6:	2200      	movs	r2, #0
 80093d8:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 80093dc:	683b      	ldr	r3, [r7, #0]
 80093de:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80093e2:	1c5a      	adds	r2, r3, #1
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 80093f0:	2b0f      	cmp	r3, #15
 80093f2:	d9eb      	bls.n	80093cc <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 80093f4:	2300      	movs	r3, #0
 80093f6:	633b      	str	r3, [r7, #48]	; 0x30
 80093f8:	e016      	b.n	8009428 <AES_CMAC_Final+0x258>
 80093fa:	683a      	ldr	r2, [r7, #0]
 80093fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80093fe:	4413      	add	r3, r2
 8009400:	f203 1301 	addw	r3, r3, #257	; 0x101
 8009404:	781a      	ldrb	r2, [r3, #0]
 8009406:	f107 011c 	add.w	r1, r7, #28
 800940a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800940c:	440b      	add	r3, r1
 800940e:	781b      	ldrb	r3, [r3, #0]
 8009410:	4053      	eors	r3, r2
 8009412:	b2d9      	uxtb	r1, r3
 8009414:	683a      	ldr	r2, [r7, #0]
 8009416:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009418:	4413      	add	r3, r2
 800941a:	f203 1301 	addw	r3, r3, #257	; 0x101
 800941e:	460a      	mov	r2, r1
 8009420:	701a      	strb	r2, [r3, #0]
 8009422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009424:	3301      	adds	r3, #1
 8009426:	633b      	str	r3, [r7, #48]	; 0x30
 8009428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800942a:	2b0f      	cmp	r3, #15
 800942c:	dde5      	ble.n	80093fa <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 800942e:	2300      	movs	r3, #0
 8009430:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009432:	e015      	b.n	8009460 <AES_CMAC_Final+0x290>
 8009434:	683a      	ldr	r2, [r7, #0]
 8009436:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009438:	4413      	add	r3, r2
 800943a:	33f1      	adds	r3, #241	; 0xf1
 800943c:	781a      	ldrb	r2, [r3, #0]
 800943e:	6839      	ldr	r1, [r7, #0]
 8009440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009442:	440b      	add	r3, r1
 8009444:	f203 1301 	addw	r3, r3, #257	; 0x101
 8009448:	781b      	ldrb	r3, [r3, #0]
 800944a:	4053      	eors	r3, r2
 800944c:	b2d9      	uxtb	r1, r3
 800944e:	683a      	ldr	r2, [r7, #0]
 8009450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009452:	4413      	add	r3, r2
 8009454:	33f1      	adds	r3, #241	; 0xf1
 8009456:	460a      	mov	r2, r1
 8009458:	701a      	strb	r2, [r3, #0]
 800945a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800945c:	3301      	adds	r3, #1
 800945e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009460:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009462:	2b0f      	cmp	r3, #15
 8009464:	dde6      	ble.n	8009434 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8009466:	683b      	ldr	r3, [r7, #0]
 8009468:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800946c:	f107 030c 	add.w	r3, r7, #12
 8009470:	2210      	movs	r2, #16
 8009472:	4618      	mov	r0, r3
 8009474:	f00c ff33 	bl	80162de <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 8009478:	683a      	ldr	r2, [r7, #0]
 800947a:	f107 030c 	add.w	r3, r7, #12
 800947e:	6879      	ldr	r1, [r7, #4]
 8009480:	4618      	mov	r0, r3
 8009482:	f000 fd1d 	bl	8009ec0 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 8009486:	f107 031c 	add.w	r3, r7, #28
 800948a:	2210      	movs	r2, #16
 800948c:	2100      	movs	r1, #0
 800948e:	4618      	mov	r0, r3
 8009490:	f00c ff60 	bl	8016354 <memset1>
}
 8009494:	bf00      	nop
 8009496:	3748      	adds	r7, #72	; 0x48
 8009498:	46bd      	mov	sp, r7
 800949a:	bd80      	pop	{r7, pc}

0800949c <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800949c:	b480      	push	{r7}
 800949e:	b083      	sub	sp, #12
 80094a0:	af00      	add	r7, sp, #0
 80094a2:	6078      	str	r0, [r7, #4]
 80094a4:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 80094a6:	683b      	ldr	r3, [r7, #0]
 80094a8:	781a      	ldrb	r2, [r3, #0]
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	3301      	adds	r3, #1
 80094b2:	683a      	ldr	r2, [r7, #0]
 80094b4:	7852      	ldrb	r2, [r2, #1]
 80094b6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	3302      	adds	r3, #2
 80094bc:	683a      	ldr	r2, [r7, #0]
 80094be:	7892      	ldrb	r2, [r2, #2]
 80094c0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 80094c2:	687b      	ldr	r3, [r7, #4]
 80094c4:	3303      	adds	r3, #3
 80094c6:	683a      	ldr	r2, [r7, #0]
 80094c8:	78d2      	ldrb	r2, [r2, #3]
 80094ca:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 80094cc:	687b      	ldr	r3, [r7, #4]
 80094ce:	3304      	adds	r3, #4
 80094d0:	683a      	ldr	r2, [r7, #0]
 80094d2:	7912      	ldrb	r2, [r2, #4]
 80094d4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	3305      	adds	r3, #5
 80094da:	683a      	ldr	r2, [r7, #0]
 80094dc:	7952      	ldrb	r2, [r2, #5]
 80094de:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	3306      	adds	r3, #6
 80094e4:	683a      	ldr	r2, [r7, #0]
 80094e6:	7992      	ldrb	r2, [r2, #6]
 80094e8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	3307      	adds	r3, #7
 80094ee:	683a      	ldr	r2, [r7, #0]
 80094f0:	79d2      	ldrb	r2, [r2, #7]
 80094f2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	3308      	adds	r3, #8
 80094f8:	683a      	ldr	r2, [r7, #0]
 80094fa:	7a12      	ldrb	r2, [r2, #8]
 80094fc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	3309      	adds	r3, #9
 8009502:	683a      	ldr	r2, [r7, #0]
 8009504:	7a52      	ldrb	r2, [r2, #9]
 8009506:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	330a      	adds	r3, #10
 800950c:	683a      	ldr	r2, [r7, #0]
 800950e:	7a92      	ldrb	r2, [r2, #10]
 8009510:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	330b      	adds	r3, #11
 8009516:	683a      	ldr	r2, [r7, #0]
 8009518:	7ad2      	ldrb	r2, [r2, #11]
 800951a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	330c      	adds	r3, #12
 8009520:	683a      	ldr	r2, [r7, #0]
 8009522:	7b12      	ldrb	r2, [r2, #12]
 8009524:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	330d      	adds	r3, #13
 800952a:	683a      	ldr	r2, [r7, #0]
 800952c:	7b52      	ldrb	r2, [r2, #13]
 800952e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	330e      	adds	r3, #14
 8009534:	683a      	ldr	r2, [r7, #0]
 8009536:	7b92      	ldrb	r2, [r2, #14]
 8009538:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	330f      	adds	r3, #15
 800953e:	683a      	ldr	r2, [r7, #0]
 8009540:	7bd2      	ldrb	r2, [r2, #15]
 8009542:	701a      	strb	r2, [r3, #0]
#endif
}
 8009544:	bf00      	nop
 8009546:	370c      	adds	r7, #12
 8009548:	46bd      	mov	sp, r7
 800954a:	bc80      	pop	{r7}
 800954c:	4770      	bx	lr

0800954e <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800954e:	b480      	push	{r7}
 8009550:	b085      	sub	sp, #20
 8009552:	af00      	add	r7, sp, #0
 8009554:	60f8      	str	r0, [r7, #12]
 8009556:	60b9      	str	r1, [r7, #8]
 8009558:	4613      	mov	r3, r2
 800955a:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800955c:	e007      	b.n	800956e <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800955e:	68ba      	ldr	r2, [r7, #8]
 8009560:	1c53      	adds	r3, r2, #1
 8009562:	60bb      	str	r3, [r7, #8]
 8009564:	68fb      	ldr	r3, [r7, #12]
 8009566:	1c59      	adds	r1, r3, #1
 8009568:	60f9      	str	r1, [r7, #12]
 800956a:	7812      	ldrb	r2, [r2, #0]
 800956c:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800956e:	79fb      	ldrb	r3, [r7, #7]
 8009570:	1e5a      	subs	r2, r3, #1
 8009572:	71fa      	strb	r2, [r7, #7]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d1f2      	bne.n	800955e <copy_block_nn+0x10>
}
 8009578:	bf00      	nop
 800957a:	bf00      	nop
 800957c:	3714      	adds	r7, #20
 800957e:	46bd      	mov	sp, r7
 8009580:	bc80      	pop	{r7}
 8009582:	4770      	bx	lr

08009584 <xor_block>:

static void xor_block( void *d, const void *s )
{
 8009584:	b480      	push	{r7}
 8009586:	b083      	sub	sp, #12
 8009588:	af00      	add	r7, sp, #0
 800958a:	6078      	str	r0, [r7, #4]
 800958c:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	781a      	ldrb	r2, [r3, #0]
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	781b      	ldrb	r3, [r3, #0]
 8009596:	4053      	eors	r3, r2
 8009598:	b2da      	uxtb	r2, r3
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	3301      	adds	r3, #1
 80095a2:	7819      	ldrb	r1, [r3, #0]
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	3301      	adds	r3, #1
 80095a8:	781a      	ldrb	r2, [r3, #0]
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	3301      	adds	r3, #1
 80095ae:	404a      	eors	r2, r1
 80095b0:	b2d2      	uxtb	r2, r2
 80095b2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	3302      	adds	r3, #2
 80095b8:	7819      	ldrb	r1, [r3, #0]
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	3302      	adds	r3, #2
 80095be:	781a      	ldrb	r2, [r3, #0]
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	3302      	adds	r3, #2
 80095c4:	404a      	eors	r2, r1
 80095c6:	b2d2      	uxtb	r2, r2
 80095c8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	3303      	adds	r3, #3
 80095ce:	7819      	ldrb	r1, [r3, #0]
 80095d0:	683b      	ldr	r3, [r7, #0]
 80095d2:	3303      	adds	r3, #3
 80095d4:	781a      	ldrb	r2, [r3, #0]
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	3303      	adds	r3, #3
 80095da:	404a      	eors	r2, r1
 80095dc:	b2d2      	uxtb	r2, r2
 80095de:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	3304      	adds	r3, #4
 80095e4:	7819      	ldrb	r1, [r3, #0]
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	3304      	adds	r3, #4
 80095ea:	781a      	ldrb	r2, [r3, #0]
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	3304      	adds	r3, #4
 80095f0:	404a      	eors	r2, r1
 80095f2:	b2d2      	uxtb	r2, r2
 80095f4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	3305      	adds	r3, #5
 80095fa:	7819      	ldrb	r1, [r3, #0]
 80095fc:	683b      	ldr	r3, [r7, #0]
 80095fe:	3305      	adds	r3, #5
 8009600:	781a      	ldrb	r2, [r3, #0]
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	3305      	adds	r3, #5
 8009606:	404a      	eors	r2, r1
 8009608:	b2d2      	uxtb	r2, r2
 800960a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	3306      	adds	r3, #6
 8009610:	7819      	ldrb	r1, [r3, #0]
 8009612:	683b      	ldr	r3, [r7, #0]
 8009614:	3306      	adds	r3, #6
 8009616:	781a      	ldrb	r2, [r3, #0]
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	3306      	adds	r3, #6
 800961c:	404a      	eors	r2, r1
 800961e:	b2d2      	uxtb	r2, r2
 8009620:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	3307      	adds	r3, #7
 8009626:	7819      	ldrb	r1, [r3, #0]
 8009628:	683b      	ldr	r3, [r7, #0]
 800962a:	3307      	adds	r3, #7
 800962c:	781a      	ldrb	r2, [r3, #0]
 800962e:	687b      	ldr	r3, [r7, #4]
 8009630:	3307      	adds	r3, #7
 8009632:	404a      	eors	r2, r1
 8009634:	b2d2      	uxtb	r2, r2
 8009636:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	3308      	adds	r3, #8
 800963c:	7819      	ldrb	r1, [r3, #0]
 800963e:	683b      	ldr	r3, [r7, #0]
 8009640:	3308      	adds	r3, #8
 8009642:	781a      	ldrb	r2, [r3, #0]
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	3308      	adds	r3, #8
 8009648:	404a      	eors	r2, r1
 800964a:	b2d2      	uxtb	r2, r2
 800964c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	3309      	adds	r3, #9
 8009652:	7819      	ldrb	r1, [r3, #0]
 8009654:	683b      	ldr	r3, [r7, #0]
 8009656:	3309      	adds	r3, #9
 8009658:	781a      	ldrb	r2, [r3, #0]
 800965a:	687b      	ldr	r3, [r7, #4]
 800965c:	3309      	adds	r3, #9
 800965e:	404a      	eors	r2, r1
 8009660:	b2d2      	uxtb	r2, r2
 8009662:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 8009664:	687b      	ldr	r3, [r7, #4]
 8009666:	330a      	adds	r3, #10
 8009668:	7819      	ldrb	r1, [r3, #0]
 800966a:	683b      	ldr	r3, [r7, #0]
 800966c:	330a      	adds	r3, #10
 800966e:	781a      	ldrb	r2, [r3, #0]
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	330a      	adds	r3, #10
 8009674:	404a      	eors	r2, r1
 8009676:	b2d2      	uxtb	r2, r2
 8009678:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	330b      	adds	r3, #11
 800967e:	7819      	ldrb	r1, [r3, #0]
 8009680:	683b      	ldr	r3, [r7, #0]
 8009682:	330b      	adds	r3, #11
 8009684:	781a      	ldrb	r2, [r3, #0]
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	330b      	adds	r3, #11
 800968a:	404a      	eors	r2, r1
 800968c:	b2d2      	uxtb	r2, r2
 800968e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	330c      	adds	r3, #12
 8009694:	7819      	ldrb	r1, [r3, #0]
 8009696:	683b      	ldr	r3, [r7, #0]
 8009698:	330c      	adds	r3, #12
 800969a:	781a      	ldrb	r2, [r3, #0]
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	330c      	adds	r3, #12
 80096a0:	404a      	eors	r2, r1
 80096a2:	b2d2      	uxtb	r2, r2
 80096a4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	330d      	adds	r3, #13
 80096aa:	7819      	ldrb	r1, [r3, #0]
 80096ac:	683b      	ldr	r3, [r7, #0]
 80096ae:	330d      	adds	r3, #13
 80096b0:	781a      	ldrb	r2, [r3, #0]
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	330d      	adds	r3, #13
 80096b6:	404a      	eors	r2, r1
 80096b8:	b2d2      	uxtb	r2, r2
 80096ba:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 80096bc:	687b      	ldr	r3, [r7, #4]
 80096be:	330e      	adds	r3, #14
 80096c0:	7819      	ldrb	r1, [r3, #0]
 80096c2:	683b      	ldr	r3, [r7, #0]
 80096c4:	330e      	adds	r3, #14
 80096c6:	781a      	ldrb	r2, [r3, #0]
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	330e      	adds	r3, #14
 80096cc:	404a      	eors	r2, r1
 80096ce:	b2d2      	uxtb	r2, r2
 80096d0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 80096d2:	687b      	ldr	r3, [r7, #4]
 80096d4:	330f      	adds	r3, #15
 80096d6:	7819      	ldrb	r1, [r3, #0]
 80096d8:	683b      	ldr	r3, [r7, #0]
 80096da:	330f      	adds	r3, #15
 80096dc:	781a      	ldrb	r2, [r3, #0]
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	330f      	adds	r3, #15
 80096e2:	404a      	eors	r2, r1
 80096e4:	b2d2      	uxtb	r2, r2
 80096e6:	701a      	strb	r2, [r3, #0]
#endif
}
 80096e8:	bf00      	nop
 80096ea:	370c      	adds	r7, #12
 80096ec:	46bd      	mov	sp, r7
 80096ee:	bc80      	pop	{r7}
 80096f0:	4770      	bx	lr

080096f2 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 80096f2:	b480      	push	{r7}
 80096f4:	b085      	sub	sp, #20
 80096f6:	af00      	add	r7, sp, #0
 80096f8:	60f8      	str	r0, [r7, #12]
 80096fa:	60b9      	str	r1, [r7, #8]
 80096fc:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 80096fe:	68bb      	ldr	r3, [r7, #8]
 8009700:	781a      	ldrb	r2, [r3, #0]
 8009702:	687b      	ldr	r3, [r7, #4]
 8009704:	781b      	ldrb	r3, [r3, #0]
 8009706:	4053      	eors	r3, r2
 8009708:	b2da      	uxtb	r2, r3
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800970e:	68bb      	ldr	r3, [r7, #8]
 8009710:	3301      	adds	r3, #1
 8009712:	7819      	ldrb	r1, [r3, #0]
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	3301      	adds	r3, #1
 8009718:	781a      	ldrb	r2, [r3, #0]
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	3301      	adds	r3, #1
 800971e:	404a      	eors	r2, r1
 8009720:	b2d2      	uxtb	r2, r2
 8009722:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 8009724:	68bb      	ldr	r3, [r7, #8]
 8009726:	3302      	adds	r3, #2
 8009728:	7819      	ldrb	r1, [r3, #0]
 800972a:	687b      	ldr	r3, [r7, #4]
 800972c:	3302      	adds	r3, #2
 800972e:	781a      	ldrb	r2, [r3, #0]
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	3302      	adds	r3, #2
 8009734:	404a      	eors	r2, r1
 8009736:	b2d2      	uxtb	r2, r2
 8009738:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	3303      	adds	r3, #3
 800973e:	7819      	ldrb	r1, [r3, #0]
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	3303      	adds	r3, #3
 8009744:	781a      	ldrb	r2, [r3, #0]
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	3303      	adds	r3, #3
 800974a:	404a      	eors	r2, r1
 800974c:	b2d2      	uxtb	r2, r2
 800974e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 8009750:	68bb      	ldr	r3, [r7, #8]
 8009752:	3304      	adds	r3, #4
 8009754:	7819      	ldrb	r1, [r3, #0]
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	3304      	adds	r3, #4
 800975a:	781a      	ldrb	r2, [r3, #0]
 800975c:	68fb      	ldr	r3, [r7, #12]
 800975e:	3304      	adds	r3, #4
 8009760:	404a      	eors	r2, r1
 8009762:	b2d2      	uxtb	r2, r2
 8009764:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	3305      	adds	r3, #5
 800976a:	7819      	ldrb	r1, [r3, #0]
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	3305      	adds	r3, #5
 8009770:	781a      	ldrb	r2, [r3, #0]
 8009772:	68fb      	ldr	r3, [r7, #12]
 8009774:	3305      	adds	r3, #5
 8009776:	404a      	eors	r2, r1
 8009778:	b2d2      	uxtb	r2, r2
 800977a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	3306      	adds	r3, #6
 8009780:	7819      	ldrb	r1, [r3, #0]
 8009782:	687b      	ldr	r3, [r7, #4]
 8009784:	3306      	adds	r3, #6
 8009786:	781a      	ldrb	r2, [r3, #0]
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	3306      	adds	r3, #6
 800978c:	404a      	eors	r2, r1
 800978e:	b2d2      	uxtb	r2, r2
 8009790:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 8009792:	68bb      	ldr	r3, [r7, #8]
 8009794:	3307      	adds	r3, #7
 8009796:	7819      	ldrb	r1, [r3, #0]
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	3307      	adds	r3, #7
 800979c:	781a      	ldrb	r2, [r3, #0]
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	3307      	adds	r3, #7
 80097a2:	404a      	eors	r2, r1
 80097a4:	b2d2      	uxtb	r2, r2
 80097a6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 80097a8:	68bb      	ldr	r3, [r7, #8]
 80097aa:	3308      	adds	r3, #8
 80097ac:	7819      	ldrb	r1, [r3, #0]
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	3308      	adds	r3, #8
 80097b2:	781a      	ldrb	r2, [r3, #0]
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	3308      	adds	r3, #8
 80097b8:	404a      	eors	r2, r1
 80097ba:	b2d2      	uxtb	r2, r2
 80097bc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 80097be:	68bb      	ldr	r3, [r7, #8]
 80097c0:	3309      	adds	r3, #9
 80097c2:	7819      	ldrb	r1, [r3, #0]
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	3309      	adds	r3, #9
 80097c8:	781a      	ldrb	r2, [r3, #0]
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	3309      	adds	r3, #9
 80097ce:	404a      	eors	r2, r1
 80097d0:	b2d2      	uxtb	r2, r2
 80097d2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	330a      	adds	r3, #10
 80097d8:	7819      	ldrb	r1, [r3, #0]
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	330a      	adds	r3, #10
 80097de:	781a      	ldrb	r2, [r3, #0]
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	330a      	adds	r3, #10
 80097e4:	404a      	eors	r2, r1
 80097e6:	b2d2      	uxtb	r2, r2
 80097e8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	330b      	adds	r3, #11
 80097ee:	7819      	ldrb	r1, [r3, #0]
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	330b      	adds	r3, #11
 80097f4:	781a      	ldrb	r2, [r3, #0]
 80097f6:	68fb      	ldr	r3, [r7, #12]
 80097f8:	330b      	adds	r3, #11
 80097fa:	404a      	eors	r2, r1
 80097fc:	b2d2      	uxtb	r2, r2
 80097fe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 8009800:	68bb      	ldr	r3, [r7, #8]
 8009802:	330c      	adds	r3, #12
 8009804:	7819      	ldrb	r1, [r3, #0]
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	330c      	adds	r3, #12
 800980a:	781a      	ldrb	r2, [r3, #0]
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	330c      	adds	r3, #12
 8009810:	404a      	eors	r2, r1
 8009812:	b2d2      	uxtb	r2, r2
 8009814:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	330d      	adds	r3, #13
 800981a:	7819      	ldrb	r1, [r3, #0]
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	330d      	adds	r3, #13
 8009820:	781a      	ldrb	r2, [r3, #0]
 8009822:	68fb      	ldr	r3, [r7, #12]
 8009824:	330d      	adds	r3, #13
 8009826:	404a      	eors	r2, r1
 8009828:	b2d2      	uxtb	r2, r2
 800982a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800982c:	68bb      	ldr	r3, [r7, #8]
 800982e:	330e      	adds	r3, #14
 8009830:	7819      	ldrb	r1, [r3, #0]
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	330e      	adds	r3, #14
 8009836:	781a      	ldrb	r2, [r3, #0]
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	330e      	adds	r3, #14
 800983c:	404a      	eors	r2, r1
 800983e:	b2d2      	uxtb	r2, r2
 8009840:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	330f      	adds	r3, #15
 8009846:	7819      	ldrb	r1, [r3, #0]
 8009848:	687b      	ldr	r3, [r7, #4]
 800984a:	330f      	adds	r3, #15
 800984c:	781a      	ldrb	r2, [r3, #0]
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	330f      	adds	r3, #15
 8009852:	404a      	eors	r2, r1
 8009854:	b2d2      	uxtb	r2, r2
 8009856:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 8009858:	bf00      	nop
 800985a:	3714      	adds	r7, #20
 800985c:	46bd      	mov	sp, r7
 800985e:	bc80      	pop	{r7}
 8009860:	4770      	bx	lr

08009862 <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 8009862:	b580      	push	{r7, lr}
 8009864:	b082      	sub	sp, #8
 8009866:	af00      	add	r7, sp, #0
 8009868:	6078      	str	r0, [r7, #4]
 800986a:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800986c:	6839      	ldr	r1, [r7, #0]
 800986e:	6878      	ldr	r0, [r7, #4]
 8009870:	f7ff fe88 	bl	8009584 <xor_block>
}
 8009874:	bf00      	nop
 8009876:	3708      	adds	r7, #8
 8009878:	46bd      	mov	sp, r7
 800987a:	bd80      	pop	{r7, pc}

0800987c <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800987c:	b480      	push	{r7}
 800987e:	b085      	sub	sp, #20
 8009880:	af00      	add	r7, sp, #0
 8009882:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	781b      	ldrb	r3, [r3, #0]
 8009888:	461a      	mov	r2, r3
 800988a:	4b48      	ldr	r3, [pc, #288]	; (80099ac <shift_sub_rows+0x130>)
 800988c:	5c9a      	ldrb	r2, [r3, r2]
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	701a      	strb	r2, [r3, #0]
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	3304      	adds	r3, #4
 8009896:	781b      	ldrb	r3, [r3, #0]
 8009898:	4619      	mov	r1, r3
 800989a:	687b      	ldr	r3, [r7, #4]
 800989c:	3304      	adds	r3, #4
 800989e:	4a43      	ldr	r2, [pc, #268]	; (80099ac <shift_sub_rows+0x130>)
 80098a0:	5c52      	ldrb	r2, [r2, r1]
 80098a2:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	3308      	adds	r3, #8
 80098a8:	781b      	ldrb	r3, [r3, #0]
 80098aa:	4619      	mov	r1, r3
 80098ac:	687b      	ldr	r3, [r7, #4]
 80098ae:	3308      	adds	r3, #8
 80098b0:	4a3e      	ldr	r2, [pc, #248]	; (80099ac <shift_sub_rows+0x130>)
 80098b2:	5c52      	ldrb	r2, [r2, r1]
 80098b4:	701a      	strb	r2, [r3, #0]
 80098b6:	687b      	ldr	r3, [r7, #4]
 80098b8:	330c      	adds	r3, #12
 80098ba:	781b      	ldrb	r3, [r3, #0]
 80098bc:	4619      	mov	r1, r3
 80098be:	687b      	ldr	r3, [r7, #4]
 80098c0:	330c      	adds	r3, #12
 80098c2:	4a3a      	ldr	r2, [pc, #232]	; (80099ac <shift_sub_rows+0x130>)
 80098c4:	5c52      	ldrb	r2, [r2, r1]
 80098c6:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	785b      	ldrb	r3, [r3, #1]
 80098cc:	73fb      	strb	r3, [r7, #15]
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	3305      	adds	r3, #5
 80098d2:	781b      	ldrb	r3, [r3, #0]
 80098d4:	4619      	mov	r1, r3
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	3301      	adds	r3, #1
 80098da:	4a34      	ldr	r2, [pc, #208]	; (80099ac <shift_sub_rows+0x130>)
 80098dc:	5c52      	ldrb	r2, [r2, r1]
 80098de:	701a      	strb	r2, [r3, #0]
 80098e0:	687b      	ldr	r3, [r7, #4]
 80098e2:	3309      	adds	r3, #9
 80098e4:	781b      	ldrb	r3, [r3, #0]
 80098e6:	4619      	mov	r1, r3
 80098e8:	687b      	ldr	r3, [r7, #4]
 80098ea:	3305      	adds	r3, #5
 80098ec:	4a2f      	ldr	r2, [pc, #188]	; (80099ac <shift_sub_rows+0x130>)
 80098ee:	5c52      	ldrb	r2, [r2, r1]
 80098f0:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	330d      	adds	r3, #13
 80098f6:	781b      	ldrb	r3, [r3, #0]
 80098f8:	4619      	mov	r1, r3
 80098fa:	687b      	ldr	r3, [r7, #4]
 80098fc:	3309      	adds	r3, #9
 80098fe:	4a2b      	ldr	r2, [pc, #172]	; (80099ac <shift_sub_rows+0x130>)
 8009900:	5c52      	ldrb	r2, [r2, r1]
 8009902:	701a      	strb	r2, [r3, #0]
 8009904:	7bfa      	ldrb	r2, [r7, #15]
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	330d      	adds	r3, #13
 800990a:	4928      	ldr	r1, [pc, #160]	; (80099ac <shift_sub_rows+0x130>)
 800990c:	5c8a      	ldrb	r2, [r1, r2]
 800990e:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	789b      	ldrb	r3, [r3, #2]
 8009914:	73fb      	strb	r3, [r7, #15]
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	330a      	adds	r3, #10
 800991a:	781b      	ldrb	r3, [r3, #0]
 800991c:	4619      	mov	r1, r3
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	3302      	adds	r3, #2
 8009922:	4a22      	ldr	r2, [pc, #136]	; (80099ac <shift_sub_rows+0x130>)
 8009924:	5c52      	ldrb	r2, [r2, r1]
 8009926:	701a      	strb	r2, [r3, #0]
 8009928:	7bfa      	ldrb	r2, [r7, #15]
 800992a:	687b      	ldr	r3, [r7, #4]
 800992c:	330a      	adds	r3, #10
 800992e:	491f      	ldr	r1, [pc, #124]	; (80099ac <shift_sub_rows+0x130>)
 8009930:	5c8a      	ldrb	r2, [r1, r2]
 8009932:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	799b      	ldrb	r3, [r3, #6]
 8009938:	73fb      	strb	r3, [r7, #15]
 800993a:	687b      	ldr	r3, [r7, #4]
 800993c:	330e      	adds	r3, #14
 800993e:	781b      	ldrb	r3, [r3, #0]
 8009940:	4619      	mov	r1, r3
 8009942:	687b      	ldr	r3, [r7, #4]
 8009944:	3306      	adds	r3, #6
 8009946:	4a19      	ldr	r2, [pc, #100]	; (80099ac <shift_sub_rows+0x130>)
 8009948:	5c52      	ldrb	r2, [r2, r1]
 800994a:	701a      	strb	r2, [r3, #0]
 800994c:	7bfa      	ldrb	r2, [r7, #15]
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	330e      	adds	r3, #14
 8009952:	4916      	ldr	r1, [pc, #88]	; (80099ac <shift_sub_rows+0x130>)
 8009954:	5c8a      	ldrb	r2, [r1, r2]
 8009956:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 8009958:	687b      	ldr	r3, [r7, #4]
 800995a:	7bdb      	ldrb	r3, [r3, #15]
 800995c:	73fb      	strb	r3, [r7, #15]
 800995e:	687b      	ldr	r3, [r7, #4]
 8009960:	330b      	adds	r3, #11
 8009962:	781b      	ldrb	r3, [r3, #0]
 8009964:	4619      	mov	r1, r3
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	330f      	adds	r3, #15
 800996a:	4a10      	ldr	r2, [pc, #64]	; (80099ac <shift_sub_rows+0x130>)
 800996c:	5c52      	ldrb	r2, [r2, r1]
 800996e:	701a      	strb	r2, [r3, #0]
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	3307      	adds	r3, #7
 8009974:	781b      	ldrb	r3, [r3, #0]
 8009976:	4619      	mov	r1, r3
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	330b      	adds	r3, #11
 800997c:	4a0b      	ldr	r2, [pc, #44]	; (80099ac <shift_sub_rows+0x130>)
 800997e:	5c52      	ldrb	r2, [r2, r1]
 8009980:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 8009982:	687b      	ldr	r3, [r7, #4]
 8009984:	3303      	adds	r3, #3
 8009986:	781b      	ldrb	r3, [r3, #0]
 8009988:	4619      	mov	r1, r3
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	3307      	adds	r3, #7
 800998e:	4a07      	ldr	r2, [pc, #28]	; (80099ac <shift_sub_rows+0x130>)
 8009990:	5c52      	ldrb	r2, [r2, r1]
 8009992:	701a      	strb	r2, [r3, #0]
 8009994:	7bfa      	ldrb	r2, [r7, #15]
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	3303      	adds	r3, #3
 800999a:	4904      	ldr	r1, [pc, #16]	; (80099ac <shift_sub_rows+0x130>)
 800999c:	5c8a      	ldrb	r2, [r1, r2]
 800999e:	701a      	strb	r2, [r3, #0]
}
 80099a0:	bf00      	nop
 80099a2:	3714      	adds	r7, #20
 80099a4:	46bd      	mov	sp, r7
 80099a6:	bc80      	pop	{r7}
 80099a8:	4770      	bx	lr
 80099aa:	bf00      	nop
 80099ac:	0801b008 	.word	0x0801b008

080099b0 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b086      	sub	sp, #24
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 80099b8:	f107 0308 	add.w	r3, r7, #8
 80099bc:	6879      	ldr	r1, [r7, #4]
 80099be:	4618      	mov	r0, r3
 80099c0:	f7ff fd6c 	bl	800949c <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 80099c4:	7a3b      	ldrb	r3, [r7, #8]
 80099c6:	461a      	mov	r2, r3
 80099c8:	4b9a      	ldr	r3, [pc, #616]	; (8009c34 <mix_sub_columns+0x284>)
 80099ca:	5c9a      	ldrb	r2, [r3, r2]
 80099cc:	7b7b      	ldrb	r3, [r7, #13]
 80099ce:	4619      	mov	r1, r3
 80099d0:	4b99      	ldr	r3, [pc, #612]	; (8009c38 <mix_sub_columns+0x288>)
 80099d2:	5c5b      	ldrb	r3, [r3, r1]
 80099d4:	4053      	eors	r3, r2
 80099d6:	b2da      	uxtb	r2, r3
 80099d8:	7cbb      	ldrb	r3, [r7, #18]
 80099da:	4619      	mov	r1, r3
 80099dc:	4b97      	ldr	r3, [pc, #604]	; (8009c3c <mix_sub_columns+0x28c>)
 80099de:	5c5b      	ldrb	r3, [r3, r1]
 80099e0:	4053      	eors	r3, r2
 80099e2:	b2da      	uxtb	r2, r3
 80099e4:	7dfb      	ldrb	r3, [r7, #23]
 80099e6:	4619      	mov	r1, r3
 80099e8:	4b94      	ldr	r3, [pc, #592]	; (8009c3c <mix_sub_columns+0x28c>)
 80099ea:	5c5b      	ldrb	r3, [r3, r1]
 80099ec:	4053      	eors	r3, r2
 80099ee:	b2da      	uxtb	r2, r3
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 80099f4:	7a3b      	ldrb	r3, [r7, #8]
 80099f6:	461a      	mov	r2, r3
 80099f8:	4b90      	ldr	r3, [pc, #576]	; (8009c3c <mix_sub_columns+0x28c>)
 80099fa:	5c9a      	ldrb	r2, [r3, r2]
 80099fc:	7b7b      	ldrb	r3, [r7, #13]
 80099fe:	4619      	mov	r1, r3
 8009a00:	4b8c      	ldr	r3, [pc, #560]	; (8009c34 <mix_sub_columns+0x284>)
 8009a02:	5c5b      	ldrb	r3, [r3, r1]
 8009a04:	4053      	eors	r3, r2
 8009a06:	b2da      	uxtb	r2, r3
 8009a08:	7cbb      	ldrb	r3, [r7, #18]
 8009a0a:	4619      	mov	r1, r3
 8009a0c:	4b8a      	ldr	r3, [pc, #552]	; (8009c38 <mix_sub_columns+0x288>)
 8009a0e:	5c5b      	ldrb	r3, [r3, r1]
 8009a10:	4053      	eors	r3, r2
 8009a12:	b2d9      	uxtb	r1, r3
 8009a14:	7dfb      	ldrb	r3, [r7, #23]
 8009a16:	461a      	mov	r2, r3
 8009a18:	4b88      	ldr	r3, [pc, #544]	; (8009c3c <mix_sub_columns+0x28c>)
 8009a1a:	5c9a      	ldrb	r2, [r3, r2]
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	3301      	adds	r3, #1
 8009a20:	404a      	eors	r2, r1
 8009a22:	b2d2      	uxtb	r2, r2
 8009a24:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 8009a26:	7a3b      	ldrb	r3, [r7, #8]
 8009a28:	461a      	mov	r2, r3
 8009a2a:	4b84      	ldr	r3, [pc, #528]	; (8009c3c <mix_sub_columns+0x28c>)
 8009a2c:	5c9a      	ldrb	r2, [r3, r2]
 8009a2e:	7b7b      	ldrb	r3, [r7, #13]
 8009a30:	4619      	mov	r1, r3
 8009a32:	4b82      	ldr	r3, [pc, #520]	; (8009c3c <mix_sub_columns+0x28c>)
 8009a34:	5c5b      	ldrb	r3, [r3, r1]
 8009a36:	4053      	eors	r3, r2
 8009a38:	b2da      	uxtb	r2, r3
 8009a3a:	7cbb      	ldrb	r3, [r7, #18]
 8009a3c:	4619      	mov	r1, r3
 8009a3e:	4b7d      	ldr	r3, [pc, #500]	; (8009c34 <mix_sub_columns+0x284>)
 8009a40:	5c5b      	ldrb	r3, [r3, r1]
 8009a42:	4053      	eors	r3, r2
 8009a44:	b2d9      	uxtb	r1, r3
 8009a46:	7dfb      	ldrb	r3, [r7, #23]
 8009a48:	461a      	mov	r2, r3
 8009a4a:	4b7b      	ldr	r3, [pc, #492]	; (8009c38 <mix_sub_columns+0x288>)
 8009a4c:	5c9a      	ldrb	r2, [r3, r2]
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	3302      	adds	r3, #2
 8009a52:	404a      	eors	r2, r1
 8009a54:	b2d2      	uxtb	r2, r2
 8009a56:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 8009a58:	7a3b      	ldrb	r3, [r7, #8]
 8009a5a:	461a      	mov	r2, r3
 8009a5c:	4b76      	ldr	r3, [pc, #472]	; (8009c38 <mix_sub_columns+0x288>)
 8009a5e:	5c9a      	ldrb	r2, [r3, r2]
 8009a60:	7b7b      	ldrb	r3, [r7, #13]
 8009a62:	4619      	mov	r1, r3
 8009a64:	4b75      	ldr	r3, [pc, #468]	; (8009c3c <mix_sub_columns+0x28c>)
 8009a66:	5c5b      	ldrb	r3, [r3, r1]
 8009a68:	4053      	eors	r3, r2
 8009a6a:	b2da      	uxtb	r2, r3
 8009a6c:	7cbb      	ldrb	r3, [r7, #18]
 8009a6e:	4619      	mov	r1, r3
 8009a70:	4b72      	ldr	r3, [pc, #456]	; (8009c3c <mix_sub_columns+0x28c>)
 8009a72:	5c5b      	ldrb	r3, [r3, r1]
 8009a74:	4053      	eors	r3, r2
 8009a76:	b2d9      	uxtb	r1, r3
 8009a78:	7dfb      	ldrb	r3, [r7, #23]
 8009a7a:	461a      	mov	r2, r3
 8009a7c:	4b6d      	ldr	r3, [pc, #436]	; (8009c34 <mix_sub_columns+0x284>)
 8009a7e:	5c9a      	ldrb	r2, [r3, r2]
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	3303      	adds	r3, #3
 8009a84:	404a      	eors	r2, r1
 8009a86:	b2d2      	uxtb	r2, r2
 8009a88:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 8009a8a:	7b3b      	ldrb	r3, [r7, #12]
 8009a8c:	461a      	mov	r2, r3
 8009a8e:	4b69      	ldr	r3, [pc, #420]	; (8009c34 <mix_sub_columns+0x284>)
 8009a90:	5c9a      	ldrb	r2, [r3, r2]
 8009a92:	7c7b      	ldrb	r3, [r7, #17]
 8009a94:	4619      	mov	r1, r3
 8009a96:	4b68      	ldr	r3, [pc, #416]	; (8009c38 <mix_sub_columns+0x288>)
 8009a98:	5c5b      	ldrb	r3, [r3, r1]
 8009a9a:	4053      	eors	r3, r2
 8009a9c:	b2da      	uxtb	r2, r3
 8009a9e:	7dbb      	ldrb	r3, [r7, #22]
 8009aa0:	4619      	mov	r1, r3
 8009aa2:	4b66      	ldr	r3, [pc, #408]	; (8009c3c <mix_sub_columns+0x28c>)
 8009aa4:	5c5b      	ldrb	r3, [r3, r1]
 8009aa6:	4053      	eors	r3, r2
 8009aa8:	b2d9      	uxtb	r1, r3
 8009aaa:	7afb      	ldrb	r3, [r7, #11]
 8009aac:	461a      	mov	r2, r3
 8009aae:	4b63      	ldr	r3, [pc, #396]	; (8009c3c <mix_sub_columns+0x28c>)
 8009ab0:	5c9a      	ldrb	r2, [r3, r2]
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	3304      	adds	r3, #4
 8009ab6:	404a      	eors	r2, r1
 8009ab8:	b2d2      	uxtb	r2, r2
 8009aba:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 8009abc:	7b3b      	ldrb	r3, [r7, #12]
 8009abe:	461a      	mov	r2, r3
 8009ac0:	4b5e      	ldr	r3, [pc, #376]	; (8009c3c <mix_sub_columns+0x28c>)
 8009ac2:	5c9a      	ldrb	r2, [r3, r2]
 8009ac4:	7c7b      	ldrb	r3, [r7, #17]
 8009ac6:	4619      	mov	r1, r3
 8009ac8:	4b5a      	ldr	r3, [pc, #360]	; (8009c34 <mix_sub_columns+0x284>)
 8009aca:	5c5b      	ldrb	r3, [r3, r1]
 8009acc:	4053      	eors	r3, r2
 8009ace:	b2da      	uxtb	r2, r3
 8009ad0:	7dbb      	ldrb	r3, [r7, #22]
 8009ad2:	4619      	mov	r1, r3
 8009ad4:	4b58      	ldr	r3, [pc, #352]	; (8009c38 <mix_sub_columns+0x288>)
 8009ad6:	5c5b      	ldrb	r3, [r3, r1]
 8009ad8:	4053      	eors	r3, r2
 8009ada:	b2d9      	uxtb	r1, r3
 8009adc:	7afb      	ldrb	r3, [r7, #11]
 8009ade:	461a      	mov	r2, r3
 8009ae0:	4b56      	ldr	r3, [pc, #344]	; (8009c3c <mix_sub_columns+0x28c>)
 8009ae2:	5c9a      	ldrb	r2, [r3, r2]
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	3305      	adds	r3, #5
 8009ae8:	404a      	eors	r2, r1
 8009aea:	b2d2      	uxtb	r2, r2
 8009aec:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 8009aee:	7b3b      	ldrb	r3, [r7, #12]
 8009af0:	461a      	mov	r2, r3
 8009af2:	4b52      	ldr	r3, [pc, #328]	; (8009c3c <mix_sub_columns+0x28c>)
 8009af4:	5c9a      	ldrb	r2, [r3, r2]
 8009af6:	7c7b      	ldrb	r3, [r7, #17]
 8009af8:	4619      	mov	r1, r3
 8009afa:	4b50      	ldr	r3, [pc, #320]	; (8009c3c <mix_sub_columns+0x28c>)
 8009afc:	5c5b      	ldrb	r3, [r3, r1]
 8009afe:	4053      	eors	r3, r2
 8009b00:	b2da      	uxtb	r2, r3
 8009b02:	7dbb      	ldrb	r3, [r7, #22]
 8009b04:	4619      	mov	r1, r3
 8009b06:	4b4b      	ldr	r3, [pc, #300]	; (8009c34 <mix_sub_columns+0x284>)
 8009b08:	5c5b      	ldrb	r3, [r3, r1]
 8009b0a:	4053      	eors	r3, r2
 8009b0c:	b2d9      	uxtb	r1, r3
 8009b0e:	7afb      	ldrb	r3, [r7, #11]
 8009b10:	461a      	mov	r2, r3
 8009b12:	4b49      	ldr	r3, [pc, #292]	; (8009c38 <mix_sub_columns+0x288>)
 8009b14:	5c9a      	ldrb	r2, [r3, r2]
 8009b16:	687b      	ldr	r3, [r7, #4]
 8009b18:	3306      	adds	r3, #6
 8009b1a:	404a      	eors	r2, r1
 8009b1c:	b2d2      	uxtb	r2, r2
 8009b1e:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 8009b20:	7b3b      	ldrb	r3, [r7, #12]
 8009b22:	461a      	mov	r2, r3
 8009b24:	4b44      	ldr	r3, [pc, #272]	; (8009c38 <mix_sub_columns+0x288>)
 8009b26:	5c9a      	ldrb	r2, [r3, r2]
 8009b28:	7c7b      	ldrb	r3, [r7, #17]
 8009b2a:	4619      	mov	r1, r3
 8009b2c:	4b43      	ldr	r3, [pc, #268]	; (8009c3c <mix_sub_columns+0x28c>)
 8009b2e:	5c5b      	ldrb	r3, [r3, r1]
 8009b30:	4053      	eors	r3, r2
 8009b32:	b2da      	uxtb	r2, r3
 8009b34:	7dbb      	ldrb	r3, [r7, #22]
 8009b36:	4619      	mov	r1, r3
 8009b38:	4b40      	ldr	r3, [pc, #256]	; (8009c3c <mix_sub_columns+0x28c>)
 8009b3a:	5c5b      	ldrb	r3, [r3, r1]
 8009b3c:	4053      	eors	r3, r2
 8009b3e:	b2d9      	uxtb	r1, r3
 8009b40:	7afb      	ldrb	r3, [r7, #11]
 8009b42:	461a      	mov	r2, r3
 8009b44:	4b3b      	ldr	r3, [pc, #236]	; (8009c34 <mix_sub_columns+0x284>)
 8009b46:	5c9a      	ldrb	r2, [r3, r2]
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	3307      	adds	r3, #7
 8009b4c:	404a      	eors	r2, r1
 8009b4e:	b2d2      	uxtb	r2, r2
 8009b50:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 8009b52:	7c3b      	ldrb	r3, [r7, #16]
 8009b54:	461a      	mov	r2, r3
 8009b56:	4b37      	ldr	r3, [pc, #220]	; (8009c34 <mix_sub_columns+0x284>)
 8009b58:	5c9a      	ldrb	r2, [r3, r2]
 8009b5a:	7d7b      	ldrb	r3, [r7, #21]
 8009b5c:	4619      	mov	r1, r3
 8009b5e:	4b36      	ldr	r3, [pc, #216]	; (8009c38 <mix_sub_columns+0x288>)
 8009b60:	5c5b      	ldrb	r3, [r3, r1]
 8009b62:	4053      	eors	r3, r2
 8009b64:	b2da      	uxtb	r2, r3
 8009b66:	7abb      	ldrb	r3, [r7, #10]
 8009b68:	4619      	mov	r1, r3
 8009b6a:	4b34      	ldr	r3, [pc, #208]	; (8009c3c <mix_sub_columns+0x28c>)
 8009b6c:	5c5b      	ldrb	r3, [r3, r1]
 8009b6e:	4053      	eors	r3, r2
 8009b70:	b2d9      	uxtb	r1, r3
 8009b72:	7bfb      	ldrb	r3, [r7, #15]
 8009b74:	461a      	mov	r2, r3
 8009b76:	4b31      	ldr	r3, [pc, #196]	; (8009c3c <mix_sub_columns+0x28c>)
 8009b78:	5c9a      	ldrb	r2, [r3, r2]
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	3308      	adds	r3, #8
 8009b7e:	404a      	eors	r2, r1
 8009b80:	b2d2      	uxtb	r2, r2
 8009b82:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 8009b84:	7c3b      	ldrb	r3, [r7, #16]
 8009b86:	461a      	mov	r2, r3
 8009b88:	4b2c      	ldr	r3, [pc, #176]	; (8009c3c <mix_sub_columns+0x28c>)
 8009b8a:	5c9a      	ldrb	r2, [r3, r2]
 8009b8c:	7d7b      	ldrb	r3, [r7, #21]
 8009b8e:	4619      	mov	r1, r3
 8009b90:	4b28      	ldr	r3, [pc, #160]	; (8009c34 <mix_sub_columns+0x284>)
 8009b92:	5c5b      	ldrb	r3, [r3, r1]
 8009b94:	4053      	eors	r3, r2
 8009b96:	b2da      	uxtb	r2, r3
 8009b98:	7abb      	ldrb	r3, [r7, #10]
 8009b9a:	4619      	mov	r1, r3
 8009b9c:	4b26      	ldr	r3, [pc, #152]	; (8009c38 <mix_sub_columns+0x288>)
 8009b9e:	5c5b      	ldrb	r3, [r3, r1]
 8009ba0:	4053      	eors	r3, r2
 8009ba2:	b2d9      	uxtb	r1, r3
 8009ba4:	7bfb      	ldrb	r3, [r7, #15]
 8009ba6:	461a      	mov	r2, r3
 8009ba8:	4b24      	ldr	r3, [pc, #144]	; (8009c3c <mix_sub_columns+0x28c>)
 8009baa:	5c9a      	ldrb	r2, [r3, r2]
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	3309      	adds	r3, #9
 8009bb0:	404a      	eors	r2, r1
 8009bb2:	b2d2      	uxtb	r2, r2
 8009bb4:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 8009bb6:	7c3b      	ldrb	r3, [r7, #16]
 8009bb8:	461a      	mov	r2, r3
 8009bba:	4b20      	ldr	r3, [pc, #128]	; (8009c3c <mix_sub_columns+0x28c>)
 8009bbc:	5c9a      	ldrb	r2, [r3, r2]
 8009bbe:	7d7b      	ldrb	r3, [r7, #21]
 8009bc0:	4619      	mov	r1, r3
 8009bc2:	4b1e      	ldr	r3, [pc, #120]	; (8009c3c <mix_sub_columns+0x28c>)
 8009bc4:	5c5b      	ldrb	r3, [r3, r1]
 8009bc6:	4053      	eors	r3, r2
 8009bc8:	b2da      	uxtb	r2, r3
 8009bca:	7abb      	ldrb	r3, [r7, #10]
 8009bcc:	4619      	mov	r1, r3
 8009bce:	4b19      	ldr	r3, [pc, #100]	; (8009c34 <mix_sub_columns+0x284>)
 8009bd0:	5c5b      	ldrb	r3, [r3, r1]
 8009bd2:	4053      	eors	r3, r2
 8009bd4:	b2d9      	uxtb	r1, r3
 8009bd6:	7bfb      	ldrb	r3, [r7, #15]
 8009bd8:	461a      	mov	r2, r3
 8009bda:	4b17      	ldr	r3, [pc, #92]	; (8009c38 <mix_sub_columns+0x288>)
 8009bdc:	5c9a      	ldrb	r2, [r3, r2]
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	330a      	adds	r3, #10
 8009be2:	404a      	eors	r2, r1
 8009be4:	b2d2      	uxtb	r2, r2
 8009be6:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 8009be8:	7c3b      	ldrb	r3, [r7, #16]
 8009bea:	461a      	mov	r2, r3
 8009bec:	4b12      	ldr	r3, [pc, #72]	; (8009c38 <mix_sub_columns+0x288>)
 8009bee:	5c9a      	ldrb	r2, [r3, r2]
 8009bf0:	7d7b      	ldrb	r3, [r7, #21]
 8009bf2:	4619      	mov	r1, r3
 8009bf4:	4b11      	ldr	r3, [pc, #68]	; (8009c3c <mix_sub_columns+0x28c>)
 8009bf6:	5c5b      	ldrb	r3, [r3, r1]
 8009bf8:	4053      	eors	r3, r2
 8009bfa:	b2da      	uxtb	r2, r3
 8009bfc:	7abb      	ldrb	r3, [r7, #10]
 8009bfe:	4619      	mov	r1, r3
 8009c00:	4b0e      	ldr	r3, [pc, #56]	; (8009c3c <mix_sub_columns+0x28c>)
 8009c02:	5c5b      	ldrb	r3, [r3, r1]
 8009c04:	4053      	eors	r3, r2
 8009c06:	b2d9      	uxtb	r1, r3
 8009c08:	7bfb      	ldrb	r3, [r7, #15]
 8009c0a:	461a      	mov	r2, r3
 8009c0c:	4b09      	ldr	r3, [pc, #36]	; (8009c34 <mix_sub_columns+0x284>)
 8009c0e:	5c9a      	ldrb	r2, [r3, r2]
 8009c10:	687b      	ldr	r3, [r7, #4]
 8009c12:	330b      	adds	r3, #11
 8009c14:	404a      	eors	r2, r1
 8009c16:	b2d2      	uxtb	r2, r2
 8009c18:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 8009c1a:	7d3b      	ldrb	r3, [r7, #20]
 8009c1c:	461a      	mov	r2, r3
 8009c1e:	4b05      	ldr	r3, [pc, #20]	; (8009c34 <mix_sub_columns+0x284>)
 8009c20:	5c9a      	ldrb	r2, [r3, r2]
 8009c22:	7a7b      	ldrb	r3, [r7, #9]
 8009c24:	4619      	mov	r1, r3
 8009c26:	4b04      	ldr	r3, [pc, #16]	; (8009c38 <mix_sub_columns+0x288>)
 8009c28:	5c5b      	ldrb	r3, [r3, r1]
 8009c2a:	4053      	eors	r3, r2
 8009c2c:	b2da      	uxtb	r2, r3
 8009c2e:	7bbb      	ldrb	r3, [r7, #14]
 8009c30:	4619      	mov	r1, r3
 8009c32:	e005      	b.n	8009c40 <mix_sub_columns+0x290>
 8009c34:	0801b108 	.word	0x0801b108
 8009c38:	0801b208 	.word	0x0801b208
 8009c3c:	0801b008 	.word	0x0801b008
 8009c40:	4b2d      	ldr	r3, [pc, #180]	; (8009cf8 <mix_sub_columns+0x348>)
 8009c42:	5c5b      	ldrb	r3, [r3, r1]
 8009c44:	4053      	eors	r3, r2
 8009c46:	b2d9      	uxtb	r1, r3
 8009c48:	7cfb      	ldrb	r3, [r7, #19]
 8009c4a:	461a      	mov	r2, r3
 8009c4c:	4b2a      	ldr	r3, [pc, #168]	; (8009cf8 <mix_sub_columns+0x348>)
 8009c4e:	5c9a      	ldrb	r2, [r3, r2]
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	330c      	adds	r3, #12
 8009c54:	404a      	eors	r2, r1
 8009c56:	b2d2      	uxtb	r2, r2
 8009c58:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 8009c5a:	7d3b      	ldrb	r3, [r7, #20]
 8009c5c:	461a      	mov	r2, r3
 8009c5e:	4b26      	ldr	r3, [pc, #152]	; (8009cf8 <mix_sub_columns+0x348>)
 8009c60:	5c9a      	ldrb	r2, [r3, r2]
 8009c62:	7a7b      	ldrb	r3, [r7, #9]
 8009c64:	4619      	mov	r1, r3
 8009c66:	4b25      	ldr	r3, [pc, #148]	; (8009cfc <mix_sub_columns+0x34c>)
 8009c68:	5c5b      	ldrb	r3, [r3, r1]
 8009c6a:	4053      	eors	r3, r2
 8009c6c:	b2da      	uxtb	r2, r3
 8009c6e:	7bbb      	ldrb	r3, [r7, #14]
 8009c70:	4619      	mov	r1, r3
 8009c72:	4b23      	ldr	r3, [pc, #140]	; (8009d00 <mix_sub_columns+0x350>)
 8009c74:	5c5b      	ldrb	r3, [r3, r1]
 8009c76:	4053      	eors	r3, r2
 8009c78:	b2d9      	uxtb	r1, r3
 8009c7a:	7cfb      	ldrb	r3, [r7, #19]
 8009c7c:	461a      	mov	r2, r3
 8009c7e:	4b1e      	ldr	r3, [pc, #120]	; (8009cf8 <mix_sub_columns+0x348>)
 8009c80:	5c9a      	ldrb	r2, [r3, r2]
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	330d      	adds	r3, #13
 8009c86:	404a      	eors	r2, r1
 8009c88:	b2d2      	uxtb	r2, r2
 8009c8a:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 8009c8c:	7d3b      	ldrb	r3, [r7, #20]
 8009c8e:	461a      	mov	r2, r3
 8009c90:	4b19      	ldr	r3, [pc, #100]	; (8009cf8 <mix_sub_columns+0x348>)
 8009c92:	5c9a      	ldrb	r2, [r3, r2]
 8009c94:	7a7b      	ldrb	r3, [r7, #9]
 8009c96:	4619      	mov	r1, r3
 8009c98:	4b17      	ldr	r3, [pc, #92]	; (8009cf8 <mix_sub_columns+0x348>)
 8009c9a:	5c5b      	ldrb	r3, [r3, r1]
 8009c9c:	4053      	eors	r3, r2
 8009c9e:	b2da      	uxtb	r2, r3
 8009ca0:	7bbb      	ldrb	r3, [r7, #14]
 8009ca2:	4619      	mov	r1, r3
 8009ca4:	4b15      	ldr	r3, [pc, #84]	; (8009cfc <mix_sub_columns+0x34c>)
 8009ca6:	5c5b      	ldrb	r3, [r3, r1]
 8009ca8:	4053      	eors	r3, r2
 8009caa:	b2d9      	uxtb	r1, r3
 8009cac:	7cfb      	ldrb	r3, [r7, #19]
 8009cae:	461a      	mov	r2, r3
 8009cb0:	4b13      	ldr	r3, [pc, #76]	; (8009d00 <mix_sub_columns+0x350>)
 8009cb2:	5c9a      	ldrb	r2, [r3, r2]
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	330e      	adds	r3, #14
 8009cb8:	404a      	eors	r2, r1
 8009cba:	b2d2      	uxtb	r2, r2
 8009cbc:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 8009cbe:	7d3b      	ldrb	r3, [r7, #20]
 8009cc0:	461a      	mov	r2, r3
 8009cc2:	4b0f      	ldr	r3, [pc, #60]	; (8009d00 <mix_sub_columns+0x350>)
 8009cc4:	5c9a      	ldrb	r2, [r3, r2]
 8009cc6:	7a7b      	ldrb	r3, [r7, #9]
 8009cc8:	4619      	mov	r1, r3
 8009cca:	4b0b      	ldr	r3, [pc, #44]	; (8009cf8 <mix_sub_columns+0x348>)
 8009ccc:	5c5b      	ldrb	r3, [r3, r1]
 8009cce:	4053      	eors	r3, r2
 8009cd0:	b2da      	uxtb	r2, r3
 8009cd2:	7bbb      	ldrb	r3, [r7, #14]
 8009cd4:	4619      	mov	r1, r3
 8009cd6:	4b08      	ldr	r3, [pc, #32]	; (8009cf8 <mix_sub_columns+0x348>)
 8009cd8:	5c5b      	ldrb	r3, [r3, r1]
 8009cda:	4053      	eors	r3, r2
 8009cdc:	b2d9      	uxtb	r1, r3
 8009cde:	7cfb      	ldrb	r3, [r7, #19]
 8009ce0:	461a      	mov	r2, r3
 8009ce2:	4b06      	ldr	r3, [pc, #24]	; (8009cfc <mix_sub_columns+0x34c>)
 8009ce4:	5c9a      	ldrb	r2, [r3, r2]
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	330f      	adds	r3, #15
 8009cea:	404a      	eors	r2, r1
 8009cec:	b2d2      	uxtb	r2, r2
 8009cee:	701a      	strb	r2, [r3, #0]
  }
 8009cf0:	bf00      	nop
 8009cf2:	3718      	adds	r7, #24
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bd80      	pop	{r7, pc}
 8009cf8:	0801b008 	.word	0x0801b008
 8009cfc:	0801b108 	.word	0x0801b108
 8009d00:	0801b208 	.word	0x0801b208

08009d04 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 8009d04:	b580      	push	{r7, lr}
 8009d06:	b086      	sub	sp, #24
 8009d08:	af00      	add	r7, sp, #0
 8009d0a:	60f8      	str	r0, [r7, #12]
 8009d0c:	460b      	mov	r3, r1
 8009d0e:	607a      	str	r2, [r7, #4]
 8009d10:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 8009d12:	7afb      	ldrb	r3, [r7, #11]
 8009d14:	3b10      	subs	r3, #16
 8009d16:	2b10      	cmp	r3, #16
 8009d18:	bf8c      	ite	hi
 8009d1a:	2201      	movhi	r2, #1
 8009d1c:	2200      	movls	r2, #0
 8009d1e:	b2d2      	uxtb	r2, r2
 8009d20:	2a00      	cmp	r2, #0
 8009d22:	d10d      	bne.n	8009d40 <lorawan_aes_set_key+0x3c>
 8009d24:	2201      	movs	r2, #1
 8009d26:	fa02 f303 	lsl.w	r3, r2, r3
 8009d2a:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8009d2e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	bf14      	ite	ne
 8009d36:	2301      	movne	r3, #1
 8009d38:	2300      	moveq	r3, #0
 8009d3a:	b2db      	uxtb	r3, r3
 8009d3c:	2b00      	cmp	r3, #0
 8009d3e:	d105      	bne.n	8009d4c <lorawan_aes_set_key+0x48>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	2200      	movs	r2, #0
 8009d44:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 8009d48:	23ff      	movs	r3, #255	; 0xff
 8009d4a:	e0b2      	b.n	8009eb2 <lorawan_aes_set_key+0x1ae>
        break;
 8009d4c:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	7afa      	ldrb	r2, [r7, #11]
 8009d52:	68f9      	ldr	r1, [r7, #12]
 8009d54:	4618      	mov	r0, r3
 8009d56:	f7ff fbfa 	bl	800954e <copy_block_nn>
    hi = (keylen + 28) << 2;
 8009d5a:	7afb      	ldrb	r3, [r7, #11]
 8009d5c:	331c      	adds	r3, #28
 8009d5e:	b2db      	uxtb	r3, r3
 8009d60:	009b      	lsls	r3, r3, #2
 8009d62:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 8009d64:	7c7b      	ldrb	r3, [r7, #17]
 8009d66:	091b      	lsrs	r3, r3, #4
 8009d68:	b2db      	uxtb	r3, r3
 8009d6a:	3b01      	subs	r3, #1
 8009d6c:	b2da      	uxtb	r2, r3
 8009d6e:	687b      	ldr	r3, [r7, #4]
 8009d70:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8009d74:	7afb      	ldrb	r3, [r7, #11]
 8009d76:	75fb      	strb	r3, [r7, #23]
 8009d78:	2301      	movs	r3, #1
 8009d7a:	75bb      	strb	r3, [r7, #22]
 8009d7c:	e093      	b.n	8009ea6 <lorawan_aes_set_key+0x1a2>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 8009d7e:	7dfb      	ldrb	r3, [r7, #23]
 8009d80:	3b04      	subs	r3, #4
 8009d82:	687a      	ldr	r2, [r7, #4]
 8009d84:	5cd3      	ldrb	r3, [r2, r3]
 8009d86:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 8009d88:	7dfb      	ldrb	r3, [r7, #23]
 8009d8a:	3b03      	subs	r3, #3
 8009d8c:	687a      	ldr	r2, [r7, #4]
 8009d8e:	5cd3      	ldrb	r3, [r2, r3]
 8009d90:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 8009d92:	7dfb      	ldrb	r3, [r7, #23]
 8009d94:	3b02      	subs	r3, #2
 8009d96:	687a      	ldr	r2, [r7, #4]
 8009d98:	5cd3      	ldrb	r3, [r2, r3]
 8009d9a:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 8009d9c:	7dfb      	ldrb	r3, [r7, #23]
 8009d9e:	3b01      	subs	r3, #1
 8009da0:	687a      	ldr	r2, [r7, #4]
 8009da2:	5cd3      	ldrb	r3, [r2, r3]
 8009da4:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 8009da6:	7dfb      	ldrb	r3, [r7, #23]
 8009da8:	7afa      	ldrb	r2, [r7, #11]
 8009daa:	fbb3 f1f2 	udiv	r1, r3, r2
 8009dae:	fb02 f201 	mul.w	r2, r2, r1
 8009db2:	1a9b      	subs	r3, r3, r2
 8009db4:	b2db      	uxtb	r3, r3
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d127      	bne.n	8009e0a <lorawan_aes_set_key+0x106>
        {
            tt = t0;
 8009dba:	7d7b      	ldrb	r3, [r7, #21]
 8009dbc:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 8009dbe:	7d3b      	ldrb	r3, [r7, #20]
 8009dc0:	4a3e      	ldr	r2, [pc, #248]	; (8009ebc <lorawan_aes_set_key+0x1b8>)
 8009dc2:	5cd2      	ldrb	r2, [r2, r3]
 8009dc4:	7dbb      	ldrb	r3, [r7, #22]
 8009dc6:	4053      	eors	r3, r2
 8009dc8:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 8009dca:	7cfb      	ldrb	r3, [r7, #19]
 8009dcc:	4a3b      	ldr	r2, [pc, #236]	; (8009ebc <lorawan_aes_set_key+0x1b8>)
 8009dce:	5cd3      	ldrb	r3, [r2, r3]
 8009dd0:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 8009dd2:	7cbb      	ldrb	r3, [r7, #18]
 8009dd4:	4a39      	ldr	r2, [pc, #228]	; (8009ebc <lorawan_aes_set_key+0x1b8>)
 8009dd6:	5cd3      	ldrb	r3, [r2, r3]
 8009dd8:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 8009dda:	7c3b      	ldrb	r3, [r7, #16]
 8009ddc:	4a37      	ldr	r2, [pc, #220]	; (8009ebc <lorawan_aes_set_key+0x1b8>)
 8009dde:	5cd3      	ldrb	r3, [r2, r3]
 8009de0:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 8009de2:	7dbb      	ldrb	r3, [r7, #22]
 8009de4:	005b      	lsls	r3, r3, #1
 8009de6:	b25a      	sxtb	r2, r3
 8009de8:	7dbb      	ldrb	r3, [r7, #22]
 8009dea:	09db      	lsrs	r3, r3, #7
 8009dec:	b2db      	uxtb	r3, r3
 8009dee:	4619      	mov	r1, r3
 8009df0:	0049      	lsls	r1, r1, #1
 8009df2:	440b      	add	r3, r1
 8009df4:	4619      	mov	r1, r3
 8009df6:	00c8      	lsls	r0, r1, #3
 8009df8:	4619      	mov	r1, r3
 8009dfa:	4603      	mov	r3, r0
 8009dfc:	440b      	add	r3, r1
 8009dfe:	b2db      	uxtb	r3, r3
 8009e00:	b25b      	sxtb	r3, r3
 8009e02:	4053      	eors	r3, r2
 8009e04:	b25b      	sxtb	r3, r3
 8009e06:	75bb      	strb	r3, [r7, #22]
 8009e08:	e01c      	b.n	8009e44 <lorawan_aes_set_key+0x140>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 8009e0a:	7afb      	ldrb	r3, [r7, #11]
 8009e0c:	2b18      	cmp	r3, #24
 8009e0e:	d919      	bls.n	8009e44 <lorawan_aes_set_key+0x140>
 8009e10:	7dfb      	ldrb	r3, [r7, #23]
 8009e12:	7afa      	ldrb	r2, [r7, #11]
 8009e14:	fbb3 f1f2 	udiv	r1, r3, r2
 8009e18:	fb02 f201 	mul.w	r2, r2, r1
 8009e1c:	1a9b      	subs	r3, r3, r2
 8009e1e:	b2db      	uxtb	r3, r3
 8009e20:	2b10      	cmp	r3, #16
 8009e22:	d10f      	bne.n	8009e44 <lorawan_aes_set_key+0x140>
        {
            t0 = s_box(t0);
 8009e24:	7d7b      	ldrb	r3, [r7, #21]
 8009e26:	4a25      	ldr	r2, [pc, #148]	; (8009ebc <lorawan_aes_set_key+0x1b8>)
 8009e28:	5cd3      	ldrb	r3, [r2, r3]
 8009e2a:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 8009e2c:	7d3b      	ldrb	r3, [r7, #20]
 8009e2e:	4a23      	ldr	r2, [pc, #140]	; (8009ebc <lorawan_aes_set_key+0x1b8>)
 8009e30:	5cd3      	ldrb	r3, [r2, r3]
 8009e32:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 8009e34:	7cfb      	ldrb	r3, [r7, #19]
 8009e36:	4a21      	ldr	r2, [pc, #132]	; (8009ebc <lorawan_aes_set_key+0x1b8>)
 8009e38:	5cd3      	ldrb	r3, [r2, r3]
 8009e3a:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 8009e3c:	7cbb      	ldrb	r3, [r7, #18]
 8009e3e:	4a1f      	ldr	r2, [pc, #124]	; (8009ebc <lorawan_aes_set_key+0x1b8>)
 8009e40:	5cd3      	ldrb	r3, [r2, r3]
 8009e42:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 8009e44:	7dfa      	ldrb	r2, [r7, #23]
 8009e46:	7afb      	ldrb	r3, [r7, #11]
 8009e48:	1ad3      	subs	r3, r2, r3
 8009e4a:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 8009e4c:	7c3b      	ldrb	r3, [r7, #16]
 8009e4e:	687a      	ldr	r2, [r7, #4]
 8009e50:	5cd1      	ldrb	r1, [r2, r3]
 8009e52:	7dfb      	ldrb	r3, [r7, #23]
 8009e54:	7d7a      	ldrb	r2, [r7, #21]
 8009e56:	404a      	eors	r2, r1
 8009e58:	b2d1      	uxtb	r1, r2
 8009e5a:	687a      	ldr	r2, [r7, #4]
 8009e5c:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 8009e5e:	7c3b      	ldrb	r3, [r7, #16]
 8009e60:	3301      	adds	r3, #1
 8009e62:	687a      	ldr	r2, [r7, #4]
 8009e64:	5cd1      	ldrb	r1, [r2, r3]
 8009e66:	7dfb      	ldrb	r3, [r7, #23]
 8009e68:	3301      	adds	r3, #1
 8009e6a:	7d3a      	ldrb	r2, [r7, #20]
 8009e6c:	404a      	eors	r2, r1
 8009e6e:	b2d1      	uxtb	r1, r2
 8009e70:	687a      	ldr	r2, [r7, #4]
 8009e72:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 8009e74:	7c3b      	ldrb	r3, [r7, #16]
 8009e76:	3302      	adds	r3, #2
 8009e78:	687a      	ldr	r2, [r7, #4]
 8009e7a:	5cd1      	ldrb	r1, [r2, r3]
 8009e7c:	7dfb      	ldrb	r3, [r7, #23]
 8009e7e:	3302      	adds	r3, #2
 8009e80:	7cfa      	ldrb	r2, [r7, #19]
 8009e82:	404a      	eors	r2, r1
 8009e84:	b2d1      	uxtb	r1, r2
 8009e86:	687a      	ldr	r2, [r7, #4]
 8009e88:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 8009e8a:	7c3b      	ldrb	r3, [r7, #16]
 8009e8c:	3303      	adds	r3, #3
 8009e8e:	687a      	ldr	r2, [r7, #4]
 8009e90:	5cd1      	ldrb	r1, [r2, r3]
 8009e92:	7dfb      	ldrb	r3, [r7, #23]
 8009e94:	3303      	adds	r3, #3
 8009e96:	7cba      	ldrb	r2, [r7, #18]
 8009e98:	404a      	eors	r2, r1
 8009e9a:	b2d1      	uxtb	r1, r2
 8009e9c:	687a      	ldr	r2, [r7, #4]
 8009e9e:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 8009ea0:	7dfb      	ldrb	r3, [r7, #23]
 8009ea2:	3304      	adds	r3, #4
 8009ea4:	75fb      	strb	r3, [r7, #23]
 8009ea6:	7dfa      	ldrb	r2, [r7, #23]
 8009ea8:	7c7b      	ldrb	r3, [r7, #17]
 8009eaa:	429a      	cmp	r2, r3
 8009eac:	f4ff af67 	bcc.w	8009d7e <lorawan_aes_set_key+0x7a>
    }
    return 0;
 8009eb0:	2300      	movs	r3, #0
}
 8009eb2:	4618      	mov	r0, r3
 8009eb4:	3718      	adds	r7, #24
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	bd80      	pop	{r7, pc}
 8009eba:	bf00      	nop
 8009ebc:	0801b008 	.word	0x0801b008

08009ec0 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b08a      	sub	sp, #40	; 0x28
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	60f8      	str	r0, [r7, #12]
 8009ec8:	60b9      	str	r1, [r7, #8]
 8009eca:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d038      	beq.n	8009f48 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 8009ed6:	687a      	ldr	r2, [r7, #4]
 8009ed8:	f107 0314 	add.w	r3, r7, #20
 8009edc:	68f9      	ldr	r1, [r7, #12]
 8009ede:	4618      	mov	r0, r3
 8009ee0:	f7ff fc07 	bl	80096f2 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 8009ee4:	2301      	movs	r3, #1
 8009ee6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009eea:	e014      	b.n	8009f16 <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 8009eec:	f107 0314 	add.w	r3, r7, #20
 8009ef0:	4618      	mov	r0, r3
 8009ef2:	f7ff fd5d 	bl	80099b0 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009efc:	0112      	lsls	r2, r2, #4
 8009efe:	441a      	add	r2, r3
 8009f00:	f107 0314 	add.w	r3, r7, #20
 8009f04:	4611      	mov	r1, r2
 8009f06:	4618      	mov	r0, r3
 8009f08:	f7ff fcab 	bl	8009862 <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 8009f0c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8009f10:	3301      	adds	r3, #1
 8009f12:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 8009f1c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009f20:	429a      	cmp	r2, r3
 8009f22:	d3e3      	bcc.n	8009eec <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 8009f24:	f107 0314 	add.w	r3, r7, #20
 8009f28:	4618      	mov	r0, r3
 8009f2a:	f7ff fca7 	bl	800987c <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8009f34:	0112      	lsls	r2, r2, #4
 8009f36:	441a      	add	r2, r3
 8009f38:	f107 0314 	add.w	r3, r7, #20
 8009f3c:	4619      	mov	r1, r3
 8009f3e:	68b8      	ldr	r0, [r7, #8]
 8009f40:	f7ff fbd7 	bl	80096f2 <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 8009f44:	2300      	movs	r3, #0
 8009f46:	e000      	b.n	8009f4a <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 8009f48:	23ff      	movs	r3, #255	; 0xff
}
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	3728      	adds	r7, #40	; 0x28
 8009f4e:	46bd      	mov	sp, r7
 8009f50:	bd80      	pop	{r7, pc}
	...

08009f54 <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID(KeyIdentifier_t keyID, Key_t **keyItem)
{
 8009f54:	b480      	push	{r7}
 8009f56:	b085      	sub	sp, #20
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	4603      	mov	r3, r0
 8009f5c:	6039      	str	r1, [r7, #0]
 8009f5e:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 8009f60:	2300      	movs	r3, #0
 8009f62:	73fb      	strb	r3, [r7, #15]
 8009f64:	e018      	b.n	8009f98 <GetKeyByID+0x44>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 8009f66:	7bfa      	ldrb	r2, [r7, #15]
 8009f68:	4910      	ldr	r1, [pc, #64]	; (8009fac <GetKeyByID+0x58>)
 8009f6a:	4613      	mov	r3, r2
 8009f6c:	011b      	lsls	r3, r3, #4
 8009f6e:	4413      	add	r3, r2
 8009f70:	440b      	add	r3, r1
 8009f72:	3310      	adds	r3, #16
 8009f74:	781b      	ldrb	r3, [r3, #0]
 8009f76:	79fa      	ldrb	r2, [r7, #7]
 8009f78:	429a      	cmp	r2, r3
 8009f7a:	d10a      	bne.n	8009f92 <GetKeyByID+0x3e>
    {
      *keyItem = &(SeNvmCtx.KeyList[i]);
 8009f7c:	7bfa      	ldrb	r2, [r7, #15]
 8009f7e:	4613      	mov	r3, r2
 8009f80:	011b      	lsls	r3, r3, #4
 8009f82:	4413      	add	r3, r2
 8009f84:	3310      	adds	r3, #16
 8009f86:	4a09      	ldr	r2, [pc, #36]	; (8009fac <GetKeyByID+0x58>)
 8009f88:	441a      	add	r2, r3
 8009f8a:	683b      	ldr	r3, [r7, #0]
 8009f8c:	601a      	str	r2, [r3, #0]
      return SECURE_ELEMENT_SUCCESS;
 8009f8e:	2300      	movs	r3, #0
 8009f90:	e006      	b.n	8009fa0 <GetKeyByID+0x4c>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 8009f92:	7bfb      	ldrb	r3, [r7, #15]
 8009f94:	3301      	adds	r3, #1
 8009f96:	73fb      	strb	r3, [r7, #15]
 8009f98:	7bfb      	ldrb	r3, [r7, #15]
 8009f9a:	2b09      	cmp	r3, #9
 8009f9c:	d9e3      	bls.n	8009f66 <GetKeyByID+0x12>
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8009f9e:	2303      	movs	r3, #3
}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	3714      	adds	r7, #20
 8009fa4:	46bd      	mov	sp, r7
 8009fa6:	bc80      	pop	{r7}
 8009fa8:	4770      	bx	lr
 8009faa:	bf00      	nop
 8009fac:	20000060 	.word	0x20000060

08009fb0 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB(void)
{
 8009fb0:	b480      	push	{r7}
 8009fb2:	af00      	add	r7, sp, #0
  return;
 8009fb4:	bf00      	nop
}
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bc80      	pop	{r7}
 8009fba:	4770      	bx	lr

08009fbc <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac)
{
 8009fbc:	b590      	push	{r4, r7, lr}
 8009fbe:	b0d1      	sub	sp, #324	; 0x144
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	f107 040c 	add.w	r4, r7, #12
 8009fc6:	6020      	str	r0, [r4, #0]
 8009fc8:	f107 0008 	add.w	r0, r7, #8
 8009fcc:	6001      	str	r1, [r0, #0]
 8009fce:	4619      	mov	r1, r3
 8009fd0:	1dbb      	adds	r3, r7, #6
 8009fd2:	801a      	strh	r2, [r3, #0]
 8009fd4:	1d7b      	adds	r3, r7, #5
 8009fd6:	460a      	mov	r2, r1
 8009fd8:	701a      	strb	r2, [r3, #0]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8009fda:	2306      	movs	r3, #6
 8009fdc:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
  if ((buffer == NULL) || (cmac == NULL))
 8009fe0:	f107 0308 	add.w	r3, r7, #8
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d003      	beq.n	8009ff2 <ComputeCmac+0x36>
 8009fea:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8009fee:	2b00      	cmp	r3, #0
 8009ff0:	d101      	bne.n	8009ff6 <ComputeCmac+0x3a>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 8009ff2:	2302      	movs	r3, #2
 8009ff4:	e04e      	b.n	800a094 <ComputeCmac+0xd8>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t Cmac[16];
  AES_CMAC_CTX aesCmacCtx[1];

  AES_CMAC_Init(aesCmacCtx);
 8009ff6:	f107 0314 	add.w	r3, r7, #20
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	f7fe fffe 	bl	8008ffc <AES_CMAC_Init>

  Key_t *keyItem;
  retval = GetKeyByID(keyID, &keyItem);
 800a000:	f107 0210 	add.w	r2, r7, #16
 800a004:	1d7b      	adds	r3, r7, #5
 800a006:	781b      	ldrb	r3, [r3, #0]
 800a008:	4611      	mov	r1, r2
 800a00a:	4618      	mov	r0, r3
 800a00c:	f7ff ffa2 	bl	8009f54 <GetKeyByID>
 800a010:	4603      	mov	r3, r0
 800a012:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

  if (retval == SECURE_ELEMENT_SUCCESS)
 800a016:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d138      	bne.n	800a090 <ComputeCmac+0xd4>
  {
    AES_CMAC_SetKey(aesCmacCtx, keyItem->KeyValue);
 800a01e:	f107 0310 	add.w	r3, r7, #16
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	1c5a      	adds	r2, r3, #1
 800a026:	f107 0314 	add.w	r3, r7, #20
 800a02a:	4611      	mov	r1, r2
 800a02c:	4618      	mov	r0, r3
 800a02e:	f7fe fffe 	bl	800902e <AES_CMAC_SetKey>

    if (micBxBuffer != NULL)
 800a032:	f107 030c 	add.w	r3, r7, #12
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	2b00      	cmp	r3, #0
 800a03a:	d007      	beq.n	800a04c <ComputeCmac+0x90>
    {
      AES_CMAC_Update(aesCmacCtx, micBxBuffer, 16);
 800a03c:	f107 030c 	add.w	r3, r7, #12
 800a040:	f107 0014 	add.w	r0, r7, #20
 800a044:	2210      	movs	r2, #16
 800a046:	6819      	ldr	r1, [r3, #0]
 800a048:	f7ff f800 	bl	800904c <AES_CMAC_Update>
    }

    AES_CMAC_Update(aesCmacCtx, buffer, size);
 800a04c:	1dbb      	adds	r3, r7, #6
 800a04e:	881a      	ldrh	r2, [r3, #0]
 800a050:	f107 0308 	add.w	r3, r7, #8
 800a054:	f107 0014 	add.w	r0, r7, #20
 800a058:	6819      	ldr	r1, [r3, #0]
 800a05a:	f7fe fff7 	bl	800904c <AES_CMAC_Update>

    AES_CMAC_Final(Cmac, aesCmacCtx);
 800a05e:	f107 0214 	add.w	r2, r7, #20
 800a062:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 800a066:	4611      	mov	r1, r2
 800a068:	4618      	mov	r0, r3
 800a06a:	f7ff f8b1 	bl	80091d0 <AES_CMAC_Final>

    /* Bring into the required format */
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 800a06e:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800a072:	061a      	lsls	r2, r3, #24
 800a074:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 800a078:	041b      	lsls	r3, r3, #16
 800a07a:	431a      	orrs	r2, r3
 800a07c:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800a080:	021b      	lsls	r3, r3, #8
 800a082:	4313      	orrs	r3, r2
                       (uint32_t) Cmac[0]);
 800a084:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 800a088:	431a      	orrs	r2, r3
 800a08a:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800a08e:	601a      	str	r2, [r3, #0]
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800a090:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 800a094:	4618      	mov	r0, r3
 800a096:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800a09a:	46bd      	mov	sp, r7
 800a09c:	bd90      	pop	{r4, r7, pc}
	...

0800a0a0 <SecureElementInit>:
/*
 * API functions
 */

SecureElementStatus_t SecureElementInit(SecureElementNvmEvent seNvmCtxChanged)
{
 800a0a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0a2:	b09d      	sub	sp, #116	; 0x74
 800a0a4:	af10      	add	r7, sp, #64	; 0x40
 800a0a6:	6278      	str	r0, [r7, #36]	; 0x24
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  Key_t *keyItem;
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a0a8:	2306      	movs	r3, #6
 800a0aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Initialize LoRaWAN Key List buffer */
  memcpy1((uint8_t *)(SeNvmCtx.KeyList), (const uint8_t *)InitialKeyList, sizeof(Key_t)*NUM_OF_KEYS);
 800a0ae:	22aa      	movs	r2, #170	; 0xaa
 800a0b0:	4990      	ldr	r1, [pc, #576]	; (800a2f4 <SecureElementInit+0x254>)
 800a0b2:	4891      	ldr	r0, [pc, #580]	; (800a2f8 <SecureElementInit+0x258>)
 800a0b4:	f00c f913 	bl	80162de <memcpy1>

  retval = GetKeyByID(APP_KEY, &keyItem);
 800a0b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a0bc:	4619      	mov	r1, r3
 800a0be:	2000      	movs	r0, #0
 800a0c0:	f7ff ff48 	bl	8009f54 <GetKeyByID>
 800a0c4:	4603      	mov	r3, r0
 800a0c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  KEY_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 800a0ca:	4b8c      	ldr	r3, [pc, #560]	; (800a2fc <SecureElementInit+0x25c>)
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	2100      	movs	r1, #0
 800a0d0:	2002      	movs	r0, #2
 800a0d2:	f00e ffc1 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a0d6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d14d      	bne.n	800a17a <SecureElementInit+0xda>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a0de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0e0:	785b      	ldrb	r3, [r3, #1]
 800a0e2:	4618      	mov	r0, r3
 800a0e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0e6:	789b      	ldrb	r3, [r3, #2]
 800a0e8:	461c      	mov	r4, r3
 800a0ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0ec:	78db      	ldrb	r3, [r3, #3]
 800a0ee:	461d      	mov	r5, r3
 800a0f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f2:	791b      	ldrb	r3, [r3, #4]
 800a0f4:	461e      	mov	r6, r3
 800a0f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0f8:	795b      	ldrb	r3, [r3, #5]
 800a0fa:	623b      	str	r3, [r7, #32]
 800a0fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a0fe:	799b      	ldrb	r3, [r3, #6]
 800a100:	61fb      	str	r3, [r7, #28]
 800a102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a104:	79db      	ldrb	r3, [r3, #7]
 800a106:	61bb      	str	r3, [r7, #24]
 800a108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a10a:	7a1b      	ldrb	r3, [r3, #8]
 800a10c:	617b      	str	r3, [r7, #20]
 800a10e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a110:	7a5b      	ldrb	r3, [r3, #9]
 800a112:	613b      	str	r3, [r7, #16]
 800a114:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a116:	7a9b      	ldrb	r3, [r3, #10]
 800a118:	60fb      	str	r3, [r7, #12]
 800a11a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a11c:	7adb      	ldrb	r3, [r3, #11]
 800a11e:	60bb      	str	r3, [r7, #8]
 800a120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a122:	7b1b      	ldrb	r3, [r3, #12]
 800a124:	607b      	str	r3, [r7, #4]
 800a126:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a128:	7b5b      	ldrb	r3, [r3, #13]
 800a12a:	603b      	str	r3, [r7, #0]
 800a12c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a12e:	7b9b      	ldrb	r3, [r3, #14]
 800a130:	4619      	mov	r1, r3
 800a132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a134:	7bdb      	ldrb	r3, [r3, #15]
 800a136:	461a      	mov	r2, r3
 800a138:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a13a:	7c1b      	ldrb	r3, [r3, #16]
 800a13c:	930f      	str	r3, [sp, #60]	; 0x3c
 800a13e:	920e      	str	r2, [sp, #56]	; 0x38
 800a140:	910d      	str	r1, [sp, #52]	; 0x34
 800a142:	683a      	ldr	r2, [r7, #0]
 800a144:	920c      	str	r2, [sp, #48]	; 0x30
 800a146:	687a      	ldr	r2, [r7, #4]
 800a148:	920b      	str	r2, [sp, #44]	; 0x2c
 800a14a:	68ba      	ldr	r2, [r7, #8]
 800a14c:	920a      	str	r2, [sp, #40]	; 0x28
 800a14e:	68fa      	ldr	r2, [r7, #12]
 800a150:	9209      	str	r2, [sp, #36]	; 0x24
 800a152:	693a      	ldr	r2, [r7, #16]
 800a154:	9208      	str	r2, [sp, #32]
 800a156:	697a      	ldr	r2, [r7, #20]
 800a158:	9207      	str	r2, [sp, #28]
 800a15a:	69ba      	ldr	r2, [r7, #24]
 800a15c:	9206      	str	r2, [sp, #24]
 800a15e:	69fa      	ldr	r2, [r7, #28]
 800a160:	9205      	str	r2, [sp, #20]
 800a162:	6a3b      	ldr	r3, [r7, #32]
 800a164:	9304      	str	r3, [sp, #16]
 800a166:	9603      	str	r6, [sp, #12]
 800a168:	9502      	str	r5, [sp, #8]
 800a16a:	9401      	str	r4, [sp, #4]
 800a16c:	9000      	str	r0, [sp, #0]
 800a16e:	4b64      	ldr	r3, [pc, #400]	; (800a300 <SecureElementInit+0x260>)
 800a170:	2200      	movs	r2, #0
 800a172:	2100      	movs	r1, #0
 800a174:	2002      	movs	r0, #2
 800a176:	f00e ff6f 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
  }
  retval = GetKeyByID(NWK_KEY, &keyItem);
 800a17a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a17e:	4619      	mov	r1, r3
 800a180:	2001      	movs	r0, #1
 800a182:	f7ff fee7 	bl	8009f54 <GetKeyByID>
 800a186:	4603      	mov	r3, r0
 800a188:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a18c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a190:	2b00      	cmp	r3, #0
 800a192:	d14d      	bne.n	800a230 <SecureElementInit+0x190>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a196:	785b      	ldrb	r3, [r3, #1]
 800a198:	4618      	mov	r0, r3
 800a19a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a19c:	789b      	ldrb	r3, [r3, #2]
 800a19e:	461c      	mov	r4, r3
 800a1a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1a2:	78db      	ldrb	r3, [r3, #3]
 800a1a4:	461d      	mov	r5, r3
 800a1a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1a8:	791b      	ldrb	r3, [r3, #4]
 800a1aa:	461e      	mov	r6, r3
 800a1ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ae:	795b      	ldrb	r3, [r3, #5]
 800a1b0:	623b      	str	r3, [r7, #32]
 800a1b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1b4:	799b      	ldrb	r3, [r3, #6]
 800a1b6:	61fb      	str	r3, [r7, #28]
 800a1b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ba:	79db      	ldrb	r3, [r3, #7]
 800a1bc:	61bb      	str	r3, [r7, #24]
 800a1be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c0:	7a1b      	ldrb	r3, [r3, #8]
 800a1c2:	617b      	str	r3, [r7, #20]
 800a1c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1c6:	7a5b      	ldrb	r3, [r3, #9]
 800a1c8:	613b      	str	r3, [r7, #16]
 800a1ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1cc:	7a9b      	ldrb	r3, [r3, #10]
 800a1ce:	60fb      	str	r3, [r7, #12]
 800a1d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1d2:	7adb      	ldrb	r3, [r3, #11]
 800a1d4:	60bb      	str	r3, [r7, #8]
 800a1d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1d8:	7b1b      	ldrb	r3, [r3, #12]
 800a1da:	607b      	str	r3, [r7, #4]
 800a1dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1de:	7b5b      	ldrb	r3, [r3, #13]
 800a1e0:	603b      	str	r3, [r7, #0]
 800a1e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1e4:	7b9b      	ldrb	r3, [r3, #14]
 800a1e6:	4619      	mov	r1, r3
 800a1e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1ea:	7bdb      	ldrb	r3, [r3, #15]
 800a1ec:	461a      	mov	r2, r3
 800a1ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a1f0:	7c1b      	ldrb	r3, [r3, #16]
 800a1f2:	930f      	str	r3, [sp, #60]	; 0x3c
 800a1f4:	920e      	str	r2, [sp, #56]	; 0x38
 800a1f6:	910d      	str	r1, [sp, #52]	; 0x34
 800a1f8:	683a      	ldr	r2, [r7, #0]
 800a1fa:	920c      	str	r2, [sp, #48]	; 0x30
 800a1fc:	687a      	ldr	r2, [r7, #4]
 800a1fe:	920b      	str	r2, [sp, #44]	; 0x2c
 800a200:	68ba      	ldr	r2, [r7, #8]
 800a202:	920a      	str	r2, [sp, #40]	; 0x28
 800a204:	68fa      	ldr	r2, [r7, #12]
 800a206:	9209      	str	r2, [sp, #36]	; 0x24
 800a208:	693a      	ldr	r2, [r7, #16]
 800a20a:	9208      	str	r2, [sp, #32]
 800a20c:	697a      	ldr	r2, [r7, #20]
 800a20e:	9207      	str	r2, [sp, #28]
 800a210:	69ba      	ldr	r2, [r7, #24]
 800a212:	9206      	str	r2, [sp, #24]
 800a214:	69fa      	ldr	r2, [r7, #28]
 800a216:	9205      	str	r2, [sp, #20]
 800a218:	6a3b      	ldr	r3, [r7, #32]
 800a21a:	9304      	str	r3, [sp, #16]
 800a21c:	9603      	str	r6, [sp, #12]
 800a21e:	9502      	str	r5, [sp, #8]
 800a220:	9401      	str	r4, [sp, #4]
 800a222:	9000      	str	r0, [sp, #0]
 800a224:	4b37      	ldr	r3, [pc, #220]	; (800a304 <SecureElementInit+0x264>)
 800a226:	2200      	movs	r2, #0
 800a228:	2100      	movs	r1, #0
 800a22a:	2002      	movs	r0, #2
 800a22c:	f00e ff14 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
  }
  KEY_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 800a230:	4b35      	ldr	r3, [pc, #212]	; (800a308 <SecureElementInit+0x268>)
 800a232:	2200      	movs	r2, #0
 800a234:	2100      	movs	r1, #0
 800a236:	2002      	movs	r0, #2
 800a238:	f00e ff0e 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
  retval = GetKeyByID(APP_S_KEY, &keyItem);
 800a23c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a240:	4619      	mov	r1, r3
 800a242:	2003      	movs	r0, #3
 800a244:	f7ff fe86 	bl	8009f54 <GetKeyByID>
 800a248:	4603      	mov	r3, r0
 800a24a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a24e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a252:	2b00      	cmp	r3, #0
 800a254:	d15c      	bne.n	800a310 <SecureElementInit+0x270>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a256:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a258:	785b      	ldrb	r3, [r3, #1]
 800a25a:	4618      	mov	r0, r3
 800a25c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a25e:	789b      	ldrb	r3, [r3, #2]
 800a260:	461c      	mov	r4, r3
 800a262:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a264:	78db      	ldrb	r3, [r3, #3]
 800a266:	461d      	mov	r5, r3
 800a268:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a26a:	791b      	ldrb	r3, [r3, #4]
 800a26c:	461e      	mov	r6, r3
 800a26e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a270:	795b      	ldrb	r3, [r3, #5]
 800a272:	623b      	str	r3, [r7, #32]
 800a274:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a276:	799b      	ldrb	r3, [r3, #6]
 800a278:	61fb      	str	r3, [r7, #28]
 800a27a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a27c:	79db      	ldrb	r3, [r3, #7]
 800a27e:	61bb      	str	r3, [r7, #24]
 800a280:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a282:	7a1b      	ldrb	r3, [r3, #8]
 800a284:	617b      	str	r3, [r7, #20]
 800a286:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a288:	7a5b      	ldrb	r3, [r3, #9]
 800a28a:	613b      	str	r3, [r7, #16]
 800a28c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a28e:	7a9b      	ldrb	r3, [r3, #10]
 800a290:	60fb      	str	r3, [r7, #12]
 800a292:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a294:	7adb      	ldrb	r3, [r3, #11]
 800a296:	60bb      	str	r3, [r7, #8]
 800a298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a29a:	7b1b      	ldrb	r3, [r3, #12]
 800a29c:	607b      	str	r3, [r7, #4]
 800a29e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2a0:	7b5b      	ldrb	r3, [r3, #13]
 800a2a2:	603b      	str	r3, [r7, #0]
 800a2a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2a6:	7b9b      	ldrb	r3, [r3, #14]
 800a2a8:	4619      	mov	r1, r3
 800a2aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2ac:	7bdb      	ldrb	r3, [r3, #15]
 800a2ae:	461a      	mov	r2, r3
 800a2b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a2b2:	7c1b      	ldrb	r3, [r3, #16]
 800a2b4:	930f      	str	r3, [sp, #60]	; 0x3c
 800a2b6:	920e      	str	r2, [sp, #56]	; 0x38
 800a2b8:	910d      	str	r1, [sp, #52]	; 0x34
 800a2ba:	683a      	ldr	r2, [r7, #0]
 800a2bc:	920c      	str	r2, [sp, #48]	; 0x30
 800a2be:	687a      	ldr	r2, [r7, #4]
 800a2c0:	920b      	str	r2, [sp, #44]	; 0x2c
 800a2c2:	68ba      	ldr	r2, [r7, #8]
 800a2c4:	920a      	str	r2, [sp, #40]	; 0x28
 800a2c6:	68fa      	ldr	r2, [r7, #12]
 800a2c8:	9209      	str	r2, [sp, #36]	; 0x24
 800a2ca:	693a      	ldr	r2, [r7, #16]
 800a2cc:	9208      	str	r2, [sp, #32]
 800a2ce:	697a      	ldr	r2, [r7, #20]
 800a2d0:	9207      	str	r2, [sp, #28]
 800a2d2:	69ba      	ldr	r2, [r7, #24]
 800a2d4:	9206      	str	r2, [sp, #24]
 800a2d6:	69fa      	ldr	r2, [r7, #28]
 800a2d8:	9205      	str	r2, [sp, #20]
 800a2da:	6a3b      	ldr	r3, [r7, #32]
 800a2dc:	9304      	str	r3, [sp, #16]
 800a2de:	9603      	str	r6, [sp, #12]
 800a2e0:	9502      	str	r5, [sp, #8]
 800a2e2:	9401      	str	r4, [sp, #4]
 800a2e4:	9000      	str	r0, [sp, #0]
 800a2e6:	4b09      	ldr	r3, [pc, #36]	; (800a30c <SecureElementInit+0x26c>)
 800a2e8:	2200      	movs	r2, #0
 800a2ea:	2100      	movs	r1, #0
 800a2ec:	2002      	movs	r0, #2
 800a2ee:	f00e feb3 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
 800a2f2:	e00d      	b.n	800a310 <SecureElementInit+0x270>
 800a2f4:	0801b308 	.word	0x0801b308
 800a2f8:	20000070 	.word	0x20000070
 800a2fc:	0801aa64 	.word	0x0801aa64
 800a300:	0801aa7c 	.word	0x0801aa7c
 800a304:	0801aae0 	.word	0x0801aae0
 800a308:	0801ab44 	.word	0x0801ab44
 800a30c:	0801ab5c 	.word	0x0801ab5c
  }
  retval = GetKeyByID(NWK_S_KEY, &keyItem);
 800a310:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800a314:	4619      	mov	r1, r3
 800a316:	2002      	movs	r0, #2
 800a318:	f7ff fe1c 	bl	8009f54 <GetKeyByID>
 800a31c:	4603      	mov	r3, r0
 800a31e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800a322:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800a326:	2b00      	cmp	r3, #0
 800a328:	d14d      	bne.n	800a3c6 <SecureElementInit+0x326>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800a32a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a32c:	785b      	ldrb	r3, [r3, #1]
 800a32e:	4618      	mov	r0, r3
 800a330:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a332:	789b      	ldrb	r3, [r3, #2]
 800a334:	461c      	mov	r4, r3
 800a336:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a338:	78db      	ldrb	r3, [r3, #3]
 800a33a:	461d      	mov	r5, r3
 800a33c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a33e:	791b      	ldrb	r3, [r3, #4]
 800a340:	461e      	mov	r6, r3
 800a342:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a344:	795b      	ldrb	r3, [r3, #5]
 800a346:	623b      	str	r3, [r7, #32]
 800a348:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a34a:	799b      	ldrb	r3, [r3, #6]
 800a34c:	61fb      	str	r3, [r7, #28]
 800a34e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a350:	79db      	ldrb	r3, [r3, #7]
 800a352:	61bb      	str	r3, [r7, #24]
 800a354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a356:	7a1b      	ldrb	r3, [r3, #8]
 800a358:	617b      	str	r3, [r7, #20]
 800a35a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a35c:	7a5b      	ldrb	r3, [r3, #9]
 800a35e:	613b      	str	r3, [r7, #16]
 800a360:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a362:	7a9b      	ldrb	r3, [r3, #10]
 800a364:	60fb      	str	r3, [r7, #12]
 800a366:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a368:	7adb      	ldrb	r3, [r3, #11]
 800a36a:	60bb      	str	r3, [r7, #8]
 800a36c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a36e:	7b1b      	ldrb	r3, [r3, #12]
 800a370:	607b      	str	r3, [r7, #4]
 800a372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a374:	7b5b      	ldrb	r3, [r3, #13]
 800a376:	603b      	str	r3, [r7, #0]
 800a378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a37a:	7b9b      	ldrb	r3, [r3, #14]
 800a37c:	4619      	mov	r1, r3
 800a37e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a380:	7bdb      	ldrb	r3, [r3, #15]
 800a382:	461a      	mov	r2, r3
 800a384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a386:	7c1b      	ldrb	r3, [r3, #16]
 800a388:	930f      	str	r3, [sp, #60]	; 0x3c
 800a38a:	920e      	str	r2, [sp, #56]	; 0x38
 800a38c:	910d      	str	r1, [sp, #52]	; 0x34
 800a38e:	683a      	ldr	r2, [r7, #0]
 800a390:	920c      	str	r2, [sp, #48]	; 0x30
 800a392:	687a      	ldr	r2, [r7, #4]
 800a394:	920b      	str	r2, [sp, #44]	; 0x2c
 800a396:	68ba      	ldr	r2, [r7, #8]
 800a398:	920a      	str	r2, [sp, #40]	; 0x28
 800a39a:	68fa      	ldr	r2, [r7, #12]
 800a39c:	9209      	str	r2, [sp, #36]	; 0x24
 800a39e:	693a      	ldr	r2, [r7, #16]
 800a3a0:	9208      	str	r2, [sp, #32]
 800a3a2:	697a      	ldr	r2, [r7, #20]
 800a3a4:	9207      	str	r2, [sp, #28]
 800a3a6:	69ba      	ldr	r2, [r7, #24]
 800a3a8:	9206      	str	r2, [sp, #24]
 800a3aa:	69fa      	ldr	r2, [r7, #28]
 800a3ac:	9205      	str	r2, [sp, #20]
 800a3ae:	6a3b      	ldr	r3, [r7, #32]
 800a3b0:	9304      	str	r3, [sp, #16]
 800a3b2:	9603      	str	r6, [sp, #12]
 800a3b4:	9502      	str	r5, [sp, #8]
 800a3b6:	9401      	str	r4, [sp, #4]
 800a3b8:	9000      	str	r0, [sp, #0]
 800a3ba:	4b0c      	ldr	r3, [pc, #48]	; (800a3ec <SecureElementInit+0x34c>)
 800a3bc:	2200      	movs	r2, #0
 800a3be:	2100      	movs	r1, #0
 800a3c0:	2002      	movs	r0, #2
 800a3c2:	f00e fe49 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
  SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;

#endif /* LORAWAN_KMS */

  /* Assign callback */
  if (seNvmCtxChanged != 0)
 800a3c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d003      	beq.n	800a3d4 <SecureElementInit+0x334>
  {
    SeNvmCtxChanged = seNvmCtxChanged;
 800a3cc:	4a08      	ldr	r2, [pc, #32]	; (800a3f0 <SecureElementInit+0x350>)
 800a3ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a3d0:	6013      	str	r3, [r2, #0]
 800a3d2:	e002      	b.n	800a3da <SecureElementInit+0x33a>
  }
  else
  {
    SeNvmCtxChanged = DummyCB;
 800a3d4:	4b06      	ldr	r3, [pc, #24]	; (800a3f0 <SecureElementInit+0x350>)
 800a3d6:	4a07      	ldr	r2, [pc, #28]	; (800a3f4 <SecureElementInit+0x354>)
 800a3d8:	601a      	str	r2, [r3, #0]
#if ( STATIC_DEVICE_EUI == 0 )
  /* Get a DevEUI from MCU unique ID */
  GetUniqueId(SeNvmCtx.DevEui);
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
  SeNvmCtxChanged();
 800a3da:	4b05      	ldr	r3, [pc, #20]	; (800a3f0 <SecureElementInit+0x350>)
 800a3dc:	681b      	ldr	r3, [r3, #0]
 800a3de:	4798      	blx	r3

  return SECURE_ELEMENT_SUCCESS;
 800a3e0:	2300      	movs	r3, #0
}
 800a3e2:	4618      	mov	r0, r3
 800a3e4:	3734      	adds	r7, #52	; 0x34
 800a3e6:	46bd      	mov	sp, r7
 800a3e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a3ea:	bf00      	nop
 800a3ec:	0801abc0 	.word	0x0801abc0
 800a3f0:	20000338 	.word	0x20000338
 800a3f4:	08009fb1 	.word	0x08009fb1

0800a3f8 <SecureElementRestoreNvmCtx>:
  return SECURE_ELEMENT_SUCCESS;
#endif /* LORAWAN_KMS == 1 */
}

SecureElementStatus_t SecureElementRestoreNvmCtx(void *seNvmCtx)
{
 800a3f8:	b580      	push	{r7, lr}
 800a3fa:	b082      	sub	sp, #8
 800a3fc:	af00      	add	r7, sp, #0
 800a3fe:	6078      	str	r0, [r7, #4]
  /* Restore nvm context */
  if (seNvmCtx != 0)
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d006      	beq.n	800a414 <SecureElementRestoreNvmCtx+0x1c>
  {
    memcpy1((uint8_t *) &SeNvmCtx, (uint8_t *) seNvmCtx, sizeof(SeNvmCtx));
 800a406:	22ba      	movs	r2, #186	; 0xba
 800a408:	6879      	ldr	r1, [r7, #4]
 800a40a:	4805      	ldr	r0, [pc, #20]	; (800a420 <SecureElementRestoreNvmCtx+0x28>)
 800a40c:	f00b ff67 	bl	80162de <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800a410:	2300      	movs	r3, #0
 800a412:	e000      	b.n	800a416 <SecureElementRestoreNvmCtx+0x1e>
  }
  else
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a414:	2302      	movs	r3, #2
  }
}
 800a416:	4618      	mov	r0, r3
 800a418:	3708      	adds	r7, #8
 800a41a:	46bd      	mov	sp, r7
 800a41c:	bd80      	pop	{r7, pc}
 800a41e:	bf00      	nop
 800a420:	20000060 	.word	0x20000060

0800a424 <SecureElementGetNvmCtx>:

void *SecureElementGetNvmCtx(size_t *seNvmCtxSize)
{
 800a424:	b480      	push	{r7}
 800a426:	b083      	sub	sp, #12
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
  *seNvmCtxSize = sizeof(SeNvmCtx);
 800a42c:	687b      	ldr	r3, [r7, #4]
 800a42e:	22ba      	movs	r2, #186	; 0xba
 800a430:	601a      	str	r2, [r3, #0]
  return &SeNvmCtx;
 800a432:	4b03      	ldr	r3, [pc, #12]	; (800a440 <SecureElementGetNvmCtx+0x1c>)
}
 800a434:	4618      	mov	r0, r3
 800a436:	370c      	adds	r7, #12
 800a438:	46bd      	mov	sp, r7
 800a43a:	bc80      	pop	{r7}
 800a43c:	4770      	bx	lr
 800a43e:	bf00      	nop
 800a440:	20000060 	.word	0x20000060

0800a444 <SecureElementSetKey>:

SecureElementStatus_t SecureElementSetKey(KeyIdentifier_t keyID, uint8_t *key)
{
 800a444:	b580      	push	{r7, lr}
 800a446:	b088      	sub	sp, #32
 800a448:	af00      	add	r7, sp, #0
 800a44a:	4603      	mov	r3, r0
 800a44c:	6039      	str	r1, [r7, #0]
 800a44e:	71fb      	strb	r3, [r7, #7]
  if (key == NULL)
 800a450:	683b      	ldr	r3, [r7, #0]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d101      	bne.n	800a45a <SecureElementSetKey+0x16>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a456:	2302      	movs	r3, #2
 800a458:	e04f      	b.n	800a4fa <SecureElementSetKey+0xb6>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a45a:	2300      	movs	r3, #0
 800a45c:	77fb      	strb	r3, [r7, #31]
 800a45e:	e048      	b.n	800a4f2 <SecureElementSetKey+0xae>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 800a460:	7ffa      	ldrb	r2, [r7, #31]
 800a462:	4928      	ldr	r1, [pc, #160]	; (800a504 <SecureElementSetKey+0xc0>)
 800a464:	4613      	mov	r3, r2
 800a466:	011b      	lsls	r3, r3, #4
 800a468:	4413      	add	r3, r2
 800a46a:	440b      	add	r3, r1
 800a46c:	3310      	adds	r3, #16
 800a46e:	781b      	ldrb	r3, [r3, #0]
 800a470:	79fa      	ldrb	r2, [r7, #7]
 800a472:	429a      	cmp	r2, r3
 800a474:	d13a      	bne.n	800a4ec <SecureElementSetKey+0xa8>
    {
#if ( LORAMAC_MAX_MC_CTX == 1 )
      if (keyID == MC_KEY_0)
 800a476:	79fb      	ldrb	r3, [r7, #7]
 800a478:	2b80      	cmp	r3, #128	; 0x80
 800a47a:	d125      	bne.n	800a4c8 <SecureElementSetKey+0x84>
#else /* LORAMAC_MAX_MC_CTX > 1 */
      if ((keyID == MC_KEY_0) || (keyID == MC_KEY_1) || (keyID == MC_KEY_2) || (keyID == MC_KEY_3))
#endif /* LORAMAC_MAX_MC_CTX */
      {
        /* Decrypt the key if its a Mckey */
        SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a47c:	2306      	movs	r3, #6
 800a47e:	77bb      	strb	r3, [r7, #30]
        uint8_t decryptedKey[16] = { 0 };
 800a480:	2300      	movs	r3, #0
 800a482:	60fb      	str	r3, [r7, #12]
 800a484:	f107 0310 	add.w	r3, r7, #16
 800a488:	2200      	movs	r2, #0
 800a48a:	601a      	str	r2, [r3, #0]
 800a48c:	605a      	str	r2, [r3, #4]
 800a48e:	609a      	str	r2, [r3, #8]

        retval = SecureElementAesEncrypt(key, 16, MC_KE_KEY, decryptedKey);
 800a490:	f107 030c 	add.w	r3, r7, #12
 800a494:	227f      	movs	r2, #127	; 0x7f
 800a496:	2110      	movs	r1, #16
 800a498:	6838      	ldr	r0, [r7, #0]
 800a49a:	f000 f884 	bl	800a5a6 <SecureElementAesEncrypt>
 800a49e:	4603      	mov	r3, r0
 800a4a0:	77bb      	strb	r3, [r7, #30]

        memcpy1(SeNvmCtx.KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE);
 800a4a2:	7ffa      	ldrb	r2, [r7, #31]
 800a4a4:	4613      	mov	r3, r2
 800a4a6:	011b      	lsls	r3, r3, #4
 800a4a8:	4413      	add	r3, r2
 800a4aa:	3310      	adds	r3, #16
 800a4ac:	4a15      	ldr	r2, [pc, #84]	; (800a504 <SecureElementSetKey+0xc0>)
 800a4ae:	4413      	add	r3, r2
 800a4b0:	3301      	adds	r3, #1
 800a4b2:	f107 010c 	add.w	r1, r7, #12
 800a4b6:	2210      	movs	r2, #16
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	f00b ff10 	bl	80162de <memcpy1>
        SeNvmCtxChanged();
 800a4be:	4b12      	ldr	r3, [pc, #72]	; (800a508 <SecureElementSetKey+0xc4>)
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	4798      	blx	r3

        return retval;
 800a4c4:	7fbb      	ldrb	r3, [r7, #30]
 800a4c6:	e018      	b.n	800a4fa <SecureElementSetKey+0xb6>
      }
      else
      {
        memcpy1(SeNvmCtx.KeyList[i].KeyValue, key, SE_KEY_SIZE);
 800a4c8:	7ffa      	ldrb	r2, [r7, #31]
 800a4ca:	4613      	mov	r3, r2
 800a4cc:	011b      	lsls	r3, r3, #4
 800a4ce:	4413      	add	r3, r2
 800a4d0:	3310      	adds	r3, #16
 800a4d2:	4a0c      	ldr	r2, [pc, #48]	; (800a504 <SecureElementSetKey+0xc0>)
 800a4d4:	4413      	add	r3, r2
 800a4d6:	3301      	adds	r3, #1
 800a4d8:	2210      	movs	r2, #16
 800a4da:	6839      	ldr	r1, [r7, #0]
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f00b fefe 	bl	80162de <memcpy1>
        SeNvmCtxChanged();
 800a4e2:	4b09      	ldr	r3, [pc, #36]	; (800a508 <SecureElementSetKey+0xc4>)
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	4798      	blx	r3
        return SECURE_ELEMENT_SUCCESS;
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	e006      	b.n	800a4fa <SecureElementSetKey+0xb6>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800a4ec:	7ffb      	ldrb	r3, [r7, #31]
 800a4ee:	3301      	adds	r3, #1
 800a4f0:	77fb      	strb	r3, [r7, #31]
 800a4f2:	7ffb      	ldrb	r3, [r7, #31]
 800a4f4:	2b09      	cmp	r3, #9
 800a4f6:	d9b3      	bls.n	800a460 <SecureElementSetKey+0x1c>
      }
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a4f8:	2303      	movs	r3, #3
#else /* LORAWAN_KMS == 1 */
  /* Indexes are already stored at init or when deriving the key */
  CK_OBJECT_HANDLE keyIndex;
  return GetKeyIndexByID(keyID, &keyIndex);
#endif /* LORAWAN_KMS */
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3720      	adds	r7, #32
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}
 800a502:	bf00      	nop
 800a504:	20000060 	.word	0x20000060
 800a508:	20000338 	.word	0x20000338

0800a50c <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size,
                                                  KeyIdentifier_t keyID, uint32_t *cmac)
{
 800a50c:	b580      	push	{r7, lr}
 800a50e:	b086      	sub	sp, #24
 800a510:	af02      	add	r7, sp, #8
 800a512:	60f8      	str	r0, [r7, #12]
 800a514:	60b9      	str	r1, [r7, #8]
 800a516:	4611      	mov	r1, r2
 800a518:	461a      	mov	r2, r3
 800a51a:	460b      	mov	r3, r1
 800a51c:	80fb      	strh	r3, [r7, #6]
 800a51e:	4613      	mov	r3, r2
 800a520:	717b      	strb	r3, [r7, #5]
  if (keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS)
 800a522:	797b      	ldrb	r3, [r7, #5]
 800a524:	2b7e      	cmp	r3, #126	; 0x7e
 800a526:	d901      	bls.n	800a52c <SecureElementComputeAesCmac+0x20>
  {
    /* Never accept multicast key identifier for cmac computation */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a528:	2303      	movs	r3, #3
 800a52a:	e009      	b.n	800a540 <SecureElementComputeAesCmac+0x34>
  }

  return ComputeCmac(micBxBuffer, buffer, size, keyID, cmac);
 800a52c:	7979      	ldrb	r1, [r7, #5]
 800a52e:	88fa      	ldrh	r2, [r7, #6]
 800a530:	69bb      	ldr	r3, [r7, #24]
 800a532:	9300      	str	r3, [sp, #0]
 800a534:	460b      	mov	r3, r1
 800a536:	68b9      	ldr	r1, [r7, #8]
 800a538:	68f8      	ldr	r0, [r7, #12]
 800a53a:	f7ff fd3f 	bl	8009fbc <ComputeCmac>
 800a53e:	4603      	mov	r3, r0
}
 800a540:	4618      	mov	r0, r3
 800a542:	3710      	adds	r7, #16
 800a544:	46bd      	mov	sp, r7
 800a546:	bd80      	pop	{r7, pc}

0800a548 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac(uint8_t *buffer, uint16_t size, uint32_t expectedCmac,
                                                 KeyIdentifier_t keyID)
{
 800a548:	b580      	push	{r7, lr}
 800a54a:	b088      	sub	sp, #32
 800a54c:	af02      	add	r7, sp, #8
 800a54e:	60f8      	str	r0, [r7, #12]
 800a550:	607a      	str	r2, [r7, #4]
 800a552:	461a      	mov	r2, r3
 800a554:	460b      	mov	r3, r1
 800a556:	817b      	strh	r3, [r7, #10]
 800a558:	4613      	mov	r3, r2
 800a55a:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a55c:	2306      	movs	r3, #6
 800a55e:	75fb      	strb	r3, [r7, #23]
  if (buffer == NULL)
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d101      	bne.n	800a56a <SecureElementVerifyAesCmac+0x22>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a566:	2302      	movs	r3, #2
 800a568:	e019      	b.n	800a59e <SecureElementVerifyAesCmac+0x56>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint32_t compCmac = 0;
 800a56a:	2300      	movs	r3, #0
 800a56c:	613b      	str	r3, [r7, #16]

  retval = ComputeCmac(NULL, buffer, size, keyID, &compCmac);
 800a56e:	7a79      	ldrb	r1, [r7, #9]
 800a570:	897a      	ldrh	r2, [r7, #10]
 800a572:	f107 0310 	add.w	r3, r7, #16
 800a576:	9300      	str	r3, [sp, #0]
 800a578:	460b      	mov	r3, r1
 800a57a:	68f9      	ldr	r1, [r7, #12]
 800a57c:	2000      	movs	r0, #0
 800a57e:	f7ff fd1d 	bl	8009fbc <ComputeCmac>
 800a582:	4603      	mov	r3, r0
 800a584:	75fb      	strb	r3, [r7, #23]
  if (retval != SECURE_ELEMENT_SUCCESS)
 800a586:	7dfb      	ldrb	r3, [r7, #23]
 800a588:	2b00      	cmp	r3, #0
 800a58a:	d001      	beq.n	800a590 <SecureElementVerifyAesCmac+0x48>
  {
    return retval;
 800a58c:	7dfb      	ldrb	r3, [r7, #23]
 800a58e:	e006      	b.n	800a59e <SecureElementVerifyAesCmac+0x56>
  }

  if (expectedCmac != compCmac)
 800a590:	693b      	ldr	r3, [r7, #16]
 800a592:	687a      	ldr	r2, [r7, #4]
 800a594:	429a      	cmp	r2, r3
 800a596:	d001      	beq.n	800a59c <SecureElementVerifyAesCmac+0x54>
  {
    retval = SECURE_ELEMENT_FAIL_CMAC;
 800a598:	2301      	movs	r3, #1
 800a59a:	75fb      	strb	r3, [r7, #23]
    retval = SECURE_ELEMENT_ERROR;
  }

#endif /* LORAWAN_KMS */

  return retval;
 800a59c:	7dfb      	ldrb	r3, [r7, #23]
}
 800a59e:	4618      	mov	r0, r3
 800a5a0:	3718      	adds	r7, #24
 800a5a2:	46bd      	mov	sp, r7
 800a5a4:	bd80      	pop	{r7, pc}

0800a5a6 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt(uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                              uint8_t *encBuffer)
{
 800a5a6:	b580      	push	{r7, lr}
 800a5a8:	b0c2      	sub	sp, #264	; 0x108
 800a5aa:	af00      	add	r7, sp, #0
 800a5ac:	60f8      	str	r0, [r7, #12]
 800a5ae:	4608      	mov	r0, r1
 800a5b0:	4611      	mov	r1, r2
 800a5b2:	1d3a      	adds	r2, r7, #4
 800a5b4:	6013      	str	r3, [r2, #0]
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	817b      	strh	r3, [r7, #10]
 800a5ba:	460b      	mov	r3, r1
 800a5bc:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a5be:	2306      	movs	r3, #6
 800a5c0:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
  if (buffer == NULL || encBuffer == NULL)
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d003      	beq.n	800a5d2 <SecureElementAesEncrypt+0x2c>
 800a5ca:	1d3b      	adds	r3, r7, #4
 800a5cc:	681b      	ldr	r3, [r3, #0]
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	d101      	bne.n	800a5d6 <SecureElementAesEncrypt+0x30>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a5d2:	2302      	movs	r3, #2
 800a5d4:	e043      	b.n	800a65e <SecureElementAesEncrypt+0xb8>
  }

  /* Check if the size is divisible by 16 */
  if ((size % 16) != 0)
 800a5d6:	897b      	ldrh	r3, [r7, #10]
 800a5d8:	f003 030f 	and.w	r3, r3, #15
 800a5dc:	b29b      	uxth	r3, r3
 800a5de:	2b00      	cmp	r3, #0
 800a5e0:	d001      	beq.n	800a5e6 <SecureElementAesEncrypt+0x40>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800a5e2:	2305      	movs	r3, #5
 800a5e4:	e03b      	b.n	800a65e <SecureElementAesEncrypt+0xb8>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  lorawan_aes_context aesContext;
  memset1(aesContext.ksch, '\0', 240);
 800a5e6:	f107 0314 	add.w	r3, r7, #20
 800a5ea:	22f0      	movs	r2, #240	; 0xf0
 800a5ec:	2100      	movs	r1, #0
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	f00b feb0 	bl	8016354 <memset1>

  Key_t *pItem;
  retval = GetKeyByID(keyID, &pItem);
 800a5f4:	f107 0210 	add.w	r2, r7, #16
 800a5f8:	7a7b      	ldrb	r3, [r7, #9]
 800a5fa:	4611      	mov	r1, r2
 800a5fc:	4618      	mov	r0, r3
 800a5fe:	f7ff fca9 	bl	8009f54 <GetKeyByID>
 800a602:	4603      	mov	r3, r0
 800a604:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

  if (retval == SECURE_ELEMENT_SUCCESS)
 800a608:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d124      	bne.n	800a65a <SecureElementAesEncrypt+0xb4>
  {
    lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 800a610:	693b      	ldr	r3, [r7, #16]
 800a612:	3301      	adds	r3, #1
 800a614:	f107 0214 	add.w	r2, r7, #20
 800a618:	2110      	movs	r1, #16
 800a61a:	4618      	mov	r0, r3
 800a61c:	f7ff fb72 	bl	8009d04 <lorawan_aes_set_key>

    uint8_t block = 0;
 800a620:	2300      	movs	r3, #0
 800a622:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

    while (size != 0)
 800a626:	e015      	b.n	800a654 <SecureElementAesEncrypt+0xae>
    {
      lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 800a628:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800a62c:	68fa      	ldr	r2, [r7, #12]
 800a62e:	18d0      	adds	r0, r2, r3
 800a630:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800a634:	1d3a      	adds	r2, r7, #4
 800a636:	6812      	ldr	r2, [r2, #0]
 800a638:	4413      	add	r3, r2
 800a63a:	f107 0214 	add.w	r2, r7, #20
 800a63e:	4619      	mov	r1, r3
 800a640:	f7ff fc3e 	bl	8009ec0 <lorawan_aes_encrypt>
      block = block + 16;
 800a644:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800a648:	3310      	adds	r3, #16
 800a64a:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
      size = size - 16;
 800a64e:	897b      	ldrh	r3, [r7, #10]
 800a650:	3b10      	subs	r3, #16
 800a652:	817b      	strh	r3, [r7, #10]
    while (size != 0)
 800a654:	897b      	ldrh	r3, [r7, #10]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d1e6      	bne.n	800a628 <SecureElementAesEncrypt+0x82>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800a65a:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 800a65e:	4618      	mov	r0, r3
 800a660:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800a664:	46bd      	mov	sp, r7
 800a666:	bd80      	pop	{r7, pc}

0800a668 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey(Version_t version, uint8_t *input, KeyIdentifier_t rootKeyID,
                                                     KeyIdentifier_t targetKeyID)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b08a      	sub	sp, #40	; 0x28
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	60f8      	str	r0, [r7, #12]
 800a670:	60b9      	str	r1, [r7, #8]
 800a672:	4611      	mov	r1, r2
 800a674:	461a      	mov	r2, r3
 800a676:	460b      	mov	r3, r1
 800a678:	71fb      	strb	r3, [r7, #7]
 800a67a:	4613      	mov	r3, r2
 800a67c:	71bb      	strb	r3, [r7, #6]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800a67e:	2306      	movs	r3, #6
 800a680:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (input == NULL)
 800a684:	68bb      	ldr	r3, [r7, #8]
 800a686:	2b00      	cmp	r3, #0
 800a688:	d101      	bne.n	800a68e <SecureElementDeriveAndStoreKey+0x26>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a68a:	2302      	movs	r3, #2
 800a68c:	e033      	b.n	800a6f6 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* In case of MC_KE_KEY, only McRootKey can be used as root key */
  if (targetKeyID == MC_KE_KEY)
 800a68e:	79bb      	ldrb	r3, [r7, #6]
 800a690:	2b7f      	cmp	r3, #127	; 0x7f
 800a692:	d104      	bne.n	800a69e <SecureElementDeriveAndStoreKey+0x36>
  {
    if (rootKeyID != MC_ROOT_KEY)
 800a694:	79fb      	ldrb	r3, [r7, #7]
 800a696:	2b04      	cmp	r3, #4
 800a698:	d001      	beq.n	800a69e <SecureElementDeriveAndStoreKey+0x36>
    {
      return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800a69a:	2303      	movs	r3, #3
 800a69c:	e02b      	b.n	800a6f6 <SecureElementDeriveAndStoreKey+0x8e>
    }
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t key[16] = { 0 };
 800a69e:	2300      	movs	r3, #0
 800a6a0:	617b      	str	r3, [r7, #20]
 800a6a2:	f107 0318 	add.w	r3, r7, #24
 800a6a6:	2200      	movs	r2, #0
 800a6a8:	601a      	str	r2, [r3, #0]
 800a6aa:	605a      	str	r2, [r3, #4]
 800a6ac:	609a      	str	r2, [r3, #8]
  /* Derive key */
  retval = SecureElementAesEncrypt(input, 16, rootKeyID, key);
 800a6ae:	f107 0314 	add.w	r3, r7, #20
 800a6b2:	79fa      	ldrb	r2, [r7, #7]
 800a6b4:	2110      	movs	r1, #16
 800a6b6:	68b8      	ldr	r0, [r7, #8]
 800a6b8:	f7ff ff75 	bl	800a5a6 <SecureElementAesEncrypt>
 800a6bc:	4603      	mov	r3, r0
 800a6be:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 800a6c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a6c6:	2b00      	cmp	r3, #0
 800a6c8:	d002      	beq.n	800a6d0 <SecureElementDeriveAndStoreKey+0x68>
  {
    return retval;
 800a6ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a6ce:	e012      	b.n	800a6f6 <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* Store key */
  retval = SecureElementSetKey(targetKeyID, key);
 800a6d0:	f107 0214 	add.w	r2, r7, #20
 800a6d4:	79bb      	ldrb	r3, [r7, #6]
 800a6d6:	4611      	mov	r1, r2
 800a6d8:	4618      	mov	r0, r3
 800a6da:	f7ff feb3 	bl	800a444 <SecureElementSetKey>
 800a6de:	4603      	mov	r3, r0
 800a6e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 800a6e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d002      	beq.n	800a6f2 <SecureElementDeriveAndStoreKey+0x8a>
  {
    return retval;
 800a6ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800a6f0:	e001      	b.n	800a6f6 <SecureElementDeriveAndStoreKey+0x8e>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800a6f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800a6f6:	4618      	mov	r0, r3
 800a6f8:	3728      	adds	r7, #40	; 0x28
 800a6fa:	46bd      	mov	sp, r7
 800a6fc:	bd80      	pop	{r7, pc}

0800a6fe <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept(JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                     uint16_t devNonce, uint8_t *encJoinAccept,
                                                     uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                     uint8_t *versionMinor)
{
 800a6fe:	b580      	push	{r7, lr}
 800a700:	b086      	sub	sp, #24
 800a702:	af00      	add	r7, sp, #0
 800a704:	60b9      	str	r1, [r7, #8]
 800a706:	607b      	str	r3, [r7, #4]
 800a708:	4603      	mov	r3, r0
 800a70a:	73fb      	strb	r3, [r7, #15]
 800a70c:	4613      	mov	r3, r2
 800a70e:	81bb      	strh	r3, [r7, #12]
  if ((encJoinAccept == NULL) || (decJoinAccept == NULL) || (versionMinor == NULL))
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d005      	beq.n	800a722 <SecureElementProcessJoinAccept+0x24>
 800a716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a718:	2b00      	cmp	r3, #0
 800a71a:	d002      	beq.n	800a722 <SecureElementProcessJoinAccept+0x24>
 800a71c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d101      	bne.n	800a726 <SecureElementProcessJoinAccept+0x28>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a722:	2302      	movs	r3, #2
 800a724:	e064      	b.n	800a7f0 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Check that frame size isn't bigger than a JoinAccept with CFList size */
  if (encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE)
 800a726:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a72a:	2b21      	cmp	r3, #33	; 0x21
 800a72c:	d901      	bls.n	800a732 <SecureElementProcessJoinAccept+0x34>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800a72e:	2305      	movs	r3, #5
 800a730:	e05e      	b.n	800a7f0 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Determine decryption key */
  KeyIdentifier_t encKeyID = NWK_KEY;
 800a732:	2301      	movs	r3, #1
 800a734:	75fb      	strb	r3, [r7, #23]
  {
    encKeyID = J_S_ENC_KEY;
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

  memcpy1(decJoinAccept, encJoinAccept, encJoinAcceptSize);
 800a736:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a73a:	b29b      	uxth	r3, r3
 800a73c:	461a      	mov	r2, r3
 800a73e:	6879      	ldr	r1, [r7, #4]
 800a740:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a742:	f00b fdcc 	bl	80162de <memcpy1>

  /* Decrypt JoinAccept, skip MHDR */
  if (SecureElementAesEncrypt(encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	1c58      	adds	r0, r3, #1
 800a74a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a74e:	b29b      	uxth	r3, r3
 800a750:	3b01      	subs	r3, #1
 800a752:	b299      	uxth	r1, r3
 800a754:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a756:	3301      	adds	r3, #1
 800a758:	7dfa      	ldrb	r2, [r7, #23]
 800a75a:	f7ff ff24 	bl	800a5a6 <SecureElementAesEncrypt>
 800a75e:	4603      	mov	r3, r0
 800a760:	2b00      	cmp	r3, #0
 800a762:	d001      	beq.n	800a768 <SecureElementProcessJoinAccept+0x6a>
                              encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE) != SECURE_ELEMENT_SUCCESS)
  {
    return SECURE_ELEMENT_FAIL_ENCRYPT;
 800a764:	2307      	movs	r3, #7
 800a766:	e043      	b.n	800a7f0 <SecureElementProcessJoinAccept+0xf2>
  }

  *versionMinor = ((decJoinAccept[11] & 0x80) == 0x80) ? 1 : 0;
 800a768:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a76a:	330b      	adds	r3, #11
 800a76c:	781b      	ldrb	r3, [r3, #0]
 800a76e:	09db      	lsrs	r3, r3, #7
 800a770:	b2da      	uxtb	r2, r3
 800a772:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a774:	701a      	strb	r2, [r3, #0]

  uint32_t mic = 0;
 800a776:	2300      	movs	r3, #0
 800a778:	613b      	str	r3, [r7, #16]

  mic = ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0);
 800a77a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a77e:	3b04      	subs	r3, #4
 800a780:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a782:	4413      	add	r3, r2
 800a784:	781b      	ldrb	r3, [r3, #0]
 800a786:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8);
 800a788:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a78c:	3b03      	subs	r3, #3
 800a78e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a790:	4413      	add	r3, r2
 800a792:	781b      	ldrb	r3, [r3, #0]
 800a794:	021b      	lsls	r3, r3, #8
 800a796:	693a      	ldr	r2, [r7, #16]
 800a798:	4313      	orrs	r3, r2
 800a79a:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16);
 800a79c:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a7a0:	3b02      	subs	r3, #2
 800a7a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7a4:	4413      	add	r3, r2
 800a7a6:	781b      	ldrb	r3, [r3, #0]
 800a7a8:	041b      	lsls	r3, r3, #16
 800a7aa:	693a      	ldr	r2, [r7, #16]
 800a7ac:	4313      	orrs	r3, r2
 800a7ae:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24);
 800a7b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a7b4:	3b01      	subs	r3, #1
 800a7b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a7b8:	4413      	add	r3, r2
 800a7ba:	781b      	ldrb	r3, [r3, #0]
 800a7bc:	061b      	lsls	r3, r3, #24
 800a7be:	693a      	ldr	r2, [r7, #16]
 800a7c0:	4313      	orrs	r3, r2
 800a7c2:	613b      	str	r3, [r7, #16]
  /*  - Header buffer to be used for MIC computation
   *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
   *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)] */

  /* Verify mic */
  if (*versionMinor == 0)
 800a7c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a7c6:	781b      	ldrb	r3, [r3, #0]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d10e      	bne.n	800a7ea <SecureElementProcessJoinAccept+0xec>
  {
    /* For LoRaWAN 1.0.x
     *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
     *   CFListType) */
    if (SecureElementVerifyAesCmac(decJoinAccept, (encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE), mic, NWK_KEY) !=
 800a7cc:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a7d0:	b29b      	uxth	r3, r3
 800a7d2:	3b04      	subs	r3, #4
 800a7d4:	b299      	uxth	r1, r3
 800a7d6:	2301      	movs	r3, #1
 800a7d8:	693a      	ldr	r2, [r7, #16]
 800a7da:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800a7dc:	f7ff feb4 	bl	800a548 <SecureElementVerifyAesCmac>
 800a7e0:	4603      	mov	r3, r0
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d003      	beq.n	800a7ee <SecureElementProcessJoinAccept+0xf0>
        SECURE_ELEMENT_SUCCESS)
    {
      return SECURE_ELEMENT_FAIL_CMAC;
 800a7e6:	2301      	movs	r3, #1
 800a7e8:	e002      	b.n	800a7f0 <SecureElementProcessJoinAccept+0xf2>
    }
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
  else
  {
    return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800a7ea:	2304      	movs	r3, #4
 800a7ec:	e000      	b.n	800a7f0 <SecureElementProcessJoinAccept+0xf2>
  }

  return SECURE_ELEMENT_SUCCESS;
 800a7ee:	2300      	movs	r3, #0
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3718      	adds	r7, #24
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bd80      	pop	{r7, pc}

0800a7f8 <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber(uint32_t *randomNum)
{
 800a7f8:	b580      	push	{r7, lr}
 800a7fa:	b082      	sub	sp, #8
 800a7fc:	af00      	add	r7, sp, #0
 800a7fe:	6078      	str	r0, [r7, #4]
  if (randomNum == NULL)
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2b00      	cmp	r3, #0
 800a804:	d101      	bne.n	800a80a <SecureElementRandomNumber+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a806:	2302      	movs	r3, #2
 800a808:	e006      	b.n	800a818 <SecureElementRandomNumber+0x20>
  }
  *randomNum = Radio.Random( );
 800a80a:	4b05      	ldr	r3, [pc, #20]	; (800a820 <SecureElementRandomNumber+0x28>)
 800a80c:	695b      	ldr	r3, [r3, #20]
 800a80e:	4798      	blx	r3
 800a810:	4602      	mov	r2, r0
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	601a      	str	r2, [r3, #0]
  return SECURE_ELEMENT_SUCCESS;
 800a816:	2300      	movs	r3, #0
}
 800a818:	4618      	mov	r0, r3
 800a81a:	3708      	adds	r7, #8
 800a81c:	46bd      	mov	sp, r7
 800a81e:	bd80      	pop	{r7, pc}
 800a820:	0801b480 	.word	0x0801b480

0800a824 <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui(uint8_t *devEui)
{
 800a824:	b580      	push	{r7, lr}
 800a826:	b082      	sub	sp, #8
 800a828:	af00      	add	r7, sp, #0
 800a82a:	6078      	str	r0, [r7, #4]
  if (devEui == NULL)
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d101      	bne.n	800a836 <SecureElementSetDevEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a832:	2302      	movs	r3, #2
 800a834:	e008      	b.n	800a848 <SecureElementSetDevEui+0x24>
  }
  memcpy1(SeNvmCtx.DevEui, devEui, SE_EUI_SIZE);
 800a836:	2208      	movs	r2, #8
 800a838:	6879      	ldr	r1, [r7, #4]
 800a83a:	4805      	ldr	r0, [pc, #20]	; (800a850 <SecureElementSetDevEui+0x2c>)
 800a83c:	f00b fd4f 	bl	80162de <memcpy1>
  SeNvmCtxChanged();
 800a840:	4b04      	ldr	r3, [pc, #16]	; (800a854 <SecureElementSetDevEui+0x30>)
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 800a846:	2300      	movs	r3, #0
}
 800a848:	4618      	mov	r0, r3
 800a84a:	3708      	adds	r7, #8
 800a84c:	46bd      	mov	sp, r7
 800a84e:	bd80      	pop	{r7, pc}
 800a850:	20000060 	.word	0x20000060
 800a854:	20000338 	.word	0x20000338

0800a858 <SecureElementGetDevEui>:

uint8_t *SecureElementGetDevEui(void)
{
 800a858:	b480      	push	{r7}
 800a85a:	af00      	add	r7, sp, #0
  return SeNvmCtx.DevEui;
 800a85c:	4b02      	ldr	r3, [pc, #8]	; (800a868 <SecureElementGetDevEui+0x10>)
}
 800a85e:	4618      	mov	r0, r3
 800a860:	46bd      	mov	sp, r7
 800a862:	bc80      	pop	{r7}
 800a864:	4770      	bx	lr
 800a866:	bf00      	nop
 800a868:	20000060 	.word	0x20000060

0800a86c <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui(uint8_t *joinEui)
{
 800a86c:	b580      	push	{r7, lr}
 800a86e:	b082      	sub	sp, #8
 800a870:	af00      	add	r7, sp, #0
 800a872:	6078      	str	r0, [r7, #4]
  if (joinEui == NULL)
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	2b00      	cmp	r3, #0
 800a878:	d101      	bne.n	800a87e <SecureElementSetJoinEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800a87a:	2302      	movs	r3, #2
 800a87c:	e008      	b.n	800a890 <SecureElementSetJoinEui+0x24>
  }
  memcpy1(SeNvmCtx.JoinEui, joinEui, SE_EUI_SIZE);
 800a87e:	2208      	movs	r2, #8
 800a880:	6879      	ldr	r1, [r7, #4]
 800a882:	4805      	ldr	r0, [pc, #20]	; (800a898 <SecureElementSetJoinEui+0x2c>)
 800a884:	f00b fd2b 	bl	80162de <memcpy1>
  SeNvmCtxChanged();
 800a888:	4b04      	ldr	r3, [pc, #16]	; (800a89c <SecureElementSetJoinEui+0x30>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 800a88e:	2300      	movs	r3, #0
}
 800a890:	4618      	mov	r0, r3
 800a892:	3708      	adds	r7, #8
 800a894:	46bd      	mov	sp, r7
 800a896:	bd80      	pop	{r7, pc}
 800a898:	20000068 	.word	0x20000068
 800a89c:	20000338 	.word	0x20000338

0800a8a0 <SecureElementGetJoinEui>:

uint8_t *SecureElementGetJoinEui(void)
{
 800a8a0:	b480      	push	{r7}
 800a8a2:	af00      	add	r7, sp, #0
  return SeNvmCtx.JoinEui;
 800a8a4:	4b02      	ldr	r3, [pc, #8]	; (800a8b0 <SecureElementGetJoinEui+0x10>)
}
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	46bd      	mov	sp, r7
 800a8aa:	bc80      	pop	{r7}
 800a8ac:	4770      	bx	lr
 800a8ae:	bf00      	nop
 800a8b0:	20000068 	.word	0x20000068

0800a8b4 <LmHandlerInit>:

static bool CtxRestoreDone = false;

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit(LmHandlerCallbacks_t *handlerCallbacks)
{
 800a8b4:	b580      	push	{r7, lr}
 800a8b6:	b082      	sub	sp, #8
 800a8b8:	af00      	add	r7, sp, #0
 800a8ba:	6078      	str	r0, [r7, #4]
  UTIL_MEM_cpy_8((void *)&LmHandlerCallbacks, (const void *)handlerCallbacks, sizeof(LmHandlerCallbacks_t));
 800a8bc:	2218      	movs	r2, #24
 800a8be:	6879      	ldr	r1, [r7, #4]
 800a8c0:	4816      	ldr	r0, [pc, #88]	; (800a91c <LmHandlerInit+0x68>)
 800a8c2:	f00e fee5 	bl	8019690 <UTIL_MEM_cpy_8>

  LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800a8c6:	4b16      	ldr	r3, [pc, #88]	; (800a920 <LmHandlerInit+0x6c>)
 800a8c8:	4a16      	ldr	r2, [pc, #88]	; (800a924 <LmHandlerInit+0x70>)
 800a8ca:	601a      	str	r2, [r3, #0]
  LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800a8cc:	4b14      	ldr	r3, [pc, #80]	; (800a920 <LmHandlerInit+0x6c>)
 800a8ce:	4a16      	ldr	r2, [pc, #88]	; (800a928 <LmHandlerInit+0x74>)
 800a8d0:	605a      	str	r2, [r3, #4]
  LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800a8d2:	4b13      	ldr	r3, [pc, #76]	; (800a920 <LmHandlerInit+0x6c>)
 800a8d4:	4a15      	ldr	r2, [pc, #84]	; (800a92c <LmHandlerInit+0x78>)
 800a8d6:	609a      	str	r2, [r3, #8]
  LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800a8d8:	4b11      	ldr	r3, [pc, #68]	; (800a920 <LmHandlerInit+0x6c>)
 800a8da:	4a15      	ldr	r2, [pc, #84]	; (800a930 <LmHandlerInit+0x7c>)
 800a8dc:	60da      	str	r2, [r3, #12]
  LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks.GetBatteryLevel;
 800a8de:	4b0f      	ldr	r3, [pc, #60]	; (800a91c <LmHandlerInit+0x68>)
 800a8e0:	681b      	ldr	r3, [r3, #0]
 800a8e2:	4a14      	ldr	r2, [pc, #80]	; (800a934 <LmHandlerInit+0x80>)
 800a8e4:	6013      	str	r3, [r2, #0]
  LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks.GetTemperature;
 800a8e6:	4b0d      	ldr	r3, [pc, #52]	; (800a91c <LmHandlerInit+0x68>)
 800a8e8:	685b      	ldr	r3, [r3, #4]
 800a8ea:	4a12      	ldr	r2, [pc, #72]	; (800a934 <LmHandlerInit+0x80>)
 800a8ec:	6053      	str	r3, [r2, #4]
  LoRaMacCallbacks.NvmContextChange = NvmCtxMgmtEvent;
 800a8ee:	4b11      	ldr	r3, [pc, #68]	; (800a934 <LmHandlerInit+0x80>)
 800a8f0:	4a11      	ldr	r2, [pc, #68]	; (800a938 <LmHandlerInit+0x84>)
 800a8f2:	609a      	str	r2, [r3, #8]
  LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks.OnMacProcess;
 800a8f4:	4b09      	ldr	r3, [pc, #36]	; (800a91c <LmHandlerInit+0x68>)
 800a8f6:	689b      	ldr	r3, [r3, #8]
 800a8f8:	4a0e      	ldr	r2, [pc, #56]	; (800a934 <LmHandlerInit+0x80>)
 800a8fa:	60d3      	str	r3, [r2, #12]

  /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
  if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800a8fc:	490f      	ldr	r1, [pc, #60]	; (800a93c <LmHandlerInit+0x88>)
 800a8fe:	2000      	movs	r0, #0
 800a900:	f000 fb22 	bl	800af48 <LmHandlerPackageRegister>
 800a904:	4603      	mov	r3, r0
 800a906:	2b00      	cmp	r3, #0
 800a908:	d002      	beq.n	800a910 <LmHandlerInit+0x5c>
  {
    return LORAMAC_HANDLER_ERROR;
 800a90a:	f04f 33ff 	mov.w	r3, #4294967295
 800a90e:	e000      	b.n	800a912 <LmHandlerInit+0x5e>
  if (LmhpDataDistributionInit() != LORAMAC_HANDLER_SUCCESS)
  {
    return LORAMAC_HANDLER_ERROR;
  }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
  return LORAMAC_HANDLER_SUCCESS;
 800a910:	2300      	movs	r3, #0
}
 800a912:	4618      	mov	r0, r3
 800a914:	3708      	adds	r7, #8
 800a916:	46bd      	mov	sp, r7
 800a918:	bd80      	pop	{r7, pc}
 800a91a:	bf00      	nop
 800a91c:	20000358 	.word	0x20000358
 800a920:	20000370 	.word	0x20000370
 800a924:	0800b08d 	.word	0x0800b08d
 800a928:	0800b0f5 	.word	0x0800b0f5
 800a92c:	0800b1b9 	.word	0x0800b1b9
 800a930:	0800b259 	.word	0x0800b259
 800a934:	20000380 	.word	0x20000380
 800a938:	0800b9bd 	.word	0x0800b9bd
 800a93c:	20000134 	.word	0x20000134

0800a940 <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure(LmHandlerParams_t *handlerParams)
{
 800a940:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a942:	b099      	sub	sp, #100	; 0x64
 800a944:	af08      	add	r7, sp, #32
 800a946:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  LoraInfo_t *loraInfo;

  UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800a948:	2206      	movs	r2, #6
 800a94a:	6879      	ldr	r1, [r7, #4]
 800a94c:	486c      	ldr	r0, [pc, #432]	; (800ab00 <LmHandlerConfigure+0x1c0>)
 800a94e:	f00e fe9f 	bl	8019690 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
  IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

  loraInfo = LoraInfo_GetPtr();
 800a952:	f7f6 fe0b 	bl	800156c <LoraInfo_GetPtr>
 800a956:	63f8      	str	r0, [r7, #60]	; 0x3c

  if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800a958:	4b69      	ldr	r3, [pc, #420]	; (800ab00 <LmHandlerConfigure+0x1c0>)
 800a95a:	781b      	ldrb	r3, [r3, #0]
 800a95c:	461a      	mov	r2, r3
 800a95e:	2301      	movs	r3, #1
 800a960:	4093      	lsls	r3, r2
 800a962:	461a      	mov	r2, r3
 800a964:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a966:	685b      	ldr	r3, [r3, #4]
 800a968:	4013      	ands	r3, r2
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	d00c      	beq.n	800a988 <LmHandlerConfigure+0x48>
  {
    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800a96e:	4b64      	ldr	r3, [pc, #400]	; (800ab00 <LmHandlerConfigure+0x1c0>)
 800a970:	781b      	ldrb	r3, [r3, #0]
 800a972:	461a      	mov	r2, r3
 800a974:	4963      	ldr	r1, [pc, #396]	; (800ab04 <LmHandlerConfigure+0x1c4>)
 800a976:	4864      	ldr	r0, [pc, #400]	; (800ab08 <LmHandlerConfigure+0x1c8>)
 800a978:	f004 fb22 	bl	800efc0 <LoRaMacInitialization>
 800a97c:	4603      	mov	r3, r0
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d009      	beq.n	800a996 <LmHandlerConfigure+0x56>
    {
      return LORAMAC_HANDLER_ERROR;
 800a982:	f04f 33ff 	mov.w	r3, #4294967295
 800a986:	e0b7      	b.n	800aaf8 <LmHandlerConfigure+0x1b8>
    }
  }
  else
  {
    MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800a988:	4b60      	ldr	r3, [pc, #384]	; (800ab0c <LmHandlerConfigure+0x1cc>)
 800a98a:	2201      	movs	r2, #1
 800a98c:	2100      	movs	r1, #0
 800a98e:	2000      	movs	r0, #0
 800a990:	f00e fb62 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {}  /* error: Region is not defined in the MW */
 800a994:	e7fe      	b.n	800a994 <LmHandlerConfigure+0x54>
  }

  /* Try to restore from NVM and query the mac if possible. */
  if (NvmCtxMgmtRestore() == NVMCTXMGMT_STATUS_SUCCESS)
 800a996:	f001 f822 	bl	800b9de <NvmCtxMgmtRestore>
 800a99a:	4603      	mov	r3, r0
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	d103      	bne.n	800a9a8 <LmHandlerConfigure+0x68>
  {
    CtxRestoreDone = true;
 800a9a0:	4b5b      	ldr	r3, [pc, #364]	; (800ab10 <LmHandlerConfigure+0x1d0>)
 800a9a2:	2201      	movs	r2, #1
 800a9a4:	701a      	strb	r2, [r3, #0]
 800a9a6:	e01c      	b.n	800a9e2 <LmHandlerConfigure+0xa2>
  }
  else
  {
    CtxRestoreDone = false;
 800a9a8:	4b59      	ldr	r3, [pc, #356]	; (800ab10 <LmHandlerConfigure+0x1d0>)
 800a9aa:	2200      	movs	r2, #0
 800a9ac:	701a      	strb	r2, [r3, #0]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS == 1 */
    /* Read secure-element DEV_EUI and JOIN_EUI values. */
    mibReq.Type = MIB_DEV_EUI;
 800a9ae:	2302      	movs	r3, #2
 800a9b0:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 800a9b2:	f107 0318 	add.w	r3, r7, #24
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	f004 fefa 	bl	800f7b0 <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.DevEui, mibReq.Param.DevEui, 8);
 800a9bc:	69fb      	ldr	r3, [r7, #28]
 800a9be:	2208      	movs	r2, #8
 800a9c0:	4619      	mov	r1, r3
 800a9c2:	4854      	ldr	r0, [pc, #336]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800a9c4:	f00b fc8b 	bl	80162de <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 800a9c8:	2303      	movs	r3, #3
 800a9ca:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 800a9cc:	f107 0318 	add.w	r3, r7, #24
 800a9d0:	4618      	mov	r0, r3
 800a9d2:	f004 feed 	bl	800f7b0 <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8);
 800a9d6:	69fb      	ldr	r3, [r7, #28]
 800a9d8:	2208      	movs	r2, #8
 800a9da:	4619      	mov	r1, r3
 800a9dc:	484e      	ldr	r0, [pc, #312]	; (800ab18 <LmHandlerConfigure+0x1d8>)
 800a9de:	f00b fc7e 	bl	80162de <memcpy1>
  }
  MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 800a9e2:	4b4c      	ldr	r3, [pc, #304]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800a9e4:	781b      	ldrb	r3, [r3, #0]
 800a9e6:	461a      	mov	r2, r3
 800a9e8:	4b4a      	ldr	r3, [pc, #296]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800a9ea:	785b      	ldrb	r3, [r3, #1]
 800a9ec:	4619      	mov	r1, r3
 800a9ee:	4b49      	ldr	r3, [pc, #292]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800a9f0:	789b      	ldrb	r3, [r3, #2]
 800a9f2:	4618      	mov	r0, r3
 800a9f4:	4b47      	ldr	r3, [pc, #284]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800a9f6:	78db      	ldrb	r3, [r3, #3]
 800a9f8:	461c      	mov	r4, r3
 800a9fa:	4b46      	ldr	r3, [pc, #280]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800a9fc:	791b      	ldrb	r3, [r3, #4]
 800a9fe:	461d      	mov	r5, r3
 800aa00:	4b44      	ldr	r3, [pc, #272]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800aa02:	795b      	ldrb	r3, [r3, #5]
 800aa04:	461e      	mov	r6, r3
 800aa06:	4b43      	ldr	r3, [pc, #268]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800aa08:	799b      	ldrb	r3, [r3, #6]
 800aa0a:	603b      	str	r3, [r7, #0]
 800aa0c:	4b41      	ldr	r3, [pc, #260]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800aa0e:	79db      	ldrb	r3, [r3, #7]
 800aa10:	9307      	str	r3, [sp, #28]
 800aa12:	683b      	ldr	r3, [r7, #0]
 800aa14:	9306      	str	r3, [sp, #24]
 800aa16:	9605      	str	r6, [sp, #20]
 800aa18:	9504      	str	r5, [sp, #16]
 800aa1a:	9403      	str	r4, [sp, #12]
 800aa1c:	9002      	str	r0, [sp, #8]
 800aa1e:	9101      	str	r1, [sp, #4]
 800aa20:	9200      	str	r2, [sp, #0]
 800aa22:	4b3e      	ldr	r3, [pc, #248]	; (800ab1c <LmHandlerConfigure+0x1dc>)
 800aa24:	2200      	movs	r2, #0
 800aa26:	2100      	movs	r1, #0
 800aa28:	2002      	movs	r0, #2
 800aa2a:	f00e fb15 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.DevEui));
  MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 800aa2e:	4b39      	ldr	r3, [pc, #228]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800aa30:	7a1b      	ldrb	r3, [r3, #8]
 800aa32:	461a      	mov	r2, r3
 800aa34:	4b37      	ldr	r3, [pc, #220]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800aa36:	7a5b      	ldrb	r3, [r3, #9]
 800aa38:	4619      	mov	r1, r3
 800aa3a:	4b36      	ldr	r3, [pc, #216]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800aa3c:	7a9b      	ldrb	r3, [r3, #10]
 800aa3e:	4618      	mov	r0, r3
 800aa40:	4b34      	ldr	r3, [pc, #208]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800aa42:	7adb      	ldrb	r3, [r3, #11]
 800aa44:	461c      	mov	r4, r3
 800aa46:	4b33      	ldr	r3, [pc, #204]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800aa48:	7b1b      	ldrb	r3, [r3, #12]
 800aa4a:	461d      	mov	r5, r3
 800aa4c:	4b31      	ldr	r3, [pc, #196]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800aa4e:	7b5b      	ldrb	r3, [r3, #13]
 800aa50:	461e      	mov	r6, r3
 800aa52:	4b30      	ldr	r3, [pc, #192]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800aa54:	7b9b      	ldrb	r3, [r3, #14]
 800aa56:	603b      	str	r3, [r7, #0]
 800aa58:	4b2e      	ldr	r3, [pc, #184]	; (800ab14 <LmHandlerConfigure+0x1d4>)
 800aa5a:	7bdb      	ldrb	r3, [r3, #15]
 800aa5c:	9307      	str	r3, [sp, #28]
 800aa5e:	683b      	ldr	r3, [r7, #0]
 800aa60:	9306      	str	r3, [sp, #24]
 800aa62:	9605      	str	r6, [sp, #20]
 800aa64:	9504      	str	r5, [sp, #16]
 800aa66:	9403      	str	r4, [sp, #12]
 800aa68:	9002      	str	r0, [sp, #8]
 800aa6a:	9101      	str	r1, [sp, #4]
 800aa6c:	9200      	str	r2, [sp, #0]
 800aa6e:	4b2c      	ldr	r3, [pc, #176]	; (800ab20 <LmHandlerConfigure+0x1e0>)
 800aa70:	2200      	movs	r2, #0
 800aa72:	2100      	movs	r1, #0
 800aa74:	2002      	movs	r0, #2
 800aa76:	f00e faef 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.JoinEui));
#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
  MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

  mibReq.Type = MIB_PUBLIC_NETWORK;
 800aa7a:	230f      	movs	r3, #15
 800aa7c:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800aa7e:	2301      	movs	r3, #1
 800aa80:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800aa82:	f107 0318 	add.w	r3, r7, #24
 800aa86:	4618      	mov	r0, r3
 800aa88:	f005 f82a 	bl	800fae0 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_REPEATER_SUPPORT;
 800aa8c:	2310      	movs	r3, #16
 800aa8e:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800aa90:	2300      	movs	r3, #0
 800aa92:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800aa94:	f107 0318 	add.w	r3, r7, #24
 800aa98:	4618      	mov	r0, r3
 800aa9a:	f005 f821 	bl	800fae0 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_ADR;
 800aa9e:	2304      	movs	r3, #4
 800aaa0:	763b      	strb	r3, [r7, #24]
  mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800aaa2:	4b17      	ldr	r3, [pc, #92]	; (800ab00 <LmHandlerConfigure+0x1c0>)
 800aaa4:	789b      	ldrb	r3, [r3, #2]
 800aaa6:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800aaa8:	f107 0318 	add.w	r3, r7, #24
 800aaac:	4618      	mov	r0, r3
 800aaae:	f005 f817 	bl	800fae0 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800aab2:	2322      	movs	r3, #34	; 0x22
 800aab4:	763b      	strb	r3, [r7, #24]
  mibReq.Param.SystemMaxRxError = 20;
 800aab6:	2314      	movs	r3, #20
 800aab8:	61fb      	str	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800aaba:	f107 0318 	add.w	r3, r7, #24
 800aabe:	4618      	mov	r0, r3
 800aac0:	f005 f80e 	bl	800fae0 <LoRaMacMibSetRequestConfirm>

  GetPhyParams_t getPhy;
  PhyParam_t phyParam;
  getPhy.Attribute = PHY_DUTY_CYCLE;
 800aac4:	230f      	movs	r3, #15
 800aac6:	743b      	strb	r3, [r7, #16]
  phyParam = RegionGetPhyParam(LmHandlerParams.ActiveRegion, &getPhy);
 800aac8:	4b0d      	ldr	r3, [pc, #52]	; (800ab00 <LmHandlerConfigure+0x1c0>)
 800aaca:	781b      	ldrb	r3, [r3, #0]
 800aacc:	f107 0210 	add.w	r2, r7, #16
 800aad0:	4611      	mov	r1, r2
 800aad2:	4618      	mov	r0, r3
 800aad4:	f007 fecd 	bl	8012872 <RegionGetPhyParam>
 800aad8:	4603      	mov	r3, r0
 800aada:	60fb      	str	r3, [r7, #12]
  LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	2b00      	cmp	r3, #0
 800aae0:	bf14      	ite	ne
 800aae2:	2301      	movne	r3, #1
 800aae4:	2300      	moveq	r3, #0
 800aae6:	b2da      	uxtb	r2, r3
 800aae8:	4b05      	ldr	r3, [pc, #20]	; (800ab00 <LmHandlerConfigure+0x1c0>)
 800aaea:	711a      	strb	r2, [r3, #4]

  /* override previous value if reconfigure new region */
  LoRaMacTestSetDutyCycleOn(LmHandlerParams.DutyCycleEnabled);
 800aaec:	4b04      	ldr	r3, [pc, #16]	; (800ab00 <LmHandlerConfigure+0x1c0>)
 800aaee:	791b      	ldrb	r3, [r3, #4]
 800aaf0:	4618      	mov	r0, r3
 800aaf2:	f005 fdc3 	bl	801067c <LoRaMacTestSetDutyCycleOn>

  return LORAMAC_HANDLER_SUCCESS;
 800aaf6:	2300      	movs	r3, #0
}
 800aaf8:	4618      	mov	r0, r3
 800aafa:	3744      	adds	r7, #68	; 0x44
 800aafc:	46bd      	mov	sp, r7
 800aafe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab00:	20000350 	.word	0x20000350
 800ab04:	20000380 	.word	0x20000380
 800ab08:	20000370 	.word	0x20000370
 800ab0c:	0801ac24 	.word	0x0801ac24
 800ab10:	2000049a 	.word	0x2000049a
 800ab14:	2000011c 	.word	0x2000011c
 800ab18:	20000124 	.word	0x20000124
 800ab1c:	0801ac70 	.word	0x0801ac70
 800ab20:	0801acac 	.word	0x0801acac

0800ab24 <LmHandlerProcess>:
  }
  return false;
}

void LmHandlerProcess(void)
{
 800ab24:	b580      	push	{r7, lr}
 800ab26:	b082      	sub	sp, #8
 800ab28:	af00      	add	r7, sp, #0
  /* Call at first the LoRaMAC process before to run all package process features */
  /* Processes the LoRaMac events */
  LoRaMacProcess();
 800ab2a:	f004 fa09 	bl	800ef40 <LoRaMacProcess>

  /* Call all packages process functions */
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800ab2e:	2300      	movs	r3, #0
 800ab30:	71fb      	strb	r3, [r7, #7]
 800ab32:	e022      	b.n	800ab7a <LmHandlerProcess+0x56>
  {
    if ((LmHandlerPackages[i] != NULL) &&
 800ab34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ab38:	4a15      	ldr	r2, [pc, #84]	; (800ab90 <LmHandlerProcess+0x6c>)
 800ab3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab3e:	2b00      	cmp	r3, #0
 800ab40:	d015      	beq.n	800ab6e <LmHandlerProcess+0x4a>
        (LmHandlerPackages[i]->Process != NULL) &&
 800ab42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ab46:	4a12      	ldr	r2, [pc, #72]	; (800ab90 <LmHandlerProcess+0x6c>)
 800ab48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab4c:	691b      	ldr	r3, [r3, #16]
    if ((LmHandlerPackages[i] != NULL) &&
 800ab4e:	2b00      	cmp	r3, #0
 800ab50:	d00d      	beq.n	800ab6e <LmHandlerProcess+0x4a>
        (LmHandlerPackageIsInitialized(i) != false))
 800ab52:	79fb      	ldrb	r3, [r7, #7]
 800ab54:	4618      	mov	r0, r3
 800ab56:	f000 fb93 	bl	800b280 <LmHandlerPackageIsInitialized>
 800ab5a:	4603      	mov	r3, r0
        (LmHandlerPackages[i]->Process != NULL) &&
 800ab5c:	2b00      	cmp	r3, #0
 800ab5e:	d006      	beq.n	800ab6e <LmHandlerProcess+0x4a>
    {
      LmHandlerPackages[i]->Process();
 800ab60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ab64:	4a0a      	ldr	r2, [pc, #40]	; (800ab90 <LmHandlerProcess+0x6c>)
 800ab66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab6a:	691b      	ldr	r3, [r3, #16]
 800ab6c:	4798      	blx	r3
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800ab6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ab72:	b2db      	uxtb	r3, r3
 800ab74:	3301      	adds	r3, #1
 800ab76:	b2db      	uxtb	r3, r3
 800ab78:	71fb      	strb	r3, [r7, #7]
 800ab7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ab7e:	2b04      	cmp	r3, #4
 800ab80:	ddd8      	ble.n	800ab34 <LmHandlerProcess+0x10>
    }
  }

  NvmCtxMgmtStore();
 800ab82:	f000 ff25 	bl	800b9d0 <NvmCtxMgmtStore>
}
 800ab86:	bf00      	nop
 800ab88:	3708      	adds	r7, #8
 800ab8a:	46bd      	mov	sp, r7
 800ab8c:	bd80      	pop	{r7, pc}
 800ab8e:	bf00      	nop
 800ab90:	2000033c 	.word	0x2000033c

0800ab94 <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus(void)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b08a      	sub	sp, #40	; 0x28
 800ab98:	af00      	add	r7, sp, #0
  MibRequestConfirm_t mibReq;
  LoRaMacStatus_t status;

  mibReq.Type = MIB_NETWORK_ACTIVATION;
 800ab9a:	2301      	movs	r3, #1
 800ab9c:	703b      	strb	r3, [r7, #0]
  status = LoRaMacMibGetRequestConfirm(&mibReq);
 800ab9e:	463b      	mov	r3, r7
 800aba0:	4618      	mov	r0, r3
 800aba2:	f004 fe05 	bl	800f7b0 <LoRaMacMibGetRequestConfirm>
 800aba6:	4603      	mov	r3, r0
 800aba8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (status == LORAMAC_STATUS_OK)
 800abac:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d106      	bne.n	800abc2 <LmHandlerJoinStatus+0x2e>
  {
    if (mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE)
 800abb4:	793b      	ldrb	r3, [r7, #4]
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d101      	bne.n	800abbe <LmHandlerJoinStatus+0x2a>
    {
      return LORAMAC_HANDLER_RESET;
 800abba:	2300      	movs	r3, #0
 800abbc:	e002      	b.n	800abc4 <LmHandlerJoinStatus+0x30>
    }
    else
    {
      return LORAMAC_HANDLER_SET;
 800abbe:	2301      	movs	r3, #1
 800abc0:	e000      	b.n	800abc4 <LmHandlerJoinStatus+0x30>
    }
  }
  else
  {
    return LORAMAC_HANDLER_RESET;
 800abc2:	2300      	movs	r3, #0
  }
}
 800abc4:	4618      	mov	r0, r3
 800abc6:	3728      	adds	r7, #40	; 0x28
 800abc8:	46bd      	mov	sp, r7
 800abca:	bd80      	pop	{r7, pc}

0800abcc <LmHandlerJoin>:

void LmHandlerJoin(ActivationType_t mode)
{
 800abcc:	b580      	push	{r7, lr}
 800abce:	b092      	sub	sp, #72	; 0x48
 800abd0:	af02      	add	r7, sp, #8
 800abd2:	4603      	mov	r3, r0
 800abd4:	71fb      	strb	r3, [r7, #7]
  }
#endif /* ACTIVATION_BY_PERSONALISATION */
  SecureElementDeleteDerivedKeys(NULL);
#endif /* LORAWAN_KMS */

  if (mode == ACTIVATION_TYPE_OTAA)
 800abd6:	79fb      	ldrb	r3, [r7, #7]
 800abd8:	2b02      	cmp	r3, #2
 800abda:	d111      	bne.n	800ac00 <LmHandlerJoin+0x34>
  {
    MlmeReq_t mlmeReq;
    JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800abdc:	4b31      	ldr	r3, [pc, #196]	; (800aca4 <LmHandlerJoin+0xd8>)
 800abde:	2202      	movs	r2, #2
 800abe0:	709a      	strb	r2, [r3, #2]

    LoRaMacStart();
 800abe2:	f004 fd3d 	bl	800f660 <LoRaMacStart>

    /* Starts the OTAA join procedure */
    mlmeReq.Type = MLME_JOIN;
 800abe6:	2301      	movs	r3, #1
 800abe8:	723b      	strb	r3, [r7, #8]
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800abea:	4b2f      	ldr	r3, [pc, #188]	; (800aca8 <LmHandlerJoin+0xdc>)
 800abec:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800abf0:	b2db      	uxtb	r3, r3
 800abf2:	733b      	strb	r3, [r7, #12]
    LoRaMacMlmeRequest(&mlmeReq);
 800abf4:	f107 0308 	add.w	r3, r7, #8
 800abf8:	4618      	mov	r0, r3
 800abfa:	f005 fafd 	bl	80101f8 <LoRaMacMlmeRequest>
    LoRaMacMibSetRequestConfirm(&mibReq);

    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
  }
}
 800abfe:	e04c      	b.n	800ac9a <LmHandlerJoin+0xce>
    JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800ac00:	4b28      	ldr	r3, [pc, #160]	; (800aca4 <LmHandlerJoin+0xd8>)
 800ac02:	2201      	movs	r2, #1
 800ac04:	709a      	strb	r2, [r3, #2]
    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800ac06:	4b27      	ldr	r3, [pc, #156]	; (800aca4 <LmHandlerJoin+0xd8>)
 800ac08:	2200      	movs	r2, #0
 800ac0a:	705a      	strb	r2, [r3, #1]
    if (CtxRestoreDone == false)
 800ac0c:	4b27      	ldr	r3, [pc, #156]	; (800acac <LmHandlerJoin+0xe0>)
 800ac0e:	781b      	ldrb	r3, [r3, #0]
 800ac10:	f083 0301 	eor.w	r3, r3, #1
 800ac14:	b2db      	uxtb	r3, r3
 800ac16:	2b00      	cmp	r3, #0
 800ac18:	d02a      	beq.n	800ac70 <LmHandlerJoin+0xa4>
      mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800ac1a:	2327      	movs	r3, #39	; 0x27
 800ac1c:	773b      	strb	r3, [r7, #28]
      mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800ac1e:	4b24      	ldr	r3, [pc, #144]	; (800acb0 <LmHandlerJoin+0xe4>)
 800ac20:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800ac22:	f107 031c 	add.w	r3, r7, #28
 800ac26:	4618      	mov	r0, r3
 800ac28:	f004 ff5a 	bl	800fae0 <LoRaMacMibSetRequestConfirm>
      mibReq.Type = MIB_NET_ID;
 800ac2c:	2305      	movs	r3, #5
 800ac2e:	773b      	strb	r3, [r7, #28]
      mibReq.Param.NetID = CommissioningParams.NetworkId;
 800ac30:	4b20      	ldr	r3, [pc, #128]	; (800acb4 <LmHandlerJoin+0xe8>)
 800ac32:	691b      	ldr	r3, [r3, #16]
 800ac34:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800ac36:	f107 031c 	add.w	r3, r7, #28
 800ac3a:	4618      	mov	r0, r3
 800ac3c:	f004 ff50 	bl	800fae0 <LoRaMacMibSetRequestConfirm>
      CommissioningParams.DevAddr = GetDevAddr();
 800ac40:	f7f7 fa29 	bl	8002096 <GetDevAddr>
 800ac44:	4603      	mov	r3, r0
 800ac46:	4a1b      	ldr	r2, [pc, #108]	; (800acb4 <LmHandlerJoin+0xe8>)
 800ac48:	6153      	str	r3, [r2, #20]
      mibReq.Type = MIB_DEV_ADDR;
 800ac4a:	2306      	movs	r3, #6
 800ac4c:	773b      	strb	r3, [r7, #28]
      mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800ac4e:	4b19      	ldr	r3, [pc, #100]	; (800acb4 <LmHandlerJoin+0xe8>)
 800ac50:	695b      	ldr	r3, [r3, #20]
 800ac52:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800ac54:	f107 031c 	add.w	r3, r7, #28
 800ac58:	4618      	mov	r0, r3
 800ac5a:	f004 ff41 	bl	800fae0 <LoRaMacMibSetRequestConfirm>
      MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:   %08X\r\n", CommissioningParams.DevAddr);
 800ac5e:	4b15      	ldr	r3, [pc, #84]	; (800acb4 <LmHandlerJoin+0xe8>)
 800ac60:	695b      	ldr	r3, [r3, #20]
 800ac62:	9300      	str	r3, [sp, #0]
 800ac64:	4b14      	ldr	r3, [pc, #80]	; (800acb8 <LmHandlerJoin+0xec>)
 800ac66:	2200      	movs	r2, #0
 800ac68:	2100      	movs	r1, #0
 800ac6a:	2002      	movs	r0, #2
 800ac6c:	f00e f9f4 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
    LoRaMacStart();
 800ac70:	f004 fcf6 	bl	800f660 <LoRaMacStart>
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800ac74:	2301      	movs	r3, #1
 800ac76:	773b      	strb	r3, [r7, #28]
    mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800ac78:	2301      	movs	r3, #1
 800ac7a:	f887 3020 	strb.w	r3, [r7, #32]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800ac7e:	f107 031c 	add.w	r3, r7, #28
 800ac82:	4618      	mov	r0, r3
 800ac84:	f004 ff2c 	bl	800fae0 <LoRaMacMibSetRequestConfirm>
    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 800ac88:	4b0c      	ldr	r3, [pc, #48]	; (800acbc <LmHandlerJoin+0xf0>)
 800ac8a:	68db      	ldr	r3, [r3, #12]
 800ac8c:	4805      	ldr	r0, [pc, #20]	; (800aca4 <LmHandlerJoin+0xd8>)
 800ac8e:	4798      	blx	r3
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800ac90:	4b05      	ldr	r3, [pc, #20]	; (800aca8 <LmHandlerJoin+0xdc>)
 800ac92:	785b      	ldrb	r3, [r3, #1]
 800ac94:	4618      	mov	r0, r3
 800ac96:	f000 f8e9 	bl	800ae6c <LmHandlerRequestClass>
}
 800ac9a:	bf00      	nop
 800ac9c:	3740      	adds	r7, #64	; 0x40
 800ac9e:	46bd      	mov	sp, r7
 800aca0:	bd80      	pop	{r7, pc}
 800aca2:	bf00      	nop
 800aca4:	20000140 	.word	0x20000140
 800aca8:	20000350 	.word	0x20000350
 800acac:	2000049a 	.word	0x2000049a
 800acb0:	01000300 	.word	0x01000300
 800acb4:	2000011c 	.word	0x2000011c
 800acb8:	0801ace8 	.word	0x0801ace8
 800acbc:	20000358 	.word	0x20000358

0800acc0 <LmHandlerSend>:
  }
}

LmHandlerErrorStatus_t LmHandlerSend(LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                     TimerTime_t *nextTxIn, bool allowDelayedTx)
{
 800acc0:	b580      	push	{r7, lr}
 800acc2:	b08c      	sub	sp, #48	; 0x30
 800acc4:	af00      	add	r7, sp, #0
 800acc6:	60f8      	str	r0, [r7, #12]
 800acc8:	607a      	str	r2, [r7, #4]
 800acca:	461a      	mov	r2, r3
 800accc:	460b      	mov	r3, r1
 800acce:	72fb      	strb	r3, [r7, #11]
 800acd0:	4613      	mov	r3, r2
 800acd2:	72bb      	strb	r3, [r7, #10]
  LoRaMacStatus_t status;
  LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800acd4:	23ff      	movs	r3, #255	; 0xff
 800acd6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  McpsReq_t mcpsReq;
  LoRaMacTxInfo_t txInfo;

  if (LoRaMacIsBusy() == true)
 800acda:	f004 f91b 	bl	800ef14 <LoRaMacIsBusy>
 800acde:	4603      	mov	r3, r0
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d002      	beq.n	800acea <LmHandlerSend+0x2a>
  {
    return LORAMAC_HANDLER_BUSY_ERROR;
 800ace4:	f06f 0301 	mvn.w	r3, #1
 800ace8:	e0b4      	b.n	800ae54 <LmHandlerSend+0x194>
  }

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800acea:	f7ff ff53 	bl	800ab94 <LmHandlerJoinStatus>
 800acee:	4603      	mov	r3, r0
 800acf0:	2b01      	cmp	r3, #1
 800acf2:	d007      	beq.n	800ad04 <LmHandlerSend+0x44>
  {
    /* The network isn't yet joined, try again later. */
    LmHandlerJoin(JoinParams.Mode);
 800acf4:	4b59      	ldr	r3, [pc, #356]	; (800ae5c <LmHandlerSend+0x19c>)
 800acf6:	789b      	ldrb	r3, [r3, #2]
 800acf8:	4618      	mov	r0, r3
 800acfa:	f7ff ff67 	bl	800abcc <LmHandlerJoin>
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800acfe:	f06f 0302 	mvn.w	r3, #2
 800ad02:	e0a7      	b.n	800ae54 <LmHandlerSend+0x194>
  }

  if ((LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() == true)
 800ad04:	4b56      	ldr	r3, [pc, #344]	; (800ae60 <LmHandlerSend+0x1a0>)
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	68db      	ldr	r3, [r3, #12]
 800ad0a:	4798      	blx	r3
 800ad0c:	4603      	mov	r3, r0
 800ad0e:	2b00      	cmp	r3, #0
 800ad10:	d00d      	beq.n	800ad2e <LmHandlerSend+0x6e>
      && (appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port) && (appData->Port != 0))
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	781a      	ldrb	r2, [r3, #0]
 800ad16:	4b52      	ldr	r3, [pc, #328]	; (800ae60 <LmHandlerSend+0x1a0>)
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	781b      	ldrb	r3, [r3, #0]
 800ad1c:	429a      	cmp	r2, r3
 800ad1e:	d006      	beq.n	800ad2e <LmHandlerSend+0x6e>
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	781b      	ldrb	r3, [r3, #0]
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	d002      	beq.n	800ad2e <LmHandlerSend+0x6e>
  {
    return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 800ad28:	f06f 0303 	mvn.w	r3, #3
 800ad2c:	e092      	b.n	800ae54 <LmHandlerSend+0x194>
  }

  mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800ad2e:	4b4d      	ldr	r3, [pc, #308]	; (800ae64 <LmHandlerSend+0x1a4>)
 800ad30:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800ad34:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if (LoRaMacQueryTxPossible(appData->BufferSize, &txInfo) != LORAMAC_STATUS_OK)
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	785b      	ldrb	r3, [r3, #1]
 800ad3c:	f107 0214 	add.w	r2, r7, #20
 800ad40:	4611      	mov	r1, r2
 800ad42:	4618      	mov	r0, r3
 800ad44:	f004 fc9a 	bl	800f67c <LoRaMacQueryTxPossible>
 800ad48:	4603      	mov	r3, r0
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d009      	beq.n	800ad62 <LmHandlerSend+0xa2>
  {
    /* Send empty frame in order to flush MAC commands */
    TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800ad4e:	4b46      	ldr	r3, [pc, #280]	; (800ae68 <LmHandlerSend+0x1a8>)
 800ad50:	2200      	movs	r2, #0
 800ad52:	709a      	strb	r2, [r3, #2]
    mcpsReq.Type = MCPS_UNCONFIRMED;
 800ad54:	2300      	movs	r3, #0
 800ad56:	763b      	strb	r3, [r7, #24]
    mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800ad58:	2300      	movs	r3, #0
 800ad5a:	623b      	str	r3, [r7, #32]
    mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800ad5c:	2300      	movs	r3, #0
 800ad5e:	84bb      	strh	r3, [r7, #36]	; 0x24
 800ad60:	e017      	b.n	800ad92 <LmHandlerSend+0xd2>
  }
  else
  {
    TxParams.MsgType = isTxConfirmed;
 800ad62:	4a41      	ldr	r2, [pc, #260]	; (800ae68 <LmHandlerSend+0x1a8>)
 800ad64:	7afb      	ldrb	r3, [r7, #11]
 800ad66:	7093      	strb	r3, [r2, #2]
    mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	781b      	ldrb	r3, [r3, #0]
 800ad6c:	773b      	strb	r3, [r7, #28]
    mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	785b      	ldrb	r3, [r3, #1]
 800ad72:	b29b      	uxth	r3, r3
 800ad74:	84bb      	strh	r3, [r7, #36]	; 0x24
    mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	685b      	ldr	r3, [r3, #4]
 800ad7a:	623b      	str	r3, [r7, #32]
    if (isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG)
 800ad7c:	7afb      	ldrb	r3, [r7, #11]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d102      	bne.n	800ad88 <LmHandlerSend+0xc8>
    {
      mcpsReq.Type = MCPS_UNCONFIRMED;
 800ad82:	2300      	movs	r3, #0
 800ad84:	763b      	strb	r3, [r7, #24]
 800ad86:	e004      	b.n	800ad92 <LmHandlerSend+0xd2>
    }
    else
    {
      mcpsReq.Type = MCPS_CONFIRMED;
 800ad88:	2301      	movs	r3, #1
 800ad8a:	763b      	strb	r3, [r7, #24]
      mcpsReq.Req.Confirmed.NbTrials = 8;
 800ad8c:	2308      	movs	r3, #8
 800ad8e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  TxParams.AppData = *appData;
 800ad92:	4b35      	ldr	r3, [pc, #212]	; (800ae68 <LmHandlerSend+0x1a8>)
 800ad94:	68fa      	ldr	r2, [r7, #12]
 800ad96:	330c      	adds	r3, #12
 800ad98:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ad9c:	e883 0003 	stmia.w	r3, {r0, r1}
  TxParams.Datarate = LmHandlerParams.TxDatarate;
 800ada0:	4b30      	ldr	r3, [pc, #192]	; (800ae64 <LmHandlerSend+0x1a4>)
 800ada2:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800ada6:	4b30      	ldr	r3, [pc, #192]	; (800ae68 <LmHandlerSend+0x1a8>)
 800ada8:	711a      	strb	r2, [r3, #4]

  status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800adaa:	7aba      	ldrb	r2, [r7, #10]
 800adac:	f107 0318 	add.w	r3, r7, #24
 800adb0:	4611      	mov	r1, r2
 800adb2:	4618      	mov	r0, r3
 800adb4:	f005 fb64 	bl	8010480 <LoRaMacMcpsRequest>
 800adb8:	4603      	mov	r3, r0
 800adba:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  if (nextTxIn != NULL)
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d002      	beq.n	800adca <LmHandlerSend+0x10a>
  {
    *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800adc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	601a      	str	r2, [r3, #0]
  }

  switch(status)
 800adca:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800adce:	2b11      	cmp	r3, #17
 800add0:	d83a      	bhi.n	800ae48 <LmHandlerSend+0x188>
 800add2:	a201      	add	r2, pc, #4	; (adr r2, 800add8 <LmHandlerSend+0x118>)
 800add4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800add8:	0800ae21 	.word	0x0800ae21
 800addc:	0800ae29 	.word	0x0800ae29
 800ade0:	0800ae49 	.word	0x0800ae49
 800ade4:	0800ae49 	.word	0x0800ae49
 800ade8:	0800ae49 	.word	0x0800ae49
 800adec:	0800ae49 	.word	0x0800ae49
 800adf0:	0800ae49 	.word	0x0800ae49
 800adf4:	0800ae31 	.word	0x0800ae31
 800adf8:	0800ae49 	.word	0x0800ae49
 800adfc:	0800ae49 	.word	0x0800ae49
 800ae00:	0800ae49 	.word	0x0800ae49
 800ae04:	0800ae41 	.word	0x0800ae41
 800ae08:	0800ae49 	.word	0x0800ae49
 800ae0c:	0800ae49 	.word	0x0800ae49
 800ae10:	0800ae29 	.word	0x0800ae29
 800ae14:	0800ae29 	.word	0x0800ae29
 800ae18:	0800ae29 	.word	0x0800ae29
 800ae1c:	0800ae39 	.word	0x0800ae39
  {
  case LORAMAC_STATUS_OK:
    lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800ae20:	2300      	movs	r3, #0
 800ae22:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ae26:	e013      	b.n	800ae50 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_BUSY:
  case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
  case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
  case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
    lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800ae28:	23fe      	movs	r3, #254	; 0xfe
 800ae2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ae2e:	e00f      	b.n	800ae50 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_NO_NETWORK_JOINED:
    lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800ae30:	23fd      	movs	r3, #253	; 0xfd
 800ae32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ae36:	e00b      	b.n	800ae50 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_CRYPTO_ERROR:
    lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800ae38:	23fb      	movs	r3, #251	; 0xfb
 800ae3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ae3e:	e007      	b.n	800ae50 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
    lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800ae40:	23fa      	movs	r3, #250	; 0xfa
 800ae42:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ae46:	e003      	b.n	800ae50 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
  case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
  case LORAMAC_STATUS_NO_CHANNEL_FOUND:
  case LORAMAC_STATUS_LENGTH_ERROR:
  default:
    lmhStatus = LORAMAC_HANDLER_ERROR;
 800ae48:	23ff      	movs	r3, #255	; 0xff
 800ae4a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ae4e:	bf00      	nop
  }
      
  return lmhStatus;
 800ae50:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800ae54:	4618      	mov	r0, r3
 800ae56:	3730      	adds	r7, #48	; 0x30
 800ae58:	46bd      	mov	sp, r7
 800ae5a:	bd80      	pop	{r7, pc}
 800ae5c:	20000140 	.word	0x20000140
 800ae60:	2000033c 	.word	0x2000033c
 800ae64:	20000350 	.word	0x20000350
 800ae68:	20000390 	.word	0x20000390

0800ae6c <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass(DeviceClass_t newClass)
{
 800ae6c:	b580      	push	{r7, lr}
 800ae6e:	b08c      	sub	sp, #48	; 0x30
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	4603      	mov	r3, r0
 800ae74:	71fb      	strb	r3, [r7, #7]
  MibRequestConfirm_t mibReq;
  DeviceClass_t currentClass;
  LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800ae76:	2300      	movs	r3, #0
 800ae78:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800ae7c:	f7ff fe8a 	bl	800ab94 <LmHandlerJoinStatus>
 800ae80:	4603      	mov	r3, r0
 800ae82:	2b01      	cmp	r3, #1
 800ae84:	d002      	beq.n	800ae8c <LmHandlerRequestClass+0x20>
  {
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800ae86:	f06f 0302 	mvn.w	r3, #2
 800ae8a:	e059      	b.n	800af40 <LmHandlerRequestClass+0xd4>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 800ae8c:	2300      	movs	r3, #0
 800ae8e:	723b      	strb	r3, [r7, #8]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 800ae90:	f107 0308 	add.w	r3, r7, #8
 800ae94:	4618      	mov	r0, r3
 800ae96:	f004 fc8b 	bl	800f7b0 <LoRaMacMibGetRequestConfirm>
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	2b00      	cmp	r3, #0
 800ae9e:	d002      	beq.n	800aea6 <LmHandlerRequestClass+0x3a>
  {
    return LORAMAC_HANDLER_ERROR;
 800aea0:	f04f 33ff 	mov.w	r3, #4294967295
 800aea4:	e04c      	b.n	800af40 <LmHandlerRequestClass+0xd4>
  }
  currentClass = mibReq.Param.Class;
 800aea6:	7b3b      	ldrb	r3, [r7, #12]
 800aea8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

  /* Attempt to switch only if class update */
  if (currentClass != newClass)
 800aeac:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800aeb0:	79fb      	ldrb	r3, [r7, #7]
 800aeb2:	429a      	cmp	r2, r3
 800aeb4:	d03d      	beq.n	800af32 <LmHandlerRequestClass+0xc6>
  {
    switch (newClass)
 800aeb6:	79fb      	ldrb	r3, [r7, #7]
 800aeb8:	2b02      	cmp	r3, #2
 800aeba:	d020      	beq.n	800aefe <LmHandlerRequestClass+0x92>
 800aebc:	2b02      	cmp	r3, #2
 800aebe:	dc3a      	bgt.n	800af36 <LmHandlerRequestClass+0xca>
 800aec0:	2b00      	cmp	r3, #0
 800aec2:	d002      	beq.n	800aeca <LmHandlerRequestClass+0x5e>
 800aec4:	2b01      	cmp	r3, #1
 800aec6:	d016      	beq.n	800aef6 <LmHandlerRequestClass+0x8a>
          }
        }
      }
      break;
      default:
        break;
 800aec8:	e035      	b.n	800af36 <LmHandlerRequestClass+0xca>
        if (currentClass != CLASS_A)
 800aeca:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d033      	beq.n	800af3a <LmHandlerRequestClass+0xce>
          mibReq.Param.Class = CLASS_A;
 800aed2:	2300      	movs	r3, #0
 800aed4:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 800aed6:	f107 0308 	add.w	r3, r7, #8
 800aeda:	4618      	mov	r0, r3
 800aedc:	f004 fe00 	bl	800fae0 <LoRaMacMibSetRequestConfirm>
 800aee0:	4603      	mov	r3, r0
 800aee2:	2b00      	cmp	r3, #0
 800aee4:	d103      	bne.n	800aeee <LmHandlerRequestClass+0x82>
            DisplayClassUpdate(CLASS_A);
 800aee6:	2000      	movs	r0, #0
 800aee8:	f000 fa64 	bl	800b3b4 <DisplayClassUpdate>
      break;
 800aeec:	e025      	b.n	800af3a <LmHandlerRequestClass+0xce>
            errorStatus = LORAMAC_HANDLER_ERROR;
 800aeee:	23ff      	movs	r3, #255	; 0xff
 800aef0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800aef4:	e021      	b.n	800af3a <LmHandlerRequestClass+0xce>
        errorStatus = LORAMAC_HANDLER_ERROR;
 800aef6:	23ff      	movs	r3, #255	; 0xff
 800aef8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800aefc:	e01e      	b.n	800af3c <LmHandlerRequestClass+0xd0>
        if (currentClass != CLASS_A)
 800aefe:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800af02:	2b00      	cmp	r3, #0
 800af04:	d003      	beq.n	800af0e <LmHandlerRequestClass+0xa2>
          errorStatus = LORAMAC_HANDLER_ERROR;
 800af06:	23ff      	movs	r3, #255	; 0xff
 800af08:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800af0c:	e016      	b.n	800af3c <LmHandlerRequestClass+0xd0>
          mibReq.Param.Class = CLASS_C;
 800af0e:	2302      	movs	r3, #2
 800af10:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 800af12:	f107 0308 	add.w	r3, r7, #8
 800af16:	4618      	mov	r0, r3
 800af18:	f004 fde2 	bl	800fae0 <LoRaMacMibSetRequestConfirm>
 800af1c:	4603      	mov	r3, r0
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d103      	bne.n	800af2a <LmHandlerRequestClass+0xbe>
            DisplayClassUpdate(CLASS_C);
 800af22:	2002      	movs	r0, #2
 800af24:	f000 fa46 	bl	800b3b4 <DisplayClassUpdate>
      break;
 800af28:	e008      	b.n	800af3c <LmHandlerRequestClass+0xd0>
            errorStatus = LORAMAC_HANDLER_ERROR;
 800af2a:	23ff      	movs	r3, #255	; 0xff
 800af2c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800af30:	e004      	b.n	800af3c <LmHandlerRequestClass+0xd0>
    }
  }
 800af32:	bf00      	nop
 800af34:	e002      	b.n	800af3c <LmHandlerRequestClass+0xd0>
        break;
 800af36:	bf00      	nop
 800af38:	e000      	b.n	800af3c <LmHandlerRequestClass+0xd0>
      break;
 800af3a:	bf00      	nop
  return errorStatus;
 800af3c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800af40:	4618      	mov	r0, r3
 800af42:	3730      	adds	r7, #48	; 0x30
 800af44:	46bd      	mov	sp, r7
 800af46:	bd80      	pop	{r7, pc}

0800af48 <LmHandlerPackageRegister>:

LmHandlerErrorStatus_t LmHandlerPackageRegister(uint8_t id, void *params)
{
 800af48:	b580      	push	{r7, lr}
 800af4a:	b084      	sub	sp, #16
 800af4c:	af00      	add	r7, sp, #0
 800af4e:	4603      	mov	r3, r0
 800af50:	6039      	str	r1, [r7, #0]
 800af52:	71fb      	strb	r3, [r7, #7]
  LmhPackage_t *package = NULL;
 800af54:	2300      	movs	r3, #0
 800af56:	60fb      	str	r3, [r7, #12]
  switch (id)
 800af58:	79fb      	ldrb	r3, [r7, #7]
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d103      	bne.n	800af66 <LmHandlerPackageRegister+0x1e>
  {
    case PACKAGE_ID_COMPLIANCE:
    {
      package = LmphCompliancePackageFactory();
 800af5e:	f000 fa41 	bl	800b3e4 <LmphCompliancePackageFactory>
 800af62:	60f8      	str	r0, [r7, #12]
      break;
 800af64:	e000      	b.n	800af68 <LmHandlerPackageRegister+0x20>
    default:
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
      LmhpDataDistributionPackageRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
      break;
 800af66:	bf00      	nop
  }

  if (package != NULL)
 800af68:	68fb      	ldr	r3, [r7, #12]
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d022      	beq.n	800afb4 <LmHandlerPackageRegister+0x6c>
  {
    LmHandlerPackages[id] = package;
 800af6e:	79fb      	ldrb	r3, [r7, #7]
 800af70:	4913      	ldr	r1, [pc, #76]	; (800afc0 <LmHandlerPackageRegister+0x78>)
 800af72:	68fa      	ldr	r2, [r7, #12]
 800af74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800af78:	79fb      	ldrb	r3, [r7, #7]
 800af7a:	4a11      	ldr	r2, [pc, #68]	; (800afc0 <LmHandlerPackageRegister+0x78>)
 800af7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af80:	4a10      	ldr	r2, [pc, #64]	; (800afc4 <LmHandlerPackageRegister+0x7c>)
 800af82:	621a      	str	r2, [r3, #32]
    LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 800af84:	79fb      	ldrb	r3, [r7, #7]
 800af86:	4a0e      	ldr	r2, [pc, #56]	; (800afc0 <LmHandlerPackageRegister+0x78>)
 800af88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af8c:	4a0e      	ldr	r2, [pc, #56]	; (800afc8 <LmHandlerPackageRegister+0x80>)
 800af8e:	625a      	str	r2, [r3, #36]	; 0x24
    LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800af90:	79fb      	ldrb	r3, [r7, #7]
 800af92:	4a0b      	ldr	r2, [pc, #44]	; (800afc0 <LmHandlerPackageRegister+0x78>)
 800af94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800af98:	4a0c      	ldr	r2, [pc, #48]	; (800afcc <LmHandlerPackageRegister+0x84>)
 800af9a:	629a      	str	r2, [r3, #40]	; 0x28
    LmHandlerPackages[id]->Init(params, AppData.Buffer, LORAWAN_APP_DATA_BUFFER_MAX_SIZE);
 800af9c:	79fb      	ldrb	r3, [r7, #7]
 800af9e:	4a08      	ldr	r2, [pc, #32]	; (800afc0 <LmHandlerPackageRegister+0x78>)
 800afa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800afa4:	685b      	ldr	r3, [r3, #4]
 800afa6:	4a0a      	ldr	r2, [pc, #40]	; (800afd0 <LmHandlerPackageRegister+0x88>)
 800afa8:	6851      	ldr	r1, [r2, #4]
 800afaa:	22f2      	movs	r2, #242	; 0xf2
 800afac:	6838      	ldr	r0, [r7, #0]
 800afae:	4798      	blx	r3

    return LORAMAC_HANDLER_SUCCESS;
 800afb0:	2300      	movs	r3, #0
 800afb2:	e001      	b.n	800afb8 <LmHandlerPackageRegister+0x70>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 800afb4:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800afb8:	4618      	mov	r0, r3
 800afba:	3710      	adds	r7, #16
 800afbc:	46bd      	mov	sp, r7
 800afbe:	bd80      	pop	{r7, pc}
 800afc0:	2000033c 	.word	0x2000033c
 800afc4:	0800abcd 	.word	0x0800abcd
 800afc8:	0800acc1 	.word	0x0800acc1
 800afcc:	0800b061 	.word	0x0800b061
 800afd0:	20000154 	.word	0x20000154

0800afd4 <LmHandlerGetCurrentClass>:

int32_t LmHandlerGetCurrentClass(DeviceClass_t *deviceClass)
{
 800afd4:	b580      	push	{r7, lr}
 800afd6:	b08c      	sub	sp, #48	; 0x30
 800afd8:	af00      	add	r7, sp, #0
 800afda:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  if (deviceClass == NULL)
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d102      	bne.n	800afe8 <LmHandlerGetCurrentClass+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 800afe2:	f04f 33ff 	mov.w	r3, #4294967295
 800afe6:	e010      	b.n	800b00a <LmHandlerGetCurrentClass+0x36>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 800afe8:	2300      	movs	r3, #0
 800afea:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 800afec:	f107 030c 	add.w	r3, r7, #12
 800aff0:	4618      	mov	r0, r3
 800aff2:	f004 fbdd 	bl	800f7b0 <LoRaMacMibGetRequestConfirm>
 800aff6:	4603      	mov	r3, r0
 800aff8:	2b00      	cmp	r3, #0
 800affa:	d002      	beq.n	800b002 <LmHandlerGetCurrentClass+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 800affc:	f04f 33ff 	mov.w	r3, #4294967295
 800b000:	e003      	b.n	800b00a <LmHandlerGetCurrentClass+0x36>
  }

  *deviceClass = mibReq.Param.Class;
 800b002:	7c3a      	ldrb	r2, [r7, #16]
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	701a      	strb	r2, [r3, #0]
  return LORAMAC_HANDLER_SUCCESS;
 800b008:	2300      	movs	r3, #0
}
 800b00a:	4618      	mov	r0, r3
 800b00c:	3730      	adds	r7, #48	; 0x30
 800b00e:	46bd      	mov	sp, r7
 800b010:	bd80      	pop	{r7, pc}
	...

0800b014 <LmHandlerGetTxDatarate>:

int32_t LmHandlerGetTxDatarate(int8_t *txDatarate)
{
 800b014:	b580      	push	{r7, lr}
 800b016:	b08c      	sub	sp, #48	; 0x30
 800b018:	af00      	add	r7, sp, #0
 800b01a:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibGet;
  if (txDatarate == NULL)
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	2b00      	cmp	r3, #0
 800b020:	d102      	bne.n	800b028 <LmHandlerGetTxDatarate+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 800b022:	f04f 33ff 	mov.w	r3, #4294967295
 800b026:	e015      	b.n	800b054 <LmHandlerGetTxDatarate+0x40>
  }

  mibGet.Type = MIB_CHANNELS_DATARATE;
 800b028:	231f      	movs	r3, #31
 800b02a:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibGet) != LORAMAC_STATUS_OK)
 800b02c:	f107 030c 	add.w	r3, r7, #12
 800b030:	4618      	mov	r0, r3
 800b032:	f004 fbbd 	bl	800f7b0 <LoRaMacMibGetRequestConfirm>
 800b036:	4603      	mov	r3, r0
 800b038:	2b00      	cmp	r3, #0
 800b03a:	d002      	beq.n	800b042 <LmHandlerGetTxDatarate+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 800b03c:	f04f 33ff 	mov.w	r3, #4294967295
 800b040:	e008      	b.n	800b054 <LmHandlerGetTxDatarate+0x40>
  }

  *txDatarate = mibGet.Param.ChannelsDatarate;
 800b042:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	701a      	strb	r2, [r3, #0]
  LmHandlerParams.TxDatarate = mibGet.Param.ChannelsDatarate;
 800b04a:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800b04e:	4b03      	ldr	r3, [pc, #12]	; (800b05c <LmHandlerGetTxDatarate+0x48>)
 800b050:	70da      	strb	r2, [r3, #3]
  return LORAMAC_HANDLER_SUCCESS;
 800b052:	2300      	movs	r3, #0
}
 800b054:	4618      	mov	r0, r3
 800b056:	3730      	adds	r7, #48	; 0x30
 800b058:	46bd      	mov	sp, r7
 800b05a:	bd80      	pop	{r7, pc}
 800b05c:	20000350 	.word	0x20000350

0800b060 <LmHandlerDeviceTimeReq>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

/* Private  functions ---------------------------------------------------------*/
static LmHandlerErrorStatus_t LmHandlerDeviceTimeReq(void)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b086      	sub	sp, #24
 800b064:	af00      	add	r7, sp, #0
  LoRaMacStatus_t status;
  MlmeReq_t mlmeReq;

  mlmeReq.Type = MLME_DEVICE_TIME;
 800b066:	230a      	movs	r3, #10
 800b068:	703b      	strb	r3, [r7, #0]

  status = LoRaMacMlmeRequest(&mlmeReq);
 800b06a:	463b      	mov	r3, r7
 800b06c:	4618      	mov	r0, r3
 800b06e:	f005 f8c3 	bl	80101f8 <LoRaMacMlmeRequest>
 800b072:	4603      	mov	r3, r0
 800b074:	75fb      	strb	r3, [r7, #23]

  if (status == LORAMAC_STATUS_OK)
 800b076:	7dfb      	ldrb	r3, [r7, #23]
 800b078:	2b00      	cmp	r3, #0
 800b07a:	d101      	bne.n	800b080 <LmHandlerDeviceTimeReq+0x20>
  {
    return LORAMAC_HANDLER_SUCCESS;
 800b07c:	2300      	movs	r3, #0
 800b07e:	e001      	b.n	800b084 <LmHandlerDeviceTimeReq+0x24>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 800b080:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800b084:	4618      	mov	r0, r3
 800b086:	3718      	adds	r7, #24
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}

0800b08c <McpsConfirm>:
  }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

static void McpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b082      	sub	sp, #8
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 1;
 800b094:	4b15      	ldr	r3, [pc, #84]	; (800b0ec <McpsConfirm+0x60>)
 800b096:	2201      	movs	r2, #1
 800b098:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mcpsConfirm->Status;
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	785a      	ldrb	r2, [r3, #1]
 800b09e:	4b13      	ldr	r3, [pc, #76]	; (800b0ec <McpsConfirm+0x60>)
 800b0a0:	705a      	strb	r2, [r3, #1]
  TxParams.Datarate = mcpsConfirm->Datarate;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	789b      	ldrb	r3, [r3, #2]
 800b0a6:	b25a      	sxtb	r2, r3
 800b0a8:	4b10      	ldr	r3, [pc, #64]	; (800b0ec <McpsConfirm+0x60>)
 800b0aa:	711a      	strb	r2, [r3, #4]
  TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	68db      	ldr	r3, [r3, #12]
 800b0b0:	4a0e      	ldr	r2, [pc, #56]	; (800b0ec <McpsConfirm+0x60>)
 800b0b2:	6093      	str	r3, [r2, #8]
  TxParams.TxPower = mcpsConfirm->TxPower;
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800b0ba:	4b0c      	ldr	r3, [pc, #48]	; (800b0ec <McpsConfirm+0x60>)
 800b0bc:	751a      	strb	r2, [r3, #20]
  TxParams.Channel = mcpsConfirm->Channel;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	691b      	ldr	r3, [r3, #16]
 800b0c2:	b2da      	uxtb	r2, r3
 800b0c4:	4b09      	ldr	r3, [pc, #36]	; (800b0ec <McpsConfirm+0x60>)
 800b0c6:	755a      	strb	r2, [r3, #21]
  TxParams.AckReceived = mcpsConfirm->AckReceived;
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	791b      	ldrb	r3, [r3, #4]
 800b0cc:	461a      	mov	r2, r3
 800b0ce:	4b07      	ldr	r3, [pc, #28]	; (800b0ec <McpsConfirm+0x60>)
 800b0d0:	70da      	strb	r2, [r3, #3]

  LmHandlerCallbacks.OnTxData(&TxParams);
 800b0d2:	4b07      	ldr	r3, [pc, #28]	; (800b0f0 <McpsConfirm+0x64>)
 800b0d4:	691b      	ldr	r3, [r3, #16]
 800b0d6:	4805      	ldr	r0, [pc, #20]	; (800b0ec <McpsConfirm+0x60>)
 800b0d8:	4798      	blx	r3

  LmHandlerPackagesNotify(PACKAGE_MCPS_CONFIRM, mcpsConfirm);
 800b0da:	6879      	ldr	r1, [r7, #4]
 800b0dc:	2000      	movs	r0, #0
 800b0de:	f000 f8ed 	bl	800b2bc <LmHandlerPackagesNotify>
}
 800b0e2:	bf00      	nop
 800b0e4:	3708      	adds	r7, #8
 800b0e6:	46bd      	mov	sp, r7
 800b0e8:	bd80      	pop	{r7, pc}
 800b0ea:	bf00      	nop
 800b0ec:	20000390 	.word	0x20000390
 800b0f0:	20000358 	.word	0x20000358

0800b0f4 <McpsIndication>:

static void McpsIndication(McpsIndication_t *mcpsIndication)
{
 800b0f4:	b580      	push	{r7, lr}
 800b0f6:	b088      	sub	sp, #32
 800b0f8:	af00      	add	r7, sp, #0
 800b0fa:	6078      	str	r0, [r7, #4]
  LmHandlerAppData_t appData;
  DeviceClass_t deviceClass;
  RxParams.IsMcpsIndication = 1;
 800b0fc:	4b2c      	ldr	r3, [pc, #176]	; (800b1b0 <McpsIndication+0xbc>)
 800b0fe:	2201      	movs	r2, #1
 800b100:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mcpsIndication->Status;
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	785a      	ldrb	r2, [r3, #1]
 800b106:	4b2a      	ldr	r3, [pc, #168]	; (800b1b0 <McpsIndication+0xbc>)
 800b108:	705a      	strb	r2, [r3, #1]

  if (RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK)
 800b10a:	4b29      	ldr	r3, [pc, #164]	; (800b1b0 <McpsIndication+0xbc>)
 800b10c:	785b      	ldrb	r3, [r3, #1]
 800b10e:	2b00      	cmp	r3, #0
 800b110:	d14a      	bne.n	800b1a8 <McpsIndication+0xb4>
  {
    return;
  }

  if (mcpsIndication->BufferSize > 0)
 800b112:	687b      	ldr	r3, [r7, #4]
 800b114:	7b1b      	ldrb	r3, [r3, #12]
 800b116:	2b00      	cmp	r3, #0
 800b118:	d028      	beq.n	800b16c <McpsIndication+0x78>
  {
    RxParams.Datarate = mcpsIndication->RxDatarate;
 800b11a:	687b      	ldr	r3, [r7, #4]
 800b11c:	791b      	ldrb	r3, [r3, #4]
 800b11e:	b25a      	sxtb	r2, r3
 800b120:	4b23      	ldr	r3, [pc, #140]	; (800b1b0 <McpsIndication+0xbc>)
 800b122:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = mcpsIndication->Rssi;
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800b12a:	b25a      	sxtb	r2, r3
 800b12c:	4b20      	ldr	r3, [pc, #128]	; (800b1b0 <McpsIndication+0xbc>)
 800b12e:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = mcpsIndication->Snr;
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	f993 2010 	ldrsb.w	r2, [r3, #16]
 800b136:	4b1e      	ldr	r3, [pc, #120]	; (800b1b0 <McpsIndication+0xbc>)
 800b138:	711a      	strb	r2, [r3, #4]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	695b      	ldr	r3, [r3, #20]
 800b13e:	4a1c      	ldr	r2, [pc, #112]	; (800b1b0 <McpsIndication+0xbc>)
 800b140:	6093      	str	r3, [r2, #8]
    RxParams.RxSlot = mcpsIndication->RxSlot;
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	7c5b      	ldrb	r3, [r3, #17]
 800b146:	b25a      	sxtb	r2, r3
 800b148:	4b19      	ldr	r3, [pc, #100]	; (800b1b0 <McpsIndication+0xbc>)
 800b14a:	731a      	strb	r2, [r3, #12]

    appData.Port = mcpsIndication->Port;
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	78db      	ldrb	r3, [r3, #3]
 800b150:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	7b1b      	ldrb	r3, [r3, #12]
 800b156:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	689b      	ldr	r3, [r3, #8]
 800b15c:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks.OnRxData(&appData, &RxParams);
 800b15e:	4b15      	ldr	r3, [pc, #84]	; (800b1b4 <McpsIndication+0xc0>)
 800b160:	695b      	ldr	r3, [r3, #20]
 800b162:	f107 0218 	add.w	r2, r7, #24
 800b166:	4912      	ldr	r1, [pc, #72]	; (800b1b0 <McpsIndication+0xbc>)
 800b168:	4610      	mov	r0, r2
 800b16a:	4798      	blx	r3
  }

  /* Call packages RxProcess function */
  LmHandlerPackagesNotify(PACKAGE_MCPS_INDICATION, mcpsIndication);
 800b16c:	6879      	ldr	r1, [r7, #4]
 800b16e:	2001      	movs	r0, #1
 800b170:	f000 f8a4 	bl	800b2bc <LmHandlerPackagesNotify>
  LmHandlerGetCurrentClass(&deviceClass);
 800b174:	f107 0317 	add.w	r3, r7, #23
 800b178:	4618      	mov	r0, r3
 800b17a:	f7ff ff2b 	bl	800afd4 <LmHandlerGetCurrentClass>
  if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	795b      	ldrb	r3, [r3, #5]
 800b182:	2b01      	cmp	r3, #1
 800b184:	d111      	bne.n	800b1aa <McpsIndication+0xb6>
 800b186:	7dfb      	ldrb	r3, [r7, #23]
 800b188:	2b00      	cmp	r3, #0
 800b18a:	d10e      	bne.n	800b1aa <McpsIndication+0xb6>
  {
    /* The server signals that it has pending data to be sent. */
    /* We schedule an uplink as soon as possible to flush the server. */

    /* Send an empty message */
    LmHandlerAppData_t appData =
 800b18c:	2300      	movs	r3, #0
 800b18e:	733b      	strb	r3, [r7, #12]
 800b190:	2300      	movs	r3, #0
 800b192:	737b      	strb	r3, [r7, #13]
 800b194:	2300      	movs	r3, #0
 800b196:	613b      	str	r3, [r7, #16]
    {
      .Buffer = NULL,
      .BufferSize = 0,
      .Port = 0
    };
    LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 800b198:	f107 000c 	add.w	r0, r7, #12
 800b19c:	2301      	movs	r3, #1
 800b19e:	2200      	movs	r2, #0
 800b1a0:	2100      	movs	r1, #0
 800b1a2:	f7ff fd8d 	bl	800acc0 <LmHandlerSend>
 800b1a6:	e000      	b.n	800b1aa <McpsIndication+0xb6>
    return;
 800b1a8:	bf00      	nop
  }
}
 800b1aa:	3720      	adds	r7, #32
 800b1ac:	46bd      	mov	sp, r7
 800b1ae:	bd80      	pop	{r7, pc}
 800b1b0:	20000144 	.word	0x20000144
 800b1b4:	20000358 	.word	0x20000358

0800b1b8 <MlmeConfirm>:

static void MlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b08c      	sub	sp, #48	; 0x30
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 0;
 800b1c0:	4b20      	ldr	r3, [pc, #128]	; (800b244 <MlmeConfirm+0x8c>)
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mlmeConfirm->Status;
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	785a      	ldrb	r2, [r3, #1]
 800b1ca:	4b1e      	ldr	r3, [pc, #120]	; (800b244 <MlmeConfirm+0x8c>)
 800b1cc:	705a      	strb	r2, [r3, #1]

  LmHandlerPackagesNotify(PACKAGE_MLME_CONFIRM, mlmeConfirm);
 800b1ce:	6879      	ldr	r1, [r7, #4]
 800b1d0:	2002      	movs	r0, #2
 800b1d2:	f000 f873 	bl	800b2bc <LmHandlerPackagesNotify>

  switch (mlmeConfirm->MlmeRequest)
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	781b      	ldrb	r3, [r3, #0]
 800b1da:	2b0a      	cmp	r3, #10
 800b1dc:	d028      	beq.n	800b230 <MlmeConfirm+0x78>
 800b1de:	2b0a      	cmp	r3, #10
 800b1e0:	dc28      	bgt.n	800b234 <MlmeConfirm+0x7c>
 800b1e2:	2b01      	cmp	r3, #1
 800b1e4:	d002      	beq.n	800b1ec <MlmeConfirm+0x34>
 800b1e6:	2b04      	cmp	r3, #4
 800b1e8:	d026      	beq.n	800b238 <MlmeConfirm+0x80>
      }
    }
    break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 800b1ea:	e023      	b.n	800b234 <MlmeConfirm+0x7c>
      mibReq.Type = MIB_DEV_ADDR;
 800b1ec:	2306      	movs	r3, #6
 800b1ee:	733b      	strb	r3, [r7, #12]
      LoRaMacMibGetRequestConfirm(&mibReq);
 800b1f0:	f107 030c 	add.w	r3, r7, #12
 800b1f4:	4618      	mov	r0, r3
 800b1f6:	f004 fadb 	bl	800f7b0 <LoRaMacMibGetRequestConfirm>
      CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800b1fa:	693b      	ldr	r3, [r7, #16]
 800b1fc:	4a12      	ldr	r2, [pc, #72]	; (800b248 <MlmeConfirm+0x90>)
 800b1fe:	6153      	str	r3, [r2, #20]
      LmHandlerGetTxDatarate(&JoinParams.Datarate);
 800b200:	4812      	ldr	r0, [pc, #72]	; (800b24c <MlmeConfirm+0x94>)
 800b202:	f7ff ff07 	bl	800b014 <LmHandlerGetTxDatarate>
      if (mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK)
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	785b      	ldrb	r3, [r3, #1]
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d108      	bne.n	800b220 <MlmeConfirm+0x68>
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800b20e:	4b0f      	ldr	r3, [pc, #60]	; (800b24c <MlmeConfirm+0x94>)
 800b210:	2200      	movs	r2, #0
 800b212:	705a      	strb	r2, [r3, #1]
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800b214:	4b0e      	ldr	r3, [pc, #56]	; (800b250 <MlmeConfirm+0x98>)
 800b216:	785b      	ldrb	r3, [r3, #1]
 800b218:	4618      	mov	r0, r3
 800b21a:	f7ff fe27 	bl	800ae6c <LmHandlerRequestClass>
 800b21e:	e002      	b.n	800b226 <MlmeConfirm+0x6e>
        JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800b220:	4b0a      	ldr	r3, [pc, #40]	; (800b24c <MlmeConfirm+0x94>)
 800b222:	22ff      	movs	r2, #255	; 0xff
 800b224:	705a      	strb	r2, [r3, #1]
      LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 800b226:	4b0b      	ldr	r3, [pc, #44]	; (800b254 <MlmeConfirm+0x9c>)
 800b228:	68db      	ldr	r3, [r3, #12]
 800b22a:	4808      	ldr	r0, [pc, #32]	; (800b24c <MlmeConfirm+0x94>)
 800b22c:	4798      	blx	r3
    break;
 800b22e:	e004      	b.n	800b23a <MlmeConfirm+0x82>
    break;
 800b230:	bf00      	nop
 800b232:	e002      	b.n	800b23a <MlmeConfirm+0x82>
      break;
 800b234:	bf00      	nop
 800b236:	e000      	b.n	800b23a <MlmeConfirm+0x82>
    break;
 800b238:	bf00      	nop
  }
}
 800b23a:	bf00      	nop
 800b23c:	3730      	adds	r7, #48	; 0x30
 800b23e:	46bd      	mov	sp, r7
 800b240:	bd80      	pop	{r7, pc}
 800b242:	bf00      	nop
 800b244:	20000390 	.word	0x20000390
 800b248:	2000011c 	.word	0x2000011c
 800b24c:	20000140 	.word	0x20000140
 800b250:	20000350 	.word	0x20000350
 800b254:	20000358 	.word	0x20000358

0800b258 <MlmeIndication>:

static void MlmeIndication(MlmeIndication_t *mlmeIndication)
{
 800b258:	b480      	push	{r7}
 800b25a:	b083      	sub	sp, #12
 800b25c:	af00      	add	r7, sp, #0
 800b25e:	6078      	str	r0, [r7, #4]
  RxParams.IsMcpsIndication = 0;
 800b260:	4b06      	ldr	r3, [pc, #24]	; (800b27c <MlmeIndication+0x24>)
 800b262:	2200      	movs	r2, #0
 800b264:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mlmeIndication->Status;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	785a      	ldrb	r2, [r3, #1]
 800b26a:	4b04      	ldr	r3, [pc, #16]	; (800b27c <MlmeIndication+0x24>)
 800b26c:	705a      	strb	r2, [r3, #1]
      }
      break;
    }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 800b26e:	bf00      	nop
  }
}
 800b270:	bf00      	nop
 800b272:	370c      	adds	r7, #12
 800b274:	46bd      	mov	sp, r7
 800b276:	bc80      	pop	{r7}
 800b278:	4770      	bx	lr
 800b27a:	bf00      	nop
 800b27c:	20000144 	.word	0x20000144

0800b280 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized(uint8_t id)
{
 800b280:	b580      	push	{r7, lr}
 800b282:	b082      	sub	sp, #8
 800b284:	af00      	add	r7, sp, #0
 800b286:	4603      	mov	r3, r0
 800b288:	71fb      	strb	r3, [r7, #7]
  if ((id < PKG_MAX_NUMBER) && (LmHandlerPackages[id]->IsInitialized != NULL))
 800b28a:	79fb      	ldrb	r3, [r7, #7]
 800b28c:	2b04      	cmp	r3, #4
 800b28e:	d80e      	bhi.n	800b2ae <LmHandlerPackageIsInitialized+0x2e>
 800b290:	79fb      	ldrb	r3, [r7, #7]
 800b292:	4a09      	ldr	r2, [pc, #36]	; (800b2b8 <LmHandlerPackageIsInitialized+0x38>)
 800b294:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b298:	689b      	ldr	r3, [r3, #8]
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	d007      	beq.n	800b2ae <LmHandlerPackageIsInitialized+0x2e>
  {
    return LmHandlerPackages[id]->IsInitialized();
 800b29e:	79fb      	ldrb	r3, [r7, #7]
 800b2a0:	4a05      	ldr	r2, [pc, #20]	; (800b2b8 <LmHandlerPackageIsInitialized+0x38>)
 800b2a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2a6:	689b      	ldr	r3, [r3, #8]
 800b2a8:	4798      	blx	r3
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	e000      	b.n	800b2b0 <LmHandlerPackageIsInitialized+0x30>
  }
  else
  {
    return false;
 800b2ae:	2300      	movs	r3, #0
  }
}
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	3708      	adds	r7, #8
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	bd80      	pop	{r7, pc}
 800b2b8:	2000033c 	.word	0x2000033c

0800b2bc <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify(PackageNotifyTypes_t notifyType, void *params)
{
 800b2bc:	b580      	push	{r7, lr}
 800b2be:	b084      	sub	sp, #16
 800b2c0:	af00      	add	r7, sp, #0
 800b2c2:	4603      	mov	r3, r0
 800b2c4:	6039      	str	r1, [r7, #0]
 800b2c6:	71fb      	strb	r3, [r7, #7]
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800b2c8:	2300      	movs	r3, #0
 800b2ca:	73fb      	strb	r3, [r7, #15]
 800b2cc:	e067      	b.n	800b39e <LmHandlerPackagesNotify+0xe2>
  {
    if (LmHandlerPackages[i] != NULL)
 800b2ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2d2:	4a37      	ldr	r2, [pc, #220]	; (800b3b0 <LmHandlerPackagesNotify+0xf4>)
 800b2d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2d8:	2b00      	cmp	r3, #0
 800b2da:	d051      	beq.n	800b380 <LmHandlerPackagesNotify+0xc4>
    {
      switch (notifyType)
 800b2dc:	79fb      	ldrb	r3, [r7, #7]
 800b2de:	2b02      	cmp	r3, #2
 800b2e0:	d03d      	beq.n	800b35e <LmHandlerPackagesNotify+0xa2>
 800b2e2:	2b02      	cmp	r3, #2
 800b2e4:	dc4e      	bgt.n	800b384 <LmHandlerPackagesNotify+0xc8>
 800b2e6:	2b00      	cmp	r3, #0
 800b2e8:	d002      	beq.n	800b2f0 <LmHandlerPackagesNotify+0x34>
 800b2ea:	2b01      	cmp	r3, #1
 800b2ec:	d011      	beq.n	800b312 <LmHandlerPackagesNotify+0x56>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
          }
          break;
        }
        default:
          break;
 800b2ee:	e049      	b.n	800b384 <LmHandlerPackagesNotify+0xc8>
          if (LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL)
 800b2f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b2f4:	4a2e      	ldr	r2, [pc, #184]	; (800b3b0 <LmHandlerPackagesNotify+0xf4>)
 800b2f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b2fa:	695b      	ldr	r3, [r3, #20]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d043      	beq.n	800b388 <LmHandlerPackagesNotify+0xcc>
            LmHandlerPackages[i]->OnMcpsConfirmProcess(params);
 800b300:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b304:	4a2a      	ldr	r2, [pc, #168]	; (800b3b0 <LmHandlerPackagesNotify+0xf4>)
 800b306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b30a:	695b      	ldr	r3, [r3, #20]
 800b30c:	6838      	ldr	r0, [r7, #0]
 800b30e:	4798      	blx	r3
          break;
 800b310:	e03a      	b.n	800b388 <LmHandlerPackagesNotify+0xcc>
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 800b312:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b316:	4a26      	ldr	r2, [pc, #152]	; (800b3b0 <LmHandlerPackagesNotify+0xf4>)
 800b318:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b31c:	699b      	ldr	r3, [r3, #24]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	d034      	beq.n	800b38c <LmHandlerPackagesNotify+0xd0>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 800b322:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b326:	4a22      	ldr	r2, [pc, #136]	; (800b3b0 <LmHandlerPackagesNotify+0xf4>)
 800b328:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b32c:	781a      	ldrb	r2, [r3, #0]
 800b32e:	683b      	ldr	r3, [r7, #0]
 800b330:	78db      	ldrb	r3, [r3, #3]
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 800b332:	429a      	cmp	r2, r3
 800b334:	d00a      	beq.n	800b34c <LmHandlerPackagesNotify+0x90>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 800b336:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b33a:	2b00      	cmp	r3, #0
 800b33c:	d126      	bne.n	800b38c <LmHandlerPackagesNotify+0xd0>
               ((i == PACKAGE_ID_COMPLIANCE) && (LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning()))))
 800b33e:	4b1c      	ldr	r3, [pc, #112]	; (800b3b0 <LmHandlerPackagesNotify+0xf4>)
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	68db      	ldr	r3, [r3, #12]
 800b344:	4798      	blx	r3
 800b346:	4603      	mov	r3, r0
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d01f      	beq.n	800b38c <LmHandlerPackagesNotify+0xd0>
            LmHandlerPackages[i]->OnMcpsIndicationProcess(params);
 800b34c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b350:	4a17      	ldr	r2, [pc, #92]	; (800b3b0 <LmHandlerPackagesNotify+0xf4>)
 800b352:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b356:	699b      	ldr	r3, [r3, #24]
 800b358:	6838      	ldr	r0, [r7, #0]
 800b35a:	4798      	blx	r3
          break;
 800b35c:	e016      	b.n	800b38c <LmHandlerPackagesNotify+0xd0>
          if (LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL)
 800b35e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b362:	4a13      	ldr	r2, [pc, #76]	; (800b3b0 <LmHandlerPackagesNotify+0xf4>)
 800b364:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b368:	69db      	ldr	r3, [r3, #28]
 800b36a:	2b00      	cmp	r3, #0
 800b36c:	d010      	beq.n	800b390 <LmHandlerPackagesNotify+0xd4>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
 800b36e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b372:	4a0f      	ldr	r2, [pc, #60]	; (800b3b0 <LmHandlerPackagesNotify+0xf4>)
 800b374:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b378:	69db      	ldr	r3, [r3, #28]
 800b37a:	6838      	ldr	r0, [r7, #0]
 800b37c:	4798      	blx	r3
          break;
 800b37e:	e007      	b.n	800b390 <LmHandlerPackagesNotify+0xd4>
      }
    }
 800b380:	bf00      	nop
 800b382:	e006      	b.n	800b392 <LmHandlerPackagesNotify+0xd6>
          break;
 800b384:	bf00      	nop
 800b386:	e004      	b.n	800b392 <LmHandlerPackagesNotify+0xd6>
          break;
 800b388:	bf00      	nop
 800b38a:	e002      	b.n	800b392 <LmHandlerPackagesNotify+0xd6>
          break;
 800b38c:	bf00      	nop
 800b38e:	e000      	b.n	800b392 <LmHandlerPackagesNotify+0xd6>
          break;
 800b390:	bf00      	nop
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800b392:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b396:	b2db      	uxtb	r3, r3
 800b398:	3301      	adds	r3, #1
 800b39a:	b2db      	uxtb	r3, r3
 800b39c:	73fb      	strb	r3, [r7, #15]
 800b39e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b3a2:	2b04      	cmp	r3, #4
 800b3a4:	dd93      	ble.n	800b2ce <LmHandlerPackagesNotify+0x12>
  }
}
 800b3a6:	bf00      	nop
 800b3a8:	bf00      	nop
 800b3aa:	3710      	adds	r7, #16
 800b3ac:	46bd      	mov	sp, r7
 800b3ae:	bd80      	pop	{r7, pc}
 800b3b0:	2000033c 	.word	0x2000033c

0800b3b4 <DisplayClassUpdate>:

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 800b3b4:	b580      	push	{r7, lr}
 800b3b6:	b084      	sub	sp, #16
 800b3b8:	af02      	add	r7, sp, #8
 800b3ba:	4603      	mov	r3, r0
 800b3bc:	71fb      	strb	r3, [r7, #7]
  MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800b3be:	79fb      	ldrb	r3, [r7, #7]
 800b3c0:	4a06      	ldr	r2, [pc, #24]	; (800b3dc <DisplayClassUpdate+0x28>)
 800b3c2:	5cd3      	ldrb	r3, [r2, r3]
 800b3c4:	9300      	str	r3, [sp, #0]
 800b3c6:	4b06      	ldr	r3, [pc, #24]	; (800b3e0 <DisplayClassUpdate+0x2c>)
 800b3c8:	2200      	movs	r2, #0
 800b3ca:	2100      	movs	r1, #0
 800b3cc:	2002      	movs	r0, #2
 800b3ce:	f00d fe43 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
}
 800b3d2:	bf00      	nop
 800b3d4:	3708      	adds	r7, #8
 800b3d6:	46bd      	mov	sp, r7
 800b3d8:	bd80      	pop	{r7, pc}
 800b3da:	bf00      	nop
 800b3dc:	0801ad20 	.word	0x0801ad20
 800b3e0:	0801ad04 	.word	0x0801ad04

0800b3e4 <LmphCompliancePackageFactory>:
  .OnDeviceTimeRequest =        NULL,                           /* To be initialized by LmHandler */
};

/* Exported functions ---------------------------------------------------------*/
LmhPackage_t *LmphCompliancePackageFactory(void)
{
 800b3e4:	b480      	push	{r7}
 800b3e6:	af00      	add	r7, sp, #0
  return &LmhpCompliancePackage;
 800b3e8:	4b02      	ldr	r3, [pc, #8]	; (800b3f4 <LmphCompliancePackageFactory+0x10>)
}
 800b3ea:	4618      	mov	r0, r3
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	bc80      	pop	{r7}
 800b3f0:	4770      	bx	lr
 800b3f2:	bf00      	nop
 800b3f4:	2000015c 	.word	0x2000015c

0800b3f8 <LmhpComplianceInit>:

/* Private  functions ---------------------------------------------------------*/
static void LmhpComplianceInit(void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize)
{
 800b3f8:	b480      	push	{r7}
 800b3fa:	b085      	sub	sp, #20
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	60f8      	str	r0, [r7, #12]
 800b400:	60b9      	str	r1, [r7, #8]
 800b402:	4613      	mov	r3, r2
 800b404:	71fb      	strb	r3, [r7, #7]
  if ((params != NULL) && (dataBuffer != NULL))
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d00f      	beq.n	800b42c <LmhpComplianceInit+0x34>
 800b40c:	68bb      	ldr	r3, [r7, #8]
 800b40e:	2b00      	cmp	r3, #0
 800b410:	d00c      	beq.n	800b42c <LmhpComplianceInit+0x34>
  {
    LmhpComplianceParams = (LmhpComplianceParams_t *)params;
 800b412:	4a0c      	ldr	r2, [pc, #48]	; (800b444 <LmhpComplianceInit+0x4c>)
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	6013      	str	r3, [r2, #0]
    ComplianceTestState.DataBuffer = dataBuffer;
 800b418:	4a0b      	ldr	r2, [pc, #44]	; (800b448 <LmhpComplianceInit+0x50>)
 800b41a:	68bb      	ldr	r3, [r7, #8]
 800b41c:	6093      	str	r3, [r2, #8]
    ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800b41e:	4a0a      	ldr	r2, [pc, #40]	; (800b448 <LmhpComplianceInit+0x50>)
 800b420:	79fb      	ldrb	r3, [r7, #7]
 800b422:	7193      	strb	r3, [r2, #6]
    ComplianceTestState.Initialized = true;
 800b424:	4b08      	ldr	r3, [pc, #32]	; (800b448 <LmhpComplianceInit+0x50>)
 800b426:	2201      	movs	r2, #1
 800b428:	701a      	strb	r2, [r3, #0]
 800b42a:	e006      	b.n	800b43a <LmhpComplianceInit+0x42>
  }
  else
  {
    LmhpComplianceParams = NULL;
 800b42c:	4b05      	ldr	r3, [pc, #20]	; (800b444 <LmhpComplianceInit+0x4c>)
 800b42e:	2200      	movs	r2, #0
 800b430:	601a      	str	r2, [r3, #0]
    ComplianceTestState.Initialized = false;
 800b432:	4b05      	ldr	r3, [pc, #20]	; (800b448 <LmhpComplianceInit+0x50>)
 800b434:	2200      	movs	r2, #0
 800b436:	701a      	strb	r2, [r3, #0]
  }
}
 800b438:	bf00      	nop
 800b43a:	bf00      	nop
 800b43c:	3714      	adds	r7, #20
 800b43e:	46bd      	mov	sp, r7
 800b440:	bc80      	pop	{r7}
 800b442:	4770      	bx	lr
 800b444:	200004c8 	.word	0x200004c8
 800b448:	200004b4 	.word	0x200004b4

0800b44c <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized(void)
{
 800b44c:	b480      	push	{r7}
 800b44e:	af00      	add	r7, sp, #0
  return ComplianceTestState.Initialized;
 800b450:	4b02      	ldr	r3, [pc, #8]	; (800b45c <LmhpComplianceIsInitialized+0x10>)
 800b452:	781b      	ldrb	r3, [r3, #0]
}
 800b454:	4618      	mov	r0, r3
 800b456:	46bd      	mov	sp, r7
 800b458:	bc80      	pop	{r7}
 800b45a:	4770      	bx	lr
 800b45c:	200004b4 	.word	0x200004b4

0800b460 <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning(void)
{
 800b460:	b480      	push	{r7}
 800b462:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 800b464:	4b07      	ldr	r3, [pc, #28]	; (800b484 <LmhpComplianceIsRunning+0x24>)
 800b466:	781b      	ldrb	r3, [r3, #0]
 800b468:	f083 0301 	eor.w	r3, r3, #1
 800b46c:	b2db      	uxtb	r3, r3
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d001      	beq.n	800b476 <LmhpComplianceIsRunning+0x16>
  {
    return false;
 800b472:	2300      	movs	r3, #0
 800b474:	e001      	b.n	800b47a <LmhpComplianceIsRunning+0x1a>
  }

  return ComplianceTestState.IsRunning;
 800b476:	4b03      	ldr	r3, [pc, #12]	; (800b484 <LmhpComplianceIsRunning+0x24>)
 800b478:	785b      	ldrb	r3, [r3, #1]
}
 800b47a:	4618      	mov	r0, r3
 800b47c:	46bd      	mov	sp, r7
 800b47e:	bc80      	pop	{r7}
 800b480:	4770      	bx	lr
 800b482:	bf00      	nop
 800b484:	200004b4 	.word	0x200004b4

0800b488 <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800b488:	b480      	push	{r7}
 800b48a:	b083      	sub	sp, #12
 800b48c:	af00      	add	r7, sp, #0
 800b48e:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800b490:	4b0f      	ldr	r3, [pc, #60]	; (800b4d0 <LmhpComplianceOnMcpsConfirm+0x48>)
 800b492:	781b      	ldrb	r3, [r3, #0]
 800b494:	f083 0301 	eor.w	r3, r3, #1
 800b498:	b2db      	uxtb	r3, r3
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	d112      	bne.n	800b4c4 <LmhpComplianceOnMcpsConfirm+0x3c>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 800b49e:	4b0c      	ldr	r3, [pc, #48]	; (800b4d0 <LmhpComplianceOnMcpsConfirm+0x48>)
 800b4a0:	785b      	ldrb	r3, [r3, #1]
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d00f      	beq.n	800b4c6 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	781b      	ldrb	r3, [r3, #0]
  if ((ComplianceTestState.IsRunning == true) &&
 800b4aa:	2b01      	cmp	r3, #1
 800b4ac:	d10b      	bne.n	800b4c6 <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->AckReceived != 0))
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	791b      	ldrb	r3, [r3, #4]
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d007      	beq.n	800b4c6 <LmhpComplianceOnMcpsConfirm+0x3e>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 800b4b6:	4b06      	ldr	r3, [pc, #24]	; (800b4d0 <LmhpComplianceOnMcpsConfirm+0x48>)
 800b4b8:	899b      	ldrh	r3, [r3, #12]
 800b4ba:	3301      	adds	r3, #1
 800b4bc:	b29a      	uxth	r2, r3
 800b4be:	4b04      	ldr	r3, [pc, #16]	; (800b4d0 <LmhpComplianceOnMcpsConfirm+0x48>)
 800b4c0:	819a      	strh	r2, [r3, #12]
 800b4c2:	e000      	b.n	800b4c6 <LmhpComplianceOnMcpsConfirm+0x3e>
    return;
 800b4c4:	bf00      	nop
  }
}
 800b4c6:	370c      	adds	r7, #12
 800b4c8:	46bd      	mov	sp, r7
 800b4ca:	bc80      	pop	{r7}
 800b4cc:	4770      	bx	lr
 800b4ce:	bf00      	nop
 800b4d0:	200004b4 	.word	0x200004b4

0800b4d4 <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 800b4d4:	b480      	push	{r7}
 800b4d6:	b083      	sub	sp, #12
 800b4d8:	af00      	add	r7, sp, #0
 800b4da:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800b4dc:	4b0d      	ldr	r3, [pc, #52]	; (800b514 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b4de:	781b      	ldrb	r3, [r3, #0]
 800b4e0:	f083 0301 	eor.w	r3, r3, #1
 800b4e4:	b2db      	uxtb	r3, r3
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d10f      	bne.n	800b50a <LmhpComplianceOnMlmeConfirm+0x36>
  {
    return;
  }

  if (mlmeConfirm->MlmeRequest == MLME_LINK_CHECK)
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	781b      	ldrb	r3, [r3, #0]
 800b4ee:	2b04      	cmp	r3, #4
 800b4f0:	d10c      	bne.n	800b50c <LmhpComplianceOnMlmeConfirm+0x38>
  {
    ComplianceTestState.LinkCheck = true;
 800b4f2:	4b08      	ldr	r3, [pc, #32]	; (800b514 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b4f4:	2201      	movs	r2, #1
 800b4f6:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	7a1a      	ldrb	r2, [r3, #8]
 800b4fc:	4b05      	ldr	r3, [pc, #20]	; (800b514 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b4fe:	73da      	strb	r2, [r3, #15]
    ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 800b500:	687b      	ldr	r3, [r7, #4]
 800b502:	7a5a      	ldrb	r2, [r3, #9]
 800b504:	4b03      	ldr	r3, [pc, #12]	; (800b514 <LmhpComplianceOnMlmeConfirm+0x40>)
 800b506:	741a      	strb	r2, [r3, #16]
 800b508:	e000      	b.n	800b50c <LmhpComplianceOnMlmeConfirm+0x38>
    return;
 800b50a:	bf00      	nop
  }
}
 800b50c:	370c      	adds	r7, #12
 800b50e:	46bd      	mov	sp, r7
 800b510:	bc80      	pop	{r7}
 800b512:	4770      	bx	lr
 800b514:	200004b4 	.word	0x200004b4

0800b518 <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess(void)
{
 800b518:	b590      	push	{r4, r7, lr}
 800b51a:	b085      	sub	sp, #20
 800b51c:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 800b51e:	4b30      	ldr	r3, [pc, #192]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b520:	781b      	ldrb	r3, [r3, #0]
 800b522:	f083 0301 	eor.w	r3, r3, #1
 800b526:	b2db      	uxtb	r3, r3
 800b528:	2b00      	cmp	r3, #0
 800b52a:	d002      	beq.n	800b532 <LmhpComplianceTxProcess+0x1a>
  {
    return LORAMAC_HANDLER_ERROR;
 800b52c:	f04f 33ff 	mov.w	r3, #4294967295
 800b530:	e052      	b.n	800b5d8 <LmhpComplianceTxProcess+0xc0>
  }

  if (ComplianceTestState.LinkCheck == true)
 800b532:	4b2b      	ldr	r3, [pc, #172]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b534:	7b9b      	ldrb	r3, [r3, #14]
 800b536:	2b00      	cmp	r3, #0
 800b538:	d019      	beq.n	800b56e <LmhpComplianceTxProcess+0x56>
  {
    ComplianceTestState.LinkCheck = false;
 800b53a:	4b29      	ldr	r3, [pc, #164]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b53c:	2200      	movs	r2, #0
 800b53e:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DataBufferSize = 3;
 800b540:	4b27      	ldr	r3, [pc, #156]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b542:	2203      	movs	r2, #3
 800b544:	71da      	strb	r2, [r3, #7]
    ComplianceTestState.DataBuffer[0] = 5;
 800b546:	4b26      	ldr	r3, [pc, #152]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b548:	689b      	ldr	r3, [r3, #8]
 800b54a:	2205      	movs	r2, #5
 800b54c:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 800b54e:	4b24      	ldr	r3, [pc, #144]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b550:	689b      	ldr	r3, [r3, #8]
 800b552:	3301      	adds	r3, #1
 800b554:	4a22      	ldr	r2, [pc, #136]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b556:	7bd2      	ldrb	r2, [r2, #15]
 800b558:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 800b55a:	4b21      	ldr	r3, [pc, #132]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b55c:	689b      	ldr	r3, [r3, #8]
 800b55e:	3302      	adds	r3, #2
 800b560:	4a1f      	ldr	r2, [pc, #124]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b562:	7c12      	ldrb	r2, [r2, #16]
 800b564:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.State = 1;
 800b566:	4b1e      	ldr	r3, [pc, #120]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b568:	2201      	movs	r2, #1
 800b56a:	709a      	strb	r2, [r3, #2]
 800b56c:	e01c      	b.n	800b5a8 <LmhpComplianceTxProcess+0x90>
  }
  else
  {
    switch (ComplianceTestState.State)
 800b56e:	4b1c      	ldr	r3, [pc, #112]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b570:	789b      	ldrb	r3, [r3, #2]
 800b572:	2b01      	cmp	r3, #1
 800b574:	d005      	beq.n	800b582 <LmhpComplianceTxProcess+0x6a>
 800b576:	2b04      	cmp	r3, #4
 800b578:	d116      	bne.n	800b5a8 <LmhpComplianceTxProcess+0x90>
    {
      case 4:
        ComplianceTestState.State = 1;
 800b57a:	4b19      	ldr	r3, [pc, #100]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b57c:	2201      	movs	r2, #1
 800b57e:	709a      	strb	r2, [r3, #2]
        break;
 800b580:	e012      	b.n	800b5a8 <LmhpComplianceTxProcess+0x90>
      case 1:
        ComplianceTestState.DataBufferSize = 2;
 800b582:	4b17      	ldr	r3, [pc, #92]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b584:	2202      	movs	r2, #2
 800b586:	71da      	strb	r2, [r3, #7]
        ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 800b588:	4b15      	ldr	r3, [pc, #84]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b58a:	899b      	ldrh	r3, [r3, #12]
 800b58c:	0a1b      	lsrs	r3, r3, #8
 800b58e:	b29a      	uxth	r2, r3
 800b590:	4b13      	ldr	r3, [pc, #76]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b592:	689b      	ldr	r3, [r3, #8]
 800b594:	b2d2      	uxtb	r2, r2
 800b596:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 800b598:	4b11      	ldr	r3, [pc, #68]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b59a:	899a      	ldrh	r2, [r3, #12]
 800b59c:	4b10      	ldr	r3, [pc, #64]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b59e:	689b      	ldr	r3, [r3, #8]
 800b5a0:	3301      	adds	r3, #1
 800b5a2:	b2d2      	uxtb	r2, r2
 800b5a4:	701a      	strb	r2, [r3, #0]
        break;
 800b5a6:	bf00      	nop
    }
  }
  LmHandlerAppData_t appData =
 800b5a8:	23e0      	movs	r3, #224	; 0xe0
 800b5aa:	723b      	strb	r3, [r7, #8]
  {
    .Buffer = ComplianceTestState.DataBuffer,
    .BufferSize = ComplianceTestState.DataBufferSize,
 800b5ac:	4b0c      	ldr	r3, [pc, #48]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b5ae:	79db      	ldrb	r3, [r3, #7]
  LmHandlerAppData_t appData =
 800b5b0:	727b      	strb	r3, [r7, #9]
    .Buffer = ComplianceTestState.DataBuffer,
 800b5b2:	4b0b      	ldr	r3, [pc, #44]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b5b4:	689b      	ldr	r3, [r3, #8]
  LmHandlerAppData_t appData =
 800b5b6:	60fb      	str	r3, [r7, #12]
    .Port = COMPLIANCE_PORT
  };
  TimerTime_t nextTxIn = 0;
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	607b      	str	r3, [r7, #4]

  /* Schedule next transmission */
  TimerStart(&ComplianceTxNextPacketTimer);
 800b5bc:	4809      	ldr	r0, [pc, #36]	; (800b5e4 <LmhpComplianceTxProcess+0xcc>)
 800b5be:	f00e fb55 	bl	8019c6c <UTIL_TIMER_Start>

  return LmhpCompliancePackage.OnSendRequest(&appData, (LmHandlerMsgTypes_t)ComplianceTestState.IsTxConfirmed, &nextTxIn,
 800b5c2:	4b09      	ldr	r3, [pc, #36]	; (800b5e8 <LmhpComplianceTxProcess+0xd0>)
 800b5c4:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800b5c6:	4b06      	ldr	r3, [pc, #24]	; (800b5e0 <LmhpComplianceTxProcess+0xc8>)
 800b5c8:	791b      	ldrb	r3, [r3, #4]
 800b5ca:	4619      	mov	r1, r3
 800b5cc:	1d3a      	adds	r2, r7, #4
 800b5ce:	f107 0008 	add.w	r0, r7, #8
 800b5d2:	2301      	movs	r3, #1
 800b5d4:	47a0      	blx	r4
 800b5d6:	4603      	mov	r3, r0
                                             true);
}
 800b5d8:	4618      	mov	r0, r3
 800b5da:	3714      	adds	r7, #20
 800b5dc:	46bd      	mov	sp, r7
 800b5de:	bd90      	pop	{r4, r7, pc}
 800b5e0:	200004b4 	.word	0x200004b4
 800b5e4:	2000049c 	.word	0x2000049c
 800b5e8:	2000015c 	.word	0x2000015c

0800b5ec <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication(McpsIndication_t *mcpsIndication)
{
 800b5ec:	b580      	push	{r7, lr}
 800b5ee:	b0a2      	sub	sp, #136	; 0x88
 800b5f0:	af02      	add	r7, sp, #8
 800b5f2:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800b5f4:	4bae      	ldr	r3, [pc, #696]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b5f6:	781b      	ldrb	r3, [r3, #0]
 800b5f8:	f083 0301 	eor.w	r3, r3, #1
 800b5fc:	b2db      	uxtb	r3, r3
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	f040 81be 	bne.w	800b980 <LmhpComplianceOnMcpsIndication+0x394>
  {
    return;
  }

  if (mcpsIndication->RxData == false)
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	7b5b      	ldrb	r3, [r3, #13]
 800b608:	f083 0301 	eor.w	r3, r3, #1
 800b60c:	b2db      	uxtb	r3, r3
 800b60e:	2b00      	cmp	r3, #0
 800b610:	f040 81b8 	bne.w	800b984 <LmhpComplianceOnMcpsIndication+0x398>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 800b614:	4ba6      	ldr	r3, [pc, #664]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b616:	785b      	ldrb	r3, [r3, #1]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d00c      	beq.n	800b636 <LmhpComplianceOnMcpsIndication+0x4a>
      (mcpsIndication->AckReceived == 0))
 800b61c:	687b      	ldr	r3, [r7, #4]
 800b61e:	7c9b      	ldrb	r3, [r3, #18]
 800b620:	f083 0301 	eor.w	r3, r3, #1
 800b624:	b2db      	uxtb	r3, r3
  if ((ComplianceTestState.IsRunning == true) &&
 800b626:	2b00      	cmp	r3, #0
 800b628:	d005      	beq.n	800b636 <LmhpComplianceOnMcpsIndication+0x4a>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 800b62a:	4ba1      	ldr	r3, [pc, #644]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b62c:	899b      	ldrh	r3, [r3, #12]
 800b62e:	3301      	adds	r3, #1
 800b630:	b29a      	uxth	r2, r3
 800b632:	4b9f      	ldr	r3, [pc, #636]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b634:	819a      	strh	r2, [r3, #12]
  }

  if (mcpsIndication->Port != COMPLIANCE_PORT)
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	78db      	ldrb	r3, [r3, #3]
 800b63a:	2be0      	cmp	r3, #224	; 0xe0
 800b63c:	f040 81a4 	bne.w	800b988 <LmhpComplianceOnMcpsIndication+0x39c>
  {
    return;
  }

  if (ComplianceTestState.IsRunning == false)
 800b640:	4b9b      	ldr	r3, [pc, #620]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b642:	785b      	ldrb	r3, [r3, #1]
 800b644:	f083 0301 	eor.w	r3, r3, #1
 800b648:	b2db      	uxtb	r3, r3
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d060      	beq.n	800b710 <LmhpComplianceOnMcpsIndication+0x124>
  {
    /* Check compliance test enable command (i) */
    if ((mcpsIndication->BufferSize == 4) &&
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	7b1b      	ldrb	r3, [r3, #12]
 800b652:	2b04      	cmp	r3, #4
 800b654:	f040 819d 	bne.w	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[0] == 0x01) &&
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	689b      	ldr	r3, [r3, #8]
 800b65c:	781b      	ldrb	r3, [r3, #0]
    if ((mcpsIndication->BufferSize == 4) &&
 800b65e:	2b01      	cmp	r3, #1
 800b660:	f040 8197 	bne.w	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[1] == 0x01) &&
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	689b      	ldr	r3, [r3, #8]
 800b668:	3301      	adds	r3, #1
 800b66a:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[0] == 0x01) &&
 800b66c:	2b01      	cmp	r3, #1
 800b66e:	f040 8190 	bne.w	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[2] == 0x01) &&
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	689b      	ldr	r3, [r3, #8]
 800b676:	3302      	adds	r3, #2
 800b678:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[1] == 0x01) &&
 800b67a:	2b01      	cmp	r3, #1
 800b67c:	f040 8189 	bne.w	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[3] == 0x01))
 800b680:	687b      	ldr	r3, [r7, #4]
 800b682:	689b      	ldr	r3, [r3, #8]
 800b684:	3303      	adds	r3, #3
 800b686:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[2] == 0x01) &&
 800b688:	2b01      	cmp	r3, #1
 800b68a:	f040 8182 	bne.w	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
    {
      MibRequestConfirm_t mibReq;

      /* Initialize compliance test mode context */
      ComplianceTestState.IsTxConfirmed = false;
 800b68e:	4b88      	ldr	r3, [pc, #544]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b690:	2200      	movs	r2, #0
 800b692:	711a      	strb	r2, [r3, #4]
      ComplianceTestState.Port = 224;
 800b694:	4b86      	ldr	r3, [pc, #536]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b696:	22e0      	movs	r2, #224	; 0xe0
 800b698:	715a      	strb	r2, [r3, #5]
      ComplianceTestState.DataBufferSize = 2;
 800b69a:	4b85      	ldr	r3, [pc, #532]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b69c:	2202      	movs	r2, #2
 800b69e:	71da      	strb	r2, [r3, #7]
      ComplianceTestState.DownLinkCounter = 0;
 800b6a0:	4b83      	ldr	r3, [pc, #524]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b6a2:	2200      	movs	r2, #0
 800b6a4:	819a      	strh	r2, [r3, #12]
      ComplianceTestState.LinkCheck = false;
 800b6a6:	4b82      	ldr	r3, [pc, #520]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	739a      	strb	r2, [r3, #14]
      ComplianceTestState.DemodMargin = 0;
 800b6ac:	4b80      	ldr	r3, [pc, #512]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b6ae:	2200      	movs	r2, #0
 800b6b0:	73da      	strb	r2, [r3, #15]
      ComplianceTestState.NbGateways = 0;
 800b6b2:	4b7f      	ldr	r3, [pc, #508]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	741a      	strb	r2, [r3, #16]
      ComplianceTestState.IsRunning = true;
 800b6b8:	4b7d      	ldr	r3, [pc, #500]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b6ba:	2201      	movs	r2, #1
 800b6bc:	705a      	strb	r2, [r3, #1]
      ComplianceTestState.State = 1;
 800b6be:	4b7c      	ldr	r3, [pc, #496]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b6c0:	2201      	movs	r2, #1
 800b6c2:	709a      	strb	r2, [r3, #2]

      /* Enable ADR while in compliance test mode */
      mibReq.Type = MIB_ADR;
 800b6c4:	2304      	movs	r3, #4
 800b6c6:	723b      	strb	r3, [r7, #8]
      mibReq.Param.AdrEnable = true;
 800b6c8:	2301      	movs	r3, #1
 800b6ca:	733b      	strb	r3, [r7, #12]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800b6cc:	f107 0308 	add.w	r3, r7, #8
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	f004 fa05 	bl	800fae0 <LoRaMacMibSetRequestConfirm>

      /* Disable duty cycle enforcement while in compliance test mode */
      LoRaMacTestSetDutyCycleOn(false);
 800b6d6:	2000      	movs	r0, #0
 800b6d8:	f004 ffd0 	bl	801067c <LoRaMacTestSetDutyCycleOn>

      /* Stop peripherals */
      if (LmhpComplianceParams->StopPeripherals != NULL)
 800b6dc:	4b75      	ldr	r3, [pc, #468]	; (800b8b4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	685b      	ldr	r3, [r3, #4]
 800b6e2:	2b00      	cmp	r3, #0
 800b6e4:	d003      	beq.n	800b6ee <LmhpComplianceOnMcpsIndication+0x102>
      {
        LmhpComplianceParams->StopPeripherals();
 800b6e6:	4b73      	ldr	r3, [pc, #460]	; (800b8b4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b6e8:	681b      	ldr	r3, [r3, #0]
 800b6ea:	685b      	ldr	r3, [r3, #4]
 800b6ec:	4798      	blx	r3
      }
      /* Initialize compliance protocol transmission timer */
      TimerInit(&ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent);
 800b6ee:	2300      	movs	r3, #0
 800b6f0:	9300      	str	r3, [sp, #0]
 800b6f2:	4b71      	ldr	r3, [pc, #452]	; (800b8b8 <LmhpComplianceOnMcpsIndication+0x2cc>)
 800b6f4:	2200      	movs	r2, #0
 800b6f6:	f04f 31ff 	mov.w	r1, #4294967295
 800b6fa:	4870      	ldr	r0, [pc, #448]	; (800b8bc <LmhpComplianceOnMcpsIndication+0x2d0>)
 800b6fc:	f00e fa80 	bl	8019c00 <UTIL_TIMER_Create>
      TimerSetValue(&ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE);
 800b700:	f241 3188 	movw	r1, #5000	; 0x1388
 800b704:	486d      	ldr	r0, [pc, #436]	; (800b8bc <LmhpComplianceOnMcpsIndication+0x2d0>)
 800b706:	f00e fb8f 	bl	8019e28 <UTIL_TIMER_SetPeriod>

      /* Confirm compliance test protocol activation */
      LmhpComplianceTxProcess();
 800b70a:	f7ff ff05 	bl	800b518 <LmhpComplianceTxProcess>
 800b70e:	e140      	b.n	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
    }
  }
  else
  {
    /* Parse compliance test protocol */
    ComplianceTestState.State = mcpsIndication->Buffer[0];
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	689b      	ldr	r3, [r3, #8]
 800b714:	781a      	ldrb	r2, [r3, #0]
 800b716:	4b66      	ldr	r3, [pc, #408]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b718:	709a      	strb	r2, [r3, #2]
    switch (ComplianceTestState.State)
 800b71a:	4b65      	ldr	r3, [pc, #404]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b71c:	789b      	ldrb	r3, [r3, #2]
 800b71e:	2b0a      	cmp	r3, #10
 800b720:	f200 8134 	bhi.w	800b98c <LmhpComplianceOnMcpsIndication+0x3a0>
 800b724:	a201      	add	r2, pc, #4	; (adr r2, 800b72c <LmhpComplianceOnMcpsIndication+0x140>)
 800b726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b72a:	bf00      	nop
 800b72c:	0800b759 	.word	0x0800b759
 800b730:	0800b7a3 	.word	0x0800b7a3
 800b734:	0800b7ab 	.word	0x0800b7ab
 800b738:	0800b7b9 	.word	0x0800b7b9
 800b73c:	0800b7c7 	.word	0x0800b7c7
 800b740:	0800b81f 	.word	0x0800b81f
 800b744:	0800b831 	.word	0x0800b831
 800b748:	0800b881 	.word	0x0800b881
 800b74c:	0800b939 	.word	0x0800b939
 800b750:	0800b94b 	.word	0x0800b94b
 800b754:	0800b965 	.word	0x0800b965
    {
      case 0: /* Check compliance test disable command (ii) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 800b758:	4858      	ldr	r0, [pc, #352]	; (800b8bc <LmhpComplianceOnMcpsIndication+0x2d0>)
 800b75a:	f00e faf5 	bl	8019d48 <UTIL_TIMER_Stop>

        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 800b75e:	4b54      	ldr	r3, [pc, #336]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b760:	2200      	movs	r2, #0
 800b762:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 800b764:	4b52      	ldr	r3, [pc, #328]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b766:	2200      	movs	r2, #0
 800b768:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 800b76a:	2304      	movs	r3, #4
 800b76c:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800b76e:	4b51      	ldr	r3, [pc, #324]	; (800b8b4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	781b      	ldrb	r3, [r3, #0]
 800b774:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800b776:	f107 0308 	add.w	r3, r7, #8
 800b77a:	4618      	mov	r0, r3
 800b77c:	f004 f9b0 	bl	800fae0 <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 800b780:	4b4c      	ldr	r3, [pc, #304]	; (800b8b4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	785b      	ldrb	r3, [r3, #1]
 800b786:	4618      	mov	r0, r3
 800b788:	f004 ff78 	bl	801067c <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 800b78c:	4b49      	ldr	r3, [pc, #292]	; (800b8b4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	689b      	ldr	r3, [r3, #8]
 800b792:	2b00      	cmp	r3, #0
 800b794:	f000 80fc 	beq.w	800b990 <LmhpComplianceOnMcpsIndication+0x3a4>
        {
          LmhpComplianceParams->StartPeripherals();
 800b798:	4b46      	ldr	r3, [pc, #280]	; (800b8b4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	689b      	ldr	r3, [r3, #8]
 800b79e:	4798      	blx	r3
        }
      }
      break;
 800b7a0:	e0f6      	b.n	800b990 <LmhpComplianceOnMcpsIndication+0x3a4>
      case 1: /* (iii, iv) */
        ComplianceTestState.DataBufferSize = 2;
 800b7a2:	4b43      	ldr	r3, [pc, #268]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b7a4:	2202      	movs	r2, #2
 800b7a6:	71da      	strb	r2, [r3, #7]
        break;
 800b7a8:	e0f3      	b.n	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 2: /* Enable confirmed messages (v) */
        ComplianceTestState.IsTxConfirmed = true;
 800b7aa:	4b41      	ldr	r3, [pc, #260]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b7ac:	2201      	movs	r2, #1
 800b7ae:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 800b7b0:	4b3f      	ldr	r3, [pc, #252]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b7b2:	2201      	movs	r2, #1
 800b7b4:	709a      	strb	r2, [r3, #2]
        break;
 800b7b6:	e0ec      	b.n	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 3:  /* Disable confirmed messages (vi) */
        ComplianceTestState.IsTxConfirmed = false;
 800b7b8:	4b3d      	ldr	r3, [pc, #244]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 800b7be:	4b3c      	ldr	r3, [pc, #240]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b7c0:	2201      	movs	r2, #1
 800b7c2:	709a      	strb	r2, [r3, #2]
        break;
 800b7c4:	e0e5      	b.n	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 4: /* (vii) */
        ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	7b1a      	ldrb	r2, [r3, #12]
 800b7ca:	4b39      	ldr	r3, [pc, #228]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b7cc:	71da      	strb	r2, [r3, #7]

        ComplianceTestState.DataBuffer[0] = 4;
 800b7ce:	4b38      	ldr	r3, [pc, #224]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b7d0:	689b      	ldr	r3, [r3, #8]
 800b7d2:	2204      	movs	r2, #4
 800b7d4:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 800b7d6:	2301      	movs	r3, #1
 800b7d8:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800b7dc:	e012      	b.n	800b804 <LmhpComplianceOnMcpsIndication+0x218>
        {
          ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	689a      	ldr	r2, [r3, #8]
 800b7e2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800b7e6:	4413      	add	r3, r2
 800b7e8:	781a      	ldrb	r2, [r3, #0]
 800b7ea:	4b31      	ldr	r3, [pc, #196]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b7ec:	6899      	ldr	r1, [r3, #8]
 800b7ee:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800b7f2:	440b      	add	r3, r1
 800b7f4:	3201      	adds	r2, #1
 800b7f6:	b2d2      	uxtb	r2, r2
 800b7f8:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 800b7fa:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800b7fe:	3301      	adds	r3, #1
 800b800:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800b804:	4b2a      	ldr	r3, [pc, #168]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b806:	799a      	ldrb	r2, [r3, #6]
 800b808:	4b29      	ldr	r3, [pc, #164]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b80a:	79db      	ldrb	r3, [r3, #7]
 800b80c:	4293      	cmp	r3, r2
 800b80e:	bf28      	it	cs
 800b810:	4613      	movcs	r3, r2
 800b812:	b2db      	uxtb	r3, r3
 800b814:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800b818:	429a      	cmp	r2, r3
 800b81a:	d3e0      	bcc.n	800b7de <LmhpComplianceOnMcpsIndication+0x1f2>
        }
        break;
 800b81c:	e0b9      	b.n	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 5: /* (viii) */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_LINK_CHECK;
 800b81e:	2304      	movs	r3, #4
 800b820:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

        LoRaMacMlmeRequest(&mlmeReq);
 800b824:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800b828:	4618      	mov	r0, r3
 800b82a:	f004 fce5 	bl	80101f8 <LoRaMacMlmeRequest>
      }
      break;
 800b82e:	e0b0      	b.n	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 6: /* (ix) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 800b830:	4822      	ldr	r0, [pc, #136]	; (800b8bc <LmhpComplianceOnMcpsIndication+0x2d0>)
 800b832:	f00e fa89 	bl	8019d48 <UTIL_TIMER_Stop>

        /* Disable TestMode and revert back to normal operation */
        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 800b836:	4b1e      	ldr	r3, [pc, #120]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b838:	2200      	movs	r2, #0
 800b83a:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 800b83c:	4b1c      	ldr	r3, [pc, #112]	; (800b8b0 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800b83e:	2200      	movs	r2, #0
 800b840:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 800b842:	2304      	movs	r3, #4
 800b844:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800b846:	4b1b      	ldr	r3, [pc, #108]	; (800b8b4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b848:	681b      	ldr	r3, [r3, #0]
 800b84a:	781b      	ldrb	r3, [r3, #0]
 800b84c:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800b84e:	f107 0308 	add.w	r3, r7, #8
 800b852:	4618      	mov	r0, r3
 800b854:	f004 f944 	bl	800fae0 <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 800b858:	4b16      	ldr	r3, [pc, #88]	; (800b8b4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	785b      	ldrb	r3, [r3, #1]
 800b85e:	4618      	mov	r0, r3
 800b860:	f004 ff0c 	bl	801067c <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 800b864:	4b13      	ldr	r3, [pc, #76]	; (800b8b4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	689b      	ldr	r3, [r3, #8]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d003      	beq.n	800b876 <LmhpComplianceOnMcpsIndication+0x28a>
        {
          LmhpComplianceParams->StartPeripherals();
 800b86e:	4b11      	ldr	r3, [pc, #68]	; (800b8b4 <LmhpComplianceOnMcpsIndication+0x2c8>)
 800b870:	681b      	ldr	r3, [r3, #0]
 800b872:	689b      	ldr	r3, [r3, #8]
 800b874:	4798      	blx	r3
        }

        LmhpCompliancePackage.OnJoinRequest(ACTIVATION_TYPE_OTAA);
 800b876:	4b12      	ldr	r3, [pc, #72]	; (800b8c0 <LmhpComplianceOnMcpsIndication+0x2d4>)
 800b878:	6a1b      	ldr	r3, [r3, #32]
 800b87a:	2002      	movs	r0, #2
 800b87c:	4798      	blx	r3
      }
      break;
 800b87e:	e088      	b.n	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 7: /* (x) */
      {
        MlmeReq_t mlmeReq;
        if (mcpsIndication->BufferSize == 3)
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	7b1b      	ldrb	r3, [r3, #12]
 800b884:	2b03      	cmp	r3, #3
 800b886:	d11d      	bne.n	800b8c4 <LmhpComplianceOnMcpsIndication+0x2d8>
        {
          mlmeReq.Type = MLME_TXCW;
 800b888:	2305      	movs	r3, #5
 800b88a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	689b      	ldr	r3, [r3, #8]
 800b892:	3301      	adds	r3, #1
 800b894:	781b      	ldrb	r3, [r3, #0]
 800b896:	021b      	lsls	r3, r3, #8
 800b898:	b21a      	sxth	r2, r3
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	689b      	ldr	r3, [r3, #8]
 800b89e:	3302      	adds	r3, #2
 800b8a0:	781b      	ldrb	r3, [r3, #0]
 800b8a2:	b21b      	sxth	r3, r3
 800b8a4:	4313      	orrs	r3, r2
 800b8a6:	b21b      	sxth	r3, r3
 800b8a8:	b29b      	uxth	r3, r3
 800b8aa:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 800b8ae:	e03a      	b.n	800b926 <LmhpComplianceOnMcpsIndication+0x33a>
 800b8b0:	200004b4 	.word	0x200004b4
 800b8b4:	200004c8 	.word	0x200004c8
 800b8b8:	0800b9a9 	.word	0x0800b9a9
 800b8bc:	2000049c 	.word	0x2000049c
 800b8c0:	2000015c 	.word	0x2000015c
        }
        else if (mcpsIndication->BufferSize == 7)
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	7b1b      	ldrb	r3, [r3, #12]
 800b8c8:	2b07      	cmp	r3, #7
 800b8ca:	d12c      	bne.n	800b926 <LmhpComplianceOnMcpsIndication+0x33a>
        {
          mlmeReq.Type = MLME_TXCW_1;
 800b8cc:	2306      	movs	r3, #6
 800b8ce:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	689b      	ldr	r3, [r3, #8]
 800b8d6:	3301      	adds	r3, #1
 800b8d8:	781b      	ldrb	r3, [r3, #0]
 800b8da:	021b      	lsls	r3, r3, #8
 800b8dc:	b21a      	sxth	r2, r3
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	689b      	ldr	r3, [r3, #8]
 800b8e2:	3302      	adds	r3, #2
 800b8e4:	781b      	ldrb	r3, [r3, #0]
 800b8e6:	b21b      	sxth	r3, r3
 800b8e8:	4313      	orrs	r3, r2
 800b8ea:	b21b      	sxth	r3, r3
 800b8ec:	b29b      	uxth	r3, r3
 800b8ee:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
          mlmeReq.Req.TxCw.Frequency = (uint32_t)((mcpsIndication->Buffer[3] << 16) | (mcpsIndication->Buffer[4] << 8) | mcpsIndication->Buffer[5]) * 100;
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	689b      	ldr	r3, [r3, #8]
 800b8f6:	3303      	adds	r3, #3
 800b8f8:	781b      	ldrb	r3, [r3, #0]
 800b8fa:	041a      	lsls	r2, r3, #16
 800b8fc:	687b      	ldr	r3, [r7, #4]
 800b8fe:	689b      	ldr	r3, [r3, #8]
 800b900:	3304      	adds	r3, #4
 800b902:	781b      	ldrb	r3, [r3, #0]
 800b904:	021b      	lsls	r3, r3, #8
 800b906:	4313      	orrs	r3, r2
 800b908:	687a      	ldr	r2, [r7, #4]
 800b90a:	6892      	ldr	r2, [r2, #8]
 800b90c:	3205      	adds	r2, #5
 800b90e:	7812      	ldrb	r2, [r2, #0]
 800b910:	4313      	orrs	r3, r2
 800b912:	461a      	mov	r2, r3
 800b914:	2364      	movs	r3, #100	; 0x64
 800b916:	fb03 f302 	mul.w	r3, r3, r2
 800b91a:	65fb      	str	r3, [r7, #92]	; 0x5c
          mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	689b      	ldr	r3, [r3, #8]
 800b920:	799b      	ldrb	r3, [r3, #6]
 800b922:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
        }
        LoRaMacMlmeRequest(&mlmeReq);
 800b926:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800b92a:	4618      	mov	r0, r3
 800b92c:	f004 fc64 	bl	80101f8 <LoRaMacMlmeRequest>
        ComplianceTestState.State = 1;
 800b930:	4b19      	ldr	r3, [pc, #100]	; (800b998 <LmhpComplianceOnMcpsIndication+0x3ac>)
 800b932:	2201      	movs	r2, #1
 800b934:	709a      	strb	r2, [r3, #2]
      }
      break;
 800b936:	e02c      	b.n	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 8: /* Send DeviceTimeReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_DEVICE_TIME;
 800b938:	230a      	movs	r3, #10
 800b93a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

        LoRaMacMlmeRequest(&mlmeReq);
 800b93e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800b942:	4618      	mov	r0, r3
 800b944:	f004 fc58 	bl	80101f8 <LoRaMacMlmeRequest>
      }
      break;
 800b948:	e023      	b.n	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 9: /* Switch end device Class */
      {
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_DEVICE_CLASS;
 800b94a:	2300      	movs	r3, #0
 800b94c:	723b      	strb	r3, [r7, #8]
        /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
        mibReq.Param.Class = (DeviceClass_t)mcpsIndication->Buffer[1];;
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	689b      	ldr	r3, [r3, #8]
 800b952:	3301      	adds	r3, #1
 800b954:	781b      	ldrb	r3, [r3, #0]
 800b956:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800b958:	f107 0308 	add.w	r3, r7, #8
 800b95c:	4618      	mov	r0, r3
 800b95e:	f004 f8bf 	bl	800fae0 <LoRaMacMibSetRequestConfirm>
      }
      break;
 800b962:	e016      	b.n	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
      case 10: /* Send PingSlotInfoReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_PING_SLOT_INFO;
 800b964:	230d      	movs	r3, #13
 800b966:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	689b      	ldr	r3, [r3, #8]
 800b96e:	785b      	ldrb	r3, [r3, #1]
 800b970:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

        LoRaMacMlmeRequest(&mlmeReq);
 800b974:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800b978:	4618      	mov	r0, r3
 800b97a:	f004 fc3d 	bl	80101f8 <LoRaMacMlmeRequest>
      }
      break;
 800b97e:	e008      	b.n	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800b980:	bf00      	nop
 800b982:	e006      	b.n	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800b984:	bf00      	nop
 800b986:	e004      	b.n	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800b988:	bf00      	nop
 800b98a:	e002      	b.n	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
      default:
        break;
 800b98c:	bf00      	nop
 800b98e:	e000      	b.n	800b992 <LmhpComplianceOnMcpsIndication+0x3a6>
      break;
 800b990:	bf00      	nop
    }
  }
}
 800b992:	3780      	adds	r7, #128	; 0x80
 800b994:	46bd      	mov	sp, r7
 800b996:	bd80      	pop	{r7, pc}
 800b998:	200004b4 	.word	0x200004b4

0800b99c <LmhpComplianceProcess>:

static void LmhpComplianceProcess(void)
{
 800b99c:	b480      	push	{r7}
 800b99e:	af00      	add	r7, sp, #0
  /* Nothing to process */
}
 800b9a0:	bf00      	nop
 800b9a2:	46bd      	mov	sp, r7
 800b9a4:	bc80      	pop	{r7}
 800b9a6:	4770      	bx	lr

0800b9a8 <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent(void *context)
{
 800b9a8:	b580      	push	{r7, lr}
 800b9aa:	b082      	sub	sp, #8
 800b9ac:	af00      	add	r7, sp, #0
 800b9ae:	6078      	str	r0, [r7, #4]
  LmhpComplianceTxProcess();
 800b9b0:	f7ff fdb2 	bl	800b518 <LmhpComplianceTxProcess>
}
 800b9b4:	bf00      	nop
 800b9b6:	3708      	adds	r7, #8
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	bd80      	pop	{r7, pc}

0800b9bc <NvmCtxMgmtEvent>:
#endif /* MAX_PERSISTENT_CTX_MGMT_ENABLED == 1 */
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

/* Exported functions ---------------------------------------------------------*/
void NvmCtxMgmtEvent(LoRaMacNvmCtxModule_t module)
{
 800b9bc:	b480      	push	{r7}
 800b9be:	b083      	sub	sp, #12
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	4603      	mov	r3, r0
 800b9c4:	71fb      	strb	r3, [r7, #7]
    {
      break;
    }
  }
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800b9c6:	bf00      	nop
 800b9c8:	370c      	adds	r7, #12
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	bc80      	pop	{r7}
 800b9ce:	4770      	bx	lr

0800b9d0 <NvmCtxMgmtStore>:

NvmCtxMgmtStatus_t NvmCtxMgmtStore(void)
{
 800b9d0:	b480      	push	{r7}
 800b9d2:	af00      	add	r7, sp, #0
  /* Resume LoRaMac */
  LoRaMacStart();

  return NVMCTXMGMT_STATUS_SUCCESS;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 800b9d4:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800b9d6:	4618      	mov	r0, r3
 800b9d8:	46bd      	mov	sp, r7
 800b9da:	bc80      	pop	{r7}
 800b9dc:	4770      	bx	lr

0800b9de <NvmCtxMgmtRestore>:

NvmCtxMgmtStatus_t NvmCtxMgmtRestore(void)
{
 800b9de:	b480      	push	{r7}
 800b9e0:	af00      	add	r7, sp, #0
    LoRaMacMibSetRequestConfirm(&mibReq);
  }

  return status;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 800b9e2:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800b9e4:	4618      	mov	r0, r3
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	bc80      	pop	{r7}
 800b9ea:	4770      	bx	lr

0800b9ec <OnRadioTxDone>:
 */
static void LoRaMacHandleIndicationEvents( void );

/* Private  functions ---------------------------------------------------------*/
static void OnRadioTxDone( void )
{
 800b9ec:	b590      	push	{r4, r7, lr}
 800b9ee:	b083      	sub	sp, #12
 800b9f0:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800b9f2:	f00e fac3 	bl	8019f7c <UTIL_TIMER_GetCurrentTime>
 800b9f6:	4603      	mov	r3, r0
 800b9f8:	4a16      	ldr	r2, [pc, #88]	; (800ba54 <OnRadioTxDone+0x68>)
 800b9fa:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800b9fc:	4c16      	ldr	r4, [pc, #88]	; (800ba58 <OnRadioTxDone+0x6c>)
 800b9fe:	463b      	mov	r3, r7
 800ba00:	4618      	mov	r0, r3
 800ba02:	f00e f895 	bl	8019b30 <SysTimeGet>
 800ba06:	f504 734e 	add.w	r3, r4, #824	; 0x338
 800ba0a:	463a      	mov	r2, r7
 800ba0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ba10:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800ba14:	4a11      	ldr	r2, [pc, #68]	; (800ba5c <OnRadioTxDone+0x70>)
 800ba16:	7813      	ldrb	r3, [r2, #0]
 800ba18:	f043 0310 	orr.w	r3, r3, #16
 800ba1c:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800ba1e:	4b0e      	ldr	r3, [pc, #56]	; (800ba58 <OnRadioTxDone+0x6c>)
 800ba20:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba24:	2b00      	cmp	r3, #0
 800ba26:	d00a      	beq.n	800ba3e <OnRadioTxDone+0x52>
 800ba28:	4b0b      	ldr	r3, [pc, #44]	; (800ba58 <OnRadioTxDone+0x6c>)
 800ba2a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba2e:	68db      	ldr	r3, [r3, #12]
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d004      	beq.n	800ba3e <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800ba34:	4b08      	ldr	r3, [pc, #32]	; (800ba58 <OnRadioTxDone+0x6c>)
 800ba36:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ba3a:	68db      	ldr	r3, [r3, #12]
 800ba3c:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800ba3e:	4b08      	ldr	r3, [pc, #32]	; (800ba60 <OnRadioTxDone+0x74>)
 800ba40:	2201      	movs	r2, #1
 800ba42:	2100      	movs	r1, #0
 800ba44:	2002      	movs	r0, #2
 800ba46:	f00d fb07 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
}
 800ba4a:	bf00      	nop
 800ba4c:	370c      	adds	r7, #12
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	bd90      	pop	{r4, r7, pc}
 800ba52:	bf00      	nop
 800ba54:	200017b0 	.word	0x200017b0
 800ba58:	200004cc 	.word	0x200004cc
 800ba5c:	20000afc 	.word	0x20000afc
 800ba60:	0801ad24 	.word	0x0801ad24

0800ba64 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800ba64:	b580      	push	{r7, lr}
 800ba66:	b084      	sub	sp, #16
 800ba68:	af00      	add	r7, sp, #0
 800ba6a:	60f8      	str	r0, [r7, #12]
 800ba6c:	4608      	mov	r0, r1
 800ba6e:	4611      	mov	r1, r2
 800ba70:	461a      	mov	r2, r3
 800ba72:	4603      	mov	r3, r0
 800ba74:	817b      	strh	r3, [r7, #10]
 800ba76:	460b      	mov	r3, r1
 800ba78:	813b      	strh	r3, [r7, #8]
 800ba7a:	4613      	mov	r3, r2
 800ba7c:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800ba7e:	f00e fa7d 	bl	8019f7c <UTIL_TIMER_GetCurrentTime>
 800ba82:	4603      	mov	r3, r0
 800ba84:	4a16      	ldr	r2, [pc, #88]	; (800bae0 <OnRadioRxDone+0x7c>)
 800ba86:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800ba88:	4a15      	ldr	r2, [pc, #84]	; (800bae0 <OnRadioRxDone+0x7c>)
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800ba8e:	4a14      	ldr	r2, [pc, #80]	; (800bae0 <OnRadioRxDone+0x7c>)
 800ba90:	897b      	ldrh	r3, [r7, #10]
 800ba92:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800ba94:	4a12      	ldr	r2, [pc, #72]	; (800bae0 <OnRadioRxDone+0x7c>)
 800ba96:	893b      	ldrh	r3, [r7, #8]
 800ba98:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800ba9a:	4a11      	ldr	r2, [pc, #68]	; (800bae0 <OnRadioRxDone+0x7c>)
 800ba9c:	79fb      	ldrb	r3, [r7, #7]
 800ba9e:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800baa0:	4a10      	ldr	r2, [pc, #64]	; (800bae4 <OnRadioRxDone+0x80>)
 800baa2:	7813      	ldrb	r3, [r2, #0]
 800baa4:	f043 0308 	orr.w	r3, r3, #8
 800baa8:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800baaa:	4b0f      	ldr	r3, [pc, #60]	; (800bae8 <OnRadioRxDone+0x84>)
 800baac:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d00a      	beq.n	800baca <OnRadioRxDone+0x66>
 800bab4:	4b0c      	ldr	r3, [pc, #48]	; (800bae8 <OnRadioRxDone+0x84>)
 800bab6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800baba:	68db      	ldr	r3, [r3, #12]
 800babc:	2b00      	cmp	r3, #0
 800babe:	d004      	beq.n	800baca <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bac0:	4b09      	ldr	r3, [pc, #36]	; (800bae8 <OnRadioRxDone+0x84>)
 800bac2:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bac6:	68db      	ldr	r3, [r3, #12]
 800bac8:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800baca:	4b08      	ldr	r3, [pc, #32]	; (800baec <OnRadioRxDone+0x88>)
 800bacc:	2201      	movs	r2, #1
 800bace:	2100      	movs	r1, #0
 800bad0:	2002      	movs	r0, #2
 800bad2:	f00d fac1 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
}
 800bad6:	bf00      	nop
 800bad8:	3710      	adds	r7, #16
 800bada:	46bd      	mov	sp, r7
 800badc:	bd80      	pop	{r7, pc}
 800bade:	bf00      	nop
 800bae0:	200017b4 	.word	0x200017b4
 800bae4:	20000afc 	.word	0x20000afc
 800bae8:	200004cc 	.word	0x200004cc
 800baec:	0801ad34 	.word	0x0801ad34

0800baf0 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800baf0:	b580      	push	{r7, lr}
 800baf2:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800baf4:	4a0e      	ldr	r2, [pc, #56]	; (800bb30 <OnRadioTxTimeout+0x40>)
 800baf6:	7813      	ldrb	r3, [r2, #0]
 800baf8:	f043 0304 	orr.w	r3, r3, #4
 800bafc:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800bafe:	4b0d      	ldr	r3, [pc, #52]	; (800bb34 <OnRadioTxTimeout+0x44>)
 800bb00:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bb04:	2b00      	cmp	r3, #0
 800bb06:	d00a      	beq.n	800bb1e <OnRadioTxTimeout+0x2e>
 800bb08:	4b0a      	ldr	r3, [pc, #40]	; (800bb34 <OnRadioTxTimeout+0x44>)
 800bb0a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bb0e:	68db      	ldr	r3, [r3, #12]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d004      	beq.n	800bb1e <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bb14:	4b07      	ldr	r3, [pc, #28]	; (800bb34 <OnRadioTxTimeout+0x44>)
 800bb16:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bb1a:	68db      	ldr	r3, [r3, #12]
 800bb1c:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800bb1e:	4b06      	ldr	r3, [pc, #24]	; (800bb38 <OnRadioTxTimeout+0x48>)
 800bb20:	2201      	movs	r2, #1
 800bb22:	2100      	movs	r1, #0
 800bb24:	2002      	movs	r0, #2
 800bb26:	f00d fa97 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
}
 800bb2a:	bf00      	nop
 800bb2c:	bd80      	pop	{r7, pc}
 800bb2e:	bf00      	nop
 800bb30:	20000afc 	.word	0x20000afc
 800bb34:	200004cc 	.word	0x200004cc
 800bb38:	0801ad44 	.word	0x0801ad44

0800bb3c <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800bb3c:	b580      	push	{r7, lr}
 800bb3e:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800bb40:	4a0b      	ldr	r2, [pc, #44]	; (800bb70 <OnRadioRxError+0x34>)
 800bb42:	7813      	ldrb	r3, [r2, #0]
 800bb44:	f043 0302 	orr.w	r3, r3, #2
 800bb48:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800bb4a:	4b0a      	ldr	r3, [pc, #40]	; (800bb74 <OnRadioRxError+0x38>)
 800bb4c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d00a      	beq.n	800bb6a <OnRadioRxError+0x2e>
 800bb54:	4b07      	ldr	r3, [pc, #28]	; (800bb74 <OnRadioRxError+0x38>)
 800bb56:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bb5a:	68db      	ldr	r3, [r3, #12]
 800bb5c:	2b00      	cmp	r3, #0
 800bb5e:	d004      	beq.n	800bb6a <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bb60:	4b04      	ldr	r3, [pc, #16]	; (800bb74 <OnRadioRxError+0x38>)
 800bb62:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bb66:	68db      	ldr	r3, [r3, #12]
 800bb68:	4798      	blx	r3
    }
}
 800bb6a:	bf00      	nop
 800bb6c:	bd80      	pop	{r7, pc}
 800bb6e:	bf00      	nop
 800bb70:	20000afc 	.word	0x20000afc
 800bb74:	200004cc 	.word	0x200004cc

0800bb78 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800bb78:	b580      	push	{r7, lr}
 800bb7a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800bb7c:	4a0e      	ldr	r2, [pc, #56]	; (800bbb8 <OnRadioRxTimeout+0x40>)
 800bb7e:	7813      	ldrb	r3, [r2, #0]
 800bb80:	f043 0301 	orr.w	r3, r3, #1
 800bb84:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800bb86:	4b0d      	ldr	r3, [pc, #52]	; (800bbbc <OnRadioRxTimeout+0x44>)
 800bb88:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d00a      	beq.n	800bba6 <OnRadioRxTimeout+0x2e>
 800bb90:	4b0a      	ldr	r3, [pc, #40]	; (800bbbc <OnRadioRxTimeout+0x44>)
 800bb92:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bb96:	68db      	ldr	r3, [r3, #12]
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d004      	beq.n	800bba6 <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800bb9c:	4b07      	ldr	r3, [pc, #28]	; (800bbbc <OnRadioRxTimeout+0x44>)
 800bb9e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800bba2:	68db      	ldr	r3, [r3, #12]
 800bba4:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800bba6:	4b06      	ldr	r3, [pc, #24]	; (800bbc0 <OnRadioRxTimeout+0x48>)
 800bba8:	2201      	movs	r2, #1
 800bbaa:	2100      	movs	r1, #0
 800bbac:	2002      	movs	r0, #2
 800bbae:	f00d fa53 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
}
 800bbb2:	bf00      	nop
 800bbb4:	bd80      	pop	{r7, pc}
 800bbb6:	bf00      	nop
 800bbb8:	20000afc 	.word	0x20000afc
 800bbbc:	200004cc 	.word	0x200004cc
 800bbc0:	0801ad54 	.word	0x0801ad54

0800bbc4 <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800bbc4:	b480      	push	{r7}
 800bbc6:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800bbc8:	4b09      	ldr	r3, [pc, #36]	; (800bbf0 <UpdateRxSlotIdleState+0x2c>)
 800bbca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bbce:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800bbd2:	2b02      	cmp	r3, #2
 800bbd4:	d004      	beq.n	800bbe0 <UpdateRxSlotIdleState+0x1c>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800bbd6:	4b06      	ldr	r3, [pc, #24]	; (800bbf0 <UpdateRxSlotIdleState+0x2c>)
 800bbd8:	2206      	movs	r2, #6
 800bbda:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800bbde:	e003      	b.n	800bbe8 <UpdateRxSlotIdleState+0x24>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800bbe0:	4b03      	ldr	r3, [pc, #12]	; (800bbf0 <UpdateRxSlotIdleState+0x2c>)
 800bbe2:	2202      	movs	r2, #2
 800bbe4:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
}
 800bbe8:	bf00      	nop
 800bbea:	46bd      	mov	sp, r7
 800bbec:	bc80      	pop	{r7}
 800bbee:	4770      	bx	lr
 800bbf0:	200004cc 	.word	0x200004cc

0800bbf4 <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800bbf4:	b580      	push	{r7, lr}
 800bbf6:	b08e      	sub	sp, #56	; 0x38
 800bbf8:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800bbfa:	4b4b      	ldr	r3, [pc, #300]	; (800bd28 <ProcessRadioTxDone+0x134>)
 800bbfc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bc00:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800bc04:	2b02      	cmp	r3, #2
 800bc06:	d002      	beq.n	800bc0e <ProcessRadioTxDone+0x1a>
    {
        Radio.Sleep( );
 800bc08:	4b48      	ldr	r3, [pc, #288]	; (800bd2c <ProcessRadioTxDone+0x138>)
 800bc0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bc0c:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 800bc0e:	4b46      	ldr	r3, [pc, #280]	; (800bd28 <ProcessRadioTxDone+0x134>)
 800bc10:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 800bc14:	4619      	mov	r1, r3
 800bc16:	4846      	ldr	r0, [pc, #280]	; (800bd30 <ProcessRadioTxDone+0x13c>)
 800bc18:	f00e f906 	bl	8019e28 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800bc1c:	4844      	ldr	r0, [pc, #272]	; (800bd30 <ProcessRadioTxDone+0x13c>)
 800bc1e:	f00e f825 	bl	8019c6c <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 800bc22:	4b41      	ldr	r3, [pc, #260]	; (800bd28 <ProcessRadioTxDone+0x134>)
 800bc24:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800bc28:	4619      	mov	r1, r3
 800bc2a:	4842      	ldr	r0, [pc, #264]	; (800bd34 <ProcessRadioTxDone+0x140>)
 800bc2c:	f00e f8fc 	bl	8019e28 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800bc30:	4840      	ldr	r0, [pc, #256]	; (800bd34 <ProcessRadioTxDone+0x140>)
 800bc32:	f00e f81b 	bl	8019c6c <UTIL_TIMER_Start>

    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 800bc36:	4b3c      	ldr	r3, [pc, #240]	; (800bd28 <ProcessRadioTxDone+0x134>)
 800bc38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bc3c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800bc40:	2b02      	cmp	r3, #2
 800bc42:	d004      	beq.n	800bc4e <ProcessRadioTxDone+0x5a>
 800bc44:	4b38      	ldr	r3, [pc, #224]	; (800bd28 <ProcessRadioTxDone+0x134>)
 800bc46:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d01a      	beq.n	800bc84 <ProcessRadioTxDone+0x90>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 800bc4e:	2316      	movs	r3, #22
 800bc50:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800bc54:	4b34      	ldr	r3, [pc, #208]	; (800bd28 <ProcessRadioTxDone+0x134>)
 800bc56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bc5a:	781b      	ldrb	r3, [r3, #0]
 800bc5c:	f107 0220 	add.w	r2, r7, #32
 800bc60:	4611      	mov	r1, r2
 800bc62:	4618      	mov	r0, r3
 800bc64:	f006 fe05 	bl	8012872 <RegionGetPhyParam>
 800bc68:	4603      	mov	r3, r0
 800bc6a:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800bc6c:	4b2e      	ldr	r3, [pc, #184]	; (800bd28 <ProcessRadioTxDone+0x134>)
 800bc6e:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 800bc72:	69fb      	ldr	r3, [r7, #28]
 800bc74:	4413      	add	r3, r2
 800bc76:	4619      	mov	r1, r3
 800bc78:	482f      	ldr	r0, [pc, #188]	; (800bd38 <ProcessRadioTxDone+0x144>)
 800bc7a:	f00e f8d5 	bl	8019e28 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 800bc7e:	482e      	ldr	r0, [pc, #184]	; (800bd38 <ProcessRadioTxDone+0x144>)
 800bc80:	f00d fff4 	bl	8019c6c <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 800bc84:	4b28      	ldr	r3, [pc, #160]	; (800bd28 <ProcessRadioTxDone+0x134>)
 800bc86:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bc8a:	4a2c      	ldr	r2, [pc, #176]	; (800bd3c <ProcessRadioTxDone+0x148>)
 800bc8c:	6812      	ldr	r2, [r2, #0]
 800bc8e:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800bc92:	4b25      	ldr	r3, [pc, #148]	; (800bd28 <ProcessRadioTxDone+0x134>)
 800bc94:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800bc98:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800bc9a:	4b28      	ldr	r3, [pc, #160]	; (800bd3c <ProcessRadioTxDone+0x148>)
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 800bca0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800bca4:	4618      	mov	r0, r3
 800bca6:	f00d ff7b 	bl	8019ba0 <SysTimeGetMcuTime>
 800bcaa:	4b1f      	ldr	r3, [pc, #124]	; (800bd28 <ProcessRadioTxDone+0x134>)
 800bcac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bcb0:	4638      	mov	r0, r7
 800bcb2:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 800bcb6:	9200      	str	r2, [sp, #0]
 800bcb8:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800bcbc:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800bcc0:	ca06      	ldmia	r2, {r1, r2}
 800bcc2:	f00d fece 	bl	8019a62 <SysTimeSub>
 800bcc6:	f107 0314 	add.w	r3, r7, #20
 800bcca:	463a      	mov	r2, r7
 800bccc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800bcd0:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800bcd4:	4b14      	ldr	r3, [pc, #80]	; (800bd28 <ProcessRadioTxDone+0x134>)
 800bcd6:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800bcda:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800bcdc:	2301      	movs	r3, #1
 800bcde:	727b      	strb	r3, [r7, #9]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800bce0:	4b11      	ldr	r3, [pc, #68]	; (800bd28 <ProcessRadioTxDone+0x134>)
 800bce2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bce6:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800bcea:	2b00      	cmp	r3, #0
 800bcec:	d101      	bne.n	800bcf2 <ProcessRadioTxDone+0xfe>
    {
        txDone.Joined  = false;
 800bcee:	2300      	movs	r3, #0
 800bcf0:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 800bcf2:	4b0d      	ldr	r3, [pc, #52]	; (800bd28 <ProcessRadioTxDone+0x134>)
 800bcf4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bcf8:	781b      	ldrb	r3, [r3, #0]
 800bcfa:	f107 0208 	add.w	r2, r7, #8
 800bcfe:	4611      	mov	r1, r2
 800bd00:	4618      	mov	r0, r3
 800bd02:	f006 fdd8 	bl	80128b6 <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 800bd06:	4b08      	ldr	r3, [pc, #32]	; (800bd28 <ProcessRadioTxDone+0x134>)
 800bd08:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bd0c:	f083 0301 	eor.w	r3, r3, #1
 800bd10:	b2db      	uxtb	r3, r3
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d003      	beq.n	800bd1e <ProcessRadioTxDone+0x12a>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800bd16:	4b04      	ldr	r3, [pc, #16]	; (800bd28 <ProcessRadioTxDone+0x134>)
 800bd18:	2200      	movs	r2, #0
 800bd1a:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    }
}
 800bd1e:	bf00      	nop
 800bd20:	3730      	adds	r7, #48	; 0x30
 800bd22:	46bd      	mov	sp, r7
 800bd24:	bd80      	pop	{r7, pc}
 800bd26:	bf00      	nop
 800bd28:	200004cc 	.word	0x200004cc
 800bd2c:	0801b480 	.word	0x0801b480
 800bd30:	2000084c 	.word	0x2000084c
 800bd34:	20000864 	.word	0x20000864
 800bd38:	200008c4 	.word	0x200008c4
 800bd3c:	200017b0 	.word	0x200017b0

0800bd40 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800bd44:	4b10      	ldr	r3, [pc, #64]	; (800bd88 <PrepareRxDoneAbort+0x48>)
 800bd46:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800bd4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bd4e:	4a0e      	ldr	r2, [pc, #56]	; (800bd88 <PrepareRxDoneAbort+0x48>)
 800bd50:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 800bd54:	4b0c      	ldr	r3, [pc, #48]	; (800bd88 <PrepareRxDoneAbort+0x48>)
 800bd56:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800bd5a:	2b00      	cmp	r3, #0
 800bd5c:	d002      	beq.n	800bd64 <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 800bd5e:	2000      	movs	r0, #0
 800bd60:	f001 f846 	bl	800cdf0 <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800bd64:	4a08      	ldr	r2, [pc, #32]	; (800bd88 <PrepareRxDoneAbort+0x48>)
 800bd66:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800bd6a:	f043 0302 	orr.w	r3, r3, #2
 800bd6e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 800bd72:	4a05      	ldr	r2, [pc, #20]	; (800bd88 <PrepareRxDoneAbort+0x48>)
 800bd74:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800bd78:	f043 0320 	orr.w	r3, r3, #32
 800bd7c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800bd80:	f7ff ff20 	bl	800bbc4 <UpdateRxSlotIdleState>
}
 800bd84:	bf00      	nop
 800bd86:	bd80      	pop	{r7, pc}
 800bd88:	200004cc 	.word	0x200004cc

0800bd8c <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800bd8c:	b5b0      	push	{r4, r5, r7, lr}
 800bd8e:	b0a6      	sub	sp, #152	; 0x98
 800bd90:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800bd92:	2313      	movs	r3, #19
 800bd94:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800bd98:	4bcb      	ldr	r3, [pc, #812]	; (800c0c8 <ProcessRadioRxDone+0x33c>)
 800bd9a:	685b      	ldr	r3, [r3, #4]
 800bd9c:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t size = RxDoneParams.Size;
 800bd9e:	4bca      	ldr	r3, [pc, #808]	; (800c0c8 <ProcessRadioRxDone+0x33c>)
 800bda0:	891b      	ldrh	r3, [r3, #8]
 800bda2:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 800bda6:	4bc8      	ldr	r3, [pc, #800]	; (800c0c8 <ProcessRadioRxDone+0x33c>)
 800bda8:	895b      	ldrh	r3, [r3, #10]
 800bdaa:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
    int8_t snr = RxDoneParams.Snr;
 800bdae:	4bc6      	ldr	r3, [pc, #792]	; (800c0c8 <ProcessRadioRxDone+0x33c>)
 800bdb0:	7b1b      	ldrb	r3, [r3, #12]
 800bdb2:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    uint8_t pktHeaderLen = 0;
 800bdb6:	2300      	movs	r3, #0
 800bdb8:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    uint32_t downLinkCounter = 0;
 800bdbc:	2300      	movs	r3, #0
 800bdbe:	607b      	str	r3, [r7, #4]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 800bdc0:	4bc2      	ldr	r3, [pc, #776]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bdc2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bdc6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800bdc8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t multicast = 0;
 800bdcc:	2300      	movs	r3, #0
 800bdce:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800bdd2:	2301      	movs	r3, #1
 800bdd4:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 800bdd8:	4bbc      	ldr	r3, [pc, #752]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bdda:	2200      	movs	r2, #0
 800bddc:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    MacCtx.McpsIndication.Rssi = rssi;
 800bde0:	4aba      	ldr	r2, [pc, #744]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bde2:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800bde6:	f8a2 342a 	strh.w	r3, [r2, #1066]	; 0x42a
    MacCtx.McpsIndication.Snr = snr;
 800bdea:	4ab8      	ldr	r2, [pc, #736]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bdec:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800bdf0:	f882 342c 	strb.w	r3, [r2, #1068]	; 0x42c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 800bdf4:	4bb5      	ldr	r3, [pc, #724]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bdf6:	f893 2480 	ldrb.w	r2, [r3, #1152]	; 0x480
 800bdfa:	4bb4      	ldr	r3, [pc, #720]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bdfc:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
    MacCtx.McpsIndication.Port = 0;
 800be00:	4bb2      	ldr	r3, [pc, #712]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800be02:	2200      	movs	r2, #0
 800be04:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 800be08:	4bb0      	ldr	r3, [pc, #704]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800be0a:	2200      	movs	r2, #0
 800be0c:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 800be10:	4bae      	ldr	r3, [pc, #696]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800be12:	2200      	movs	r2, #0
 800be14:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 800be18:	4bac      	ldr	r3, [pc, #688]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800be1a:	2200      	movs	r2, #0
 800be1c:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 800be20:	4baa      	ldr	r3, [pc, #680]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800be22:	2200      	movs	r2, #0
 800be24:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.RxData = false;
 800be28:	4ba8      	ldr	r3, [pc, #672]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800be2a:	2200      	movs	r2, #0
 800be2c:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.AckReceived = false;
 800be30:	4ba6      	ldr	r3, [pc, #664]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800be32:	2200      	movs	r2, #0
 800be34:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800be38:	4ba4      	ldr	r3, [pc, #656]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800be3a:	2200      	movs	r2, #0
 800be3c:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800be40:	4ba2      	ldr	r3, [pc, #648]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800be42:	2200      	movs	r2, #0
 800be44:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 800be48:	4ba0      	ldr	r3, [pc, #640]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800be4a:	2200      	movs	r2, #0
 800be4c:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800be50:	4b9e      	ldr	r3, [pc, #632]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800be52:	2200      	movs	r2, #0
 800be54:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438

    Radio.Sleep( );
 800be58:	4b9d      	ldr	r3, [pc, #628]	; (800c0d0 <ProcessRadioRxDone+0x344>)
 800be5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800be5c:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 800be5e:	489d      	ldr	r0, [pc, #628]	; (800c0d4 <ProcessRadioRxDone+0x348>)
 800be60:	f00d ff72 	bl	8019d48 <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800be64:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800be68:	4619      	mov	r1, r3
 800be6a:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800be6c:	f004 fd4e 	bl	801090c <LoRaMacClassBRxBeacon>
 800be70:	4603      	mov	r3, r0
 800be72:	2b00      	cmp	r3, #0
 800be74:	d00b      	beq.n	800be8e <ProcessRadioRxDone+0x102>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800be76:	4a95      	ldr	r2, [pc, #596]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800be78:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800be7c:	f8a2 3476 	strh.w	r3, [r2, #1142]	; 0x476
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800be80:	4a92      	ldr	r2, [pc, #584]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800be82:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800be86:	f882 3478 	strb.w	r3, [r2, #1144]	; 0x478
        return;
 800be8a:	f000 bc09 	b.w	800c6a0 <ProcessRadioRxDone+0x914>
    }
    // Check if we expect a ping or a multicast slot.
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800be8e:	4b8f      	ldr	r3, [pc, #572]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800be90:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800be94:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800be98:	2b01      	cmp	r3, #1
 800be9a:	d11e      	bne.n	800beda <ProcessRadioRxDone+0x14e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800be9c:	f004 fd49 	bl	8010932 <LoRaMacClassBIsPingExpected>
 800bea0:	4603      	mov	r3, r0
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d00a      	beq.n	800bebc <ProcessRadioRxDone+0x130>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800bea6:	2000      	movs	r0, #0
 800bea8:	f004 fcfa 	bl	80108a0 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800beac:	2000      	movs	r0, #0
 800beae:	f004 fd1b 	bl	80108e8 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800beb2:	4b86      	ldr	r3, [pc, #536]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800beb4:	2204      	movs	r2, #4
 800beb6:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
 800beba:	e00e      	b.n	800beda <ProcessRadioRxDone+0x14e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800bebc:	f004 fd40 	bl	8010940 <LoRaMacClassBIsMulticastExpected>
 800bec0:	4603      	mov	r3, r0
 800bec2:	2b00      	cmp	r3, #0
 800bec4:	d009      	beq.n	800beda <ProcessRadioRxDone+0x14e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800bec6:	2000      	movs	r0, #0
 800bec8:	f004 fcf4 	bl	80108b4 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800becc:	2000      	movs	r0, #0
 800bece:	f004 fd14 	bl	80108fa <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800bed2:	4b7e      	ldr	r3, [pc, #504]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bed4:	2205      	movs	r2, #5
 800bed6:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 800beda:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800bede:	1c5a      	adds	r2, r3, #1
 800bee0:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
 800bee4:	461a      	mov	r2, r3
 800bee6:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bee8:	4413      	add	r3, r2
 800beea:	781b      	ldrb	r3, [r3, #0]
 800beec:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

    switch( macHdr.Bits.MType )
 800bef0:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800bef4:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800bef8:	b2db      	uxtb	r3, r3
 800befa:	3b01      	subs	r3, #1
 800befc:	2b06      	cmp	r3, #6
 800befe:	f200 83a6 	bhi.w	800c64e <ProcessRadioRxDone+0x8c2>
 800bf02:	a201      	add	r2, pc, #4	; (adr r2, 800bf08 <ProcessRadioRxDone+0x17c>)
 800bf04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf08:	0800bf25 	.word	0x0800bf25
 800bf0c:	0800c64f 	.word	0x0800c64f
 800bf10:	0800c0e1 	.word	0x0800c0e1
 800bf14:	0800c64f 	.word	0x0800c64f
 800bf18:	0800c0d9 	.word	0x0800c0d9
 800bf1c:	0800c64f 	.word	0x0800c64f
 800bf20:	0800c5f5 	.word	0x0800c5f5
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800bf24:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800bf28:	2b10      	cmp	r3, #16
 800bf2a:	d806      	bhi.n	800bf3a <ProcessRadioRxDone+0x1ae>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800bf2c:	4b67      	ldr	r3, [pc, #412]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bf2e:	2201      	movs	r2, #1
 800bf30:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800bf34:	f7ff ff04 	bl	800bd40 <PrepareRxDoneAbort>
                return;
 800bf38:	e3b2      	b.n	800c6a0 <ProcessRadioRxDone+0x914>
            }
            macMsgJoinAccept.Buffer = payload;
 800bf3a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800bf3c:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 800bf3e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800bf42:	b2db      	uxtb	r3, r3
 800bf44:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 800bf46:	4b61      	ldr	r3, [pc, #388]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bf48:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bf4c:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d006      	beq.n	800bf62 <ProcessRadioRxDone+0x1d6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800bf54:	4b5d      	ldr	r3, [pc, #372]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bf56:	2201      	movs	r2, #1
 800bf58:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800bf5c:	f7ff fef0 	bl	800bd40 <PrepareRxDoneAbort>
                return;
 800bf60:	e39e      	b.n	800c6a0 <ProcessRadioRxDone+0x914>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 800bf62:	f7fe fc9d 	bl	800a8a0 <SecureElementGetJoinEui>
 800bf66:	4601      	mov	r1, r0
 800bf68:	f107 0308 	add.w	r3, r7, #8
 800bf6c:	461a      	mov	r2, r3
 800bf6e:	20ff      	movs	r0, #255	; 0xff
 800bf70:	f005 ff14 	bl	8011d9c <LoRaMacCryptoHandleJoinAccept>
 800bf74:	4603      	mov	r3, r0
 800bf76:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800bf7a:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	f040 8095 	bne.w	800c0ae <ProcessRadioRxDone+0x322>
            {
                // Network ID
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800bf84:	7c7a      	ldrb	r2, [r7, #17]
 800bf86:	4b51      	ldr	r3, [pc, #324]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bf88:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bf8c:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800bf8e:	4b4f      	ldr	r3, [pc, #316]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bf90:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bf94:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800bf96:	7cbb      	ldrb	r3, [r7, #18]
 800bf98:	021a      	lsls	r2, r3, #8
 800bf9a:	4b4c      	ldr	r3, [pc, #304]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bf9c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bfa0:	430a      	orrs	r2, r1
 800bfa2:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800bfa4:	4b49      	ldr	r3, [pc, #292]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bfa6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bfaa:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800bfac:	7cfb      	ldrb	r3, [r7, #19]
 800bfae:	041a      	lsls	r2, r3, #16
 800bfb0:	4b46      	ldr	r3, [pc, #280]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bfb2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bfb6:	430a      	orrs	r2, r1
 800bfb8:	649a      	str	r2, [r3, #72]	; 0x48

                // Device Address
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 800bfba:	4b44      	ldr	r3, [pc, #272]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bfbc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bfc0:	697a      	ldr	r2, [r7, #20]
 800bfc2:	64da      	str	r2, [r3, #76]	; 0x4c

                // DLSettings
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800bfc4:	7e3b      	ldrb	r3, [r7, #24]
 800bfc6:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800bfca:	b2da      	uxtb	r2, r3
 800bfcc:	4b3f      	ldr	r3, [pc, #252]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bfce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bfd2:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800bfd6:	7e3b      	ldrb	r3, [r7, #24]
 800bfd8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800bfdc:	b2da      	uxtb	r2, r3
 800bfde:	4b3b      	ldr	r3, [pc, #236]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bfe0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bfe4:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800bfe8:	7e3b      	ldrb	r3, [r7, #24]
 800bfea:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800bfee:	b2da      	uxtb	r2, r3
 800bff0:	4b36      	ldr	r3, [pc, #216]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bff2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800bff6:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                // RxDelay
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800bffa:	7e7a      	ldrb	r2, [r7, #25]
 800bffc:	4b33      	ldr	r3, [pc, #204]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800bffe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c002:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 800c006:	4b31      	ldr	r3, [pc, #196]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800c008:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c00c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800c010:	2b00      	cmp	r3, #0
 800c012:	d105      	bne.n	800c020 <ProcessRadioRxDone+0x294>
                {
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 800c014:	4b2d      	ldr	r3, [pc, #180]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800c016:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c01a:	2201      	movs	r2, #1
 800c01c:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 800c020:	4b2a      	ldr	r3, [pc, #168]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800c022:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c026:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800c02a:	4b28      	ldr	r3, [pc, #160]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800c02c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c030:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800c034:	fb01 f202 	mul.w	r2, r1, r2
 800c038:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 800c03c:	4b23      	ldr	r3, [pc, #140]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800c03e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c042:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800c046:	4b21      	ldr	r3, [pc, #132]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800c048:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c04c:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 800c050:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 800c054:	4b1d      	ldr	r3, [pc, #116]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800c056:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c05a:	2200      	movs	r2, #0
 800c05c:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800c060:	f107 0308 	add.w	r3, r7, #8
 800c064:	3312      	adds	r3, #18
 800c066:	66fb      	str	r3, [r7, #108]	; 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800c068:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c06c:	b2db      	uxtb	r3, r3
 800c06e:	3b11      	subs	r3, #17
 800c070:	b2db      	uxtb	r3, r3
 800c072:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 800c076:	4b15      	ldr	r3, [pc, #84]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800c078:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c07c:	781b      	ldrb	r3, [r3, #0]
 800c07e:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800c082:	4611      	mov	r1, r2
 800c084:	4618      	mov	r0, r3
 800c086:	f006 fc81 	bl	801298c <RegionApplyCFList>

                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 800c08a:	4b10      	ldr	r3, [pc, #64]	; (800c0cc <ProcessRadioRxDone+0x340>)
 800c08c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c090:	2202      	movs	r2, #2
 800c092:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800c096:	2001      	movs	r0, #1
 800c098:	f005 f98e 	bl	80113b8 <LoRaMacConfirmQueueIsCmdActive>
 800c09c:	4603      	mov	r3, r0
 800c09e:	2b00      	cmp	r3, #0
 800c0a0:	f000 82dc 	beq.w	800c65c <ProcessRadioRxDone+0x8d0>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 800c0a4:	2101      	movs	r1, #1
 800c0a6:	2000      	movs	r0, #0
 800c0a8:	f005 f8fa 	bl	80112a0 <LoRaMacConfirmQueueSetStatus>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }
            break;
 800c0ac:	e2d6      	b.n	800c65c <ProcessRadioRxDone+0x8d0>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800c0ae:	2001      	movs	r0, #1
 800c0b0:	f005 f982 	bl	80113b8 <LoRaMacConfirmQueueIsCmdActive>
 800c0b4:	4603      	mov	r3, r0
 800c0b6:	2b00      	cmp	r3, #0
 800c0b8:	f000 82d0 	beq.w	800c65c <ProcessRadioRxDone+0x8d0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800c0bc:	2101      	movs	r1, #1
 800c0be:	2007      	movs	r0, #7
 800c0c0:	f005 f8ee 	bl	80112a0 <LoRaMacConfirmQueueSetStatus>
            break;
 800c0c4:	e2ca      	b.n	800c65c <ProcessRadioRxDone+0x8d0>
 800c0c6:	bf00      	nop
 800c0c8:	200017b4 	.word	0x200017b4
 800c0cc:	200004cc 	.word	0x200004cc
 800c0d0:	0801b480 	.word	0x0801b480
 800c0d4:	20000864 	.word	0x20000864
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800c0d8:	4bbc      	ldr	r3, [pc, #752]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c0da:	2201      	movs	r2, #1
 800c0dc:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800c0e0:	4bba      	ldr	r3, [pc, #744]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c0e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c0e6:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800c0ea:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800c0ee:	4bb7      	ldr	r3, [pc, #732]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c0f0:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 800c0f4:	b25b      	sxtb	r3, r3
 800c0f6:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800c0fa:	230d      	movs	r3, #13
 800c0fc:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

            // Get the maximum payload length
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 800c100:	4bb2      	ldr	r3, [pc, #712]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c102:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c106:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 800c10a:	2b00      	cmp	r3, #0
 800c10c:	d002      	beq.n	800c114 <ProcessRadioRxDone+0x388>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800c10e:	230e      	movs	r3, #14
 800c110:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            }

            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800c114:	4bad      	ldr	r3, [pc, #692]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c116:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c11a:	781b      	ldrb	r3, [r3, #0]
 800c11c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800c120:	4611      	mov	r1, r2
 800c122:	4618      	mov	r0, r3
 800c124:	f006 fba5 	bl	8012872 <RegionGetPhyParam>
 800c128:	4603      	mov	r3, r0
 800c12a:	663b      	str	r3, [r7, #96]	; 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800c12c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c130:	3b0d      	subs	r3, #13
 800c132:	b29b      	uxth	r3, r3
 800c134:	b21b      	sxth	r3, r3
 800c136:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800c13a:	b21a      	sxth	r2, r3
 800c13c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c13e:	b21b      	sxth	r3, r3
 800c140:	429a      	cmp	r2, r3
 800c142:	dc03      	bgt.n	800c14c <ProcessRadioRxDone+0x3c0>
 800c144:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c148:	2b0b      	cmp	r3, #11
 800c14a:	d806      	bhi.n	800c15a <ProcessRadioRxDone+0x3ce>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c14c:	4b9f      	ldr	r3, [pc, #636]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c14e:	2201      	movs	r2, #1
 800c150:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c154:	f7ff fdf4 	bl	800bd40 <PrepareRxDoneAbort>
                return;
 800c158:	e2a2      	b.n	800c6a0 <ProcessRadioRxDone+0x914>
            }
            macMsgData.Buffer = payload;
 800c15a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800c15c:	633b      	str	r3, [r7, #48]	; 0x30
            macMsgData.BufSize = size;
 800c15e:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c162:	b2db      	uxtb	r3, r3
 800c164:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800c168:	4b99      	ldr	r3, [pc, #612]	; (800c3d0 <ProcessRadioRxDone+0x644>)
 800c16a:	657b      	str	r3, [r7, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800c16c:	23ff      	movs	r3, #255	; 0xff
 800c16e:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800c172:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c176:	4618      	mov	r0, r3
 800c178:	f006 f8f9 	bl	801236e <LoRaMacParserData>
 800c17c:	4603      	mov	r3, r0
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d006      	beq.n	800c190 <ProcessRadioRxDone+0x404>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c182:	4b92      	ldr	r3, [pc, #584]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c184:	2201      	movs	r2, #1
 800c186:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c18a:	f7ff fdd9 	bl	800bd40 <PrepareRxDoneAbort>
                return;
 800c18e:	e287      	b.n	800c6a0 <ProcessRadioRxDone+0x914>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800c190:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c192:	4a8e      	ldr	r2, [pc, #568]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c194:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800c198:	1cba      	adds	r2, r7, #2
 800c19a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c19e:	4611      	mov	r1, r2
 800c1a0:	4618      	mov	r0, r3
 800c1a2:	f002 fcfd 	bl	800eba0 <DetermineFrameType>
 800c1a6:	4603      	mov	r3, r0
 800c1a8:	2b00      	cmp	r3, #0
 800c1aa:	d006      	beq.n	800c1ba <ProcessRadioRxDone+0x42e>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c1ac:	4b87      	ldr	r3, [pc, #540]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c1ae:	2201      	movs	r2, #1
 800c1b0:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c1b4:	f7ff fdc4 	bl	800bd40 <PrepareRxDoneAbort>
                return;
 800c1b8:	e272      	b.n	800c6a0 <ProcessRadioRxDone+0x914>
            }

            //Check if it is a multicast message
            multicast = 0;
 800c1ba:	2300      	movs	r3, #0
 800c1bc:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
            downLinkCounter = 0;
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800c1c4:	2300      	movs	r3, #0
 800c1c6:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800c1ca:	e055      	b.n	800c278 <ProcessRadioRxDone+0x4ec>
            {
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800c1cc:	4b7f      	ldr	r3, [pc, #508]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c1ce:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c1d2:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c1d6:	212c      	movs	r1, #44	; 0x2c
 800c1d8:	fb01 f303 	mul.w	r3, r1, r3
 800c1dc:	4413      	add	r3, r2
 800c1de:	3354      	adds	r3, #84	; 0x54
 800c1e0:	681a      	ldr	r2, [r3, #0]
 800c1e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c1e4:	429a      	cmp	r2, r3
 800c1e6:	d142      	bne.n	800c26e <ProcessRadioRxDone+0x4e2>
                    ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800c1e8:	4b78      	ldr	r3, [pc, #480]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c1ea:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c1ee:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c1f2:	212c      	movs	r1, #44	; 0x2c
 800c1f4:	fb01 f303 	mul.w	r3, r1, r3
 800c1f8:	4413      	add	r3, r2
 800c1fa:	3352      	adds	r3, #82	; 0x52
 800c1fc:	781b      	ldrb	r3, [r3, #0]
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d035      	beq.n	800c26e <ProcessRadioRxDone+0x4e2>
                {
                    multicast = 1;
 800c202:	2301      	movs	r3, #1
 800c204:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 800c208:	4b70      	ldr	r3, [pc, #448]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c20a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c20e:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c212:	212c      	movs	r1, #44	; 0x2c
 800c214:	fb01 f303 	mul.w	r3, r1, r3
 800c218:	4413      	add	r3, r2
 800c21a:	3353      	adds	r3, #83	; 0x53
 800c21c:	781b      	ldrb	r3, [r3, #0]
 800c21e:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 800c222:	4b6a      	ldr	r3, [pc, #424]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c224:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c228:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c22c:	212c      	movs	r1, #44	; 0x2c
 800c22e:	fb01 f303 	mul.w	r3, r1, r3
 800c232:	4413      	add	r3, r2
 800c234:	3370      	adds	r3, #112	; 0x70
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	681b      	ldr	r3, [r3, #0]
 800c23a:	607b      	str	r3, [r7, #4]
                    address = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address;
 800c23c:	4b63      	ldr	r3, [pc, #396]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c23e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800c242:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c246:	212c      	movs	r1, #44	; 0x2c
 800c248:	fb01 f303 	mul.w	r3, r1, r3
 800c24c:	4413      	add	r3, r2
 800c24e:	3354      	adds	r3, #84	; 0x54
 800c250:	681b      	ldr	r3, [r3, #0]
 800c252:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800c256:	4b5d      	ldr	r3, [pc, #372]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c258:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c25c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c260:	2b02      	cmp	r3, #2
 800c262:	d10e      	bne.n	800c282 <ProcessRadioRxDone+0x4f6>
                    {
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800c264:	4b59      	ldr	r3, [pc, #356]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c266:	2203      	movs	r2, #3
 800c268:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
                    }
                    break;
 800c26c:	e009      	b.n	800c282 <ProcessRadioRxDone+0x4f6>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800c26e:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c272:	3301      	adds	r3, #1
 800c274:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800c278:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d0a5      	beq.n	800c1cc <ProcessRadioRxDone+0x440>
 800c280:	e000      	b.n	800c284 <ProcessRadioRxDone+0x4f8>
                    break;
 800c282:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800c284:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c288:	2b01      	cmp	r3, #1
 800c28a:	d117      	bne.n	800c2bc <ProcessRadioRxDone+0x530>
 800c28c:	78bb      	ldrb	r3, [r7, #2]
 800c28e:	2b03      	cmp	r3, #3
 800c290:	d10d      	bne.n	800c2ae <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800c292:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c296:	f003 0320 	and.w	r3, r3, #32
 800c29a:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d106      	bne.n	800c2ae <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800c2a0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c2a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2a8:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800c2aa:	2b00      	cmp	r3, #0
 800c2ac:	d006      	beq.n	800c2bc <ProcessRadioRxDone+0x530>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c2ae:	4b47      	ldr	r3, [pc, #284]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c2b0:	2201      	movs	r2, #1
 800c2b2:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800c2b6:	f7ff fd43 	bl	800bd40 <PrepareRxDoneAbort>
                return;
 800c2ba:	e1f1      	b.n	800c6a0 <ProcessRadioRxDone+0x914>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 800c2bc:	2315      	movs	r3, #21
 800c2be:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800c2c2:	4b42      	ldr	r3, [pc, #264]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c2c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c2c8:	781b      	ldrb	r3, [r3, #0]
 800c2ca:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800c2ce:	4611      	mov	r1, r2
 800c2d0:	4618      	mov	r0, r3
 800c2d2:	f006 face 	bl	8012872 <RegionGetPhyParam>
 800c2d6:	4603      	mov	r3, r0
 800c2d8:	663b      	str	r3, [r7, #96]	; 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 800c2da:	78bc      	ldrb	r4, [r7, #2]
 800c2dc:	4b3b      	ldr	r3, [pc, #236]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c2de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c2e2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800c2e4:	b292      	uxth	r2, r2
 800c2e6:	f107 0530 	add.w	r5, r7, #48	; 0x30
 800c2ea:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800c2ee:	1d39      	adds	r1, r7, #4
 800c2f0:	9102      	str	r1, [sp, #8]
 800c2f2:	1cf9      	adds	r1, r7, #3
 800c2f4:	9101      	str	r1, [sp, #4]
 800c2f6:	9200      	str	r2, [sp, #0]
 800c2f8:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800c2fc:	462a      	mov	r2, r5
 800c2fe:	4621      	mov	r1, r4
 800c300:	f000 fdac 	bl	800ce5c <GetFCntDown>
 800c304:	4603      	mov	r3, r0
 800c306:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c30a:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c30e:	2b00      	cmp	r3, #0
 800c310:	d038      	beq.n	800c384 <ProcessRadioRxDone+0x5f8>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800c312:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c316:	2b07      	cmp	r3, #7
 800c318:	d120      	bne.n	800c35c <ProcessRadioRxDone+0x5d0>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800c31a:	4b2c      	ldr	r3, [pc, #176]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c31c:	2208      	movs	r2, #8
 800c31e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 800c322:	4b2a      	ldr	r3, [pc, #168]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c324:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c328:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800c32c:	2b00      	cmp	r3, #0
 800c32e:	d122      	bne.n	800c376 <ProcessRadioRxDone+0x5ea>
 800c330:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800c334:	f023 031f 	bic.w	r3, r3, #31
 800c338:	b2db      	uxtb	r3, r3
 800c33a:	2ba0      	cmp	r3, #160	; 0xa0
 800c33c:	d11b      	bne.n	800c376 <ProcessRadioRxDone+0x5ea>
 800c33e:	4b23      	ldr	r3, [pc, #140]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c340:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c344:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 800c348:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c34a:	429a      	cmp	r2, r3
 800c34c:	d113      	bne.n	800c376 <ProcessRadioRxDone+0x5ea>
                    {
                        MacCtx.NvmCtx->SrvAckRequested = true;
 800c34e:	4b1f      	ldr	r3, [pc, #124]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c350:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c354:	2201      	movs	r2, #1
 800c356:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 800c35a:	e00c      	b.n	800c376 <ProcessRadioRxDone+0x5ea>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 800c35c:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c360:	2b08      	cmp	r3, #8
 800c362:	d104      	bne.n	800c36e <ProcessRadioRxDone+0x5e2>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 800c364:	4b19      	ldr	r3, [pc, #100]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c366:	220a      	movs	r2, #10
 800c368:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800c36c:	e003      	b.n	800c376 <ProcessRadioRxDone+0x5ea>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c36e:	4b17      	ldr	r3, [pc, #92]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c370:	2201      	movs	r2, #1
 800c372:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800c376:	687b      	ldr	r3, [r7, #4]
 800c378:	4a14      	ldr	r2, [pc, #80]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c37a:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
                PrepareRxDoneAbort( );
 800c37e:	f7ff fcdf 	bl	800bd40 <PrepareRxDoneAbort>
                return;
 800c382:	e18d      	b.n	800c6a0 <ProcessRadioRxDone+0x914>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800c384:	78fa      	ldrb	r2, [r7, #3]
 800c386:	6879      	ldr	r1, [r7, #4]
 800c388:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800c38c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800c390:	9300      	str	r3, [sp, #0]
 800c392:	460b      	mov	r3, r1
 800c394:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800c398:	f005 fe2e 	bl	8011ff8 <LoRaMacCryptoUnsecureMessage>
 800c39c:	4603      	mov	r3, r0
 800c39e:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800c3a2:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c3a6:	2b00      	cmp	r3, #0
 800c3a8:	d014      	beq.n	800c3d4 <ProcessRadioRxDone+0x648>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800c3aa:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800c3ae:	2b02      	cmp	r3, #2
 800c3b0:	d104      	bne.n	800c3bc <ProcessRadioRxDone+0x630>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800c3b2:	4b06      	ldr	r3, [pc, #24]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c3b4:	220b      	movs	r2, #11
 800c3b6:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800c3ba:	e003      	b.n	800c3c4 <ProcessRadioRxDone+0x638>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800c3bc:	4b03      	ldr	r3, [pc, #12]	; (800c3cc <ProcessRadioRxDone+0x640>)
 800c3be:	220c      	movs	r2, #12
 800c3c0:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                PrepareRxDoneAbort( );
 800c3c4:	f7ff fcbc 	bl	800bd40 <PrepareRxDoneAbort>
                return;
 800c3c8:	e16a      	b.n	800c6a0 <ProcessRadioRxDone+0x914>
 800c3ca:	bf00      	nop
 800c3cc:	200004cc 	.word	0x200004cc
 800c3d0:	20000704 	.word	0x20000704
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c3d4:	4bb4      	ldr	r3, [pc, #720]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c3d6:	2200      	movs	r2, #0
 800c3d8:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 800c3dc:	4ab2      	ldr	r2, [pc, #712]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c3de:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c3e2:	f882 341e 	strb.w	r3, [r2, #1054]	; 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 800c3e6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c3ea:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800c3ee:	b2db      	uxtb	r3, r3
 800c3f0:	461a      	mov	r2, r3
 800c3f2:	4bad      	ldr	r3, [pc, #692]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c3f4:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 800c3f8:	4bab      	ldr	r3, [pc, #684]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 800c400:	4ba9      	ldr	r3, [pc, #676]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c402:	2200      	movs	r2, #0
 800c404:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	4aa7      	ldr	r2, [pc, #668]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c40c:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c410:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c414:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800c418:	b2db      	uxtb	r3, r3
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	bf14      	ite	ne
 800c41e:	2301      	movne	r3, #1
 800c420:	2300      	moveq	r3, #0
 800c422:	b2da      	uxtb	r2, r3
 800c424:	4ba0      	ldr	r3, [pc, #640]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c426:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c42a:	4b9f      	ldr	r3, [pc, #636]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c42c:	2200      	movs	r2, #0
 800c42e:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800c432:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c436:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800c43a:	b2db      	uxtb	r3, r3
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	bf14      	ite	ne
 800c440:	2301      	movne	r3, #1
 800c442:	2300      	moveq	r3, #0
 800c444:	b2da      	uxtb	r2, r3
 800c446:	4b98      	ldr	r3, [pc, #608]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c448:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 800c44c:	4b96      	ldr	r3, [pc, #600]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c44e:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c452:	2b00      	cmp	r3, #0
 800c454:	d004      	beq.n	800c460 <ProcessRadioRxDone+0x6d4>
                ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_2 ) )
 800c456:	4b94      	ldr	r3, [pc, #592]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c458:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 800c45c:	2b01      	cmp	r3, #1
 800c45e:	d105      	bne.n	800c46c <ProcessRadioRxDone+0x6e0>
            {
                MacCtx.NvmCtx->AdrAckCounter = 0;
 800c460:	4b91      	ldr	r3, [pc, #580]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c462:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c466:	2200      	movs	r2, #0
 800c468:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800c46c:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800c470:	2b01      	cmp	r3, #1
 800c472:	d104      	bne.n	800c47e <ProcessRadioRxDone+0x6f2>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800c474:	4b8c      	ldr	r3, [pc, #560]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c476:	2202      	movs	r2, #2
 800c478:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800c47c:	e028      	b.n	800c4d0 <ProcessRadioRxDone+0x744>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800c47e:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800c482:	f023 031f 	bic.w	r3, r3, #31
 800c486:	b2db      	uxtb	r3, r3
 800c488:	2ba0      	cmp	r3, #160	; 0xa0
 800c48a:	d117      	bne.n	800c4bc <ProcessRadioRxDone+0x730>
                {
                    MacCtx.NvmCtx->SrvAckRequested = true;
 800c48c:	4b86      	ldr	r3, [pc, #536]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c48e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c492:	2201      	movs	r2, #1
 800c494:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 800c498:	4b83      	ldr	r3, [pc, #524]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c49a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c49e:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d105      	bne.n	800c4b2 <ProcessRadioRxDone+0x726>
                    {
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 800c4a6:	4b80      	ldr	r3, [pc, #512]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c4a8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c4ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800c4ae:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800c4b2:	4b7d      	ldr	r3, [pc, #500]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c4b4:	2201      	movs	r2, #1
 800c4b6:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800c4ba:	e009      	b.n	800c4d0 <ProcessRadioRxDone+0x744>
                }
                else
                {
                    MacCtx.NvmCtx->SrvAckRequested = false;
 800c4bc:	4b7a      	ldr	r3, [pc, #488]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c4be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c4c2:	2200      	movs	r2, #0
 800c4c4:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800c4c8:	4b77      	ldr	r3, [pc, #476]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c4ca:	2200      	movs	r2, #0
 800c4cc:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
                }
            }

            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800c4d0:	4b75      	ldr	r3, [pc, #468]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c4d2:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c4d6:	4a74      	ldr	r2, [pc, #464]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c4d8:	f892 243c 	ldrb.w	r2, [r2, #1084]	; 0x43c
 800c4dc:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 800c4e0:	4618      	mov	r0, r3
 800c4e2:	f001 fecd 	bl	800e280 <RemoveMacCommands>

            switch( fType )
 800c4e6:	78bb      	ldrb	r3, [r7, #2]
 800c4e8:	2b03      	cmp	r3, #3
 800c4ea:	d874      	bhi.n	800c5d6 <ProcessRadioRxDone+0x84a>
 800c4ec:	a201      	add	r2, pc, #4	; (adr r2, 800c4f4 <ProcessRadioRxDone+0x768>)
 800c4ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c4f2:	bf00      	nop
 800c4f4:	0800c505 	.word	0x0800c505
 800c4f8:	0800c555 	.word	0x0800c555
 800c4fc:	0800c58b 	.word	0x0800c58b
 800c500:	0800c5b1 	.word	0x0800c5b1
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 800c504:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c508:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c50c:	b2db      	uxtb	r3, r3
 800c50e:	461c      	mov	r4, r3
 800c510:	4b65      	ldr	r3, [pc, #404]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c512:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c516:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c51a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c51e:	f102 0010 	add.w	r0, r2, #16
 800c522:	9300      	str	r3, [sp, #0]
 800c524:	460b      	mov	r3, r1
 800c526:	4622      	mov	r2, r4
 800c528:	2100      	movs	r1, #0
 800c52a:	f000 fe2b 	bl	800d184 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c52e:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c532:	4b5d      	ldr	r3, [pc, #372]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c534:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800c538:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c53a:	4a5b      	ldr	r2, [pc, #364]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c53c:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800c540:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c544:	4b58      	ldr	r3, [pc, #352]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c546:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800c54a:	4b57      	ldr	r3, [pc, #348]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c54c:	2201      	movs	r2, #1
 800c54e:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800c552:	e047      	b.n	800c5e4 <ProcessRadioRxDone+0x858>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 800c554:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800c558:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800c55c:	b2db      	uxtb	r3, r3
 800c55e:	461c      	mov	r4, r3
 800c560:	4b51      	ldr	r3, [pc, #324]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c562:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c566:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c56a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800c56e:	f102 0010 	add.w	r0, r2, #16
 800c572:	9300      	str	r3, [sp, #0]
 800c574:	460b      	mov	r3, r1
 800c576:	4622      	mov	r2, r4
 800c578:	2100      	movs	r1, #0
 800c57a:	f000 fe03 	bl	800d184 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c57e:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c582:	4b49      	ldr	r3, [pc, #292]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c584:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800c588:	e02c      	b.n	800c5e4 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 800c58a:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800c58c:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c590:	4b45      	ldr	r3, [pc, #276]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c592:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800c596:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800c59a:	9300      	str	r3, [sp, #0]
 800c59c:	460b      	mov	r3, r1
 800c59e:	2100      	movs	r1, #0
 800c5a0:	f000 fdf0 	bl	800d184 <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c5a4:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c5a8:	4b3f      	ldr	r3, [pc, #252]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c5aa:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800c5ae:	e019      	b.n	800c5e4 <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800c5b0:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800c5b4:	4b3c      	ldr	r3, [pc, #240]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c5b6:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800c5ba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800c5bc:	4a3a      	ldr	r2, [pc, #232]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c5be:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800c5c2:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800c5c6:	4b38      	ldr	r3, [pc, #224]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c5c8:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800c5cc:	4b36      	ldr	r3, [pc, #216]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c5ce:	2201      	movs	r2, #1
 800c5d0:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800c5d4:	e006      	b.n	800c5e4 <ProcessRadioRxDone+0x858>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c5d6:	4b34      	ldr	r3, [pc, #208]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c5d8:	2201      	movs	r2, #1
 800c5da:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    PrepareRxDoneAbort( );
 800c5de:	f7ff fbaf 	bl	800bd40 <PrepareRxDoneAbort>
                    break;
 800c5e2:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800c5e4:	4a30      	ldr	r2, [pc, #192]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c5e6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c5ea:	f043 0302 	orr.w	r3, r3, #2
 800c5ee:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

            break;
 800c5f2:	e034      	b.n	800c65e <ProcessRadioRxDone+0x8d2>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800c5f4:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c5f8:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800c5fa:	18d1      	adds	r1, r2, r3
 800c5fc:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c600:	b29b      	uxth	r3, r3
 800c602:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800c606:	1ad3      	subs	r3, r2, r3
 800c608:	b29b      	uxth	r3, r3
 800c60a:	461a      	mov	r2, r3
 800c60c:	4827      	ldr	r0, [pc, #156]	; (800c6ac <ProcessRadioRxDone+0x920>)
 800c60e:	f009 fe66 	bl	80162de <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800c612:	4b25      	ldr	r3, [pc, #148]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c614:	2203      	movs	r2, #3
 800c616:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c61a:	4b23      	ldr	r3, [pc, #140]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c61c:	2200      	movs	r2, #0
 800c61e:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800c622:	4b21      	ldr	r3, [pc, #132]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c624:	4a21      	ldr	r2, [pc, #132]	; (800c6ac <ProcessRadioRxDone+0x920>)
 800c626:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800c62a:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800c62e:	b2da      	uxtb	r2, r3
 800c630:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800c634:	1ad3      	subs	r3, r2, r3
 800c636:	b2da      	uxtb	r2, r3
 800c638:	4b1b      	ldr	r3, [pc, #108]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c63a:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800c63e:	4a1a      	ldr	r2, [pc, #104]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c640:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c644:	f043 0302 	orr.w	r3, r3, #2
 800c648:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 800c64c:	e007      	b.n	800c65e <ProcessRadioRxDone+0x8d2>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800c64e:	4b16      	ldr	r3, [pc, #88]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c650:	2201      	movs	r2, #1
 800c652:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            PrepareRxDoneAbort( );
 800c656:	f7ff fb73 	bl	800bd40 <PrepareRxDoneAbort>
            break;
 800c65a:	e000      	b.n	800c65e <ProcessRadioRxDone+0x8d2>
            break;
 800c65c:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 800c65e:	4b12      	ldr	r3, [pc, #72]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c660:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c664:	2b00      	cmp	r3, #0
 800c666:	d008      	beq.n	800c67a <ProcessRadioRxDone+0x8ee>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800c668:	4b0f      	ldr	r3, [pc, #60]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c66a:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800c66e:	2b00      	cmp	r3, #0
 800c670:	d00d      	beq.n	800c68e <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 800c672:	2000      	movs	r0, #0
 800c674:	f000 fbbc 	bl	800cdf0 <OnAckTimeoutTimerEvent>
 800c678:	e009      	b.n	800c68e <ProcessRadioRxDone+0x902>
        }
    }
    else
    {
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800c67a:	4b0b      	ldr	r3, [pc, #44]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c67c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c680:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c684:	2b02      	cmp	r3, #2
 800c686:	d102      	bne.n	800c68e <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 800c688:	2000      	movs	r0, #0
 800c68a:	f000 fbb1 	bl	800cdf0 <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800c68e:	4a06      	ldr	r2, [pc, #24]	; (800c6a8 <ProcessRadioRxDone+0x91c>)
 800c690:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c694:	f043 0320 	orr.w	r3, r3, #32
 800c698:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800c69c:	f7ff fa92 	bl	800bbc4 <UpdateRxSlotIdleState>
}
 800c6a0:	3788      	adds	r7, #136	; 0x88
 800c6a2:	46bd      	mov	sp, r7
 800c6a4:	bdb0      	pop	{r4, r5, r7, pc}
 800c6a6:	bf00      	nop
 800c6a8:	200004cc 	.word	0x200004cc
 800c6ac:	20000704 	.word	0x20000704

0800c6b0 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800c6b0:	b580      	push	{r7, lr}
 800c6b2:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800c6b4:	4b12      	ldr	r3, [pc, #72]	; (800c700 <ProcessRadioTxTimeout+0x50>)
 800c6b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c6ba:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c6be:	2b02      	cmp	r3, #2
 800c6c0:	d002      	beq.n	800c6c8 <ProcessRadioTxTimeout+0x18>
    {
        Radio.Sleep( );
 800c6c2:	4b10      	ldr	r3, [pc, #64]	; (800c704 <ProcessRadioTxTimeout+0x54>)
 800c6c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c6c6:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800c6c8:	f7ff fa7c 	bl	800bbc4 <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800c6cc:	4b0c      	ldr	r3, [pc, #48]	; (800c700 <ProcessRadioTxTimeout+0x50>)
 800c6ce:	2202      	movs	r2, #2
 800c6d0:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800c6d4:	2002      	movs	r0, #2
 800c6d6:	f004 fe3b 	bl	8011350 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800c6da:	4b09      	ldr	r3, [pc, #36]	; (800c700 <ProcessRadioTxTimeout+0x50>)
 800c6dc:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d003      	beq.n	800c6ec <ProcessRadioTxTimeout+0x3c>
    {
        MacCtx.AckTimeoutRetry = true;
 800c6e4:	4b06      	ldr	r3, [pc, #24]	; (800c700 <ProcessRadioTxTimeout+0x50>)
 800c6e6:	2201      	movs	r2, #1
 800c6e8:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800c6ec:	4a04      	ldr	r2, [pc, #16]	; (800c700 <ProcessRadioTxTimeout+0x50>)
 800c6ee:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c6f2:	f043 0320 	orr.w	r3, r3, #32
 800c6f6:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800c6fa:	bf00      	nop
 800c6fc:	bd80      	pop	{r7, pc}
 800c6fe:	bf00      	nop
 800c700:	200004cc 	.word	0x200004cc
 800c704:	0801b480 	.word	0x0801b480

0800c708 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800c708:	b580      	push	{r7, lr}
 800c70a:	b084      	sub	sp, #16
 800c70c:	af00      	add	r7, sp, #0
 800c70e:	4603      	mov	r3, r0
 800c710:	460a      	mov	r2, r1
 800c712:	71fb      	strb	r3, [r7, #7]
 800c714:	4613      	mov	r3, r2
 800c716:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800c718:	2300      	movs	r3, #0
 800c71a:	73fb      	strb	r3, [r7, #15]

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800c71c:	4b44      	ldr	r3, [pc, #272]	; (800c830 <HandleRadioRxErrorTimeout+0x128>)
 800c71e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c722:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c726:	2b02      	cmp	r3, #2
 800c728:	d002      	beq.n	800c730 <HandleRadioRxErrorTimeout+0x28>
    {
        Radio.Sleep( );
 800c72a:	4b42      	ldr	r3, [pc, #264]	; (800c834 <HandleRadioRxErrorTimeout+0x12c>)
 800c72c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c72e:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800c730:	f004 f8f8 	bl	8010924 <LoRaMacClassBIsBeaconExpected>
 800c734:	4603      	mov	r3, r0
 800c736:	2b00      	cmp	r3, #0
 800c738:	d007      	beq.n	800c74a <HandleRadioRxErrorTimeout+0x42>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800c73a:	2002      	movs	r0, #2
 800c73c:	f004 f8a6 	bl	801088c <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800c740:	2000      	movs	r0, #0
 800c742:	f004 f8c8 	bl	80108d6 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800c746:	2301      	movs	r3, #1
 800c748:	73fb      	strb	r3, [r7, #15]
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800c74a:	4b39      	ldr	r3, [pc, #228]	; (800c830 <HandleRadioRxErrorTimeout+0x128>)
 800c74c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c750:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c754:	2b01      	cmp	r3, #1
 800c756:	d119      	bne.n	800c78c <HandleRadioRxErrorTimeout+0x84>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800c758:	f004 f8eb 	bl	8010932 <LoRaMacClassBIsPingExpected>
 800c75c:	4603      	mov	r3, r0
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d007      	beq.n	800c772 <HandleRadioRxErrorTimeout+0x6a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c762:	2000      	movs	r0, #0
 800c764:	f004 f89c 	bl	80108a0 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800c768:	2000      	movs	r0, #0
 800c76a:	f004 f8bd 	bl	80108e8 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800c76e:	2301      	movs	r3, #1
 800c770:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800c772:	f004 f8e5 	bl	8010940 <LoRaMacClassBIsMulticastExpected>
 800c776:	4603      	mov	r3, r0
 800c778:	2b00      	cmp	r3, #0
 800c77a:	d007      	beq.n	800c78c <HandleRadioRxErrorTimeout+0x84>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800c77c:	2000      	movs	r0, #0
 800c77e:	f004 f899 	bl	80108b4 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800c782:	2000      	movs	r0, #0
 800c784:	f004 f8b9 	bl	80108fa <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800c788:	2301      	movs	r3, #1
 800c78a:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800c78c:	7bfb      	ldrb	r3, [r7, #15]
 800c78e:	f083 0301 	eor.w	r3, r3, #1
 800c792:	b2db      	uxtb	r3, r3
 800c794:	2b00      	cmp	r3, #0
 800c796:	d045      	beq.n	800c824 <HandleRadioRxErrorTimeout+0x11c>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800c798:	4b25      	ldr	r3, [pc, #148]	; (800c830 <HandleRadioRxErrorTimeout+0x128>)
 800c79a:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d125      	bne.n	800c7ee <HandleRadioRxErrorTimeout+0xe6>
        {
            if( MacCtx.NodeAckRequested == true )
 800c7a2:	4b23      	ldr	r3, [pc, #140]	; (800c830 <HandleRadioRxErrorTimeout+0x128>)
 800c7a4:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c7a8:	2b00      	cmp	r3, #0
 800c7aa:	d003      	beq.n	800c7b4 <HandleRadioRxErrorTimeout+0xac>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800c7ac:	4a20      	ldr	r2, [pc, #128]	; (800c830 <HandleRadioRxErrorTimeout+0x128>)
 800c7ae:	79fb      	ldrb	r3, [r7, #7]
 800c7b0:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800c7b4:	79fb      	ldrb	r3, [r7, #7]
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f004 fdca 	bl	8011350 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( MacCtx.NvmCtx->LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800c7bc:	4b1c      	ldr	r3, [pc, #112]	; (800c830 <HandleRadioRxErrorTimeout+0x128>)
 800c7be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c7c2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800c7c6:	4618      	mov	r0, r3
 800c7c8:	f00d fbea 	bl	8019fa0 <UTIL_TIMER_GetElapsedTime>
 800c7cc:	4602      	mov	r2, r0
 800c7ce:	4b18      	ldr	r3, [pc, #96]	; (800c830 <HandleRadioRxErrorTimeout+0x128>)
 800c7d0:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800c7d4:	429a      	cmp	r2, r3
 800c7d6:	d325      	bcc.n	800c824 <HandleRadioRxErrorTimeout+0x11c>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800c7d8:	4817      	ldr	r0, [pc, #92]	; (800c838 <HandleRadioRxErrorTimeout+0x130>)
 800c7da:	f00d fab5 	bl	8019d48 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800c7de:	4a14      	ldr	r2, [pc, #80]	; (800c830 <HandleRadioRxErrorTimeout+0x128>)
 800c7e0:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c7e4:	f043 0320 	orr.w	r3, r3, #32
 800c7e8:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 800c7ec:	e01a      	b.n	800c824 <HandleRadioRxErrorTimeout+0x11c>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800c7ee:	4b10      	ldr	r3, [pc, #64]	; (800c830 <HandleRadioRxErrorTimeout+0x128>)
 800c7f0:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d003      	beq.n	800c800 <HandleRadioRxErrorTimeout+0xf8>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800c7f8:	4a0d      	ldr	r2, [pc, #52]	; (800c830 <HandleRadioRxErrorTimeout+0x128>)
 800c7fa:	79bb      	ldrb	r3, [r7, #6]
 800c7fc:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800c800:	79bb      	ldrb	r3, [r7, #6]
 800c802:	4618      	mov	r0, r3
 800c804:	f004 fda4 	bl	8011350 <LoRaMacConfirmQueueSetStatusCmn>

            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800c808:	4b09      	ldr	r3, [pc, #36]	; (800c830 <HandleRadioRxErrorTimeout+0x128>)
 800c80a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c80e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c812:	2b02      	cmp	r3, #2
 800c814:	d006      	beq.n	800c824 <HandleRadioRxErrorTimeout+0x11c>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 800c816:	4a06      	ldr	r2, [pc, #24]	; (800c830 <HandleRadioRxErrorTimeout+0x128>)
 800c818:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c81c:	f043 0320 	orr.w	r3, r3, #32
 800c820:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 800c824:	f7ff f9ce 	bl	800bbc4 <UpdateRxSlotIdleState>
}
 800c828:	bf00      	nop
 800c82a:	3710      	adds	r7, #16
 800c82c:	46bd      	mov	sp, r7
 800c82e:	bd80      	pop	{r7, pc}
 800c830:	200004cc 	.word	0x200004cc
 800c834:	0801b480 	.word	0x0801b480
 800c838:	20000864 	.word	0x20000864

0800c83c <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800c83c:	b580      	push	{r7, lr}
 800c83e:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800c840:	2106      	movs	r1, #6
 800c842:	2005      	movs	r0, #5
 800c844:	f7ff ff60 	bl	800c708 <HandleRadioRxErrorTimeout>
}
 800c848:	bf00      	nop
 800c84a:	bd80      	pop	{r7, pc}

0800c84c <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800c850:	2104      	movs	r1, #4
 800c852:	2003      	movs	r0, #3
 800c854:	f7ff ff58 	bl	800c708 <HandleRadioRxErrorTimeout>
}
 800c858:	bf00      	nop
 800c85a:	bd80      	pop	{r7, pc}

0800c85c <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800c85c:	b580      	push	{r7, lr}
 800c85e:	b084      	sub	sp, #16
 800c860:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800c862:	f3ef 8310 	mrs	r3, PRIMASK
 800c866:	607b      	str	r3, [r7, #4]
  return(result);
 800c868:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800c86a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800c86c:	b672      	cpsid	i
}
 800c86e:	bf00      	nop
    events = LoRaMacRadioEvents;
 800c870:	4b1d      	ldr	r3, [pc, #116]	; (800c8e8 <LoRaMacHandleIrqEvents+0x8c>)
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800c876:	4b1c      	ldr	r3, [pc, #112]	; (800c8e8 <LoRaMacHandleIrqEvents+0x8c>)
 800c878:	2200      	movs	r2, #0
 800c87a:	601a      	str	r2, [r3, #0]
 800c87c:	68fb      	ldr	r3, [r7, #12]
 800c87e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800c880:	68bb      	ldr	r3, [r7, #8]
 800c882:	f383 8810 	msr	PRIMASK, r3
}
 800c886:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800c888:	683b      	ldr	r3, [r7, #0]
 800c88a:	2b00      	cmp	r3, #0
 800c88c:	d027      	beq.n	800c8de <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800c88e:	783b      	ldrb	r3, [r7, #0]
 800c890:	f003 0310 	and.w	r3, r3, #16
 800c894:	b2db      	uxtb	r3, r3
 800c896:	2b00      	cmp	r3, #0
 800c898:	d001      	beq.n	800c89e <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800c89a:	f7ff f9ab 	bl	800bbf4 <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800c89e:	783b      	ldrb	r3, [r7, #0]
 800c8a0:	f003 0308 	and.w	r3, r3, #8
 800c8a4:	b2db      	uxtb	r3, r3
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d001      	beq.n	800c8ae <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800c8aa:	f7ff fa6f 	bl	800bd8c <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800c8ae:	783b      	ldrb	r3, [r7, #0]
 800c8b0:	f003 0304 	and.w	r3, r3, #4
 800c8b4:	b2db      	uxtb	r3, r3
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d001      	beq.n	800c8be <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800c8ba:	f7ff fef9 	bl	800c6b0 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800c8be:	783b      	ldrb	r3, [r7, #0]
 800c8c0:	f003 0302 	and.w	r3, r3, #2
 800c8c4:	b2db      	uxtb	r3, r3
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d001      	beq.n	800c8ce <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800c8ca:	f7ff ffb7 	bl	800c83c <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800c8ce:	783b      	ldrb	r3, [r7, #0]
 800c8d0:	f003 0301 	and.w	r3, r3, #1
 800c8d4:	b2db      	uxtb	r3, r3
 800c8d6:	2b00      	cmp	r3, #0
 800c8d8:	d001      	beq.n	800c8de <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800c8da:	f7ff ffb7 	bl	800c84c <ProcessRadioRxTimeout>
        }
    }
}
 800c8de:	bf00      	nop
 800c8e0:	3710      	adds	r7, #16
 800c8e2:	46bd      	mov	sp, r7
 800c8e4:	bd80      	pop	{r7, pc}
 800c8e6:	bf00      	nop
 800c8e8:	20000afc 	.word	0x20000afc

0800c8ec <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800c8ec:	b480      	push	{r7}
 800c8ee:	b083      	sub	sp, #12
 800c8f0:	af00      	add	r7, sp, #0
 800c8f2:	4603      	mov	r3, r0
 800c8f4:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800c8f6:	4a04      	ldr	r2, [pc, #16]	; (800c908 <LoRaMacEnableRequests+0x1c>)
 800c8f8:	79fb      	ldrb	r3, [r7, #7]
 800c8fa:	f882 3482 	strb.w	r3, [r2, #1154]	; 0x482
}
 800c8fe:	bf00      	nop
 800c900:	370c      	adds	r7, #12
 800c902:	46bd      	mov	sp, r7
 800c904:	bc80      	pop	{r7}
 800c906:	4770      	bx	lr
 800c908:	200004cc 	.word	0x200004cc

0800c90c <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800c90c:	b580      	push	{r7, lr}
 800c90e:	b082      	sub	sp, #8
 800c910:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800c912:	4b2c      	ldr	r3, [pc, #176]	; (800c9c4 <LoRaMacHandleRequestEvents+0xb8>)
 800c914:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c918:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800c91a:	4b2a      	ldr	r3, [pc, #168]	; (800c9c4 <LoRaMacHandleRequestEvents+0xb8>)
 800c91c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800c920:	2b00      	cmp	r3, #0
 800c922:	d14a      	bne.n	800c9ba <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800c924:	4b27      	ldr	r3, [pc, #156]	; (800c9c4 <LoRaMacHandleRequestEvents+0xb8>)
 800c926:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c92a:	f003 0301 	and.w	r3, r3, #1
 800c92e:	b2db      	uxtb	r3, r3
 800c930:	2b00      	cmp	r3, #0
 800c932:	d006      	beq.n	800c942 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800c934:	4a23      	ldr	r2, [pc, #140]	; (800c9c4 <LoRaMacHandleRequestEvents+0xb8>)
 800c936:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c93a:	f36f 0300 	bfc	r3, #0, #1
 800c93e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800c942:	4b20      	ldr	r3, [pc, #128]	; (800c9c4 <LoRaMacHandleRequestEvents+0xb8>)
 800c944:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800c948:	f003 0304 	and.w	r3, r3, #4
 800c94c:	b2db      	uxtb	r3, r3
 800c94e:	2b00      	cmp	r3, #0
 800c950:	d006      	beq.n	800c960 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800c952:	4a1c      	ldr	r2, [pc, #112]	; (800c9c4 <LoRaMacHandleRequestEvents+0xb8>)
 800c954:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c958:	f36f 0382 	bfc	r3, #2, #1
 800c95c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800c960:	2001      	movs	r0, #1
 800c962:	f7ff ffc3 	bl	800c8ec <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800c966:	793b      	ldrb	r3, [r7, #4]
 800c968:	f003 0301 	and.w	r3, r3, #1
 800c96c:	b2db      	uxtb	r3, r3
 800c96e:	2b00      	cmp	r3, #0
 800c970:	d005      	beq.n	800c97e <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800c972:	4b14      	ldr	r3, [pc, #80]	; (800c9c4 <LoRaMacHandleRequestEvents+0xb8>)
 800c974:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800c978:	681b      	ldr	r3, [r3, #0]
 800c97a:	4813      	ldr	r0, [pc, #76]	; (800c9c8 <LoRaMacHandleRequestEvents+0xbc>)
 800c97c:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800c97e:	793b      	ldrb	r3, [r7, #4]
 800c980:	f003 0304 	and.w	r3, r3, #4
 800c984:	b2db      	uxtb	r3, r3
 800c986:	2b00      	cmp	r3, #0
 800c988:	d00e      	beq.n	800c9a8 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800c98a:	4810      	ldr	r0, [pc, #64]	; (800c9cc <LoRaMacHandleRequestEvents+0xc0>)
 800c98c:	f004 fd2e 	bl	80113ec <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800c990:	f004 fd78 	bl	8011484 <LoRaMacConfirmQueueGetCnt>
 800c994:	4603      	mov	r3, r0
 800c996:	2b00      	cmp	r3, #0
 800c998:	d006      	beq.n	800c9a8 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800c99a:	4a0a      	ldr	r2, [pc, #40]	; (800c9c4 <LoRaMacHandleRequestEvents+0xb8>)
 800c99c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c9a0:	f043 0304 	orr.w	r3, r3, #4
 800c9a4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800c9a8:	f003 ffe8 	bl	801097c <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800c9ac:	4a05      	ldr	r2, [pc, #20]	; (800c9c4 <LoRaMacHandleRequestEvents+0xb8>)
 800c9ae:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c9b2:	f36f 1345 	bfc	r3, #5, #1
 800c9b6:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 800c9ba:	bf00      	nop
 800c9bc:	3708      	adds	r7, #8
 800c9be:	46bd      	mov	sp, r7
 800c9c0:	bd80      	pop	{r7, pc}
 800c9c2:	bf00      	nop
 800c9c4:	200004cc 	.word	0x200004cc
 800c9c8:	20000908 	.word	0x20000908
 800c9cc:	2000091c 	.word	0x2000091c

0800c9d0 <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 800c9d0:	b580      	push	{r7, lr}
 800c9d2:	b082      	sub	sp, #8
 800c9d4:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 800c9d6:	4b0a      	ldr	r3, [pc, #40]	; (800ca00 <LoRaMacHandleScheduleUplinkEvent+0x30>)
 800c9d8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800c9dc:	2b00      	cmp	r3, #0
 800c9de:	d10a      	bne.n	800c9f6 <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 800c9e0:	2300      	movs	r3, #0
 800c9e2:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 800c9e4:	1dfb      	adds	r3, r7, #7
 800c9e6:	4618      	mov	r0, r3
 800c9e8:	f004 fab4 	bl	8010f54 <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 800c9ec:	79fb      	ldrb	r3, [r7, #7]
 800c9ee:	2b00      	cmp	r3, #0
 800c9f0:	d001      	beq.n	800c9f6 <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 800c9f2:	f000 fbb7 	bl	800d164 <SetMlmeScheduleUplinkIndication>
        }
    }
}
 800c9f6:	bf00      	nop
 800c9f8:	3708      	adds	r7, #8
 800c9fa:	46bd      	mov	sp, r7
 800c9fc:	bd80      	pop	{r7, pc}
 800c9fe:	bf00      	nop
 800ca00:	200004cc 	.word	0x200004cc

0800ca04 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800ca04:	b580      	push	{r7, lr}
 800ca06:	b088      	sub	sp, #32
 800ca08:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800ca0a:	4b24      	ldr	r3, [pc, #144]	; (800ca9c <LoRaMacHandleIndicationEvents+0x98>)
 800ca0c:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ca10:	f003 0308 	and.w	r3, r3, #8
 800ca14:	b2db      	uxtb	r3, r3
 800ca16:	2b00      	cmp	r3, #0
 800ca18:	d00c      	beq.n	800ca34 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800ca1a:	4a20      	ldr	r2, [pc, #128]	; (800ca9c <LoRaMacHandleIndicationEvents+0x98>)
 800ca1c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ca20:	f36f 03c3 	bfc	r3, #3, #1
 800ca24:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 800ca28:	4b1c      	ldr	r3, [pc, #112]	; (800ca9c <LoRaMacHandleIndicationEvents+0x98>)
 800ca2a:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800ca2e:	68db      	ldr	r3, [r3, #12]
 800ca30:	481b      	ldr	r0, [pc, #108]	; (800caa0 <LoRaMacHandleIndicationEvents+0x9c>)
 800ca32:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 800ca34:	4b19      	ldr	r3, [pc, #100]	; (800ca9c <LoRaMacHandleIndicationEvents+0x98>)
 800ca36:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ca3a:	f003 0310 	and.w	r3, r3, #16
 800ca3e:	b2db      	uxtb	r3, r3
 800ca40:	2b00      	cmp	r3, #0
 800ca42:	d011      	beq.n	800ca68 <LoRaMacHandleIndicationEvents+0x64>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 800ca44:	2307      	movs	r3, #7
 800ca46:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800ca48:	2300      	movs	r3, #0
 800ca4a:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 800ca4c:	4b13      	ldr	r3, [pc, #76]	; (800ca9c <LoRaMacHandleIndicationEvents+0x98>)
 800ca4e:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800ca52:	68db      	ldr	r3, [r3, #12]
 800ca54:	1d3a      	adds	r2, r7, #4
 800ca56:	4610      	mov	r0, r2
 800ca58:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 800ca5a:	4a10      	ldr	r2, [pc, #64]	; (800ca9c <LoRaMacHandleIndicationEvents+0x98>)
 800ca5c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ca60:	f36f 1304 	bfc	r3, #4, #1
 800ca64:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800ca68:	4b0c      	ldr	r3, [pc, #48]	; (800ca9c <LoRaMacHandleIndicationEvents+0x98>)
 800ca6a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ca6e:	f003 0302 	and.w	r3, r3, #2
 800ca72:	b2db      	uxtb	r3, r3
 800ca74:	2b00      	cmp	r3, #0
 800ca76:	d00c      	beq.n	800ca92 <LoRaMacHandleIndicationEvents+0x8e>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800ca78:	4a08      	ldr	r2, [pc, #32]	; (800ca9c <LoRaMacHandleIndicationEvents+0x98>)
 800ca7a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ca7e:	f36f 0341 	bfc	r3, #1, #1
 800ca82:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 800ca86:	4b05      	ldr	r3, [pc, #20]	; (800ca9c <LoRaMacHandleIndicationEvents+0x98>)
 800ca88:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800ca8c:	685b      	ldr	r3, [r3, #4]
 800ca8e:	4805      	ldr	r0, [pc, #20]	; (800caa4 <LoRaMacHandleIndicationEvents+0xa0>)
 800ca90:	4798      	blx	r3
    }
}
 800ca92:	bf00      	nop
 800ca94:	3720      	adds	r7, #32
 800ca96:	46bd      	mov	sp, r7
 800ca98:	bd80      	pop	{r7, pc}
 800ca9a:	bf00      	nop
 800ca9c:	200004cc 	.word	0x200004cc
 800caa0:	20000930 	.word	0x20000930
 800caa4:	200008e8 	.word	0x200008e8

0800caa8 <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 800caa8:	b580      	push	{r7, lr}
 800caaa:	b082      	sub	sp, #8
 800caac:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800caae:	4b33      	ldr	r3, [pc, #204]	; (800cb7c <LoRaMacHandleMcpsRequest+0xd4>)
 800cab0:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cab4:	f003 0301 	and.w	r3, r3, #1
 800cab8:	b2db      	uxtb	r3, r3
 800caba:	2b00      	cmp	r3, #0
 800cabc:	d05a      	beq.n	800cb74 <LoRaMacHandleMcpsRequest+0xcc>
    {
        bool stopRetransmission = false;
 800cabe:	2300      	movs	r3, #0
 800cac0:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800cac2:	2300      	movs	r3, #0
 800cac4:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800cac6:	4b2d      	ldr	r3, [pc, #180]	; (800cb7c <LoRaMacHandleMcpsRequest+0xd4>)
 800cac8:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d004      	beq.n	800cada <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800cad0:	4b2a      	ldr	r3, [pc, #168]	; (800cb7c <LoRaMacHandleMcpsRequest+0xd4>)
 800cad2:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800cad6:	2b03      	cmp	r3, #3
 800cad8:	d104      	bne.n	800cae4 <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800cada:	f002 f8af 	bl	800ec3c <CheckRetransUnconfirmedUplink>
 800cade:	4603      	mov	r3, r0
 800cae0:	71fb      	strb	r3, [r7, #7]
 800cae2:	e022      	b.n	800cb2a <LoRaMacHandleMcpsRequest+0x82>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800cae4:	4b25      	ldr	r3, [pc, #148]	; (800cb7c <LoRaMacHandleMcpsRequest+0xd4>)
 800cae6:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800caea:	2b01      	cmp	r3, #1
 800caec:	d11d      	bne.n	800cb2a <LoRaMacHandleMcpsRequest+0x82>
        {
            if( MacCtx.AckTimeoutRetry == true )
 800caee:	4b23      	ldr	r3, [pc, #140]	; (800cb7c <LoRaMacHandleMcpsRequest+0xd4>)
 800caf0:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d016      	beq.n	800cb26 <LoRaMacHandleMcpsRequest+0x7e>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800caf8:	f002 f8ce 	bl	800ec98 <CheckRetransConfirmedUplink>
 800cafc:	4603      	mov	r3, r0
 800cafe:	71fb      	strb	r3, [r7, #7]

                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 800cb00:	4b1e      	ldr	r3, [pc, #120]	; (800cb7c <LoRaMacHandleMcpsRequest+0xd4>)
 800cb02:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cb06:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800cb0a:	2b00      	cmp	r3, #0
 800cb0c:	d10d      	bne.n	800cb2a <LoRaMacHandleMcpsRequest+0x82>
                {
                    if( stopRetransmission == false )
 800cb0e:	79fb      	ldrb	r3, [r7, #7]
 800cb10:	f083 0301 	eor.w	r3, r3, #1
 800cb14:	b2db      	uxtb	r3, r3
 800cb16:	2b00      	cmp	r3, #0
 800cb18:	d002      	beq.n	800cb20 <LoRaMacHandleMcpsRequest+0x78>
                    {
                        AckTimeoutRetriesProcess( );
 800cb1a:	f002 f91d 	bl	800ed58 <AckTimeoutRetriesProcess>
 800cb1e:	e004      	b.n	800cb2a <LoRaMacHandleMcpsRequest+0x82>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 800cb20:	f002 f95c 	bl	800eddc <AckTimeoutRetriesFinalize>
 800cb24:	e001      	b.n	800cb2a <LoRaMacHandleMcpsRequest+0x82>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 800cb26:	2301      	movs	r3, #1
 800cb28:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 800cb2a:	79fb      	ldrb	r3, [r7, #7]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	d00d      	beq.n	800cb4c <LoRaMacHandleMcpsRequest+0xa4>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800cb30:	4813      	ldr	r0, [pc, #76]	; (800cb80 <LoRaMacHandleMcpsRequest+0xd8>)
 800cb32:	f00d f909 	bl	8019d48 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800cb36:	4b11      	ldr	r3, [pc, #68]	; (800cb7c <LoRaMacHandleMcpsRequest+0xd4>)
 800cb38:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cb3c:	f023 0320 	bic.w	r3, r3, #32
 800cb40:	4a0e      	ldr	r2, [pc, #56]	; (800cb7c <LoRaMacHandleMcpsRequest+0xd4>)
 800cb42:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 800cb46:	f002 f8c9 	bl	800ecdc <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800cb4a:	e013      	b.n	800cb74 <LoRaMacHandleMcpsRequest+0xcc>
        else if( waitForRetransmission == false )
 800cb4c:	79bb      	ldrb	r3, [r7, #6]
 800cb4e:	f083 0301 	eor.w	r3, r3, #1
 800cb52:	b2db      	uxtb	r3, r3
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d00d      	beq.n	800cb74 <LoRaMacHandleMcpsRequest+0xcc>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800cb58:	4a08      	ldr	r2, [pc, #32]	; (800cb7c <LoRaMacHandleMcpsRequest+0xd4>)
 800cb5a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800cb5e:	f36f 1345 	bfc	r3, #5, #1
 800cb62:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 800cb66:	4b05      	ldr	r3, [pc, #20]	; (800cb7c <LoRaMacHandleMcpsRequest+0xd4>)
 800cb68:	2200      	movs	r2, #0
 800cb6a:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
            OnTxDelayedTimerEvent( NULL );
 800cb6e:	2000      	movs	r0, #0
 800cb70:	f000 f88c 	bl	800cc8c <OnTxDelayedTimerEvent>
}
 800cb74:	bf00      	nop
 800cb76:	3708      	adds	r7, #8
 800cb78:	46bd      	mov	sp, r7
 800cb7a:	bd80      	pop	{r7, pc}
 800cb7c:	200004cc 	.word	0x200004cc
 800cb80:	20000834 	.word	0x20000834

0800cb84 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800cb84:	b580      	push	{r7, lr}
 800cb86:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800cb88:	4b1b      	ldr	r3, [pc, #108]	; (800cbf8 <LoRaMacHandleMlmeRequest+0x74>)
 800cb8a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cb8e:	f003 0304 	and.w	r3, r3, #4
 800cb92:	b2db      	uxtb	r3, r3
 800cb94:	2b00      	cmp	r3, #0
 800cb96:	d02c      	beq.n	800cbf2 <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800cb98:	2001      	movs	r0, #1
 800cb9a:	f004 fc0d 	bl	80113b8 <LoRaMacConfirmQueueIsCmdActive>
 800cb9e:	4603      	mov	r3, r0
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d012      	beq.n	800cbca <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800cba4:	2001      	movs	r0, #1
 800cba6:	f004 fba9 	bl	80112fc <LoRaMacConfirmQueueGetStatus>
 800cbaa:	4603      	mov	r3, r0
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d103      	bne.n	800cbb8 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800cbb0:	4b11      	ldr	r3, [pc, #68]	; (800cbf8 <LoRaMacHandleMlmeRequest+0x74>)
 800cbb2:	2200      	movs	r2, #0
 800cbb4:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cbb8:	4b0f      	ldr	r3, [pc, #60]	; (800cbf8 <LoRaMacHandleMlmeRequest+0x74>)
 800cbba:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cbbe:	f023 0302 	bic.w	r3, r3, #2
 800cbc2:	4a0d      	ldr	r2, [pc, #52]	; (800cbf8 <LoRaMacHandleMlmeRequest+0x74>)
 800cbc4:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 800cbc8:	e013      	b.n	800cbf2 <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800cbca:	2005      	movs	r0, #5
 800cbcc:	f004 fbf4 	bl	80113b8 <LoRaMacConfirmQueueIsCmdActive>
 800cbd0:	4603      	mov	r3, r0
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d105      	bne.n	800cbe2 <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 800cbd6:	2006      	movs	r0, #6
 800cbd8:	f004 fbee 	bl	80113b8 <LoRaMacConfirmQueueIsCmdActive>
 800cbdc:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800cbde:	2b00      	cmp	r3, #0
 800cbe0:	d007      	beq.n	800cbf2 <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cbe2:	4b05      	ldr	r3, [pc, #20]	; (800cbf8 <LoRaMacHandleMlmeRequest+0x74>)
 800cbe4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cbe8:	f023 0302 	bic.w	r3, r3, #2
 800cbec:	4a02      	ldr	r2, [pc, #8]	; (800cbf8 <LoRaMacHandleMlmeRequest+0x74>)
 800cbee:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 800cbf2:	bf00      	nop
 800cbf4:	bd80      	pop	{r7, pc}
 800cbf6:	bf00      	nop
 800cbf8:	200004cc 	.word	0x200004cc

0800cbfc <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800cbfc:	b580      	push	{r7, lr}
 800cbfe:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800cc00:	200c      	movs	r0, #12
 800cc02:	f004 fbd9 	bl	80113b8 <LoRaMacConfirmQueueIsCmdActive>
 800cc06:	4603      	mov	r3, r0
 800cc08:	2b00      	cmp	r3, #0
 800cc0a:	d019      	beq.n	800cc40 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800cc0c:	4b0e      	ldr	r3, [pc, #56]	; (800cc48 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cc0e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cc12:	f003 0301 	and.w	r3, r3, #1
 800cc16:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800cc18:	2b00      	cmp	r3, #0
 800cc1a:	d111      	bne.n	800cc40 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800cc1c:	4b0a      	ldr	r3, [pc, #40]	; (800cc48 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cc1e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800cc22:	f003 0304 	and.w	r3, r3, #4
 800cc26:	b2db      	uxtb	r3, r3
 800cc28:	2b00      	cmp	r3, #0
 800cc2a:	d009      	beq.n	800cc40 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cc2c:	4b06      	ldr	r3, [pc, #24]	; (800cc48 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cc2e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cc32:	f023 0302 	bic.w	r3, r3, #2
 800cc36:	4a04      	ldr	r2, [pc, #16]	; (800cc48 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800cc38:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 800cc3c:	2301      	movs	r3, #1
 800cc3e:	e000      	b.n	800cc42 <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800cc40:	2300      	movs	r3, #0
}
 800cc42:	4618      	mov	r0, r3
 800cc44:	bd80      	pop	{r7, pc}
 800cc46:	bf00      	nop
 800cc48:	200004cc 	.word	0x200004cc

0800cc4c <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 800cc4c:	b480      	push	{r7}
 800cc4e:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800cc50:	4b0d      	ldr	r3, [pc, #52]	; (800cc88 <LoRaMacCheckForRxAbort+0x3c>)
 800cc52:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cc56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d00f      	beq.n	800cc7e <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800cc5e:	4b0a      	ldr	r3, [pc, #40]	; (800cc88 <LoRaMacCheckForRxAbort+0x3c>)
 800cc60:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cc64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cc68:	4a07      	ldr	r2, [pc, #28]	; (800cc88 <LoRaMacCheckForRxAbort+0x3c>)
 800cc6a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800cc6e:	4b06      	ldr	r3, [pc, #24]	; (800cc88 <LoRaMacCheckForRxAbort+0x3c>)
 800cc70:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cc74:	f023 0302 	bic.w	r3, r3, #2
 800cc78:	4a03      	ldr	r2, [pc, #12]	; (800cc88 <LoRaMacCheckForRxAbort+0x3c>)
 800cc7a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 800cc7e:	bf00      	nop
 800cc80:	46bd      	mov	sp, r7
 800cc82:	bc80      	pop	{r7}
 800cc84:	4770      	bx	lr
 800cc86:	bf00      	nop
 800cc88:	200004cc 	.word	0x200004cc

0800cc8c <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800cc8c:	b580      	push	{r7, lr}
 800cc8e:	b082      	sub	sp, #8
 800cc90:	af00      	add	r7, sp, #0
 800cc92:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800cc94:	4818      	ldr	r0, [pc, #96]	; (800ccf8 <OnTxDelayedTimerEvent+0x6c>)
 800cc96:	f00d f857 	bl	8019d48 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800cc9a:	4b18      	ldr	r3, [pc, #96]	; (800ccfc <OnTxDelayedTimerEvent+0x70>)
 800cc9c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800cca0:	f023 0320 	bic.w	r3, r3, #32
 800cca4:	4a15      	ldr	r2, [pc, #84]	; (800ccfc <OnTxDelayedTimerEvent+0x70>)
 800cca6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800ccaa:	2001      	movs	r0, #1
 800ccac:	f001 f9a8 	bl	800e000 <ScheduleTx>
 800ccb0:	4603      	mov	r3, r0
 800ccb2:	2b00      	cmp	r3, #0
 800ccb4:	d01a      	beq.n	800ccec <OnTxDelayedTimerEvent+0x60>
 800ccb6:	2b0b      	cmp	r3, #11
 800ccb8:	d018      	beq.n	800ccec <OnTxDelayedTimerEvent+0x60>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800ccba:	4b10      	ldr	r3, [pc, #64]	; (800ccfc <OnTxDelayedTimerEvent+0x70>)
 800ccbc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ccc0:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800ccc4:	b2da      	uxtb	r2, r3
 800ccc6:	4b0d      	ldr	r3, [pc, #52]	; (800ccfc <OnTxDelayedTimerEvent+0x70>)
 800ccc8:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800cccc:	4b0b      	ldr	r3, [pc, #44]	; (800ccfc <OnTxDelayedTimerEvent+0x70>)
 800ccce:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800ccd2:	4b0a      	ldr	r3, [pc, #40]	; (800ccfc <OnTxDelayedTimerEvent+0x70>)
 800ccd4:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800ccd8:	4b08      	ldr	r3, [pc, #32]	; (800ccfc <OnTxDelayedTimerEvent+0x70>)
 800ccda:	2209      	movs	r2, #9
 800ccdc:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800cce0:	2009      	movs	r0, #9
 800cce2:	f004 fb35 	bl	8011350 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800cce6:	f001 fff9 	bl	800ecdc <StopRetransmission>
            break;
 800ccea:	e000      	b.n	800ccee <OnTxDelayedTimerEvent+0x62>
            break;
 800ccec:	bf00      	nop
        }
    }
}
 800ccee:	bf00      	nop
 800ccf0:	3708      	adds	r7, #8
 800ccf2:	46bd      	mov	sp, r7
 800ccf4:	bd80      	pop	{r7, pc}
 800ccf6:	bf00      	nop
 800ccf8:	20000834 	.word	0x20000834
 800ccfc:	200004cc 	.word	0x200004cc

0800cd00 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800cd00:	b580      	push	{r7, lr}
 800cd02:	b082      	sub	sp, #8
 800cd04:	af00      	add	r7, sp, #0
 800cd06:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800cd08:	4b17      	ldr	r3, [pc, #92]	; (800cd68 <OnRxWindow1TimerEvent+0x68>)
 800cd0a:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800cd0e:	4b16      	ldr	r3, [pc, #88]	; (800cd68 <OnRxWindow1TimerEvent+0x68>)
 800cd10:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = MacCtx.NvmCtx->MacParams.Rx1DrOffset;
 800cd14:	4b14      	ldr	r3, [pc, #80]	; (800cd68 <OnRxWindow1TimerEvent+0x68>)
 800cd16:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cd1a:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800cd1e:	b25a      	sxtb	r2, r3
 800cd20:	4b11      	ldr	r3, [pc, #68]	; (800cd68 <OnRxWindow1TimerEvent+0x68>)
 800cd22:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800cd26:	4b10      	ldr	r3, [pc, #64]	; (800cd68 <OnRxWindow1TimerEvent+0x68>)
 800cd28:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cd2c:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800cd30:	4b0d      	ldr	r3, [pc, #52]	; (800cd68 <OnRxWindow1TimerEvent+0x68>)
 800cd32:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800cd36:	4b0c      	ldr	r3, [pc, #48]	; (800cd68 <OnRxWindow1TimerEvent+0x68>)
 800cd38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cd3c:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800cd40:	4b09      	ldr	r3, [pc, #36]	; (800cd68 <OnRxWindow1TimerEvent+0x68>)
 800cd42:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800cd46:	4b08      	ldr	r3, [pc, #32]	; (800cd68 <OnRxWindow1TimerEvent+0x68>)
 800cd48:	2200      	movs	r2, #0
 800cd4a:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800cd4e:	4b06      	ldr	r3, [pc, #24]	; (800cd68 <OnRxWindow1TimerEvent+0x68>)
 800cd50:	2200      	movs	r2, #0
 800cd52:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800cd56:	4905      	ldr	r1, [pc, #20]	; (800cd6c <OnRxWindow1TimerEvent+0x6c>)
 800cd58:	4805      	ldr	r0, [pc, #20]	; (800cd70 <OnRxWindow1TimerEvent+0x70>)
 800cd5a:	f001 fb91 	bl	800e480 <RxWindowSetup>
}
 800cd5e:	bf00      	nop
 800cd60:	3708      	adds	r7, #8
 800cd62:	46bd      	mov	sp, r7
 800cd64:	bd80      	pop	{r7, pc}
 800cd66:	bf00      	nop
 800cd68:	200004cc 	.word	0x200004cc
 800cd6c:	20000884 	.word	0x20000884
 800cd70:	2000084c 	.word	0x2000084c

0800cd74 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800cd74:	b580      	push	{r7, lr}
 800cd76:	b082      	sub	sp, #8
 800cd78:	af00      	add	r7, sp, #0
 800cd7a:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800cd7c:	4b19      	ldr	r3, [pc, #100]	; (800cde4 <OnRxWindow2TimerEvent+0x70>)
 800cd7e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800cd82:	2b00      	cmp	r3, #0
 800cd84:	d02a      	beq.n	800cddc <OnRxWindow2TimerEvent+0x68>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800cd86:	4b17      	ldr	r3, [pc, #92]	; (800cde4 <OnRxWindow2TimerEvent+0x70>)
 800cd88:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800cd8c:	4b15      	ldr	r3, [pc, #84]	; (800cde4 <OnRxWindow2TimerEvent+0x70>)
 800cd8e:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 800cd92:	4b14      	ldr	r3, [pc, #80]	; (800cde4 <OnRxWindow2TimerEvent+0x70>)
 800cd94:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cd98:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800cd9c:	4a11      	ldr	r2, [pc, #68]	; (800cde4 <OnRxWindow2TimerEvent+0x70>)
 800cd9e:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800cda2:	4b10      	ldr	r3, [pc, #64]	; (800cde4 <OnRxWindow2TimerEvent+0x70>)
 800cda4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cda8:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800cdac:	4b0d      	ldr	r3, [pc, #52]	; (800cde4 <OnRxWindow2TimerEvent+0x70>)
 800cdae:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800cdb2:	4b0c      	ldr	r3, [pc, #48]	; (800cde4 <OnRxWindow2TimerEvent+0x70>)
 800cdb4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cdb8:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800cdbc:	4b09      	ldr	r3, [pc, #36]	; (800cde4 <OnRxWindow2TimerEvent+0x70>)
 800cdbe:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800cdc2:	4b08      	ldr	r3, [pc, #32]	; (800cde4 <OnRxWindow2TimerEvent+0x70>)
 800cdc4:	2200      	movs	r2, #0
 800cdc6:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800cdca:	4b06      	ldr	r3, [pc, #24]	; (800cde4 <OnRxWindow2TimerEvent+0x70>)
 800cdcc:	2201      	movs	r2, #1
 800cdce:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800cdd2:	4905      	ldr	r1, [pc, #20]	; (800cde8 <OnRxWindow2TimerEvent+0x74>)
 800cdd4:	4805      	ldr	r0, [pc, #20]	; (800cdec <OnRxWindow2TimerEvent+0x78>)
 800cdd6:	f001 fb53 	bl	800e480 <RxWindowSetup>
 800cdda:	e000      	b.n	800cdde <OnRxWindow2TimerEvent+0x6a>
        return;
 800cddc:	bf00      	nop
}
 800cdde:	3708      	adds	r7, #8
 800cde0:	46bd      	mov	sp, r7
 800cde2:	bd80      	pop	{r7, pc}
 800cde4:	200004cc 	.word	0x200004cc
 800cde8:	20000898 	.word	0x20000898
 800cdec:	20000864 	.word	0x20000864

0800cdf0 <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 800cdf0:	b580      	push	{r7, lr}
 800cdf2:	b082      	sub	sp, #8
 800cdf4:	af00      	add	r7, sp, #0
 800cdf6:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 800cdf8:	4816      	ldr	r0, [pc, #88]	; (800ce54 <OnAckTimeoutTimerEvent+0x64>)
 800cdfa:	f00c ffa5 	bl	8019d48 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 800cdfe:	4b16      	ldr	r3, [pc, #88]	; (800ce58 <OnAckTimeoutTimerEvent+0x68>)
 800ce00:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d003      	beq.n	800ce10 <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 800ce08:	4b13      	ldr	r3, [pc, #76]	; (800ce58 <OnAckTimeoutTimerEvent+0x68>)
 800ce0a:	2201      	movs	r2, #1
 800ce0c:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800ce10:	4b11      	ldr	r3, [pc, #68]	; (800ce58 <OnAckTimeoutTimerEvent+0x68>)
 800ce12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ce16:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ce1a:	2b02      	cmp	r3, #2
 800ce1c:	d106      	bne.n	800ce2c <OnAckTimeoutTimerEvent+0x3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800ce1e:	4a0e      	ldr	r2, [pc, #56]	; (800ce58 <OnAckTimeoutTimerEvent+0x68>)
 800ce20:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800ce24:	f043 0320 	orr.w	r3, r3, #32
 800ce28:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800ce2c:	4b0a      	ldr	r3, [pc, #40]	; (800ce58 <OnAckTimeoutTimerEvent+0x68>)
 800ce2e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ce32:	2b00      	cmp	r3, #0
 800ce34:	d00a      	beq.n	800ce4c <OnAckTimeoutTimerEvent+0x5c>
 800ce36:	4b08      	ldr	r3, [pc, #32]	; (800ce58 <OnAckTimeoutTimerEvent+0x68>)
 800ce38:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ce3c:	68db      	ldr	r3, [r3, #12]
 800ce3e:	2b00      	cmp	r3, #0
 800ce40:	d004      	beq.n	800ce4c <OnAckTimeoutTimerEvent+0x5c>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800ce42:	4b05      	ldr	r3, [pc, #20]	; (800ce58 <OnAckTimeoutTimerEvent+0x68>)
 800ce44:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ce48:	68db      	ldr	r3, [r3, #12]
 800ce4a:	4798      	blx	r3
    }
}
 800ce4c:	bf00      	nop
 800ce4e:	3708      	adds	r7, #8
 800ce50:	46bd      	mov	sp, r7
 800ce52:	bd80      	pop	{r7, pc}
 800ce54:	200008c4 	.word	0x200008c4
 800ce58:	200004cc 	.word	0x200004cc

0800ce5c <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 800ce5c:	b580      	push	{r7, lr}
 800ce5e:	b084      	sub	sp, #16
 800ce60:	af00      	add	r7, sp, #0
 800ce62:	60ba      	str	r2, [r7, #8]
 800ce64:	607b      	str	r3, [r7, #4]
 800ce66:	4603      	mov	r3, r0
 800ce68:	73fb      	strb	r3, [r7, #15]
 800ce6a:	460b      	mov	r3, r1
 800ce6c:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800ce6e:	68bb      	ldr	r3, [r7, #8]
 800ce70:	2b00      	cmp	r3, #0
 800ce72:	d005      	beq.n	800ce80 <GetFCntDown+0x24>
 800ce74:	69fb      	ldr	r3, [r7, #28]
 800ce76:	2b00      	cmp	r3, #0
 800ce78:	d002      	beq.n	800ce80 <GetFCntDown+0x24>
 800ce7a:	6a3b      	ldr	r3, [r7, #32]
 800ce7c:	2b00      	cmp	r3, #0
 800ce7e:	d101      	bne.n	800ce84 <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800ce80:	230a      	movs	r3, #10
 800ce82:	e029      	b.n	800ced8 <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 800ce84:	7bfb      	ldrb	r3, [r7, #15]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d016      	beq.n	800ceb8 <GetFCntDown+0x5c>
 800ce8a:	2b01      	cmp	r3, #1
 800ce8c:	d118      	bne.n	800cec0 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 800ce8e:	79bb      	ldrb	r3, [r7, #6]
 800ce90:	2b01      	cmp	r3, #1
 800ce92:	d10d      	bne.n	800ceb0 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800ce94:	7bbb      	ldrb	r3, [r7, #14]
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	d002      	beq.n	800cea0 <GetFCntDown+0x44>
 800ce9a:	7bbb      	ldrb	r3, [r7, #14]
 800ce9c:	2b03      	cmp	r3, #3
 800ce9e:	d103      	bne.n	800cea8 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 800cea0:	69fb      	ldr	r3, [r7, #28]
 800cea2:	2202      	movs	r2, #2
 800cea4:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 800cea6:	e00d      	b.n	800cec4 <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 800cea8:	69fb      	ldr	r3, [r7, #28]
 800ceaa:	2201      	movs	r2, #1
 800ceac:	701a      	strb	r2, [r3, #0]
            break;
 800ceae:	e009      	b.n	800cec4 <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 800ceb0:	69fb      	ldr	r3, [r7, #28]
 800ceb2:	2203      	movs	r2, #3
 800ceb4:	701a      	strb	r2, [r3, #0]
            break;
 800ceb6:	e005      	b.n	800cec4 <GetFCntDown+0x68>
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 800ceb8:	69fb      	ldr	r3, [r7, #28]
 800ceba:	2204      	movs	r2, #4
 800cebc:	701a      	strb	r2, [r3, #0]
            break;
 800cebe:	e001      	b.n	800cec4 <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 800cec0:	2305      	movs	r3, #5
 800cec2:	e009      	b.n	800ced8 <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 800cec4:	69fb      	ldr	r3, [r7, #28]
 800cec6:	7818      	ldrb	r0, [r3, #0]
 800cec8:	68bb      	ldr	r3, [r7, #8]
 800ceca:	89db      	ldrh	r3, [r3, #14]
 800cecc:	461a      	mov	r2, r3
 800cece:	8b39      	ldrh	r1, [r7, #24]
 800ced0:	6a3b      	ldr	r3, [r7, #32]
 800ced2:	f004 fe71 	bl	8011bb8 <LoRaMacCryptoGetFCntDown>
 800ced6:	4603      	mov	r3, r0
}
 800ced8:	4618      	mov	r0, r3
 800ceda:	3710      	adds	r7, #16
 800cedc:	46bd      	mov	sp, r7
 800cede:	bd80      	pop	{r7, pc}

0800cee0 <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 800cee0:	b5b0      	push	{r4, r5, r7, lr}
 800cee2:	b084      	sub	sp, #16
 800cee4:	af00      	add	r7, sp, #0
 800cee6:	4603      	mov	r3, r0
 800cee8:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ceea:	2303      	movs	r3, #3
 800ceec:	73fb      	strb	r3, [r7, #15]

    switch( MacCtx.NvmCtx->DeviceClass )
 800ceee:	4b71      	ldr	r3, [pc, #452]	; (800d0b4 <SwitchClass+0x1d4>)
 800cef0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cef4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800cef8:	2b02      	cmp	r3, #2
 800cefa:	f000 80c1 	beq.w	800d080 <SwitchClass+0x1a0>
 800cefe:	2b02      	cmp	r3, #2
 800cf00:	f300 80d2 	bgt.w	800d0a8 <SwitchClass+0x1c8>
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d003      	beq.n	800cf10 <SwitchClass+0x30>
 800cf08:	2b01      	cmp	r3, #1
 800cf0a:	f000 80a9 	beq.w	800d060 <SwitchClass+0x180>
 800cf0e:	e0cb      	b.n	800d0a8 <SwitchClass+0x1c8>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 800cf10:	79fb      	ldrb	r3, [r7, #7]
 800cf12:	2b00      	cmp	r3, #0
 800cf14:	d10b      	bne.n	800cf2e <SwitchClass+0x4e>
            {
                // Revert back RxC parameters
                MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 800cf16:	4b67      	ldr	r3, [pc, #412]	; (800d0b4 <SwitchClass+0x1d4>)
 800cf18:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800cf1c:	4b65      	ldr	r3, [pc, #404]	; (800d0b4 <SwitchClass+0x1d4>)
 800cf1e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf22:	33b0      	adds	r3, #176	; 0xb0
 800cf24:	32a8      	adds	r2, #168	; 0xa8
 800cf26:	e892 0003 	ldmia.w	r2, {r0, r1}
 800cf2a:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 800cf2e:	79fb      	ldrb	r3, [r7, #7]
 800cf30:	2b01      	cmp	r3, #1
 800cf32:	d10e      	bne.n	800cf52 <SwitchClass+0x72>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 800cf34:	79fb      	ldrb	r3, [r7, #7]
 800cf36:	4618      	mov	r0, r3
 800cf38:	f003 fd26 	bl	8010988 <LoRaMacClassBSwitchClass>
 800cf3c:	4603      	mov	r3, r0
 800cf3e:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 800cf40:	7bfb      	ldrb	r3, [r7, #15]
 800cf42:	2b00      	cmp	r3, #0
 800cf44:	d105      	bne.n	800cf52 <SwitchClass+0x72>
                {
                    MacCtx.NvmCtx->DeviceClass = deviceClass;
 800cf46:	4b5b      	ldr	r3, [pc, #364]	; (800d0b4 <SwitchClass+0x1d4>)
 800cf48:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf4c:	79fa      	ldrb	r2, [r7, #7]
 800cf4e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
                }
            }

            if( deviceClass == CLASS_C )
 800cf52:	79fb      	ldrb	r3, [r7, #7]
 800cf54:	2b02      	cmp	r3, #2
 800cf56:	f040 80a2 	bne.w	800d09e <SwitchClass+0x1be>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800cf5a:	4b56      	ldr	r3, [pc, #344]	; (800d0b4 <SwitchClass+0x1d4>)
 800cf5c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf60:	79fa      	ldrb	r2, [r7, #7]
 800cf62:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800cf66:	4a53      	ldr	r2, [pc, #332]	; (800d0b4 <SwitchClass+0x1d4>)
 800cf68:	4b52      	ldr	r3, [pc, #328]	; (800d0b4 <SwitchClass+0x1d4>)
 800cf6a:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800cf6e:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800cf72:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800cf74:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800cf76:	682b      	ldr	r3, [r5, #0]
 800cf78:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800cf7a:	4b4e      	ldr	r3, [pc, #312]	; (800d0b4 <SwitchClass+0x1d4>)
 800cf7c:	2202      	movs	r2, #2
 800cf7e:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800cf82:	2300      	movs	r3, #0
 800cf84:	73bb      	strb	r3, [r7, #14]
 800cf86:	e05b      	b.n	800d040 <SwitchClass+0x160>
                {
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 800cf88:	4b4a      	ldr	r3, [pc, #296]	; (800d0b4 <SwitchClass+0x1d4>)
 800cf8a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800cf8e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cf92:	212c      	movs	r1, #44	; 0x2c
 800cf94:	fb01 f303 	mul.w	r3, r1, r3
 800cf98:	4413      	add	r3, r2
 800cf9a:	3352      	adds	r3, #82	; 0x52
 800cf9c:	781b      	ldrb	r3, [r3, #0]
 800cf9e:	2b00      	cmp	r3, #0
 800cfa0:	d048      	beq.n	800d034 <SwitchClass+0x154>
                    {
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 800cfa2:	4b44      	ldr	r3, [pc, #272]	; (800d0b4 <SwitchClass+0x1d4>)
 800cfa4:	f8d3 1484 	ldr.w	r1, [r3, #1156]	; 0x484
 800cfa8:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800cfac:	4b41      	ldr	r3, [pc, #260]	; (800d0b4 <SwitchClass+0x1d4>)
 800cfae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cfb2:	202c      	movs	r0, #44	; 0x2c
 800cfb4:	fb00 f202 	mul.w	r2, r0, r2
 800cfb8:	440a      	add	r2, r1
 800cfba:	3268      	adds	r2, #104	; 0x68
 800cfbc:	6812      	ldr	r2, [r2, #0]
 800cfbe:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 800cfc2:	4b3c      	ldr	r3, [pc, #240]	; (800d0b4 <SwitchClass+0x1d4>)
 800cfc4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800cfc8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800cfcc:	212c      	movs	r1, #44	; 0x2c
 800cfce:	fb01 f303 	mul.w	r3, r1, r3
 800cfd2:	4413      	add	r3, r2
 800cfd4:	336c      	adds	r3, #108	; 0x6c
 800cfd6:	f993 2000 	ldrsb.w	r2, [r3]
 800cfda:	4b36      	ldr	r3, [pc, #216]	; (800d0b4 <SwitchClass+0x1d4>)
 800cfdc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cfe0:	b2d2      	uxtb	r2, r2
 800cfe2:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800cfe6:	4b33      	ldr	r3, [pc, #204]	; (800d0b4 <SwitchClass+0x1d4>)
 800cfe8:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800cfec:	4b31      	ldr	r3, [pc, #196]	; (800d0b4 <SwitchClass+0x1d4>)
 800cfee:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 800cff2:	4b30      	ldr	r3, [pc, #192]	; (800d0b4 <SwitchClass+0x1d4>)
 800cff4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cff8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800cffc:	4a2d      	ldr	r2, [pc, #180]	; (800d0b4 <SwitchClass+0x1d4>)
 800cffe:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800d002:	4b2c      	ldr	r3, [pc, #176]	; (800d0b4 <SwitchClass+0x1d4>)
 800d004:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d008:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800d00c:	4b29      	ldr	r3, [pc, #164]	; (800d0b4 <SwitchClass+0x1d4>)
 800d00e:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800d012:	4b28      	ldr	r3, [pc, #160]	; (800d0b4 <SwitchClass+0x1d4>)
 800d014:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d018:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800d01c:	4b25      	ldr	r3, [pc, #148]	; (800d0b4 <SwitchClass+0x1d4>)
 800d01e:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800d022:	4b24      	ldr	r3, [pc, #144]	; (800d0b4 <SwitchClass+0x1d4>)
 800d024:	2203      	movs	r2, #3
 800d026:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800d02a:	4b22      	ldr	r3, [pc, #136]	; (800d0b4 <SwitchClass+0x1d4>)
 800d02c:	2201      	movs	r2, #1
 800d02e:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 800d032:	e009      	b.n	800d048 <SwitchClass+0x168>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800d034:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d038:	b2db      	uxtb	r3, r3
 800d03a:	3301      	adds	r3, #1
 800d03c:	b2db      	uxtb	r3, r3
 800d03e:	73bb      	strb	r3, [r7, #14]
 800d040:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d044:	2b00      	cmp	r3, #0
 800d046:	dd9f      	ble.n	800cf88 <SwitchClass+0xa8>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 800d048:	4b1a      	ldr	r3, [pc, #104]	; (800d0b4 <SwitchClass+0x1d4>)
 800d04a:	2200      	movs	r2, #0
 800d04c:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 800d050:	4b19      	ldr	r3, [pc, #100]	; (800d0b8 <SwitchClass+0x1d8>)
 800d052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d054:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 800d056:	f001 fa43 	bl	800e4e0 <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 800d05a:	2300      	movs	r3, #0
 800d05c:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800d05e:	e01e      	b.n	800d09e <SwitchClass+0x1be>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 800d060:	79fb      	ldrb	r3, [r7, #7]
 800d062:	4618      	mov	r0, r3
 800d064:	f003 fc90 	bl	8010988 <LoRaMacClassBSwitchClass>
 800d068:	4603      	mov	r3, r0
 800d06a:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 800d06c:	7bfb      	ldrb	r3, [r7, #15]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d117      	bne.n	800d0a2 <SwitchClass+0x1c2>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800d072:	4b10      	ldr	r3, [pc, #64]	; (800d0b4 <SwitchClass+0x1d4>)
 800d074:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d078:	79fa      	ldrb	r2, [r7, #7]
 800d07a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
            }
            break;
 800d07e:	e010      	b.n	800d0a2 <SwitchClass+0x1c2>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 800d080:	79fb      	ldrb	r3, [r7, #7]
 800d082:	2b00      	cmp	r3, #0
 800d084:	d10f      	bne.n	800d0a6 <SwitchClass+0x1c6>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800d086:	4b0b      	ldr	r3, [pc, #44]	; (800d0b4 <SwitchClass+0x1d4>)
 800d088:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d08c:	79fa      	ldrb	r2, [r7, #7]
 800d08e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 800d092:	4b09      	ldr	r3, [pc, #36]	; (800d0b8 <SwitchClass+0x1d8>)
 800d094:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d096:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 800d098:	2300      	movs	r3, #0
 800d09a:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800d09c:	e003      	b.n	800d0a6 <SwitchClass+0x1c6>
            break;
 800d09e:	bf00      	nop
 800d0a0:	e002      	b.n	800d0a8 <SwitchClass+0x1c8>
            break;
 800d0a2:	bf00      	nop
 800d0a4:	e000      	b.n	800d0a8 <SwitchClass+0x1c8>
            break;
 800d0a6:	bf00      	nop
        }
    }

    return status;
 800d0a8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0aa:	4618      	mov	r0, r3
 800d0ac:	3710      	adds	r7, #16
 800d0ae:	46bd      	mov	sp, r7
 800d0b0:	bdb0      	pop	{r4, r5, r7, pc}
 800d0b2:	bf00      	nop
 800d0b4:	200004cc 	.word	0x200004cc
 800d0b8:	0801b480 	.word	0x0801b480

0800d0bc <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 800d0bc:	b580      	push	{r7, lr}
 800d0be:	b086      	sub	sp, #24
 800d0c0:	af00      	add	r7, sp, #0
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800d0c6:	4b12      	ldr	r3, [pc, #72]	; (800d110 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800d0c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d0cc:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d0d0:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 800d0d2:	79fb      	ldrb	r3, [r7, #7]
 800d0d4:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800d0d6:	230d      	movs	r3, #13
 800d0d8:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 800d0da:	4b0d      	ldr	r3, [pc, #52]	; (800d110 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800d0dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d0e0:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 800d0e4:	2b00      	cmp	r3, #0
 800d0e6:	d001      	beq.n	800d0ec <GetMaxAppPayloadWithoutFOptsLength+0x30>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800d0e8:	230e      	movs	r3, #14
 800d0ea:	743b      	strb	r3, [r7, #16]
    }

    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800d0ec:	4b08      	ldr	r3, [pc, #32]	; (800d110 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800d0ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d0f2:	781b      	ldrb	r3, [r3, #0]
 800d0f4:	f107 0210 	add.w	r2, r7, #16
 800d0f8:	4611      	mov	r1, r2
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	f005 fbb9 	bl	8012872 <RegionGetPhyParam>
 800d100:	4603      	mov	r3, r0
 800d102:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 800d104:	68fb      	ldr	r3, [r7, #12]
 800d106:	b2db      	uxtb	r3, r3
}
 800d108:	4618      	mov	r0, r3
 800d10a:	3718      	adds	r7, #24
 800d10c:	46bd      	mov	sp, r7
 800d10e:	bd80      	pop	{r7, pc}
 800d110:	200004cc 	.word	0x200004cc

0800d114 <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 800d114:	b580      	push	{r7, lr}
 800d116:	b084      	sub	sp, #16
 800d118:	af00      	add	r7, sp, #0
 800d11a:	4603      	mov	r3, r0
 800d11c:	71fb      	strb	r3, [r7, #7]
 800d11e:	460b      	mov	r3, r1
 800d120:	71bb      	strb	r3, [r7, #6]
 800d122:	4613      	mov	r3, r2
 800d124:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 800d126:	2300      	movs	r3, #0
 800d128:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 800d12a:	2300      	movs	r3, #0
 800d12c:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800d12e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800d132:	4618      	mov	r0, r3
 800d134:	f7ff ffc2 	bl	800d0bc <GetMaxAppPayloadWithoutFOptsLength>
 800d138:	4603      	mov	r3, r0
 800d13a:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 800d13c:	79fb      	ldrb	r3, [r7, #7]
 800d13e:	b29a      	uxth	r2, r3
 800d140:	797b      	ldrb	r3, [r7, #5]
 800d142:	b29b      	uxth	r3, r3
 800d144:	4413      	add	r3, r2
 800d146:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800d148:	89ba      	ldrh	r2, [r7, #12]
 800d14a:	89fb      	ldrh	r3, [r7, #14]
 800d14c:	429a      	cmp	r2, r3
 800d14e:	d804      	bhi.n	800d15a <ValidatePayloadLength+0x46>
 800d150:	89bb      	ldrh	r3, [r7, #12]
 800d152:	2bff      	cmp	r3, #255	; 0xff
 800d154:	d801      	bhi.n	800d15a <ValidatePayloadLength+0x46>
    {
        return true;
 800d156:	2301      	movs	r3, #1
 800d158:	e000      	b.n	800d15c <ValidatePayloadLength+0x48>
    }
    return false;
 800d15a:	2300      	movs	r3, #0
}
 800d15c:	4618      	mov	r0, r3
 800d15e:	3710      	adds	r7, #16
 800d160:	46bd      	mov	sp, r7
 800d162:	bd80      	pop	{r7, pc}

0800d164 <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 800d164:	b480      	push	{r7}
 800d166:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 800d168:	4a05      	ldr	r2, [pc, #20]	; (800d180 <SetMlmeScheduleUplinkIndication+0x1c>)
 800d16a:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d16e:	f043 0310 	orr.w	r3, r3, #16
 800d172:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800d176:	bf00      	nop
 800d178:	46bd      	mov	sp, r7
 800d17a:	bc80      	pop	{r7}
 800d17c:	4770      	bx	lr
 800d17e:	bf00      	nop
 800d180:	200004cc 	.word	0x200004cc

0800d184 <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 800d184:	b590      	push	{r4, r7, lr}
 800d186:	b0a5      	sub	sp, #148	; 0x94
 800d188:	af02      	add	r7, sp, #8
 800d18a:	6078      	str	r0, [r7, #4]
 800d18c:	4608      	mov	r0, r1
 800d18e:	4611      	mov	r1, r2
 800d190:	461a      	mov	r2, r3
 800d192:	4603      	mov	r3, r0
 800d194:	70fb      	strb	r3, [r7, #3]
 800d196:	460b      	mov	r3, r1
 800d198:	70bb      	strb	r3, [r7, #2]
 800d19a:	4613      	mov	r3, r2
 800d19c:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 800d19e:	2300      	movs	r3, #0
 800d1a0:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 800d1a4:	2300      	movs	r3, #0
 800d1a6:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800d1aa:	2300      	movs	r3, #0
 800d1ac:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

    while( macIndex < commandsSize )
 800d1b0:	f000 bca5 	b.w	800dafe <ProcessMacCommands+0x97a>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800d1b4:	78fb      	ldrb	r3, [r7, #3]
 800d1b6:	687a      	ldr	r2, [r7, #4]
 800d1b8:	4413      	add	r3, r2
 800d1ba:	781b      	ldrb	r3, [r3, #0]
 800d1bc:	4618      	mov	r0, r3
 800d1be:	f003 fef1 	bl	8010fa4 <LoRaMacCommandsGetCmdSize>
 800d1c2:	4603      	mov	r3, r0
 800d1c4:	461a      	mov	r2, r3
 800d1c6:	78fb      	ldrb	r3, [r7, #3]
 800d1c8:	441a      	add	r2, r3
 800d1ca:	78bb      	ldrb	r3, [r7, #2]
 800d1cc:	429a      	cmp	r2, r3
 800d1ce:	f300 849c 	bgt.w	800db0a <ProcessMacCommands+0x986>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 800d1d2:	78fb      	ldrb	r3, [r7, #3]
 800d1d4:	1c5a      	adds	r2, r3, #1
 800d1d6:	70fa      	strb	r2, [r7, #3]
 800d1d8:	461a      	mov	r2, r3
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	4413      	add	r3, r2
 800d1de:	781b      	ldrb	r3, [r3, #0]
 800d1e0:	3b02      	subs	r3, #2
 800d1e2:	2b11      	cmp	r3, #17
 800d1e4:	f200 8493 	bhi.w	800db0e <ProcessMacCommands+0x98a>
 800d1e8:	a201      	add	r2, pc, #4	; (adr r2, 800d1f0 <ProcessMacCommands+0x6c>)
 800d1ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d1ee:	bf00      	nop
 800d1f0:	0800d239 	.word	0x0800d239
 800d1f4:	0800d27b 	.word	0x0800d27b
 800d1f8:	0800d3bf 	.word	0x0800d3bf
 800d1fc:	0800d40b 	.word	0x0800d40b
 800d200:	0800d515 	.word	0x0800d515
 800d204:	0800d56d 	.word	0x0800d56d
 800d208:	0800d61f 	.word	0x0800d61f
 800d20c:	0800d689 	.word	0x0800d689
 800d210:	0800d78b 	.word	0x0800d78b
 800d214:	0800db0f 	.word	0x0800db0f
 800d218:	0800db0f 	.word	0x0800db0f
 800d21c:	0800d829 	.word	0x0800d829
 800d220:	0800db0f 	.word	0x0800db0f
 800d224:	0800db0f 	.word	0x0800db0f
 800d228:	0800d93f 	.word	0x0800d93f
 800d22c:	0800d973 	.word	0x0800d973
 800d230:	0800da03 	.word	0x0800da03
 800d234:	0800da79 	.word	0x0800da79
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800d238:	2004      	movs	r0, #4
 800d23a:	f004 f8bd 	bl	80113b8 <LoRaMacConfirmQueueIsCmdActive>
 800d23e:	4603      	mov	r3, r0
 800d240:	2b00      	cmp	r3, #0
 800d242:	f000 845c 	beq.w	800dafe <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800d246:	2104      	movs	r1, #4
 800d248:	2000      	movs	r0, #0
 800d24a:	f004 f829 	bl	80112a0 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800d24e:	78fb      	ldrb	r3, [r7, #3]
 800d250:	1c5a      	adds	r2, r3, #1
 800d252:	70fa      	strb	r2, [r7, #3]
 800d254:	461a      	mov	r2, r3
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	4413      	add	r3, r2
 800d25a:	781a      	ldrb	r2, [r3, #0]
 800d25c:	4bc1      	ldr	r3, [pc, #772]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d25e:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800d262:	78fb      	ldrb	r3, [r7, #3]
 800d264:	1c5a      	adds	r2, r3, #1
 800d266:	70fa      	strb	r2, [r7, #3]
 800d268:	461a      	mov	r2, r3
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	4413      	add	r3, r2
 800d26e:	781a      	ldrb	r2, [r3, #0]
 800d270:	4bbc      	ldr	r3, [pc, #752]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d272:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
                }
                break;
 800d276:	f000 bc42 	b.w	800dafe <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 800d27a:	2300      	movs	r3, #0
 800d27c:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 800d280:	2300      	movs	r3, #0
 800d282:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 800d286:	2300      	movs	r3, #0
 800d288:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 800d28c:	2300      	movs	r3, #0
 800d28e:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

                if( adrBlockFound == false )
 800d292:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800d296:	f083 0301 	eor.w	r3, r3, #1
 800d29a:	b2db      	uxtb	r3, r3
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	f000 808c 	beq.w	800d3ba <ProcessMacCommands+0x236>
                {
                    adrBlockFound = true;
 800d2a2:	2301      	movs	r3, #1
 800d2a4:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 800d2a8:	78fb      	ldrb	r3, [r7, #3]
 800d2aa:	3b01      	subs	r3, #1
 800d2ac:	687a      	ldr	r2, [r7, #4]
 800d2ae:	4413      	add	r3, r2
 800d2b0:	65fb      	str	r3, [r7, #92]	; 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800d2b2:	78ba      	ldrb	r2, [r7, #2]
 800d2b4:	78fb      	ldrb	r3, [r7, #3]
 800d2b6:	1ad3      	subs	r3, r2, r3
 800d2b8:	b2db      	uxtb	r3, r3
 800d2ba:	3301      	adds	r3, #1
 800d2bc:	b2db      	uxtb	r3, r3
 800d2be:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 800d2c2:	4ba8      	ldr	r3, [pc, #672]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d2c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d2c8:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800d2cc:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800d2d0:	4ba4      	ldr	r3, [pc, #656]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d2d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d2d6:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d2da:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800d2de:	4ba1      	ldr	r3, [pc, #644]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d2e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d2e4:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800d2e8:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800d2ec:	4b9d      	ldr	r3, [pc, #628]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d2ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d2f2:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800d2f6:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 800d2fa:	4b9a      	ldr	r3, [pc, #616]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d2fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d300:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800d304:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 800d308:	4b96      	ldr	r3, [pc, #600]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d30a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d30e:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800d312:	65bb      	str	r3, [r7, #88]	; 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 800d314:	4b93      	ldr	r3, [pc, #588]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d316:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d31a:	7818      	ldrb	r0, [r3, #0]
 800d31c:	f107 0456 	add.w	r4, r7, #86	; 0x56
 800d320:	f107 0257 	add.w	r2, r7, #87	; 0x57
 800d324:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800d328:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800d32c:	9301      	str	r3, [sp, #4]
 800d32e:	f107 0355 	add.w	r3, r7, #85	; 0x55
 800d332:	9300      	str	r3, [sp, #0]
 800d334:	4623      	mov	r3, r4
 800d336:	f005 fbbf 	bl	8012ab8 <RegionLinkAdrReq>
 800d33a:	4603      	mov	r3, r0
 800d33c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 800d340:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d344:	f003 0307 	and.w	r3, r3, #7
 800d348:	2b07      	cmp	r3, #7
 800d34a:	d114      	bne.n	800d376 <ProcessMacCommands+0x1f2>
                    {
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 800d34c:	4b85      	ldr	r3, [pc, #532]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d34e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d352:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 800d356:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 800d35a:	4b82      	ldr	r3, [pc, #520]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d35c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d360:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 800d364:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 800d368:	4b7e      	ldr	r3, [pc, #504]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d36a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d36e:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 800d372:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800d376:	2300      	movs	r3, #0
 800d378:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800d37c:	e00b      	b.n	800d396 <ProcessMacCommands+0x212>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 800d37e:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 800d382:	2201      	movs	r2, #1
 800d384:	4619      	mov	r1, r3
 800d386:	2003      	movs	r0, #3
 800d388:	f003 fcb4 	bl	8010cf4 <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800d38c:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800d390:	3301      	adds	r3, #1
 800d392:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800d396:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800d39a:	4a73      	ldr	r2, [pc, #460]	; (800d568 <ProcessMacCommands+0x3e4>)
 800d39c:	fba2 2303 	umull	r2, r3, r2, r3
 800d3a0:	089b      	lsrs	r3, r3, #2
 800d3a2:	b2db      	uxtb	r3, r3
 800d3a4:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 800d3a8:	429a      	cmp	r2, r3
 800d3aa:	d3e8      	bcc.n	800d37e <ProcessMacCommands+0x1fa>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 800d3ac:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800d3b0:	78fb      	ldrb	r3, [r7, #3]
 800d3b2:	4413      	add	r3, r2
 800d3b4:	b2db      	uxtb	r3, r3
 800d3b6:	3b01      	subs	r3, #1
 800d3b8:	70fb      	strb	r3, [r7, #3]
                }
                break;
 800d3ba:	bf00      	nop
 800d3bc:	e39f      	b.n	800dafe <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 800d3be:	78fb      	ldrb	r3, [r7, #3]
 800d3c0:	1c5a      	adds	r2, r3, #1
 800d3c2:	70fa      	strb	r2, [r7, #3]
 800d3c4:	461a      	mov	r2, r3
 800d3c6:	687b      	ldr	r3, [r7, #4]
 800d3c8:	4413      	add	r3, r2
 800d3ca:	781a      	ldrb	r2, [r3, #0]
 800d3cc:	4b65      	ldr	r3, [pc, #404]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d3ce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d3d2:	f002 020f 	and.w	r2, r2, #15
 800d3d6:	b2d2      	uxtb	r2, r2
 800d3d8:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 800d3dc:	4b61      	ldr	r3, [pc, #388]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d3de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d3e2:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800d3e6:	461a      	mov	r2, r3
 800d3e8:	2301      	movs	r3, #1
 800d3ea:	fa03 f202 	lsl.w	r2, r3, r2
 800d3ee:	4b5d      	ldr	r3, [pc, #372]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d3f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d3f4:	b292      	uxth	r2, r2
 800d3f6:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 800d3fa:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d3fe:	2200      	movs	r2, #0
 800d400:	4619      	mov	r1, r3
 800d402:	2004      	movs	r0, #4
 800d404:	f003 fc76 	bl	8010cf4 <LoRaMacCommandsAddCmd>
                break;
 800d408:	e379      	b.n	800dafe <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 800d40a:	2307      	movs	r3, #7
 800d40c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 800d410:	78fb      	ldrb	r3, [r7, #3]
 800d412:	687a      	ldr	r2, [r7, #4]
 800d414:	4413      	add	r3, r2
 800d416:	781b      	ldrb	r3, [r3, #0]
 800d418:	091b      	lsrs	r3, r3, #4
 800d41a:	b2db      	uxtb	r3, r3
 800d41c:	b25b      	sxtb	r3, r3
 800d41e:	f003 0307 	and.w	r3, r3, #7
 800d422:	b25b      	sxtb	r3, r3
 800d424:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 800d428:	78fb      	ldrb	r3, [r7, #3]
 800d42a:	687a      	ldr	r2, [r7, #4]
 800d42c:	4413      	add	r3, r2
 800d42e:	781b      	ldrb	r3, [r3, #0]
 800d430:	b25b      	sxtb	r3, r3
 800d432:	f003 030f 	and.w	r3, r3, #15
 800d436:	b25b      	sxtb	r3, r3
 800d438:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 800d43c:	78fb      	ldrb	r3, [r7, #3]
 800d43e:	3301      	adds	r3, #1
 800d440:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 800d442:	78fb      	ldrb	r3, [r7, #3]
 800d444:	1c5a      	adds	r2, r3, #1
 800d446:	70fa      	strb	r2, [r7, #3]
 800d448:	461a      	mov	r2, r3
 800d44a:	687b      	ldr	r3, [r7, #4]
 800d44c:	4413      	add	r3, r2
 800d44e:	781b      	ldrb	r3, [r3, #0]
 800d450:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800d452:	78fb      	ldrb	r3, [r7, #3]
 800d454:	1c5a      	adds	r2, r3, #1
 800d456:	70fa      	strb	r2, [r7, #3]
 800d458:	461a      	mov	r2, r3
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	4413      	add	r3, r2
 800d45e:	781b      	ldrb	r3, [r3, #0]
 800d460:	021a      	lsls	r2, r3, #8
 800d462:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d464:	4313      	orrs	r3, r2
 800d466:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800d468:	78fb      	ldrb	r3, [r7, #3]
 800d46a:	1c5a      	adds	r2, r3, #1
 800d46c:	70fa      	strb	r2, [r7, #3]
 800d46e:	461a      	mov	r2, r3
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	4413      	add	r3, r2
 800d474:	781b      	ldrb	r3, [r3, #0]
 800d476:	041a      	lsls	r2, r3, #16
 800d478:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d47a:	4313      	orrs	r3, r2
 800d47c:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 800d47e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d480:	2264      	movs	r2, #100	; 0x64
 800d482:	fb02 f303 	mul.w	r3, r2, r3
 800d486:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 800d488:	4b36      	ldr	r3, [pc, #216]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d48a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d48e:	781b      	ldrb	r3, [r3, #0]
 800d490:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800d494:	4611      	mov	r1, r2
 800d496:	4618      	mov	r0, r3
 800d498:	f005 fb35 	bl	8012b06 <RegionRxParamSetupReq>
 800d49c:	4603      	mov	r3, r0
 800d49e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 800d4a2:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d4a6:	f003 0307 	and.w	r3, r3, #7
 800d4aa:	2b07      	cmp	r3, #7
 800d4ac:	d123      	bne.n	800d4f6 <ProcessMacCommands+0x372>
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 800d4ae:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 800d4b2:	4b2c      	ldr	r3, [pc, #176]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d4b4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4b8:	b2d2      	uxtb	r2, r2
 800d4ba:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 800d4be:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 800d4c2:	4b28      	ldr	r3, [pc, #160]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d4c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4c8:	b2d2      	uxtb	r2, r2
 800d4ca:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 800d4ce:	4b25      	ldr	r3, [pc, #148]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d4d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4d4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d4d6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 800d4da:	4b22      	ldr	r3, [pc, #136]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d4dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4e0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800d4e2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 800d4e6:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 800d4ea:	4b1e      	ldr	r3, [pc, #120]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d4ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d4f0:	b2d2      	uxtb	r2, r2
 800d4f2:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                }
                macCmdPayload[0] = status;
 800d4f6:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d4fa:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 800d4fe:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d502:	2201      	movs	r2, #1
 800d504:	4619      	mov	r1, r3
 800d506:	2005      	movs	r0, #5
 800d508:	f003 fbf4 	bl	8010cf4 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800d50c:	f7ff fe2a 	bl	800d164 <SetMlmeScheduleUplinkIndication>
                break;
 800d510:	bf00      	nop
 800d512:	e2f4      	b.n	800dafe <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 800d514:	23ff      	movs	r3, #255	; 0xff
 800d516:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 800d51a:	4b12      	ldr	r3, [pc, #72]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d51c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d520:	2b00      	cmp	r3, #0
 800d522:	d00d      	beq.n	800d540 <ProcessMacCommands+0x3bc>
 800d524:	4b0f      	ldr	r3, [pc, #60]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d526:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d52a:	681b      	ldr	r3, [r3, #0]
 800d52c:	2b00      	cmp	r3, #0
 800d52e:	d007      	beq.n	800d540 <ProcessMacCommands+0x3bc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 800d530:	4b0c      	ldr	r3, [pc, #48]	; (800d564 <ProcessMacCommands+0x3e0>)
 800d532:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800d536:	681b      	ldr	r3, [r3, #0]
 800d538:	4798      	blx	r3
 800d53a:	4603      	mov	r3, r0
 800d53c:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 800d540:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 800d544:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 800d548:	787b      	ldrb	r3, [r7, #1]
 800d54a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d54e:	b2db      	uxtb	r3, r3
 800d550:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 800d554:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d558:	2202      	movs	r2, #2
 800d55a:	4619      	mov	r1, r3
 800d55c:	2006      	movs	r0, #6
 800d55e:	f003 fbc9 	bl	8010cf4 <LoRaMacCommandsAddCmd>
                break;
 800d562:	e2cc      	b.n	800dafe <ProcessMacCommands+0x97a>
 800d564:	200004cc 	.word	0x200004cc
 800d568:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 800d56c:	2303      	movs	r3, #3
 800d56e:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 800d572:	78fb      	ldrb	r3, [r7, #3]
 800d574:	1c5a      	adds	r2, r3, #1
 800d576:	70fa      	strb	r2, [r7, #3]
 800d578:	461a      	mov	r2, r3
 800d57a:	687b      	ldr	r3, [r7, #4]
 800d57c:	4413      	add	r3, r2
 800d57e:	781b      	ldrb	r3, [r3, #0]
 800d580:	b25b      	sxtb	r3, r3
 800d582:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 800d586:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800d58a:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 800d58c:	78fb      	ldrb	r3, [r7, #3]
 800d58e:	1c5a      	adds	r2, r3, #1
 800d590:	70fa      	strb	r2, [r7, #3]
 800d592:	461a      	mov	r2, r3
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	4413      	add	r3, r2
 800d598:	781b      	ldrb	r3, [r3, #0]
 800d59a:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800d59c:	78fb      	ldrb	r3, [r7, #3]
 800d59e:	1c5a      	adds	r2, r3, #1
 800d5a0:	70fa      	strb	r2, [r7, #3]
 800d5a2:	461a      	mov	r2, r3
 800d5a4:	687b      	ldr	r3, [r7, #4]
 800d5a6:	4413      	add	r3, r2
 800d5a8:	781b      	ldrb	r3, [r3, #0]
 800d5aa:	021a      	lsls	r2, r3, #8
 800d5ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5ae:	4313      	orrs	r3, r2
 800d5b0:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800d5b2:	78fb      	ldrb	r3, [r7, #3]
 800d5b4:	1c5a      	adds	r2, r3, #1
 800d5b6:	70fa      	strb	r2, [r7, #3]
 800d5b8:	461a      	mov	r2, r3
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	4413      	add	r3, r2
 800d5be:	781b      	ldrb	r3, [r3, #0]
 800d5c0:	041a      	lsls	r2, r3, #16
 800d5c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5c4:	4313      	orrs	r3, r2
 800d5c6:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 800d5c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d5ca:	2264      	movs	r2, #100	; 0x64
 800d5cc:	fb02 f303 	mul.w	r3, r2, r3
 800d5d0:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 800d5d2:	2300      	movs	r3, #0
 800d5d4:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 800d5d6:	78fb      	ldrb	r3, [r7, #3]
 800d5d8:	1c5a      	adds	r2, r3, #1
 800d5da:	70fa      	strb	r2, [r7, #3]
 800d5dc:	461a      	mov	r2, r3
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	4413      	add	r3, r2
 800d5e2:	781b      	ldrb	r3, [r3, #0]
 800d5e4:	b25b      	sxtb	r3, r3
 800d5e6:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 800d5ea:	4b8d      	ldr	r3, [pc, #564]	; (800d820 <ProcessMacCommands+0x69c>)
 800d5ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d5f0:	781b      	ldrb	r3, [r3, #0]
 800d5f2:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800d5f6:	4611      	mov	r1, r2
 800d5f8:	4618      	mov	r0, r3
 800d5fa:	f005 fa9f 	bl	8012b3c <RegionNewChannelReq>
 800d5fe:	4603      	mov	r3, r0
 800d600:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                macCmdPayload[0] = status;
 800d604:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d608:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 800d60c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d610:	2201      	movs	r2, #1
 800d612:	4619      	mov	r1, r3
 800d614:	2007      	movs	r0, #7
 800d616:	f003 fb6d 	bl	8010cf4 <LoRaMacCommandsAddCmd>
                break;
 800d61a:	bf00      	nop
 800d61c:	e26f      	b.n	800dafe <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 800d61e:	78fb      	ldrb	r3, [r7, #3]
 800d620:	1c5a      	adds	r2, r3, #1
 800d622:	70fa      	strb	r2, [r7, #3]
 800d624:	461a      	mov	r2, r3
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	4413      	add	r3, r2
 800d62a:	781b      	ldrb	r3, [r3, #0]
 800d62c:	f003 030f 	and.w	r3, r3, #15
 800d630:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 800d634:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800d638:	2b00      	cmp	r3, #0
 800d63a:	d104      	bne.n	800d646 <ProcessMacCommands+0x4c2>
                {
                    delay++;
 800d63c:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800d640:	3301      	adds	r3, #1
 800d642:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 800d646:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800d64a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800d64e:	fb02 f203 	mul.w	r2, r2, r3
 800d652:	4b73      	ldr	r3, [pc, #460]	; (800d820 <ProcessMacCommands+0x69c>)
 800d654:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d658:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 800d65c:	4b70      	ldr	r3, [pc, #448]	; (800d820 <ProcessMacCommands+0x69c>)
 800d65e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d662:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800d666:	4b6e      	ldr	r3, [pc, #440]	; (800d820 <ProcessMacCommands+0x69c>)
 800d668:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d66c:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 800d670:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 800d674:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d678:	2200      	movs	r2, #0
 800d67a:	4619      	mov	r1, r3
 800d67c:	2008      	movs	r0, #8
 800d67e:	f003 fb39 	bl	8010cf4 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800d682:	f7ff fd6f 	bl	800d164 <SetMlmeScheduleUplinkIndication>
                break;
 800d686:	e23a      	b.n	800dafe <ProcessMacCommands+0x97a>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 800d688:	78fb      	ldrb	r3, [r7, #3]
 800d68a:	1c5a      	adds	r2, r3, #1
 800d68c:	70fa      	strb	r2, [r7, #3]
 800d68e:	461a      	mov	r2, r3
 800d690:	687b      	ldr	r3, [r7, #4]
 800d692:	4413      	add	r3, r2
 800d694:	781b      	ldrb	r3, [r3, #0]
 800d696:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 800d69a:	2300      	movs	r3, #0
 800d69c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 800d6a0:	2300      	movs	r3, #0
 800d6a2:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 800d6a6:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800d6aa:	f003 0320 	and.w	r3, r3, #32
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d002      	beq.n	800d6b8 <ProcessMacCommands+0x534>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 800d6b2:	2301      	movs	r3, #1
 800d6b4:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 800d6b8:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800d6bc:	f003 0310 	and.w	r3, r3, #16
 800d6c0:	2b00      	cmp	r3, #0
 800d6c2:	d002      	beq.n	800d6ca <ProcessMacCommands+0x546>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 800d6c4:	2301      	movs	r3, #1
 800d6c6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 800d6ca:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800d6ce:	f003 030f 	and.w	r3, r3, #15
 800d6d2:	b2db      	uxtb	r3, r3
 800d6d4:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 800d6d8:	4b51      	ldr	r3, [pc, #324]	; (800d820 <ProcessMacCommands+0x69c>)
 800d6da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d6de:	781b      	ldrb	r3, [r3, #0]
 800d6e0:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800d6e4:	4611      	mov	r1, r2
 800d6e6:	4618      	mov	r0, r3
 800d6e8:	f005 fa43 	bl	8012b72 <RegionTxParamSetupReq>
 800d6ec:	4603      	mov	r3, r0
 800d6ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d6f2:	d048      	beq.n	800d786 <ProcessMacCommands+0x602>
                {
                    // Accept command
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 800d6f4:	4b4a      	ldr	r3, [pc, #296]	; (800d820 <ProcessMacCommands+0x69c>)
 800d6f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d6fa:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 800d6fe:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 800d702:	4b47      	ldr	r3, [pc, #284]	; (800d820 <ProcessMacCommands+0x69c>)
 800d704:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d708:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800d70c:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 800d710:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800d714:	461a      	mov	r2, r3
 800d716:	4b43      	ldr	r3, [pc, #268]	; (800d824 <ProcessMacCommands+0x6a0>)
 800d718:	5c9b      	ldrb	r3, [r3, r2]
 800d71a:	4a41      	ldr	r2, [pc, #260]	; (800d820 <ProcessMacCommands+0x69c>)
 800d71c:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 800d720:	4618      	mov	r0, r3
 800d722:	f7f3 f853 	bl	80007cc <__aeabi_ui2f>
 800d726:	4603      	mov	r3, r0
 800d728:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 800d72c:	2302      	movs	r3, #2
 800d72e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800d732:	4b3b      	ldr	r3, [pc, #236]	; (800d820 <ProcessMacCommands+0x69c>)
 800d734:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d738:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800d73c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800d740:	4b37      	ldr	r3, [pc, #220]	; (800d820 <ProcessMacCommands+0x69c>)
 800d742:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d746:	781b      	ldrb	r3, [r3, #0]
 800d748:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800d74c:	4611      	mov	r1, r2
 800d74e:	4618      	mov	r0, r3
 800d750:	f005 f88f 	bl	8012872 <RegionGetPhyParam>
 800d754:	4603      	mov	r3, r0
 800d756:	62bb      	str	r3, [r7, #40]	; 0x28
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 800d758:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d75a:	b259      	sxtb	r1, r3
 800d75c:	4b30      	ldr	r3, [pc, #192]	; (800d820 <ProcessMacCommands+0x69c>)
 800d75e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d762:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 800d766:	4b2e      	ldr	r3, [pc, #184]	; (800d820 <ProcessMacCommands+0x69c>)
 800d768:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d76c:	428a      	cmp	r2, r1
 800d76e:	bfb8      	it	lt
 800d770:	460a      	movlt	r2, r1
 800d772:	b252      	sxtb	r2, r2
 800d774:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 800d778:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d77c:	2200      	movs	r2, #0
 800d77e:	4619      	mov	r1, r3
 800d780:	2009      	movs	r0, #9
 800d782:	f003 fab7 	bl	8010cf4 <LoRaMacCommandsAddCmd>
                }
                break;
 800d786:	bf00      	nop
 800d788:	e1b9      	b.n	800dafe <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 800d78a:	2303      	movs	r3, #3
 800d78c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 800d790:	78fb      	ldrb	r3, [r7, #3]
 800d792:	1c5a      	adds	r2, r3, #1
 800d794:	70fa      	strb	r2, [r7, #3]
 800d796:	461a      	mov	r2, r3
 800d798:	687b      	ldr	r3, [r7, #4]
 800d79a:	4413      	add	r3, r2
 800d79c:	781b      	ldrb	r3, [r3, #0]
 800d79e:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 800d7a2:	78fb      	ldrb	r3, [r7, #3]
 800d7a4:	1c5a      	adds	r2, r3, #1
 800d7a6:	70fa      	strb	r2, [r7, #3]
 800d7a8:	461a      	mov	r2, r3
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	4413      	add	r3, r2
 800d7ae:	781b      	ldrb	r3, [r3, #0]
 800d7b0:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800d7b2:	78fb      	ldrb	r3, [r7, #3]
 800d7b4:	1c5a      	adds	r2, r3, #1
 800d7b6:	70fa      	strb	r2, [r7, #3]
 800d7b8:	461a      	mov	r2, r3
 800d7ba:	687b      	ldr	r3, [r7, #4]
 800d7bc:	4413      	add	r3, r2
 800d7be:	781b      	ldrb	r3, [r3, #0]
 800d7c0:	021a      	lsls	r2, r3, #8
 800d7c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7c4:	4313      	orrs	r3, r2
 800d7c6:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800d7c8:	78fb      	ldrb	r3, [r7, #3]
 800d7ca:	1c5a      	adds	r2, r3, #1
 800d7cc:	70fa      	strb	r2, [r7, #3]
 800d7ce:	461a      	mov	r2, r3
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	4413      	add	r3, r2
 800d7d4:	781b      	ldrb	r3, [r3, #0]
 800d7d6:	041a      	lsls	r2, r3, #16
 800d7d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7da:	4313      	orrs	r3, r2
 800d7dc:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 800d7de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d7e0:	2264      	movs	r2, #100	; 0x64
 800d7e2:	fb02 f303 	mul.w	r3, r2, r3
 800d7e6:	627b      	str	r3, [r7, #36]	; 0x24

                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 800d7e8:	4b0d      	ldr	r3, [pc, #52]	; (800d820 <ProcessMacCommands+0x69c>)
 800d7ea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d7ee:	781b      	ldrb	r3, [r3, #0]
 800d7f0:	f107 0220 	add.w	r2, r7, #32
 800d7f4:	4611      	mov	r1, r2
 800d7f6:	4618      	mov	r0, r3
 800d7f8:	f005 f9d6 	bl	8012ba8 <RegionDlChannelReq>
 800d7fc:	4603      	mov	r3, r0
 800d7fe:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                macCmdPayload[0] = status;
 800d802:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800d806:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 800d80a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d80e:	2201      	movs	r2, #1
 800d810:	4619      	mov	r1, r3
 800d812:	200a      	movs	r0, #10
 800d814:	f003 fa6e 	bl	8010cf4 <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800d818:	f7ff fca4 	bl	800d164 <SetMlmeScheduleUplinkIndication>
                break;
 800d81c:	bf00      	nop
 800d81e:	e16e      	b.n	800dafe <ProcessMacCommands+0x97a>
 800d820:	200004cc 	.word	0x200004cc
 800d824:	0801b3b4 	.word	0x0801b3b4
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 800d828:	200a      	movs	r0, #10
 800d82a:	f003 fdc5 	bl	80113b8 <LoRaMacConfirmQueueIsCmdActive>
 800d82e:	4603      	mov	r3, r0
 800d830:	2b00      	cmp	r3, #0
 800d832:	f000 8164 	beq.w	800dafe <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 800d836:	210a      	movs	r1, #10
 800d838:	2000      	movs	r0, #0
 800d83a:	f003 fd31 	bl	80112a0 <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 800d83e:	f107 0318 	add.w	r3, r7, #24
 800d842:	2200      	movs	r2, #0
 800d844:	601a      	str	r2, [r3, #0]
 800d846:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 800d848:	f107 0310 	add.w	r3, r7, #16
 800d84c:	2200      	movs	r2, #0
 800d84e:	601a      	str	r2, [r3, #0]
 800d850:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 800d852:	f107 0308 	add.w	r3, r7, #8
 800d856:	2200      	movs	r2, #0
 800d858:	601a      	str	r2, [r3, #0]
 800d85a:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 800d85c:	78fb      	ldrb	r3, [r7, #3]
 800d85e:	1c5a      	adds	r2, r3, #1
 800d860:	70fa      	strb	r2, [r7, #3]
 800d862:	461a      	mov	r2, r3
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	4413      	add	r3, r2
 800d868:	781b      	ldrb	r3, [r3, #0]
 800d86a:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 800d86c:	78fb      	ldrb	r3, [r7, #3]
 800d86e:	1c5a      	adds	r2, r3, #1
 800d870:	70fa      	strb	r2, [r7, #3]
 800d872:	461a      	mov	r2, r3
 800d874:	687b      	ldr	r3, [r7, #4]
 800d876:	4413      	add	r3, r2
 800d878:	781b      	ldrb	r3, [r3, #0]
 800d87a:	021a      	lsls	r2, r3, #8
 800d87c:	69bb      	ldr	r3, [r7, #24]
 800d87e:	4313      	orrs	r3, r2
 800d880:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 800d882:	78fb      	ldrb	r3, [r7, #3]
 800d884:	1c5a      	adds	r2, r3, #1
 800d886:	70fa      	strb	r2, [r7, #3]
 800d888:	461a      	mov	r2, r3
 800d88a:	687b      	ldr	r3, [r7, #4]
 800d88c:	4413      	add	r3, r2
 800d88e:	781b      	ldrb	r3, [r3, #0]
 800d890:	041a      	lsls	r2, r3, #16
 800d892:	69bb      	ldr	r3, [r7, #24]
 800d894:	4313      	orrs	r3, r2
 800d896:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 800d898:	78fb      	ldrb	r3, [r7, #3]
 800d89a:	1c5a      	adds	r2, r3, #1
 800d89c:	70fa      	strb	r2, [r7, #3]
 800d89e:	461a      	mov	r2, r3
 800d8a0:	687b      	ldr	r3, [r7, #4]
 800d8a2:	4413      	add	r3, r2
 800d8a4:	781b      	ldrb	r3, [r3, #0]
 800d8a6:	061a      	lsls	r2, r3, #24
 800d8a8:	69bb      	ldr	r3, [r7, #24]
 800d8aa:	4313      	orrs	r3, r2
 800d8ac:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 800d8ae:	78fb      	ldrb	r3, [r7, #3]
 800d8b0:	1c5a      	adds	r2, r3, #1
 800d8b2:	70fa      	strb	r2, [r7, #3]
 800d8b4:	461a      	mov	r2, r3
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	4413      	add	r3, r2
 800d8ba:	781b      	ldrb	r3, [r3, #0]
 800d8bc:	b21b      	sxth	r3, r3
 800d8be:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 800d8c0:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800d8c4:	461a      	mov	r2, r3
 800d8c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800d8ca:	fb03 f302 	mul.w	r3, r3, r2
 800d8ce:	121b      	asrs	r3, r3, #8
 800d8d0:	b21b      	sxth	r3, r3
 800d8d2:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 800d8d4:	f107 0310 	add.w	r3, r7, #16
 800d8d8:	f107 0218 	add.w	r2, r7, #24
 800d8dc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800d8e0:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 800d8e4:	693a      	ldr	r2, [r7, #16]
 800d8e6:	4b8c      	ldr	r3, [pc, #560]	; (800db18 <ProcessMacCommands+0x994>)
 800d8e8:	4413      	add	r3, r2
 800d8ea:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 800d8ec:	f107 0308 	add.w	r3, r7, #8
 800d8f0:	4618      	mov	r0, r3
 800d8f2:	f00c f91d 	bl	8019b30 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 800d8f6:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 800d8fa:	4b88      	ldr	r3, [pc, #544]	; (800db1c <ProcessMacCommands+0x998>)
 800d8fc:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 800d900:	9200      	str	r2, [sp, #0]
 800d902:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 800d906:	f107 0210 	add.w	r2, r7, #16
 800d90a:	ca06      	ldmia	r2, {r1, r2}
 800d90c:	f00c f8a9 	bl	8019a62 <SysTimeSub>
 800d910:	f107 0010 	add.w	r0, r7, #16
 800d914:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d916:	9300      	str	r3, [sp, #0]
 800d918:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d91a:	f107 0208 	add.w	r2, r7, #8
 800d91e:	ca06      	ldmia	r2, {r1, r2}
 800d920:	f00c f866 	bl	80199f0 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 800d924:	f107 0310 	add.w	r3, r7, #16
 800d928:	e893 0003 	ldmia.w	r3, {r0, r1}
 800d92c:	f00c f8d2 	bl	8019ad4 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 800d930:	f003 f868 	bl	8010a04 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 800d934:	4b79      	ldr	r3, [pc, #484]	; (800db1c <ProcessMacCommands+0x998>)
 800d936:	2201      	movs	r2, #1
 800d938:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
                }
                break;
 800d93c:	e0df      	b.n	800dafe <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 800d93e:	200d      	movs	r0, #13
 800d940:	f003 fd3a 	bl	80113b8 <LoRaMacConfirmQueueIsCmdActive>
 800d944:	4603      	mov	r3, r0
 800d946:	2b00      	cmp	r3, #0
 800d948:	f000 80d9 	beq.w	800dafe <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 800d94c:	210d      	movs	r1, #13
 800d94e:	2000      	movs	r0, #0
 800d950:	f003 fca6 	bl	80112a0 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 800d954:	4b71      	ldr	r3, [pc, #452]	; (800db1c <ProcessMacCommands+0x998>)
 800d956:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800d95a:	2b04      	cmp	r3, #4
 800d95c:	f000 80cf 	beq.w	800dafe <ProcessMacCommands+0x97a>
 800d960:	4b6e      	ldr	r3, [pc, #440]	; (800db1c <ProcessMacCommands+0x998>)
 800d962:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800d966:	2b05      	cmp	r3, #5
 800d968:	f000 80c9 	beq.w	800dafe <ProcessMacCommands+0x97a>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 800d96c:	f003 f82b 	bl	80109c6 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 800d970:	e0c5      	b.n	800dafe <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 800d972:	2303      	movs	r3, #3
 800d974:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 800d978:	2300      	movs	r3, #0
 800d97a:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 800d97c:	78fb      	ldrb	r3, [r7, #3]
 800d97e:	1c5a      	adds	r2, r3, #1
 800d980:	70fa      	strb	r2, [r7, #3]
 800d982:	461a      	mov	r2, r3
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	4413      	add	r3, r2
 800d988:	781b      	ldrb	r3, [r3, #0]
 800d98a:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 800d98c:	78fb      	ldrb	r3, [r7, #3]
 800d98e:	1c5a      	adds	r2, r3, #1
 800d990:	70fa      	strb	r2, [r7, #3]
 800d992:	461a      	mov	r2, r3
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	4413      	add	r3, r2
 800d998:	781b      	ldrb	r3, [r3, #0]
 800d99a:	021b      	lsls	r3, r3, #8
 800d99c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800d99e:	4313      	orrs	r3, r2
 800d9a0:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 800d9a2:	78fb      	ldrb	r3, [r7, #3]
 800d9a4:	1c5a      	adds	r2, r3, #1
 800d9a6:	70fa      	strb	r2, [r7, #3]
 800d9a8:	461a      	mov	r2, r3
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	4413      	add	r3, r2
 800d9ae:	781b      	ldrb	r3, [r3, #0]
 800d9b0:	041b      	lsls	r3, r3, #16
 800d9b2:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800d9b4:	4313      	orrs	r3, r2
 800d9b6:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 800d9b8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d9ba:	2264      	movs	r2, #100	; 0x64
 800d9bc:	fb02 f303 	mul.w	r3, r2, r3
 800d9c0:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 800d9c2:	78fb      	ldrb	r3, [r7, #3]
 800d9c4:	1c5a      	adds	r2, r3, #1
 800d9c6:	70fa      	strb	r2, [r7, #3]
 800d9c8:	461a      	mov	r2, r3
 800d9ca:	687b      	ldr	r3, [r7, #4]
 800d9cc:	4413      	add	r3, r2
 800d9ce:	781b      	ldrb	r3, [r3, #0]
 800d9d0:	f003 030f 	and.w	r3, r3, #15
 800d9d4:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 800d9d8:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800d9dc:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800d9de:	4618      	mov	r0, r3
 800d9e0:	f002 fff7 	bl	80109d2 <LoRaMacClassBPingSlotChannelReq>
 800d9e4:	4603      	mov	r3, r0
 800d9e6:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 800d9ea:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800d9ee:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 800d9f2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800d9f6:	2201      	movs	r2, #1
 800d9f8:	4619      	mov	r1, r3
 800d9fa:	2011      	movs	r0, #17
 800d9fc:	f003 f97a 	bl	8010cf4 <LoRaMacCommandsAddCmd>
                break;
 800da00:	e07d      	b.n	800dafe <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 800da02:	200e      	movs	r0, #14
 800da04:	f003 fcd8 	bl	80113b8 <LoRaMacConfirmQueueIsCmdActive>
 800da08:	4603      	mov	r3, r0
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d077      	beq.n	800dafe <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 800da0e:	210e      	movs	r1, #14
 800da10:	2000      	movs	r0, #0
 800da12:	f003 fc45 	bl	80112a0 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 800da16:	2300      	movs	r3, #0
 800da18:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 800da1c:	2300      	movs	r3, #0
 800da1e:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 800da22:	78fb      	ldrb	r3, [r7, #3]
 800da24:	1c5a      	adds	r2, r3, #1
 800da26:	70fa      	strb	r2, [r7, #3]
 800da28:	461a      	mov	r2, r3
 800da2a:	687b      	ldr	r3, [r7, #4]
 800da2c:	4413      	add	r3, r2
 800da2e:	781b      	ldrb	r3, [r3, #0]
 800da30:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 800da34:	78fb      	ldrb	r3, [r7, #3]
 800da36:	1c5a      	adds	r2, r3, #1
 800da38:	70fa      	strb	r2, [r7, #3]
 800da3a:	461a      	mov	r2, r3
 800da3c:	687b      	ldr	r3, [r7, #4]
 800da3e:	4413      	add	r3, r2
 800da40:	781b      	ldrb	r3, [r3, #0]
 800da42:	021b      	lsls	r3, r3, #8
 800da44:	b21a      	sxth	r2, r3
 800da46:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 800da4a:	4313      	orrs	r3, r2
 800da4c:	b21b      	sxth	r3, r3
 800da4e:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 800da52:	78fb      	ldrb	r3, [r7, #3]
 800da54:	1c5a      	adds	r2, r3, #1
 800da56:	70fa      	strb	r2, [r7, #3]
 800da58:	461a      	mov	r2, r3
 800da5a:	687b      	ldr	r3, [r7, #4]
 800da5c:	4413      	add	r3, r2
 800da5e:	781b      	ldrb	r3, [r3, #0]
 800da60:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 800da64:	4b2e      	ldr	r3, [pc, #184]	; (800db20 <ProcessMacCommands+0x99c>)
 800da66:	681a      	ldr	r2, [r3, #0]
 800da68:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 800da6c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800da70:	4618      	mov	r0, r3
 800da72:	f002 ffba 	bl	80109ea <LoRaMacClassBBeaconTimingAns>
                }
                break;
 800da76:	e042      	b.n	800dafe <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 800da78:	2300      	movs	r3, #0
 800da7a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 800da7e:	78fb      	ldrb	r3, [r7, #3]
 800da80:	1c5a      	adds	r2, r3, #1
 800da82:	70fa      	strb	r2, [r7, #3]
 800da84:	461a      	mov	r2, r3
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	4413      	add	r3, r2
 800da8a:	781b      	ldrb	r3, [r3, #0]
 800da8c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 800da90:	78fb      	ldrb	r3, [r7, #3]
 800da92:	1c5a      	adds	r2, r3, #1
 800da94:	70fa      	strb	r2, [r7, #3]
 800da96:	461a      	mov	r2, r3
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	4413      	add	r3, r2
 800da9c:	781b      	ldrb	r3, [r3, #0]
 800da9e:	021b      	lsls	r3, r3, #8
 800daa0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800daa4:	4313      	orrs	r3, r2
 800daa6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 800daaa:	78fb      	ldrb	r3, [r7, #3]
 800daac:	1c5a      	adds	r2, r3, #1
 800daae:	70fa      	strb	r2, [r7, #3]
 800dab0:	461a      	mov	r2, r3
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	4413      	add	r3, r2
 800dab6:	781b      	ldrb	r3, [r3, #0]
 800dab8:	041b      	lsls	r3, r3, #16
 800daba:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800dabe:	4313      	orrs	r3, r2
 800dac0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 800dac4:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800dac8:	2264      	movs	r2, #100	; 0x64
 800daca:	fb02 f303 	mul.w	r3, r2, r3
 800dace:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 800dad2:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800dad6:	f002 ff9b 	bl	8010a10 <LoRaMacClassBBeaconFreqReq>
 800dada:	4603      	mov	r3, r0
 800dadc:	2b00      	cmp	r3, #0
 800dade:	d003      	beq.n	800dae8 <ProcessMacCommands+0x964>
                    {
                        macCmdPayload[0] = 1;
 800dae0:	2301      	movs	r3, #1
 800dae2:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 800dae6:	e002      	b.n	800daee <ProcessMacCommands+0x96a>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 800dae8:	2300      	movs	r3, #0
 800daea:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 800daee:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800daf2:	2201      	movs	r2, #1
 800daf4:	4619      	mov	r1, r3
 800daf6:	2013      	movs	r0, #19
 800daf8:	f003 f8fc 	bl	8010cf4 <LoRaMacCommandsAddCmd>
                }
                break;
 800dafc:	bf00      	nop
    while( macIndex < commandsSize )
 800dafe:	78fa      	ldrb	r2, [r7, #3]
 800db00:	78bb      	ldrb	r3, [r7, #2]
 800db02:	429a      	cmp	r2, r3
 800db04:	f4ff ab56 	bcc.w	800d1b4 <ProcessMacCommands+0x30>
 800db08:	e002      	b.n	800db10 <ProcessMacCommands+0x98c>
            return;
 800db0a:	bf00      	nop
 800db0c:	e000      	b.n	800db10 <ProcessMacCommands+0x98c>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 800db0e:	bf00      	nop
        }
    }
}
 800db10:	378c      	adds	r7, #140	; 0x8c
 800db12:	46bd      	mov	sp, r7
 800db14:	bd90      	pop	{r4, r7, pc}
 800db16:	bf00      	nop
 800db18:	12d53d80 	.word	0x12d53d80
 800db1c:	200004cc 	.word	0x200004cc
 800db20:	200017b4 	.word	0x200017b4

0800db24 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 800db24:	b580      	push	{r7, lr}
 800db26:	b08e      	sub	sp, #56	; 0x38
 800db28:	af02      	add	r7, sp, #8
 800db2a:	60f8      	str	r0, [r7, #12]
 800db2c:	607a      	str	r2, [r7, #4]
 800db2e:	461a      	mov	r2, r3
 800db30:	460b      	mov	r3, r1
 800db32:	72fb      	strb	r3, [r7, #11]
 800db34:	4613      	mov	r3, r2
 800db36:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800db38:	2303      	movs	r3, #3
 800db3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800db3e:	4b7d      	ldr	r3, [pc, #500]	; (800dd34 <Send+0x210>)
 800db40:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db44:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 800db48:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800db4c:	4b79      	ldr	r3, [pc, #484]	; (800dd34 <Send+0x210>)
 800db4e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db52:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800db56:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800db5a:	4b76      	ldr	r3, [pc, #472]	; (800dd34 <Send+0x210>)
 800db5c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800db64:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800db66:	4b73      	ldr	r3, [pc, #460]	; (800dd34 <Send+0x210>)
 800db68:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db6c:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800db70:	2b00      	cmp	r3, #0
 800db72:	d101      	bne.n	800db78 <Send+0x54>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 800db74:	2307      	movs	r3, #7
 800db76:	e0d9      	b.n	800dd2c <Send+0x208>
    }
    if( MacCtx.NvmCtx->MaxDCycle == 0 )
 800db78:	4b6e      	ldr	r3, [pc, #440]	; (800dd34 <Send+0x210>)
 800db7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db7e:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800db82:	2b00      	cmp	r3, #0
 800db84:	d105      	bne.n	800db92 <Send+0x6e>
    {
        MacCtx.NvmCtx->AggregatedTimeOff = 0;
 800db86:	4b6b      	ldr	r3, [pc, #428]	; (800dd34 <Send+0x210>)
 800db88:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db8c:	2200      	movs	r2, #0
 800db8e:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }

    fCtrl.Value = 0;
 800db92:	2300      	movs	r3, #0
 800db94:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 800db98:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800db9c:	f36f 0303 	bfc	r3, #0, #4
 800dba0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 800dba4:	4b63      	ldr	r3, [pc, #396]	; (800dd34 <Send+0x210>)
 800dba6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dbaa:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 800dbae:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dbb2:	f362 13c7 	bfi	r3, r2, #7, #1
 800dbb6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800dbba:	4b5e      	ldr	r3, [pc, #376]	; (800dd34 <Send+0x210>)
 800dbbc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dbc0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800dbc4:	2b01      	cmp	r3, #1
 800dbc6:	d106      	bne.n	800dbd6 <Send+0xb2>
    {
        fCtrl.Bits.FPending      = 1;
 800dbc8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dbcc:	f043 0310 	orr.w	r3, r3, #16
 800dbd0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 800dbd4:	e005      	b.n	800dbe2 <Send+0xbe>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 800dbd6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dbda:	f36f 1304 	bfc	r3, #4, #1
 800dbde:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( MacCtx.NvmCtx->SrvAckRequested == true )
 800dbe2:	4b54      	ldr	r3, [pc, #336]	; (800dd34 <Send+0x210>)
 800dbe4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dbe8:	f893 314b 	ldrb.w	r3, [r3, #331]	; 0x14b
 800dbec:	2b00      	cmp	r3, #0
 800dbee:	d005      	beq.n	800dbfc <Send+0xd8>
    {
        fCtrl.Bits.Ack = 1;
 800dbf0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dbf4:	f043 0320 	orr.w	r3, r3, #32
 800dbf8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.Version = MacCtx.NvmCtx->Version;
 800dbfc:	4b4d      	ldr	r3, [pc, #308]	; (800dd34 <Send+0x210>)
 800dbfe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc02:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800dc06:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 800dc08:	2301      	movs	r3, #1
 800dc0a:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 800dc0c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dc10:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800dc14:	b2db      	uxtb	r3, r3
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	bf14      	ite	ne
 800dc1a:	2301      	movne	r3, #1
 800dc1c:	2300      	moveq	r3, #0
 800dc1e:	b2db      	uxtb	r3, r3
 800dc20:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800dc22:	4b44      	ldr	r3, [pc, #272]	; (800dd34 <Send+0x210>)
 800dc24:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc28:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800dc2c:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800dc2e:	4b41      	ldr	r3, [pc, #260]	; (800dd34 <Send+0x210>)
 800dc30:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 800dc34:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800dc36:	4b3f      	ldr	r3, [pc, #252]	; (800dd34 <Send+0x210>)
 800dc38:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 800dc3c:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800dc3e:	4b3d      	ldr	r3, [pc, #244]	; (800dd34 <Send+0x210>)
 800dc40:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc44:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800dc48:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800dc4c:	4b39      	ldr	r3, [pc, #228]	; (800dd34 <Send+0x210>)
 800dc4e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc52:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800dc56:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800dc5a:	4b36      	ldr	r3, [pc, #216]	; (800dd34 <Send+0x210>)
 800dc5c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc60:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800dc64:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 800dc68:	4b32      	ldr	r3, [pc, #200]	; (800dd34 <Send+0x210>)
 800dc6a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc6e:	781b      	ldrb	r3, [r3, #0]
 800dc70:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800dc74:	4b2f      	ldr	r3, [pc, #188]	; (800dd34 <Send+0x210>)
 800dc76:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc7a:	f103 0185 	add.w	r1, r3, #133	; 0x85
                                               &MacCtx.NvmCtx->MacParams.ChannelsTxPower, &adrAckCounter );
 800dc7e:	4b2d      	ldr	r3, [pc, #180]	; (800dd34 <Send+0x210>)
 800dc80:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800dc84:	f103 0284 	add.w	r2, r3, #132	; 0x84
 800dc88:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800dc8c:	f107 0014 	add.w	r0, r7, #20
 800dc90:	f002 fdc2 	bl	8010818 <LoRaMacAdrCalcNext>
 800dc94:	4603      	mov	r3, r0
 800dc96:	461a      	mov	r2, r3
 800dc98:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800dc9c:	f362 1386 	bfi	r3, r2, #6, #1
 800dca0:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 800dca4:	7afa      	ldrb	r2, [r7, #11]
 800dca6:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800dcaa:	893b      	ldrh	r3, [r7, #8]
 800dcac:	9300      	str	r3, [sp, #0]
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	68f8      	ldr	r0, [r7, #12]
 800dcb2:	f000 fc5b 	bl	800e56c <PrepareFrame>
 800dcb6:	4603      	mov	r3, r0
 800dcb8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 800dcbc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dcc0:	2b00      	cmp	r3, #0
 800dcc2:	d003      	beq.n	800dccc <Send+0x1a8>
 800dcc4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dcc8:	2b0a      	cmp	r3, #10
 800dcca:	d107      	bne.n	800dcdc <Send+0x1b8>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 800dccc:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800dcd0:	4618      	mov	r0, r3
 800dcd2:	f000 f995 	bl	800e000 <ScheduleTx>
 800dcd6:	4603      	mov	r3, r0
 800dcd8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 800dcdc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800dce0:	2b00      	cmp	r3, #0
 800dce2:	d00e      	beq.n	800dd02 <Send+0x1de>
    {
        // Bad case - restore
        // Store local variables
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 800dce4:	4b13      	ldr	r3, [pc, #76]	; (800dd34 <Send+0x210>)
 800dce6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dcea:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800dcee:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 800dcf2:	4b10      	ldr	r3, [pc, #64]	; (800dd34 <Send+0x210>)
 800dcf4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dcf8:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800dcfc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800dd00:	e012      	b.n	800dd28 <Send+0x204>
    }
    else
    {
        // Good case
        MacCtx.NvmCtx->SrvAckRequested = false;
 800dd02:	4b0c      	ldr	r3, [pc, #48]	; (800dd34 <Send+0x210>)
 800dd04:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd08:	2200      	movs	r2, #0
 800dd0a:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 800dd0e:	4b09      	ldr	r3, [pc, #36]	; (800dd34 <Send+0x210>)
 800dd10:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd14:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800dd16:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 800dd1a:	f003 f867 	bl	8010dec <LoRaMacCommandsRemoveNoneStickyCmds>
 800dd1e:	4603      	mov	r3, r0
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d001      	beq.n	800dd28 <Send+0x204>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800dd24:	2313      	movs	r3, #19
 800dd26:	e001      	b.n	800dd2c <Send+0x208>
        }
    }
    return status;
 800dd28:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	3730      	adds	r7, #48	; 0x30
 800dd30:	46bd      	mov	sp, r7
 800dd32:	bd80      	pop	{r7, pc}
 800dd34:	200004cc 	.word	0x200004cc

0800dd38 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 800dd38:	b580      	push	{r7, lr}
 800dd3a:	b084      	sub	sp, #16
 800dd3c:	af00      	add	r7, sp, #0
 800dd3e:	4603      	mov	r3, r0
 800dd40:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800dd42:	2300      	movs	r3, #0
 800dd44:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 800dd46:	2300      	movs	r3, #0
 800dd48:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 800dd4a:	2301      	movs	r3, #1
 800dd4c:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 800dd4e:	79fb      	ldrb	r3, [r7, #7]
 800dd50:	2bff      	cmp	r3, #255	; 0xff
 800dd52:	d129      	bne.n	800dda8 <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 800dd54:	2000      	movs	r0, #0
 800dd56:	f7ff f8c3 	bl	800cee0 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 800dd5a:	4b1a      	ldr	r3, [pc, #104]	; (800ddc4 <SendReJoinReq+0x8c>)
 800dd5c:	2200      	movs	r2, #0
 800dd5e:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 800dd62:	4b18      	ldr	r3, [pc, #96]	; (800ddc4 <SendReJoinReq+0x8c>)
 800dd64:	4a18      	ldr	r2, [pc, #96]	; (800ddc8 <SendReJoinReq+0x90>)
 800dd66:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800dd6a:	4b16      	ldr	r3, [pc, #88]	; (800ddc4 <SendReJoinReq+0x8c>)
 800dd6c:	22ff      	movs	r2, #255	; 0xff
 800dd6e:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 800dd72:	7b3b      	ldrb	r3, [r7, #12]
 800dd74:	f36f 1347 	bfc	r3, #5, #3
 800dd78:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 800dd7a:	7b3a      	ldrb	r2, [r7, #12]
 800dd7c:	4b11      	ldr	r3, [pc, #68]	; (800ddc4 <SendReJoinReq+0x8c>)
 800dd7e:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 800dd82:	f7fc fd8d 	bl	800a8a0 <SecureElementGetJoinEui>
 800dd86:	4603      	mov	r3, r0
 800dd88:	2208      	movs	r2, #8
 800dd8a:	4619      	mov	r1, r3
 800dd8c:	480f      	ldr	r0, [pc, #60]	; (800ddcc <SendReJoinReq+0x94>)
 800dd8e:	f008 faa6 	bl	80162de <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 800dd92:	f7fc fd61 	bl	800a858 <SecureElementGetDevEui>
 800dd96:	4603      	mov	r3, r0
 800dd98:	2208      	movs	r2, #8
 800dd9a:	4619      	mov	r1, r3
 800dd9c:	480c      	ldr	r0, [pc, #48]	; (800ddd0 <SendReJoinReq+0x98>)
 800dd9e:	f008 fa9e 	bl	80162de <memcpy1>

            allowDelayedTx = false;
 800dda2:	2300      	movs	r3, #0
 800dda4:	73fb      	strb	r3, [r7, #15]

            break;
 800dda6:	e002      	b.n	800ddae <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800dda8:	2302      	movs	r3, #2
 800ddaa:	73bb      	strb	r3, [r7, #14]
            break;
 800ddac:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 800ddae:	7bfb      	ldrb	r3, [r7, #15]
 800ddb0:	4618      	mov	r0, r3
 800ddb2:	f000 f925 	bl	800e000 <ScheduleTx>
 800ddb6:	4603      	mov	r3, r0
 800ddb8:	73bb      	strb	r3, [r7, #14]
    return status;
 800ddba:	7bbb      	ldrb	r3, [r7, #14]
}
 800ddbc:	4618      	mov	r0, r3
 800ddbe:	3710      	adds	r7, #16
 800ddc0:	46bd      	mov	sp, r7
 800ddc2:	bd80      	pop	{r7, pc}
 800ddc4:	200004cc 	.word	0x200004cc
 800ddc8:	200004ce 	.word	0x200004ce
 800ddcc:	200005da 	.word	0x200005da
 800ddd0:	200005e2 	.word	0x200005e2

0800ddd4 <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 800ddd4:	b580      	push	{r7, lr}
 800ddd6:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800ddd8:	f002 fda4 	bl	8010924 <LoRaMacClassBIsBeaconExpected>
 800dddc:	4603      	mov	r3, r0
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d001      	beq.n	800dde6 <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 800dde2:	230e      	movs	r3, #14
 800dde4:	e015      	b.n	800de12 <CheckForClassBCollision+0x3e>
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800dde6:	4b0c      	ldr	r3, [pc, #48]	; (800de18 <CheckForClassBCollision+0x44>)
 800dde8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ddec:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ddf0:	2b01      	cmp	r3, #1
 800ddf2:	d10d      	bne.n	800de10 <CheckForClassBCollision+0x3c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800ddf4:	f002 fd9d 	bl	8010932 <LoRaMacClassBIsPingExpected>
 800ddf8:	4603      	mov	r3, r0
 800ddfa:	2b00      	cmp	r3, #0
 800ddfc:	d001      	beq.n	800de02 <CheckForClassBCollision+0x2e>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800ddfe:	230f      	movs	r3, #15
 800de00:	e007      	b.n	800de12 <CheckForClassBCollision+0x3e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800de02:	f002 fd9d 	bl	8010940 <LoRaMacClassBIsMulticastExpected>
 800de06:	4603      	mov	r3, r0
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d001      	beq.n	800de10 <CheckForClassBCollision+0x3c>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800de0c:	230f      	movs	r3, #15
 800de0e:	e000      	b.n	800de12 <CheckForClassBCollision+0x3e>
        }
    }
    return LORAMAC_STATUS_OK;
 800de10:	2300      	movs	r3, #0
}
 800de12:	4618      	mov	r0, r3
 800de14:	bd80      	pop	{r7, pc}
 800de16:	bf00      	nop
 800de18:	200004cc 	.word	0x200004cc

0800de1c <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 800de1c:	b590      	push	{r4, r7, lr}
 800de1e:	b083      	sub	sp, #12
 800de20:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800de22:	4b3f      	ldr	r3, [pc, #252]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800de24:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de28:	781c      	ldrb	r4, [r3, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800de2a:	4b3d      	ldr	r3, [pc, #244]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800de2c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de30:	7818      	ldrb	r0, [r3, #0]
                                                          MacCtx.NvmCtx->MacParams.DownlinkDwellTime,
 800de32:	4b3b      	ldr	r3, [pc, #236]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800de34:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800de38:	f893 10b9 	ldrb.w	r1, [r3, #185]	; 0xb9
                                                          MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800de3c:	4b38      	ldr	r3, [pc, #224]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800de3e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800de42:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
                                                          MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 800de46:	4b36      	ldr	r3, [pc, #216]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800de48:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de4c:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800de50:	b25b      	sxtb	r3, r3
 800de52:	f004 ff25 	bl	8012ca0 <RegionApplyDrOffset>
 800de56:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800de58:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800de5a:	4b31      	ldr	r3, [pc, #196]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800de5c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800de60:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800de64:	4b2e      	ldr	r3, [pc, #184]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800de66:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800de6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800de6e:	482d      	ldr	r0, [pc, #180]	; (800df24 <ComputeRxWindowParameters+0x108>)
 800de70:	9000      	str	r0, [sp, #0]
 800de72:	4620      	mov	r0, r4
 800de74:	f004 fdbd 	bl	80129f2 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800de78:	4b29      	ldr	r3, [pc, #164]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800de7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de7e:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate,
 800de80:	4b27      	ldr	r3, [pc, #156]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800de82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800de86:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800de8a:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800de8c:	4b24      	ldr	r3, [pc, #144]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800de8e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800de92:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800de96:	4b22      	ldr	r3, [pc, #136]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800de98:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800de9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800dea0:	4c21      	ldr	r4, [pc, #132]	; (800df28 <ComputeRxWindowParameters+0x10c>)
 800dea2:	9400      	str	r4, [sp, #0]
 800dea4:	f004 fda5 	bl	80129f2 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800dea8:	4b1d      	ldr	r3, [pc, #116]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800deaa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800deae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800deb2:	4a1b      	ldr	r2, [pc, #108]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800deb4:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800deb8:	4413      	add	r3, r2
 800deba:	4a19      	ldr	r2, [pc, #100]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800debc:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800dec0:	4b17      	ldr	r3, [pc, #92]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800dec2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dec6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800deca:	4a15      	ldr	r2, [pc, #84]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800decc:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800ded0:	4413      	add	r3, r2
 800ded2:	4a13      	ldr	r2, [pc, #76]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800ded4:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800ded8:	4b11      	ldr	r3, [pc, #68]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800deda:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dede:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d117      	bne.n	800df16 <ComputeRxWindowParameters+0xfa>
    {
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800dee6:	4b0e      	ldr	r3, [pc, #56]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800dee8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800deec:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800def0:	4a0b      	ldr	r2, [pc, #44]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800def2:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800def6:	4413      	add	r3, r2
 800def8:	4a09      	ldr	r2, [pc, #36]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800defa:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800defe:	4b08      	ldr	r3, [pc, #32]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800df00:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df04:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800df08:	4a05      	ldr	r2, [pc, #20]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800df0a:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800df0e:	4413      	add	r3, r2
 800df10:	4a03      	ldr	r2, [pc, #12]	; (800df20 <ComputeRxWindowParameters+0x104>)
 800df12:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 800df16:	bf00      	nop
 800df18:	3704      	adds	r7, #4
 800df1a:	46bd      	mov	sp, r7
 800df1c:	bd90      	pop	{r4, r7, pc}
 800df1e:	bf00      	nop
 800df20:	200004cc 	.word	0x200004cc
 800df24:	20000884 	.word	0x20000884
 800df28:	20000898 	.word	0x20000898

0800df2c <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 800df2c:	b580      	push	{r7, lr}
 800df2e:	b082      	sub	sp, #8
 800df30:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 800df32:	2300      	movs	r3, #0
 800df34:	607b      	str	r3, [r7, #4]

    if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 800df36:	4b15      	ldr	r3, [pc, #84]	; (800df8c <VerifyTxFrame+0x60>)
 800df38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df3c:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800df40:	2b00      	cmp	r3, #0
 800df42:	d01d      	beq.n	800df80 <VerifyTxFrame+0x54>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800df44:	1d3b      	adds	r3, r7, #4
 800df46:	4618      	mov	r0, r3
 800df48:	f002 ff9a 	bl	8010e80 <LoRaMacCommandsGetSizeSerializedCmds>
 800df4c:	4603      	mov	r3, r0
 800df4e:	2b00      	cmp	r3, #0
 800df50:	d001      	beq.n	800df56 <VerifyTxFrame+0x2a>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800df52:	2313      	movs	r3, #19
 800df54:	e015      	b.n	800df82 <VerifyTxFrame+0x56>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 800df56:	4b0d      	ldr	r3, [pc, #52]	; (800df8c <VerifyTxFrame+0x60>)
 800df58:	f893 0237 	ldrb.w	r0, [r3, #567]	; 0x237
 800df5c:	4b0b      	ldr	r3, [pc, #44]	; (800df8c <VerifyTxFrame+0x60>)
 800df5e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df62:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800df66:	687a      	ldr	r2, [r7, #4]
 800df68:	b2d2      	uxtb	r2, r2
 800df6a:	4619      	mov	r1, r3
 800df6c:	f7ff f8d2 	bl	800d114 <ValidatePayloadLength>
 800df70:	4603      	mov	r3, r0
 800df72:	f083 0301 	eor.w	r3, r3, #1
 800df76:	b2db      	uxtb	r3, r3
 800df78:	2b00      	cmp	r3, #0
 800df7a:	d001      	beq.n	800df80 <VerifyTxFrame+0x54>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 800df7c:	2308      	movs	r3, #8
 800df7e:	e000      	b.n	800df82 <VerifyTxFrame+0x56>
        }
    }
    return LORAMAC_STATUS_OK;
 800df80:	2300      	movs	r3, #0
}
 800df82:	4618      	mov	r0, r3
 800df84:	3708      	adds	r7, #8
 800df86:	46bd      	mov	sp, r7
 800df88:	bd80      	pop	{r7, pc}
 800df8a:	bf00      	nop
 800df8c:	200004cc 	.word	0x200004cc

0800df90 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 800df90:	b580      	push	{r7, lr}
 800df92:	b082      	sub	sp, #8
 800df94:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 800df96:	4b18      	ldr	r3, [pc, #96]	; (800dff8 <SerializeTxFrame+0x68>)
 800df98:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800df9c:	2b00      	cmp	r3, #0
 800df9e:	d002      	beq.n	800dfa6 <SerializeTxFrame+0x16>
 800dfa0:	2b04      	cmp	r3, #4
 800dfa2:	d011      	beq.n	800dfc8 <SerializeTxFrame+0x38>
 800dfa4:	e021      	b.n	800dfea <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800dfa6:	4815      	ldr	r0, [pc, #84]	; (800dffc <SerializeTxFrame+0x6c>)
 800dfa8:	f004 fad5 	bl	8012556 <LoRaMacSerializerJoinRequest>
 800dfac:	4603      	mov	r3, r0
 800dfae:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800dfb0:	79fb      	ldrb	r3, [r7, #7]
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d001      	beq.n	800dfba <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800dfb6:	2311      	movs	r3, #17
 800dfb8:	e01a      	b.n	800dff0 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800dfba:	4b0f      	ldr	r3, [pc, #60]	; (800dff8 <SerializeTxFrame+0x68>)
 800dfbc:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800dfc0:	b29a      	uxth	r2, r3
 800dfc2:	4b0d      	ldr	r3, [pc, #52]	; (800dff8 <SerializeTxFrame+0x68>)
 800dfc4:	801a      	strh	r2, [r3, #0]
            break;
 800dfc6:	e012      	b.n	800dfee <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 800dfc8:	480c      	ldr	r0, [pc, #48]	; (800dffc <SerializeTxFrame+0x6c>)
 800dfca:	f004 fb46 	bl	801265a <LoRaMacSerializerData>
 800dfce:	4603      	mov	r3, r0
 800dfd0:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800dfd2:	79fb      	ldrb	r3, [r7, #7]
 800dfd4:	2b00      	cmp	r3, #0
 800dfd6:	d001      	beq.n	800dfdc <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800dfd8:	2311      	movs	r3, #17
 800dfda:	e009      	b.n	800dff0 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800dfdc:	4b06      	ldr	r3, [pc, #24]	; (800dff8 <SerializeTxFrame+0x68>)
 800dfde:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800dfe2:	b29a      	uxth	r2, r3
 800dfe4:	4b04      	ldr	r3, [pc, #16]	; (800dff8 <SerializeTxFrame+0x68>)
 800dfe6:	801a      	strh	r2, [r3, #0]
            break;
 800dfe8:	e001      	b.n	800dfee <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800dfea:	2303      	movs	r3, #3
 800dfec:	e000      	b.n	800dff0 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 800dfee:	2300      	movs	r3, #0
}
 800dff0:	4618      	mov	r0, r3
 800dff2:	3708      	adds	r7, #8
 800dff4:	46bd      	mov	sp, r7
 800dff6:	bd80      	pop	{r7, pc}
 800dff8:	200004cc 	.word	0x200004cc
 800dffc:	200005d4 	.word	0x200005d4

0800e000 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 800e000:	b580      	push	{r7, lr}
 800e002:	b090      	sub	sp, #64	; 0x40
 800e004:	af02      	add	r7, sp, #8
 800e006:	4603      	mov	r3, r0
 800e008:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e00a:	2303      	movs	r3, #3
 800e00c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 800e010:	f7ff fee0 	bl	800ddd4 <CheckForClassBCollision>
 800e014:	4603      	mov	r3, r0
 800e016:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800e01a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e01e:	2b00      	cmp	r3, #0
 800e020:	d002      	beq.n	800e028 <ScheduleTx+0x28>
    {
        return status;
 800e022:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e026:	e0a2      	b.n	800e16e <ScheduleTx+0x16e>
    }

    // Update back-off
    CalculateBackOff( );
 800e028:	f000 f90a 	bl	800e240 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 800e02c:	f7ff ffb0 	bl	800df90 <SerializeTxFrame>
 800e030:	4603      	mov	r3, r0
 800e032:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800e036:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e03a:	2b00      	cmp	r3, #0
 800e03c:	d002      	beq.n	800e044 <ScheduleTx+0x44>
    {
        return status;
 800e03e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e042:	e094      	b.n	800e16e <ScheduleTx+0x16e>
    }

    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 800e044:	4b4c      	ldr	r3, [pc, #304]	; (800e178 <ScheduleTx+0x178>)
 800e046:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e04a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800e04e:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800e050:	4b49      	ldr	r3, [pc, #292]	; (800e178 <ScheduleTx+0x178>)
 800e052:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e056:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e05a:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 800e05c:	4b46      	ldr	r3, [pc, #280]	; (800e178 <ScheduleTx+0x178>)
 800e05e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e062:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800e066:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 800e068:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800e06c:	4618      	mov	r0, r3
 800e06e:	f00b fd97 	bl	8019ba0 <SysTimeGetMcuTime>
 800e072:	4b41      	ldr	r3, [pc, #260]	; (800e178 <ScheduleTx+0x178>)
 800e074:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e078:	4638      	mov	r0, r7
 800e07a:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 800e07e:	9200      	str	r2, [sp, #0]
 800e080:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800e084:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800e088:	ca06      	ldmia	r2, {r1, r2}
 800e08a:	f00b fcea 	bl	8019a62 <SysTimeSub>
 800e08e:	f107 0320 	add.w	r3, r7, #32
 800e092:	463a      	mov	r2, r7
 800e094:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e098:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 800e09c:	4b36      	ldr	r3, [pc, #216]	; (800e178 <ScheduleTx+0x178>)
 800e09e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0a2:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800e0a6:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 800e0a8:	2300      	movs	r3, #0
 800e0aa:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 800e0ae:	2301      	movs	r3, #1
 800e0b0:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 800e0b2:	4b31      	ldr	r3, [pc, #196]	; (800e178 <ScheduleTx+0x178>)
 800e0b4:	881b      	ldrh	r3, [r3, #0]
 800e0b6:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800e0b8:	4b2f      	ldr	r3, [pc, #188]	; (800e178 <ScheduleTx+0x178>)
 800e0ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0be:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800e0c2:	2b00      	cmp	r3, #0
 800e0c4:	d104      	bne.n	800e0d0 <ScheduleTx+0xd0>
    {
        nextChan.LastTxIsJoinRequest = true;
 800e0c6:	2301      	movs	r3, #1
 800e0c8:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 800e0cc:	2300      	movs	r3, #0
 800e0ce:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &MacCtx.NvmCtx->AggregatedTimeOff );
 800e0d0:	4b29      	ldr	r3, [pc, #164]	; (800e178 <ScheduleTx+0x178>)
 800e0d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0d6:	7818      	ldrb	r0, [r3, #0]
 800e0d8:	4b27      	ldr	r3, [pc, #156]	; (800e178 <ScheduleTx+0x178>)
 800e0da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0de:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800e0e2:	f107 0114 	add.w	r1, r7, #20
 800e0e6:	9300      	str	r3, [sp, #0]
 800e0e8:	4b24      	ldr	r3, [pc, #144]	; (800e17c <ScheduleTx+0x17c>)
 800e0ea:	4a25      	ldr	r2, [pc, #148]	; (800e180 <ScheduleTx+0x180>)
 800e0ec:	f004 fd9d 	bl	8012c2a <RegionNextChannel>
 800e0f0:	4603      	mov	r3, r0
 800e0f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 800e0f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e0fa:	2b00      	cmp	r3, #0
 800e0fc:	d022      	beq.n	800e144 <ScheduleTx+0x144>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 800e0fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e102:	2b0b      	cmp	r3, #11
 800e104:	d11b      	bne.n	800e13e <ScheduleTx+0x13e>
 800e106:	7bfb      	ldrb	r3, [r7, #15]
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d018      	beq.n	800e13e <ScheduleTx+0x13e>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 800e10c:	4b1a      	ldr	r3, [pc, #104]	; (800e178 <ScheduleTx+0x178>)
 800e10e:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 800e112:	2b00      	cmp	r3, #0
 800e114:	d011      	beq.n	800e13a <ScheduleTx+0x13a>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 800e116:	4b18      	ldr	r3, [pc, #96]	; (800e178 <ScheduleTx+0x178>)
 800e118:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e11c:	f043 0320 	orr.w	r3, r3, #32
 800e120:	4a15      	ldr	r2, [pc, #84]	; (800e178 <ScheduleTx+0x178>)
 800e122:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 800e126:	4b14      	ldr	r3, [pc, #80]	; (800e178 <ScheduleTx+0x178>)
 800e128:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 800e12c:	4619      	mov	r1, r3
 800e12e:	4815      	ldr	r0, [pc, #84]	; (800e184 <ScheduleTx+0x184>)
 800e130:	f00b fe7a 	bl	8019e28 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 800e134:	4813      	ldr	r0, [pc, #76]	; (800e184 <ScheduleTx+0x184>)
 800e136:	f00b fd99 	bl	8019c6c <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 800e13a:	2300      	movs	r3, #0
 800e13c:	e017      	b.n	800e16e <ScheduleTx+0x16e>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 800e13e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e142:	e014      	b.n	800e16e <ScheduleTx+0x16e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 800e144:	f7ff fe6a 	bl	800de1c <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 800e148:	f7ff fef0 	bl	800df2c <VerifyTxFrame>
 800e14c:	4603      	mov	r3, r0
 800e14e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800e152:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e156:	2b00      	cmp	r3, #0
 800e158:	d002      	beq.n	800e160 <ScheduleTx+0x160>
    {
        return status;
 800e15a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800e15e:	e006      	b.n	800e16e <ScheduleTx+0x16e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 800e160:	4b05      	ldr	r3, [pc, #20]	; (800e178 <ScheduleTx+0x178>)
 800e162:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800e166:	4618      	mov	r0, r3
 800e168:	f000 fb28 	bl	800e7bc <SendFrameOnChannel>
 800e16c:	4603      	mov	r3, r0
}
 800e16e:	4618      	mov	r0, r3
 800e170:	3738      	adds	r7, #56	; 0x38
 800e172:	46bd      	mov	sp, r7
 800e174:	bd80      	pop	{r7, pc}
 800e176:	bf00      	nop
 800e178:	200004cc 	.word	0x200004cc
 800e17c:	20000954 	.word	0x20000954
 800e180:	200008e1 	.word	0x200008e1
 800e184:	20000834 	.word	0x20000834

0800e188 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 800e188:	b580      	push	{r7, lr}
 800e18a:	b084      	sub	sp, #16
 800e18c:	af00      	add	r7, sp, #0
 800e18e:	4603      	mov	r3, r0
 800e190:	460a      	mov	r2, r1
 800e192:	71fb      	strb	r3, [r7, #7]
 800e194:	4613      	mov	r3, r2
 800e196:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800e198:	2313      	movs	r3, #19
 800e19a:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 800e19c:	2300      	movs	r3, #0
 800e19e:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 800e1a0:	4b25      	ldr	r3, [pc, #148]	; (800e238 <SecureFrame+0xb0>)
 800e1a2:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800e1a6:	2b00      	cmp	r3, #0
 800e1a8:	d002      	beq.n	800e1b0 <SecureFrame+0x28>
 800e1aa:	2b04      	cmp	r3, #4
 800e1ac:	d011      	beq.n	800e1d2 <SecureFrame+0x4a>
 800e1ae:	e03b      	b.n	800e228 <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800e1b0:	4822      	ldr	r0, [pc, #136]	; (800e23c <SecureFrame+0xb4>)
 800e1b2:	f003 fdad 	bl	8011d10 <LoRaMacCryptoPrepareJoinRequest>
 800e1b6:	4603      	mov	r3, r0
 800e1b8:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800e1ba:	7bfb      	ldrb	r3, [r7, #15]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d001      	beq.n	800e1c4 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e1c0:	2311      	movs	r3, #17
 800e1c2:	e034      	b.n	800e22e <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800e1c4:	4b1c      	ldr	r3, [pc, #112]	; (800e238 <SecureFrame+0xb0>)
 800e1c6:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e1ca:	b29a      	uxth	r2, r3
 800e1cc:	4b1a      	ldr	r3, [pc, #104]	; (800e238 <SecureFrame+0xb0>)
 800e1ce:	801a      	strh	r2, [r3, #0]
            break;
 800e1d0:	e02c      	b.n	800e22c <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800e1d2:	f107 0308 	add.w	r3, r7, #8
 800e1d6:	4618      	mov	r0, r3
 800e1d8:	f003 fcd6 	bl	8011b88 <LoRaMacCryptoGetFCntUp>
 800e1dc:	4603      	mov	r3, r0
 800e1de:	2b00      	cmp	r3, #0
 800e1e0:	d001      	beq.n	800e1e6 <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800e1e2:	2312      	movs	r3, #18
 800e1e4:	e023      	b.n	800e22e <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 800e1e6:	4b14      	ldr	r3, [pc, #80]	; (800e238 <SecureFrame+0xb0>)
 800e1e8:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800e1ec:	2b00      	cmp	r3, #0
 800e1ee:	d104      	bne.n	800e1fa <SecureFrame+0x72>
 800e1f0:	4b11      	ldr	r3, [pc, #68]	; (800e238 <SecureFrame+0xb0>)
 800e1f2:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800e1f6:	2b01      	cmp	r3, #1
 800e1f8:	d902      	bls.n	800e200 <SecureFrame+0x78>
            {
                fCntUp -= 1;
 800e1fa:	68bb      	ldr	r3, [r7, #8]
 800e1fc:	3b01      	subs	r3, #1
 800e1fe:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 800e200:	68b8      	ldr	r0, [r7, #8]
 800e202:	79ba      	ldrb	r2, [r7, #6]
 800e204:	79f9      	ldrb	r1, [r7, #7]
 800e206:	4b0d      	ldr	r3, [pc, #52]	; (800e23c <SecureFrame+0xb4>)
 800e208:	f003 fe7a 	bl	8011f00 <LoRaMacCryptoSecureMessage>
 800e20c:	4603      	mov	r3, r0
 800e20e:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800e210:	7bfb      	ldrb	r3, [r7, #15]
 800e212:	2b00      	cmp	r3, #0
 800e214:	d001      	beq.n	800e21a <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800e216:	2311      	movs	r3, #17
 800e218:	e009      	b.n	800e22e <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800e21a:	4b07      	ldr	r3, [pc, #28]	; (800e238 <SecureFrame+0xb0>)
 800e21c:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800e220:	b29a      	uxth	r2, r3
 800e222:	4b05      	ldr	r3, [pc, #20]	; (800e238 <SecureFrame+0xb0>)
 800e224:	801a      	strh	r2, [r3, #0]
            break;
 800e226:	e001      	b.n	800e22c <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800e228:	2303      	movs	r3, #3
 800e22a:	e000      	b.n	800e22e <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 800e22c:	2300      	movs	r3, #0
}
 800e22e:	4618      	mov	r0, r3
 800e230:	3710      	adds	r7, #16
 800e232:	46bd      	mov	sp, r7
 800e234:	bd80      	pop	{r7, pc}
 800e236:	bf00      	nop
 800e238:	200004cc 	.word	0x200004cc
 800e23c:	200005d4 	.word	0x200005d4

0800e240 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 800e240:	b480      	push	{r7}
 800e242:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( MacCtx.NvmCtx->AggregatedTimeOff == 0 )
 800e244:	4b0d      	ldr	r3, [pc, #52]	; (800e27c <CalculateBackOff+0x3c>)
 800e246:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e24a:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d10f      	bne.n	800e272 <CalculateBackOff+0x32>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 800e252:	4b0a      	ldr	r3, [pc, #40]	; (800e27c <CalculateBackOff+0x3c>)
 800e254:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e258:	f8b3 314c 	ldrh.w	r3, [r3, #332]	; 0x14c
 800e25c:	1e5a      	subs	r2, r3, #1
 800e25e:	4b07      	ldr	r3, [pc, #28]	; (800e27c <CalculateBackOff+0x3c>)
 800e260:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 800e264:	4b05      	ldr	r3, [pc, #20]	; (800e27c <CalculateBackOff+0x3c>)
 800e266:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e26a:	fb01 f202 	mul.w	r2, r1, r2
 800e26e:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }
}
 800e272:	bf00      	nop
 800e274:	46bd      	mov	sp, r7
 800e276:	bc80      	pop	{r7}
 800e278:	4770      	bx	lr
 800e27a:	bf00      	nop
 800e27c:	200004cc 	.word	0x200004cc

0800e280 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 800e280:	b580      	push	{r7, lr}
 800e282:	b082      	sub	sp, #8
 800e284:	af00      	add	r7, sp, #0
 800e286:	4603      	mov	r3, r0
 800e288:	7139      	strb	r1, [r7, #4]
 800e28a:	71fb      	strb	r3, [r7, #7]
 800e28c:	4613      	mov	r3, r2
 800e28e:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 800e290:	79fb      	ldrb	r3, [r7, #7]
 800e292:	2b00      	cmp	r3, #0
 800e294:	d002      	beq.n	800e29c <RemoveMacCommands+0x1c>
 800e296:	79fb      	ldrb	r3, [r7, #7]
 800e298:	2b01      	cmp	r3, #1
 800e29a:	d10d      	bne.n	800e2b8 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 800e29c:	79bb      	ldrb	r3, [r7, #6]
 800e29e:	2b01      	cmp	r3, #1
 800e2a0:	d108      	bne.n	800e2b4 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 800e2a2:	793b      	ldrb	r3, [r7, #4]
 800e2a4:	f003 0320 	and.w	r3, r3, #32
 800e2a8:	b2db      	uxtb	r3, r3
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d004      	beq.n	800e2b8 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 800e2ae:	f002 fdc3 	bl	8010e38 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 800e2b2:	e001      	b.n	800e2b8 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 800e2b4:	f002 fdc0 	bl	8010e38 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 800e2b8:	bf00      	nop
 800e2ba:	3708      	adds	r7, #8
 800e2bc:	46bd      	mov	sp, r7
 800e2be:	bd80      	pop	{r7, pc}

0800e2c0 <ResetMacParameters>:

static void ResetMacParameters( void )
{
 800e2c0:	b5b0      	push	{r4, r5, r7, lr}
 800e2c2:	b082      	sub	sp, #8
 800e2c4:	af00      	add	r7, sp, #0
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 800e2c6:	4b6d      	ldr	r3, [pc, #436]	; (800e47c <ResetMacParameters+0x1bc>)
 800e2c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e2cc:	2200      	movs	r2, #0
 800e2ce:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

    // ADR counter
    MacCtx.NvmCtx->AdrAckCounter = 0;
 800e2d2:	4b6a      	ldr	r3, [pc, #424]	; (800e47c <ResetMacParameters+0x1bc>)
 800e2d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e2d8:	2200      	movs	r2, #0
 800e2da:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    MacCtx.ChannelsNbTransCounter = 0;
 800e2de:	4b67      	ldr	r3, [pc, #412]	; (800e47c <ResetMacParameters+0x1bc>)
 800e2e0:	2200      	movs	r2, #0
 800e2e2:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.AckTimeoutRetries = 1;
 800e2e6:	4b65      	ldr	r3, [pc, #404]	; (800e47c <ResetMacParameters+0x1bc>)
 800e2e8:	2201      	movs	r2, #1
 800e2ea:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 800e2ee:	4b63      	ldr	r3, [pc, #396]	; (800e47c <ResetMacParameters+0x1bc>)
 800e2f0:	2201      	movs	r2, #1
 800e2f2:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetry = false;
 800e2f6:	4b61      	ldr	r3, [pc, #388]	; (800e47c <ResetMacParameters+0x1bc>)
 800e2f8:	2200      	movs	r2, #0
 800e2fa:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413

    MacCtx.NvmCtx->MaxDCycle = 0;
 800e2fe:	4b5f      	ldr	r3, [pc, #380]	; (800e47c <ResetMacParameters+0x1bc>)
 800e300:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e304:	2200      	movs	r2, #0
 800e306:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
    MacCtx.NvmCtx->AggregatedDCycle = 1;
 800e30a:	4b5c      	ldr	r3, [pc, #368]	; (800e47c <ResetMacParameters+0x1bc>)
 800e30c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e310:	2201      	movs	r2, #1
 800e312:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c

    MacCtx.NvmCtx->MacParams.ChannelsTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800e316:	4b59      	ldr	r3, [pc, #356]	; (800e47c <ResetMacParameters+0x1bc>)
 800e318:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e31c:	4b57      	ldr	r3, [pc, #348]	; (800e47c <ResetMacParameters+0x1bc>)
 800e31e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e322:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800e326:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800e32a:	4b54      	ldr	r3, [pc, #336]	; (800e47c <ResetMacParameters+0x1bc>)
 800e32c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e330:	4b52      	ldr	r3, [pc, #328]	; (800e47c <ResetMacParameters+0x1bc>)
 800e332:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e336:	f992 2005 	ldrsb.w	r2, [r2, #5]
 800e33a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 800e33e:	4b4f      	ldr	r3, [pc, #316]	; (800e47c <ResetMacParameters+0x1bc>)
 800e340:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e344:	4b4d      	ldr	r3, [pc, #308]	; (800e47c <ResetMacParameters+0x1bc>)
 800e346:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e34a:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800e34e:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 800e352:	4b4a      	ldr	r3, [pc, #296]	; (800e47c <ResetMacParameters+0x1bc>)
 800e354:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e358:	4b48      	ldr	r3, [pc, #288]	; (800e47c <ResetMacParameters+0x1bc>)
 800e35a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e35e:	33a8      	adds	r3, #168	; 0xa8
 800e360:	3228      	adds	r2, #40	; 0x28
 800e362:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e366:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 800e36a:	4b44      	ldr	r3, [pc, #272]	; (800e47c <ResetMacParameters+0x1bc>)
 800e36c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e370:	4b42      	ldr	r3, [pc, #264]	; (800e47c <ResetMacParameters+0x1bc>)
 800e372:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e376:	33b0      	adds	r3, #176	; 0xb0
 800e378:	3230      	adds	r2, #48	; 0x30
 800e37a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e37e:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.UplinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime;
 800e382:	4b3e      	ldr	r3, [pc, #248]	; (800e47c <ResetMacParameters+0x1bc>)
 800e384:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e388:	4b3c      	ldr	r3, [pc, #240]	; (800e47c <ResetMacParameters+0x1bc>)
 800e38a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e38e:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 800e392:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime;
 800e396:	4b39      	ldr	r3, [pc, #228]	; (800e47c <ResetMacParameters+0x1bc>)
 800e398:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e39c:	4b37      	ldr	r3, [pc, #220]	; (800e47c <ResetMacParameters+0x1bc>)
 800e39e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e3a2:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 800e3a6:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
    MacCtx.NvmCtx->MacParams.MaxEirp = MacCtx.NvmCtx->MacParamsDefaults.MaxEirp;
 800e3aa:	4b34      	ldr	r3, [pc, #208]	; (800e47c <ResetMacParameters+0x1bc>)
 800e3ac:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e3b0:	4b32      	ldr	r3, [pc, #200]	; (800e47c <ResetMacParameters+0x1bc>)
 800e3b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e3b6:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800e3b8:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    MacCtx.NvmCtx->MacParams.AntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 800e3bc:	4b2f      	ldr	r3, [pc, #188]	; (800e47c <ResetMacParameters+0x1bc>)
 800e3be:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800e3c2:	4b2e      	ldr	r3, [pc, #184]	; (800e47c <ResetMacParameters+0x1bc>)
 800e3c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e3c8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800e3ca:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

    MacCtx.NodeAckRequested = false;
 800e3ce:	4b2b      	ldr	r3, [pc, #172]	; (800e47c <ResetMacParameters+0x1bc>)
 800e3d0:	2200      	movs	r2, #0
 800e3d2:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NvmCtx->SrvAckRequested = false;
 800e3d6:	4b29      	ldr	r3, [pc, #164]	; (800e47c <ResetMacParameters+0x1bc>)
 800e3d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e3dc:	2200      	movs	r2, #0
 800e3de:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 800e3e2:	2301      	movs	r3, #1
 800e3e4:	713b      	strb	r3, [r7, #4]
    params.NvmCtx = NULL;
 800e3e6:	2300      	movs	r3, #0
 800e3e8:	603b      	str	r3, [r7, #0]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800e3ea:	4b24      	ldr	r3, [pc, #144]	; (800e47c <ResetMacParameters+0x1bc>)
 800e3ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e3f0:	781b      	ldrb	r3, [r3, #0]
 800e3f2:	463a      	mov	r2, r7
 800e3f4:	4611      	mov	r1, r2
 800e3f6:	4618      	mov	r0, r3
 800e3f8:	f004 fa74 	bl	80128e4 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 800e3fc:	4b1f      	ldr	r3, [pc, #124]	; (800e47c <ResetMacParameters+0x1bc>)
 800e3fe:	2200      	movs	r2, #0
 800e400:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800e404:	4b1d      	ldr	r3, [pc, #116]	; (800e47c <ResetMacParameters+0x1bc>)
 800e406:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800e40a:	4b1c      	ldr	r3, [pc, #112]	; (800e47c <ResetMacParameters+0x1bc>)
 800e40c:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 800e410:	4b1a      	ldr	r3, [pc, #104]	; (800e47c <ResetMacParameters+0x1bc>)
 800e412:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e416:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800e41a:	4a18      	ldr	r2, [pc, #96]	; (800e47c <ResetMacParameters+0x1bc>)
 800e41c:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800e420:	4b16      	ldr	r3, [pc, #88]	; (800e47c <ResetMacParameters+0x1bc>)
 800e422:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e426:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800e42a:	4b14      	ldr	r3, [pc, #80]	; (800e47c <ResetMacParameters+0x1bc>)
 800e42c:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800e430:	4b12      	ldr	r3, [pc, #72]	; (800e47c <ResetMacParameters+0x1bc>)
 800e432:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e436:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800e43a:	4b10      	ldr	r3, [pc, #64]	; (800e47c <ResetMacParameters+0x1bc>)
 800e43c:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800e440:	4b0e      	ldr	r3, [pc, #56]	; (800e47c <ResetMacParameters+0x1bc>)
 800e442:	2200      	movs	r2, #0
 800e444:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800e448:	4b0c      	ldr	r3, [pc, #48]	; (800e47c <ResetMacParameters+0x1bc>)
 800e44a:	2201      	movs	r2, #1
 800e44c:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800e450:	4a0a      	ldr	r2, [pc, #40]	; (800e47c <ResetMacParameters+0x1bc>)
 800e452:	4b0a      	ldr	r3, [pc, #40]	; (800e47c <ResetMacParameters+0x1bc>)
 800e454:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800e458:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800e45c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e45e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e460:	682b      	ldr	r3, [r5, #0]
 800e462:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800e464:	4b05      	ldr	r3, [pc, #20]	; (800e47c <ResetMacParameters+0x1bc>)
 800e466:	2201      	movs	r2, #1
 800e468:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e46c:	4b03      	ldr	r3, [pc, #12]	; (800e47c <ResetMacParameters+0x1bc>)
 800e46e:	2202      	movs	r2, #2
 800e470:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

}
 800e474:	bf00      	nop
 800e476:	3708      	adds	r7, #8
 800e478:	46bd      	mov	sp, r7
 800e47a:	bdb0      	pop	{r4, r5, r7, pc}
 800e47c:	200004cc 	.word	0x200004cc

0800e480 <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 800e480:	b580      	push	{r7, lr}
 800e482:	b082      	sub	sp, #8
 800e484:	af00      	add	r7, sp, #0
 800e486:	6078      	str	r0, [r7, #4]
 800e488:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 800e48a:	6878      	ldr	r0, [r7, #4]
 800e48c:	f00b fc5c 	bl	8019d48 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 800e490:	4b10      	ldr	r3, [pc, #64]	; (800e4d4 <RxWindowSetup+0x54>)
 800e492:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e494:	4798      	blx	r3

    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800e496:	4b10      	ldr	r3, [pc, #64]	; (800e4d8 <RxWindowSetup+0x58>)
 800e498:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e49c:	781b      	ldrb	r3, [r3, #0]
 800e49e:	4a0f      	ldr	r2, [pc, #60]	; (800e4dc <RxWindowSetup+0x5c>)
 800e4a0:	6839      	ldr	r1, [r7, #0]
 800e4a2:	4618      	mov	r0, r3
 800e4a4:	f004 fac9 	bl	8012a3a <RegionRxConfig>
 800e4a8:	4603      	mov	r3, r0
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d00d      	beq.n	800e4ca <RxWindowSetup+0x4a>
    {
        Radio.Rx( MacCtx.NvmCtx->MacParams.MaxRxWindow );
 800e4ae:	4b09      	ldr	r3, [pc, #36]	; (800e4d4 <RxWindowSetup+0x54>)
 800e4b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e4b2:	4a09      	ldr	r2, [pc, #36]	; (800e4d8 <RxWindowSetup+0x58>)
 800e4b4:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 800e4b8:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800e4bc:	4610      	mov	r0, r2
 800e4be:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 800e4c0:	683b      	ldr	r3, [r7, #0]
 800e4c2:	7cda      	ldrb	r2, [r3, #19]
 800e4c4:	4b04      	ldr	r3, [pc, #16]	; (800e4d8 <RxWindowSetup+0x58>)
 800e4c6:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 800e4ca:	bf00      	nop
 800e4cc:	3708      	adds	r7, #8
 800e4ce:	46bd      	mov	sp, r7
 800e4d0:	bd80      	pop	{r7, pc}
 800e4d2:	bf00      	nop
 800e4d4:	0801b480 	.word	0x0801b480
 800e4d8:	200004cc 	.word	0x200004cc
 800e4dc:	200008ec 	.word	0x200008ec

0800e4e0 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 800e4e0:	b590      	push	{r4, r7, lr}
 800e4e2:	b083      	sub	sp, #12
 800e4e4:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e4e6:	4b1d      	ldr	r3, [pc, #116]	; (800e55c <OpenContinuousRxCWindow+0x7c>)
 800e4e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e4ec:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.RxCChannel.Datarate,
 800e4ee:	4b1b      	ldr	r3, [pc, #108]	; (800e55c <OpenContinuousRxCWindow+0x7c>)
 800e4f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e4f4:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e4f8:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800e4fa:	4b18      	ldr	r3, [pc, #96]	; (800e55c <OpenContinuousRxCWindow+0x7c>)
 800e4fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e500:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800e504:	4b15      	ldr	r3, [pc, #84]	; (800e55c <OpenContinuousRxCWindow+0x7c>)
 800e506:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800e50a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e50e:	4c14      	ldr	r4, [pc, #80]	; (800e560 <OpenContinuousRxCWindow+0x80>)
 800e510:	9400      	str	r4, [sp, #0]
 800e512:	f004 fa6e 	bl	80129f2 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e516:	4b11      	ldr	r3, [pc, #68]	; (800e55c <OpenContinuousRxCWindow+0x7c>)
 800e518:	2202      	movs	r2, #2
 800e51a:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800e51e:	4b0f      	ldr	r3, [pc, #60]	; (800e55c <OpenContinuousRxCWindow+0x7c>)
 800e520:	2201      	movs	r2, #1
 800e522:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800e526:	4b0d      	ldr	r3, [pc, #52]	; (800e55c <OpenContinuousRxCWindow+0x7c>)
 800e528:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e52c:	781b      	ldrb	r3, [r3, #0]
 800e52e:	4a0d      	ldr	r2, [pc, #52]	; (800e564 <OpenContinuousRxCWindow+0x84>)
 800e530:	490b      	ldr	r1, [pc, #44]	; (800e560 <OpenContinuousRxCWindow+0x80>)
 800e532:	4618      	mov	r0, r3
 800e534:	f004 fa81 	bl	8012a3a <RegionRxConfig>
 800e538:	4603      	mov	r3, r0
 800e53a:	2b00      	cmp	r3, #0
 800e53c:	d009      	beq.n	800e552 <OpenContinuousRxCWindow+0x72>
    {
        Radio.Rx( 0 ); // Continuous mode
 800e53e:	4b0a      	ldr	r3, [pc, #40]	; (800e568 <OpenContinuousRxCWindow+0x88>)
 800e540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800e542:	2000      	movs	r0, #0
 800e544:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 800e546:	4b05      	ldr	r3, [pc, #20]	; (800e55c <OpenContinuousRxCWindow+0x7c>)
 800e548:	f893 23f3 	ldrb.w	r2, [r3, #1011]	; 0x3f3
 800e54c:	4b03      	ldr	r3, [pc, #12]	; (800e55c <OpenContinuousRxCWindow+0x7c>)
 800e54e:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 800e552:	bf00      	nop
 800e554:	3704      	adds	r7, #4
 800e556:	46bd      	mov	sp, r7
 800e558:	bd90      	pop	{r4, r7, pc}
 800e55a:	bf00      	nop
 800e55c:	200004cc 	.word	0x200004cc
 800e560:	200008ac 	.word	0x200008ac
 800e564:	200008ec 	.word	0x200008ec
 800e568:	0801b480 	.word	0x0801b480

0800e56c <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 800e56c:	b580      	push	{r7, lr}
 800e56e:	b088      	sub	sp, #32
 800e570:	af00      	add	r7, sp, #0
 800e572:	60f8      	str	r0, [r7, #12]
 800e574:	60b9      	str	r1, [r7, #8]
 800e576:	603b      	str	r3, [r7, #0]
 800e578:	4613      	mov	r3, r2
 800e57a:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 800e57c:	4b8a      	ldr	r3, [pc, #552]	; (800e7a8 <PrepareFrame+0x23c>)
 800e57e:	2200      	movs	r2, #0
 800e580:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 800e582:	4b89      	ldr	r3, [pc, #548]	; (800e7a8 <PrepareFrame+0x23c>)
 800e584:	2200      	movs	r2, #0
 800e586:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    uint32_t fCntUp = 0;
 800e58a:	2300      	movs	r3, #0
 800e58c:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 800e58e:	2300      	movs	r3, #0
 800e590:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 800e592:	2300      	movs	r3, #0
 800e594:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 800e596:	683b      	ldr	r3, [r7, #0]
 800e598:	2b00      	cmp	r3, #0
 800e59a:	d101      	bne.n	800e5a0 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 800e59c:	2300      	movs	r3, #0
 800e59e:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 800e5a0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e5a2:	461a      	mov	r2, r3
 800e5a4:	6839      	ldr	r1, [r7, #0]
 800e5a6:	4881      	ldr	r0, [pc, #516]	; (800e7ac <PrepareFrame+0x240>)
 800e5a8:	f007 fe99 	bl	80162de <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 800e5ac:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800e5ae:	b2da      	uxtb	r2, r3
 800e5b0:	4b7d      	ldr	r3, [pc, #500]	; (800e7a8 <PrepareFrame+0x23c>)
 800e5b2:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	781a      	ldrb	r2, [r3, #0]
 800e5ba:	4b7b      	ldr	r3, [pc, #492]	; (800e7a8 <PrepareFrame+0x23c>)
 800e5bc:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	781b      	ldrb	r3, [r3, #0]
 800e5c2:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800e5c6:	b2db      	uxtb	r3, r3
 800e5c8:	2b07      	cmp	r3, #7
 800e5ca:	f000 80c8 	beq.w	800e75e <PrepareFrame+0x1f2>
 800e5ce:	2b07      	cmp	r3, #7
 800e5d0:	f300 80df 	bgt.w	800e792 <PrepareFrame+0x226>
 800e5d4:	2b02      	cmp	r3, #2
 800e5d6:	d006      	beq.n	800e5e6 <PrepareFrame+0x7a>
 800e5d8:	2b04      	cmp	r3, #4
 800e5da:	f040 80da 	bne.w	800e792 <PrepareFrame+0x226>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 800e5de:	4b72      	ldr	r3, [pc, #456]	; (800e7a8 <PrepareFrame+0x23c>)
 800e5e0:	2201      	movs	r2, #1
 800e5e2:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 800e5e6:	4b70      	ldr	r3, [pc, #448]	; (800e7a8 <PrepareFrame+0x23c>)
 800e5e8:	2204      	movs	r2, #4
 800e5ea:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 800e5ee:	4b6e      	ldr	r3, [pc, #440]	; (800e7a8 <PrepareFrame+0x23c>)
 800e5f0:	4a6f      	ldr	r2, [pc, #444]	; (800e7b0 <PrepareFrame+0x244>)
 800e5f2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800e5f6:	4b6c      	ldr	r3, [pc, #432]	; (800e7a8 <PrepareFrame+0x23c>)
 800e5f8:	22ff      	movs	r2, #255	; 0xff
 800e5fa:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 800e5fe:	68fb      	ldr	r3, [r7, #12]
 800e600:	781a      	ldrb	r2, [r3, #0]
 800e602:	4b69      	ldr	r3, [pc, #420]	; (800e7a8 <PrepareFrame+0x23c>)
 800e604:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 800e608:	4a67      	ldr	r2, [pc, #412]	; (800e7a8 <PrepareFrame+0x23c>)
 800e60a:	79fb      	ldrb	r3, [r7, #7]
 800e60c:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 800e610:	4b65      	ldr	r3, [pc, #404]	; (800e7a8 <PrepareFrame+0x23c>)
 800e612:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e616:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800e618:	4a63      	ldr	r2, [pc, #396]	; (800e7a8 <PrepareFrame+0x23c>)
 800e61a:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800e61e:	68bb      	ldr	r3, [r7, #8]
 800e620:	781a      	ldrb	r2, [r3, #0]
 800e622:	4b61      	ldr	r3, [pc, #388]	; (800e7a8 <PrepareFrame+0x23c>)
 800e624:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 800e628:	4b5f      	ldr	r3, [pc, #380]	; (800e7a8 <PrepareFrame+0x23c>)
 800e62a:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 800e62e:	4b5e      	ldr	r3, [pc, #376]	; (800e7a8 <PrepareFrame+0x23c>)
 800e630:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 800e634:	4b5c      	ldr	r3, [pc, #368]	; (800e7a8 <PrepareFrame+0x23c>)
 800e636:	4a5d      	ldr	r2, [pc, #372]	; (800e7ac <PrepareFrame+0x240>)
 800e638:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800e63c:	f107 0318 	add.w	r3, r7, #24
 800e640:	4618      	mov	r0, r3
 800e642:	f003 faa1 	bl	8011b88 <LoRaMacCryptoGetFCntUp>
 800e646:	4603      	mov	r3, r0
 800e648:	2b00      	cmp	r3, #0
 800e64a:	d001      	beq.n	800e650 <PrepareFrame+0xe4>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800e64c:	2312      	movs	r3, #18
 800e64e:	e0a6      	b.n	800e79e <PrepareFrame+0x232>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 800e650:	69bb      	ldr	r3, [r7, #24]
 800e652:	b29a      	uxth	r2, r3
 800e654:	4b54      	ldr	r3, [pc, #336]	; (800e7a8 <PrepareFrame+0x23c>)
 800e656:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 800e65a:	4b53      	ldr	r3, [pc, #332]	; (800e7a8 <PrepareFrame+0x23c>)
 800e65c:	2200      	movs	r2, #0
 800e65e:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.AckReceived = false;
 800e662:	4b51      	ldr	r3, [pc, #324]	; (800e7a8 <PrepareFrame+0x23c>)
 800e664:	2200      	movs	r2, #0
 800e666:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 800e66a:	69bb      	ldr	r3, [r7, #24]
 800e66c:	4a4e      	ldr	r2, [pc, #312]	; (800e7a8 <PrepareFrame+0x23c>)
 800e66e:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800e672:	f107 0314 	add.w	r3, r7, #20
 800e676:	4618      	mov	r0, r3
 800e678:	f002 fc02 	bl	8010e80 <LoRaMacCommandsGetSizeSerializedCmds>
 800e67c:	4603      	mov	r3, r0
 800e67e:	2b00      	cmp	r3, #0
 800e680:	d001      	beq.n	800e686 <PrepareFrame+0x11a>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e682:	2313      	movs	r3, #19
 800e684:	e08b      	b.n	800e79e <PrepareFrame+0x232>
            }

            if( macCmdsSize > 0 )
 800e686:	697b      	ldr	r3, [r7, #20]
 800e688:	2b00      	cmp	r3, #0
 800e68a:	f000 8084 	beq.w	800e796 <PrepareFrame+0x22a>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( MacCtx.NvmCtx->MacParams.ChannelsDatarate );
 800e68e:	4b46      	ldr	r3, [pc, #280]	; (800e7a8 <PrepareFrame+0x23c>)
 800e690:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e694:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e698:	4618      	mov	r0, r3
 800e69a:	f7fe fd0f 	bl	800d0bc <GetMaxAppPayloadWithoutFOptsLength>
 800e69e:	4603      	mov	r3, r0
 800e6a0:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800e6a2:	4b41      	ldr	r3, [pc, #260]	; (800e7a8 <PrepareFrame+0x23c>)
 800e6a4:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e6a8:	2b00      	cmp	r3, #0
 800e6aa:	d01d      	beq.n	800e6e8 <PrepareFrame+0x17c>
 800e6ac:	697b      	ldr	r3, [r7, #20]
 800e6ae:	2b0f      	cmp	r3, #15
 800e6b0:	d81a      	bhi.n	800e6e8 <PrepareFrame+0x17c>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 800e6b2:	f107 0314 	add.w	r3, r7, #20
 800e6b6:	4a3f      	ldr	r2, [pc, #252]	; (800e7b4 <PrepareFrame+0x248>)
 800e6b8:	4619      	mov	r1, r3
 800e6ba:	200f      	movs	r0, #15
 800e6bc:	f002 fbf6 	bl	8010eac <LoRaMacCommandsSerializeCmds>
 800e6c0:	4603      	mov	r3, r0
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d001      	beq.n	800e6ca <PrepareFrame+0x15e>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e6c6:	2313      	movs	r3, #19
 800e6c8:	e069      	b.n	800e79e <PrepareFrame+0x232>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 800e6ca:	697b      	ldr	r3, [r7, #20]
 800e6cc:	f003 030f 	and.w	r3, r3, #15
 800e6d0:	b2d9      	uxtb	r1, r3
 800e6d2:	68ba      	ldr	r2, [r7, #8]
 800e6d4:	7813      	ldrb	r3, [r2, #0]
 800e6d6:	f361 0303 	bfi	r3, r1, #0, #4
 800e6da:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800e6dc:	68bb      	ldr	r3, [r7, #8]
 800e6de:	781a      	ldrb	r2, [r3, #0]
 800e6e0:	4b31      	ldr	r3, [pc, #196]	; (800e7a8 <PrepareFrame+0x23c>)
 800e6e2:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 800e6e6:	e056      	b.n	800e796 <PrepareFrame+0x22a>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800e6e8:	4b2f      	ldr	r3, [pc, #188]	; (800e7a8 <PrepareFrame+0x23c>)
 800e6ea:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e6ee:	2b00      	cmp	r3, #0
 800e6f0:	d014      	beq.n	800e71c <PrepareFrame+0x1b0>
 800e6f2:	697b      	ldr	r3, [r7, #20]
 800e6f4:	2b0f      	cmp	r3, #15
 800e6f6:	d911      	bls.n	800e71c <PrepareFrame+0x1b0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800e6f8:	7ff8      	ldrb	r0, [r7, #31]
 800e6fa:	4b2b      	ldr	r3, [pc, #172]	; (800e7a8 <PrepareFrame+0x23c>)
 800e6fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e700:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 800e704:	f107 0314 	add.w	r3, r7, #20
 800e708:	4619      	mov	r1, r3
 800e70a:	f002 fbcf 	bl	8010eac <LoRaMacCommandsSerializeCmds>
 800e70e:	4603      	mov	r3, r0
 800e710:	2b00      	cmp	r3, #0
 800e712:	d001      	beq.n	800e718 <PrepareFrame+0x1ac>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e714:	2313      	movs	r3, #19
 800e716:	e042      	b.n	800e79e <PrepareFrame+0x232>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 800e718:	230a      	movs	r3, #10
 800e71a:	e040      	b.n	800e79e <PrepareFrame+0x232>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800e71c:	7ff8      	ldrb	r0, [r7, #31]
 800e71e:	4b22      	ldr	r3, [pc, #136]	; (800e7a8 <PrepareFrame+0x23c>)
 800e720:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e724:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 800e728:	f107 0314 	add.w	r3, r7, #20
 800e72c:	4619      	mov	r1, r3
 800e72e:	f002 fbbd 	bl	8010eac <LoRaMacCommandsSerializeCmds>
 800e732:	4603      	mov	r3, r0
 800e734:	2b00      	cmp	r3, #0
 800e736:	d001      	beq.n	800e73c <PrepareFrame+0x1d0>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e738:	2313      	movs	r3, #19
 800e73a:	e030      	b.n	800e79e <PrepareFrame+0x232>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 800e73c:	4b1a      	ldr	r3, [pc, #104]	; (800e7a8 <PrepareFrame+0x23c>)
 800e73e:	2200      	movs	r2, #0
 800e740:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 800e744:	4b18      	ldr	r3, [pc, #96]	; (800e7a8 <PrepareFrame+0x23c>)
 800e746:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e74a:	33cb      	adds	r3, #203	; 0xcb
 800e74c:	4a16      	ldr	r2, [pc, #88]	; (800e7a8 <PrepareFrame+0x23c>)
 800e74e:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 800e752:	697b      	ldr	r3, [r7, #20]
 800e754:	b2da      	uxtb	r2, r3
 800e756:	4b14      	ldr	r3, [pc, #80]	; (800e7a8 <PrepareFrame+0x23c>)
 800e758:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 800e75c:	e01b      	b.n	800e796 <PrepareFrame+0x22a>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 800e75e:	683b      	ldr	r3, [r7, #0]
 800e760:	2b00      	cmp	r3, #0
 800e762:	d01a      	beq.n	800e79a <PrepareFrame+0x22e>
 800e764:	4b10      	ldr	r3, [pc, #64]	; (800e7a8 <PrepareFrame+0x23c>)
 800e766:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d015      	beq.n	800e79a <PrepareFrame+0x22e>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 800e76e:	4812      	ldr	r0, [pc, #72]	; (800e7b8 <PrepareFrame+0x24c>)
 800e770:	4b0d      	ldr	r3, [pc, #52]	; (800e7a8 <PrepareFrame+0x23c>)
 800e772:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e776:	b29b      	uxth	r3, r3
 800e778:	461a      	mov	r2, r3
 800e77a:	6839      	ldr	r1, [r7, #0]
 800e77c:	f007 fdaf 	bl	80162de <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 800e780:	4b09      	ldr	r3, [pc, #36]	; (800e7a8 <PrepareFrame+0x23c>)
 800e782:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800e786:	b29b      	uxth	r3, r3
 800e788:	3301      	adds	r3, #1
 800e78a:	b29a      	uxth	r2, r3
 800e78c:	4b06      	ldr	r3, [pc, #24]	; (800e7a8 <PrepareFrame+0x23c>)
 800e78e:	801a      	strh	r2, [r3, #0]
            }
            break;
 800e790:	e003      	b.n	800e79a <PrepareFrame+0x22e>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 800e792:	2302      	movs	r3, #2
 800e794:	e003      	b.n	800e79e <PrepareFrame+0x232>
            break;
 800e796:	bf00      	nop
 800e798:	e000      	b.n	800e79c <PrepareFrame+0x230>
            break;
 800e79a:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 800e79c:	2300      	movs	r3, #0
}
 800e79e:	4618      	mov	r0, r3
 800e7a0:	3720      	adds	r7, #32
 800e7a2:	46bd      	mov	sp, r7
 800e7a4:	bd80      	pop	{r7, pc}
 800e7a6:	bf00      	nop
 800e7a8:	200004cc 	.word	0x200004cc
 800e7ac:	20000604 	.word	0x20000604
 800e7b0:	200004ce 	.word	0x200004ce
 800e7b4:	200005e4 	.word	0x200005e4
 800e7b8:	200004cf 	.word	0x200004cf

0800e7bc <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 800e7bc:	b580      	push	{r7, lr}
 800e7be:	b08a      	sub	sp, #40	; 0x28
 800e7c0:	af00      	add	r7, sp, #0
 800e7c2:	4603      	mov	r3, r0
 800e7c4:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e7c6:	2303      	movs	r3, #3
 800e7c8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 800e7cc:	2300      	movs	r3, #0
 800e7ce:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 800e7d0:	79fb      	ldrb	r3, [r7, #7]
 800e7d2:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800e7d4:	4b4f      	ldr	r3, [pc, #316]	; (800e914 <SendFrameOnChannel+0x158>)
 800e7d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7da:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e7de:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800e7e0:	4b4c      	ldr	r3, [pc, #304]	; (800e914 <SendFrameOnChannel+0x158>)
 800e7e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7e6:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800e7ea:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 800e7ec:	4b49      	ldr	r3, [pc, #292]	; (800e914 <SendFrameOnChannel+0x158>)
 800e7ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7f2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800e7f6:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800e7f8:	4b46      	ldr	r3, [pc, #280]	; (800e914 <SendFrameOnChannel+0x158>)
 800e7fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7fe:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800e802:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 800e804:	4b43      	ldr	r3, [pc, #268]	; (800e914 <SendFrameOnChannel+0x158>)
 800e806:	881b      	ldrh	r3, [r3, #0]
 800e808:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 800e80a:	4b42      	ldr	r3, [pc, #264]	; (800e914 <SendFrameOnChannel+0x158>)
 800e80c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e810:	7818      	ldrb	r0, [r3, #0]
 800e812:	f107 020f 	add.w	r2, r7, #15
 800e816:	f107 0110 	add.w	r1, r7, #16
 800e81a:	4b3f      	ldr	r3, [pc, #252]	; (800e918 <SendFrameOnChannel+0x15c>)
 800e81c:	f004 f92b 	bl	8012a76 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e820:	4b3c      	ldr	r3, [pc, #240]	; (800e914 <SendFrameOnChannel+0x158>)
 800e822:	2201      	movs	r2, #1
 800e824:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800e828:	4b3a      	ldr	r3, [pc, #232]	; (800e914 <SendFrameOnChannel+0x158>)
 800e82a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e82e:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e832:	b2da      	uxtb	r2, r3
 800e834:	4b37      	ldr	r3, [pc, #220]	; (800e914 <SendFrameOnChannel+0x158>)
 800e836:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
    MacCtx.McpsConfirm.TxPower = txPower;
 800e83a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800e83e:	4b35      	ldr	r3, [pc, #212]	; (800e914 <SendFrameOnChannel+0x158>)
 800e840:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
    MacCtx.McpsConfirm.Channel = channel;
 800e844:	79fb      	ldrb	r3, [r7, #7]
 800e846:	4a33      	ldr	r2, [pc, #204]	; (800e914 <SendFrameOnChannel+0x158>)
 800e848:	f8c2 344c 	str.w	r3, [r2, #1100]	; 0x44c

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800e84c:	4b31      	ldr	r3, [pc, #196]	; (800e914 <SendFrameOnChannel+0x158>)
 800e84e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800e852:	4a30      	ldr	r2, [pc, #192]	; (800e914 <SendFrameOnChannel+0x158>)
 800e854:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800e858:	4b2e      	ldr	r3, [pc, #184]	; (800e914 <SendFrameOnChannel+0x158>)
 800e85a:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800e85e:	4a2d      	ldr	r2, [pc, #180]	; (800e914 <SendFrameOnChannel+0x158>)
 800e860:	f8c2 3454 	str.w	r3, [r2, #1108]	; 0x454

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 800e864:	f002 f873 	bl	801094e <LoRaMacClassBIsBeaconModeActive>
 800e868:	4603      	mov	r3, r0
 800e86a:	2b00      	cmp	r3, #0
 800e86c:	d00b      	beq.n	800e886 <SendFrameOnChannel+0xca>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 800e86e:	4b29      	ldr	r3, [pc, #164]	; (800e914 <SendFrameOnChannel+0x158>)
 800e870:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800e874:	4618      	mov	r0, r3
 800e876:	f002 f8d5 	bl	8010a24 <LoRaMacClassBIsUplinkCollision>
 800e87a:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 800e87c:	6a3b      	ldr	r3, [r7, #32]
 800e87e:	2b00      	cmp	r3, #0
 800e880:	d001      	beq.n	800e886 <SendFrameOnChannel+0xca>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 800e882:	2310      	movs	r3, #16
 800e884:	e042      	b.n	800e90c <SendFrameOnChannel+0x150>
        }
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800e886:	4b23      	ldr	r3, [pc, #140]	; (800e914 <SendFrameOnChannel+0x158>)
 800e888:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e88c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800e890:	2b01      	cmp	r3, #1
 800e892:	d101      	bne.n	800e898 <SendFrameOnChannel+0xdc>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 800e894:	f002 f8d0 	bl	8010a38 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 800e898:	f002 f86a 	bl	8010970 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 800e89c:	4b1d      	ldr	r3, [pc, #116]	; (800e914 <SendFrameOnChannel+0x158>)
 800e89e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e8a2:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e8a6:	b2db      	uxtb	r3, r3
 800e8a8:	4a1a      	ldr	r2, [pc, #104]	; (800e914 <SendFrameOnChannel+0x158>)
 800e8aa:	f892 2415 	ldrb.w	r2, [r2, #1045]	; 0x415
 800e8ae:	4611      	mov	r1, r2
 800e8b0:	4618      	mov	r0, r3
 800e8b2:	f7ff fc69 	bl	800e188 <SecureFrame>
 800e8b6:	4603      	mov	r3, r0
 800e8b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 800e8bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d002      	beq.n	800e8ca <SendFrameOnChannel+0x10e>
    {
        return status;
 800e8c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800e8c8:	e020      	b.n	800e90c <SendFrameOnChannel+0x150>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800e8ca:	4b12      	ldr	r3, [pc, #72]	; (800e914 <SendFrameOnChannel+0x158>)
 800e8cc:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e8d0:	f043 0302 	orr.w	r3, r3, #2
 800e8d4:	4a0f      	ldr	r2, [pc, #60]	; (800e914 <SendFrameOnChannel+0x158>)
 800e8d6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 800e8da:	4b0e      	ldr	r3, [pc, #56]	; (800e914 <SendFrameOnChannel+0x158>)
 800e8dc:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800e8e0:	f083 0301 	eor.w	r3, r3, #1
 800e8e4:	b2db      	uxtb	r3, r3
 800e8e6:	2b00      	cmp	r3, #0
 800e8e8:	d007      	beq.n	800e8fa <SendFrameOnChannel+0x13e>
    {
        MacCtx.ChannelsNbTransCounter++;
 800e8ea:	4b0a      	ldr	r3, [pc, #40]	; (800e914 <SendFrameOnChannel+0x158>)
 800e8ec:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800e8f0:	3301      	adds	r3, #1
 800e8f2:	b2da      	uxtb	r2, r3
 800e8f4:	4b07      	ldr	r3, [pc, #28]	; (800e914 <SendFrameOnChannel+0x158>)
 800e8f6:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 800e8fa:	4b08      	ldr	r3, [pc, #32]	; (800e91c <SendFrameOnChannel+0x160>)
 800e8fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e8fe:	4a05      	ldr	r2, [pc, #20]	; (800e914 <SendFrameOnChannel+0x158>)
 800e900:	8812      	ldrh	r2, [r2, #0]
 800e902:	b2d2      	uxtb	r2, r2
 800e904:	4611      	mov	r1, r2
 800e906:	4806      	ldr	r0, [pc, #24]	; (800e920 <SendFrameOnChannel+0x164>)
 800e908:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 800e90a:	2300      	movs	r3, #0
}
 800e90c:	4618      	mov	r0, r3
 800e90e:	3728      	adds	r7, #40	; 0x28
 800e910:	46bd      	mov	sp, r7
 800e912:	bd80      	pop	{r7, pc}
 800e914:	200004cc 	.word	0x200004cc
 800e918:	200008e4 	.word	0x200008e4
 800e91c:	0801b480 	.word	0x0801b480
 800e920:	200004ce 	.word	0x200004ce

0800e924 <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 800e924:	b580      	push	{r7, lr}
 800e926:	b086      	sub	sp, #24
 800e928:	af00      	add	r7, sp, #0
 800e92a:	4603      	mov	r3, r0
 800e92c:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 800e92e:	4b1a      	ldr	r3, [pc, #104]	; (800e998 <SetTxContinuousWave+0x74>)
 800e930:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800e934:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800e936:	4b18      	ldr	r3, [pc, #96]	; (800e998 <SetTxContinuousWave+0x74>)
 800e938:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e93c:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e940:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800e942:	4b15      	ldr	r3, [pc, #84]	; (800e998 <SetTxContinuousWave+0x74>)
 800e944:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e948:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800e94c:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 800e94e:	4b12      	ldr	r3, [pc, #72]	; (800e998 <SetTxContinuousWave+0x74>)
 800e950:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e954:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800e958:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800e95a:	4b0f      	ldr	r3, [pc, #60]	; (800e998 <SetTxContinuousWave+0x74>)
 800e95c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e960:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800e964:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 800e966:	88fb      	ldrh	r3, [r7, #6]
 800e968:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 800e96a:	4b0b      	ldr	r3, [pc, #44]	; (800e998 <SetTxContinuousWave+0x74>)
 800e96c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e970:	781b      	ldrb	r3, [r3, #0]
 800e972:	f107 0208 	add.w	r2, r7, #8
 800e976:	4611      	mov	r1, r2
 800e978:	4618      	mov	r0, r3
 800e97a:	f004 f979 	bl	8012c70 <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800e97e:	4b06      	ldr	r3, [pc, #24]	; (800e998 <SetTxContinuousWave+0x74>)
 800e980:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e984:	f043 0302 	orr.w	r3, r3, #2
 800e988:	4a03      	ldr	r2, [pc, #12]	; (800e998 <SetTxContinuousWave+0x74>)
 800e98a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 800e98e:	2300      	movs	r3, #0
}
 800e990:	4618      	mov	r0, r3
 800e992:	3718      	adds	r7, #24
 800e994:	46bd      	mov	sp, r7
 800e996:	bd80      	pop	{r7, pc}
 800e998:	200004cc 	.word	0x200004cc

0800e99c <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 800e99c:	b580      	push	{r7, lr}
 800e99e:	b082      	sub	sp, #8
 800e9a0:	af00      	add	r7, sp, #0
 800e9a2:	4603      	mov	r3, r0
 800e9a4:	6039      	str	r1, [r7, #0]
 800e9a6:	80fb      	strh	r3, [r7, #6]
 800e9a8:	4613      	mov	r3, r2
 800e9aa:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 800e9ac:	4b09      	ldr	r3, [pc, #36]	; (800e9d4 <SetTxContinuousWave1+0x38>)
 800e9ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800e9b0:	f997 1005 	ldrsb.w	r1, [r7, #5]
 800e9b4:	88fa      	ldrh	r2, [r7, #6]
 800e9b6:	6838      	ldr	r0, [r7, #0]
 800e9b8:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800e9ba:	4b07      	ldr	r3, [pc, #28]	; (800e9d8 <SetTxContinuousWave1+0x3c>)
 800e9bc:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800e9c0:	f043 0302 	orr.w	r3, r3, #2
 800e9c4:	4a04      	ldr	r2, [pc, #16]	; (800e9d8 <SetTxContinuousWave1+0x3c>)
 800e9c6:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 800e9ca:	2300      	movs	r3, #0
}
 800e9cc:	4618      	mov	r0, r3
 800e9ce:	3708      	adds	r7, #8
 800e9d0:	46bd      	mov	sp, r7
 800e9d2:	bd80      	pop	{r7, pc}
 800e9d4:	0801b480 	.word	0x0801b480
 800e9d8:	200004cc 	.word	0x200004cc

0800e9dc <GetCtxs>:

static LoRaMacCtxs_t* GetCtxs( void )
{
 800e9dc:	b580      	push	{r7, lr}
 800e9de:	b082      	sub	sp, #8
 800e9e0:	af00      	add	r7, sp, #0
    Contexts.MacNvmCtx = &NvmMacCtx;
 800e9e2:	4b1d      	ldr	r3, [pc, #116]	; (800ea58 <GetCtxs+0x7c>)
 800e9e4:	4a1d      	ldr	r2, [pc, #116]	; (800ea5c <GetCtxs+0x80>)
 800e9e6:	601a      	str	r2, [r3, #0]
    Contexts.MacNvmCtxSize = sizeof( NvmMacCtx );
 800e9e8:	4b1b      	ldr	r3, [pc, #108]	; (800ea58 <GetCtxs+0x7c>)
 800e9ea:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800e9ee:	605a      	str	r2, [r3, #4]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 800e9f0:	481b      	ldr	r0, [pc, #108]	; (800ea60 <GetCtxs+0x84>)
 800e9f2:	f003 f8b9 	bl	8011b68 <LoRaMacCryptoGetNvmCtx>
 800e9f6:	4603      	mov	r3, r0
 800e9f8:	4a17      	ldr	r2, [pc, #92]	; (800ea58 <GetCtxs+0x7c>)
 800e9fa:	6113      	str	r3, [r2, #16]
    GetNvmCtxParams_t params ={ 0 };
 800e9fc:	2300      	movs	r3, #0
 800e9fe:	607b      	str	r3, [r7, #4]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 800ea00:	4b18      	ldr	r3, [pc, #96]	; (800ea64 <GetCtxs+0x88>)
 800ea02:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ea06:	781b      	ldrb	r3, [r3, #0]
 800ea08:	1d3a      	adds	r2, r7, #4
 800ea0a:	4611      	mov	r1, r2
 800ea0c:	4618      	mov	r0, r3
 800ea0e:	f003 ff81 	bl	8012914 <RegionGetNvmCtx>
 800ea12:	4603      	mov	r3, r0
 800ea14:	4a10      	ldr	r2, [pc, #64]	; (800ea58 <GetCtxs+0x7c>)
 800ea16:	6093      	str	r3, [r2, #8]
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	4a0f      	ldr	r2, [pc, #60]	; (800ea58 <GetCtxs+0x7c>)
 800ea1c:	60d3      	str	r3, [r2, #12]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 800ea1e:	4812      	ldr	r0, [pc, #72]	; (800ea68 <GetCtxs+0x8c>)
 800ea20:	f7fb fd00 	bl	800a424 <SecureElementGetNvmCtx>
 800ea24:	4603      	mov	r3, r0
 800ea26:	4a0c      	ldr	r2, [pc, #48]	; (800ea58 <GetCtxs+0x7c>)
 800ea28:	6193      	str	r3, [r2, #24]
    Contexts.CommandsNvmCtx = LoRaMacCommandsGetNvmCtx( &Contexts.CommandsNvmCtxSize );
 800ea2a:	4810      	ldr	r0, [pc, #64]	; (800ea6c <GetCtxs+0x90>)
 800ea2c:	f002 f952 	bl	8010cd4 <LoRaMacCommandsGetNvmCtx>
 800ea30:	4603      	mov	r3, r0
 800ea32:	4a09      	ldr	r2, [pc, #36]	; (800ea58 <GetCtxs+0x7c>)
 800ea34:	6213      	str	r3, [r2, #32]
    Contexts.ClassBNvmCtx = LoRaMacClassBGetNvmCtx( &Contexts.ClassBNvmCtxSize );
 800ea36:	480e      	ldr	r0, [pc, #56]	; (800ea70 <GetCtxs+0x94>)
 800ea38:	f001 ff1b 	bl	8010872 <LoRaMacClassBGetNvmCtx>
 800ea3c:	4603      	mov	r3, r0
 800ea3e:	4a06      	ldr	r2, [pc, #24]	; (800ea58 <GetCtxs+0x7c>)
 800ea40:	6293      	str	r3, [r2, #40]	; 0x28
    Contexts.ConfirmQueueNvmCtx = LoRaMacConfirmQueueGetNvmCtx( &Contexts.ConfirmQueueNvmCtxSize );
 800ea42:	480c      	ldr	r0, [pc, #48]	; (800ea74 <GetCtxs+0x98>)
 800ea44:	f002 fbc4 	bl	80111d0 <LoRaMacConfirmQueueGetNvmCtx>
 800ea48:	4603      	mov	r3, r0
 800ea4a:	4a03      	ldr	r2, [pc, #12]	; (800ea58 <GetCtxs+0x7c>)
 800ea4c:	6313      	str	r3, [r2, #48]	; 0x30
    return &Contexts;
 800ea4e:	4b02      	ldr	r3, [pc, #8]	; (800ea58 <GetCtxs+0x7c>)
}
 800ea50:	4618      	mov	r0, r3
 800ea52:	3708      	adds	r7, #8
 800ea54:	46bd      	mov	sp, r7
 800ea56:	bd80      	pop	{r7, pc}
 800ea58:	20000ac4 	.word	0x20000ac4
 800ea5c:	20000958 	.word	0x20000958
 800ea60:	20000ad8 	.word	0x20000ad8
 800ea64:	200004cc 	.word	0x200004cc
 800ea68:	20000ae0 	.word	0x20000ae0
 800ea6c:	20000ae8 	.word	0x20000ae8
 800ea70:	20000af0 	.word	0x20000af0
 800ea74:	20000af8 	.word	0x20000af8

0800ea78 <RestoreCtxs>:

static LoRaMacStatus_t RestoreCtxs( LoRaMacCtxs_t* contexts )
{
 800ea78:	b580      	push	{r7, lr}
 800ea7a:	b084      	sub	sp, #16
 800ea7c:	af00      	add	r7, sp, #0
 800ea7e:	6078      	str	r0, [r7, #4]
    if( contexts == NULL )
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d101      	bne.n	800ea8a <RestoreCtxs+0x12>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800ea86:	2303      	movs	r3, #3
 800ea88:	e081      	b.n	800eb8e <RestoreCtxs+0x116>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 800ea8a:	4b43      	ldr	r3, [pc, #268]	; (800eb98 <RestoreCtxs+0x120>)
 800ea8c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ea90:	2b01      	cmp	r3, #1
 800ea92:	d001      	beq.n	800ea98 <RestoreCtxs+0x20>
    {
        return LORAMAC_STATUS_BUSY;
 800ea94:	2301      	movs	r3, #1
 800ea96:	e07a      	b.n	800eb8e <RestoreCtxs+0x116>
    }

    if( contexts->MacNvmCtx != NULL )
 800ea98:	687b      	ldr	r3, [r7, #4]
 800ea9a:	681b      	ldr	r3, [r3, #0]
 800ea9c:	2b00      	cmp	r3, #0
 800ea9e:	d008      	beq.n	800eab2 <RestoreCtxs+0x3a>
    {
        memcpy1( ( uint8_t* ) &NvmMacCtx, ( uint8_t* ) contexts->MacNvmCtx, contexts->MacNvmCtxSize );
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	6819      	ldr	r1, [r3, #0]
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	685b      	ldr	r3, [r3, #4]
 800eaa8:	b29b      	uxth	r3, r3
 800eaaa:	461a      	mov	r2, r3
 800eaac:	483b      	ldr	r0, [pc, #236]	; (800eb9c <RestoreCtxs+0x124>)
 800eaae:	f007 fc16 	bl	80162de <memcpy1>
    }

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESTORE_CTX;
 800eab2:	2303      	movs	r3, #3
 800eab4:	733b      	strb	r3, [r7, #12]
    params.NvmCtx = contexts->RegionNvmCtx;
 800eab6:	687b      	ldr	r3, [r7, #4]
 800eab8:	689b      	ldr	r3, [r3, #8]
 800eaba:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800eabc:	4b36      	ldr	r3, [pc, #216]	; (800eb98 <RestoreCtxs+0x120>)
 800eabe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eac2:	781b      	ldrb	r3, [r3, #0]
 800eac4:	f107 0208 	add.w	r2, r7, #8
 800eac8:	4611      	mov	r1, r2
 800eaca:	4618      	mov	r0, r3
 800eacc:	f003 ff0a 	bl	80128e4 <RegionInitDefaults>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800ead0:	4b31      	ldr	r3, [pc, #196]	; (800eb98 <RestoreCtxs+0x120>)
 800ead2:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800ead6:	4b30      	ldr	r3, [pc, #192]	; (800eb98 <RestoreCtxs+0x120>)
 800ead8:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 800eadc:	4b2e      	ldr	r3, [pc, #184]	; (800eb98 <RestoreCtxs+0x120>)
 800eade:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eae2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800eae6:	4a2c      	ldr	r2, [pc, #176]	; (800eb98 <RestoreCtxs+0x120>)
 800eae8:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
    MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800eaec:	4b2a      	ldr	r3, [pc, #168]	; (800eb98 <RestoreCtxs+0x120>)
 800eaee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eaf2:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800eaf6:	4b28      	ldr	r3, [pc, #160]	; (800eb98 <RestoreCtxs+0x120>)
 800eaf8:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
    MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800eafc:	4b26      	ldr	r3, [pc, #152]	; (800eb98 <RestoreCtxs+0x120>)
 800eafe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb02:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800eb06:	4b24      	ldr	r3, [pc, #144]	; (800eb98 <RestoreCtxs+0x120>)
 800eb08:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800eb0c:	4b22      	ldr	r3, [pc, #136]	; (800eb98 <RestoreCtxs+0x120>)
 800eb0e:	2201      	movs	r2, #1
 800eb10:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800eb14:	4b20      	ldr	r3, [pc, #128]	; (800eb98 <RestoreCtxs+0x120>)
 800eb16:	2202      	movs	r2, #2
 800eb18:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

    if( SecureElementRestoreNvmCtx( contexts->SecureElementNvmCtx ) != SECURE_ELEMENT_SUCCESS )
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	699b      	ldr	r3, [r3, #24]
 800eb20:	4618      	mov	r0, r3
 800eb22:	f7fb fc69 	bl	800a3f8 <SecureElementRestoreNvmCtx>
 800eb26:	4603      	mov	r3, r0
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d001      	beq.n	800eb30 <RestoreCtxs+0xb8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800eb2c:	2311      	movs	r3, #17
 800eb2e:	e02e      	b.n	800eb8e <RestoreCtxs+0x116>
    }

    if( LoRaMacCryptoRestoreNvmCtx( contexts->CryptoNvmCtx ) != LORAMAC_CRYPTO_SUCCESS )
 800eb30:	687b      	ldr	r3, [r7, #4]
 800eb32:	691b      	ldr	r3, [r3, #16]
 800eb34:	4618      	mov	r0, r3
 800eb36:	f003 f801 	bl	8011b3c <LoRaMacCryptoRestoreNvmCtx>
 800eb3a:	4603      	mov	r3, r0
 800eb3c:	2b00      	cmp	r3, #0
 800eb3e:	d001      	beq.n	800eb44 <RestoreCtxs+0xcc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800eb40:	2311      	movs	r3, #17
 800eb42:	e024      	b.n	800eb8e <RestoreCtxs+0x116>
    }

    if( LoRaMacCommandsRestoreNvmCtx( contexts->CommandsNvmCtx ) != LORAMAC_COMMANDS_SUCCESS )
 800eb44:	687b      	ldr	r3, [r7, #4]
 800eb46:	6a1b      	ldr	r3, [r3, #32]
 800eb48:	4618      	mov	r0, r3
 800eb4a:	f002 f8ad 	bl	8010ca8 <LoRaMacCommandsRestoreNvmCtx>
 800eb4e:	4603      	mov	r3, r0
 800eb50:	2b00      	cmp	r3, #0
 800eb52:	d001      	beq.n	800eb58 <RestoreCtxs+0xe0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800eb54:	2313      	movs	r3, #19
 800eb56:	e01a      	b.n	800eb8e <RestoreCtxs+0x116>
    }

    if( LoRaMacClassBRestoreNvmCtx( contexts->ClassBNvmCtx ) != true )
 800eb58:	687b      	ldr	r3, [r7, #4]
 800eb5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eb5c:	4618      	mov	r0, r3
 800eb5e:	f001 fe7e 	bl	801085e <LoRaMacClassBRestoreNvmCtx>
 800eb62:	4603      	mov	r3, r0
 800eb64:	f083 0301 	eor.w	r3, r3, #1
 800eb68:	b2db      	uxtb	r3, r3
 800eb6a:	2b00      	cmp	r3, #0
 800eb6c:	d001      	beq.n	800eb72 <RestoreCtxs+0xfa>
    {
        return LORAMAC_STATUS_CLASS_B_ERROR;
 800eb6e:	2314      	movs	r3, #20
 800eb70:	e00d      	b.n	800eb8e <RestoreCtxs+0x116>
    }

    if( LoRaMacConfirmQueueRestoreNvmCtx( contexts->ConfirmQueueNvmCtx ) != true )
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eb76:	4618      	mov	r0, r3
 800eb78:	f002 fb14 	bl	80111a4 <LoRaMacConfirmQueueRestoreNvmCtx>
 800eb7c:	4603      	mov	r3, r0
 800eb7e:	f083 0301 	eor.w	r3, r3, #1
 800eb82:	b2db      	uxtb	r3, r3
 800eb84:	2b00      	cmp	r3, #0
 800eb86:	d001      	beq.n	800eb8c <RestoreCtxs+0x114>
    {
        return LORAMAC_STATUS_CONFIRM_QUEUE_ERROR;
 800eb88:	2315      	movs	r3, #21
 800eb8a:	e000      	b.n	800eb8e <RestoreCtxs+0x116>
    }

    return LORAMAC_STATUS_OK;
 800eb8c:	2300      	movs	r3, #0
}
 800eb8e:	4618      	mov	r0, r3
 800eb90:	3710      	adds	r7, #16
 800eb92:	46bd      	mov	sp, r7
 800eb94:	bd80      	pop	{r7, pc}
 800eb96:	bf00      	nop
 800eb98:	200004cc 	.word	0x200004cc
 800eb9c:	20000958 	.word	0x20000958

0800eba0 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 800eba0:	b480      	push	{r7}
 800eba2:	b083      	sub	sp, #12
 800eba4:	af00      	add	r7, sp, #0
 800eba6:	6078      	str	r0, [r7, #4]
 800eba8:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 800ebaa:	687b      	ldr	r3, [r7, #4]
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d002      	beq.n	800ebb6 <DetermineFrameType+0x16>
 800ebb0:	683b      	ldr	r3, [r7, #0]
 800ebb2:	2b00      	cmp	r3, #0
 800ebb4:	d101      	bne.n	800ebba <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800ebb6:	2303      	movs	r3, #3
 800ebb8:	e03b      	b.n	800ec32 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 800ebba:	687b      	ldr	r3, [r7, #4]
 800ebbc:	7b1b      	ldrb	r3, [r3, #12]
 800ebbe:	f003 030f 	and.w	r3, r3, #15
 800ebc2:	b2db      	uxtb	r3, r3
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	d008      	beq.n	800ebda <DetermineFrameType+0x3a>
 800ebc8:	687b      	ldr	r3, [r7, #4]
 800ebca:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ebce:	2b00      	cmp	r3, #0
 800ebd0:	d003      	beq.n	800ebda <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 800ebd2:	683b      	ldr	r3, [r7, #0]
 800ebd4:	2200      	movs	r2, #0
 800ebd6:	701a      	strb	r2, [r3, #0]
 800ebd8:	e02a      	b.n	800ec30 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 800ebda:	687b      	ldr	r3, [r7, #4]
 800ebdc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800ebe0:	2b00      	cmp	r3, #0
 800ebe2:	d103      	bne.n	800ebec <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 800ebe4:	683b      	ldr	r3, [r7, #0]
 800ebe6:	2201      	movs	r2, #1
 800ebe8:	701a      	strb	r2, [r3, #0]
 800ebea:	e021      	b.n	800ec30 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 800ebec:	687b      	ldr	r3, [r7, #4]
 800ebee:	7b1b      	ldrb	r3, [r3, #12]
 800ebf0:	f003 030f 	and.w	r3, r3, #15
 800ebf4:	b2db      	uxtb	r3, r3
 800ebf6:	2b00      	cmp	r3, #0
 800ebf8:	d108      	bne.n	800ec0c <DetermineFrameType+0x6c>
 800ebfa:	687b      	ldr	r3, [r7, #4]
 800ebfc:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	d103      	bne.n	800ec0c <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 800ec04:	683b      	ldr	r3, [r7, #0]
 800ec06:	2202      	movs	r2, #2
 800ec08:	701a      	strb	r2, [r3, #0]
 800ec0a:	e011      	b.n	800ec30 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 800ec0c:	687b      	ldr	r3, [r7, #4]
 800ec0e:	7b1b      	ldrb	r3, [r3, #12]
 800ec10:	f003 030f 	and.w	r3, r3, #15
 800ec14:	b2db      	uxtb	r3, r3
 800ec16:	2b00      	cmp	r3, #0
 800ec18:	d108      	bne.n	800ec2c <DetermineFrameType+0x8c>
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d003      	beq.n	800ec2c <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 800ec24:	683b      	ldr	r3, [r7, #0]
 800ec26:	2203      	movs	r2, #3
 800ec28:	701a      	strb	r2, [r3, #0]
 800ec2a:	e001      	b.n	800ec30 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 800ec2c:	2317      	movs	r3, #23
 800ec2e:	e000      	b.n	800ec32 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 800ec30:	2300      	movs	r3, #0
}
 800ec32:	4618      	mov	r0, r3
 800ec34:	370c      	adds	r7, #12
 800ec36:	46bd      	mov	sp, r7
 800ec38:	bc80      	pop	{r7}
 800ec3a:	4770      	bx	lr

0800ec3c <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 800ec3c:	b480      	push	{r7}
 800ec3e:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 800ec40:	4b14      	ldr	r3, [pc, #80]	; (800ec94 <CheckRetransUnconfirmedUplink+0x58>)
 800ec42:	f893 2410 	ldrb.w	r2, [r3, #1040]	; 0x410
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 800ec46:	4b13      	ldr	r3, [pc, #76]	; (800ec94 <CheckRetransUnconfirmedUplink+0x58>)
 800ec48:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ec4c:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
    if( MacCtx.ChannelsNbTransCounter >=
 800ec50:	429a      	cmp	r2, r3
 800ec52:	d301      	bcc.n	800ec58 <CheckRetransUnconfirmedUplink+0x1c>
    {
        return true;
 800ec54:	2301      	movs	r3, #1
 800ec56:	e018      	b.n	800ec8a <CheckRetransUnconfirmedUplink+0x4e>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800ec58:	4b0e      	ldr	r3, [pc, #56]	; (800ec94 <CheckRetransUnconfirmedUplink+0x58>)
 800ec5a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ec5e:	f003 0302 	and.w	r3, r3, #2
 800ec62:	b2db      	uxtb	r3, r3
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	d00f      	beq.n	800ec88 <CheckRetransUnconfirmedUplink+0x4c>
    {
        // For Class A stop in each case
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 800ec68:	4b0a      	ldr	r3, [pc, #40]	; (800ec94 <CheckRetransUnconfirmedUplink+0x58>)
 800ec6a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ec6e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d101      	bne.n	800ec7a <CheckRetransUnconfirmedUplink+0x3e>
        {
            return true;
 800ec76:	2301      	movs	r3, #1
 800ec78:	e007      	b.n	800ec8a <CheckRetransUnconfirmedUplink+0x4e>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 800ec7a:	4b06      	ldr	r3, [pc, #24]	; (800ec94 <CheckRetransUnconfirmedUplink+0x58>)
 800ec7c:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d101      	bne.n	800ec88 <CheckRetransUnconfirmedUplink+0x4c>
            {
                return true;
 800ec84:	2301      	movs	r3, #1
 800ec86:	e000      	b.n	800ec8a <CheckRetransUnconfirmedUplink+0x4e>
            }
        }
    }
    return false;
 800ec88:	2300      	movs	r3, #0
}
 800ec8a:	4618      	mov	r0, r3
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	bc80      	pop	{r7}
 800ec90:	4770      	bx	lr
 800ec92:	bf00      	nop
 800ec94:	200004cc 	.word	0x200004cc

0800ec98 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 800ec98:	b480      	push	{r7}
 800ec9a:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 800ec9c:	4b0e      	ldr	r3, [pc, #56]	; (800ecd8 <CheckRetransConfirmedUplink+0x40>)
 800ec9e:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
        MacCtx.AckTimeoutRetries )
 800eca2:	4b0d      	ldr	r3, [pc, #52]	; (800ecd8 <CheckRetransConfirmedUplink+0x40>)
 800eca4:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 800eca8:	429a      	cmp	r2, r3
 800ecaa:	d301      	bcc.n	800ecb0 <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 800ecac:	2301      	movs	r3, #1
 800ecae:	e00f      	b.n	800ecd0 <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800ecb0:	4b09      	ldr	r3, [pc, #36]	; (800ecd8 <CheckRetransConfirmedUplink+0x40>)
 800ecb2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ecb6:	f003 0302 	and.w	r3, r3, #2
 800ecba:	b2db      	uxtb	r3, r3
 800ecbc:	2b00      	cmp	r3, #0
 800ecbe:	d006      	beq.n	800ecce <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800ecc0:	4b05      	ldr	r3, [pc, #20]	; (800ecd8 <CheckRetransConfirmedUplink+0x40>)
 800ecc2:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800ecc6:	2b00      	cmp	r3, #0
 800ecc8:	d001      	beq.n	800ecce <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 800ecca:	2301      	movs	r3, #1
 800eccc:	e000      	b.n	800ecd0 <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 800ecce:	2300      	movs	r3, #0
}
 800ecd0:	4618      	mov	r0, r3
 800ecd2:	46bd      	mov	sp, r7
 800ecd4:	bc80      	pop	{r7}
 800ecd6:	4770      	bx	lr
 800ecd8:	200004cc 	.word	0x200004cc

0800ecdc <StopRetransmission>:

static bool StopRetransmission( void )
{
 800ecdc:	b480      	push	{r7}
 800ecde:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800ece0:	4b1c      	ldr	r3, [pc, #112]	; (800ed54 <StopRetransmission+0x78>)
 800ece2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ece6:	f003 0302 	and.w	r3, r3, #2
 800ecea:	b2db      	uxtb	r3, r3
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	d009      	beq.n	800ed04 <StopRetransmission+0x28>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 800ecf0:	4b18      	ldr	r3, [pc, #96]	; (800ed54 <StopRetransmission+0x78>)
 800ecf2:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800ecf6:	2b00      	cmp	r3, #0
 800ecf8:	d013      	beq.n	800ed22 <StopRetransmission+0x46>
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
 800ecfa:	4b16      	ldr	r3, [pc, #88]	; (800ed54 <StopRetransmission+0x78>)
 800ecfc:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 800ed00:	2b01      	cmp	r3, #1
 800ed02:	d00e      	beq.n	800ed22 <StopRetransmission+0x46>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 800ed04:	4b13      	ldr	r3, [pc, #76]	; (800ed54 <StopRetransmission+0x78>)
 800ed06:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ed0a:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d007      	beq.n	800ed22 <StopRetransmission+0x46>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 800ed12:	4b10      	ldr	r3, [pc, #64]	; (800ed54 <StopRetransmission+0x78>)
 800ed14:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ed18:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800ed1c:	3201      	adds	r2, #1
 800ed1e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 800ed22:	4b0c      	ldr	r3, [pc, #48]	; (800ed54 <StopRetransmission+0x78>)
 800ed24:	2200      	movs	r2, #0
 800ed26:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.NodeAckRequested = false;
 800ed2a:	4b0a      	ldr	r3, [pc, #40]	; (800ed54 <StopRetransmission+0x78>)
 800ed2c:	2200      	movs	r2, #0
 800ed2e:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.AckTimeoutRetry = false;
 800ed32:	4b08      	ldr	r3, [pc, #32]	; (800ed54 <StopRetransmission+0x78>)
 800ed34:	2200      	movs	r2, #0
 800ed36:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800ed3a:	4b06      	ldr	r3, [pc, #24]	; (800ed54 <StopRetransmission+0x78>)
 800ed3c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ed40:	f023 0302 	bic.w	r3, r3, #2
 800ed44:	4a03      	ldr	r2, [pc, #12]	; (800ed54 <StopRetransmission+0x78>)
 800ed46:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 800ed4a:	2301      	movs	r3, #1
}
 800ed4c:	4618      	mov	r0, r3
 800ed4e:	46bd      	mov	sp, r7
 800ed50:	bc80      	pop	{r7}
 800ed52:	4770      	bx	lr
 800ed54:	200004cc 	.word	0x200004cc

0800ed58 <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 800ed58:	b580      	push	{r7, lr}
 800ed5a:	b084      	sub	sp, #16
 800ed5c:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 800ed5e:	4b1e      	ldr	r3, [pc, #120]	; (800edd8 <AckTimeoutRetriesProcess+0x80>)
 800ed60:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800ed64:	4b1c      	ldr	r3, [pc, #112]	; (800edd8 <AckTimeoutRetriesProcess+0x80>)
 800ed66:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 800ed6a:	429a      	cmp	r2, r3
 800ed6c:	d230      	bcs.n	800edd0 <AckTimeoutRetriesProcess+0x78>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 800ed6e:	4b1a      	ldr	r3, [pc, #104]	; (800edd8 <AckTimeoutRetriesProcess+0x80>)
 800ed70:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800ed74:	3301      	adds	r3, #1
 800ed76:	b2da      	uxtb	r2, r3
 800ed78:	4b17      	ldr	r3, [pc, #92]	; (800edd8 <AckTimeoutRetriesProcess+0x80>)
 800ed7a:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 800ed7e:	4b16      	ldr	r3, [pc, #88]	; (800edd8 <AckTimeoutRetriesProcess+0x80>)
 800ed80:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800ed84:	f003 0301 	and.w	r3, r3, #1
 800ed88:	b2db      	uxtb	r3, r3
 800ed8a:	2b00      	cmp	r3, #0
 800ed8c:	d020      	beq.n	800edd0 <AckTimeoutRetriesProcess+0x78>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 800ed8e:	2322      	movs	r3, #34	; 0x22
 800ed90:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800ed92:	4b11      	ldr	r3, [pc, #68]	; (800edd8 <AckTimeoutRetriesProcess+0x80>)
 800ed94:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ed98:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800ed9c:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800ed9e:	4b0e      	ldr	r3, [pc, #56]	; (800edd8 <AckTimeoutRetriesProcess+0x80>)
 800eda0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eda4:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800eda8:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800edaa:	4b0b      	ldr	r3, [pc, #44]	; (800edd8 <AckTimeoutRetriesProcess+0x80>)
 800edac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800edb0:	781b      	ldrb	r3, [r3, #0]
 800edb2:	f107 0208 	add.w	r2, r7, #8
 800edb6:	4611      	mov	r1, r2
 800edb8:	4618      	mov	r0, r3
 800edba:	f003 fd5a 	bl	8012872 <RegionGetPhyParam>
 800edbe:	4603      	mov	r3, r0
 800edc0:	607b      	str	r3, [r7, #4]
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 800edc2:	687a      	ldr	r2, [r7, #4]
 800edc4:	4b04      	ldr	r3, [pc, #16]	; (800edd8 <AckTimeoutRetriesProcess+0x80>)
 800edc6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800edca:	b252      	sxtb	r2, r2
 800edcc:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        }
    }
}
 800edd0:	bf00      	nop
 800edd2:	3710      	adds	r7, #16
 800edd4:	46bd      	mov	sp, r7
 800edd6:	bd80      	pop	{r7, pc}
 800edd8:	200004cc 	.word	0x200004cc

0800eddc <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 800eddc:	b580      	push	{r7, lr}
 800edde:	b082      	sub	sp, #8
 800ede0:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 800ede2:	4b14      	ldr	r3, [pc, #80]	; (800ee34 <AckTimeoutRetriesFinalize+0x58>)
 800ede4:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800ede8:	f083 0301 	eor.w	r3, r3, #1
 800edec:	b2db      	uxtb	r3, r3
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d015      	beq.n	800ee1e <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 800edf2:	2302      	movs	r3, #2
 800edf4:	713b      	strb	r3, [r7, #4]
        params.NvmCtx = Contexts.RegionNvmCtx;
 800edf6:	4b10      	ldr	r3, [pc, #64]	; (800ee38 <AckTimeoutRetriesFinalize+0x5c>)
 800edf8:	689b      	ldr	r3, [r3, #8]
 800edfa:	603b      	str	r3, [r7, #0]
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800edfc:	4b0d      	ldr	r3, [pc, #52]	; (800ee34 <AckTimeoutRetriesFinalize+0x58>)
 800edfe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ee02:	781b      	ldrb	r3, [r3, #0]
 800ee04:	463a      	mov	r2, r7
 800ee06:	4611      	mov	r1, r2
 800ee08:	4618      	mov	r0, r3
 800ee0a:	f003 fd6b 	bl	80128e4 <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 800ee0e:	4b09      	ldr	r3, [pc, #36]	; (800ee34 <AckTimeoutRetriesFinalize+0x58>)
 800ee10:	2200      	movs	r2, #0
 800ee12:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 800ee16:	4b07      	ldr	r3, [pc, #28]	; (800ee34 <AckTimeoutRetriesFinalize+0x58>)
 800ee18:	2200      	movs	r2, #0
 800ee1a:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800ee1e:	4b05      	ldr	r3, [pc, #20]	; (800ee34 <AckTimeoutRetriesFinalize+0x58>)
 800ee20:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800ee24:	4b03      	ldr	r3, [pc, #12]	; (800ee34 <AckTimeoutRetriesFinalize+0x58>)
 800ee26:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
}
 800ee2a:	bf00      	nop
 800ee2c:	3708      	adds	r7, #8
 800ee2e:	46bd      	mov	sp, r7
 800ee30:	bd80      	pop	{r7, pc}
 800ee32:	bf00      	nop
 800ee34:	200004cc 	.word	0x200004cc
 800ee38:	20000ac4 	.word	0x20000ac4

0800ee3c <CallNvmCtxCallback>:

static void CallNvmCtxCallback( LoRaMacNvmCtxModule_t module )
{
 800ee3c:	b580      	push	{r7, lr}
 800ee3e:	b082      	sub	sp, #8
 800ee40:	af00      	add	r7, sp, #0
 800ee42:	4603      	mov	r3, r0
 800ee44:	71fb      	strb	r3, [r7, #7]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmContextChange != NULL ) )
 800ee46:	4b0b      	ldr	r3, [pc, #44]	; (800ee74 <CallNvmCtxCallback+0x38>)
 800ee48:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d00c      	beq.n	800ee6a <CallNvmCtxCallback+0x2e>
 800ee50:	4b08      	ldr	r3, [pc, #32]	; (800ee74 <CallNvmCtxCallback+0x38>)
 800ee52:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ee56:	689b      	ldr	r3, [r3, #8]
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d006      	beq.n	800ee6a <CallNvmCtxCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmContextChange( module );
 800ee5c:	4b05      	ldr	r3, [pc, #20]	; (800ee74 <CallNvmCtxCallback+0x38>)
 800ee5e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800ee62:	689b      	ldr	r3, [r3, #8]
 800ee64:	79fa      	ldrb	r2, [r7, #7]
 800ee66:	4610      	mov	r0, r2
 800ee68:	4798      	blx	r3
    }
}
 800ee6a:	bf00      	nop
 800ee6c:	3708      	adds	r7, #8
 800ee6e:	46bd      	mov	sp, r7
 800ee70:	bd80      	pop	{r7, pc}
 800ee72:	bf00      	nop
 800ee74:	200004cc 	.word	0x200004cc

0800ee78 <EventMacNvmCtxChanged>:

static void EventMacNvmCtxChanged( void )
{
 800ee78:	b580      	push	{r7, lr}
 800ee7a:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_MAC );
 800ee7c:	2000      	movs	r0, #0
 800ee7e:	f7ff ffdd 	bl	800ee3c <CallNvmCtxCallback>
}
 800ee82:	bf00      	nop
 800ee84:	bd80      	pop	{r7, pc}

0800ee86 <EventRegionNvmCtxChanged>:

static void EventRegionNvmCtxChanged( void )
{
 800ee86:	b580      	push	{r7, lr}
 800ee88:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_REGION );
 800ee8a:	2001      	movs	r0, #1
 800ee8c:	f7ff ffd6 	bl	800ee3c <CallNvmCtxCallback>
}
 800ee90:	bf00      	nop
 800ee92:	bd80      	pop	{r7, pc}

0800ee94 <EventCryptoNvmCtxChanged>:

static void EventCryptoNvmCtxChanged( void )
{
 800ee94:	b580      	push	{r7, lr}
 800ee96:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CRYPTO );
 800ee98:	2002      	movs	r0, #2
 800ee9a:	f7ff ffcf 	bl	800ee3c <CallNvmCtxCallback>
}
 800ee9e:	bf00      	nop
 800eea0:	bd80      	pop	{r7, pc}

0800eea2 <EventSecureElementNvmCtxChanged>:

static void EventSecureElementNvmCtxChanged( void )
{
 800eea2:	b580      	push	{r7, lr}
 800eea4:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_SECURE_ELEMENT );
 800eea6:	2003      	movs	r0, #3
 800eea8:	f7ff ffc8 	bl	800ee3c <CallNvmCtxCallback>
}
 800eeac:	bf00      	nop
 800eeae:	bd80      	pop	{r7, pc}

0800eeb0 <EventCommandsNvmCtxChanged>:

static void EventCommandsNvmCtxChanged( void )
{
 800eeb0:	b580      	push	{r7, lr}
 800eeb2:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_COMMANDS );
 800eeb4:	2004      	movs	r0, #4
 800eeb6:	f7ff ffc1 	bl	800ee3c <CallNvmCtxCallback>
}
 800eeba:	bf00      	nop
 800eebc:	bd80      	pop	{r7, pc}

0800eebe <EventClassBNvmCtxChanged>:

static void EventClassBNvmCtxChanged( void )
{
 800eebe:	b580      	push	{r7, lr}
 800eec0:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CLASS_B );
 800eec2:	2005      	movs	r0, #5
 800eec4:	f7ff ffba 	bl	800ee3c <CallNvmCtxCallback>
}
 800eec8:	bf00      	nop
 800eeca:	bd80      	pop	{r7, pc}

0800eecc <EventConfirmQueueNvmCtxChanged>:

static void EventConfirmQueueNvmCtxChanged( void )
{
 800eecc:	b580      	push	{r7, lr}
 800eece:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
 800eed0:	2006      	movs	r0, #6
 800eed2:	f7ff ffb3 	bl	800ee3c <CallNvmCtxCallback>
}
 800eed6:	bf00      	nop
 800eed8:	bd80      	pop	{r7, pc}
	...

0800eedc <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 800eedc:	b480      	push	{r7}
 800eede:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800eee0:	4b0b      	ldr	r3, [pc, #44]	; (800ef10 <IsRequestPending+0x34>)
 800eee2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800eee6:	f003 0304 	and.w	r3, r3, #4
 800eeea:	b2db      	uxtb	r3, r3
 800eeec:	2b00      	cmp	r3, #0
 800eeee:	d107      	bne.n	800ef00 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 800eef0:	4b07      	ldr	r3, [pc, #28]	; (800ef10 <IsRequestPending+0x34>)
 800eef2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800eef6:	f003 0301 	and.w	r3, r3, #1
 800eefa:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800eefc:	2b00      	cmp	r3, #0
 800eefe:	d001      	beq.n	800ef04 <IsRequestPending+0x28>
    {
        return 1;
 800ef00:	2301      	movs	r3, #1
 800ef02:	e000      	b.n	800ef06 <IsRequestPending+0x2a>
    }
    return 0;
 800ef04:	2300      	movs	r3, #0
}
 800ef06:	4618      	mov	r0, r3
 800ef08:	46bd      	mov	sp, r7
 800ef0a:	bc80      	pop	{r7}
 800ef0c:	4770      	bx	lr
 800ef0e:	bf00      	nop
 800ef10:	200004cc 	.word	0x200004cc

0800ef14 <LoRaMacIsBusy>:

/* Exported functions ---------------------------------------------------------*/
bool LoRaMacIsBusy( void )
{
 800ef14:	b480      	push	{r7}
 800ef16:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800ef18:	4b08      	ldr	r3, [pc, #32]	; (800ef3c <LoRaMacIsBusy+0x28>)
 800ef1a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ef1e:	2b00      	cmp	r3, #0
 800ef20:	d106      	bne.n	800ef30 <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800ef22:	4b06      	ldr	r3, [pc, #24]	; (800ef3c <LoRaMacIsBusy+0x28>)
 800ef24:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800ef28:	2b01      	cmp	r3, #1
 800ef2a:	d101      	bne.n	800ef30 <LoRaMacIsBusy+0x1c>
    {
        return false;
 800ef2c:	2300      	movs	r3, #0
 800ef2e:	e000      	b.n	800ef32 <LoRaMacIsBusy+0x1e>
    }
    return true;
 800ef30:	2301      	movs	r3, #1
}
 800ef32:	4618      	mov	r0, r3
 800ef34:	46bd      	mov	sp, r7
 800ef36:	bc80      	pop	{r7}
 800ef38:	4770      	bx	lr
 800ef3a:	bf00      	nop
 800ef3c:	200004cc 	.word	0x200004cc

0800ef40 <LoRaMacProcess>:

void LoRaMacProcess( void )
{
 800ef40:	b580      	push	{r7, lr}
 800ef42:	b082      	sub	sp, #8
 800ef44:	af00      	add	r7, sp, #0
    uint8_t noTx = 0x00;
 800ef46:	2300      	movs	r3, #0
 800ef48:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800ef4a:	f7fd fc87 	bl	800c85c <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800ef4e:	f001 fd79 	bl	8010a44 <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800ef52:	4b1a      	ldr	r3, [pc, #104]	; (800efbc <LoRaMacProcess+0x7c>)
 800ef54:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800ef58:	f003 0320 	and.w	r3, r3, #32
 800ef5c:	b2db      	uxtb	r3, r3
 800ef5e:	2b00      	cmp	r3, #0
 800ef60:	d01e      	beq.n	800efa0 <LoRaMacProcess+0x60>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800ef62:	2000      	movs	r0, #0
 800ef64:	f7fd fcc2 	bl	800c8ec <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800ef68:	f7fd fe70 	bl	800cc4c <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800ef6c:	f7ff ffb6 	bl	800eedc <IsRequestPending>
 800ef70:	4603      	mov	r3, r0
 800ef72:	2b00      	cmp	r3, #0
 800ef74:	d006      	beq.n	800ef84 <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800ef76:	f7fd fe41 	bl	800cbfc <LoRaMacCheckForBeaconAcquisition>
 800ef7a:	4603      	mov	r3, r0
 800ef7c:	461a      	mov	r2, r3
 800ef7e:	79fb      	ldrb	r3, [r7, #7]
 800ef80:	4313      	orrs	r3, r2
 800ef82:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800ef84:	79fb      	ldrb	r3, [r7, #7]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d103      	bne.n	800ef92 <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800ef8a:	f7fd fdfb 	bl	800cb84 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800ef8e:	f7fd fd8b 	bl	800caa8 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800ef92:	f7fd fcbb 	bl	800c90c <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 800ef96:	f7fd fd1b 	bl	800c9d0 <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800ef9a:	2001      	movs	r0, #1
 800ef9c:	f7fd fca6 	bl	800c8ec <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 800efa0:	f7fd fd30 	bl	800ca04 <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800efa4:	4b05      	ldr	r3, [pc, #20]	; (800efbc <LoRaMacProcess+0x7c>)
 800efa6:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800efaa:	2b02      	cmp	r3, #2
 800efac:	d101      	bne.n	800efb2 <LoRaMacProcess+0x72>
    {
        OpenContinuousRxCWindow( );
 800efae:	f7ff fa97 	bl	800e4e0 <OpenContinuousRxCWindow>
    }
}
 800efb2:	bf00      	nop
 800efb4:	3708      	adds	r7, #8
 800efb6:	46bd      	mov	sp, r7
 800efb8:	bd80      	pop	{r7, pc}
 800efba:	bf00      	nop
 800efbc:	200004cc 	.word	0x200004cc

0800efc0 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 800efc0:	b590      	push	{r4, r7, lr}
 800efc2:	b099      	sub	sp, #100	; 0x64
 800efc4:	af02      	add	r7, sp, #8
 800efc6:	6178      	str	r0, [r7, #20]
 800efc8:	6139      	str	r1, [r7, #16]
 800efca:	4613      	mov	r3, r2
 800efcc:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( ( primitives == NULL ) ||
 800efce:	697b      	ldr	r3, [r7, #20]
 800efd0:	2b00      	cmp	r3, #0
 800efd2:	d002      	beq.n	800efda <LoRaMacInitialization+0x1a>
 800efd4:	693b      	ldr	r3, [r7, #16]
 800efd6:	2b00      	cmp	r3, #0
 800efd8:	d101      	bne.n	800efde <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800efda:	2303      	movs	r3, #3
 800efdc:	e30b      	b.n	800f5f6 <LoRaMacInitialization+0x636>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800efde:	697b      	ldr	r3, [r7, #20]
 800efe0:	681b      	ldr	r3, [r3, #0]
 800efe2:	2b00      	cmp	r3, #0
 800efe4:	d00b      	beq.n	800effe <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 800efe6:	697b      	ldr	r3, [r7, #20]
 800efe8:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800efea:	2b00      	cmp	r3, #0
 800efec:	d007      	beq.n	800effe <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 800efee:	697b      	ldr	r3, [r7, #20]
 800eff0:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 800eff2:	2b00      	cmp	r3, #0
 800eff4:	d003      	beq.n	800effe <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 800eff6:	697b      	ldr	r3, [r7, #20]
 800eff8:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 800effa:	2b00      	cmp	r3, #0
 800effc:	d101      	bne.n	800f002 <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800effe:	2303      	movs	r3, #3
 800f000:	e2f9      	b.n	800f5f6 <LoRaMacInitialization+0x636>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 800f002:	7bfb      	ldrb	r3, [r7, #15]
 800f004:	4618      	mov	r0, r3
 800f006:	f003 fc1f 	bl	8012848 <RegionIsActive>
 800f00a:	4603      	mov	r3, r0
 800f00c:	f083 0301 	eor.w	r3, r3, #1
 800f010:	b2db      	uxtb	r3, r3
 800f012:	2b00      	cmp	r3, #0
 800f014:	d001      	beq.n	800f01a <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 800f016:	2309      	movs	r3, #9
 800f018:	e2ed      	b.n	800f5f6 <LoRaMacInitialization+0x636>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 800f01a:	49c5      	ldr	r1, [pc, #788]	; (800f330 <LoRaMacInitialization+0x370>)
 800f01c:	6978      	ldr	r0, [r7, #20]
 800f01e:	f002 f891 	bl	8011144 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 800f022:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800f026:	2100      	movs	r1, #0
 800f028:	48c2      	ldr	r0, [pc, #776]	; (800f334 <LoRaMacInitialization+0x374>)
 800f02a:	f007 f993 	bl	8016354 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 800f02e:	f240 428c 	movw	r2, #1164	; 0x48c
 800f032:	2100      	movs	r1, #0
 800f034:	48c0      	ldr	r0, [pc, #768]	; (800f338 <LoRaMacInitialization+0x378>)
 800f036:	f007 f98d 	bl	8016354 <memset1>
    MacCtx.NvmCtx = &NvmMacCtx;
 800f03a:	4bbf      	ldr	r3, [pc, #764]	; (800f338 <LoRaMacInitialization+0x378>)
 800f03c:	4abd      	ldr	r2, [pc, #756]	; (800f334 <LoRaMacInitialization+0x374>)
 800f03e:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 800f042:	4bbd      	ldr	r3, [pc, #756]	; (800f338 <LoRaMacInitialization+0x378>)
 800f044:	2201      	movs	r2, #1
 800f046:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetries = 1;
 800f04a:	4bbb      	ldr	r3, [pc, #748]	; (800f338 <LoRaMacInitialization+0x378>)
 800f04c:	2201      	movs	r2, #1
 800f04e:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.NvmCtx->Region = region;
 800f052:	4bb9      	ldr	r3, [pc, #740]	; (800f338 <LoRaMacInitialization+0x378>)
 800f054:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f058:	7bfa      	ldrb	r2, [r7, #15]
 800f05a:	701a      	strb	r2, [r3, #0]
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 800f05c:	4bb6      	ldr	r3, [pc, #728]	; (800f338 <LoRaMacInitialization+0x378>)
 800f05e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f062:	2200      	movs	r2, #0
 800f064:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    MacCtx.NvmCtx->RepeaterSupport = false;
 800f068:	4bb3      	ldr	r3, [pc, #716]	; (800f338 <LoRaMacInitialization+0x378>)
 800f06a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f06e:	2200      	movs	r2, #0
 800f070:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca

    // Setup version
    MacCtx.NvmCtx->Version.Value = LORAMAC_VERSION;
 800f074:	4bb0      	ldr	r3, [pc, #704]	; (800f338 <LoRaMacInitialization+0x378>)
 800f076:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f07a:	4ab0      	ldr	r2, [pc, #704]	; (800f33c <LoRaMacInitialization+0x37c>)
 800f07c:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800f080:	230f      	movs	r3, #15
 800f082:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f086:	4bac      	ldr	r3, [pc, #688]	; (800f338 <LoRaMacInitialization+0x378>)
 800f088:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f08c:	781b      	ldrb	r3, [r3, #0]
 800f08e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f092:	4611      	mov	r1, r2
 800f094:	4618      	mov	r0, r3
 800f096:	f003 fbec 	bl	8012872 <RegionGetPhyParam>
 800f09a:	4603      	mov	r3, r0
 800f09c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 800f09e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f0a0:	4ba5      	ldr	r3, [pc, #660]	; (800f338 <LoRaMacInitialization+0x378>)
 800f0a2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f0a6:	2a00      	cmp	r2, #0
 800f0a8:	bf14      	ite	ne
 800f0aa:	2201      	movne	r2, #1
 800f0ac:	2200      	moveq	r2, #0
 800f0ae:	b2d2      	uxtb	r2, r2
 800f0b0:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9

    getPhy.Attribute = PHY_DEF_TX_POWER;
 800f0b4:	230a      	movs	r3, #10
 800f0b6:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f0ba:	4b9f      	ldr	r3, [pc, #636]	; (800f338 <LoRaMacInitialization+0x378>)
 800f0bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f0c0:	781b      	ldrb	r3, [r3, #0]
 800f0c2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f0c6:	4611      	mov	r1, r2
 800f0c8:	4618      	mov	r0, r3
 800f0ca:	f003 fbd2 	bl	8012872 <RegionGetPhyParam>
 800f0ce:	4603      	mov	r3, r0
 800f0d0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 800f0d2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f0d4:	4b98      	ldr	r3, [pc, #608]	; (800f338 <LoRaMacInitialization+0x378>)
 800f0d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f0da:	b252      	sxtb	r2, r2
 800f0dc:	711a      	strb	r2, [r3, #4]

    getPhy.Attribute = PHY_DEF_TX_DR;
 800f0de:	2306      	movs	r3, #6
 800f0e0:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f0e4:	4b94      	ldr	r3, [pc, #592]	; (800f338 <LoRaMacInitialization+0x378>)
 800f0e6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f0ea:	781b      	ldrb	r3, [r3, #0]
 800f0ec:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f0f0:	4611      	mov	r1, r2
 800f0f2:	4618      	mov	r0, r3
 800f0f4:	f003 fbbd 	bl	8012872 <RegionGetPhyParam>
 800f0f8:	4603      	mov	r3, r0
 800f0fa:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 800f0fc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f0fe:	4b8e      	ldr	r3, [pc, #568]	; (800f338 <LoRaMacInitialization+0x378>)
 800f100:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f104:	b252      	sxtb	r2, r2
 800f106:	715a      	strb	r2, [r3, #5]

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 800f108:	2310      	movs	r3, #16
 800f10a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f10e:	4b8a      	ldr	r3, [pc, #552]	; (800f338 <LoRaMacInitialization+0x378>)
 800f110:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f114:	781b      	ldrb	r3, [r3, #0]
 800f116:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f11a:	4611      	mov	r1, r2
 800f11c:	4618      	mov	r0, r3
 800f11e:	f003 fba8 	bl	8012872 <RegionGetPhyParam>
 800f122:	4603      	mov	r3, r0
 800f124:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 800f126:	4b84      	ldr	r3, [pc, #528]	; (800f338 <LoRaMacInitialization+0x378>)
 800f128:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f12c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f12e:	611a      	str	r2, [r3, #16]

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 800f130:	2311      	movs	r3, #17
 800f132:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f136:	4b80      	ldr	r3, [pc, #512]	; (800f338 <LoRaMacInitialization+0x378>)
 800f138:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f13c:	781b      	ldrb	r3, [r3, #0]
 800f13e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f142:	4611      	mov	r1, r2
 800f144:	4618      	mov	r0, r3
 800f146:	f003 fb94 	bl	8012872 <RegionGetPhyParam>
 800f14a:	4603      	mov	r3, r0
 800f14c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 800f14e:	4b7a      	ldr	r3, [pc, #488]	; (800f338 <LoRaMacInitialization+0x378>)
 800f150:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f154:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f156:	615a      	str	r2, [r3, #20]

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 800f158:	2312      	movs	r3, #18
 800f15a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f15e:	4b76      	ldr	r3, [pc, #472]	; (800f338 <LoRaMacInitialization+0x378>)
 800f160:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f164:	781b      	ldrb	r3, [r3, #0]
 800f166:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f16a:	4611      	mov	r1, r2
 800f16c:	4618      	mov	r0, r3
 800f16e:	f003 fb80 	bl	8012872 <RegionGetPhyParam>
 800f172:	4603      	mov	r3, r0
 800f174:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 800f176:	4b70      	ldr	r3, [pc, #448]	; (800f338 <LoRaMacInitialization+0x378>)
 800f178:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f17c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f17e:	619a      	str	r2, [r3, #24]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 800f180:	2313      	movs	r3, #19
 800f182:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f186:	4b6c      	ldr	r3, [pc, #432]	; (800f338 <LoRaMacInitialization+0x378>)
 800f188:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f18c:	781b      	ldrb	r3, [r3, #0]
 800f18e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f192:	4611      	mov	r1, r2
 800f194:	4618      	mov	r0, r3
 800f196:	f003 fb6c 	bl	8012872 <RegionGetPhyParam>
 800f19a:	4603      	mov	r3, r0
 800f19c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 800f19e:	4b66      	ldr	r3, [pc, #408]	; (800f338 <LoRaMacInitialization+0x378>)
 800f1a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f1a4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f1a6:	61da      	str	r2, [r3, #28]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 800f1a8:	2314      	movs	r3, #20
 800f1aa:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f1ae:	4b62      	ldr	r3, [pc, #392]	; (800f338 <LoRaMacInitialization+0x378>)
 800f1b0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f1b4:	781b      	ldrb	r3, [r3, #0]
 800f1b6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f1ba:	4611      	mov	r1, r2
 800f1bc:	4618      	mov	r0, r3
 800f1be:	f003 fb58 	bl	8012872 <RegionGetPhyParam>
 800f1c2:	4603      	mov	r3, r0
 800f1c4:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 800f1c6:	4b5c      	ldr	r3, [pc, #368]	; (800f338 <LoRaMacInitialization+0x378>)
 800f1c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f1cc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f1ce:	621a      	str	r2, [r3, #32]

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 800f1d0:	2317      	movs	r3, #23
 800f1d2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f1d6:	4b58      	ldr	r3, [pc, #352]	; (800f338 <LoRaMacInitialization+0x378>)
 800f1d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f1dc:	781b      	ldrb	r3, [r3, #0]
 800f1de:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f1e2:	4611      	mov	r1, r2
 800f1e4:	4618      	mov	r0, r3
 800f1e6:	f003 fb44 	bl	8012872 <RegionGetPhyParam>
 800f1ea:	4603      	mov	r3, r0
 800f1ec:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 800f1ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f1f0:	4b51      	ldr	r3, [pc, #324]	; (800f338 <LoRaMacInitialization+0x378>)
 800f1f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f1f6:	b2d2      	uxtb	r2, r2
 800f1f8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 800f1fc:	2318      	movs	r3, #24
 800f1fe:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f202:	4b4d      	ldr	r3, [pc, #308]	; (800f338 <LoRaMacInitialization+0x378>)
 800f204:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f208:	781b      	ldrb	r3, [r3, #0]
 800f20a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f20e:	4611      	mov	r1, r2
 800f210:	4618      	mov	r0, r3
 800f212:	f003 fb2e 	bl	8012872 <RegionGetPhyParam>
 800f216:	4603      	mov	r3, r0
 800f218:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 800f21a:	4b47      	ldr	r3, [pc, #284]	; (800f338 <LoRaMacInitialization+0x378>)
 800f21c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f220:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f222:	629a      	str	r2, [r3, #40]	; 0x28
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 800f224:	4b44      	ldr	r3, [pc, #272]	; (800f338 <LoRaMacInitialization+0x378>)
 800f226:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f22a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f22c:	631a      	str	r2, [r3, #48]	; 0x30

    getPhy.Attribute = PHY_DEF_RX2_DR;
 800f22e:	2319      	movs	r3, #25
 800f230:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f234:	4b40      	ldr	r3, [pc, #256]	; (800f338 <LoRaMacInitialization+0x378>)
 800f236:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f23a:	781b      	ldrb	r3, [r3, #0]
 800f23c:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f240:	4611      	mov	r1, r2
 800f242:	4618      	mov	r0, r3
 800f244:	f003 fb15 	bl	8012872 <RegionGetPhyParam>
 800f248:	4603      	mov	r3, r0
 800f24a:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 800f24c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f24e:	4b3a      	ldr	r3, [pc, #232]	; (800f338 <LoRaMacInitialization+0x378>)
 800f250:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f254:	b2d2      	uxtb	r2, r2
 800f256:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 800f25a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f25c:	4b36      	ldr	r3, [pc, #216]	; (800f338 <LoRaMacInitialization+0x378>)
 800f25e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f262:	b2d2      	uxtb	r2, r2
 800f264:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 800f268:	231e      	movs	r3, #30
 800f26a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f26e:	4b32      	ldr	r3, [pc, #200]	; (800f338 <LoRaMacInitialization+0x378>)
 800f270:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f274:	781b      	ldrb	r3, [r3, #0]
 800f276:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f27a:	4611      	mov	r1, r2
 800f27c:	4618      	mov	r0, r3
 800f27e:	f003 faf8 	bl	8012872 <RegionGetPhyParam>
 800f282:	4603      	mov	r3, r0
 800f284:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 800f286:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f288:	4b2b      	ldr	r3, [pc, #172]	; (800f338 <LoRaMacInitialization+0x378>)
 800f28a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f28e:	b2d2      	uxtb	r2, r2
 800f290:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 800f294:	231f      	movs	r3, #31
 800f296:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f29a:	4b27      	ldr	r3, [pc, #156]	; (800f338 <LoRaMacInitialization+0x378>)
 800f29c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2a0:	781b      	ldrb	r3, [r3, #0]
 800f2a2:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f2a6:	4611      	mov	r1, r2
 800f2a8:	4618      	mov	r0, r3
 800f2aa:	f003 fae2 	bl	8012872 <RegionGetPhyParam>
 800f2ae:	4603      	mov	r3, r0
 800f2b0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 800f2b2:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f2b4:	4b20      	ldr	r3, [pc, #128]	; (800f338 <LoRaMacInitialization+0x378>)
 800f2b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2ba:	b2d2      	uxtb	r2, r2
 800f2bc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 800f2c0:	2320      	movs	r3, #32
 800f2c2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f2c6:	4b1c      	ldr	r3, [pc, #112]	; (800f338 <LoRaMacInitialization+0x378>)
 800f2c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2cc:	781b      	ldrb	r3, [r3, #0]
 800f2ce:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f2d2:	4611      	mov	r1, r2
 800f2d4:	4618      	mov	r0, r3
 800f2d6:	f003 facc 	bl	8012872 <RegionGetPhyParam>
 800f2da:	4603      	mov	r3, r0
 800f2dc:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 800f2de:	4b16      	ldr	r3, [pc, #88]	; (800f338 <LoRaMacInitialization+0x378>)
 800f2e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2e4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f2e6:	63da      	str	r2, [r3, #60]	; 0x3c

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 800f2e8:	2321      	movs	r3, #33	; 0x21
 800f2ea:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f2ee:	4b12      	ldr	r3, [pc, #72]	; (800f338 <LoRaMacInitialization+0x378>)
 800f2f0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2f4:	781b      	ldrb	r3, [r3, #0]
 800f2f6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f2fa:	4611      	mov	r1, r2
 800f2fc:	4618      	mov	r0, r3
 800f2fe:	f003 fab8 	bl	8012872 <RegionGetPhyParam>
 800f302:	4603      	mov	r3, r0
 800f304:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 800f306:	4b0c      	ldr	r3, [pc, #48]	; (800f338 <LoRaMacInitialization+0x378>)
 800f308:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f30c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f30e:	641a      	str	r2, [r3, #64]	; 0x40

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 800f310:	230b      	movs	r3, #11
 800f312:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f316:	4b08      	ldr	r3, [pc, #32]	; (800f338 <LoRaMacInitialization+0x378>)
 800f318:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f31c:	781b      	ldrb	r3, [r3, #0]
 800f31e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f322:	4611      	mov	r1, r2
 800f324:	4618      	mov	r0, r3
 800f326:	f003 faa4 	bl	8012872 <RegionGetPhyParam>
 800f32a:	4603      	mov	r3, r0
 800f32c:	e008      	b.n	800f340 <LoRaMacInitialization+0x380>
 800f32e:	bf00      	nop
 800f330:	0800eecd 	.word	0x0800eecd
 800f334:	20000958 	.word	0x20000958
 800f338:	200004cc 	.word	0x200004cc
 800f33c:	01000300 	.word	0x01000300
 800f340:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckLimit = phyParam.Value;
 800f342:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f344:	b29a      	uxth	r2, r3
 800f346:	4bae      	ldr	r3, [pc, #696]	; (800f600 <LoRaMacInitialization+0x640>)
 800f348:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 800f34c:	230c      	movs	r3, #12
 800f34e:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f352:	4bab      	ldr	r3, [pc, #684]	; (800f600 <LoRaMacInitialization+0x640>)
 800f354:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f358:	781b      	ldrb	r3, [r3, #0]
 800f35a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800f35e:	4611      	mov	r1, r2
 800f360:	4618      	mov	r0, r3
 800f362:	f003 fa86 	bl	8012872 <RegionGetPhyParam>
 800f366:	4603      	mov	r3, r0
 800f368:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckDelay = phyParam.Value;
 800f36a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f36c:	b29a      	uxth	r2, r3
 800f36e:	4ba4      	ldr	r3, [pc, #656]	; (800f600 <LoRaMacInitialization+0x640>)
 800f370:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 800f374:	4ba2      	ldr	r3, [pc, #648]	; (800f600 <LoRaMacInitialization+0x640>)
 800f376:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f37a:	2201      	movs	r2, #1
 800f37c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 10;
 800f380:	4b9f      	ldr	r3, [pc, #636]	; (800f600 <LoRaMacInitialization+0x640>)
 800f382:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f386:	220a      	movs	r2, #10
 800f388:	609a      	str	r2, [r3, #8]
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;
 800f38a:	4b9d      	ldr	r3, [pc, #628]	; (800f600 <LoRaMacInitialization+0x640>)
 800f38c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f390:	2206      	movs	r2, #6
 800f392:	731a      	strb	r2, [r3, #12]

    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
 800f394:	4b9a      	ldr	r3, [pc, #616]	; (800f600 <LoRaMacInitialization+0x640>)
 800f396:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f39a:	4b99      	ldr	r3, [pc, #612]	; (800f600 <LoRaMacInitialization+0x640>)
 800f39c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f3a0:	6892      	ldr	r2, [r2, #8]
 800f3a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
 800f3a6:	4b96      	ldr	r3, [pc, #600]	; (800f600 <LoRaMacInitialization+0x640>)
 800f3a8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f3ac:	4b94      	ldr	r3, [pc, #592]	; (800f600 <LoRaMacInitialization+0x640>)
 800f3ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f3b2:	7b12      	ldrb	r2, [r2, #12]
 800f3b4:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    MacCtx.NvmCtx->MacParams.MaxRxWindow = MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow;
 800f3b8:	4b91      	ldr	r3, [pc, #580]	; (800f600 <LoRaMacInitialization+0x640>)
 800f3ba:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f3be:	4b90      	ldr	r3, [pc, #576]	; (800f600 <LoRaMacInitialization+0x640>)
 800f3c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f3c4:	6912      	ldr	r2, [r2, #16]
 800f3c6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1;
 800f3ca:	4b8d      	ldr	r3, [pc, #564]	; (800f600 <LoRaMacInitialization+0x640>)
 800f3cc:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f3d0:	4b8b      	ldr	r3, [pc, #556]	; (800f600 <LoRaMacInitialization+0x640>)
 800f3d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f3d6:	6952      	ldr	r2, [r2, #20]
 800f3d8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2;
 800f3dc:	4b88      	ldr	r3, [pc, #544]	; (800f600 <LoRaMacInitialization+0x640>)
 800f3de:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f3e2:	4b87      	ldr	r3, [pc, #540]	; (800f600 <LoRaMacInitialization+0x640>)
 800f3e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f3e8:	6992      	ldr	r2, [r2, #24]
 800f3ea:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1;
 800f3ee:	4b84      	ldr	r3, [pc, #528]	; (800f600 <LoRaMacInitialization+0x640>)
 800f3f0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f3f4:	4b82      	ldr	r3, [pc, #520]	; (800f600 <LoRaMacInitialization+0x640>)
 800f3f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f3fa:	69d2      	ldr	r2, [r2, #28]
 800f3fc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2;
 800f400:	4b7f      	ldr	r3, [pc, #508]	; (800f600 <LoRaMacInitialization+0x640>)
 800f402:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f406:	4b7e      	ldr	r3, [pc, #504]	; (800f600 <LoRaMacInitialization+0x640>)
 800f408:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f40c:	6a12      	ldr	r2, [r2, #32]
 800f40e:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    MacCtx.NvmCtx->MacParams.ChannelsNbTrans = MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans;
 800f412:	4b7b      	ldr	r3, [pc, #492]	; (800f600 <LoRaMacInitialization+0x640>)
 800f414:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f418:	4b79      	ldr	r3, [pc, #484]	; (800f600 <LoRaMacInitialization+0x640>)
 800f41a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f41e:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 800f422:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 800f426:	2300      	movs	r3, #0
 800f428:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmCtx = NULL;
 800f42c:	2300      	movs	r3, #0
 800f42e:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800f430:	4b73      	ldr	r3, [pc, #460]	; (800f600 <LoRaMacInitialization+0x640>)
 800f432:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f436:	781b      	ldrb	r3, [r3, #0]
 800f438:	f107 021c 	add.w	r2, r7, #28
 800f43c:	4611      	mov	r1, r2
 800f43e:	4618      	mov	r0, r3
 800f440:	f003 fa50 	bl	80128e4 <RegionInitDefaults>

    ResetMacParameters( );
 800f444:	f7fe ff3c 	bl	800e2c0 <ResetMacParameters>

    MacCtx.NvmCtx->PublicNetwork = true;
 800f448:	4b6d      	ldr	r3, [pc, #436]	; (800f600 <LoRaMacInitialization+0x640>)
 800f44a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f44e:	2201      	movs	r2, #1
 800f450:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    MacCtx.MacPrimitives = primitives;
 800f454:	4a6a      	ldr	r2, [pc, #424]	; (800f600 <LoRaMacInitialization+0x640>)
 800f456:	697b      	ldr	r3, [r7, #20]
 800f458:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacCallbacks = callbacks;
 800f45c:	4a68      	ldr	r2, [pc, #416]	; (800f600 <LoRaMacInitialization+0x640>)
 800f45e:	693b      	ldr	r3, [r7, #16]
 800f460:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    MacCtx.MacFlags.Value = 0;
 800f464:	4b66      	ldr	r3, [pc, #408]	; (800f600 <LoRaMacInitialization+0x640>)
 800f466:	2200      	movs	r2, #0
 800f468:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 800f46c:	4b64      	ldr	r3, [pc, #400]	; (800f600 <LoRaMacInitialization+0x640>)
 800f46e:	2201      	movs	r2, #1
 800f470:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    MacCtx.NvmCtx->LastTxDoneTime = 0;
 800f474:	4b62      	ldr	r3, [pc, #392]	; (800f600 <LoRaMacInitialization+0x640>)
 800f476:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f47a:	2200      	movs	r2, #0
 800f47c:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
    MacCtx.NvmCtx->AggregatedTimeOff = 0;
 800f480:	4b5f      	ldr	r3, [pc, #380]	; (800f600 <LoRaMacInitialization+0x640>)
 800f482:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f486:	2200      	movs	r2, #0
 800f488:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 800f48c:	2300      	movs	r3, #0
 800f48e:	9300      	str	r3, [sp, #0]
 800f490:	4b5c      	ldr	r3, [pc, #368]	; (800f604 <LoRaMacInitialization+0x644>)
 800f492:	2200      	movs	r2, #0
 800f494:	f04f 31ff 	mov.w	r1, #4294967295
 800f498:	485b      	ldr	r0, [pc, #364]	; (800f608 <LoRaMacInitialization+0x648>)
 800f49a:	f00a fbb1 	bl	8019c00 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 800f49e:	2300      	movs	r3, #0
 800f4a0:	9300      	str	r3, [sp, #0]
 800f4a2:	4b5a      	ldr	r3, [pc, #360]	; (800f60c <LoRaMacInitialization+0x64c>)
 800f4a4:	2200      	movs	r2, #0
 800f4a6:	f04f 31ff 	mov.w	r1, #4294967295
 800f4aa:	4859      	ldr	r0, [pc, #356]	; (800f610 <LoRaMacInitialization+0x650>)
 800f4ac:	f00a fba8 	bl	8019c00 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 800f4b0:	2300      	movs	r3, #0
 800f4b2:	9300      	str	r3, [sp, #0]
 800f4b4:	4b57      	ldr	r3, [pc, #348]	; (800f614 <LoRaMacInitialization+0x654>)
 800f4b6:	2200      	movs	r2, #0
 800f4b8:	f04f 31ff 	mov.w	r1, #4294967295
 800f4bc:	4856      	ldr	r0, [pc, #344]	; (800f618 <LoRaMacInitialization+0x658>)
 800f4be:	f00a fb9f 	bl	8019c00 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 800f4c2:	2300      	movs	r3, #0
 800f4c4:	9300      	str	r3, [sp, #0]
 800f4c6:	4b55      	ldr	r3, [pc, #340]	; (800f61c <LoRaMacInitialization+0x65c>)
 800f4c8:	2200      	movs	r2, #0
 800f4ca:	f04f 31ff 	mov.w	r1, #4294967295
 800f4ce:	4854      	ldr	r0, [pc, #336]	; (800f620 <LoRaMacInitialization+0x660>)
 800f4d0:	f00a fb96 	bl	8019c00 <UTIL_TIMER_Create>

    // Store the current initialization time
    MacCtx.NvmCtx->InitializationTime = SysTimeGetMcuTime( );
 800f4d4:	4b4a      	ldr	r3, [pc, #296]	; (800f600 <LoRaMacInitialization+0x640>)
 800f4d6:	f8d3 4484 	ldr.w	r4, [r3, #1156]	; 0x484
 800f4da:	463b      	mov	r3, r7
 800f4dc:	4618      	mov	r0, r3
 800f4de:	f00a fb5f 	bl	8019ba0 <SysTimeGetMcuTime>
 800f4e2:	f504 73ac 	add.w	r3, r4, #344	; 0x158
 800f4e6:	463a      	mov	r2, r7
 800f4e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f4ec:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 800f4f0:	4b43      	ldr	r3, [pc, #268]	; (800f600 <LoRaMacInitialization+0x640>)
 800f4f2:	4a4c      	ldr	r2, [pc, #304]	; (800f624 <LoRaMacInitialization+0x664>)
 800f4f4:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 800f4f8:	4b41      	ldr	r3, [pc, #260]	; (800f600 <LoRaMacInitialization+0x640>)
 800f4fa:	4a4b      	ldr	r2, [pc, #300]	; (800f628 <LoRaMacInitialization+0x668>)
 800f4fc:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 800f500:	4b3f      	ldr	r3, [pc, #252]	; (800f600 <LoRaMacInitialization+0x640>)
 800f502:	4a4a      	ldr	r2, [pc, #296]	; (800f62c <LoRaMacInitialization+0x66c>)
 800f504:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 800f508:	4b3d      	ldr	r3, [pc, #244]	; (800f600 <LoRaMacInitialization+0x640>)
 800f50a:	4a49      	ldr	r2, [pc, #292]	; (800f630 <LoRaMacInitialization+0x670>)
 800f50c:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 800f510:	4b3b      	ldr	r3, [pc, #236]	; (800f600 <LoRaMacInitialization+0x640>)
 800f512:	4a48      	ldr	r2, [pc, #288]	; (800f634 <LoRaMacInitialization+0x674>)
 800f514:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 800f518:	4b47      	ldr	r3, [pc, #284]	; (800f638 <LoRaMacInitialization+0x678>)
 800f51a:	681b      	ldr	r3, [r3, #0]
 800f51c:	4847      	ldr	r0, [pc, #284]	; (800f63c <LoRaMacInitialization+0x67c>)
 800f51e:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( EventSecureElementNvmCtxChanged ) != SECURE_ELEMENT_SUCCESS )
 800f520:	4847      	ldr	r0, [pc, #284]	; (800f640 <LoRaMacInitialization+0x680>)
 800f522:	f7fa fdbd 	bl	800a0a0 <SecureElementInit>
 800f526:	4603      	mov	r3, r0
 800f528:	2b00      	cmp	r3, #0
 800f52a:	d001      	beq.n	800f530 <LoRaMacInitialization+0x570>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f52c:	2311      	movs	r3, #17
 800f52e:	e062      	b.n	800f5f6 <LoRaMacInitialization+0x636>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( EventCryptoNvmCtxChanged ) != LORAMAC_CRYPTO_SUCCESS )
 800f530:	4844      	ldr	r0, [pc, #272]	; (800f644 <LoRaMacInitialization+0x684>)
 800f532:	f002 fabd 	bl	8011ab0 <LoRaMacCryptoInit>
 800f536:	4603      	mov	r3, r0
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d001      	beq.n	800f540 <LoRaMacInitialization+0x580>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f53c:	2311      	movs	r3, #17
 800f53e:	e05a      	b.n	800f5f6 <LoRaMacInitialization+0x636>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( EventCommandsNvmCtxChanged ) != LORAMAC_COMMANDS_SUCCESS )
 800f540:	4841      	ldr	r0, [pc, #260]	; (800f648 <LoRaMacInitialization+0x688>)
 800f542:	f001 fb99 	bl	8010c78 <LoRaMacCommandsInit>
 800f546:	4603      	mov	r3, r0
 800f548:	2b00      	cmp	r3, #0
 800f54a:	d001      	beq.n	800f550 <LoRaMacInitialization+0x590>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f54c:	2313      	movs	r3, #19
 800f54e:	e052      	b.n	800f5f6 <LoRaMacInitialization+0x636>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( MacCtx.NvmCtx->MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 800f550:	4b2b      	ldr	r3, [pc, #172]	; (800f600 <LoRaMacInitialization+0x640>)
 800f552:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f556:	3350      	adds	r3, #80	; 0x50
 800f558:	4618      	mov	r0, r3
 800f55a:	f002 fb97 	bl	8011c8c <LoRaMacCryptoSetMulticastReference>
 800f55e:	4603      	mov	r3, r0
 800f560:	2b00      	cmp	r3, #0
 800f562:	d001      	beq.n	800f568 <LoRaMacInitialization+0x5a8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f564:	2311      	movs	r3, #17
 800f566:	e046      	b.n	800f5f6 <LoRaMacInitialization+0x636>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 800f568:	4b33      	ldr	r3, [pc, #204]	; (800f638 <LoRaMacInitialization+0x678>)
 800f56a:	695b      	ldr	r3, [r3, #20]
 800f56c:	4798      	blx	r3
 800f56e:	4603      	mov	r3, r0
 800f570:	4618      	mov	r0, r3
 800f572:	f006 fe8f 	bl	8016294 <srand1>

    Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 800f576:	4b30      	ldr	r3, [pc, #192]	; (800f638 <LoRaMacInitialization+0x678>)
 800f578:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800f57a:	4a21      	ldr	r2, [pc, #132]	; (800f600 <LoRaMacInitialization+0x640>)
 800f57c:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 800f580:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 800f584:	4610      	mov	r0, r2
 800f586:	4798      	blx	r3
    Radio.Sleep( );
 800f588:	4b2b      	ldr	r3, [pc, #172]	; (800f638 <LoRaMacInitialization+0x678>)
 800f58a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f58c:	4798      	blx	r3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 800f58e:	2300      	movs	r3, #0
 800f590:	647b      	str	r3, [r7, #68]	; 0x44
    classBCallbacks.MacProcessNotify = NULL;
 800f592:	2300      	movs	r3, #0
 800f594:	64bb      	str	r3, [r7, #72]	; 0x48
    if( callbacks != NULL )
 800f596:	693b      	ldr	r3, [r7, #16]
 800f598:	2b00      	cmp	r3, #0
 800f59a:	d005      	beq.n	800f5a8 <LoRaMacInitialization+0x5e8>
    {
        classBCallbacks.GetTemperatureLevel = callbacks->GetTemperatureLevel;
 800f59c:	693b      	ldr	r3, [r7, #16]
 800f59e:	685b      	ldr	r3, [r3, #4]
 800f5a0:	647b      	str	r3, [r7, #68]	; 0x44
        classBCallbacks.MacProcessNotify = callbacks->MacProcessNotify;
 800f5a2:	693b      	ldr	r3, [r7, #16]
 800f5a4:	68db      	ldr	r3, [r3, #12]
 800f5a6:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 800f5a8:	4b28      	ldr	r3, [pc, #160]	; (800f64c <LoRaMacInitialization+0x68c>)
 800f5aa:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 800f5ac:	4b28      	ldr	r3, [pc, #160]	; (800f650 <LoRaMacInitialization+0x690>)
 800f5ae:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 800f5b0:	4b28      	ldr	r3, [pc, #160]	; (800f654 <LoRaMacInitialization+0x694>)
 800f5b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 800f5b4:	4b28      	ldr	r3, [pc, #160]	; (800f658 <LoRaMacInitialization+0x698>)
 800f5b6:	633b      	str	r3, [r7, #48]	; 0x30
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 800f5b8:	4b11      	ldr	r3, [pc, #68]	; (800f600 <LoRaMacInitialization+0x640>)
 800f5ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5be:	334c      	adds	r3, #76	; 0x4c
 800f5c0:	637b      	str	r3, [r7, #52]	; 0x34
    classBParams.LoRaMacRegion = &MacCtx.NvmCtx->Region;
 800f5c2:	4b0f      	ldr	r3, [pc, #60]	; (800f600 <LoRaMacInitialization+0x640>)
 800f5c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5c8:	63bb      	str	r3, [r7, #56]	; 0x38
    classBParams.LoRaMacParams = &MacCtx.NvmCtx->MacParams;
 800f5ca:	4b0d      	ldr	r3, [pc, #52]	; (800f600 <LoRaMacInitialization+0x640>)
 800f5cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5d0:	3384      	adds	r3, #132	; 0x84
 800f5d2:	63fb      	str	r3, [r7, #60]	; 0x3c
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 800f5d4:	4b0a      	ldr	r3, [pc, #40]	; (800f600 <LoRaMacInitialization+0x640>)
 800f5d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5da:	3350      	adds	r3, #80	; 0x50
 800f5dc:	643b      	str	r3, [r7, #64]	; 0x40

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 800f5de:	f107 0144 	add.w	r1, r7, #68	; 0x44
 800f5e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f5e6:	4a1d      	ldr	r2, [pc, #116]	; (800f65c <LoRaMacInitialization+0x69c>)
 800f5e8:	4618      	mov	r0, r3
 800f5ea:	f001 f92d 	bl	8010848 <LoRaMacClassBInit>

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f5ee:	2001      	movs	r0, #1
 800f5f0:	f7fd f97c 	bl	800c8ec <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 800f5f4:	2300      	movs	r3, #0
}
 800f5f6:	4618      	mov	r0, r3
 800f5f8:	375c      	adds	r7, #92	; 0x5c
 800f5fa:	46bd      	mov	sp, r7
 800f5fc:	bd90      	pop	{r4, r7, pc}
 800f5fe:	bf00      	nop
 800f600:	200004cc 	.word	0x200004cc
 800f604:	0800cc8d 	.word	0x0800cc8d
 800f608:	20000834 	.word	0x20000834
 800f60c:	0800cd01 	.word	0x0800cd01
 800f610:	2000084c 	.word	0x2000084c
 800f614:	0800cd75 	.word	0x0800cd75
 800f618:	20000864 	.word	0x20000864
 800f61c:	0800cdf1 	.word	0x0800cdf1
 800f620:	200008c4 	.word	0x200008c4
 800f624:	0800b9ed 	.word	0x0800b9ed
 800f628:	0800ba65 	.word	0x0800ba65
 800f62c:	0800bb3d 	.word	0x0800bb3d
 800f630:	0800baf1 	.word	0x0800baf1
 800f634:	0800bb79 	.word	0x0800bb79
 800f638:	0801b480 	.word	0x0801b480
 800f63c:	20000818 	.word	0x20000818
 800f640:	0800eea3 	.word	0x0800eea3
 800f644:	0800ee95 	.word	0x0800ee95
 800f648:	0800eeb1 	.word	0x0800eeb1
 800f64c:	20000930 	.word	0x20000930
 800f650:	200008e8 	.word	0x200008e8
 800f654:	2000091c 	.word	0x2000091c
 800f658:	2000094d 	.word	0x2000094d
 800f65c:	0800eebf 	.word	0x0800eebf

0800f660 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 800f660:	b480      	push	{r7}
 800f662:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 800f664:	4b04      	ldr	r3, [pc, #16]	; (800f678 <LoRaMacStart+0x18>)
 800f666:	2200      	movs	r2, #0
 800f668:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 800f66c:	2300      	movs	r3, #0
}
 800f66e:	4618      	mov	r0, r3
 800f670:	46bd      	mov	sp, r7
 800f672:	bc80      	pop	{r7}
 800f674:	4770      	bx	lr
 800f676:	bf00      	nop
 800f678:	200004cc 	.word	0x200004cc

0800f67c <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 800f67c:	b580      	push	{r7, lr}
 800f67e:	b08a      	sub	sp, #40	; 0x28
 800f680:	af00      	add	r7, sp, #0
 800f682:	4603      	mov	r3, r0
 800f684:	6039      	str	r1, [r7, #0]
 800f686:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800f688:	4b48      	ldr	r3, [pc, #288]	; (800f7ac <LoRaMacQueryTxPossible+0x130>)
 800f68a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f68e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f692:	613b      	str	r3, [r7, #16]
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800f694:	4b45      	ldr	r3, [pc, #276]	; (800f7ac <LoRaMacQueryTxPossible+0x130>)
 800f696:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f69a:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800f69e:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800f6a0:	4b42      	ldr	r3, [pc, #264]	; (800f7ac <LoRaMacQueryTxPossible+0x130>)
 800f6a2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f6a6:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800f6aa:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 800f6ac:	2300      	movs	r3, #0
 800f6ae:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 800f6b0:	683b      	ldr	r3, [r7, #0]
 800f6b2:	2b00      	cmp	r3, #0
 800f6b4:	d101      	bne.n	800f6ba <LoRaMacQueryTxPossible+0x3e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f6b6:	2303      	movs	r3, #3
 800f6b8:	e074      	b.n	800f7a4 <LoRaMacQueryTxPossible+0x128>
    }

    // Setup ADR request
    adrNext.Version = MacCtx.NvmCtx->Version;
 800f6ba:	4b3c      	ldr	r3, [pc, #240]	; (800f7ac <LoRaMacQueryTxPossible+0x130>)
 800f6bc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f6c0:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800f6c4:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 800f6c6:	2300      	movs	r3, #0
 800f6c8:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 800f6ca:	4b38      	ldr	r3, [pc, #224]	; (800f7ac <LoRaMacQueryTxPossible+0x130>)
 800f6cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f6d0:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800f6d4:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800f6d6:	4b35      	ldr	r3, [pc, #212]	; (800f7ac <LoRaMacQueryTxPossible+0x130>)
 800f6d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f6dc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800f6e0:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800f6e2:	4b32      	ldr	r3, [pc, #200]	; (800f7ac <LoRaMacQueryTxPossible+0x130>)
 800f6e4:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 800f6e8:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800f6ea:	4b30      	ldr	r3, [pc, #192]	; (800f7ac <LoRaMacQueryTxPossible+0x130>)
 800f6ec:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 800f6f0:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800f6f2:	4b2e      	ldr	r3, [pc, #184]	; (800f7ac <LoRaMacQueryTxPossible+0x130>)
 800f6f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f6f8:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800f6fc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800f700:	4b2a      	ldr	r3, [pc, #168]	; (800f7ac <LoRaMacQueryTxPossible+0x130>)
 800f702:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f706:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800f70a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800f70e:	4b27      	ldr	r3, [pc, #156]	; (800f7ac <LoRaMacQueryTxPossible+0x130>)
 800f710:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f714:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800f718:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 800f71c:	4b23      	ldr	r3, [pc, #140]	; (800f7ac <LoRaMacQueryTxPossible+0x130>)
 800f71e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f722:	781b      	ldrb	r3, [r3, #0]
 800f724:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 800f728:	f107 0310 	add.w	r3, r7, #16
 800f72c:	f107 020e 	add.w	r2, r7, #14
 800f730:	f107 010f 	add.w	r1, r7, #15
 800f734:	f107 0014 	add.w	r0, r7, #20
 800f738:	f001 f86e 	bl	8010818 <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800f73c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800f740:	4618      	mov	r0, r3
 800f742:	f7fd fcbb 	bl	800d0bc <GetMaxAppPayloadWithoutFOptsLength>
 800f746:	4603      	mov	r3, r0
 800f748:	461a      	mov	r2, r3
 800f74a:	683b      	ldr	r3, [r7, #0]
 800f74c:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800f74e:	f107 0308 	add.w	r3, r7, #8
 800f752:	4618      	mov	r0, r3
 800f754:	f001 fb94 	bl	8010e80 <LoRaMacCommandsGetSizeSerializedCmds>
 800f758:	4603      	mov	r3, r0
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d001      	beq.n	800f762 <LoRaMacQueryTxPossible+0xe6>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f75e:	2313      	movs	r3, #19
 800f760:	e020      	b.n	800f7a4 <LoRaMacQueryTxPossible+0x128>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 800f762:	68bb      	ldr	r3, [r7, #8]
 800f764:	2b0f      	cmp	r3, #15
 800f766:	d819      	bhi.n	800f79c <LoRaMacQueryTxPossible+0x120>
 800f768:	683b      	ldr	r3, [r7, #0]
 800f76a:	785b      	ldrb	r3, [r3, #1]
 800f76c:	461a      	mov	r2, r3
 800f76e:	68bb      	ldr	r3, [r7, #8]
 800f770:	429a      	cmp	r2, r3
 800f772:	d313      	bcc.n	800f79c <LoRaMacQueryTxPossible+0x120>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 800f774:	683b      	ldr	r3, [r7, #0]
 800f776:	785a      	ldrb	r2, [r3, #1]
 800f778:	68bb      	ldr	r3, [r7, #8]
 800f77a:	b2db      	uxtb	r3, r3
 800f77c:	1ad3      	subs	r3, r2, r3
 800f77e:	b2da      	uxtb	r2, r3
 800f780:	683b      	ldr	r3, [r7, #0]
 800f782:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 800f784:	683b      	ldr	r3, [r7, #0]
 800f786:	785b      	ldrb	r3, [r3, #1]
 800f788:	4619      	mov	r1, r3
 800f78a:	79fa      	ldrb	r2, [r7, #7]
 800f78c:	68bb      	ldr	r3, [r7, #8]
 800f78e:	4413      	add	r3, r2
 800f790:	4299      	cmp	r1, r3
 800f792:	d301      	bcc.n	800f798 <LoRaMacQueryTxPossible+0x11c>
        {
            return LORAMAC_STATUS_OK;
 800f794:	2300      	movs	r3, #0
 800f796:	e005      	b.n	800f7a4 <LoRaMacQueryTxPossible+0x128>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 800f798:	2308      	movs	r3, #8
 800f79a:	e003      	b.n	800f7a4 <LoRaMacQueryTxPossible+0x128>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 800f79c:	683b      	ldr	r3, [r7, #0]
 800f79e:	2200      	movs	r2, #0
 800f7a0:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 800f7a2:	2308      	movs	r3, #8
    }
}
 800f7a4:	4618      	mov	r0, r3
 800f7a6:	3728      	adds	r7, #40	; 0x28
 800f7a8:	46bd      	mov	sp, r7
 800f7aa:	bd80      	pop	{r7, pc}
 800f7ac:	200004cc 	.word	0x200004cc

0800f7b0 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 800f7b0:	b590      	push	{r4, r7, lr}
 800f7b2:	b087      	sub	sp, #28
 800f7b4:	af00      	add	r7, sp, #0
 800f7b6:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800f7b8:	2300      	movs	r3, #0
 800f7ba:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 800f7bc:	687b      	ldr	r3, [r7, #4]
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d101      	bne.n	800f7c6 <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f7c2:	2303      	movs	r3, #3
 800f7c4:	e186      	b.n	800fad4 <LoRaMacMibGetRequestConfirm+0x324>
    }

    switch( mibGet->Type )
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	781b      	ldrb	r3, [r3, #0]
 800f7ca:	2b28      	cmp	r3, #40	; 0x28
 800f7cc:	f200 817b 	bhi.w	800fac6 <LoRaMacMibGetRequestConfirm+0x316>
 800f7d0:	a201      	add	r2, pc, #4	; (adr r2, 800f7d8 <LoRaMacMibGetRequestConfirm+0x28>)
 800f7d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7d6:	bf00      	nop
 800f7d8:	0800f87d 	.word	0x0800f87d
 800f7dc:	0800f88d 	.word	0x0800f88d
 800f7e0:	0800f89d 	.word	0x0800f89d
 800f7e4:	0800f8a9 	.word	0x0800f8a9
 800f7e8:	0800f8b5 	.word	0x0800f8b5
 800f7ec:	0800f8c5 	.word	0x0800f8c5
 800f7f0:	0800f8d3 	.word	0x0800f8d3
 800f7f4:	0800fac7 	.word	0x0800fac7
 800f7f8:	0800fac7 	.word	0x0800fac7
 800f7fc:	0800fac7 	.word	0x0800fac7
 800f800:	0800fac7 	.word	0x0800fac7
 800f804:	0800fac7 	.word	0x0800fac7
 800f808:	0800fac7 	.word	0x0800fac7
 800f80c:	0800fac7 	.word	0x0800fac7
 800f810:	0800fac7 	.word	0x0800fac7
 800f814:	0800f8e1 	.word	0x0800f8e1
 800f818:	0800f8f1 	.word	0x0800f8f1
 800f81c:	0800f901 	.word	0x0800f901
 800f820:	0800f925 	.word	0x0800f925
 800f824:	0800f93b 	.word	0x0800f93b
 800f828:	0800f951 	.word	0x0800f951
 800f82c:	0800f967 	.word	0x0800f967
 800f830:	0800f9a1 	.word	0x0800f9a1
 800f834:	0800f97d 	.word	0x0800f97d
 800f838:	0800f9c5 	.word	0x0800f9c5
 800f83c:	0800f9d5 	.word	0x0800f9d5
 800f840:	0800f9e5 	.word	0x0800f9e5
 800f844:	0800f9f5 	.word	0x0800f9f5
 800f848:	0800fa05 	.word	0x0800fa05
 800f84c:	0800fa15 	.word	0x0800fa15
 800f850:	0800fa25 	.word	0x0800fa25
 800f854:	0800fa35 	.word	0x0800fa35
 800f858:	0800fa55 	.word	0x0800fa55
 800f85c:	0800fa45 	.word	0x0800fa45
 800f860:	0800fa65 	.word	0x0800fa65
 800f864:	0800fa75 	.word	0x0800fa75
 800f868:	0800fa85 	.word	0x0800fa85
 800f86c:	0800faa1 	.word	0x0800faa1
 800f870:	0800fa95 	.word	0x0800fa95
 800f874:	0800fac7 	.word	0x0800fac7
 800f878:	0800faaf 	.word	0x0800faaf
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = MacCtx.NvmCtx->DeviceClass;
 800f87c:	4b97      	ldr	r3, [pc, #604]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f87e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f882:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	711a      	strb	r2, [r3, #4]
            break;
 800f88a:	e122      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 800f88c:	4b93      	ldr	r3, [pc, #588]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f88e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f892:	f893 2164 	ldrb.w	r2, [r3, #356]	; 0x164
 800f896:	687b      	ldr	r3, [r7, #4]
 800f898:	711a      	strb	r2, [r3, #4]
            break;
 800f89a:	e11a      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 800f89c:	f7fa ffdc 	bl	800a858 <SecureElementGetDevEui>
 800f8a0:	4602      	mov	r2, r0
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	605a      	str	r2, [r3, #4]
            break;
 800f8a6:	e114      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 800f8a8:	f7fa fffa 	bl	800a8a0 <SecureElementGetJoinEui>
 800f8ac:	4602      	mov	r2, r0
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	605a      	str	r2, [r3, #4]
            break;
 800f8b2:	e10e      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = MacCtx.NvmCtx->AdrCtrlOn;
 800f8b4:	4b89      	ldr	r3, [pc, #548]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f8b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8ba:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 800f8be:	687b      	ldr	r3, [r7, #4]
 800f8c0:	711a      	strb	r2, [r3, #4]
            break;
 800f8c2:	e106      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = MacCtx.NvmCtx->NetID;
 800f8c4:	4b85      	ldr	r3, [pc, #532]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f8c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8ca:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	605a      	str	r2, [r3, #4]
            break;
 800f8d0:	e0ff      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = MacCtx.NvmCtx->DevAddr;
 800f8d2:	4b82      	ldr	r3, [pc, #520]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f8d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800f8da:	687b      	ldr	r3, [r7, #4]
 800f8dc:	605a      	str	r2, [r3, #4]
            break;
 800f8de:	e0f8      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = MacCtx.NvmCtx->PublicNetwork;
 800f8e0:	4b7e      	ldr	r3, [pc, #504]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f8e2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8e6:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	711a      	strb	r2, [r3, #4]
            break;
 800f8ee:	e0f0      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800f8f0:	4b7a      	ldr	r3, [pc, #488]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f8f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8f6:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800f8fa:	687b      	ldr	r3, [r7, #4]
 800f8fc:	711a      	strb	r2, [r3, #4]
            break;
 800f8fe:	e0e8      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 800f900:	231d      	movs	r3, #29
 800f902:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f904:	4b75      	ldr	r3, [pc, #468]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f906:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f90a:	781b      	ldrb	r3, [r3, #0]
 800f90c:	f107 0210 	add.w	r2, r7, #16
 800f910:	4611      	mov	r1, r2
 800f912:	4618      	mov	r0, r3
 800f914:	f002 ffad 	bl	8012872 <RegionGetPhyParam>
 800f918:	4603      	mov	r3, r0
 800f91a:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 800f91c:	68fa      	ldr	r2, [r7, #12]
 800f91e:	687b      	ldr	r3, [r7, #4]
 800f920:	605a      	str	r2, [r3, #4]
            break;
 800f922:	e0d6      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 800f924:	4b6d      	ldr	r3, [pc, #436]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f926:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	3304      	adds	r3, #4
 800f92e:	32a8      	adds	r2, #168	; 0xa8
 800f930:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f934:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800f938:	e0cb      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 800f93a:	4b68      	ldr	r3, [pc, #416]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f93c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f940:	687b      	ldr	r3, [r7, #4]
 800f942:	3304      	adds	r3, #4
 800f944:	3228      	adds	r2, #40	; 0x28
 800f946:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f94a:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800f94e:	e0c0      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParams.RxCChannel;
 800f950:	4b62      	ldr	r3, [pc, #392]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f952:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f956:	687b      	ldr	r3, [r7, #4]
 800f958:	3304      	adds	r3, #4
 800f95a:	32b0      	adds	r2, #176	; 0xb0
 800f95c:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f960:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800f964:	e0b5      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 800f966:	4b5d      	ldr	r3, [pc, #372]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f968:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	3304      	adds	r3, #4
 800f970:	3230      	adds	r2, #48	; 0x30
 800f972:	e892 0003 	ldmia.w	r2, {r0, r1}
 800f976:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800f97a:	e0aa      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 800f97c:	231b      	movs	r3, #27
 800f97e:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f980:	4b56      	ldr	r3, [pc, #344]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f982:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f986:	781b      	ldrb	r3, [r3, #0]
 800f988:	f107 0210 	add.w	r2, r7, #16
 800f98c:	4611      	mov	r1, r2
 800f98e:	4618      	mov	r0, r3
 800f990:	f002 ff6f 	bl	8012872 <RegionGetPhyParam>
 800f994:	4603      	mov	r3, r0
 800f996:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 800f998:	68fa      	ldr	r2, [r7, #12]
 800f99a:	687b      	ldr	r3, [r7, #4]
 800f99c:	605a      	str	r2, [r3, #4]
            break;
 800f99e:	e098      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 800f9a0:	231a      	movs	r3, #26
 800f9a2:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f9a4:	4b4d      	ldr	r3, [pc, #308]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f9a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f9aa:	781b      	ldrb	r3, [r3, #0]
 800f9ac:	f107 0210 	add.w	r2, r7, #16
 800f9b0:	4611      	mov	r1, r2
 800f9b2:	4618      	mov	r0, r3
 800f9b4:	f002 ff5d 	bl	8012872 <RegionGetPhyParam>
 800f9b8:	4603      	mov	r3, r0
 800f9ba:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 800f9bc:	68fa      	ldr	r2, [r7, #12]
 800f9be:	687b      	ldr	r3, [r7, #4]
 800f9c0:	605a      	str	r2, [r3, #4]
            break;
 800f9c2:	e086      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 800f9c4:	4b45      	ldr	r3, [pc, #276]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f9c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f9ca:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	711a      	strb	r2, [r3, #4]
            break;
 800f9d2:	e07e      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = MacCtx.NvmCtx->MacParams.MaxRxWindow;
 800f9d4:	4b41      	ldr	r3, [pc, #260]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f9d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f9da:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	605a      	str	r2, [r3, #4]
            break;
 800f9e2:	e076      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = MacCtx.NvmCtx->MacParams.ReceiveDelay1;
 800f9e4:	4b3d      	ldr	r3, [pc, #244]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f9e6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f9ea:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800f9ee:	687b      	ldr	r3, [r7, #4]
 800f9f0:	605a      	str	r2, [r3, #4]
            break;
 800f9f2:	e06e      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay2;
 800f9f4:	4b39      	ldr	r3, [pc, #228]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800f9f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f9fa:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800f9fe:	687b      	ldr	r3, [r7, #4]
 800fa00:	605a      	str	r2, [r3, #4]
            break;
 800fa02:	e066      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1;
 800fa04:	4b35      	ldr	r3, [pc, #212]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800fa06:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa0a:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	605a      	str	r2, [r3, #4]
            break;
 800fa12:	e05e      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2;
 800fa14:	4b31      	ldr	r3, [pc, #196]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800fa16:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa1a:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 800fa1e:	687b      	ldr	r3, [r7, #4]
 800fa20:	605a      	str	r2, [r3, #4]
            break;
 800fa22:	e056      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800fa24:	4b2d      	ldr	r3, [pc, #180]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800fa26:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa2a:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800fa2e:	687b      	ldr	r3, [r7, #4]
 800fa30:	711a      	strb	r2, [r3, #4]
            break;
 800fa32:	e04e      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800fa34:	4b29      	ldr	r3, [pc, #164]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800fa36:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa3a:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 800fa3e:	687b      	ldr	r3, [r7, #4]
 800fa40:	711a      	strb	r2, [r3, #4]
            break;
 800fa42:	e046      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800fa44:	4b25      	ldr	r3, [pc, #148]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800fa46:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa4a:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800fa4e:	687b      	ldr	r3, [r7, #4]
 800fa50:	711a      	strb	r2, [r3, #4]
            break;
 800fa52:	e03e      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800fa54:	4b21      	ldr	r3, [pc, #132]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800fa56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa5a:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 800fa5e:	687b      	ldr	r3, [r7, #4]
 800fa60:	711a      	strb	r2, [r3, #4]
            break;
 800fa62:	e036      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 800fa64:	4b1d      	ldr	r3, [pc, #116]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800fa66:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa6a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	605a      	str	r2, [r3, #4]
            break;
 800fa72:	e02e      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = MacCtx.NvmCtx->MacParams.MinRxSymbols;
 800fa74:	4b19      	ldr	r3, [pc, #100]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800fa76:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa7a:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	711a      	strb	r2, [r3, #4]
            break;
 800fa82:	e026      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800fa84:	4b15      	ldr	r3, [pc, #84]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800fa86:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa8a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	605a      	str	r2, [r3, #4]
            break;
 800fa92:	e01e      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetCtxs( );
 800fa94:	f7fe ffa2 	bl	800e9dc <GetCtxs>
 800fa98:	4602      	mov	r2, r0
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	605a      	str	r2, [r3, #4]
            break;
 800fa9e:	e018      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 800faa0:	4b0e      	ldr	r3, [pc, #56]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800faa2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800faa6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	605a      	str	r2, [r3, #4]
            break;
 800faac:	e011      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = MacCtx.NvmCtx->Version;
 800faae:	4b0b      	ldr	r3, [pc, #44]	; (800fadc <LoRaMacMibGetRequestConfirm+0x32c>)
 800fab0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fab4:	687b      	ldr	r3, [r7, #4]
 800fab6:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 800faba:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 800fabc:	687c      	ldr	r4, [r7, #4]
 800fabe:	f003 f91d 	bl	8012cfc <RegionGetVersion>
 800fac2:	60a0      	str	r0, [r4, #8]
            break;
 800fac4:	e005      	b.n	800fad2 <LoRaMacMibGetRequestConfirm+0x322>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 800fac6:	6878      	ldr	r0, [r7, #4]
 800fac8:	f000 ff69 	bl	801099e <LoRaMacClassBMibGetRequestConfirm>
 800facc:	4603      	mov	r3, r0
 800face:	75fb      	strb	r3, [r7, #23]
            break;
 800fad0:	bf00      	nop
        }
    }
    return status;
 800fad2:	7dfb      	ldrb	r3, [r7, #23]
}
 800fad4:	4618      	mov	r0, r3
 800fad6:	371c      	adds	r7, #28
 800fad8:	46bd      	mov	sp, r7
 800fada:	bd90      	pop	{r4, r7, pc}
 800fadc:	200004cc 	.word	0x200004cc

0800fae0 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 800fae0:	b580      	push	{r7, lr}
 800fae2:	b086      	sub	sp, #24
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800fae8:	2300      	movs	r3, #0
 800faea:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 800faec:	687b      	ldr	r3, [r7, #4]
 800faee:	2b00      	cmp	r3, #0
 800faf0:	d101      	bne.n	800faf6 <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800faf2:	2303      	movs	r3, #3
 800faf4:	e379      	b.n	80101ea <LoRaMacMibSetRequestConfirm+0x70a>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 800faf6:	4bbb      	ldr	r3, [pc, #748]	; (800fde4 <LoRaMacMibSetRequestConfirm+0x304>)
 800faf8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800fafc:	f003 0302 	and.w	r3, r3, #2
 800fb00:	2b00      	cmp	r3, #0
 800fb02:	d001      	beq.n	800fb08 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 800fb04:	2301      	movs	r3, #1
 800fb06:	e370      	b.n	80101ea <LoRaMacMibSetRequestConfirm+0x70a>
    }

    switch( mibSet->Type )
 800fb08:	687b      	ldr	r3, [r7, #4]
 800fb0a:	781b      	ldrb	r3, [r3, #0]
 800fb0c:	2b27      	cmp	r3, #39	; 0x27
 800fb0e:	f200 8346 	bhi.w	801019e <LoRaMacMibSetRequestConfirm+0x6be>
 800fb12:	a201      	add	r2, pc, #4	; (adr r2, 800fb18 <LoRaMacMibSetRequestConfirm+0x38>)
 800fb14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb18:	0800fbb9 	.word	0x0800fbb9
 800fb1c:	0800fbc9 	.word	0x0800fbc9
 800fb20:	0800fbe7 	.word	0x0800fbe7
 800fb24:	0800fbff 	.word	0x0800fbff
 800fb28:	0800fc17 	.word	0x0800fc17
 800fb2c:	0800fc27 	.word	0x0800fc27
 800fb30:	0800fc35 	.word	0x0800fc35
 800fb34:	0800fc43 	.word	0x0800fc43
 800fb38:	0800fc69 	.word	0x0800fc69
 800fb3c:	0800fc8f 	.word	0x0800fc8f
 800fb40:	0800fcb5 	.word	0x0800fcb5
 800fb44:	0800fcdb 	.word	0x0800fcdb
 800fb48:	0800fd01 	.word	0x0800fd01
 800fb4c:	0800fd27 	.word	0x0800fd27
 800fb50:	0800fd4d 	.word	0x0800fd4d
 800fb54:	0800fd73 	.word	0x0800fd73
 800fb58:	0800fd9b 	.word	0x0800fd9b
 800fb5c:	0801019f 	.word	0x0801019f
 800fb60:	0800fdab 	.word	0x0800fdab
 800fb64:	0800fe2f 	.word	0x0800fe2f
 800fb68:	0800fe79 	.word	0x0800fe79
 800fb6c:	0800feed 	.word	0x0800feed
 800fb70:	0800ff69 	.word	0x0800ff69
 800fb74:	0800ff37 	.word	0x0800ff37
 800fb78:	0800ff9b 	.word	0x0800ff9b
 800fb7c:	0800ffc1 	.word	0x0800ffc1
 800fb80:	0800ffd1 	.word	0x0800ffd1
 800fb84:	0800ffe1 	.word	0x0800ffe1
 800fb88:	0800fff1 	.word	0x0800fff1
 800fb8c:	08010001 	.word	0x08010001
 800fb90:	08010011 	.word	0x08010011
 800fb94:	08010047 	.word	0x08010047
 800fb98:	080100c1 	.word	0x080100c1
 800fb9c:	0801008b 	.word	0x0801008b
 800fba0:	08010101 	.word	0x08010101
 800fba4:	0801011b 	.word	0x0801011b
 800fba8:	08010135 	.word	0x08010135
 800fbac:	08010145 	.word	0x08010145
 800fbb0:	08010153 	.word	0x08010153
 800fbb4:	08010171 	.word	0x08010171
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 800fbb8:	687b      	ldr	r3, [r7, #4]
 800fbba:	791b      	ldrb	r3, [r3, #4]
 800fbbc:	4618      	mov	r0, r3
 800fbbe:	f7fd f98f 	bl	800cee0 <SwitchClass>
 800fbc2:	4603      	mov	r3, r0
 800fbc4:	75fb      	strb	r3, [r7, #23]
            break;
 800fbc6:	e30b      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	791b      	ldrb	r3, [r3, #4]
 800fbcc:	2b02      	cmp	r3, #2
 800fbce:	d007      	beq.n	800fbe0 <LoRaMacMibSetRequestConfirm+0x100>
            {
                MacCtx.NvmCtx->NetworkActivation = mibSet->Param.NetworkActivation;
 800fbd0:	4b84      	ldr	r3, [pc, #528]	; (800fde4 <LoRaMacMibSetRequestConfirm+0x304>)
 800fbd2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fbd6:	687a      	ldr	r2, [r7, #4]
 800fbd8:	7912      	ldrb	r2, [r2, #4]
 800fbda:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fbde:	e2ff      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fbe0:	2303      	movs	r3, #3
 800fbe2:	75fb      	strb	r3, [r7, #23]
            break;
 800fbe4:	e2fc      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	685b      	ldr	r3, [r3, #4]
 800fbea:	4618      	mov	r0, r3
 800fbec:	f7fa fe1a 	bl	800a824 <SecureElementSetDevEui>
 800fbf0:	4603      	mov	r3, r0
 800fbf2:	2b00      	cmp	r3, #0
 800fbf4:	f000 82d9 	beq.w	80101aa <LoRaMacMibSetRequestConfirm+0x6ca>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fbf8:	2303      	movs	r3, #3
 800fbfa:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fbfc:	e2d5      	b.n	80101aa <LoRaMacMibSetRequestConfirm+0x6ca>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	685b      	ldr	r3, [r3, #4]
 800fc02:	4618      	mov	r0, r3
 800fc04:	f7fa fe32 	bl	800a86c <SecureElementSetJoinEui>
 800fc08:	4603      	mov	r3, r0
 800fc0a:	2b00      	cmp	r3, #0
 800fc0c:	f000 82cf 	beq.w	80101ae <LoRaMacMibSetRequestConfirm+0x6ce>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fc10:	2303      	movs	r3, #3
 800fc12:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fc14:	e2cb      	b.n	80101ae <LoRaMacMibSetRequestConfirm+0x6ce>
        }
        case MIB_ADR:
        {
            MacCtx.NvmCtx->AdrCtrlOn = mibSet->Param.AdrEnable;
 800fc16:	4b73      	ldr	r3, [pc, #460]	; (800fde4 <LoRaMacMibSetRequestConfirm+0x304>)
 800fc18:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc1c:	687a      	ldr	r2, [r7, #4]
 800fc1e:	7912      	ldrb	r2, [r2, #4]
 800fc20:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
            break;
 800fc24:	e2dc      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NET_ID:
        {
            MacCtx.NvmCtx->NetID = mibSet->Param.NetID;
 800fc26:	4b6f      	ldr	r3, [pc, #444]	; (800fde4 <LoRaMacMibSetRequestConfirm+0x304>)
 800fc28:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc2c:	687a      	ldr	r2, [r7, #4]
 800fc2e:	6852      	ldr	r2, [r2, #4]
 800fc30:	649a      	str	r2, [r3, #72]	; 0x48
            break;
 800fc32:	e2d5      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_ADDR:
        {
            MacCtx.NvmCtx->DevAddr = mibSet->Param.DevAddr;
 800fc34:	4b6b      	ldr	r3, [pc, #428]	; (800fde4 <LoRaMacMibSetRequestConfirm+0x304>)
 800fc36:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc3a:	687a      	ldr	r2, [r7, #4]
 800fc3c:	6852      	ldr	r2, [r2, #4]
 800fc3e:	64da      	str	r2, [r3, #76]	; 0x4c
            break;
 800fc40:	e2ce      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 800fc42:	687b      	ldr	r3, [r7, #4]
 800fc44:	685b      	ldr	r3, [r3, #4]
 800fc46:	2b00      	cmp	r3, #0
 800fc48:	d00b      	beq.n	800fc62 <LoRaMacMibSetRequestConfirm+0x182>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 800fc4a:	687b      	ldr	r3, [r7, #4]
 800fc4c:	685b      	ldr	r3, [r3, #4]
 800fc4e:	4619      	mov	r1, r3
 800fc50:	2000      	movs	r0, #0
 800fc52:	f002 f833 	bl	8011cbc <LoRaMacCryptoSetKey>
 800fc56:	4603      	mov	r3, r0
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	f000 82aa 	beq.w	80101b2 <LoRaMacMibSetRequestConfirm+0x6d2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fc5e:	2311      	movs	r3, #17
 800fc60:	e2c3      	b.n	80101ea <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fc62:	2303      	movs	r3, #3
 800fc64:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fc66:	e2a4      	b.n	80101b2 <LoRaMacMibSetRequestConfirm+0x6d2>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 800fc68:	687b      	ldr	r3, [r7, #4]
 800fc6a:	685b      	ldr	r3, [r3, #4]
 800fc6c:	2b00      	cmp	r3, #0
 800fc6e:	d00b      	beq.n	800fc88 <LoRaMacMibSetRequestConfirm+0x1a8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	685b      	ldr	r3, [r3, #4]
 800fc74:	4619      	mov	r1, r3
 800fc76:	2001      	movs	r0, #1
 800fc78:	f002 f820 	bl	8011cbc <LoRaMacCryptoSetKey>
 800fc7c:	4603      	mov	r3, r0
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	f000 8299 	beq.w	80101b6 <LoRaMacMibSetRequestConfirm+0x6d6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fc84:	2311      	movs	r3, #17
 800fc86:	e2b0      	b.n	80101ea <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fc88:	2303      	movs	r3, #3
 800fc8a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fc8c:	e293      	b.n	80101b6 <LoRaMacMibSetRequestConfirm+0x6d6>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	685b      	ldr	r3, [r3, #4]
 800fc92:	2b00      	cmp	r3, #0
 800fc94:	d00b      	beq.n	800fcae <LoRaMacMibSetRequestConfirm+0x1ce>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 800fc96:	687b      	ldr	r3, [r7, #4]
 800fc98:	685b      	ldr	r3, [r3, #4]
 800fc9a:	4619      	mov	r1, r3
 800fc9c:	2002      	movs	r0, #2
 800fc9e:	f002 f80d 	bl	8011cbc <LoRaMacCryptoSetKey>
 800fca2:	4603      	mov	r3, r0
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	f000 8288 	beq.w	80101ba <LoRaMacMibSetRequestConfirm+0x6da>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fcaa:	2311      	movs	r3, #17
 800fcac:	e29d      	b.n	80101ea <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fcae:	2303      	movs	r3, #3
 800fcb0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fcb2:	e282      	b.n	80101ba <LoRaMacMibSetRequestConfirm+0x6da>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 800fcb4:	687b      	ldr	r3, [r7, #4]
 800fcb6:	685b      	ldr	r3, [r3, #4]
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d00b      	beq.n	800fcd4 <LoRaMacMibSetRequestConfirm+0x1f4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	685b      	ldr	r3, [r3, #4]
 800fcc0:	4619      	mov	r1, r3
 800fcc2:	2003      	movs	r0, #3
 800fcc4:	f001 fffa 	bl	8011cbc <LoRaMacCryptoSetKey>
 800fcc8:	4603      	mov	r3, r0
 800fcca:	2b00      	cmp	r3, #0
 800fccc:	f000 8277 	beq.w	80101be <LoRaMacMibSetRequestConfirm+0x6de>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fcd0:	2311      	movs	r3, #17
 800fcd2:	e28a      	b.n	80101ea <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fcd4:	2303      	movs	r3, #3
 800fcd6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fcd8:	e271      	b.n	80101be <LoRaMacMibSetRequestConfirm+0x6de>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 800fcda:	687b      	ldr	r3, [r7, #4]
 800fcdc:	685b      	ldr	r3, [r3, #4]
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d00b      	beq.n	800fcfa <LoRaMacMibSetRequestConfirm+0x21a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	685b      	ldr	r3, [r3, #4]
 800fce6:	4619      	mov	r1, r3
 800fce8:	207f      	movs	r0, #127	; 0x7f
 800fcea:	f001 ffe7 	bl	8011cbc <LoRaMacCryptoSetKey>
 800fcee:	4603      	mov	r3, r0
 800fcf0:	2b00      	cmp	r3, #0
 800fcf2:	f000 8266 	beq.w	80101c2 <LoRaMacMibSetRequestConfirm+0x6e2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fcf6:	2311      	movs	r3, #17
 800fcf8:	e277      	b.n	80101ea <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fcfa:	2303      	movs	r3, #3
 800fcfc:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fcfe:	e260      	b.n	80101c2 <LoRaMacMibSetRequestConfirm+0x6e2>
        }
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 800fd00:	687b      	ldr	r3, [r7, #4]
 800fd02:	685b      	ldr	r3, [r3, #4]
 800fd04:	2b00      	cmp	r3, #0
 800fd06:	d00b      	beq.n	800fd20 <LoRaMacMibSetRequestConfirm+0x240>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 800fd08:	687b      	ldr	r3, [r7, #4]
 800fd0a:	685b      	ldr	r3, [r3, #4]
 800fd0c:	4619      	mov	r1, r3
 800fd0e:	2080      	movs	r0, #128	; 0x80
 800fd10:	f001 ffd4 	bl	8011cbc <LoRaMacCryptoSetKey>
 800fd14:	4603      	mov	r3, r0
 800fd16:	2b00      	cmp	r3, #0
 800fd18:	f000 8255 	beq.w	80101c6 <LoRaMacMibSetRequestConfirm+0x6e6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fd1c:	2311      	movs	r3, #17
 800fd1e:	e264      	b.n	80101ea <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fd20:	2303      	movs	r3, #3
 800fd22:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fd24:	e24f      	b.n	80101c6 <LoRaMacMibSetRequestConfirm+0x6e6>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 800fd26:	687b      	ldr	r3, [r7, #4]
 800fd28:	685b      	ldr	r3, [r3, #4]
 800fd2a:	2b00      	cmp	r3, #0
 800fd2c:	d00b      	beq.n	800fd46 <LoRaMacMibSetRequestConfirm+0x266>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	685b      	ldr	r3, [r3, #4]
 800fd32:	4619      	mov	r1, r3
 800fd34:	2081      	movs	r0, #129	; 0x81
 800fd36:	f001 ffc1 	bl	8011cbc <LoRaMacCryptoSetKey>
 800fd3a:	4603      	mov	r3, r0
 800fd3c:	2b00      	cmp	r3, #0
 800fd3e:	f000 8244 	beq.w	80101ca <LoRaMacMibSetRequestConfirm+0x6ea>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fd42:	2311      	movs	r3, #17
 800fd44:	e251      	b.n	80101ea <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fd46:	2303      	movs	r3, #3
 800fd48:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fd4a:	e23e      	b.n	80101ca <LoRaMacMibSetRequestConfirm+0x6ea>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	685b      	ldr	r3, [r3, #4]
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	d00b      	beq.n	800fd6c <LoRaMacMibSetRequestConfirm+0x28c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	685b      	ldr	r3, [r3, #4]
 800fd58:	4619      	mov	r1, r3
 800fd5a:	2082      	movs	r0, #130	; 0x82
 800fd5c:	f001 ffae 	bl	8011cbc <LoRaMacCryptoSetKey>
 800fd60:	4603      	mov	r3, r0
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	f000 8233 	beq.w	80101ce <LoRaMacMibSetRequestConfirm+0x6ee>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 800fd68:	2311      	movs	r3, #17
 800fd6a:	e23e      	b.n	80101ea <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fd6c:	2303      	movs	r3, #3
 800fd6e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800fd70:	e22d      	b.n	80101ce <LoRaMacMibSetRequestConfirm+0x6ee>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        case MIB_PUBLIC_NETWORK:
        {
            MacCtx.NvmCtx->PublicNetwork = mibSet->Param.EnablePublicNetwork;
 800fd72:	4b1c      	ldr	r3, [pc, #112]	; (800fde4 <LoRaMacMibSetRequestConfirm+0x304>)
 800fd74:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd78:	687a      	ldr	r2, [r7, #4]
 800fd7a:	7912      	ldrb	r2, [r2, #4]
 800fd7c:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
            Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 800fd80:	4b19      	ldr	r3, [pc, #100]	; (800fde8 <LoRaMacMibSetRequestConfirm+0x308>)
 800fd82:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800fd84:	4a17      	ldr	r2, [pc, #92]	; (800fde4 <LoRaMacMibSetRequestConfirm+0x304>)
 800fd86:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 800fd8a:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 800fd8e:	4610      	mov	r0, r2
 800fd90:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 800fd92:	4b15      	ldr	r3, [pc, #84]	; (800fde8 <LoRaMacMibSetRequestConfirm+0x308>)
 800fd94:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fd96:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 800fd98:	e222      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_REPEATER_SUPPORT:
        {
            MacCtx.NvmCtx->RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 800fd9a:	4b12      	ldr	r3, [pc, #72]	; (800fde4 <LoRaMacMibSetRequestConfirm+0x304>)
 800fd9c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fda0:	687a      	ldr	r2, [r7, #4]
 800fda2:	7912      	ldrb	r2, [r2, #4]
 800fda4:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
            break;
 800fda8:	e21a      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	7a1b      	ldrb	r3, [r3, #8]
 800fdae:	b25b      	sxtb	r3, r3
 800fdb0:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800fdb2:	4b0c      	ldr	r3, [pc, #48]	; (800fde4 <LoRaMacMibSetRequestConfirm+0x304>)
 800fdb4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdb8:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800fdbc:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) != true )
 800fdbe:	4b09      	ldr	r3, [pc, #36]	; (800fde4 <LoRaMacMibSetRequestConfirm+0x304>)
 800fdc0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdc4:	781b      	ldrb	r3, [r3, #0]
 800fdc6:	f107 0108 	add.w	r1, r7, #8
 800fdca:	2207      	movs	r2, #7
 800fdcc:	4618      	mov	r0, r3
 800fdce:	f002 fdbc 	bl	801294a <RegionVerify>
 800fdd2:	4603      	mov	r3, r0
 800fdd4:	f083 0301 	eor.w	r3, r3, #1
 800fdd8:	b2db      	uxtb	r3, r3
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d006      	beq.n	800fdec <LoRaMacMibSetRequestConfirm+0x30c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fdde:	2303      	movs	r3, #3
 800fde0:	75fb      	strb	r3, [r7, #23]
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 800fde2:	e1fd      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
 800fde4:	200004cc 	.word	0x200004cc
 800fde8:	0801b480 	.word	0x0801b480
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 800fdec:	687b      	ldr	r3, [r7, #4]
 800fdee:	685b      	ldr	r3, [r3, #4]
 800fdf0:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_FREQUENCY ) != true )
 800fdf2:	4bc1      	ldr	r3, [pc, #772]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800fdf4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdf8:	781b      	ldrb	r3, [r3, #0]
 800fdfa:	f107 0108 	add.w	r1, r7, #8
 800fdfe:	2200      	movs	r2, #0
 800fe00:	4618      	mov	r0, r3
 800fe02:	f002 fda2 	bl	801294a <RegionVerify>
 800fe06:	4603      	mov	r3, r0
 800fe08:	f083 0301 	eor.w	r3, r3, #1
 800fe0c:	b2db      	uxtb	r3, r3
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d002      	beq.n	800fe18 <LoRaMacMibSetRequestConfirm+0x338>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fe12:	2303      	movs	r3, #3
 800fe14:	75fb      	strb	r3, [r7, #23]
            break;
 800fe16:	e1e3      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 800fe18:	4bb7      	ldr	r3, [pc, #732]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800fe1a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe1e:	687a      	ldr	r2, [r7, #4]
 800fe20:	33a8      	adds	r3, #168	; 0xa8
 800fe22:	3204      	adds	r2, #4
 800fe24:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fe28:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 800fe2c:	e1d8      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	7a1b      	ldrb	r3, [r3, #8]
 800fe32:	b25b      	sxtb	r3, r3
 800fe34:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800fe36:	4bb0      	ldr	r3, [pc, #704]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800fe38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe3c:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800fe40:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 800fe42:	4bad      	ldr	r3, [pc, #692]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800fe44:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe48:	781b      	ldrb	r3, [r3, #0]
 800fe4a:	f107 0108 	add.w	r1, r7, #8
 800fe4e:	2207      	movs	r2, #7
 800fe50:	4618      	mov	r0, r3
 800fe52:	f002 fd7a 	bl	801294a <RegionVerify>
 800fe56:	4603      	mov	r3, r0
 800fe58:	2b00      	cmp	r3, #0
 800fe5a:	d00a      	beq.n	800fe72 <LoRaMacMibSetRequestConfirm+0x392>
            {
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 800fe5c:	4ba6      	ldr	r3, [pc, #664]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800fe5e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe62:	687a      	ldr	r2, [r7, #4]
 800fe64:	3328      	adds	r3, #40	; 0x28
 800fe66:	3204      	adds	r2, #4
 800fe68:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fe6c:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fe70:	e1b6      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fe72:	2303      	movs	r3, #3
 800fe74:	75fb      	strb	r3, [r7, #23]
            break;
 800fe76:	e1b3      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	7a1b      	ldrb	r3, [r3, #8]
 800fe7c:	b25b      	sxtb	r3, r3
 800fe7e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800fe80:	4b9d      	ldr	r3, [pc, #628]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800fe82:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe86:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800fe8a:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 800fe8c:	4b9a      	ldr	r3, [pc, #616]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800fe8e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe92:	781b      	ldrb	r3, [r3, #0]
 800fe94:	f107 0108 	add.w	r1, r7, #8
 800fe98:	2207      	movs	r2, #7
 800fe9a:	4618      	mov	r0, r3
 800fe9c:	f002 fd55 	bl	801294a <RegionVerify>
 800fea0:	4603      	mov	r3, r0
 800fea2:	2b00      	cmp	r3, #0
 800fea4:	d01f      	beq.n	800fee6 <LoRaMacMibSetRequestConfirm+0x406>
            {
                MacCtx.NvmCtx->MacParams.RxCChannel = mibSet->Param.RxCChannel;
 800fea6:	4b94      	ldr	r3, [pc, #592]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800fea8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800feac:	687a      	ldr	r2, [r7, #4]
 800feae:	33b0      	adds	r3, #176	; 0xb0
 800feb0:	3204      	adds	r2, #4
 800feb2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800feb6:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) && ( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE ) )
 800feba:	4b8f      	ldr	r3, [pc, #572]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800febc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fec0:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800fec4:	2b02      	cmp	r3, #2
 800fec6:	f040 8184 	bne.w	80101d2 <LoRaMacMibSetRequestConfirm+0x6f2>
 800feca:	4b8b      	ldr	r3, [pc, #556]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800fecc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fed0:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	f000 817c 	beq.w	80101d2 <LoRaMacMibSetRequestConfirm+0x6f2>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 800feda:	4b88      	ldr	r3, [pc, #544]	; (80100fc <LoRaMacMibSetRequestConfirm+0x61c>)
 800fedc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800fede:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 800fee0:	f7fe fafe 	bl	800e4e0 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800fee4:	e175      	b.n	80101d2 <LoRaMacMibSetRequestConfirm+0x6f2>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fee6:	2303      	movs	r3, #3
 800fee8:	75fb      	strb	r3, [r7, #23]
            break;
 800feea:	e172      	b.n	80101d2 <LoRaMacMibSetRequestConfirm+0x6f2>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 800feec:	687b      	ldr	r3, [r7, #4]
 800feee:	7a1b      	ldrb	r3, [r3, #8]
 800fef0:	b25b      	sxtb	r3, r3
 800fef2:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800fef4:	4b80      	ldr	r3, [pc, #512]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800fef6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fefa:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800fefe:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 800ff00:	4b7d      	ldr	r3, [pc, #500]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800ff02:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff06:	781b      	ldrb	r3, [r3, #0]
 800ff08:	f107 0108 	add.w	r1, r7, #8
 800ff0c:	2207      	movs	r2, #7
 800ff0e:	4618      	mov	r0, r3
 800ff10:	f002 fd1b 	bl	801294a <RegionVerify>
 800ff14:	4603      	mov	r3, r0
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d00a      	beq.n	800ff30 <LoRaMacMibSetRequestConfirm+0x450>
            {
                MacCtx.NvmCtx->MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 800ff1a:	4b77      	ldr	r3, [pc, #476]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800ff1c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff20:	687a      	ldr	r2, [r7, #4]
 800ff22:	3330      	adds	r3, #48	; 0x30
 800ff24:	3204      	adds	r2, #4
 800ff26:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ff2a:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800ff2e:	e157      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ff30:	2303      	movs	r3, #3
 800ff32:	75fb      	strb	r3, [r7, #23]
            break;
 800ff34:	e154      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 800ff36:	687b      	ldr	r3, [r7, #4]
 800ff38:	685b      	ldr	r3, [r3, #4]
 800ff3a:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 800ff3c:	2301      	movs	r3, #1
 800ff3e:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 800ff40:	4b6d      	ldr	r3, [pc, #436]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800ff42:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff46:	781b      	ldrb	r3, [r3, #0]
 800ff48:	f107 020c 	add.w	r2, r7, #12
 800ff4c:	4611      	mov	r1, r2
 800ff4e:	4618      	mov	r0, r3
 800ff50:	f002 fd34 	bl	80129bc <RegionChanMaskSet>
 800ff54:	4603      	mov	r3, r0
 800ff56:	f083 0301 	eor.w	r3, r3, #1
 800ff5a:	b2db      	uxtb	r3, r3
 800ff5c:	2b00      	cmp	r3, #0
 800ff5e:	f000 813a 	beq.w	80101d6 <LoRaMacMibSetRequestConfirm+0x6f6>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ff62:	2303      	movs	r3, #3
 800ff64:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800ff66:	e136      	b.n	80101d6 <LoRaMacMibSetRequestConfirm+0x6f6>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	685b      	ldr	r3, [r3, #4]
 800ff6c:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 800ff6e:	2300      	movs	r3, #0
 800ff70:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 800ff72:	4b61      	ldr	r3, [pc, #388]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800ff74:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff78:	781b      	ldrb	r3, [r3, #0]
 800ff7a:	f107 020c 	add.w	r2, r7, #12
 800ff7e:	4611      	mov	r1, r2
 800ff80:	4618      	mov	r0, r3
 800ff82:	f002 fd1b 	bl	80129bc <RegionChanMaskSet>
 800ff86:	4603      	mov	r3, r0
 800ff88:	f083 0301 	eor.w	r3, r3, #1
 800ff8c:	b2db      	uxtb	r3, r3
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	f000 8123 	beq.w	80101da <LoRaMacMibSetRequestConfirm+0x6fa>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ff94:	2303      	movs	r3, #3
 800ff96:	75fb      	strb	r3, [r7, #23]
            }
            break;
 800ff98:	e11f      	b.n	80101da <LoRaMacMibSetRequestConfirm+0x6fa>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 800ff9a:	687b      	ldr	r3, [r7, #4]
 800ff9c:	791b      	ldrb	r3, [r3, #4]
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d00b      	beq.n	800ffba <LoRaMacMibSetRequestConfirm+0x4da>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 800ffa2:	687b      	ldr	r3, [r7, #4]
 800ffa4:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 800ffa6:	2b0f      	cmp	r3, #15
 800ffa8:	d807      	bhi.n	800ffba <LoRaMacMibSetRequestConfirm+0x4da>
            {
                MacCtx.NvmCtx->MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 800ffaa:	4b53      	ldr	r3, [pc, #332]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800ffac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffb0:	687a      	ldr	r2, [r7, #4]
 800ffb2:	7912      	ldrb	r2, [r2, #4]
 800ffb4:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 800ffb8:	e112      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ffba:	2303      	movs	r3, #3
 800ffbc:	75fb      	strb	r3, [r7, #23]
            break;
 800ffbe:	e10f      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            MacCtx.NvmCtx->MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 800ffc0:	4b4d      	ldr	r3, [pc, #308]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800ffc2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffc6:	687a      	ldr	r2, [r7, #4]
 800ffc8:	6852      	ldr	r2, [r2, #4]
 800ffca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
            break;
 800ffce:	e107      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 800ffd0:	4b49      	ldr	r3, [pc, #292]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800ffd2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffd6:	687a      	ldr	r2, [r7, #4]
 800ffd8:	6852      	ldr	r2, [r2, #4]
 800ffda:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
            break;
 800ffde:	e0ff      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 800ffe0:	4b45      	ldr	r3, [pc, #276]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800ffe2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffe6:	687a      	ldr	r2, [r7, #4]
 800ffe8:	6852      	ldr	r2, [r2, #4]
 800ffea:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            break;
 800ffee:	e0f7      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 800fff0:	4b41      	ldr	r3, [pc, #260]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 800fff2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fff6:	687a      	ldr	r2, [r7, #4]
 800fff8:	6852      	ldr	r2, [r2, #4]
 800fffa:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
            break;
 800fffe:	e0ef      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 8010000:	4b3d      	ldr	r3, [pc, #244]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 8010002:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010006:	687a      	ldr	r2, [r7, #4]
 8010008:	6852      	ldr	r2, [r2, #4]
 801000a:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
            break;
 801000e:	e0e7      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 8010010:	687b      	ldr	r3, [r7, #4]
 8010012:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010016:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_DR ) == true )
 8010018:	4b37      	ldr	r3, [pc, #220]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 801001a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801001e:	781b      	ldrb	r3, [r3, #0]
 8010020:	f107 0108 	add.w	r1, r7, #8
 8010024:	2206      	movs	r2, #6
 8010026:	4618      	mov	r0, r3
 8010028:	f002 fc8f 	bl	801294a <RegionVerify>
 801002c:	4603      	mov	r3, r0
 801002e:	2b00      	cmp	r3, #0
 8010030:	d006      	beq.n	8010040 <LoRaMacMibSetRequestConfirm+0x560>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = verify.DatarateParams.Datarate;
 8010032:	4b31      	ldr	r3, [pc, #196]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 8010034:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010038:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801003c:	715a      	strb	r2, [r3, #5]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801003e:	e0cf      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010040:	2303      	movs	r3, #3
 8010042:	75fb      	strb	r3, [r7, #23]
            break;
 8010044:	e0cc      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	f993 3004 	ldrsb.w	r3, [r3, #4]
 801004c:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 801004e:	4b2a      	ldr	r3, [pc, #168]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 8010050:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010054:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8010058:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 801005a:	4b27      	ldr	r3, [pc, #156]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 801005c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010060:	781b      	ldrb	r3, [r3, #0]
 8010062:	f107 0108 	add.w	r1, r7, #8
 8010066:	2205      	movs	r2, #5
 8010068:	4618      	mov	r0, r3
 801006a:	f002 fc6e 	bl	801294a <RegionVerify>
 801006e:	4603      	mov	r3, r0
 8010070:	2b00      	cmp	r3, #0
 8010072:	d007      	beq.n	8010084 <LoRaMacMibSetRequestConfirm+0x5a4>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 8010074:	4b20      	ldr	r3, [pc, #128]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 8010076:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801007a:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801007e:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010082:	e0ad      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010084:	2303      	movs	r3, #3
 8010086:	75fb      	strb	r3, [r7, #23]
            break;
 8010088:	e0aa      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 801008a:	687b      	ldr	r3, [r7, #4]
 801008c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010090:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_POWER ) == true )
 8010092:	4b19      	ldr	r3, [pc, #100]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 8010094:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010098:	781b      	ldrb	r3, [r3, #0]
 801009a:	f107 0108 	add.w	r1, r7, #8
 801009e:	220a      	movs	r2, #10
 80100a0:	4618      	mov	r0, r3
 80100a2:	f002 fc52 	bl	801294a <RegionVerify>
 80100a6:	4603      	mov	r3, r0
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	d006      	beq.n	80100ba <LoRaMacMibSetRequestConfirm+0x5da>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = verify.TxPower;
 80100ac:	4b12      	ldr	r3, [pc, #72]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 80100ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80100b2:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80100b6:	711a      	strb	r2, [r3, #4]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80100b8:	e092      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80100ba:	2303      	movs	r3, #3
 80100bc:	75fb      	strb	r3, [r7, #23]
            break;
 80100be:	e08f      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 80100c0:	687b      	ldr	r3, [r7, #4]
 80100c2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80100c6:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 80100c8:	4b0b      	ldr	r3, [pc, #44]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 80100ca:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80100ce:	781b      	ldrb	r3, [r3, #0]
 80100d0:	f107 0108 	add.w	r1, r7, #8
 80100d4:	2209      	movs	r2, #9
 80100d6:	4618      	mov	r0, r3
 80100d8:	f002 fc37 	bl	801294a <RegionVerify>
 80100dc:	4603      	mov	r3, r0
 80100de:	2b00      	cmp	r3, #0
 80100e0:	d007      	beq.n	80100f2 <LoRaMacMibSetRequestConfirm+0x612>
            {
                MacCtx.NvmCtx->MacParams.ChannelsTxPower = verify.TxPower;
 80100e2:	4b05      	ldr	r3, [pc, #20]	; (80100f8 <LoRaMacMibSetRequestConfirm+0x618>)
 80100e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80100e8:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80100ec:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80100f0:	e076      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80100f2:	2303      	movs	r3, #3
 80100f4:	75fb      	strb	r3, [r7, #23]
            break;
 80100f6:	e073      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
 80100f8:	200004cc 	.word	0x200004cc
 80100fc:	0801b480 	.word	0x0801b480
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8010100:	4b3c      	ldr	r3, [pc, #240]	; (80101f4 <LoRaMacMibSetRequestConfirm+0x714>)
 8010102:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010106:	687a      	ldr	r2, [r7, #4]
 8010108:	6852      	ldr	r2, [r2, #4]
 801010a:	609a      	str	r2, [r3, #8]
 801010c:	4a39      	ldr	r2, [pc, #228]	; (80101f4 <LoRaMacMibSetRequestConfirm+0x714>)
 801010e:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8010112:	689b      	ldr	r3, [r3, #8]
 8010114:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
            break;
 8010118:	e062      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 801011a:	4b36      	ldr	r3, [pc, #216]	; (80101f4 <LoRaMacMibSetRequestConfirm+0x714>)
 801011c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010120:	687a      	ldr	r2, [r7, #4]
 8010122:	7912      	ldrb	r2, [r2, #4]
 8010124:	731a      	strb	r2, [r3, #12]
 8010126:	4a33      	ldr	r2, [pc, #204]	; (80101f4 <LoRaMacMibSetRequestConfirm+0x714>)
 8010128:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 801012c:	7b1b      	ldrb	r3, [r3, #12]
 801012e:	f882 308c 	strb.w	r3, [r2, #140]	; 0x8c
            break;
 8010132:	e055      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8010134:	4b2f      	ldr	r3, [pc, #188]	; (80101f4 <LoRaMacMibSetRequestConfirm+0x714>)
 8010136:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801013a:	687a      	ldr	r2, [r7, #4]
 801013c:	6852      	ldr	r2, [r2, #4]
 801013e:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
            break;
 8010142:	e04d      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8010144:	4b2b      	ldr	r3, [pc, #172]	; (80101f4 <LoRaMacMibSetRequestConfirm+0x714>)
 8010146:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801014a:	687a      	ldr	r2, [r7, #4]
 801014c:	6852      	ldr	r2, [r2, #4]
 801014e:	641a      	str	r2, [r3, #64]	; 0x40
            break;
 8010150:	e046      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 8010152:	687b      	ldr	r3, [r7, #4]
 8010154:	685b      	ldr	r3, [r3, #4]
 8010156:	2b00      	cmp	r3, #0
 8010158:	d007      	beq.n	801016a <LoRaMacMibSetRequestConfirm+0x68a>
            {
                status = RestoreCtxs( mibSet->Param.Contexts );
 801015a:	687b      	ldr	r3, [r7, #4]
 801015c:	685b      	ldr	r3, [r3, #4]
 801015e:	4618      	mov	r0, r3
 8010160:	f7fe fc8a 	bl	800ea78 <RestoreCtxs>
 8010164:	4603      	mov	r3, r0
 8010166:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010168:	e03a      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801016a:	2303      	movs	r3, #3
 801016c:	75fb      	strb	r3, [r7, #23]
            break;
 801016e:	e037      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	799b      	ldrb	r3, [r3, #6]
 8010174:	2b01      	cmp	r3, #1
 8010176:	d80f      	bhi.n	8010198 <LoRaMacMibSetRequestConfirm+0x6b8>
            {
                MacCtx.NvmCtx->Version = mibSet->Param.AbpLrWanVersion;
 8010178:	4b1e      	ldr	r3, [pc, #120]	; (80101f4 <LoRaMacMibSetRequestConfirm+0x714>)
 801017a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801017e:	687a      	ldr	r2, [r7, #4]
 8010180:	6852      	ldr	r2, [r2, #4]
 8010182:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8010186:	687b      	ldr	r3, [r7, #4]
 8010188:	6858      	ldr	r0, [r3, #4]
 801018a:	f001 fcc7 	bl	8011b1c <LoRaMacCryptoSetLrWanVersion>
 801018e:	4603      	mov	r3, r0
 8010190:	2b00      	cmp	r3, #0
 8010192:	d024      	beq.n	80101de <LoRaMacMibSetRequestConfirm+0x6fe>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8010194:	2311      	movs	r3, #17
 8010196:	e028      	b.n	80101ea <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010198:	2303      	movs	r3, #3
 801019a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801019c:	e01f      	b.n	80101de <LoRaMacMibSetRequestConfirm+0x6fe>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 801019e:	6878      	ldr	r0, [r7, #4]
 80101a0:	f000 fc07 	bl	80109b2 <LoRaMacMibClassBSetRequestConfirm>
 80101a4:	4603      	mov	r3, r0
 80101a6:	75fb      	strb	r3, [r7, #23]
            break;
 80101a8:	e01a      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80101aa:	bf00      	nop
 80101ac:	e018      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80101ae:	bf00      	nop
 80101b0:	e016      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80101b2:	bf00      	nop
 80101b4:	e014      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80101b6:	bf00      	nop
 80101b8:	e012      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80101ba:	bf00      	nop
 80101bc:	e010      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80101be:	bf00      	nop
 80101c0:	e00e      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80101c2:	bf00      	nop
 80101c4:	e00c      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80101c6:	bf00      	nop
 80101c8:	e00a      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80101ca:	bf00      	nop
 80101cc:	e008      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80101ce:	bf00      	nop
 80101d0:	e006      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80101d2:	bf00      	nop
 80101d4:	e004      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80101d6:	bf00      	nop
 80101d8:	e002      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80101da:	bf00      	nop
 80101dc:	e000      	b.n	80101e0 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 80101de:	bf00      	nop
        }
    }
    EventRegionNvmCtxChanged( );
 80101e0:	f7fe fe51 	bl	800ee86 <EventRegionNvmCtxChanged>
    EventMacNvmCtxChanged( );
 80101e4:	f7fe fe48 	bl	800ee78 <EventMacNvmCtxChanged>
    return status;
 80101e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80101ea:	4618      	mov	r0, r3
 80101ec:	3718      	adds	r7, #24
 80101ee:	46bd      	mov	sp, r7
 80101f0:	bd80      	pop	{r7, pc}
 80101f2:	bf00      	nop
 80101f4:	200004cc 	.word	0x200004cc

080101f8 <LoRaMacMlmeRequest>:
    EventRegionNvmCtxChanged( );
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 80101f8:	b590      	push	{r4, r7, lr}
 80101fa:	b087      	sub	sp, #28
 80101fc:	af00      	add	r7, sp, #0
 80101fe:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010200:	2302      	movs	r3, #2
 8010202:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8010204:	2300      	movs	r3, #0
 8010206:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 8010208:	687b      	ldr	r3, [r7, #4]
 801020a:	2b00      	cmp	r3, #0
 801020c:	d101      	bne.n	8010212 <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801020e:	2303      	movs	r3, #3
 8010210:	e12d      	b.n	801046e <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacIsBusy( ) == true )
 8010212:	f7fe fe7f 	bl	800ef14 <LoRaMacIsBusy>
 8010216:	4603      	mov	r3, r0
 8010218:	2b00      	cmp	r3, #0
 801021a:	d001      	beq.n	8010220 <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 801021c:	2301      	movs	r3, #1
 801021e:	e126      	b.n	801046e <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8010220:	f001 f93c 	bl	801149c <LoRaMacConfirmQueueIsFull>
 8010224:	4603      	mov	r3, r0
 8010226:	2b00      	cmp	r3, #0
 8010228:	d001      	beq.n	801022e <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 801022a:	2301      	movs	r3, #1
 801022c:	e11f      	b.n	801046e <LoRaMacMlmeRequest+0x276>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 801022e:	f001 f929 	bl	8011484 <LoRaMacConfirmQueueGetCnt>
 8010232:	4603      	mov	r3, r0
 8010234:	2b00      	cmp	r3, #0
 8010236:	d104      	bne.n	8010242 <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8010238:	2214      	movs	r2, #20
 801023a:	2100      	movs	r1, #0
 801023c:	488e      	ldr	r0, [pc, #568]	; (8010478 <LoRaMacMlmeRequest+0x280>)
 801023e:	f006 f889 	bl	8016354 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8010242:	4b8e      	ldr	r3, [pc, #568]	; (801047c <LoRaMacMlmeRequest+0x284>)
 8010244:	2201      	movs	r2, #1
 8010246:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 801024a:	4a8c      	ldr	r2, [pc, #560]	; (801047c <LoRaMacMlmeRequest+0x284>)
 801024c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8010250:	f043 0304 	orr.w	r3, r3, #4
 8010254:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	781b      	ldrb	r3, [r3, #0]
 801025c:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801025e:	2301      	movs	r3, #1
 8010260:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 8010262:	2300      	movs	r3, #0
 8010264:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 8010266:	687b      	ldr	r3, [r7, #4]
 8010268:	781b      	ldrb	r3, [r3, #0]
 801026a:	3b01      	subs	r3, #1
 801026c:	2b0d      	cmp	r3, #13
 801026e:	f200 80d2 	bhi.w	8010416 <LoRaMacMlmeRequest+0x21e>
 8010272:	a201      	add	r2, pc, #4	; (adr r2, 8010278 <LoRaMacMlmeRequest+0x80>)
 8010274:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010278:	080102b1 	.word	0x080102b1
 801027c:	08010417 	.word	0x08010417
 8010280:	08010417 	.word	0x08010417
 8010284:	08010323 	.word	0x08010323
 8010288:	08010341 	.word	0x08010341
 801028c:	08010351 	.word	0x08010351
 8010290:	08010417 	.word	0x08010417
 8010294:	08010417 	.word	0x08010417
 8010298:	08010417 	.word	0x08010417
 801029c:	08010369 	.word	0x08010369
 80102a0:	08010417 	.word	0x08010417
 80102a4:	080103eb 	.word	0x080103eb
 80102a8:	08010387 	.word	0x08010387
 80102ac:	080103cd 	.word	0x080103cd
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 80102b0:	4b72      	ldr	r3, [pc, #456]	; (801047c <LoRaMacMlmeRequest+0x284>)
 80102b2:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80102b6:	f003 0320 	and.w	r3, r3, #32
 80102ba:	2b00      	cmp	r3, #0
 80102bc:	d001      	beq.n	80102c2 <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 80102be:	2301      	movs	r3, #1
 80102c0:	e0d5      	b.n	801046e <LoRaMacMlmeRequest+0x276>
            }

            ResetMacParameters( );
 80102c2:	f7fd fffd 	bl	800e2c0 <ResetMacParameters>

            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 80102c6:	4b6d      	ldr	r3, [pc, #436]	; (801047c <LoRaMacMlmeRequest+0x284>)
 80102c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102cc:	7818      	ldrb	r0, [r3, #0]
 80102ce:	687b      	ldr	r3, [r7, #4]
 80102d0:	791b      	ldrb	r3, [r3, #4]
 80102d2:	b25b      	sxtb	r3, r3
 80102d4:	4a69      	ldr	r2, [pc, #420]	; (801047c <LoRaMacMlmeRequest+0x284>)
 80102d6:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 80102da:	2200      	movs	r2, #0
 80102dc:	4619      	mov	r1, r3
 80102de:	f002 fc7e 	bl	8012bde <RegionAlternateDr>
 80102e2:	4603      	mov	r3, r0
 80102e4:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 80102e8:	2307      	movs	r3, #7
 80102ea:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 80102ec:	20ff      	movs	r0, #255	; 0xff
 80102ee:	f7fd fd23 	bl	800dd38 <SendReJoinReq>
 80102f2:	4603      	mov	r3, r0
 80102f4:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 80102f6:	7dfb      	ldrb	r3, [r7, #23]
 80102f8:	2b00      	cmp	r3, #0
 80102fa:	f000 808e 	beq.w	801041a <LoRaMacMlmeRequest+0x222>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 80102fe:	4b5f      	ldr	r3, [pc, #380]	; (801047c <LoRaMacMlmeRequest+0x284>)
 8010300:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010304:	7818      	ldrb	r0, [r3, #0]
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	791b      	ldrb	r3, [r3, #4]
 801030a:	b25b      	sxtb	r3, r3
 801030c:	4a5b      	ldr	r2, [pc, #364]	; (801047c <LoRaMacMlmeRequest+0x284>)
 801030e:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 8010312:	2201      	movs	r2, #1
 8010314:	4619      	mov	r1, r3
 8010316:	f002 fc62 	bl	8012bde <RegionAlternateDr>
 801031a:	4603      	mov	r3, r0
 801031c:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85
            }
            break;
 8010320:	e07b      	b.n	801041a <LoRaMacMlmeRequest+0x222>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8010322:	2300      	movs	r3, #0
 8010324:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8010326:	f107 030c 	add.w	r3, r7, #12
 801032a:	2200      	movs	r2, #0
 801032c:	4619      	mov	r1, r3
 801032e:	2002      	movs	r0, #2
 8010330:	f000 fce0 	bl	8010cf4 <LoRaMacCommandsAddCmd>
 8010334:	4603      	mov	r3, r0
 8010336:	2b00      	cmp	r3, #0
 8010338:	d071      	beq.n	801041e <LoRaMacMlmeRequest+0x226>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801033a:	2313      	movs	r3, #19
 801033c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801033e:	e06e      	b.n	801041e <LoRaMacMlmeRequest+0x226>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 8010340:	687b      	ldr	r3, [r7, #4]
 8010342:	889b      	ldrh	r3, [r3, #4]
 8010344:	4618      	mov	r0, r3
 8010346:	f7fe faed 	bl	800e924 <SetTxContinuousWave>
 801034a:	4603      	mov	r3, r0
 801034c:	75fb      	strb	r3, [r7, #23]
            break;
 801034e:	e06d      	b.n	801042c <LoRaMacMlmeRequest+0x234>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	8898      	ldrh	r0, [r3, #4]
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	6899      	ldr	r1, [r3, #8]
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	7b1b      	ldrb	r3, [r3, #12]
 801035c:	461a      	mov	r2, r3
 801035e:	f7fe fb1d 	bl	800e99c <SetTxContinuousWave1>
 8010362:	4603      	mov	r3, r0
 8010364:	75fb      	strb	r3, [r7, #23]
            break;
 8010366:	e061      	b.n	801042c <LoRaMacMlmeRequest+0x234>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8010368:	2300      	movs	r3, #0
 801036a:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801036c:	f107 030c 	add.w	r3, r7, #12
 8010370:	2200      	movs	r2, #0
 8010372:	4619      	mov	r1, r3
 8010374:	200d      	movs	r0, #13
 8010376:	f000 fcbd 	bl	8010cf4 <LoRaMacCommandsAddCmd>
 801037a:	4603      	mov	r3, r0
 801037c:	2b00      	cmp	r3, #0
 801037e:	d050      	beq.n	8010422 <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010380:	2313      	movs	r3, #19
 8010382:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010384:	e04d      	b.n	8010422 <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 8010386:	4b3d      	ldr	r3, [pc, #244]	; (801047c <LoRaMacMlmeRequest+0x284>)
 8010388:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801038c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8010390:	2b00      	cmp	r3, #0
 8010392:	d148      	bne.n	8010426 <LoRaMacMlmeRequest+0x22e>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	791b      	ldrb	r3, [r3, #4]
 8010398:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	791b      	ldrb	r3, [r3, #4]
 801039e:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80103a2:	b2db      	uxtb	r3, r3
 80103a4:	4618      	mov	r0, r3
 80103a6:	f000 fad9 	bl	801095c <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 80103aa:	7dbb      	ldrb	r3, [r7, #22]
 80103ac:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 80103ae:	2300      	movs	r3, #0
 80103b0:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 80103b2:	f107 030c 	add.w	r3, r7, #12
 80103b6:	2201      	movs	r2, #1
 80103b8:	4619      	mov	r1, r3
 80103ba:	2010      	movs	r0, #16
 80103bc:	f000 fc9a 	bl	8010cf4 <LoRaMacCommandsAddCmd>
 80103c0:	4603      	mov	r3, r0
 80103c2:	2b00      	cmp	r3, #0
 80103c4:	d02f      	beq.n	8010426 <LoRaMacMlmeRequest+0x22e>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80103c6:	2313      	movs	r3, #19
 80103c8:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 80103ca:	e02c      	b.n	8010426 <LoRaMacMlmeRequest+0x22e>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80103cc:	2300      	movs	r3, #0
 80103ce:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80103d0:	f107 030c 	add.w	r3, r7, #12
 80103d4:	2200      	movs	r2, #0
 80103d6:	4619      	mov	r1, r3
 80103d8:	2012      	movs	r0, #18
 80103da:	f000 fc8b 	bl	8010cf4 <LoRaMacCommandsAddCmd>
 80103de:	4603      	mov	r3, r0
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d022      	beq.n	801042a <LoRaMacMlmeRequest+0x232>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80103e4:	2313      	movs	r3, #19
 80103e6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80103e8:	e01f      	b.n	801042a <LoRaMacMlmeRequest+0x232>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 80103ea:	2301      	movs	r3, #1
 80103ec:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 80103ee:	f000 fa6b 	bl	80108c8 <LoRaMacClassBIsAcquisitionInProgress>
 80103f2:	4603      	mov	r3, r0
 80103f4:	f083 0301 	eor.w	r3, r3, #1
 80103f8:	b2db      	uxtb	r3, r3
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d008      	beq.n	8010410 <LoRaMacMlmeRequest+0x218>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 80103fe:	2000      	movs	r0, #0
 8010400:	f000 fa44 	bl	801088c <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8010404:	2000      	movs	r0, #0
 8010406:	f000 fa66 	bl	80108d6 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 801040a:	2300      	movs	r3, #0
 801040c:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 801040e:	e00d      	b.n	801042c <LoRaMacMlmeRequest+0x234>
                status = LORAMAC_STATUS_BUSY;
 8010410:	2301      	movs	r3, #1
 8010412:	75fb      	strb	r3, [r7, #23]
            break;
 8010414:	e00a      	b.n	801042c <LoRaMacMlmeRequest+0x234>
        }
        default:
            break;
 8010416:	bf00      	nop
 8010418:	e008      	b.n	801042c <LoRaMacMlmeRequest+0x234>
            break;
 801041a:	bf00      	nop
 801041c:	e006      	b.n	801042c <LoRaMacMlmeRequest+0x234>
            break;
 801041e:	bf00      	nop
 8010420:	e004      	b.n	801042c <LoRaMacMlmeRequest+0x234>
            break;
 8010422:	bf00      	nop
 8010424:	e002      	b.n	801042c <LoRaMacMlmeRequest+0x234>
            break;
 8010426:	bf00      	nop
 8010428:	e000      	b.n	801042c <LoRaMacMlmeRequest+0x234>
            break;
 801042a:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801042c:	4b13      	ldr	r3, [pc, #76]	; (801047c <LoRaMacMlmeRequest+0x284>)
 801042e:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8010432:	687b      	ldr	r3, [r7, #4]
 8010434:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8010436:	7dfb      	ldrb	r3, [r7, #23]
 8010438:	2b00      	cmp	r3, #0
 801043a:	d010      	beq.n	801045e <LoRaMacMlmeRequest+0x266>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 801043c:	f001 f822 	bl	8011484 <LoRaMacConfirmQueueGetCnt>
 8010440:	4603      	mov	r3, r0
 8010442:	2b00      	cmp	r3, #0
 8010444:	d112      	bne.n	801046c <LoRaMacMlmeRequest+0x274>
        {
            MacCtx.NodeAckRequested = false;
 8010446:	4b0d      	ldr	r3, [pc, #52]	; (801047c <LoRaMacMlmeRequest+0x284>)
 8010448:	2200      	movs	r2, #0
 801044a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 801044e:	4a0b      	ldr	r2, [pc, #44]	; (801047c <LoRaMacMlmeRequest+0x284>)
 8010450:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8010454:	f36f 0382 	bfc	r3, #2, #1
 8010458:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 801045c:	e006      	b.n	801046c <LoRaMacMlmeRequest+0x274>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 801045e:	f107 0310 	add.w	r3, r7, #16
 8010462:	4618      	mov	r0, r3
 8010464:	f000 fec4 	bl	80111f0 <LoRaMacConfirmQueueAdd>
        EventMacNvmCtxChanged( );
 8010468:	f7fe fd06 	bl	800ee78 <EventMacNvmCtxChanged>
    }
    return status;
 801046c:	7dfb      	ldrb	r3, [r7, #23]
}
 801046e:	4618      	mov	r0, r3
 8010470:	371c      	adds	r7, #28
 8010472:	46bd      	mov	sp, r7
 8010474:	bd90      	pop	{r4, r7, pc}
 8010476:	bf00      	nop
 8010478:	2000091c 	.word	0x2000091c
 801047c:	200004cc 	.word	0x200004cc

08010480 <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8010480:	b580      	push	{r7, lr}
 8010482:	b08c      	sub	sp, #48	; 0x30
 8010484:	af02      	add	r7, sp, #8
 8010486:	6078      	str	r0, [r7, #4]
 8010488:	460b      	mov	r3, r1
 801048a:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 801048c:	2302      	movs	r3, #2
 801048e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 8010492:	2300      	movs	r3, #0
 8010494:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    void* fBuffer;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8010498:	2300      	movs	r3, #0
 801049a:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 801049c:	2300      	movs	r3, #0
 801049e:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 80104a0:	687b      	ldr	r3, [r7, #4]
 80104a2:	2b00      	cmp	r3, #0
 80104a4:	d101      	bne.n	80104aa <LoRaMacMcpsRequest+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80104a6:	2303      	movs	r3, #3
 80104a8:	e0e0      	b.n	801066c <LoRaMacMcpsRequest+0x1ec>
    }
    if( LoRaMacIsBusy( ) == true )
 80104aa:	f7fe fd33 	bl	800ef14 <LoRaMacIsBusy>
 80104ae:	4603      	mov	r3, r0
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	d001      	beq.n	80104b8 <LoRaMacMcpsRequest+0x38>
    {
        return LORAMAC_STATUS_BUSY;
 80104b4:	2301      	movs	r3, #1
 80104b6:	e0d9      	b.n	801066c <LoRaMacMcpsRequest+0x1ec>
    }

    macHdr.Value = 0;
 80104b8:	2300      	movs	r3, #0
 80104ba:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 80104bc:	2214      	movs	r2, #20
 80104be:	2100      	movs	r1, #0
 80104c0:	486c      	ldr	r0, [pc, #432]	; (8010674 <LoRaMacMcpsRequest+0x1f4>)
 80104c2:	f005 ff47 	bl	8016354 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80104c6:	4b6c      	ldr	r3, [pc, #432]	; (8010678 <LoRaMacMcpsRequest+0x1f8>)
 80104c8:	2201      	movs	r2, #1
 80104ca:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 80104ce:	4b6a      	ldr	r3, [pc, #424]	; (8010678 <LoRaMacMcpsRequest+0x1f8>)
 80104d0:	2201      	movs	r2, #1
 80104d2:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412

    switch( mcpsRequest->Type )
 80104d6:	687b      	ldr	r3, [r7, #4]
 80104d8:	781b      	ldrb	r3, [r3, #0]
 80104da:	2b03      	cmp	r3, #3
 80104dc:	d03d      	beq.n	801055a <LoRaMacMcpsRequest+0xda>
 80104de:	2b03      	cmp	r3, #3
 80104e0:	dc4f      	bgt.n	8010582 <LoRaMacMcpsRequest+0x102>
 80104e2:	2b00      	cmp	r3, #0
 80104e4:	d002      	beq.n	80104ec <LoRaMacMcpsRequest+0x6c>
 80104e6:	2b01      	cmp	r3, #1
 80104e8:	d019      	beq.n	801051e <LoRaMacMcpsRequest+0x9e>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 80104ea:	e04a      	b.n	8010582 <LoRaMacMcpsRequest+0x102>
            readyToSend = true;
 80104ec:	2301      	movs	r3, #1
 80104ee:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 80104f0:	4b61      	ldr	r3, [pc, #388]	; (8010678 <LoRaMacMcpsRequest+0x1f8>)
 80104f2:	2201      	movs	r2, #1
 80104f4:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 80104f8:	7b3b      	ldrb	r3, [r7, #12]
 80104fa:	2202      	movs	r2, #2
 80104fc:	f362 1347 	bfi	r3, r2, #5, #3
 8010500:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 8010502:	687b      	ldr	r3, [r7, #4]
 8010504:	791b      	ldrb	r3, [r3, #4]
 8010506:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 801050a:	687b      	ldr	r3, [r7, #4]
 801050c:	689b      	ldr	r3, [r3, #8]
 801050e:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 8010510:	687b      	ldr	r3, [r7, #4]
 8010512:	899b      	ldrh	r3, [r3, #12]
 8010514:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 8010516:	687b      	ldr	r3, [r7, #4]
 8010518:	7b9b      	ldrb	r3, [r3, #14]
 801051a:	777b      	strb	r3, [r7, #29]
            break;
 801051c:	e032      	b.n	8010584 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 801051e:	2301      	movs	r3, #1
 8010520:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	7bdb      	ldrb	r3, [r3, #15]
 8010526:	2b08      	cmp	r3, #8
 8010528:	bf28      	it	cs
 801052a:	2308      	movcs	r3, #8
 801052c:	b2da      	uxtb	r2, r3
 801052e:	4b52      	ldr	r3, [pc, #328]	; (8010678 <LoRaMacMcpsRequest+0x1f8>)
 8010530:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8010534:	7b3b      	ldrb	r3, [r7, #12]
 8010536:	2204      	movs	r2, #4
 8010538:	f362 1347 	bfi	r3, r2, #5, #3
 801053c:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 801053e:	687b      	ldr	r3, [r7, #4]
 8010540:	791b      	ldrb	r3, [r3, #4]
 8010542:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	689b      	ldr	r3, [r3, #8]
 801054a:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 801054c:	687b      	ldr	r3, [r7, #4]
 801054e:	899b      	ldrh	r3, [r3, #12]
 8010550:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 8010552:	687b      	ldr	r3, [r7, #4]
 8010554:	7b9b      	ldrb	r3, [r3, #14]
 8010556:	777b      	strb	r3, [r7, #29]
            break;
 8010558:	e014      	b.n	8010584 <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 801055a:	2301      	movs	r3, #1
 801055c:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 801055e:	4b46      	ldr	r3, [pc, #280]	; (8010678 <LoRaMacMcpsRequest+0x1f8>)
 8010560:	2201      	movs	r2, #1
 8010562:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 8010566:	7b3b      	ldrb	r3, [r7, #12]
 8010568:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 801056c:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	685b      	ldr	r3, [r3, #4]
 8010572:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 8010574:	687b      	ldr	r3, [r7, #4]
 8010576:	891b      	ldrh	r3, [r3, #8]
 8010578:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 801057a:	687b      	ldr	r3, [r7, #4]
 801057c:	7a9b      	ldrb	r3, [r3, #10]
 801057e:	777b      	strb	r3, [r7, #29]
            break;
 8010580:	e000      	b.n	8010584 <LoRaMacMcpsRequest+0x104>
            break;
 8010582:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8010584:	2302      	movs	r3, #2
 8010586:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8010588:	4b3b      	ldr	r3, [pc, #236]	; (8010678 <LoRaMacMcpsRequest+0x1f8>)
 801058a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801058e:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8010592:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 8010594:	4b38      	ldr	r3, [pc, #224]	; (8010678 <LoRaMacMcpsRequest+0x1f8>)
 8010596:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801059a:	781b      	ldrb	r3, [r3, #0]
 801059c:	f107 0214 	add.w	r2, r7, #20
 80105a0:	4611      	mov	r1, r2
 80105a2:	4618      	mov	r0, r3
 80105a4:	f002 f965 	bl	8012872 <RegionGetPhyParam>
 80105a8:	4603      	mov	r3, r0
 80105aa:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 80105ac:	693b      	ldr	r3, [r7, #16]
 80105ae:	b25b      	sxtb	r3, r3
 80105b0:	f997 201d 	ldrsb.w	r2, [r7, #29]
 80105b4:	4293      	cmp	r3, r2
 80105b6:	bfb8      	it	lt
 80105b8:	4613      	movlt	r3, r2
 80105ba:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 80105bc:	7f3b      	ldrb	r3, [r7, #28]
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d04d      	beq.n	801065e <LoRaMacMcpsRequest+0x1de>
    {
        if( MacCtx.NvmCtx->AdrCtrlOn == false )
 80105c2:	4b2d      	ldr	r3, [pc, #180]	; (8010678 <LoRaMacMcpsRequest+0x1f8>)
 80105c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80105c8:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 80105cc:	f083 0301 	eor.w	r3, r3, #1
 80105d0:	b2db      	uxtb	r3, r3
 80105d2:	2b00      	cmp	r3, #0
 80105d4:	d01e      	beq.n	8010614 <LoRaMacMcpsRequest+0x194>
        {
            verify.DatarateParams.Datarate = datarate;
 80105d6:	7f7b      	ldrb	r3, [r7, #29]
 80105d8:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80105da:	4b27      	ldr	r3, [pc, #156]	; (8010678 <LoRaMacMcpsRequest+0x1f8>)
 80105dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80105e0:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80105e4:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 80105e6:	4b24      	ldr	r3, [pc, #144]	; (8010678 <LoRaMacMcpsRequest+0x1f8>)
 80105e8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80105ec:	781b      	ldrb	r3, [r3, #0]
 80105ee:	f107 0108 	add.w	r1, r7, #8
 80105f2:	2205      	movs	r2, #5
 80105f4:	4618      	mov	r0, r3
 80105f6:	f002 f9a8 	bl	801294a <RegionVerify>
 80105fa:	4603      	mov	r3, r0
 80105fc:	2b00      	cmp	r3, #0
 80105fe:	d007      	beq.n	8010610 <LoRaMacMcpsRequest+0x190>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 8010600:	4b1d      	ldr	r3, [pc, #116]	; (8010678 <LoRaMacMcpsRequest+0x1f8>)
 8010602:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010606:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801060a:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 801060e:	e001      	b.n	8010614 <LoRaMacMcpsRequest+0x194>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 8010610:	2303      	movs	r3, #3
 8010612:	e02b      	b.n	801066c <LoRaMacMcpsRequest+0x1ec>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 8010614:	8bfa      	ldrh	r2, [r7, #30]
 8010616:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 801061a:	f107 000c 	add.w	r0, r7, #12
 801061e:	78fb      	ldrb	r3, [r7, #3]
 8010620:	9300      	str	r3, [sp, #0]
 8010622:	4613      	mov	r3, r2
 8010624:	6a3a      	ldr	r2, [r7, #32]
 8010626:	f7fd fa7d 	bl	800db24 <Send>
 801062a:	4603      	mov	r3, r0
 801062c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if( status == LORAMAC_STATUS_OK )
 8010630:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010634:	2b00      	cmp	r3, #0
 8010636:	d10e      	bne.n	8010656 <LoRaMacMcpsRequest+0x1d6>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 8010638:	687b      	ldr	r3, [r7, #4]
 801063a:	781a      	ldrb	r2, [r3, #0]
 801063c:	4b0e      	ldr	r3, [pc, #56]	; (8010678 <LoRaMacMcpsRequest+0x1f8>)
 801063e:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
            MacCtx.MacFlags.Bits.McpsReq = 1;
 8010642:	4a0d      	ldr	r2, [pc, #52]	; (8010678 <LoRaMacMcpsRequest+0x1f8>)
 8010644:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8010648:	f043 0301 	orr.w	r3, r3, #1
 801064c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            EventMacNvmCtxChanged( );
 8010650:	f7fe fc12 	bl	800ee78 <EventMacNvmCtxChanged>
 8010654:	e003      	b.n	801065e <LoRaMacMcpsRequest+0x1de>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8010656:	4b08      	ldr	r3, [pc, #32]	; (8010678 <LoRaMacMcpsRequest+0x1f8>)
 8010658:	2200      	movs	r2, #0
 801065a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801065e:	4b06      	ldr	r3, [pc, #24]	; (8010678 <LoRaMacMcpsRequest+0x1f8>)
 8010660:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	611a      	str	r2, [r3, #16]

    return status;
 8010668:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 801066c:	4618      	mov	r0, r3
 801066e:	3728      	adds	r7, #40	; 0x28
 8010670:	46bd      	mov	sp, r7
 8010672:	bd80      	pop	{r7, pc}
 8010674:	20000908 	.word	0x20000908
 8010678:	200004cc 	.word	0x200004cc

0801067c <LoRaMacTestSetDutyCycleOn>:

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 801067c:	b580      	push	{r7, lr}
 801067e:	b084      	sub	sp, #16
 8010680:	af00      	add	r7, sp, #0
 8010682:	4603      	mov	r3, r0
 8010684:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8010686:	79fb      	ldrb	r3, [r7, #7]
 8010688:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DUTY_CYCLE ) == true )
 801068a:	4b0b      	ldr	r3, [pc, #44]	; (80106b8 <LoRaMacTestSetDutyCycleOn+0x3c>)
 801068c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010690:	781b      	ldrb	r3, [r3, #0]
 8010692:	f107 010c 	add.w	r1, r7, #12
 8010696:	220f      	movs	r2, #15
 8010698:	4618      	mov	r0, r3
 801069a:	f002 f956 	bl	801294a <RegionVerify>
 801069e:	4603      	mov	r3, r0
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d005      	beq.n	80106b0 <LoRaMacTestSetDutyCycleOn+0x34>
    {
        MacCtx.NvmCtx->DutyCycleOn = enable;
 80106a4:	4b04      	ldr	r3, [pc, #16]	; (80106b8 <LoRaMacTestSetDutyCycleOn+0x3c>)
 80106a6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80106aa:	79fa      	ldrb	r2, [r7, #7]
 80106ac:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
    }
}
 80106b0:	bf00      	nop
 80106b2:	3710      	adds	r7, #16
 80106b4:	46bd      	mov	sp, r7
 80106b6:	bd80      	pop	{r7, pc}
 80106b8:	200004cc 	.word	0x200004cc

080106bc <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 80106bc:	b580      	push	{r7, lr}
 80106be:	b08a      	sub	sp, #40	; 0x28
 80106c0:	af00      	add	r7, sp, #0
 80106c2:	60f8      	str	r0, [r7, #12]
 80106c4:	60b9      	str	r1, [r7, #8]
 80106c6:	607a      	str	r2, [r7, #4]
 80106c8:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 80106ca:	2300      	movs	r3, #0
 80106cc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int8_t datarate = adrNext->Datarate;
 80106d0:	68fb      	ldr	r3, [r7, #12]
 80106d2:	7c1b      	ldrb	r3, [r3, #16]
 80106d4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int8_t txPower = adrNext->TxPower;
 80106d8:	68fb      	ldr	r3, [r7, #12]
 80106da:	7c5b      	ldrb	r3, [r3, #17]
 80106dc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 80106e0:	68fb      	ldr	r3, [r7, #12]
 80106e2:	689a      	ldr	r2, [r3, #8]
 80106e4:	683b      	ldr	r3, [r7, #0]
 80106e6:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 80106e8:	68fb      	ldr	r3, [r7, #12]
 80106ea:	795b      	ldrb	r3, [r3, #5]
 80106ec:	2b00      	cmp	r3, #0
 80106ee:	f000 8085 	beq.w	80107fc <CalcNextV10X+0x140>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 80106f2:	2302      	movs	r3, #2
 80106f4:	773b      	strb	r3, [r7, #28]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80106f6:	68fb      	ldr	r3, [r7, #12]
 80106f8:	7c9b      	ldrb	r3, [r3, #18]
 80106fa:	77bb      	strb	r3, [r7, #30]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80106fc:	68fb      	ldr	r3, [r7, #12]
 80106fe:	7cdb      	ldrb	r3, [r3, #19]
 8010700:	f107 021c 	add.w	r2, r7, #28
 8010704:	4611      	mov	r1, r2
 8010706:	4618      	mov	r0, r3
 8010708:	f002 f8b3 	bl	8012872 <RegionGetPhyParam>
 801070c:	4603      	mov	r3, r0
 801070e:	61bb      	str	r3, [r7, #24]
        minTxDatarate = phyParam.Value;
 8010710:	69bb      	ldr	r3, [r7, #24]
 8010712:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        datarate = MAX( datarate, minTxDatarate );
 8010716:	f997 2024 	ldrsb.w	r2, [r7, #36]	; 0x24
 801071a:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 801071e:	4293      	cmp	r3, r2
 8010720:	bfb8      	it	lt
 8010722:	4613      	movlt	r3, r2
 8010724:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

        if( datarate == minTxDatarate )
 8010728:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 801072c:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8010730:	429a      	cmp	r2, r3
 8010732:	d106      	bne.n	8010742 <CalcNextV10X+0x86>
        {
            *adrAckCounter = 0;
 8010734:	683b      	ldr	r3, [r7, #0]
 8010736:	2200      	movs	r2, #0
 8010738:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 801073a:	2300      	movs	r3, #0
 801073c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010740:	e05c      	b.n	80107fc <CalcNextV10X+0x140>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 8010742:	68fb      	ldr	r3, [r7, #12]
 8010744:	689b      	ldr	r3, [r3, #8]
 8010746:	68fa      	ldr	r2, [r7, #12]
 8010748:	8992      	ldrh	r2, [r2, #12]
 801074a:	4293      	cmp	r3, r2
 801074c:	d303      	bcc.n	8010756 <CalcNextV10X+0x9a>
            {
                adrAckReq = true;
 801074e:	2301      	movs	r3, #1
 8010750:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010754:	e002      	b.n	801075c <CalcNextV10X+0xa0>
            }
            else
            {
                adrAckReq = false;
 8010756:	2300      	movs	r3, #0
 8010758:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 801075c:	68fb      	ldr	r3, [r7, #12]
 801075e:	689b      	ldr	r3, [r3, #8]
 8010760:	68fa      	ldr	r2, [r7, #12]
 8010762:	8992      	ldrh	r2, [r2, #12]
 8010764:	4611      	mov	r1, r2
 8010766:	68fa      	ldr	r2, [r7, #12]
 8010768:	89d2      	ldrh	r2, [r2, #14]
 801076a:	440a      	add	r2, r1
 801076c:	4293      	cmp	r3, r2
 801076e:	d345      	bcc.n	80107fc <CalcNextV10X+0x140>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 8010770:	2308      	movs	r3, #8
 8010772:	773b      	strb	r3, [r7, #28]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8010774:	68fb      	ldr	r3, [r7, #12]
 8010776:	7cdb      	ldrb	r3, [r3, #19]
 8010778:	f107 021c 	add.w	r2, r7, #28
 801077c:	4611      	mov	r1, r2
 801077e:	4618      	mov	r0, r3
 8010780:	f002 f877 	bl	8012872 <RegionGetPhyParam>
 8010784:	4603      	mov	r3, r0
 8010786:	61bb      	str	r3, [r7, #24]
                txPower = phyParam.Value;
 8010788:	69bb      	ldr	r3, [r7, #24]
 801078a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 801078e:	68fb      	ldr	r3, [r7, #12]
 8010790:	689b      	ldr	r3, [r3, #8]
 8010792:	68fa      	ldr	r2, [r7, #12]
 8010794:	89d2      	ldrh	r2, [r2, #14]
 8010796:	fbb3 f1f2 	udiv	r1, r3, r2
 801079a:	fb02 f201 	mul.w	r2, r2, r1
 801079e:	1a9b      	subs	r3, r3, r2
 80107a0:	2b01      	cmp	r3, #1
 80107a2:	d12b      	bne.n	80107fc <CalcNextV10X+0x140>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80107a4:	2322      	movs	r3, #34	; 0x22
 80107a6:	773b      	strb	r3, [r7, #28]
                    getPhy.Datarate = datarate;
 80107a8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80107ac:	777b      	strb	r3, [r7, #29]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80107ae:	68fb      	ldr	r3, [r7, #12]
 80107b0:	7c9b      	ldrb	r3, [r3, #18]
 80107b2:	77bb      	strb	r3, [r7, #30]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80107b4:	68fb      	ldr	r3, [r7, #12]
 80107b6:	7cdb      	ldrb	r3, [r3, #19]
 80107b8:	f107 021c 	add.w	r2, r7, #28
 80107bc:	4611      	mov	r1, r2
 80107be:	4618      	mov	r0, r3
 80107c0:	f002 f857 	bl	8012872 <RegionGetPhyParam>
 80107c4:	4603      	mov	r3, r0
 80107c6:	61bb      	str	r3, [r7, #24]
                    datarate = phyParam.Value;
 80107c8:	69bb      	ldr	r3, [r7, #24]
 80107ca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

                    if( datarate == minTxDatarate )
 80107ce:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 80107d2:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80107d6:	429a      	cmp	r2, r3
 80107d8:	d110      	bne.n	80107fc <CalcNextV10X+0x140>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 80107da:	2300      	movs	r3, #0
 80107dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                        if( adrNext->UpdateChanMask == true )
 80107e0:	68fb      	ldr	r3, [r7, #12]
 80107e2:	791b      	ldrb	r3, [r3, #4]
 80107e4:	2b00      	cmp	r3, #0
 80107e6:	d009      	beq.n	80107fc <CalcNextV10X+0x140>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80107e8:	2302      	movs	r3, #2
 80107ea:	753b      	strb	r3, [r7, #20]
                            RegionInitDefaults( adrNext->Region, &params );
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	7cdb      	ldrb	r3, [r3, #19]
 80107f0:	f107 0210 	add.w	r2, r7, #16
 80107f4:	4611      	mov	r1, r2
 80107f6:	4618      	mov	r0, r3
 80107f8:	f002 f874 	bl	80128e4 <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 80107fc:	68bb      	ldr	r3, [r7, #8]
 80107fe:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8010802:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 8010804:	687b      	ldr	r3, [r7, #4]
 8010806:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 801080a:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 801080c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8010810:	4618      	mov	r0, r3
 8010812:	3728      	adds	r7, #40	; 0x28
 8010814:	46bd      	mov	sp, r7
 8010816:	bd80      	pop	{r7, pc}

08010818 <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8010818:	b580      	push	{r7, lr}
 801081a:	b084      	sub	sp, #16
 801081c:	af00      	add	r7, sp, #0
 801081e:	60f8      	str	r0, [r7, #12]
 8010820:	60b9      	str	r1, [r7, #8]
 8010822:	607a      	str	r2, [r7, #4]
 8010824:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 8010826:	68fb      	ldr	r3, [r7, #12]
 8010828:	789b      	ldrb	r3, [r3, #2]
 801082a:	2b00      	cmp	r3, #0
 801082c:	d107      	bne.n	801083e <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 801082e:	683b      	ldr	r3, [r7, #0]
 8010830:	687a      	ldr	r2, [r7, #4]
 8010832:	68b9      	ldr	r1, [r7, #8]
 8010834:	68f8      	ldr	r0, [r7, #12]
 8010836:	f7ff ff41 	bl	80106bc <CalcNextV10X>
 801083a:	4603      	mov	r3, r0
 801083c:	e000      	b.n	8010840 <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 801083e:	2300      	movs	r3, #0
}
 8010840:	4618      	mov	r0, r3
 8010842:	3710      	adds	r7, #16
 8010844:	46bd      	mov	sp, r7
 8010846:	bd80      	pop	{r7, pc}

08010848 <LoRaMacClassBInit>:
}

#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmEvent classBNvmCtxChanged )
{
 8010848:	b480      	push	{r7}
 801084a:	b085      	sub	sp, #20
 801084c:	af00      	add	r7, sp, #0
 801084e:	60f8      	str	r0, [r7, #12]
 8010850:	60b9      	str	r1, [r7, #8]
 8010852:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8010854:	bf00      	nop
 8010856:	3714      	adds	r7, #20
 8010858:	46bd      	mov	sp, r7
 801085a:	bc80      	pop	{r7}
 801085c:	4770      	bx	lr

0801085e <LoRaMacClassBRestoreNvmCtx>:

bool LoRaMacClassBRestoreNvmCtx( void* classBNvmCtx )
{
 801085e:	b480      	push	{r7}
 8010860:	b083      	sub	sp, #12
 8010862:	af00      	add	r7, sp, #0
 8010864:	6078      	str	r0, [r7, #4]
    else
    {
        return false;
    }
#else
    return true;
 8010866:	2301      	movs	r3, #1
#endif // LORAMAC_CLASSB_ENABLED
}
 8010868:	4618      	mov	r0, r3
 801086a:	370c      	adds	r7, #12
 801086c:	46bd      	mov	sp, r7
 801086e:	bc80      	pop	{r7}
 8010870:	4770      	bx	lr

08010872 <LoRaMacClassBGetNvmCtx>:

void* LoRaMacClassBGetNvmCtx( size_t* classBNvmCtxSize )
{
 8010872:	b480      	push	{r7}
 8010874:	b083      	sub	sp, #12
 8010876:	af00      	add	r7, sp, #0
 8010878:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    *classBNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
#else
    *classBNvmCtxSize = 0;
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	2200      	movs	r2, #0
 801087e:	601a      	str	r2, [r3, #0]
    return NULL;
 8010880:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010882:	4618      	mov	r0, r3
 8010884:	370c      	adds	r7, #12
 8010886:	46bd      	mov	sp, r7
 8010888:	bc80      	pop	{r7}
 801088a:	4770      	bx	lr

0801088c <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 801088c:	b480      	push	{r7}
 801088e:	b083      	sub	sp, #12
 8010890:	af00      	add	r7, sp, #0
 8010892:	4603      	mov	r3, r0
 8010894:	71fb      	strb	r3, [r7, #7]
            Ctx.BeaconState = beaconState;
        }
    }
    Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
#endif // LORAMAC_CLASSB_ENABLED
}
 8010896:	bf00      	nop
 8010898:	370c      	adds	r7, #12
 801089a:	46bd      	mov	sp, r7
 801089c:	bc80      	pop	{r7}
 801089e:	4770      	bx	lr

080108a0 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 80108a0:	b480      	push	{r7}
 80108a2:	b083      	sub	sp, #12
 80108a4:	af00      	add	r7, sp, #0
 80108a6:	4603      	mov	r3, r0
 80108a8:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 80108aa:	bf00      	nop
 80108ac:	370c      	adds	r7, #12
 80108ae:	46bd      	mov	sp, r7
 80108b0:	bc80      	pop	{r7}
 80108b2:	4770      	bx	lr

080108b4 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 80108b4:	b480      	push	{r7}
 80108b6:	b083      	sub	sp, #12
 80108b8:	af00      	add	r7, sp, #0
 80108ba:	4603      	mov	r3, r0
 80108bc:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 80108be:	bf00      	nop
 80108c0:	370c      	adds	r7, #12
 80108c2:	46bd      	mov	sp, r7
 80108c4:	bc80      	pop	{r7}
 80108c6:	4770      	bx	lr

080108c8 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 80108c8:	b480      	push	{r7}
 80108ca:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 80108cc:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 80108ce:	4618      	mov	r0, r3
 80108d0:	46bd      	mov	sp, r7
 80108d2:	bc80      	pop	{r7}
 80108d4:	4770      	bx	lr

080108d6 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 80108d6:	b480      	push	{r7}
 80108d8:	b083      	sub	sp, #12
 80108da:	af00      	add	r7, sp, #0
 80108dc:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 80108de:	bf00      	nop
 80108e0:	370c      	adds	r7, #12
 80108e2:	46bd      	mov	sp, r7
 80108e4:	bc80      	pop	{r7}
 80108e6:	4770      	bx	lr

080108e8 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 80108e8:	b480      	push	{r7}
 80108ea:	b083      	sub	sp, #12
 80108ec:	af00      	add	r7, sp, #0
 80108ee:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 80108f0:	bf00      	nop
 80108f2:	370c      	adds	r7, #12
 80108f4:	46bd      	mov	sp, r7
 80108f6:	bc80      	pop	{r7}
 80108f8:	4770      	bx	lr

080108fa <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 80108fa:	b480      	push	{r7}
 80108fc:	b083      	sub	sp, #12
 80108fe:	af00      	add	r7, sp, #0
 8010900:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010902:	bf00      	nop
 8010904:	370c      	adds	r7, #12
 8010906:	46bd      	mov	sp, r7
 8010908:	bc80      	pop	{r7}
 801090a:	4770      	bx	lr

0801090c <LoRaMacClassBRxBeacon>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 801090c:	b480      	push	{r7}
 801090e:	b083      	sub	sp, #12
 8010910:	af00      	add	r7, sp, #0
 8010912:	6078      	str	r0, [r7, #4]
 8010914:	460b      	mov	r3, r1
 8010916:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8010918:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801091a:	4618      	mov	r0, r3
 801091c:	370c      	adds	r7, #12
 801091e:	46bd      	mov	sp, r7
 8010920:	bc80      	pop	{r7}
 8010922:	4770      	bx	lr

08010924 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8010924:	b480      	push	{r7}
 8010926:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010928:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801092a:	4618      	mov	r0, r3
 801092c:	46bd      	mov	sp, r7
 801092e:	bc80      	pop	{r7}
 8010930:	4770      	bx	lr

08010932 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8010932:	b480      	push	{r7}
 8010934:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010936:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010938:	4618      	mov	r0, r3
 801093a:	46bd      	mov	sp, r7
 801093c:	bc80      	pop	{r7}
 801093e:	4770      	bx	lr

08010940 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8010940:	b480      	push	{r7}
 8010942:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010944:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010946:	4618      	mov	r0, r3
 8010948:	46bd      	mov	sp, r7
 801094a:	bc80      	pop	{r7}
 801094c:	4770      	bx	lr

0801094e <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 801094e:	b480      	push	{r7}
 8010950:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8010952:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010954:	4618      	mov	r0, r3
 8010956:	46bd      	mov	sp, r7
 8010958:	bc80      	pop	{r7}
 801095a:	4770      	bx	lr

0801095c <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 801095c:	b480      	push	{r7}
 801095e:	b083      	sub	sp, #12
 8010960:	af00      	add	r7, sp, #0
 8010962:	4603      	mov	r3, r0
 8010964:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.NvmCtx->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    Ctx.NvmCtx->PingSlotCtx.PingPeriod = CalcPingPeriod( Ctx.NvmCtx->PingSlotCtx.PingNb );
    NvmContextChange( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8010966:	bf00      	nop
 8010968:	370c      	adds	r7, #12
 801096a:	46bd      	mov	sp, r7
 801096c:	bc80      	pop	{r7}
 801096e:	4770      	bx	lr

08010970 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8010970:	b480      	push	{r7}
 8010972:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010974:	bf00      	nop
 8010976:	46bd      	mov	sp, r7
 8010978:	bc80      	pop	{r7}
 801097a:	4770      	bx	lr

0801097c <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 801097c:	b480      	push	{r7}
 801097e:	af00      	add	r7, sp, #0

        Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010980:	bf00      	nop
 8010982:	46bd      	mov	sp, r7
 8010984:	bc80      	pop	{r7}
 8010986:	4770      	bx	lr

08010988 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 8010988:	b480      	push	{r7}
 801098a:	b083      	sub	sp, #12
 801098c:	af00      	add	r7, sp, #0
 801098e:	4603      	mov	r3, r0
 8010990:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010992:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 8010994:	4618      	mov	r0, r3
 8010996:	370c      	adds	r7, #12
 8010998:	46bd      	mov	sp, r7
 801099a:	bc80      	pop	{r7}
 801099c:	4770      	bx	lr

0801099e <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 801099e:	b480      	push	{r7}
 80109a0:	b083      	sub	sp, #12
 80109a2:	af00      	add	r7, sp, #0
 80109a4:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80109a6:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 80109a8:	4618      	mov	r0, r3
 80109aa:	370c      	adds	r7, #12
 80109ac:	46bd      	mov	sp, r7
 80109ae:	bc80      	pop	{r7}
 80109b0:	4770      	bx	lr

080109b2 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 80109b2:	b480      	push	{r7}
 80109b4:	b083      	sub	sp, #12
 80109b6:	af00      	add	r7, sp, #0
 80109b8:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80109ba:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 80109bc:	4618      	mov	r0, r3
 80109be:	370c      	adds	r7, #12
 80109c0:	46bd      	mov	sp, r7
 80109c2:	bc80      	pop	{r7}
 80109c4:	4770      	bx	lr

080109c6 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 80109c6:	b480      	push	{r7}
 80109c8:	af00      	add	r7, sp, #0
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        Ctx.NvmCtx->PingSlotCtx.Ctrl.Assigned = 1;
        NvmContextChange( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 80109ca:	bf00      	nop
 80109cc:	46bd      	mov	sp, r7
 80109ce:	bc80      	pop	{r7}
 80109d0:	4770      	bx	lr

080109d2 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 80109d2:	b480      	push	{r7}
 80109d4:	b083      	sub	sp, #12
 80109d6:	af00      	add	r7, sp, #0
 80109d8:	4603      	mov	r3, r0
 80109da:	6039      	str	r1, [r7, #0]
 80109dc:	71fb      	strb	r3, [r7, #7]
        NvmContextChange( );
    }

    return status;
#else
    return 0;
 80109de:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 80109e0:	4618      	mov	r0, r3
 80109e2:	370c      	adds	r7, #12
 80109e4:	46bd      	mov	sp, r7
 80109e6:	bc80      	pop	{r7}
 80109e8:	4770      	bx	lr

080109ea <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 80109ea:	b480      	push	{r7}
 80109ec:	b083      	sub	sp, #12
 80109ee:	af00      	add	r7, sp, #0
 80109f0:	4603      	mov	r3, r0
 80109f2:	603a      	str	r2, [r7, #0]
 80109f4:	80fb      	strh	r3, [r7, #6]
 80109f6:	460b      	mov	r3, r1
 80109f8:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 80109fa:	bf00      	nop
 80109fc:	370c      	adds	r7, #12
 80109fe:	46bd      	mov	sp, r7
 8010a00:	bc80      	pop	{r7}
 8010a02:	4770      	bx	lr

08010a04 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8010a04:	b480      	push	{r7}
 8010a06:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010a08:	bf00      	nop
 8010a0a:	46bd      	mov	sp, r7
 8010a0c:	bc80      	pop	{r7}
 8010a0e:	4770      	bx	lr

08010a10 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8010a10:	b480      	push	{r7}
 8010a12:	b083      	sub	sp, #12
 8010a14:	af00      	add	r7, sp, #0
 8010a16:	6078      	str	r0, [r7, #4]
        NvmContextChange( );
        return true;
    }
    return false;
#else
    return false;
 8010a18:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010a1a:	4618      	mov	r0, r3
 8010a1c:	370c      	adds	r7, #12
 8010a1e:	46bd      	mov	sp, r7
 8010a20:	bc80      	pop	{r7}
 8010a22:	4770      	bx	lr

08010a24 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8010a24:	b480      	push	{r7}
 8010a26:	b083      	sub	sp, #12
 8010a28:	af00      	add	r7, sp, #0
 8010a2a:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8010a2c:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8010a2e:	4618      	mov	r0, r3
 8010a30:	370c      	adds	r7, #12
 8010a32:	46bd      	mov	sp, r7
 8010a34:	bc80      	pop	{r7}
 8010a36:	4770      	bx	lr

08010a38 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8010a38:	b480      	push	{r7}
 8010a3a:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8010a3c:	bf00      	nop
 8010a3e:	46bd      	mov	sp, r7
 8010a40:	bc80      	pop	{r7}
 8010a42:	4770      	bx	lr

08010a44 <LoRaMacClassBProcess>:
    }
#endif // LORAMAC_CLASSB_ENABLED
}

void LoRaMacClassBProcess( void )
{
 8010a44:	b480      	push	{r7}
 8010a46:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8010a48:	bf00      	nop
 8010a4a:	46bd      	mov	sp, r7
 8010a4c:	bc80      	pop	{r7}
 8010a4e:	4770      	bx	lr

08010a50 <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8010a50:	b480      	push	{r7}
 8010a52:	b085      	sub	sp, #20
 8010a54:	af00      	add	r7, sp, #0
 8010a56:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8010a58:	687b      	ldr	r3, [r7, #4]
 8010a5a:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8010a5c:	2300      	movs	r3, #0
 8010a5e:	81fb      	strh	r3, [r7, #14]
 8010a60:	e00a      	b.n	8010a78 <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 8010a62:	89fb      	ldrh	r3, [r7, #14]
 8010a64:	68ba      	ldr	r2, [r7, #8]
 8010a66:	4413      	add	r3, r2
 8010a68:	781b      	ldrb	r3, [r3, #0]
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	d001      	beq.n	8010a72 <IsSlotFree+0x22>
        {
            return false;
 8010a6e:	2300      	movs	r3, #0
 8010a70:	e006      	b.n	8010a80 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8010a72:	89fb      	ldrh	r3, [r7, #14]
 8010a74:	3301      	adds	r3, #1
 8010a76:	81fb      	strh	r3, [r7, #14]
 8010a78:	89fb      	ldrh	r3, [r7, #14]
 8010a7a:	2b0f      	cmp	r3, #15
 8010a7c:	d9f1      	bls.n	8010a62 <IsSlotFree+0x12>
        }
    }
    return true;
 8010a7e:	2301      	movs	r3, #1
}
 8010a80:	4618      	mov	r0, r3
 8010a82:	3714      	adds	r7, #20
 8010a84:	46bd      	mov	sp, r7
 8010a86:	bc80      	pop	{r7}
 8010a88:	4770      	bx	lr
	...

08010a8c <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8010a8c:	b580      	push	{r7, lr}
 8010a8e:	b082      	sub	sp, #8
 8010a90:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 8010a92:	2300      	movs	r3, #0
 8010a94:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8010a96:	e007      	b.n	8010aa8 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8010a98:	79fb      	ldrb	r3, [r7, #7]
 8010a9a:	3301      	adds	r3, #1
 8010a9c:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8010a9e:	79fb      	ldrb	r3, [r7, #7]
 8010aa0:	2b0f      	cmp	r3, #15
 8010aa2:	d101      	bne.n	8010aa8 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8010aa4:	2300      	movs	r3, #0
 8010aa6:	e012      	b.n	8010ace <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 8010aa8:	79fb      	ldrb	r3, [r7, #7]
 8010aaa:	011b      	lsls	r3, r3, #4
 8010aac:	3308      	adds	r3, #8
 8010aae:	4a0a      	ldr	r2, [pc, #40]	; (8010ad8 <MallocNewMacCommandSlot+0x4c>)
 8010ab0:	4413      	add	r3, r2
 8010ab2:	4618      	mov	r0, r3
 8010ab4:	f7ff ffcc 	bl	8010a50 <IsSlotFree>
 8010ab8:	4603      	mov	r3, r0
 8010aba:	f083 0301 	eor.w	r3, r3, #1
 8010abe:	b2db      	uxtb	r3, r3
 8010ac0:	2b00      	cmp	r3, #0
 8010ac2:	d1e9      	bne.n	8010a98 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &NvmCtx.MacCommandSlots[itr];
 8010ac4:	79fb      	ldrb	r3, [r7, #7]
 8010ac6:	011b      	lsls	r3, r3, #4
 8010ac8:	3308      	adds	r3, #8
 8010aca:	4a03      	ldr	r2, [pc, #12]	; (8010ad8 <MallocNewMacCommandSlot+0x4c>)
 8010acc:	4413      	add	r3, r2
}
 8010ace:	4618      	mov	r0, r3
 8010ad0:	3708      	adds	r7, #8
 8010ad2:	46bd      	mov	sp, r7
 8010ad4:	bd80      	pop	{r7, pc}
 8010ad6:	bf00      	nop
 8010ad8:	20000b04 	.word	0x20000b04

08010adc <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8010adc:	b580      	push	{r7, lr}
 8010ade:	b082      	sub	sp, #8
 8010ae0:	af00      	add	r7, sp, #0
 8010ae2:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8010ae4:	687b      	ldr	r3, [r7, #4]
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d101      	bne.n	8010aee <FreeMacCommandSlot+0x12>
    {
        return false;
 8010aea:	2300      	movs	r3, #0
 8010aec:	e005      	b.n	8010afa <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8010aee:	2210      	movs	r2, #16
 8010af0:	2100      	movs	r1, #0
 8010af2:	6878      	ldr	r0, [r7, #4]
 8010af4:	f005 fc2e 	bl	8016354 <memset1>

    return true;
 8010af8:	2301      	movs	r3, #1
}
 8010afa:	4618      	mov	r0, r3
 8010afc:	3708      	adds	r7, #8
 8010afe:	46bd      	mov	sp, r7
 8010b00:	bd80      	pop	{r7, pc}

08010b02 <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8010b02:	b480      	push	{r7}
 8010b04:	b083      	sub	sp, #12
 8010b06:	af00      	add	r7, sp, #0
 8010b08:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8010b0a:	687b      	ldr	r3, [r7, #4]
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	d101      	bne.n	8010b14 <LinkedListInit+0x12>
    {
        return false;
 8010b10:	2300      	movs	r3, #0
 8010b12:	e006      	b.n	8010b22 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	2200      	movs	r2, #0
 8010b18:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8010b1a:	687b      	ldr	r3, [r7, #4]
 8010b1c:	2200      	movs	r2, #0
 8010b1e:	605a      	str	r2, [r3, #4]

    return true;
 8010b20:	2301      	movs	r3, #1
}
 8010b22:	4618      	mov	r0, r3
 8010b24:	370c      	adds	r7, #12
 8010b26:	46bd      	mov	sp, r7
 8010b28:	bc80      	pop	{r7}
 8010b2a:	4770      	bx	lr

08010b2c <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8010b2c:	b480      	push	{r7}
 8010b2e:	b083      	sub	sp, #12
 8010b30:	af00      	add	r7, sp, #0
 8010b32:	6078      	str	r0, [r7, #4]
 8010b34:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	2b00      	cmp	r3, #0
 8010b3a:	d002      	beq.n	8010b42 <LinkedListAdd+0x16>
 8010b3c:	683b      	ldr	r3, [r7, #0]
 8010b3e:	2b00      	cmp	r3, #0
 8010b40:	d101      	bne.n	8010b46 <LinkedListAdd+0x1a>
    {
        return false;
 8010b42:	2300      	movs	r3, #0
 8010b44:	e015      	b.n	8010b72 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	681b      	ldr	r3, [r3, #0]
 8010b4a:	2b00      	cmp	r3, #0
 8010b4c:	d102      	bne.n	8010b54 <LinkedListAdd+0x28>
    {
        list->First = element;
 8010b4e:	687b      	ldr	r3, [r7, #4]
 8010b50:	683a      	ldr	r2, [r7, #0]
 8010b52:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 8010b54:	687b      	ldr	r3, [r7, #4]
 8010b56:	685b      	ldr	r3, [r3, #4]
 8010b58:	2b00      	cmp	r3, #0
 8010b5a:	d003      	beq.n	8010b64 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8010b5c:	687b      	ldr	r3, [r7, #4]
 8010b5e:	685b      	ldr	r3, [r3, #4]
 8010b60:	683a      	ldr	r2, [r7, #0]
 8010b62:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 8010b64:	683b      	ldr	r3, [r7, #0]
 8010b66:	2200      	movs	r2, #0
 8010b68:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	683a      	ldr	r2, [r7, #0]
 8010b6e:	605a      	str	r2, [r3, #4]

    return true;
 8010b70:	2301      	movs	r3, #1
}
 8010b72:	4618      	mov	r0, r3
 8010b74:	370c      	adds	r7, #12
 8010b76:	46bd      	mov	sp, r7
 8010b78:	bc80      	pop	{r7}
 8010b7a:	4770      	bx	lr

08010b7c <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8010b7c:	b480      	push	{r7}
 8010b7e:	b085      	sub	sp, #20
 8010b80:	af00      	add	r7, sp, #0
 8010b82:	6078      	str	r0, [r7, #4]
 8010b84:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	2b00      	cmp	r3, #0
 8010b8a:	d002      	beq.n	8010b92 <LinkedListGetPrevious+0x16>
 8010b8c:	683b      	ldr	r3, [r7, #0]
 8010b8e:	2b00      	cmp	r3, #0
 8010b90:	d101      	bne.n	8010b96 <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 8010b92:	2300      	movs	r3, #0
 8010b94:	e016      	b.n	8010bc4 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	681b      	ldr	r3, [r3, #0]
 8010b9a:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8010b9c:	683a      	ldr	r2, [r7, #0]
 8010b9e:	68fb      	ldr	r3, [r7, #12]
 8010ba0:	429a      	cmp	r2, r3
 8010ba2:	d00c      	beq.n	8010bbe <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8010ba4:	e002      	b.n	8010bac <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 8010ba6:	68fb      	ldr	r3, [r7, #12]
 8010ba8:	681b      	ldr	r3, [r3, #0]
 8010baa:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8010bac:	68fb      	ldr	r3, [r7, #12]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d007      	beq.n	8010bc2 <LinkedListGetPrevious+0x46>
 8010bb2:	68fb      	ldr	r3, [r7, #12]
 8010bb4:	681b      	ldr	r3, [r3, #0]
 8010bb6:	683a      	ldr	r2, [r7, #0]
 8010bb8:	429a      	cmp	r2, r3
 8010bba:	d1f4      	bne.n	8010ba6 <LinkedListGetPrevious+0x2a>
 8010bbc:	e001      	b.n	8010bc2 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8010bbe:	2300      	movs	r3, #0
 8010bc0:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8010bc2:	68fb      	ldr	r3, [r7, #12]
}
 8010bc4:	4618      	mov	r0, r3
 8010bc6:	3714      	adds	r7, #20
 8010bc8:	46bd      	mov	sp, r7
 8010bca:	bc80      	pop	{r7}
 8010bcc:	4770      	bx	lr

08010bce <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8010bce:	b580      	push	{r7, lr}
 8010bd0:	b084      	sub	sp, #16
 8010bd2:	af00      	add	r7, sp, #0
 8010bd4:	6078      	str	r0, [r7, #4]
 8010bd6:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	2b00      	cmp	r3, #0
 8010bdc:	d002      	beq.n	8010be4 <LinkedListRemove+0x16>
 8010bde:	683b      	ldr	r3, [r7, #0]
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d101      	bne.n	8010be8 <LinkedListRemove+0x1a>
    {
        return false;
 8010be4:	2300      	movs	r3, #0
 8010be6:	e020      	b.n	8010c2a <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8010be8:	6839      	ldr	r1, [r7, #0]
 8010bea:	6878      	ldr	r0, [r7, #4]
 8010bec:	f7ff ffc6 	bl	8010b7c <LinkedListGetPrevious>
 8010bf0:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8010bf2:	687b      	ldr	r3, [r7, #4]
 8010bf4:	681b      	ldr	r3, [r3, #0]
 8010bf6:	683a      	ldr	r2, [r7, #0]
 8010bf8:	429a      	cmp	r2, r3
 8010bfa:	d103      	bne.n	8010c04 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8010bfc:	683b      	ldr	r3, [r7, #0]
 8010bfe:	681a      	ldr	r2, [r3, #0]
 8010c00:	687b      	ldr	r3, [r7, #4]
 8010c02:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8010c04:	687b      	ldr	r3, [r7, #4]
 8010c06:	685b      	ldr	r3, [r3, #4]
 8010c08:	683a      	ldr	r2, [r7, #0]
 8010c0a:	429a      	cmp	r2, r3
 8010c0c:	d102      	bne.n	8010c14 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8010c0e:	687b      	ldr	r3, [r7, #4]
 8010c10:	68fa      	ldr	r2, [r7, #12]
 8010c12:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8010c14:	68fb      	ldr	r3, [r7, #12]
 8010c16:	2b00      	cmp	r3, #0
 8010c18:	d003      	beq.n	8010c22 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8010c1a:	683b      	ldr	r3, [r7, #0]
 8010c1c:	681a      	ldr	r2, [r3, #0]
 8010c1e:	68fb      	ldr	r3, [r7, #12]
 8010c20:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8010c22:	683b      	ldr	r3, [r7, #0]
 8010c24:	2200      	movs	r2, #0
 8010c26:	601a      	str	r2, [r3, #0]

    return true;
 8010c28:	2301      	movs	r3, #1
}
 8010c2a:	4618      	mov	r0, r3
 8010c2c:	3710      	adds	r7, #16
 8010c2e:	46bd      	mov	sp, r7
 8010c30:	bd80      	pop	{r7, pc}

08010c32 <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8010c32:	b480      	push	{r7}
 8010c34:	b083      	sub	sp, #12
 8010c36:	af00      	add	r7, sp, #0
 8010c38:	4603      	mov	r3, r0
 8010c3a:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8010c3c:	79fb      	ldrb	r3, [r7, #7]
 8010c3e:	2b05      	cmp	r3, #5
 8010c40:	d004      	beq.n	8010c4c <IsSticky+0x1a>
 8010c42:	2b05      	cmp	r3, #5
 8010c44:	db04      	blt.n	8010c50 <IsSticky+0x1e>
 8010c46:	3b08      	subs	r3, #8
 8010c48:	2b02      	cmp	r3, #2
 8010c4a:	d801      	bhi.n	8010c50 <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 8010c4c:	2301      	movs	r3, #1
 8010c4e:	e000      	b.n	8010c52 <IsSticky+0x20>
        default:
            return false;
 8010c50:	2300      	movs	r3, #0
    }
}
 8010c52:	4618      	mov	r0, r3
 8010c54:	370c      	adds	r7, #12
 8010c56:	46bd      	mov	sp, r7
 8010c58:	bc80      	pop	{r7}
 8010c5a:	4770      	bx	lr

08010c5c <NvmCtxCallback>:

/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
 8010c5c:	b580      	push	{r7, lr}
 8010c5e:	af00      	add	r7, sp, #0
    if( CommandsNvmCtxChanged != NULL )
 8010c60:	4b04      	ldr	r3, [pc, #16]	; (8010c74 <NvmCtxCallback+0x18>)
 8010c62:	681b      	ldr	r3, [r3, #0]
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	d002      	beq.n	8010c6e <NvmCtxCallback+0x12>
    {
        CommandsNvmCtxChanged( );
 8010c68:	4b02      	ldr	r3, [pc, #8]	; (8010c74 <NvmCtxCallback+0x18>)
 8010c6a:	681b      	ldr	r3, [r3, #0]
 8010c6c:	4798      	blx	r3
    }
}
 8010c6e:	bf00      	nop
 8010c70:	bd80      	pop	{r7, pc}
 8010c72:	bf00      	nop
 8010c74:	20000b00 	.word	0x20000b00

08010c78 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( LoRaMacCommandsNvmEvent commandsNvmCtxChanged )
{
 8010c78:	b580      	push	{r7, lr}
 8010c7a:	b082      	sub	sp, #8
 8010c7c:	af00      	add	r7, sp, #0
 8010c7e:	6078      	str	r0, [r7, #4]
    // Initialize with default
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 8010c80:	22fc      	movs	r2, #252	; 0xfc
 8010c82:	2100      	movs	r1, #0
 8010c84:	4806      	ldr	r0, [pc, #24]	; (8010ca0 <LoRaMacCommandsInit+0x28>)
 8010c86:	f005 fb65 	bl	8016354 <memset1>

    LinkedListInit( &NvmCtx.MacCommandList );
 8010c8a:	4805      	ldr	r0, [pc, #20]	; (8010ca0 <LoRaMacCommandsInit+0x28>)
 8010c8c:	f7ff ff39 	bl	8010b02 <LinkedListInit>

    // Assign callback
    CommandsNvmCtxChanged = commandsNvmCtxChanged;
 8010c90:	4a04      	ldr	r2, [pc, #16]	; (8010ca4 <LoRaMacCommandsInit+0x2c>)
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	6013      	str	r3, [r2, #0]

    return LORAMAC_COMMANDS_SUCCESS;
 8010c96:	2300      	movs	r3, #0
}
 8010c98:	4618      	mov	r0, r3
 8010c9a:	3708      	adds	r7, #8
 8010c9c:	46bd      	mov	sp, r7
 8010c9e:	bd80      	pop	{r7, pc}
 8010ca0:	20000b04 	.word	0x20000b04
 8010ca4:	20000b00 	.word	0x20000b00

08010ca8 <LoRaMacCommandsRestoreNvmCtx>:

LoRaMacCommandStatus_t LoRaMacCommandsRestoreNvmCtx( void* commandsNvmCtx )
{
 8010ca8:	b580      	push	{r7, lr}
 8010caa:	b082      	sub	sp, #8
 8010cac:	af00      	add	r7, sp, #0
 8010cae:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( commandsNvmCtx != NULL )
 8010cb0:	687b      	ldr	r3, [r7, #4]
 8010cb2:	2b00      	cmp	r3, #0
 8010cb4:	d006      	beq.n	8010cc4 <LoRaMacCommandsRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCtx, ( uint8_t* )commandsNvmCtx, sizeof( NvmCtx ) );
 8010cb6:	22fc      	movs	r2, #252	; 0xfc
 8010cb8:	6879      	ldr	r1, [r7, #4]
 8010cba:	4805      	ldr	r0, [pc, #20]	; (8010cd0 <LoRaMacCommandsRestoreNvmCtx+0x28>)
 8010cbc:	f005 fb0f 	bl	80162de <memcpy1>
        return LORAMAC_COMMANDS_SUCCESS;
 8010cc0:	2300      	movs	r3, #0
 8010cc2:	e000      	b.n	8010cc6 <LoRaMacCommandsRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010cc4:	2301      	movs	r3, #1
    }
}
 8010cc6:	4618      	mov	r0, r3
 8010cc8:	3708      	adds	r7, #8
 8010cca:	46bd      	mov	sp, r7
 8010ccc:	bd80      	pop	{r7, pc}
 8010cce:	bf00      	nop
 8010cd0:	20000b04 	.word	0x20000b04

08010cd4 <LoRaMacCommandsGetNvmCtx>:

void* LoRaMacCommandsGetNvmCtx( size_t* commandsNvmCtxSize )
{
 8010cd4:	b480      	push	{r7}
 8010cd6:	b083      	sub	sp, #12
 8010cd8:	af00      	add	r7, sp, #0
 8010cda:	6078      	str	r0, [r7, #4]
    *commandsNvmCtxSize = sizeof( NvmCtx );
 8010cdc:	687b      	ldr	r3, [r7, #4]
 8010cde:	22fc      	movs	r2, #252	; 0xfc
 8010ce0:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8010ce2:	4b03      	ldr	r3, [pc, #12]	; (8010cf0 <LoRaMacCommandsGetNvmCtx+0x1c>)
}
 8010ce4:	4618      	mov	r0, r3
 8010ce6:	370c      	adds	r7, #12
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	bc80      	pop	{r7}
 8010cec:	4770      	bx	lr
 8010cee:	bf00      	nop
 8010cf0:	20000b04 	.word	0x20000b04

08010cf4 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8010cf4:	b580      	push	{r7, lr}
 8010cf6:	b086      	sub	sp, #24
 8010cf8:	af00      	add	r7, sp, #0
 8010cfa:	4603      	mov	r3, r0
 8010cfc:	60b9      	str	r1, [r7, #8]
 8010cfe:	607a      	str	r2, [r7, #4]
 8010d00:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8010d02:	68bb      	ldr	r3, [r7, #8]
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d101      	bne.n	8010d0c <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010d08:	2301      	movs	r3, #1
 8010d0a:	e035      	b.n	8010d78 <LoRaMacCommandsAddCmd+0x84>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8010d0c:	f7ff febe 	bl	8010a8c <MallocNewMacCommandSlot>
 8010d10:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8010d12:	697b      	ldr	r3, [r7, #20]
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d101      	bne.n	8010d1c <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8010d18:	2302      	movs	r3, #2
 8010d1a:	e02d      	b.n	8010d78 <LoRaMacCommandsAddCmd+0x84>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &NvmCtx.MacCommandList, newCmd ) == false )
 8010d1c:	6979      	ldr	r1, [r7, #20]
 8010d1e:	4818      	ldr	r0, [pc, #96]	; (8010d80 <LoRaMacCommandsAddCmd+0x8c>)
 8010d20:	f7ff ff04 	bl	8010b2c <LinkedListAdd>
 8010d24:	4603      	mov	r3, r0
 8010d26:	f083 0301 	eor.w	r3, r3, #1
 8010d2a:	b2db      	uxtb	r3, r3
 8010d2c:	2b00      	cmp	r3, #0
 8010d2e:	d001      	beq.n	8010d34 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8010d30:	2305      	movs	r3, #5
 8010d32:	e021      	b.n	8010d78 <LoRaMacCommandsAddCmd+0x84>
    }

    // Set Values
    newCmd->CID = cid;
 8010d34:	697b      	ldr	r3, [r7, #20]
 8010d36:	7bfa      	ldrb	r2, [r7, #15]
 8010d38:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 8010d3a:	697b      	ldr	r3, [r7, #20]
 8010d3c:	687a      	ldr	r2, [r7, #4]
 8010d3e:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8010d40:	697b      	ldr	r3, [r7, #20]
 8010d42:	3305      	adds	r3, #5
 8010d44:	687a      	ldr	r2, [r7, #4]
 8010d46:	b292      	uxth	r2, r2
 8010d48:	68b9      	ldr	r1, [r7, #8]
 8010d4a:	4618      	mov	r0, r3
 8010d4c:	f005 fac7 	bl	80162de <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8010d50:	7bfb      	ldrb	r3, [r7, #15]
 8010d52:	4618      	mov	r0, r3
 8010d54:	f7ff ff6d 	bl	8010c32 <IsSticky>
 8010d58:	4603      	mov	r3, r0
 8010d5a:	461a      	mov	r2, r3
 8010d5c:	697b      	ldr	r3, [r7, #20]
 8010d5e:	731a      	strb	r2, [r3, #12]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8010d60:	4b07      	ldr	r3, [pc, #28]	; (8010d80 <LoRaMacCommandsAddCmd+0x8c>)
 8010d62:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8010d66:	687b      	ldr	r3, [r7, #4]
 8010d68:	4413      	add	r3, r2
 8010d6a:	3301      	adds	r3, #1
 8010d6c:	4a04      	ldr	r2, [pc, #16]	; (8010d80 <LoRaMacCommandsAddCmd+0x8c>)
 8010d6e:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    NvmCtxCallback( );
 8010d72:	f7ff ff73 	bl	8010c5c <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8010d76:	2300      	movs	r3, #0
}
 8010d78:	4618      	mov	r0, r3
 8010d7a:	3718      	adds	r7, #24
 8010d7c:	46bd      	mov	sp, r7
 8010d7e:	bd80      	pop	{r7, pc}
 8010d80:	20000b04 	.word	0x20000b04

08010d84 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8010d84:	b580      	push	{r7, lr}
 8010d86:	b082      	sub	sp, #8
 8010d88:	af00      	add	r7, sp, #0
 8010d8a:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8010d8c:	687b      	ldr	r3, [r7, #4]
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d101      	bne.n	8010d96 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010d92:	2301      	movs	r3, #1
 8010d94:	e023      	b.n	8010dde <LoRaMacCommandsRemoveCmd+0x5a>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
 8010d96:	6879      	ldr	r1, [r7, #4]
 8010d98:	4813      	ldr	r0, [pc, #76]	; (8010de8 <LoRaMacCommandsRemoveCmd+0x64>)
 8010d9a:	f7ff ff18 	bl	8010bce <LinkedListRemove>
 8010d9e:	4603      	mov	r3, r0
 8010da0:	f083 0301 	eor.w	r3, r3, #1
 8010da4:	b2db      	uxtb	r3, r3
 8010da6:	2b00      	cmp	r3, #0
 8010da8:	d001      	beq.n	8010dae <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8010daa:	2303      	movs	r3, #3
 8010dac:	e017      	b.n	8010dde <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8010dae:	4b0e      	ldr	r3, [pc, #56]	; (8010de8 <LoRaMacCommandsRemoveCmd+0x64>)
 8010db0:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8010db4:	687b      	ldr	r3, [r7, #4]
 8010db6:	689b      	ldr	r3, [r3, #8]
 8010db8:	1ad3      	subs	r3, r2, r3
 8010dba:	3b01      	subs	r3, #1
 8010dbc:	4a0a      	ldr	r2, [pc, #40]	; (8010de8 <LoRaMacCommandsRemoveCmd+0x64>)
 8010dbe:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8010dc2:	6878      	ldr	r0, [r7, #4]
 8010dc4:	f7ff fe8a 	bl	8010adc <FreeMacCommandSlot>
 8010dc8:	4603      	mov	r3, r0
 8010dca:	f083 0301 	eor.w	r3, r3, #1
 8010dce:	b2db      	uxtb	r3, r3
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d001      	beq.n	8010dd8 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8010dd4:	2305      	movs	r3, #5
 8010dd6:	e002      	b.n	8010dde <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtxCallback( );
 8010dd8:	f7ff ff40 	bl	8010c5c <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8010ddc:	2300      	movs	r3, #0
}
 8010dde:	4618      	mov	r0, r3
 8010de0:	3708      	adds	r7, #8
 8010de2:	46bd      	mov	sp, r7
 8010de4:	bd80      	pop	{r7, pc}
 8010de6:	bf00      	nop
 8010de8:	20000b04 	.word	0x20000b04

08010dec <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8010dec:	b580      	push	{r7, lr}
 8010dee:	b082      	sub	sp, #8
 8010df0:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 8010df2:	4b10      	ldr	r3, [pc, #64]	; (8010e34 <LoRaMacCommandsRemoveNoneStickyCmds+0x48>)
 8010df4:	681b      	ldr	r3, [r3, #0]
 8010df6:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8010df8:	e012      	b.n	8010e20 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 8010dfa:	687b      	ldr	r3, [r7, #4]
 8010dfc:	7b1b      	ldrb	r3, [r3, #12]
 8010dfe:	f083 0301 	eor.w	r3, r3, #1
 8010e02:	b2db      	uxtb	r3, r3
 8010e04:	2b00      	cmp	r3, #0
 8010e06:	d008      	beq.n	8010e1a <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8010e08:	687b      	ldr	r3, [r7, #4]
 8010e0a:	681b      	ldr	r3, [r3, #0]
 8010e0c:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8010e0e:	6878      	ldr	r0, [r7, #4]
 8010e10:	f7ff ffb8 	bl	8010d84 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8010e14:	683b      	ldr	r3, [r7, #0]
 8010e16:	607b      	str	r3, [r7, #4]
 8010e18:	e002      	b.n	8010e20 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 8010e1a:	687b      	ldr	r3, [r7, #4]
 8010e1c:	681b      	ldr	r3, [r3, #0]
 8010e1e:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	2b00      	cmp	r3, #0
 8010e24:	d1e9      	bne.n	8010dfa <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    NvmCtxCallback( );
 8010e26:	f7ff ff19 	bl	8010c5c <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8010e2a:	2300      	movs	r3, #0
}
 8010e2c:	4618      	mov	r0, r3
 8010e2e:	3708      	adds	r7, #8
 8010e30:	46bd      	mov	sp, r7
 8010e32:	bd80      	pop	{r7, pc}
 8010e34:	20000b04 	.word	0x20000b04

08010e38 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8010e38:	b580      	push	{r7, lr}
 8010e3a:	b082      	sub	sp, #8
 8010e3c:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 8010e3e:	4b0f      	ldr	r3, [pc, #60]	; (8010e7c <LoRaMacCommandsRemoveStickyAnsCmds+0x44>)
 8010e40:	681b      	ldr	r3, [r3, #0]
 8010e42:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8010e44:	e00f      	b.n	8010e66 <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 8010e4c:	687b      	ldr	r3, [r7, #4]
 8010e4e:	791b      	ldrb	r3, [r3, #4]
 8010e50:	4618      	mov	r0, r3
 8010e52:	f7ff feee 	bl	8010c32 <IsSticky>
 8010e56:	4603      	mov	r3, r0
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d002      	beq.n	8010e62 <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8010e5c:	6878      	ldr	r0, [r7, #4]
 8010e5e:	f7ff ff91 	bl	8010d84 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 8010e62:	683b      	ldr	r3, [r7, #0]
 8010e64:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8010e66:	687b      	ldr	r3, [r7, #4]
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d1ec      	bne.n	8010e46 <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    NvmCtxCallback( );
 8010e6c:	f7ff fef6 	bl	8010c5c <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8010e70:	2300      	movs	r3, #0
}
 8010e72:	4618      	mov	r0, r3
 8010e74:	3708      	adds	r7, #8
 8010e76:	46bd      	mov	sp, r7
 8010e78:	bd80      	pop	{r7, pc}
 8010e7a:	bf00      	nop
 8010e7c:	20000b04 	.word	0x20000b04

08010e80 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8010e80:	b480      	push	{r7}
 8010e82:	b083      	sub	sp, #12
 8010e84:	af00      	add	r7, sp, #0
 8010e86:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8010e88:	687b      	ldr	r3, [r7, #4]
 8010e8a:	2b00      	cmp	r3, #0
 8010e8c:	d101      	bne.n	8010e92 <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010e8e:	2301      	movs	r3, #1
 8010e90:	e005      	b.n	8010e9e <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = NvmCtx.SerializedCmdsSize;
 8010e92:	4b05      	ldr	r3, [pc, #20]	; (8010ea8 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8010e94:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8010e9c:	2300      	movs	r3, #0
}
 8010e9e:	4618      	mov	r0, r3
 8010ea0:	370c      	adds	r7, #12
 8010ea2:	46bd      	mov	sp, r7
 8010ea4:	bc80      	pop	{r7}
 8010ea6:	4770      	bx	lr
 8010ea8:	20000b04 	.word	0x20000b04

08010eac <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8010eac:	b580      	push	{r7, lr}
 8010eae:	b088      	sub	sp, #32
 8010eb0:	af00      	add	r7, sp, #0
 8010eb2:	60f8      	str	r0, [r7, #12]
 8010eb4:	60b9      	str	r1, [r7, #8]
 8010eb6:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = NvmCtx.MacCommandList.First;
 8010eb8:	4b25      	ldr	r3, [pc, #148]	; (8010f50 <LoRaMacCommandsSerializeCmds+0xa4>)
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8010ebe:	2300      	movs	r3, #0
 8010ec0:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	2b00      	cmp	r3, #0
 8010ec6:	d002      	beq.n	8010ece <LoRaMacCommandsSerializeCmds+0x22>
 8010ec8:	68bb      	ldr	r3, [r7, #8]
 8010eca:	2b00      	cmp	r3, #0
 8010ecc:	d126      	bne.n	8010f1c <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010ece:	2301      	movs	r3, #1
 8010ed0:	e039      	b.n	8010f46 <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8010ed2:	7efb      	ldrb	r3, [r7, #27]
 8010ed4:	68fa      	ldr	r2, [r7, #12]
 8010ed6:	1ad2      	subs	r2, r2, r3
 8010ed8:	69fb      	ldr	r3, [r7, #28]
 8010eda:	689b      	ldr	r3, [r3, #8]
 8010edc:	3301      	adds	r3, #1
 8010ede:	429a      	cmp	r2, r3
 8010ee0:	d320      	bcc.n	8010f24 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8010ee2:	7efb      	ldrb	r3, [r7, #27]
 8010ee4:	1c5a      	adds	r2, r3, #1
 8010ee6:	76fa      	strb	r2, [r7, #27]
 8010ee8:	461a      	mov	r2, r3
 8010eea:	687b      	ldr	r3, [r7, #4]
 8010eec:	4413      	add	r3, r2
 8010eee:	69fa      	ldr	r2, [r7, #28]
 8010ef0:	7912      	ldrb	r2, [r2, #4]
 8010ef2:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8010ef4:	7efb      	ldrb	r3, [r7, #27]
 8010ef6:	687a      	ldr	r2, [r7, #4]
 8010ef8:	18d0      	adds	r0, r2, r3
 8010efa:	69fb      	ldr	r3, [r7, #28]
 8010efc:	1d59      	adds	r1, r3, #5
 8010efe:	69fb      	ldr	r3, [r7, #28]
 8010f00:	689b      	ldr	r3, [r3, #8]
 8010f02:	b29b      	uxth	r3, r3
 8010f04:	461a      	mov	r2, r3
 8010f06:	f005 f9ea 	bl	80162de <memcpy1>
            itr += curElement->PayloadSize;
 8010f0a:	69fb      	ldr	r3, [r7, #28]
 8010f0c:	689b      	ldr	r3, [r3, #8]
 8010f0e:	b2da      	uxtb	r2, r3
 8010f10:	7efb      	ldrb	r3, [r7, #27]
 8010f12:	4413      	add	r3, r2
 8010f14:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 8010f16:	69fb      	ldr	r3, [r7, #28]
 8010f18:	681b      	ldr	r3, [r3, #0]
 8010f1a:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8010f1c:	69fb      	ldr	r3, [r7, #28]
 8010f1e:	2b00      	cmp	r3, #0
 8010f20:	d1d7      	bne.n	8010ed2 <LoRaMacCommandsSerializeCmds+0x26>
 8010f22:	e009      	b.n	8010f38 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8010f24:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 8010f26:	e007      	b.n	8010f38 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8010f28:	69fb      	ldr	r3, [r7, #28]
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8010f2e:	69f8      	ldr	r0, [r7, #28]
 8010f30:	f7ff ff28 	bl	8010d84 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8010f34:	697b      	ldr	r3, [r7, #20]
 8010f36:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8010f38:	69fb      	ldr	r3, [r7, #28]
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d1f4      	bne.n	8010f28 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8010f3e:	68b8      	ldr	r0, [r7, #8]
 8010f40:	f7ff ff9e 	bl	8010e80 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8010f44:	2300      	movs	r3, #0
}
 8010f46:	4618      	mov	r0, r3
 8010f48:	3720      	adds	r7, #32
 8010f4a:	46bd      	mov	sp, r7
 8010f4c:	bd80      	pop	{r7, pc}
 8010f4e:	bf00      	nop
 8010f50:	20000b04 	.word	0x20000b04

08010f54 <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 8010f54:	b480      	push	{r7}
 8010f56:	b085      	sub	sp, #20
 8010f58:	af00      	add	r7, sp, #0
 8010f5a:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	d101      	bne.n	8010f66 <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8010f62:	2301      	movs	r3, #1
 8010f64:	e016      	b.n	8010f94 <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 8010f66:	4b0e      	ldr	r3, [pc, #56]	; (8010fa0 <LoRaMacCommandsStickyCmdsPending+0x4c>)
 8010f68:	681b      	ldr	r3, [r3, #0]
 8010f6a:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 8010f6c:	687b      	ldr	r3, [r7, #4]
 8010f6e:	2200      	movs	r2, #0
 8010f70:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 8010f72:	e00b      	b.n	8010f8c <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 8010f74:	68fb      	ldr	r3, [r7, #12]
 8010f76:	7b1b      	ldrb	r3, [r3, #12]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d004      	beq.n	8010f86 <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	2201      	movs	r2, #1
 8010f80:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 8010f82:	2300      	movs	r3, #0
 8010f84:	e006      	b.n	8010f94 <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 8010f86:	68fb      	ldr	r3, [r7, #12]
 8010f88:	681b      	ldr	r3, [r3, #0]
 8010f8a:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 8010f8c:	68fb      	ldr	r3, [r7, #12]
 8010f8e:	2b00      	cmp	r3, #0
 8010f90:	d1f0      	bne.n	8010f74 <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8010f92:	2300      	movs	r3, #0
}
 8010f94:	4618      	mov	r0, r3
 8010f96:	3714      	adds	r7, #20
 8010f98:	46bd      	mov	sp, r7
 8010f9a:	bc80      	pop	{r7}
 8010f9c:	4770      	bx	lr
 8010f9e:	bf00      	nop
 8010fa0:	20000b04 	.word	0x20000b04

08010fa4 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8010fa4:	b480      	push	{r7}
 8010fa6:	b085      	sub	sp, #20
 8010fa8:	af00      	add	r7, sp, #0
 8010faa:	4603      	mov	r3, r0
 8010fac:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8010fae:	2300      	movs	r3, #0
 8010fb0:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8010fb2:	79fb      	ldrb	r3, [r7, #7]
 8010fb4:	3b02      	subs	r3, #2
 8010fb6:	2b11      	cmp	r3, #17
 8010fb8:	d850      	bhi.n	801105c <LoRaMacCommandsGetCmdSize+0xb8>
 8010fba:	a201      	add	r2, pc, #4	; (adr r2, 8010fc0 <LoRaMacCommandsGetCmdSize+0x1c>)
 8010fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010fc0:	08011009 	.word	0x08011009
 8010fc4:	0801100f 	.word	0x0801100f
 8010fc8:	08011015 	.word	0x08011015
 8010fcc:	0801101b 	.word	0x0801101b
 8010fd0:	08011021 	.word	0x08011021
 8010fd4:	08011027 	.word	0x08011027
 8010fd8:	0801102d 	.word	0x0801102d
 8010fdc:	08011033 	.word	0x08011033
 8010fe0:	08011039 	.word	0x08011039
 8010fe4:	0801105d 	.word	0x0801105d
 8010fe8:	0801105d 	.word	0x0801105d
 8010fec:	0801103f 	.word	0x0801103f
 8010ff0:	0801105d 	.word	0x0801105d
 8010ff4:	0801105d 	.word	0x0801105d
 8010ff8:	08011045 	.word	0x08011045
 8010ffc:	0801104b 	.word	0x0801104b
 8011000:	08011051 	.word	0x08011051
 8011004:	08011057 	.word	0x08011057
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8011008:	2303      	movs	r3, #3
 801100a:	73fb      	strb	r3, [r7, #15]
            break;
 801100c:	e027      	b.n	801105e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 801100e:	2305      	movs	r3, #5
 8011010:	73fb      	strb	r3, [r7, #15]
            break;
 8011012:	e024      	b.n	801105e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8011014:	2302      	movs	r3, #2
 8011016:	73fb      	strb	r3, [r7, #15]
            break;
 8011018:	e021      	b.n	801105e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 801101a:	2305      	movs	r3, #5
 801101c:	73fb      	strb	r3, [r7, #15]
            break;
 801101e:	e01e      	b.n	801105e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8011020:	2301      	movs	r3, #1
 8011022:	73fb      	strb	r3, [r7, #15]
            break;
 8011024:	e01b      	b.n	801105e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8011026:	2306      	movs	r3, #6
 8011028:	73fb      	strb	r3, [r7, #15]
            break;
 801102a:	e018      	b.n	801105e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 801102c:	2302      	movs	r3, #2
 801102e:	73fb      	strb	r3, [r7, #15]
            break;
 8011030:	e015      	b.n	801105e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8011032:	2302      	movs	r3, #2
 8011034:	73fb      	strb	r3, [r7, #15]
            break;
 8011036:	e012      	b.n	801105e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8011038:	2305      	movs	r3, #5
 801103a:	73fb      	strb	r3, [r7, #15]
            break;
 801103c:	e00f      	b.n	801105e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 801103e:	2306      	movs	r3, #6
 8011040:	73fb      	strb	r3, [r7, #15]
            break;
 8011042:	e00c      	b.n	801105e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8011044:	2301      	movs	r3, #1
 8011046:	73fb      	strb	r3, [r7, #15]
            break;
 8011048:	e009      	b.n	801105e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 801104a:	2305      	movs	r3, #5
 801104c:	73fb      	strb	r3, [r7, #15]
            break;
 801104e:	e006      	b.n	801105e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8011050:	2304      	movs	r3, #4
 8011052:	73fb      	strb	r3, [r7, #15]
            break;
 8011054:	e003      	b.n	801105e <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 8011056:	2304      	movs	r3, #4
 8011058:	73fb      	strb	r3, [r7, #15]
            break;
 801105a:	e000      	b.n	801105e <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 801105c:	bf00      	nop
        }
    }
    return cidSize;
 801105e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011060:	4618      	mov	r0, r3
 8011062:	3714      	adds	r7, #20
 8011064:	46bd      	mov	sp, r7
 8011066:	bc80      	pop	{r7}
 8011068:	4770      	bx	lr
 801106a:	bf00      	nop

0801106c <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 801106c:	b480      	push	{r7}
 801106e:	b083      	sub	sp, #12
 8011070:	af00      	add	r7, sp, #0
 8011072:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8011074:	4b09      	ldr	r3, [pc, #36]	; (801109c <IncreaseBufferPointer+0x30>)
 8011076:	691b      	ldr	r3, [r3, #16]
 8011078:	3310      	adds	r3, #16
 801107a:	687a      	ldr	r2, [r7, #4]
 801107c:	429a      	cmp	r2, r3
 801107e:	d103      	bne.n	8011088 <IncreaseBufferPointer+0x1c>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8011080:	4b06      	ldr	r3, [pc, #24]	; (801109c <IncreaseBufferPointer+0x30>)
 8011082:	691b      	ldr	r3, [r3, #16]
 8011084:	607b      	str	r3, [r7, #4]
 8011086:	e002      	b.n	801108e <IncreaseBufferPointer+0x22>
    }
    else
    {
        // Increase
        bufferPointer++;
 8011088:	687b      	ldr	r3, [r7, #4]
 801108a:	3304      	adds	r3, #4
 801108c:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 801108e:	687b      	ldr	r3, [r7, #4]
}
 8011090:	4618      	mov	r0, r3
 8011092:	370c      	adds	r7, #12
 8011094:	46bd      	mov	sp, r7
 8011096:	bc80      	pop	{r7}
 8011098:	4770      	bx	lr
 801109a:	bf00      	nop
 801109c:	20000c18 	.word	0x20000c18

080110a0 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 80110a0:	b480      	push	{r7}
 80110a2:	b083      	sub	sp, #12
 80110a4:	af00      	add	r7, sp, #0
 80110a6:	4603      	mov	r3, r0
 80110a8:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 80110aa:	79fb      	ldrb	r3, [r7, #7]
 80110ac:	2b00      	cmp	r3, #0
 80110ae:	d101      	bne.n	80110b4 <IsListEmpty+0x14>
    {
        return true;
 80110b0:	2301      	movs	r3, #1
 80110b2:	e000      	b.n	80110b6 <IsListEmpty+0x16>
    }
    return false;
 80110b4:	2300      	movs	r3, #0
}
 80110b6:	4618      	mov	r0, r3
 80110b8:	370c      	adds	r7, #12
 80110ba:	46bd      	mov	sp, r7
 80110bc:	bc80      	pop	{r7}
 80110be:	4770      	bx	lr

080110c0 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 80110c0:	b480      	push	{r7}
 80110c2:	b083      	sub	sp, #12
 80110c4:	af00      	add	r7, sp, #0
 80110c6:	4603      	mov	r3, r0
 80110c8:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 80110ca:	79fb      	ldrb	r3, [r7, #7]
 80110cc:	2b04      	cmp	r3, #4
 80110ce:	d901      	bls.n	80110d4 <IsListFull+0x14>
    {
        return true;
 80110d0:	2301      	movs	r3, #1
 80110d2:	e000      	b.n	80110d6 <IsListFull+0x16>
    }
    return false;
 80110d4:	2300      	movs	r3, #0
}
 80110d6:	4618      	mov	r0, r3
 80110d8:	370c      	adds	r7, #12
 80110da:	46bd      	mov	sp, r7
 80110dc:	bc80      	pop	{r7}
 80110de:	4770      	bx	lr

080110e0 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 80110e0:	b580      	push	{r7, lr}
 80110e2:	b086      	sub	sp, #24
 80110e4:	af00      	add	r7, sp, #0
 80110e6:	4603      	mov	r3, r0
 80110e8:	60b9      	str	r1, [r7, #8]
 80110ea:	607a      	str	r2, [r7, #4]
 80110ec:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 80110ee:	68bb      	ldr	r3, [r7, #8]
 80110f0:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80110f2:	4b13      	ldr	r3, [pc, #76]	; (8011140 <GetElement+0x60>)
 80110f4:	691b      	ldr	r3, [r3, #16]
 80110f6:	7d1b      	ldrb	r3, [r3, #20]
 80110f8:	4618      	mov	r0, r3
 80110fa:	f7ff ffd1 	bl	80110a0 <IsListEmpty>
 80110fe:	4603      	mov	r3, r0
 8011100:	2b00      	cmp	r3, #0
 8011102:	d001      	beq.n	8011108 <GetElement+0x28>
    {
        return NULL;
 8011104:	2300      	movs	r3, #0
 8011106:	e017      	b.n	8011138 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 8011108:	2300      	movs	r3, #0
 801110a:	74fb      	strb	r3, [r7, #19]
 801110c:	e00d      	b.n	801112a <GetElement+0x4a>
    {
        if( element->Request == request )
 801110e:	697b      	ldr	r3, [r7, #20]
 8011110:	781b      	ldrb	r3, [r3, #0]
 8011112:	7bfa      	ldrb	r2, [r7, #15]
 8011114:	429a      	cmp	r2, r3
 8011116:	d101      	bne.n	801111c <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8011118:	697b      	ldr	r3, [r7, #20]
 801111a:	e00d      	b.n	8011138 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 801111c:	6978      	ldr	r0, [r7, #20]
 801111e:	f7ff ffa5 	bl	801106c <IncreaseBufferPointer>
 8011122:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 8011124:	7cfb      	ldrb	r3, [r7, #19]
 8011126:	3301      	adds	r3, #1
 8011128:	74fb      	strb	r3, [r7, #19]
 801112a:	4b05      	ldr	r3, [pc, #20]	; (8011140 <GetElement+0x60>)
 801112c:	691b      	ldr	r3, [r3, #16]
 801112e:	7d1b      	ldrb	r3, [r3, #20]
 8011130:	7cfa      	ldrb	r2, [r7, #19]
 8011132:	429a      	cmp	r2, r3
 8011134:	d3eb      	bcc.n	801110e <GetElement+0x2e>
    }

    return NULL;
 8011136:	2300      	movs	r3, #0
}
 8011138:	4618      	mov	r0, r3
 801113a:	3718      	adds	r7, #24
 801113c:	46bd      	mov	sp, r7
 801113e:	bd80      	pop	{r7, pc}
 8011140:	20000c18 	.word	0x20000c18

08011144 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives, LoRaMacConfirmQueueNvmEvent confirmQueueNvmCtxChanged )
{
 8011144:	b580      	push	{r7, lr}
 8011146:	b082      	sub	sp, #8
 8011148:	af00      	add	r7, sp, #0
 801114a:	6078      	str	r0, [r7, #4]
 801114c:	6039      	str	r1, [r7, #0]
    ConfirmQueueCtx.Primitives = primitives;
 801114e:	4a13      	ldr	r2, [pc, #76]	; (801119c <LoRaMacConfirmQueueInit+0x58>)
 8011150:	687b      	ldr	r3, [r7, #4]
 8011152:	6013      	str	r3, [r2, #0]

    // Assign nvm context
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;
 8011154:	4b11      	ldr	r3, [pc, #68]	; (801119c <LoRaMacConfirmQueueInit+0x58>)
 8011156:	4a12      	ldr	r2, [pc, #72]	; (80111a0 <LoRaMacConfirmQueueInit+0x5c>)
 8011158:	611a      	str	r2, [r3, #16]

    // Init counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 801115a:	4b10      	ldr	r3, [pc, #64]	; (801119c <LoRaMacConfirmQueueInit+0x58>)
 801115c:	691b      	ldr	r3, [r3, #16]
 801115e:	2200      	movs	r2, #0
 8011160:	751a      	strb	r2, [r3, #20]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8011162:	4b0e      	ldr	r3, [pc, #56]	; (801119c <LoRaMacConfirmQueueInit+0x58>)
 8011164:	691b      	ldr	r3, [r3, #16]
 8011166:	461a      	mov	r2, r3
 8011168:	4b0c      	ldr	r3, [pc, #48]	; (801119c <LoRaMacConfirmQueueInit+0x58>)
 801116a:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 801116c:	4b0b      	ldr	r3, [pc, #44]	; (801119c <LoRaMacConfirmQueueInit+0x58>)
 801116e:	691b      	ldr	r3, [r3, #16]
 8011170:	461a      	mov	r2, r3
 8011172:	4b0a      	ldr	r3, [pc, #40]	; (801119c <LoRaMacConfirmQueueInit+0x58>)
 8011174:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 8011176:	4b09      	ldr	r3, [pc, #36]	; (801119c <LoRaMacConfirmQueueInit+0x58>)
 8011178:	691b      	ldr	r3, [r3, #16]
 801117a:	2214      	movs	r2, #20
 801117c:	21ff      	movs	r1, #255	; 0xff
 801117e:	4618      	mov	r0, r3
 8011180:	f005 f8e8 	bl	8016354 <memset1>

    // Common status
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011184:	4b05      	ldr	r3, [pc, #20]	; (801119c <LoRaMacConfirmQueueInit+0x58>)
 8011186:	691b      	ldr	r3, [r3, #16]
 8011188:	2201      	movs	r2, #1
 801118a:	755a      	strb	r2, [r3, #21]

    // Assign callback
    ConfirmQueueCtx.LoRaMacConfirmQueueNvmEvent = confirmQueueNvmCtxChanged;
 801118c:	4a03      	ldr	r2, [pc, #12]	; (801119c <LoRaMacConfirmQueueInit+0x58>)
 801118e:	683b      	ldr	r3, [r7, #0]
 8011190:	60d3      	str	r3, [r2, #12]
}
 8011192:	bf00      	nop
 8011194:	3708      	adds	r7, #8
 8011196:	46bd      	mov	sp, r7
 8011198:	bd80      	pop	{r7, pc}
 801119a:	bf00      	nop
 801119c:	20000c18 	.word	0x20000c18
 80111a0:	20000c00 	.word	0x20000c00

080111a4 <LoRaMacConfirmQueueRestoreNvmCtx>:

bool LoRaMacConfirmQueueRestoreNvmCtx( void* confirmQueueNvmCtx )
{
 80111a4:	b580      	push	{r7, lr}
 80111a6:	b082      	sub	sp, #8
 80111a8:	af00      	add	r7, sp, #0
 80111aa:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( confirmQueueNvmCtx != NULL )
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	2b00      	cmp	r3, #0
 80111b0:	d006      	beq.n	80111c0 <LoRaMacConfirmQueueRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&ConfirmQueueNvmCtx, ( uint8_t* ) confirmQueueNvmCtx, sizeof( ConfirmQueueNvmCtx ) );
 80111b2:	2216      	movs	r2, #22
 80111b4:	6879      	ldr	r1, [r7, #4]
 80111b6:	4805      	ldr	r0, [pc, #20]	; (80111cc <LoRaMacConfirmQueueRestoreNvmCtx+0x28>)
 80111b8:	f005 f891 	bl	80162de <memcpy1>
        return true;
 80111bc:	2301      	movs	r3, #1
 80111be:	e000      	b.n	80111c2 <LoRaMacConfirmQueueRestoreNvmCtx+0x1e>
    }
    else
    {
        return false;
 80111c0:	2300      	movs	r3, #0
    }
}
 80111c2:	4618      	mov	r0, r3
 80111c4:	3708      	adds	r7, #8
 80111c6:	46bd      	mov	sp, r7
 80111c8:	bd80      	pop	{r7, pc}
 80111ca:	bf00      	nop
 80111cc:	20000c00 	.word	0x20000c00

080111d0 <LoRaMacConfirmQueueGetNvmCtx>:

void* LoRaMacConfirmQueueGetNvmCtx( size_t* confirmQueueNvmCtxSize )
{
 80111d0:	b480      	push	{r7}
 80111d2:	b083      	sub	sp, #12
 80111d4:	af00      	add	r7, sp, #0
 80111d6:	6078      	str	r0, [r7, #4]
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
 80111d8:	687b      	ldr	r3, [r7, #4]
 80111da:	2216      	movs	r2, #22
 80111dc:	601a      	str	r2, [r3, #0]
    return &ConfirmQueueNvmCtx;
 80111de:	4b03      	ldr	r3, [pc, #12]	; (80111ec <LoRaMacConfirmQueueGetNvmCtx+0x1c>)
}
 80111e0:	4618      	mov	r0, r3
 80111e2:	370c      	adds	r7, #12
 80111e4:	46bd      	mov	sp, r7
 80111e6:	bc80      	pop	{r7}
 80111e8:	4770      	bx	lr
 80111ea:	bf00      	nop
 80111ec:	20000c00 	.word	0x20000c00

080111f0 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 80111f0:	b580      	push	{r7, lr}
 80111f2:	b082      	sub	sp, #8
 80111f4:	af00      	add	r7, sp, #0
 80111f6:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80111f8:	4b18      	ldr	r3, [pc, #96]	; (801125c <LoRaMacConfirmQueueAdd+0x6c>)
 80111fa:	691b      	ldr	r3, [r3, #16]
 80111fc:	7d1b      	ldrb	r3, [r3, #20]
 80111fe:	4618      	mov	r0, r3
 8011200:	f7ff ff5e 	bl	80110c0 <IsListFull>
 8011204:	4603      	mov	r3, r0
 8011206:	2b00      	cmp	r3, #0
 8011208:	d001      	beq.n	801120e <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 801120a:	2300      	movs	r3, #0
 801120c:	e021      	b.n	8011252 <LoRaMacConfirmQueueAdd+0x62>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 801120e:	4b13      	ldr	r3, [pc, #76]	; (801125c <LoRaMacConfirmQueueAdd+0x6c>)
 8011210:	689b      	ldr	r3, [r3, #8]
 8011212:	687a      	ldr	r2, [r7, #4]
 8011214:	7812      	ldrb	r2, [r2, #0]
 8011216:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8011218:	4b10      	ldr	r3, [pc, #64]	; (801125c <LoRaMacConfirmQueueAdd+0x6c>)
 801121a:	689b      	ldr	r3, [r3, #8]
 801121c:	687a      	ldr	r2, [r7, #4]
 801121e:	7852      	ldrb	r2, [r2, #1]
 8011220:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8011222:	4b0e      	ldr	r3, [pc, #56]	; (801125c <LoRaMacConfirmQueueAdd+0x6c>)
 8011224:	689b      	ldr	r3, [r3, #8]
 8011226:	687a      	ldr	r2, [r7, #4]
 8011228:	78d2      	ldrb	r2, [r2, #3]
 801122a:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 801122c:	4b0b      	ldr	r3, [pc, #44]	; (801125c <LoRaMacConfirmQueueAdd+0x6c>)
 801122e:	689b      	ldr	r3, [r3, #8]
 8011230:	2200      	movs	r2, #0
 8011232:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 8011234:	4b09      	ldr	r3, [pc, #36]	; (801125c <LoRaMacConfirmQueueAdd+0x6c>)
 8011236:	691b      	ldr	r3, [r3, #16]
 8011238:	7d1a      	ldrb	r2, [r3, #20]
 801123a:	3201      	adds	r2, #1
 801123c:	b2d2      	uxtb	r2, r2
 801123e:	751a      	strb	r2, [r3, #20]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8011240:	4b06      	ldr	r3, [pc, #24]	; (801125c <LoRaMacConfirmQueueAdd+0x6c>)
 8011242:	689b      	ldr	r3, [r3, #8]
 8011244:	4618      	mov	r0, r3
 8011246:	f7ff ff11 	bl	801106c <IncreaseBufferPointer>
 801124a:	4603      	mov	r3, r0
 801124c:	4a03      	ldr	r2, [pc, #12]	; (801125c <LoRaMacConfirmQueueAdd+0x6c>)
 801124e:	6093      	str	r3, [r2, #8]

    return true;
 8011250:	2301      	movs	r3, #1
}
 8011252:	4618      	mov	r0, r3
 8011254:	3708      	adds	r7, #8
 8011256:	46bd      	mov	sp, r7
 8011258:	bd80      	pop	{r7, pc}
 801125a:	bf00      	nop
 801125c:	20000c18 	.word	0x20000c18

08011260 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8011260:	b580      	push	{r7, lr}
 8011262:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8011264:	4b0d      	ldr	r3, [pc, #52]	; (801129c <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011266:	691b      	ldr	r3, [r3, #16]
 8011268:	7d1b      	ldrb	r3, [r3, #20]
 801126a:	4618      	mov	r0, r3
 801126c:	f7ff ff18 	bl	80110a0 <IsListEmpty>
 8011270:	4603      	mov	r3, r0
 8011272:	2b00      	cmp	r3, #0
 8011274:	d001      	beq.n	801127a <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8011276:	2300      	movs	r3, #0
 8011278:	e00e      	b.n	8011298 <LoRaMacConfirmQueueRemoveFirst+0x38>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 801127a:	4b08      	ldr	r3, [pc, #32]	; (801129c <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 801127c:	691b      	ldr	r3, [r3, #16]
 801127e:	7d1a      	ldrb	r2, [r3, #20]
 8011280:	3a01      	subs	r2, #1
 8011282:	b2d2      	uxtb	r2, r2
 8011284:	751a      	strb	r2, [r3, #20]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8011286:	4b05      	ldr	r3, [pc, #20]	; (801129c <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011288:	685b      	ldr	r3, [r3, #4]
 801128a:	4618      	mov	r0, r3
 801128c:	f7ff feee 	bl	801106c <IncreaseBufferPointer>
 8011290:	4603      	mov	r3, r0
 8011292:	4a02      	ldr	r2, [pc, #8]	; (801129c <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011294:	6053      	str	r3, [r2, #4]

    return true;
 8011296:	2301      	movs	r3, #1
}
 8011298:	4618      	mov	r0, r3
 801129a:	bd80      	pop	{r7, pc}
 801129c:	20000c18 	.word	0x20000c18

080112a0 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 80112a0:	b580      	push	{r7, lr}
 80112a2:	b084      	sub	sp, #16
 80112a4:	af00      	add	r7, sp, #0
 80112a6:	4603      	mov	r3, r0
 80112a8:	460a      	mov	r2, r1
 80112aa:	71fb      	strb	r3, [r7, #7]
 80112ac:	4613      	mov	r3, r2
 80112ae:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 80112b0:	2300      	movs	r3, #0
 80112b2:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 80112b4:	4b10      	ldr	r3, [pc, #64]	; (80112f8 <LoRaMacConfirmQueueSetStatus+0x58>)
 80112b6:	691b      	ldr	r3, [r3, #16]
 80112b8:	7d1b      	ldrb	r3, [r3, #20]
 80112ba:	4618      	mov	r0, r3
 80112bc:	f7ff fef0 	bl	80110a0 <IsListEmpty>
 80112c0:	4603      	mov	r3, r0
 80112c2:	f083 0301 	eor.w	r3, r3, #1
 80112c6:	b2db      	uxtb	r3, r3
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	d011      	beq.n	80112f0 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 80112cc:	4b0a      	ldr	r3, [pc, #40]	; (80112f8 <LoRaMacConfirmQueueSetStatus+0x58>)
 80112ce:	6859      	ldr	r1, [r3, #4]
 80112d0:	4b09      	ldr	r3, [pc, #36]	; (80112f8 <LoRaMacConfirmQueueSetStatus+0x58>)
 80112d2:	689a      	ldr	r2, [r3, #8]
 80112d4:	79bb      	ldrb	r3, [r7, #6]
 80112d6:	4618      	mov	r0, r3
 80112d8:	f7ff ff02 	bl	80110e0 <GetElement>
 80112dc:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 80112de:	68fb      	ldr	r3, [r7, #12]
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d005      	beq.n	80112f0 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 80112e4:	68fb      	ldr	r3, [r7, #12]
 80112e6:	79fa      	ldrb	r2, [r7, #7]
 80112e8:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 80112ea:	68fb      	ldr	r3, [r7, #12]
 80112ec:	2201      	movs	r2, #1
 80112ee:	709a      	strb	r2, [r3, #2]
        }
    }
}
 80112f0:	bf00      	nop
 80112f2:	3710      	adds	r7, #16
 80112f4:	46bd      	mov	sp, r7
 80112f6:	bd80      	pop	{r7, pc}
 80112f8:	20000c18 	.word	0x20000c18

080112fc <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 80112fc:	b580      	push	{r7, lr}
 80112fe:	b084      	sub	sp, #16
 8011300:	af00      	add	r7, sp, #0
 8011302:	4603      	mov	r3, r0
 8011304:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8011306:	2300      	movs	r3, #0
 8011308:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 801130a:	4b10      	ldr	r3, [pc, #64]	; (801134c <LoRaMacConfirmQueueGetStatus+0x50>)
 801130c:	691b      	ldr	r3, [r3, #16]
 801130e:	7d1b      	ldrb	r3, [r3, #20]
 8011310:	4618      	mov	r0, r3
 8011312:	f7ff fec5 	bl	80110a0 <IsListEmpty>
 8011316:	4603      	mov	r3, r0
 8011318:	f083 0301 	eor.w	r3, r3, #1
 801131c:	b2db      	uxtb	r3, r3
 801131e:	2b00      	cmp	r3, #0
 8011320:	d00e      	beq.n	8011340 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8011322:	4b0a      	ldr	r3, [pc, #40]	; (801134c <LoRaMacConfirmQueueGetStatus+0x50>)
 8011324:	6859      	ldr	r1, [r3, #4]
 8011326:	4b09      	ldr	r3, [pc, #36]	; (801134c <LoRaMacConfirmQueueGetStatus+0x50>)
 8011328:	689a      	ldr	r2, [r3, #8]
 801132a:	79fb      	ldrb	r3, [r7, #7]
 801132c:	4618      	mov	r0, r3
 801132e:	f7ff fed7 	bl	80110e0 <GetElement>
 8011332:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8011334:	68fb      	ldr	r3, [r7, #12]
 8011336:	2b00      	cmp	r3, #0
 8011338:	d002      	beq.n	8011340 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 801133a:	68fb      	ldr	r3, [r7, #12]
 801133c:	785b      	ldrb	r3, [r3, #1]
 801133e:	e000      	b.n	8011342 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011340:	2301      	movs	r3, #1
}
 8011342:	4618      	mov	r0, r3
 8011344:	3710      	adds	r7, #16
 8011346:	46bd      	mov	sp, r7
 8011348:	bd80      	pop	{r7, pc}
 801134a:	bf00      	nop
 801134c:	20000c18 	.word	0x20000c18

08011350 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8011350:	b580      	push	{r7, lr}
 8011352:	b084      	sub	sp, #16
 8011354:	af00      	add	r7, sp, #0
 8011356:	4603      	mov	r3, r0
 8011358:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 801135a:	4b16      	ldr	r3, [pc, #88]	; (80113b4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801135c:	685b      	ldr	r3, [r3, #4]
 801135e:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 8011360:	4b14      	ldr	r3, [pc, #80]	; (80113b4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8011362:	691b      	ldr	r3, [r3, #16]
 8011364:	79fa      	ldrb	r2, [r7, #7]
 8011366:	755a      	strb	r2, [r3, #21]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8011368:	4b12      	ldr	r3, [pc, #72]	; (80113b4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 801136a:	691b      	ldr	r3, [r3, #16]
 801136c:	7d1b      	ldrb	r3, [r3, #20]
 801136e:	4618      	mov	r0, r3
 8011370:	f7ff fe96 	bl	80110a0 <IsListEmpty>
 8011374:	4603      	mov	r3, r0
 8011376:	f083 0301 	eor.w	r3, r3, #1
 801137a:	b2db      	uxtb	r3, r3
 801137c:	2b00      	cmp	r3, #0
 801137e:	d015      	beq.n	80113ac <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8011380:	68fb      	ldr	r3, [r7, #12]
 8011382:	79fa      	ldrb	r2, [r7, #7]
 8011384:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8011386:	68fb      	ldr	r3, [r7, #12]
 8011388:	78db      	ldrb	r3, [r3, #3]
 801138a:	f083 0301 	eor.w	r3, r3, #1
 801138e:	b2db      	uxtb	r3, r3
 8011390:	2b00      	cmp	r3, #0
 8011392:	d002      	beq.n	801139a <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8011394:	68fb      	ldr	r3, [r7, #12]
 8011396:	2201      	movs	r2, #1
 8011398:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 801139a:	68f8      	ldr	r0, [r7, #12]
 801139c:	f7ff fe66 	bl	801106c <IncreaseBufferPointer>
 80113a0:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 80113a2:	4b04      	ldr	r3, [pc, #16]	; (80113b4 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80113a4:	689b      	ldr	r3, [r3, #8]
 80113a6:	68fa      	ldr	r2, [r7, #12]
 80113a8:	429a      	cmp	r2, r3
 80113aa:	d1e9      	bne.n	8011380 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 80113ac:	bf00      	nop
 80113ae:	3710      	adds	r7, #16
 80113b0:	46bd      	mov	sp, r7
 80113b2:	bd80      	pop	{r7, pc}
 80113b4:	20000c18 	.word	0x20000c18

080113b8 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 80113b8:	b580      	push	{r7, lr}
 80113ba:	b082      	sub	sp, #8
 80113bc:	af00      	add	r7, sp, #0
 80113be:	4603      	mov	r3, r0
 80113c0:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 80113c2:	4b09      	ldr	r3, [pc, #36]	; (80113e8 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80113c4:	6859      	ldr	r1, [r3, #4]
 80113c6:	4b08      	ldr	r3, [pc, #32]	; (80113e8 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 80113c8:	689a      	ldr	r2, [r3, #8]
 80113ca:	79fb      	ldrb	r3, [r7, #7]
 80113cc:	4618      	mov	r0, r3
 80113ce:	f7ff fe87 	bl	80110e0 <GetElement>
 80113d2:	4603      	mov	r3, r0
 80113d4:	2b00      	cmp	r3, #0
 80113d6:	d001      	beq.n	80113dc <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 80113d8:	2301      	movs	r3, #1
 80113da:	e000      	b.n	80113de <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 80113dc:	2300      	movs	r3, #0
}
 80113de:	4618      	mov	r0, r3
 80113e0:	3708      	adds	r7, #8
 80113e2:	46bd      	mov	sp, r7
 80113e4:	bd80      	pop	{r7, pc}
 80113e6:	bf00      	nop
 80113e8:	20000c18 	.word	0x20000c18

080113ec <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 80113ec:	b580      	push	{r7, lr}
 80113ee:	b084      	sub	sp, #16
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 80113f4:	4b22      	ldr	r3, [pc, #136]	; (8011480 <LoRaMacConfirmQueueHandleCb+0x94>)
 80113f6:	691b      	ldr	r3, [r3, #16]
 80113f8:	7d1b      	ldrb	r3, [r3, #20]
 80113fa:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 80113fc:	2300      	movs	r3, #0
 80113fe:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 8011400:	2300      	movs	r3, #0
 8011402:	73fb      	strb	r3, [r7, #15]
 8011404:	e032      	b.n	801146c <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8011406:	4b1e      	ldr	r3, [pc, #120]	; (8011480 <LoRaMacConfirmQueueHandleCb+0x94>)
 8011408:	685b      	ldr	r3, [r3, #4]
 801140a:	781a      	ldrb	r2, [r3, #0]
 801140c:	687b      	ldr	r3, [r7, #4]
 801140e:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8011410:	4b1b      	ldr	r3, [pc, #108]	; (8011480 <LoRaMacConfirmQueueHandleCb+0x94>)
 8011412:	685b      	ldr	r3, [r3, #4]
 8011414:	785a      	ldrb	r2, [r3, #1]
 8011416:	687b      	ldr	r3, [r7, #4]
 8011418:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 801141a:	4b19      	ldr	r3, [pc, #100]	; (8011480 <LoRaMacConfirmQueueHandleCb+0x94>)
 801141c:	685b      	ldr	r3, [r3, #4]
 801141e:	789b      	ldrb	r3, [r3, #2]
 8011420:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8011422:	7b7b      	ldrb	r3, [r7, #13]
 8011424:	2b00      	cmp	r3, #0
 8011426:	d005      	beq.n	8011434 <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8011428:	4b15      	ldr	r3, [pc, #84]	; (8011480 <LoRaMacConfirmQueueHandleCb+0x94>)
 801142a:	681b      	ldr	r3, [r3, #0]
 801142c:	689b      	ldr	r3, [r3, #8]
 801142e:	6878      	ldr	r0, [r7, #4]
 8011430:	4798      	blx	r3
 8011432:	e00b      	b.n	801144c <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8011434:	4b12      	ldr	r3, [pc, #72]	; (8011480 <LoRaMacConfirmQueueHandleCb+0x94>)
 8011436:	685b      	ldr	r3, [r3, #4]
 8011438:	781b      	ldrb	r3, [r3, #0]
 801143a:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 801143c:	4b10      	ldr	r3, [pc, #64]	; (8011480 <LoRaMacConfirmQueueHandleCb+0x94>)
 801143e:	685b      	ldr	r3, [r3, #4]
 8011440:	785b      	ldrb	r3, [r3, #1]
 8011442:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8011444:	4b0e      	ldr	r3, [pc, #56]	; (8011480 <LoRaMacConfirmQueueHandleCb+0x94>)
 8011446:	685b      	ldr	r3, [r3, #4]
 8011448:	78db      	ldrb	r3, [r3, #3]
 801144a:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 801144c:	f7ff ff08 	bl	8011260 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8011450:	7b7b      	ldrb	r3, [r7, #13]
 8011452:	f083 0301 	eor.w	r3, r3, #1
 8011456:	b2db      	uxtb	r3, r3
 8011458:	2b00      	cmp	r3, #0
 801145a:	d004      	beq.n	8011466 <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 801145c:	f107 0308 	add.w	r3, r7, #8
 8011460:	4618      	mov	r0, r3
 8011462:	f7ff fec5 	bl	80111f0 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8011466:	7bfb      	ldrb	r3, [r7, #15]
 8011468:	3301      	adds	r3, #1
 801146a:	73fb      	strb	r3, [r7, #15]
 801146c:	7bfa      	ldrb	r2, [r7, #15]
 801146e:	7bbb      	ldrb	r3, [r7, #14]
 8011470:	429a      	cmp	r2, r3
 8011472:	d3c8      	bcc.n	8011406 <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 8011474:	bf00      	nop
 8011476:	bf00      	nop
 8011478:	3710      	adds	r7, #16
 801147a:	46bd      	mov	sp, r7
 801147c:	bd80      	pop	{r7, pc}
 801147e:	bf00      	nop
 8011480:	20000c18 	.word	0x20000c18

08011484 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8011484:	b480      	push	{r7}
 8011486:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 8011488:	4b03      	ldr	r3, [pc, #12]	; (8011498 <LoRaMacConfirmQueueGetCnt+0x14>)
 801148a:	691b      	ldr	r3, [r3, #16]
 801148c:	7d1b      	ldrb	r3, [r3, #20]
}
 801148e:	4618      	mov	r0, r3
 8011490:	46bd      	mov	sp, r7
 8011492:	bc80      	pop	{r7}
 8011494:	4770      	bx	lr
 8011496:	bf00      	nop
 8011498:	20000c18 	.word	0x20000c18

0801149c <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 801149c:	b580      	push	{r7, lr}
 801149e:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80114a0:	4b06      	ldr	r3, [pc, #24]	; (80114bc <LoRaMacConfirmQueueIsFull+0x20>)
 80114a2:	691b      	ldr	r3, [r3, #16]
 80114a4:	7d1b      	ldrb	r3, [r3, #20]
 80114a6:	4618      	mov	r0, r3
 80114a8:	f7ff fe0a 	bl	80110c0 <IsListFull>
 80114ac:	4603      	mov	r3, r0
 80114ae:	2b00      	cmp	r3, #0
 80114b0:	d001      	beq.n	80114b6 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 80114b2:	2301      	movs	r3, #1
 80114b4:	e000      	b.n	80114b8 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 80114b6:	2300      	movs	r3, #0
    }
}
 80114b8:	4618      	mov	r0, r3
 80114ba:	bd80      	pop	{r7, pc}
 80114bc:	20000c18 	.word	0x20000c18

080114c0 <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 80114c0:	b580      	push	{r7, lr}
 80114c2:	b08e      	sub	sp, #56	; 0x38
 80114c4:	af00      	add	r7, sp, #0
 80114c6:	60f8      	str	r0, [r7, #12]
 80114c8:	607b      	str	r3, [r7, #4]
 80114ca:	460b      	mov	r3, r1
 80114cc:	817b      	strh	r3, [r7, #10]
 80114ce:	4613      	mov	r3, r2
 80114d0:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 80114d2:	68fb      	ldr	r3, [r7, #12]
 80114d4:	2b00      	cmp	r3, #0
 80114d6:	d101      	bne.n	80114dc <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80114d8:	230a      	movs	r3, #10
 80114da:	e087      	b.n	80115ec <PayloadEncrypt+0x12c>
    }

    uint8_t bufferIndex = 0;
 80114dc:	2300      	movs	r3, #0
 80114de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 80114e2:	2301      	movs	r3, #1
 80114e4:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 80114e6:	2300      	movs	r3, #0
 80114e8:	623b      	str	r3, [r7, #32]
 80114ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80114ee:	2200      	movs	r2, #0
 80114f0:	601a      	str	r2, [r3, #0]
 80114f2:	605a      	str	r2, [r3, #4]
 80114f4:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 80114f6:	2300      	movs	r3, #0
 80114f8:	613b      	str	r3, [r7, #16]
 80114fa:	f107 0314 	add.w	r3, r7, #20
 80114fe:	2200      	movs	r2, #0
 8011500:	601a      	str	r2, [r3, #0]
 8011502:	605a      	str	r2, [r3, #4]
 8011504:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 8011506:	2301      	movs	r3, #1
 8011508:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 801150a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801150e:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8011510:	687b      	ldr	r3, [r7, #4]
 8011512:	b2db      	uxtb	r3, r3
 8011514:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	0a1b      	lsrs	r3, r3, #8
 801151a:	b2db      	uxtb	r3, r3
 801151c:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	0c1b      	lsrs	r3, r3, #16
 8011522:	b2db      	uxtb	r3, r3
 8011524:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	0e1b      	lsrs	r3, r3, #24
 801152a:	b2db      	uxtb	r3, r3
 801152c:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 801152e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011530:	b2db      	uxtb	r3, r3
 8011532:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8011534:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011536:	0a1b      	lsrs	r3, r3, #8
 8011538:	b2db      	uxtb	r3, r3
 801153a:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 801153c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801153e:	0c1b      	lsrs	r3, r3, #16
 8011540:	b2db      	uxtb	r3, r3
 8011542:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8011544:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8011546:	0e1b      	lsrs	r3, r3, #24
 8011548:	b2db      	uxtb	r3, r3
 801154a:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 801154c:	e049      	b.n	80115e2 <PayloadEncrypt+0x122>
    {
        aBlock[15] = ctr & 0xFF;
 801154e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8011550:	b2db      	uxtb	r3, r3
 8011552:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8011554:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8011556:	3301      	adds	r3, #1
 8011558:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 801155a:	f107 0320 	add.w	r3, r7, #32
 801155e:	7a7a      	ldrb	r2, [r7, #9]
 8011560:	f107 0010 	add.w	r0, r7, #16
 8011564:	2110      	movs	r1, #16
 8011566:	f7f9 f81e 	bl	800a5a6 <SecureElementAesEncrypt>
 801156a:	4603      	mov	r3, r0
 801156c:	2b00      	cmp	r3, #0
 801156e:	d001      	beq.n	8011574 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011570:	230f      	movs	r3, #15
 8011572:	e03b      	b.n	80115ec <PayloadEncrypt+0x12c>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8011574:	2300      	movs	r3, #0
 8011576:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 801157a:	e01f      	b.n	80115bc <PayloadEncrypt+0xfc>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 801157c:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8011580:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011584:	4413      	add	r3, r2
 8011586:	461a      	mov	r2, r3
 8011588:	68fb      	ldr	r3, [r7, #12]
 801158a:	4413      	add	r3, r2
 801158c:	7819      	ldrb	r1, [r3, #0]
 801158e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011592:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8011596:	4413      	add	r3, r2
 8011598:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 801159c:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 80115a0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80115a4:	4403      	add	r3, r0
 80115a6:	4618      	mov	r0, r3
 80115a8:	68fb      	ldr	r3, [r7, #12]
 80115aa:	4403      	add	r3, r0
 80115ac:	404a      	eors	r2, r1
 80115ae:	b2d2      	uxtb	r2, r2
 80115b0:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80115b2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80115b6:	3301      	adds	r3, #1
 80115b8:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80115bc:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80115c0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80115c4:	2a10      	cmp	r2, #16
 80115c6:	bfa8      	it	ge
 80115c8:	2210      	movge	r2, #16
 80115ca:	b212      	sxth	r2, r2
 80115cc:	4293      	cmp	r3, r2
 80115ce:	dbd5      	blt.n	801157c <PayloadEncrypt+0xbc>
        }
        size -= 16;
 80115d0:	897b      	ldrh	r3, [r7, #10]
 80115d2:	3b10      	subs	r3, #16
 80115d4:	b29b      	uxth	r3, r3
 80115d6:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 80115d8:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80115dc:	3310      	adds	r3, #16
 80115de:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 80115e2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80115e6:	2b00      	cmp	r3, #0
 80115e8:	dcb1      	bgt.n	801154e <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80115ea:	2300      	movs	r3, #0
}
 80115ec:	4618      	mov	r0, r3
 80115ee:	3738      	adds	r7, #56	; 0x38
 80115f0:	46bd      	mov	sp, r7
 80115f2:	bd80      	pop	{r7, pc}

080115f4 <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 80115f4:	b490      	push	{r4, r7}
 80115f6:	b082      	sub	sp, #8
 80115f8:	af00      	add	r7, sp, #0
 80115fa:	4604      	mov	r4, r0
 80115fc:	4608      	mov	r0, r1
 80115fe:	4611      	mov	r1, r2
 8011600:	461a      	mov	r2, r3
 8011602:	4623      	mov	r3, r4
 8011604:	80fb      	strh	r3, [r7, #6]
 8011606:	4603      	mov	r3, r0
 8011608:	717b      	strb	r3, [r7, #5]
 801160a:	460b      	mov	r3, r1
 801160c:	713b      	strb	r3, [r7, #4]
 801160e:	4613      	mov	r3, r2
 8011610:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8011612:	69bb      	ldr	r3, [r7, #24]
 8011614:	2b00      	cmp	r3, #0
 8011616:	d101      	bne.n	801161c <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011618:	230a      	movs	r3, #10
 801161a:	e04e      	b.n	80116ba <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 801161c:	69bb      	ldr	r3, [r7, #24]
 801161e:	2249      	movs	r2, #73	; 0x49
 8011620:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
/* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 8011622:	69bb      	ldr	r3, [r7, #24]
 8011624:	3301      	adds	r3, #1
 8011626:	2200      	movs	r2, #0
 8011628:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 801162a:	69bb      	ldr	r3, [r7, #24]
 801162c:	3302      	adds	r3, #2
 801162e:	2200      	movs	r2, #0
 8011630:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8011632:	69bb      	ldr	r3, [r7, #24]
 8011634:	3303      	adds	r3, #3
 8011636:	2200      	movs	r2, #0
 8011638:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 801163a:	69bb      	ldr	r3, [r7, #24]
 801163c:	3304      	adds	r3, #4
 801163e:	2200      	movs	r2, #0
 8011640:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8011642:	69bb      	ldr	r3, [r7, #24]
 8011644:	3305      	adds	r3, #5
 8011646:	78fa      	ldrb	r2, [r7, #3]
 8011648:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 801164a:	69bb      	ldr	r3, [r7, #24]
 801164c:	3306      	adds	r3, #6
 801164e:	693a      	ldr	r2, [r7, #16]
 8011650:	b2d2      	uxtb	r2, r2
 8011652:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8011654:	693b      	ldr	r3, [r7, #16]
 8011656:	0a1a      	lsrs	r2, r3, #8
 8011658:	69bb      	ldr	r3, [r7, #24]
 801165a:	3307      	adds	r3, #7
 801165c:	b2d2      	uxtb	r2, r2
 801165e:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8011660:	693b      	ldr	r3, [r7, #16]
 8011662:	0c1a      	lsrs	r2, r3, #16
 8011664:	69bb      	ldr	r3, [r7, #24]
 8011666:	3308      	adds	r3, #8
 8011668:	b2d2      	uxtb	r2, r2
 801166a:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 801166c:	693b      	ldr	r3, [r7, #16]
 801166e:	0e1a      	lsrs	r2, r3, #24
 8011670:	69bb      	ldr	r3, [r7, #24]
 8011672:	3309      	adds	r3, #9
 8011674:	b2d2      	uxtb	r2, r2
 8011676:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8011678:	69bb      	ldr	r3, [r7, #24]
 801167a:	330a      	adds	r3, #10
 801167c:	697a      	ldr	r2, [r7, #20]
 801167e:	b2d2      	uxtb	r2, r2
 8011680:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8011682:	697b      	ldr	r3, [r7, #20]
 8011684:	0a1a      	lsrs	r2, r3, #8
 8011686:	69bb      	ldr	r3, [r7, #24]
 8011688:	330b      	adds	r3, #11
 801168a:	b2d2      	uxtb	r2, r2
 801168c:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 801168e:	697b      	ldr	r3, [r7, #20]
 8011690:	0c1a      	lsrs	r2, r3, #16
 8011692:	69bb      	ldr	r3, [r7, #24]
 8011694:	330c      	adds	r3, #12
 8011696:	b2d2      	uxtb	r2, r2
 8011698:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 801169a:	697b      	ldr	r3, [r7, #20]
 801169c:	0e1a      	lsrs	r2, r3, #24
 801169e:	69bb      	ldr	r3, [r7, #24]
 80116a0:	330d      	adds	r3, #13
 80116a2:	b2d2      	uxtb	r2, r2
 80116a4:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 80116a6:	69bb      	ldr	r3, [r7, #24]
 80116a8:	330e      	adds	r3, #14
 80116aa:	2200      	movs	r2, #0
 80116ac:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 80116ae:	69bb      	ldr	r3, [r7, #24]
 80116b0:	330f      	adds	r3, #15
 80116b2:	88fa      	ldrh	r2, [r7, #6]
 80116b4:	b2d2      	uxtb	r2, r2
 80116b6:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80116b8:	2300      	movs	r3, #0
}
 80116ba:	4618      	mov	r0, r3
 80116bc:	3708      	adds	r7, #8
 80116be:	46bd      	mov	sp, r7
 80116c0:	bc90      	pop	{r4, r7}
 80116c2:	4770      	bx	lr

080116c4 <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 80116c4:	b590      	push	{r4, r7, lr}
 80116c6:	b08b      	sub	sp, #44	; 0x2c
 80116c8:	af04      	add	r7, sp, #16
 80116ca:	6078      	str	r0, [r7, #4]
 80116cc:	4608      	mov	r0, r1
 80116ce:	4611      	mov	r1, r2
 80116d0:	461a      	mov	r2, r3
 80116d2:	4603      	mov	r3, r0
 80116d4:	807b      	strh	r3, [r7, #2]
 80116d6:	460b      	mov	r3, r1
 80116d8:	707b      	strb	r3, [r7, #1]
 80116da:	4613      	mov	r3, r2
 80116dc:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 80116de:	687b      	ldr	r3, [r7, #4]
 80116e0:	2b00      	cmp	r3, #0
 80116e2:	d002      	beq.n	80116ea <ComputeCmacB0+0x26>
 80116e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80116e6:	2b00      	cmp	r3, #0
 80116e8:	d101      	bne.n	80116ee <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80116ea:	230a      	movs	r3, #10
 80116ec:	e024      	b.n	8011738 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80116ee:	887b      	ldrh	r3, [r7, #2]
 80116f0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80116f4:	d901      	bls.n	80116fa <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80116f6:	230e      	movs	r3, #14
 80116f8:	e01e      	b.n	8011738 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80116fa:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 80116fe:	783a      	ldrb	r2, [r7, #0]
 8011700:	7879      	ldrb	r1, [r7, #1]
 8011702:	8878      	ldrh	r0, [r7, #2]
 8011704:	f107 0308 	add.w	r3, r7, #8
 8011708:	9302      	str	r3, [sp, #8]
 801170a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801170c:	9301      	str	r3, [sp, #4]
 801170e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011710:	9300      	str	r3, [sp, #0]
 8011712:	4623      	mov	r3, r4
 8011714:	f7ff ff6e 	bl	80115f4 <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8011718:	7879      	ldrb	r1, [r7, #1]
 801171a:	887a      	ldrh	r2, [r7, #2]
 801171c:	f107 0008 	add.w	r0, r7, #8
 8011720:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011722:	9300      	str	r3, [sp, #0]
 8011724:	460b      	mov	r3, r1
 8011726:	6879      	ldr	r1, [r7, #4]
 8011728:	f7f8 fef0 	bl	800a50c <SecureElementComputeAesCmac>
 801172c:	4603      	mov	r3, r0
 801172e:	2b00      	cmp	r3, #0
 8011730:	d001      	beq.n	8011736 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011732:	230f      	movs	r3, #15
 8011734:	e000      	b.n	8011738 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8011736:	2300      	movs	r3, #0
}
 8011738:	4618      	mov	r0, r3
 801173a:	371c      	adds	r7, #28
 801173c:	46bd      	mov	sp, r7
 801173e:	bd90      	pop	{r4, r7, pc}

08011740 <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8011740:	b590      	push	{r4, r7, lr}
 8011742:	b0cd      	sub	sp, #308	; 0x134
 8011744:	af04      	add	r7, sp, #16
 8011746:	1d3c      	adds	r4, r7, #4
 8011748:	6020      	str	r0, [r4, #0]
 801174a:	460c      	mov	r4, r1
 801174c:	4610      	mov	r0, r2
 801174e:	4619      	mov	r1, r3
 8011750:	1cbb      	adds	r3, r7, #2
 8011752:	4622      	mov	r2, r4
 8011754:	801a      	strh	r2, [r3, #0]
 8011756:	1c7b      	adds	r3, r7, #1
 8011758:	4602      	mov	r2, r0
 801175a:	701a      	strb	r2, [r3, #0]
 801175c:	463b      	mov	r3, r7
 801175e:	460a      	mov	r2, r1
 8011760:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 8011762:	1d3b      	adds	r3, r7, #4
 8011764:	681b      	ldr	r3, [r3, #0]
 8011766:	2b00      	cmp	r3, #0
 8011768:	d101      	bne.n	801176e <VerifyCmacB0+0x2e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801176a:	230a      	movs	r3, #10
 801176c:	e04b      	b.n	8011806 <VerifyCmacB0+0xc6>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 801176e:	1cbb      	adds	r3, r7, #2
 8011770:	881b      	ldrh	r3, [r3, #0]
 8011772:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011776:	d901      	bls.n	801177c <VerifyCmacB0+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8011778:	230e      	movs	r3, #14
 801177a:	e044      	b.n	8011806 <VerifyCmacB0+0xc6>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 801177c:	f107 030c 	add.w	r3, r7, #12
 8011780:	f44f 7288 	mov.w	r2, #272	; 0x110
 8011784:	2100      	movs	r1, #0
 8011786:	4618      	mov	r0, r3
 8011788:	f004 fde4 	bl	8016354 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 801178c:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 8011790:	463b      	mov	r3, r7
 8011792:	781a      	ldrb	r2, [r3, #0]
 8011794:	1c7b      	adds	r3, r7, #1
 8011796:	7819      	ldrb	r1, [r3, #0]
 8011798:	1cbb      	adds	r3, r7, #2
 801179a:	8818      	ldrh	r0, [r3, #0]
 801179c:	f107 030c 	add.w	r3, r7, #12
 80117a0:	9302      	str	r3, [sp, #8]
 80117a2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80117a6:	9301      	str	r3, [sp, #4]
 80117a8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80117ac:	9300      	str	r3, [sp, #0]
 80117ae:	4623      	mov	r3, r4
 80117b0:	f7ff ff20 	bl	80115f4 <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 80117b4:	f107 030c 	add.w	r3, r7, #12
 80117b8:	3310      	adds	r3, #16
 80117ba:	1cba      	adds	r2, r7, #2
 80117bc:	8812      	ldrh	r2, [r2, #0]
 80117be:	1d39      	adds	r1, r7, #4
 80117c0:	6809      	ldr	r1, [r1, #0]
 80117c2:	4618      	mov	r0, r3
 80117c4:	f004 fd8b 	bl	80162de <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 80117c8:	2306      	movs	r3, #6
 80117ca:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 80117ce:	1cbb      	adds	r3, r7, #2
 80117d0:	881b      	ldrh	r3, [r3, #0]
 80117d2:	3310      	adds	r3, #16
 80117d4:	b299      	uxth	r1, r3
 80117d6:	1c7b      	adds	r3, r7, #1
 80117d8:	781b      	ldrb	r3, [r3, #0]
 80117da:	f107 000c 	add.w	r0, r7, #12
 80117de:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 80117e2:	f7f8 feb1 	bl	800a548 <SecureElementVerifyAesCmac>
 80117e6:	4603      	mov	r3, r0
 80117e8:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 80117ec:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80117f0:	2b00      	cmp	r3, #0
 80117f2:	d101      	bne.n	80117f8 <VerifyCmacB0+0xb8>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 80117f4:	2300      	movs	r3, #0
 80117f6:	e006      	b.n	8011806 <VerifyCmacB0+0xc6>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 80117f8:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 80117fc:	2b01      	cmp	r3, #1
 80117fe:	d101      	bne.n	8011804 <VerifyCmacB0+0xc4>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8011800:	2301      	movs	r3, #1
 8011802:	e000      	b.n	8011806 <VerifyCmacB0+0xc6>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011804:	230f      	movs	r3, #15
}
 8011806:	4618      	mov	r0, r3
 8011808:	f507 7792 	add.w	r7, r7, #292	; 0x124
 801180c:	46bd      	mov	sp, r7
 801180e:	bd90      	pop	{r4, r7, pc}

08011810 <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8011810:	b480      	push	{r7}
 8011812:	b085      	sub	sp, #20
 8011814:	af00      	add	r7, sp, #0
 8011816:	4603      	mov	r3, r0
 8011818:	6039      	str	r1, [r7, #0]
 801181a:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 801181c:	2300      	movs	r3, #0
 801181e:	73fb      	strb	r3, [r7, #15]
 8011820:	e011      	b.n	8011846 <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 8011822:	7bfb      	ldrb	r3, [r7, #15]
 8011824:	4a0c      	ldr	r2, [pc, #48]	; (8011858 <GetKeyAddrItem+0x48>)
 8011826:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 801182a:	79fa      	ldrb	r2, [r7, #7]
 801182c:	429a      	cmp	r2, r3
 801182e:	d107      	bne.n	8011840 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8011830:	7bfb      	ldrb	r3, [r7, #15]
 8011832:	009b      	lsls	r3, r3, #2
 8011834:	4a08      	ldr	r2, [pc, #32]	; (8011858 <GetKeyAddrItem+0x48>)
 8011836:	441a      	add	r2, r3
 8011838:	683b      	ldr	r3, [r7, #0]
 801183a:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 801183c:	2300      	movs	r3, #0
 801183e:	e006      	b.n	801184e <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8011840:	7bfb      	ldrb	r3, [r7, #15]
 8011842:	3301      	adds	r3, #1
 8011844:	73fb      	strb	r3, [r7, #15]
 8011846:	7bfb      	ldrb	r3, [r7, #15]
 8011848:	2b01      	cmp	r3, #1
 801184a:	d9ea      	bls.n	8011822 <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 801184c:	230c      	movs	r3, #12
}
 801184e:	4618      	mov	r0, r3
 8011850:	3714      	adds	r7, #20
 8011852:	46bd      	mov	sp, r7
 8011854:	bc80      	pop	{r7}
 8011856:	4770      	bx	lr
 8011858:	20000188 	.word	0x20000188

0801185c <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint8_t* joinNonce, uint8_t* netID, uint8_t* devNonce )
{
 801185c:	b580      	push	{r7, lr}
 801185e:	b088      	sub	sp, #32
 8011860:	af00      	add	r7, sp, #0
 8011862:	60b9      	str	r1, [r7, #8]
 8011864:	607a      	str	r2, [r7, #4]
 8011866:	603b      	str	r3, [r7, #0]
 8011868:	4603      	mov	r3, r0
 801186a:	73fb      	strb	r3, [r7, #15]
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 801186c:	68bb      	ldr	r3, [r7, #8]
 801186e:	2b00      	cmp	r3, #0
 8011870:	d005      	beq.n	801187e <DeriveSessionKey10x+0x22>
 8011872:	687b      	ldr	r3, [r7, #4]
 8011874:	2b00      	cmp	r3, #0
 8011876:	d002      	beq.n	801187e <DeriveSessionKey10x+0x22>
 8011878:	683b      	ldr	r3, [r7, #0]
 801187a:	2b00      	cmp	r3, #0
 801187c:	d101      	bne.n	8011882 <DeriveSessionKey10x+0x26>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801187e:	230a      	movs	r3, #10
 8011880:	e03c      	b.n	80118fc <DeriveSessionKey10x+0xa0>
    }

    uint8_t compBase[16] = { 0 };
 8011882:	2300      	movs	r3, #0
 8011884:	613b      	str	r3, [r7, #16]
 8011886:	f107 0314 	add.w	r3, r7, #20
 801188a:	2200      	movs	r2, #0
 801188c:	601a      	str	r2, [r3, #0]
 801188e:	605a      	str	r2, [r3, #4]
 8011890:	609a      	str	r2, [r3, #8]

    switch( keyID )
 8011892:	7bfb      	ldrb	r3, [r7, #15]
 8011894:	2b02      	cmp	r3, #2
 8011896:	d002      	beq.n	801189e <DeriveSessionKey10x+0x42>
 8011898:	2b03      	cmp	r3, #3
 801189a:	d003      	beq.n	80118a4 <DeriveSessionKey10x+0x48>
 801189c:	e005      	b.n	80118aa <DeriveSessionKey10x+0x4e>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 801189e:	2301      	movs	r3, #1
 80118a0:	743b      	strb	r3, [r7, #16]
            break;
 80118a2:	e004      	b.n	80118ae <DeriveSessionKey10x+0x52>
        case APP_S_KEY:
            compBase[0] = 0x02;
 80118a4:	2302      	movs	r3, #2
 80118a6:	743b      	strb	r3, [r7, #16]
            break;
 80118a8:	e001      	b.n	80118ae <DeriveSessionKey10x+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80118aa:	230b      	movs	r3, #11
 80118ac:	e026      	b.n	80118fc <DeriveSessionKey10x+0xa0>
    }

    memcpy1( compBase + 1, joinNonce, 3 );
 80118ae:	f107 0310 	add.w	r3, r7, #16
 80118b2:	3301      	adds	r3, #1
 80118b4:	2203      	movs	r2, #3
 80118b6:	68b9      	ldr	r1, [r7, #8]
 80118b8:	4618      	mov	r0, r3
 80118ba:	f004 fd10 	bl	80162de <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 80118be:	f107 0310 	add.w	r3, r7, #16
 80118c2:	3304      	adds	r3, #4
 80118c4:	2203      	movs	r2, #3
 80118c6:	6879      	ldr	r1, [r7, #4]
 80118c8:	4618      	mov	r0, r3
 80118ca:	f004 fd08 	bl	80162de <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 80118ce:	f107 0310 	add.w	r3, r7, #16
 80118d2:	3307      	adds	r3, #7
 80118d4:	2202      	movs	r2, #2
 80118d6:	6839      	ldr	r1, [r7, #0]
 80118d8:	4618      	mov	r0, r3
 80118da:	f004 fd00 	bl	80162de <memcpy1>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 80118de:	4b09      	ldr	r3, [pc, #36]	; (8011904 <DeriveSessionKey10x+0xa8>)
 80118e0:	6818      	ldr	r0, [r3, #0]
 80118e2:	7bfb      	ldrb	r3, [r7, #15]
 80118e4:	f107 0110 	add.w	r1, r7, #16
 80118e8:	2201      	movs	r2, #1
 80118ea:	6800      	ldr	r0, [r0, #0]
 80118ec:	f7f8 febc 	bl	800a668 <SecureElementDeriveAndStoreKey>
 80118f0:	4603      	mov	r3, r0
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d001      	beq.n	80118fa <DeriveSessionKey10x+0x9e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80118f6:	230f      	movs	r3, #15
 80118f8:	e000      	b.n	80118fc <DeriveSessionKey10x+0xa0>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80118fa:	2300      	movs	r3, #0
}
 80118fc:	4618      	mov	r0, r3
 80118fe:	3720      	adds	r7, #32
 8011900:	46bd      	mov	sp, r7
 8011902:	bd80      	pop	{r7, pc}
 8011904:	20000c2c 	.word	0x20000c2c

08011908 <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8011908:	b480      	push	{r7}
 801190a:	b083      	sub	sp, #12
 801190c:	af00      	add	r7, sp, #0
 801190e:	4603      	mov	r3, r0
 8011910:	6039      	str	r1, [r7, #0]
 8011912:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8011914:	683b      	ldr	r3, [r7, #0]
 8011916:	2b00      	cmp	r3, #0
 8011918:	d101      	bne.n	801191e <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801191a:	230a      	movs	r3, #10
 801191c:	e03b      	b.n	8011996 <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 801191e:	79fb      	ldrb	r3, [r7, #7]
 8011920:	3b01      	subs	r3, #1
 8011922:	2b03      	cmp	r3, #3
 8011924:	d834      	bhi.n	8011990 <GetLastFcntDown+0x88>
 8011926:	a201      	add	r2, pc, #4	; (adr r2, 801192c <GetLastFcntDown+0x24>)
 8011928:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801192c:	0801193d 	.word	0x0801193d
 8011930:	08011955 	.word	0x08011955
 8011934:	0801196d 	.word	0x0801196d
 8011938:	08011985 	.word	0x08011985
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 801193c:	4b18      	ldr	r3, [pc, #96]	; (80119a0 <GetLastFcntDown+0x98>)
 801193e:	681b      	ldr	r3, [r3, #0]
 8011940:	691a      	ldr	r2, [r3, #16]
 8011942:	683b      	ldr	r3, [r7, #0]
 8011944:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8011946:	4b16      	ldr	r3, [pc, #88]	; (80119a0 <GetLastFcntDown+0x98>)
 8011948:	681a      	ldr	r2, [r3, #0]
 801194a:	4b15      	ldr	r3, [pc, #84]	; (80119a0 <GetLastFcntDown+0x98>)
 801194c:	681b      	ldr	r3, [r3, #0]
 801194e:	3210      	adds	r2, #16
 8011950:	621a      	str	r2, [r3, #32]
            break;
 8011952:	e01f      	b.n	8011994 <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8011954:	4b12      	ldr	r3, [pc, #72]	; (80119a0 <GetLastFcntDown+0x98>)
 8011956:	681b      	ldr	r3, [r3, #0]
 8011958:	695a      	ldr	r2, [r3, #20]
 801195a:	683b      	ldr	r3, [r7, #0]
 801195c:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 801195e:	4b10      	ldr	r3, [pc, #64]	; (80119a0 <GetLastFcntDown+0x98>)
 8011960:	681a      	ldr	r2, [r3, #0]
 8011962:	4b0f      	ldr	r3, [pc, #60]	; (80119a0 <GetLastFcntDown+0x98>)
 8011964:	681b      	ldr	r3, [r3, #0]
 8011966:	3214      	adds	r2, #20
 8011968:	621a      	str	r2, [r3, #32]
            break;
 801196a:	e013      	b.n	8011994 <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 801196c:	4b0c      	ldr	r3, [pc, #48]	; (80119a0 <GetLastFcntDown+0x98>)
 801196e:	681b      	ldr	r3, [r3, #0]
 8011970:	699a      	ldr	r2, [r3, #24]
 8011972:	683b      	ldr	r3, [r7, #0]
 8011974:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8011976:	4b0a      	ldr	r3, [pc, #40]	; (80119a0 <GetLastFcntDown+0x98>)
 8011978:	681a      	ldr	r2, [r3, #0]
 801197a:	4b09      	ldr	r3, [pc, #36]	; (80119a0 <GetLastFcntDown+0x98>)
 801197c:	681b      	ldr	r3, [r3, #0]
 801197e:	3218      	adds	r2, #24
 8011980:	621a      	str	r2, [r3, #32]
            break;
 8011982:	e007      	b.n	8011994 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8011984:	4b06      	ldr	r3, [pc, #24]	; (80119a0 <GetLastFcntDown+0x98>)
 8011986:	681b      	ldr	r3, [r3, #0]
 8011988:	69da      	ldr	r2, [r3, #28]
 801198a:	683b      	ldr	r3, [r7, #0]
 801198c:	601a      	str	r2, [r3, #0]
            break;
 801198e:	e001      	b.n	8011994 <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8011990:	2305      	movs	r3, #5
 8011992:	e000      	b.n	8011996 <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8011994:	2300      	movs	r3, #0
}
 8011996:	4618      	mov	r0, r3
 8011998:	370c      	adds	r7, #12
 801199a:	46bd      	mov	sp, r7
 801199c:	bc80      	pop	{r7}
 801199e:	4770      	bx	lr
 80119a0:	20000c2c 	.word	0x20000c2c

080119a4 <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 80119a4:	b580      	push	{r7, lr}
 80119a6:	b084      	sub	sp, #16
 80119a8:	af00      	add	r7, sp, #0
 80119aa:	4603      	mov	r3, r0
 80119ac:	6039      	str	r1, [r7, #0]
 80119ae:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 80119b0:	2300      	movs	r3, #0
 80119b2:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 80119b4:	f107 020c 	add.w	r2, r7, #12
 80119b8:	79fb      	ldrb	r3, [r7, #7]
 80119ba:	4611      	mov	r1, r2
 80119bc:	4618      	mov	r0, r3
 80119be:	f7ff ffa3 	bl	8011908 <GetLastFcntDown>
 80119c2:	4603      	mov	r3, r0
 80119c4:	2b00      	cmp	r3, #0
 80119c6:	d001      	beq.n	80119cc <CheckFCntDown+0x28>
    {
        return false;
 80119c8:	2300      	movs	r3, #0
 80119ca:	e00a      	b.n	80119e2 <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 80119cc:	68fb      	ldr	r3, [r7, #12]
 80119ce:	683a      	ldr	r2, [r7, #0]
 80119d0:	429a      	cmp	r2, r3
 80119d2:	d803      	bhi.n	80119dc <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 80119d4:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 80119d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119da:	d101      	bne.n	80119e0 <CheckFCntDown+0x3c>
    {
        return true;
 80119dc:	2301      	movs	r3, #1
 80119de:	e000      	b.n	80119e2 <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 80119e0:	2300      	movs	r3, #0
    }
}
 80119e2:	4618      	mov	r0, r3
 80119e4:	3710      	adds	r7, #16
 80119e6:	46bd      	mov	sp, r7
 80119e8:	bd80      	pop	{r7, pc}
	...

080119ec <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 80119ec:	b580      	push	{r7, lr}
 80119ee:	b082      	sub	sp, #8
 80119f0:	af00      	add	r7, sp, #0
 80119f2:	4603      	mov	r3, r0
 80119f4:	6039      	str	r1, [r7, #0]
 80119f6:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 80119f8:	79fb      	ldrb	r3, [r7, #7]
 80119fa:	3b01      	subs	r3, #1
 80119fc:	2b03      	cmp	r3, #3
 80119fe:	d81f      	bhi.n	8011a40 <UpdateFCntDown+0x54>
 8011a00:	a201      	add	r2, pc, #4	; (adr r2, 8011a08 <UpdateFCntDown+0x1c>)
 8011a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011a06:	bf00      	nop
 8011a08:	08011a19 	.word	0x08011a19
 8011a0c:	08011a23 	.word	0x08011a23
 8011a10:	08011a2d 	.word	0x08011a2d
 8011a14:	08011a37 	.word	0x08011a37
    {
        case N_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 8011a18:	4b0d      	ldr	r3, [pc, #52]	; (8011a50 <UpdateFCntDown+0x64>)
 8011a1a:	681b      	ldr	r3, [r3, #0]
 8011a1c:	683a      	ldr	r2, [r7, #0]
 8011a1e:	611a      	str	r2, [r3, #16]
            break;
 8011a20:	e00f      	b.n	8011a42 <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 8011a22:	4b0b      	ldr	r3, [pc, #44]	; (8011a50 <UpdateFCntDown+0x64>)
 8011a24:	681b      	ldr	r3, [r3, #0]
 8011a26:	683a      	ldr	r2, [r7, #0]
 8011a28:	615a      	str	r2, [r3, #20]
            break;
 8011a2a:	e00a      	b.n	8011a42 <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 8011a2c:	4b08      	ldr	r3, [pc, #32]	; (8011a50 <UpdateFCntDown+0x64>)
 8011a2e:	681b      	ldr	r3, [r3, #0]
 8011a30:	683a      	ldr	r2, [r7, #0]
 8011a32:	619a      	str	r2, [r3, #24]
            break;
 8011a34:	e005      	b.n	8011a42 <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_0:
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 8011a36:	4b06      	ldr	r3, [pc, #24]	; (8011a50 <UpdateFCntDown+0x64>)
 8011a38:	681b      	ldr	r3, [r3, #0]
 8011a3a:	683a      	ldr	r2, [r7, #0]
 8011a3c:	61da      	str	r2, [r3, #28]
            break;
 8011a3e:	e000      	b.n	8011a42 <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            break;
 8011a40:	bf00      	nop
    }
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8011a42:	4b03      	ldr	r3, [pc, #12]	; (8011a50 <UpdateFCntDown+0x64>)
 8011a44:	685b      	ldr	r3, [r3, #4]
 8011a46:	4798      	blx	r3
}
 8011a48:	bf00      	nop
 8011a4a:	3708      	adds	r7, #8
 8011a4c:	46bd      	mov	sp, r7
 8011a4e:	bd80      	pop	{r7, pc}
 8011a50:	20000c2c 	.word	0x20000c2c

08011a54 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8011a54:	b580      	push	{r7, lr}
 8011a56:	af00      	add	r7, sp, #0

    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8011a58:	4b11      	ldr	r3, [pc, #68]	; (8011aa0 <ResetFCnts+0x4c>)
 8011a5a:	681b      	ldr	r3, [r3, #0]
 8011a5c:	2200      	movs	r2, #0
 8011a5e:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8011a60:	4b0f      	ldr	r3, [pc, #60]	; (8011aa0 <ResetFCnts+0x4c>)
 8011a62:	681b      	ldr	r3, [r3, #0]
 8011a64:	f04f 32ff 	mov.w	r2, #4294967295
 8011a68:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8011a6a:	4b0d      	ldr	r3, [pc, #52]	; (8011aa0 <ResetFCnts+0x4c>)
 8011a6c:	681b      	ldr	r3, [r3, #0]
 8011a6e:	f04f 32ff 	mov.w	r2, #4294967295
 8011a72:	615a      	str	r2, [r3, #20]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8011a74:	4b0a      	ldr	r3, [pc, #40]	; (8011aa0 <ResetFCnts+0x4c>)
 8011a76:	681b      	ldr	r3, [r3, #0]
 8011a78:	f04f 32ff 	mov.w	r2, #4294967295
 8011a7c:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 8011a7e:	4b08      	ldr	r3, [pc, #32]	; (8011aa0 <ResetFCnts+0x4c>)
 8011a80:	681a      	ldr	r2, [r3, #0]
 8011a82:	4b07      	ldr	r3, [pc, #28]	; (8011aa0 <ResetFCnts+0x4c>)
 8011a84:	681b      	ldr	r3, [r3, #0]
 8011a86:	3218      	adds	r2, #24
 8011a88:	621a      	str	r2, [r3, #32]

    CryptoCtx.NvmCtx->FCntList.McFCntDown0 = FCNT_DOWN_INITAL_VALUE;
 8011a8a:	4b05      	ldr	r3, [pc, #20]	; (8011aa0 <ResetFCnts+0x4c>)
 8011a8c:	681b      	ldr	r3, [r3, #0]
 8011a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8011a92:	61da      	str	r2, [r3, #28]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    CryptoCtx.NvmCtx->FCntList.McFCntDown1 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown2 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown3 = FCNT_DOWN_INITAL_VALUE;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8011a94:	4b02      	ldr	r3, [pc, #8]	; (8011aa0 <ResetFCnts+0x4c>)
 8011a96:	685b      	ldr	r3, [r3, #4]
 8011a98:	4798      	blx	r3
}
 8011a9a:	bf00      	nop
 8011a9c:	bd80      	pop	{r7, pc}
 8011a9e:	bf00      	nop
 8011aa0:	20000c2c 	.word	0x20000c2c

08011aa4 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
 8011aa4:	b480      	push	{r7}
 8011aa6:	af00      	add	r7, sp, #0
    return;
 8011aa8:	bf00      	nop
}
 8011aaa:	46bd      	mov	sp, r7
 8011aac:	bc80      	pop	{r7}
 8011aae:	4770      	bx	lr

08011ab0 <LoRaMacCryptoInit>:
/*
 *  API functions
 */

LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmEvent cryptoNvmCtxChanged )
{
 8011ab0:	b580      	push	{r7, lr}
 8011ab2:	b082      	sub	sp, #8
 8011ab4:	af00      	add	r7, sp, #0
 8011ab6:	6078      	str	r0, [r7, #4]
    // Assign non volatile context
    CryptoCtx.NvmCtx = &NvmCryptoCtx;
 8011ab8:	4b15      	ldr	r3, [pc, #84]	; (8011b10 <LoRaMacCryptoInit+0x60>)
 8011aba:	4a16      	ldr	r2, [pc, #88]	; (8011b14 <LoRaMacCryptoInit+0x64>)
 8011abc:	601a      	str	r2, [r3, #0]

    // Assign callback
    if( cryptoNvmCtxChanged != 0 )
 8011abe:	687b      	ldr	r3, [r7, #4]
 8011ac0:	2b00      	cmp	r3, #0
 8011ac2:	d003      	beq.n	8011acc <LoRaMacCryptoInit+0x1c>
    {
        CryptoCtx.EventCryptoNvmCtxChanged = cryptoNvmCtxChanged;
 8011ac4:	4a12      	ldr	r2, [pc, #72]	; (8011b10 <LoRaMacCryptoInit+0x60>)
 8011ac6:	687b      	ldr	r3, [r7, #4]
 8011ac8:	6053      	str	r3, [r2, #4]
 8011aca:	e002      	b.n	8011ad2 <LoRaMacCryptoInit+0x22>
    }
    else
    {
        CryptoCtx.EventCryptoNvmCtxChanged = DummyCB;
 8011acc:	4b10      	ldr	r3, [pc, #64]	; (8011b10 <LoRaMacCryptoInit+0x60>)
 8011ace:	4a12      	ldr	r2, [pc, #72]	; (8011b18 <LoRaMacCryptoInit+0x68>)
 8011ad0:	605a      	str	r2, [r3, #4]
    }

    // Initialize with default
    memset1( ( uint8_t* )CryptoCtx.NvmCtx, 0, sizeof( LoRaMacCryptoNvmCtx_t ) );
 8011ad2:	4b0f      	ldr	r3, [pc, #60]	; (8011b10 <LoRaMacCryptoInit+0x60>)
 8011ad4:	681b      	ldr	r3, [r3, #0]
 8011ad6:	2224      	movs	r2, #36	; 0x24
 8011ad8:	2100      	movs	r1, #0
 8011ada:	4618      	mov	r0, r3
 8011adc:	f004 fc3a 	bl	8016354 <memset1>

    // Set default LoRaWAN version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Major = 1;
 8011ae0:	4b0b      	ldr	r3, [pc, #44]	; (8011b10 <LoRaMacCryptoInit+0x60>)
 8011ae2:	681b      	ldr	r3, [r3, #0]
 8011ae4:	2201      	movs	r2, #1
 8011ae6:	70da      	strb	r2, [r3, #3]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 8011ae8:	4b09      	ldr	r3, [pc, #36]	; (8011b10 <LoRaMacCryptoInit+0x60>)
 8011aea:	681b      	ldr	r3, [r3, #0]
 8011aec:	2201      	movs	r2, #1
 8011aee:	709a      	strb	r2, [r3, #2]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Patch = 1;
 8011af0:	4b07      	ldr	r3, [pc, #28]	; (8011b10 <LoRaMacCryptoInit+0x60>)
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	2201      	movs	r2, #1
 8011af6:	705a      	strb	r2, [r3, #1]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Revision = 0;
 8011af8:	4b05      	ldr	r3, [pc, #20]	; (8011b10 <LoRaMacCryptoInit+0x60>)
 8011afa:	681b      	ldr	r3, [r3, #0]
 8011afc:	2200      	movs	r2, #0
 8011afe:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8011b00:	f7ff ffa8 	bl	8011a54 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 8011b04:	2300      	movs	r3, #0
}
 8011b06:	4618      	mov	r0, r3
 8011b08:	3708      	adds	r7, #8
 8011b0a:	46bd      	mov	sp, r7
 8011b0c:	bd80      	pop	{r7, pc}
 8011b0e:	bf00      	nop
 8011b10:	20000c2c 	.word	0x20000c2c
 8011b14:	20000c34 	.word	0x20000c34
 8011b18:	08011aa5 	.word	0x08011aa5

08011b1c <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8011b1c:	b480      	push	{r7}
 8011b1e:	b083      	sub	sp, #12
 8011b20:	af00      	add	r7, sp, #0
 8011b22:	6078      	str	r0, [r7, #4]
    CryptoCtx.NvmCtx->LrWanVersion = version;
 8011b24:	4b04      	ldr	r3, [pc, #16]	; (8011b38 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	687a      	ldr	r2, [r7, #4]
 8011b2a:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8011b2c:	2300      	movs	r3, #0
}
 8011b2e:	4618      	mov	r0, r3
 8011b30:	370c      	adds	r7, #12
 8011b32:	46bd      	mov	sp, r7
 8011b34:	bc80      	pop	{r7}
 8011b36:	4770      	bx	lr
 8011b38:	20000c2c 	.word	0x20000c2c

08011b3c <LoRaMacCryptoRestoreNvmCtx>:

LoRaMacCryptoStatus_t LoRaMacCryptoRestoreNvmCtx( void* cryptoNvmCtx )
{
 8011b3c:	b580      	push	{r7, lr}
 8011b3e:	b082      	sub	sp, #8
 8011b40:	af00      	add	r7, sp, #0
 8011b42:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( cryptoNvmCtx != 0 )
 8011b44:	687b      	ldr	r3, [r7, #4]
 8011b46:	2b00      	cmp	r3, #0
 8011b48:	d006      	beq.n	8011b58 <LoRaMacCryptoRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCryptoCtx, ( uint8_t* )cryptoNvmCtx, CRYPTO_NVM_CTX_SIZE );
 8011b4a:	2224      	movs	r2, #36	; 0x24
 8011b4c:	6879      	ldr	r1, [r7, #4]
 8011b4e:	4805      	ldr	r0, [pc, #20]	; (8011b64 <LoRaMacCryptoRestoreNvmCtx+0x28>)
 8011b50:	f004 fbc5 	bl	80162de <memcpy1>
        return LORAMAC_CRYPTO_SUCCESS;
 8011b54:	2300      	movs	r3, #0
 8011b56:	e000      	b.n	8011b5a <LoRaMacCryptoRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011b58:	230a      	movs	r3, #10
    }
}
 8011b5a:	4618      	mov	r0, r3
 8011b5c:	3708      	adds	r7, #8
 8011b5e:	46bd      	mov	sp, r7
 8011b60:	bd80      	pop	{r7, pc}
 8011b62:	bf00      	nop
 8011b64:	20000c34 	.word	0x20000c34

08011b68 <LoRaMacCryptoGetNvmCtx>:

void* LoRaMacCryptoGetNvmCtx( size_t* cryptoNvmCtxSize )
{
 8011b68:	b480      	push	{r7}
 8011b6a:	b083      	sub	sp, #12
 8011b6c:	af00      	add	r7, sp, #0
 8011b6e:	6078      	str	r0, [r7, #4]
    *cryptoNvmCtxSize = CRYPTO_NVM_CTX_SIZE;
 8011b70:	687b      	ldr	r3, [r7, #4]
 8011b72:	2224      	movs	r2, #36	; 0x24
 8011b74:	601a      	str	r2, [r3, #0]
    return &NvmCryptoCtx;
 8011b76:	4b03      	ldr	r3, [pc, #12]	; (8011b84 <LoRaMacCryptoGetNvmCtx+0x1c>)
}
 8011b78:	4618      	mov	r0, r3
 8011b7a:	370c      	adds	r7, #12
 8011b7c:	46bd      	mov	sp, r7
 8011b7e:	bc80      	pop	{r7}
 8011b80:	4770      	bx	lr
 8011b82:	bf00      	nop
 8011b84:	20000c34 	.word	0x20000c34

08011b88 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 8011b88:	b480      	push	{r7}
 8011b8a:	b083      	sub	sp, #12
 8011b8c:	af00      	add	r7, sp, #0
 8011b8e:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8011b90:	687b      	ldr	r3, [r7, #4]
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	d101      	bne.n	8011b9a <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011b96:	230a      	movs	r3, #10
 8011b98:	e006      	b.n	8011ba8 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 8011b9a:	4b06      	ldr	r3, [pc, #24]	; (8011bb4 <LoRaMacCryptoGetFCntUp+0x2c>)
 8011b9c:	681b      	ldr	r3, [r3, #0]
 8011b9e:	68db      	ldr	r3, [r3, #12]
 8011ba0:	1c5a      	adds	r2, r3, #1
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8011ba6:	2300      	movs	r3, #0
}
 8011ba8:	4618      	mov	r0, r3
 8011baa:	370c      	adds	r7, #12
 8011bac:	46bd      	mov	sp, r7
 8011bae:	bc80      	pop	{r7}
 8011bb0:	4770      	bx	lr
 8011bb2:	bf00      	nop
 8011bb4:	20000c2c 	.word	0x20000c2c

08011bb8 <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 8011bb8:	b5b0      	push	{r4, r5, r7, lr}
 8011bba:	b088      	sub	sp, #32
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	60ba      	str	r2, [r7, #8]
 8011bc0:	607b      	str	r3, [r7, #4]
 8011bc2:	4603      	mov	r3, r0
 8011bc4:	73fb      	strb	r3, [r7, #15]
 8011bc6:	460b      	mov	r3, r1
 8011bc8:	81bb      	strh	r3, [r7, #12]
    uint32_t lastDown = 0;
 8011bca:	2300      	movs	r3, #0
 8011bcc:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 8011bce:	2300      	movs	r3, #0
 8011bd0:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 8011bd2:	2313      	movs	r3, #19
 8011bd4:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 8011bd6:	687b      	ldr	r3, [r7, #4]
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	d101      	bne.n	8011be0 <LoRaMacCryptoGetFCntDown+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011bdc:	230a      	movs	r3, #10
 8011bde:	e04f      	b.n	8011c80 <LoRaMacCryptoGetFCntDown+0xc8>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8011be0:	f107 0214 	add.w	r2, r7, #20
 8011be4:	7bfb      	ldrb	r3, [r7, #15]
 8011be6:	4611      	mov	r1, r2
 8011be8:	4618      	mov	r0, r3
 8011bea:	f7ff fe8d 	bl	8011908 <GetLastFcntDown>
 8011bee:	4603      	mov	r3, r0
 8011bf0:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8011bf2:	7efb      	ldrb	r3, [r7, #27]
 8011bf4:	2b00      	cmp	r3, #0
 8011bf6:	d001      	beq.n	8011bfc <LoRaMacCryptoGetFCntDown+0x44>
    {
        return cryptoStatus;
 8011bf8:	7efb      	ldrb	r3, [r7, #27]
 8011bfa:	e041      	b.n	8011c80 <LoRaMacCryptoGetFCntDown+0xc8>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8011bfc:	697b      	ldr	r3, [r7, #20]
 8011bfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c02:	d103      	bne.n	8011c0c <LoRaMacCryptoGetFCntDown+0x54>
    {
        *currentDown = frameFcnt;
 8011c04:	687b      	ldr	r3, [r7, #4]
 8011c06:	68ba      	ldr	r2, [r7, #8]
 8011c08:	601a      	str	r2, [r3, #0]
 8011c0a:	e01e      	b.n	8011c4a <LoRaMacCryptoGetFCntDown+0x92>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8011c0c:	697b      	ldr	r3, [r7, #20]
 8011c0e:	b29b      	uxth	r3, r3
 8011c10:	68ba      	ldr	r2, [r7, #8]
 8011c12:	1ad3      	subs	r3, r2, r3
 8011c14:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 8011c16:	69fb      	ldr	r3, [r7, #28]
 8011c18:	2b00      	cmp	r3, #0
 8011c1a:	dd05      	ble.n	8011c28 <LoRaMacCryptoGetFCntDown+0x70>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8011c1c:	697a      	ldr	r2, [r7, #20]
 8011c1e:	69fb      	ldr	r3, [r7, #28]
 8011c20:	441a      	add	r2, r3
 8011c22:	687b      	ldr	r3, [r7, #4]
 8011c24:	601a      	str	r2, [r3, #0]
 8011c26:	e010      	b.n	8011c4a <LoRaMacCryptoGetFCntDown+0x92>
        }
        else if( fCntDiff == 0 )
 8011c28:	69fb      	ldr	r3, [r7, #28]
 8011c2a:	2b00      	cmp	r3, #0
 8011c2c:	d104      	bne.n	8011c38 <LoRaMacCryptoGetFCntDown+0x80>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8011c2e:	697a      	ldr	r2, [r7, #20]
 8011c30:	687b      	ldr	r3, [r7, #4]
 8011c32:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8011c34:	2307      	movs	r3, #7
 8011c36:	e023      	b.n	8011c80 <LoRaMacCryptoGetFCntDown+0xc8>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8011c38:	697b      	ldr	r3, [r7, #20]
 8011c3a:	0c1b      	lsrs	r3, r3, #16
 8011c3c:	041b      	lsls	r3, r3, #16
 8011c3e:	68ba      	ldr	r2, [r7, #8]
 8011c40:	4413      	add	r3, r2
 8011c42:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8011c46:	687b      	ldr	r3, [r7, #4]
 8011c48:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8011c4a:	4b0f      	ldr	r3, [pc, #60]	; (8011c88 <LoRaMacCryptoGetFCntDown+0xd0>)
 8011c4c:	681b      	ldr	r3, [r3, #0]
 8011c4e:	789b      	ldrb	r3, [r3, #2]
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d114      	bne.n	8011c7e <LoRaMacCryptoGetFCntDown+0xc6>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 8011c54:	687b      	ldr	r3, [r7, #4]
 8011c56:	681b      	ldr	r3, [r3, #0]
 8011c58:	4618      	mov	r0, r3
 8011c5a:	f04f 0100 	mov.w	r1, #0
 8011c5e:	697b      	ldr	r3, [r7, #20]
 8011c60:	461a      	mov	r2, r3
 8011c62:	f04f 0300 	mov.w	r3, #0
 8011c66:	1a84      	subs	r4, r0, r2
 8011c68:	eb61 0503 	sbc.w	r5, r1, r3
 8011c6c:	89ba      	ldrh	r2, [r7, #12]
 8011c6e:	f04f 0300 	mov.w	r3, #0
 8011c72:	4294      	cmp	r4, r2
 8011c74:	eb75 0303 	sbcs.w	r3, r5, r3
 8011c78:	db01      	blt.n	8011c7e <LoRaMacCryptoGetFCntDown+0xc6>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 8011c7a:	2308      	movs	r3, #8
 8011c7c:	e000      	b.n	8011c80 <LoRaMacCryptoGetFCntDown+0xc8>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011c7e:	2300      	movs	r3, #0
}
 8011c80:	4618      	mov	r0, r3
 8011c82:	3720      	adds	r7, #32
 8011c84:	46bd      	mov	sp, r7
 8011c86:	bdb0      	pop	{r4, r5, r7, pc}
 8011c88:	20000c2c 	.word	0x20000c2c

08011c8c <LoRaMacCryptoSetMulticastReference>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8011c8c:	b480      	push	{r7}
 8011c8e:	b083      	sub	sp, #12
 8011c90:	af00      	add	r7, sp, #0
 8011c92:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 8011c94:	687b      	ldr	r3, [r7, #4]
 8011c96:	2b00      	cmp	r3, #0
 8011c98:	d101      	bne.n	8011c9e <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011c9a:	230a      	movs	r3, #10
 8011c9c:	e006      	b.n	8011cac <LoRaMacCryptoSetMulticastReference+0x20>
    }

    multicastList[0].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 8011c9e:	4b06      	ldr	r3, [pc, #24]	; (8011cb8 <LoRaMacCryptoSetMulticastReference+0x2c>)
 8011ca0:	681b      	ldr	r3, [r3, #0]
 8011ca2:	f103 021c 	add.w	r2, r3, #28
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	621a      	str	r2, [r3, #32]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    multicastList[1].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown1;
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    return LORAMAC_CRYPTO_SUCCESS;
 8011caa:	2300      	movs	r3, #0
}
 8011cac:	4618      	mov	r0, r3
 8011cae:	370c      	adds	r7, #12
 8011cb0:	46bd      	mov	sp, r7
 8011cb2:	bc80      	pop	{r7}
 8011cb4:	4770      	bx	lr
 8011cb6:	bf00      	nop
 8011cb8:	20000c2c 	.word	0x20000c2c

08011cbc <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8011cbc:	b580      	push	{r7, lr}
 8011cbe:	b082      	sub	sp, #8
 8011cc0:	af00      	add	r7, sp, #0
 8011cc2:	4603      	mov	r3, r0
 8011cc4:	6039      	str	r1, [r7, #0]
 8011cc6:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8011cc8:	79fb      	ldrb	r3, [r7, #7]
 8011cca:	6839      	ldr	r1, [r7, #0]
 8011ccc:	4618      	mov	r0, r3
 8011cce:	f7f8 fbb9 	bl	800a444 <SecureElementSetKey>
 8011cd2:	4603      	mov	r3, r0
 8011cd4:	2b00      	cmp	r3, #0
 8011cd6:	d001      	beq.n	8011cdc <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011cd8:	230f      	movs	r3, #15
 8011cda:	e014      	b.n	8011d06 <LoRaMacCryptoSetKey+0x4a>
    }
    if( keyID == APP_KEY )
 8011cdc:	79fb      	ldrb	r3, [r7, #7]
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	d110      	bne.n	8011d04 <LoRaMacCryptoSetKey+0x48>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( keyID ) != LORAMAC_CRYPTO_SUCCESS )
 8011ce2:	79fb      	ldrb	r3, [r7, #7]
 8011ce4:	4618      	mov	r0, r3
 8011ce6:	f000 fa21 	bl	801212c <LoRaMacCryptoDeriveMcRootKey>
 8011cea:	4603      	mov	r3, r0
 8011cec:	2b00      	cmp	r3, #0
 8011cee:	d001      	beq.n	8011cf4 <LoRaMacCryptoSetKey+0x38>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011cf0:	230f      	movs	r3, #15
 8011cf2:	e008      	b.n	8011d06 <LoRaMacCryptoSetKey+0x4a>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8011cf4:	2004      	movs	r0, #4
 8011cf6:	f000 fa47 	bl	8012188 <LoRaMacCryptoDeriveMcKEKey>
 8011cfa:	4603      	mov	r3, r0
 8011cfc:	2b00      	cmp	r3, #0
 8011cfe:	d001      	beq.n	8011d04 <LoRaMacCryptoSetKey+0x48>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011d00:	230f      	movs	r3, #15
 8011d02:	e000      	b.n	8011d06 <LoRaMacCryptoSetKey+0x4a>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8011d04:	2300      	movs	r3, #0
}
 8011d06:	4618      	mov	r0, r3
 8011d08:	3708      	adds	r7, #8
 8011d0a:	46bd      	mov	sp, r7
 8011d0c:	bd80      	pop	{r7, pc}
	...

08011d10 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8011d10:	b580      	push	{r7, lr}
 8011d12:	b086      	sub	sp, #24
 8011d14:	af02      	add	r7, sp, #8
 8011d16:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	2b00      	cmp	r3, #0
 8011d1c:	d101      	bne.n	8011d22 <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011d1e:	230a      	movs	r3, #10
 8011d20:	e036      	b.n	8011d90 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8011d22:	2301      	movs	r3, #1
 8011d24:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 8011d26:	2300      	movs	r3, #0
 8011d28:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 8011d2a:	f107 0308 	add.w	r3, r7, #8
 8011d2e:	4618      	mov	r0, r3
 8011d30:	f7f8 fd62 	bl	800a7f8 <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 8011d34:	68ba      	ldr	r2, [r7, #8]
 8011d36:	4b18      	ldr	r3, [pc, #96]	; (8011d98 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8011d38:	681b      	ldr	r3, [r3, #0]
 8011d3a:	b292      	uxth	r2, r2
 8011d3c:	809a      	strh	r2, [r3, #4]
#else
    CryptoCtx.NvmCtx->DevNonce++;
#endif
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8011d3e:	4b16      	ldr	r3, [pc, #88]	; (8011d98 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8011d40:	685b      	ldr	r3, [r3, #4]
 8011d42:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 8011d44:	4b14      	ldr	r3, [pc, #80]	; (8011d98 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8011d46:	681b      	ldr	r3, [r3, #0]
 8011d48:	889a      	ldrh	r2, [r3, #4]
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8011d4e:	6878      	ldr	r0, [r7, #4]
 8011d50:	f000 fc01 	bl	8012556 <LoRaMacSerializerJoinRequest>
 8011d54:	4603      	mov	r3, r0
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	d001      	beq.n	8011d5e <LoRaMacCryptoPrepareJoinRequest+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8011d5a:	2311      	movs	r3, #17
 8011d5c:	e018      	b.n	8011d90 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8011d5e:	687b      	ldr	r3, [r7, #4]
 8011d60:	6819      	ldr	r1, [r3, #0]
 8011d62:	687b      	ldr	r3, [r7, #4]
 8011d64:	3318      	adds	r3, #24
 8011d66:	7bfa      	ldrb	r2, [r7, #15]
 8011d68:	9300      	str	r3, [sp, #0]
 8011d6a:	4613      	mov	r3, r2
 8011d6c:	2213      	movs	r2, #19
 8011d6e:	2000      	movs	r0, #0
 8011d70:	f7f8 fbcc 	bl	800a50c <SecureElementComputeAesCmac>
 8011d74:	4603      	mov	r3, r0
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d001      	beq.n	8011d7e <LoRaMacCryptoPrepareJoinRequest+0x6e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011d7a:	230f      	movs	r3, #15
 8011d7c:	e008      	b.n	8011d90 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8011d7e:	6878      	ldr	r0, [r7, #4]
 8011d80:	f000 fbe9 	bl	8012556 <LoRaMacSerializerJoinRequest>
 8011d84:	4603      	mov	r3, r0
 8011d86:	2b00      	cmp	r3, #0
 8011d88:	d001      	beq.n	8011d8e <LoRaMacCryptoPrepareJoinRequest+0x7e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8011d8a:	2311      	movs	r3, #17
 8011d8c:	e000      	b.n	8011d90 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8011d8e:	2300      	movs	r3, #0
}
 8011d90:	4618      	mov	r0, r3
 8011d92:	3710      	adds	r7, #16
 8011d94:	46bd      	mov	sp, r7
 8011d96:	bd80      	pop	{r7, pc}
 8011d98:	20000c2c 	.word	0x20000c2c

08011d9c <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8011d9c:	b590      	push	{r4, r7, lr}
 8011d9e:	b095      	sub	sp, #84	; 0x54
 8011da0:	af04      	add	r7, sp, #16
 8011da2:	4603      	mov	r3, r0
 8011da4:	60b9      	str	r1, [r7, #8]
 8011da6:	607a      	str	r2, [r7, #4]
 8011da8:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8011daa:	687b      	ldr	r3, [r7, #4]
 8011dac:	2b00      	cmp	r3, #0
 8011dae:	d002      	beq.n	8011db6 <LoRaMacCryptoHandleJoinAccept+0x1a>
 8011db0:	68bb      	ldr	r3, [r7, #8]
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d101      	bne.n	8011dba <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011db6:	230a      	movs	r3, #10
 8011db8:	e09b      	b.n	8011ef2 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8011dba:	2313      	movs	r3, #19
 8011dbc:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8011dc0:	2300      	movs	r3, #0
 8011dc2:	617b      	str	r3, [r7, #20]
 8011dc4:	f107 0318 	add.w	r3, r7, #24
 8011dc8:	221d      	movs	r2, #29
 8011dca:	2100      	movs	r1, #0
 8011dcc:	4618      	mov	r0, r3
 8011dce:	f008 fc27 	bl	801a620 <memset>
    uint8_t versionMinor         = 0;
 8011dd2:	2300      	movs	r3, #0
 8011dd4:	74fb      	strb	r3, [r7, #19]
    uint8_t* nonce               = ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce;
 8011dd6:	4b49      	ldr	r3, [pc, #292]	; (8011efc <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	3304      	adds	r3, #4
 8011ddc:	63bb      	str	r3, [r7, #56]	; 0x38
            nonce = ( uint8_t* )&CryptoCtx.NvmCtx->FCntList.RJcount1;
        }
    }
#endif

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, ( int16_t )*nonce, macMsg->Buffer,
 8011dde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011de0:	781b      	ldrb	r3, [r3, #0]
 8011de2:	b299      	uxth	r1, r3
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	681c      	ldr	r4, [r3, #0]
 8011de8:	687b      	ldr	r3, [r7, #4]
 8011dea:	791b      	ldrb	r3, [r3, #4]
 8011dec:	7bf8      	ldrb	r0, [r7, #15]
 8011dee:	f107 0213 	add.w	r2, r7, #19
 8011df2:	9202      	str	r2, [sp, #8]
 8011df4:	f107 0214 	add.w	r2, r7, #20
 8011df8:	9201      	str	r2, [sp, #4]
 8011dfa:	9300      	str	r3, [sp, #0]
 8011dfc:	4623      	mov	r3, r4
 8011dfe:	460a      	mov	r2, r1
 8011e00:	68b9      	ldr	r1, [r7, #8]
 8011e02:	f7f8 fc7c 	bl	800a6fe <SecureElementProcessJoinAccept>
 8011e06:	4603      	mov	r3, r0
 8011e08:	2b00      	cmp	r3, #0
 8011e0a:	d001      	beq.n	8011e10 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8011e0c:	230f      	movs	r3, #15
 8011e0e:	e070      	b.n	8011ef2 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	6818      	ldr	r0, [r3, #0]
 8011e14:	687b      	ldr	r3, [r7, #4]
 8011e16:	791b      	ldrb	r3, [r3, #4]
 8011e18:	b29a      	uxth	r2, r3
 8011e1a:	f107 0314 	add.w	r3, r7, #20
 8011e1e:	4619      	mov	r1, r3
 8011e20:	f004 fa5d 	bl	80162de <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8011e24:	6878      	ldr	r0, [r7, #4]
 8011e26:	f000 f9d7 	bl	80121d8 <LoRaMacParserJoinAccept>
 8011e2a:	4603      	mov	r3, r0
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	d001      	beq.n	8011e34 <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8011e30:	2310      	movs	r3, #16
 8011e32:	e05e      	b.n	8011ef2 <LoRaMacCryptoHandleJoinAccept+0x156>
            return retval;
        }
    }
#else
    // Operating in LoRaWAN 1.0.x mode
    retval = LoRaMacCryptoDeriveMcRootKey( APP_KEY );
 8011e34:	2000      	movs	r0, #0
 8011e36:	f000 f979 	bl	801212c <LoRaMacCryptoDeriveMcRootKey>
 8011e3a:	4603      	mov	r3, r0
 8011e3c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011e40:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d002      	beq.n	8011e4e <LoRaMacCryptoHandleJoinAccept+0xb2>
    {
        return retval;
 8011e48:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011e4c:	e051      	b.n	8011ef2 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 8011e4e:	2004      	movs	r0, #4
 8011e50:	f000 f99a 	bl	8012188 <LoRaMacCryptoDeriveMcKEKey>
 8011e54:	4603      	mov	r3, r0
 8011e56:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011e5a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011e5e:	2b00      	cmp	r3, #0
 8011e60:	d002      	beq.n	8011e68 <LoRaMacCryptoHandleJoinAccept+0xcc>
    {
        return retval;
 8011e62:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011e66:	e044      	b.n	8011ef2 <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	1d99      	adds	r1, r3, #6
 8011e6c:	687b      	ldr	r3, [r7, #4]
 8011e6e:	f103 0209 	add.w	r2, r3, #9
 8011e72:	4b22      	ldr	r3, [pc, #136]	; (8011efc <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011e74:	681b      	ldr	r3, [r3, #0]
 8011e76:	3304      	adds	r3, #4
 8011e78:	2003      	movs	r0, #3
 8011e7a:	f7ff fcef 	bl	801185c <DeriveSessionKey10x>
 8011e7e:	4603      	mov	r3, r0
 8011e80:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011e84:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d002      	beq.n	8011e92 <LoRaMacCryptoHandleJoinAccept+0xf6>
    {
        return retval;
 8011e8c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011e90:	e02f      	b.n	8011ef2 <LoRaMacCryptoHandleJoinAccept+0x156>
    }
    retval = DeriveSessionKey10x( NWK_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 8011e92:	687b      	ldr	r3, [r7, #4]
 8011e94:	1d99      	adds	r1, r3, #6
 8011e96:	687b      	ldr	r3, [r7, #4]
 8011e98:	f103 0209 	add.w	r2, r3, #9
 8011e9c:	4b17      	ldr	r3, [pc, #92]	; (8011efc <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011e9e:	681b      	ldr	r3, [r3, #0]
 8011ea0:	3304      	adds	r3, #4
 8011ea2:	2002      	movs	r0, #2
 8011ea4:	f7ff fcda 	bl	801185c <DeriveSessionKey10x>
 8011ea8:	4603      	mov	r3, r0
 8011eaa:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011eae:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011eb2:	2b00      	cmp	r3, #0
 8011eb4:	d002      	beq.n	8011ebc <LoRaMacCryptoHandleJoinAccept+0x120>
    {
        return retval;
 8011eb6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8011eba:	e01a      	b.n	8011ef2 <LoRaMacCryptoHandleJoinAccept+0x156>
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO */

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = versionMinor;
 8011ebc:	4b0f      	ldr	r3, [pc, #60]	; (8011efc <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011ebe:	681b      	ldr	r3, [r3, #0]
 8011ec0:	7cfa      	ldrb	r2, [r7, #19]
 8011ec2:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    CryptoCtx.RJcount0 = 0;
#endif
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8011ec4:	4b0d      	ldr	r3, [pc, #52]	; (8011efc <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011ec6:	681b      	ldr	r3, [r3, #0]
 8011ec8:	2200      	movs	r2, #0
 8011eca:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8011ecc:	4b0b      	ldr	r3, [pc, #44]	; (8011efc <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011ece:	681b      	ldr	r3, [r3, #0]
 8011ed0:	f04f 32ff 	mov.w	r2, #4294967295
 8011ed4:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8011ed6:	4b09      	ldr	r3, [pc, #36]	; (8011efc <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011ed8:	681b      	ldr	r3, [r3, #0]
 8011eda:	f04f 32ff 	mov.w	r2, #4294967295
 8011ede:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8011ee0:	4b06      	ldr	r3, [pc, #24]	; (8011efc <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011ee2:	681b      	ldr	r3, [r3, #0]
 8011ee4:	f04f 32ff 	mov.w	r2, #4294967295
 8011ee8:	615a      	str	r2, [r3, #20]

    CryptoCtx.EventCryptoNvmCtxChanged( );
 8011eea:	4b04      	ldr	r3, [pc, #16]	; (8011efc <LoRaMacCryptoHandleJoinAccept+0x160>)
 8011eec:	685b      	ldr	r3, [r3, #4]
 8011eee:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 8011ef0:	2300      	movs	r3, #0
}
 8011ef2:	4618      	mov	r0, r3
 8011ef4:	3744      	adds	r7, #68	; 0x44
 8011ef6:	46bd      	mov	sp, r7
 8011ef8:	bd90      	pop	{r4, r7, pc}
 8011efa:	bf00      	nop
 8011efc:	20000c2c 	.word	0x20000c2c

08011f00 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8011f00:	b590      	push	{r4, r7, lr}
 8011f02:	b08b      	sub	sp, #44	; 0x2c
 8011f04:	af04      	add	r7, sp, #16
 8011f06:	60f8      	str	r0, [r7, #12]
 8011f08:	607b      	str	r3, [r7, #4]
 8011f0a:	460b      	mov	r3, r1
 8011f0c:	72fb      	strb	r3, [r7, #11]
 8011f0e:	4613      	mov	r3, r2
 8011f10:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8011f12:	2313      	movs	r3, #19
 8011f14:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8011f16:	2303      	movs	r3, #3
 8011f18:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 8011f1a:	687b      	ldr	r3, [r7, #4]
 8011f1c:	2b00      	cmp	r3, #0
 8011f1e:	d101      	bne.n	8011f24 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8011f20:	230a      	movs	r3, #10
 8011f22:	e062      	b.n	8011fea <LoRaMacCryptoSecureMessage+0xea>
    }

    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 8011f24:	4b33      	ldr	r3, [pc, #204]	; (8011ff4 <LoRaMacCryptoSecureMessage+0xf4>)
 8011f26:	681b      	ldr	r3, [r3, #0]
 8011f28:	68db      	ldr	r3, [r3, #12]
 8011f2a:	68fa      	ldr	r2, [r7, #12]
 8011f2c:	429a      	cmp	r2, r3
 8011f2e:	d201      	bcs.n	8011f34 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8011f30:	2306      	movs	r3, #6
 8011f32:	e05a      	b.n	8011fea <LoRaMacCryptoSecureMessage+0xea>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8011f34:	687b      	ldr	r3, [r7, #4]
 8011f36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	d101      	bne.n	8011f42 <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8011f3e:	2302      	movs	r3, #2
 8011f40:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 8011f42:	4b2c      	ldr	r3, [pc, #176]	; (8011ff4 <LoRaMacCryptoSecureMessage+0xf4>)
 8011f44:	681b      	ldr	r3, [r3, #0]
 8011f46:	68db      	ldr	r3, [r3, #12]
 8011f48:	68fa      	ldr	r2, [r7, #12]
 8011f4a:	429a      	cmp	r2, r3
 8011f4c:	d916      	bls.n	8011f7c <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8011f58:	b219      	sxth	r1, r3
 8011f5a:	687b      	ldr	r3, [r7, #4]
 8011f5c:	689c      	ldr	r4, [r3, #8]
 8011f5e:	7dfa      	ldrb	r2, [r7, #23]
 8011f60:	68fb      	ldr	r3, [r7, #12]
 8011f62:	9301      	str	r3, [sp, #4]
 8011f64:	2300      	movs	r3, #0
 8011f66:	9300      	str	r3, [sp, #0]
 8011f68:	4623      	mov	r3, r4
 8011f6a:	f7ff faa9 	bl	80114c0 <PayloadEncrypt>
 8011f6e:	4603      	mov	r3, r0
 8011f70:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011f72:	7dbb      	ldrb	r3, [r7, #22]
 8011f74:	2b00      	cmp	r3, #0
 8011f76:	d001      	beq.n	8011f7c <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8011f78:	7dbb      	ldrb	r3, [r7, #22]
 8011f7a:	e036      	b.n	8011fea <LoRaMacCryptoSecureMessage+0xea>
        }
#endif
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8011f7c:	6878      	ldr	r0, [r7, #4]
 8011f7e:	f000 fb6c 	bl	801265a <LoRaMacSerializerData>
 8011f82:	4603      	mov	r3, r0
 8011f84:	2b00      	cmp	r3, #0
 8011f86:	d001      	beq.n	8011f8c <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8011f88:	2311      	movs	r3, #17
 8011f8a:	e02e      	b.n	8011fea <LoRaMacCryptoSecureMessage+0xea>
#endif
    {        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8011f8c:	2302      	movs	r3, #2
 8011f8e:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8011f90:	687b      	ldr	r3, [r7, #4]
 8011f92:	6818      	ldr	r0, [r3, #0]
 8011f94:	687b      	ldr	r3, [r7, #4]
 8011f96:	791b      	ldrb	r3, [r3, #4]
 8011f98:	b29b      	uxth	r3, r3
 8011f9a:	3b04      	subs	r3, #4
 8011f9c:	b299      	uxth	r1, r3
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	689b      	ldr	r3, [r3, #8]
 8011fa2:	687a      	ldr	r2, [r7, #4]
 8011fa4:	322c      	adds	r2, #44	; 0x2c
 8011fa6:	7dfc      	ldrb	r4, [r7, #23]
 8011fa8:	9203      	str	r2, [sp, #12]
 8011faa:	68fa      	ldr	r2, [r7, #12]
 8011fac:	9202      	str	r2, [sp, #8]
 8011fae:	9301      	str	r3, [sp, #4]
 8011fb0:	2300      	movs	r3, #0
 8011fb2:	9300      	str	r3, [sp, #0]
 8011fb4:	2300      	movs	r3, #0
 8011fb6:	4622      	mov	r2, r4
 8011fb8:	f7ff fb84 	bl	80116c4 <ComputeCmacB0>
 8011fbc:	4603      	mov	r3, r0
 8011fbe:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8011fc0:	7dbb      	ldrb	r3, [r7, #22]
 8011fc2:	2b00      	cmp	r3, #0
 8011fc4:	d001      	beq.n	8011fca <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 8011fc6:	7dbb      	ldrb	r3, [r7, #22]
 8011fc8:	e00f      	b.n	8011fea <LoRaMacCryptoSecureMessage+0xea>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8011fca:	6878      	ldr	r0, [r7, #4]
 8011fcc:	f000 fb45 	bl	801265a <LoRaMacSerializerData>
 8011fd0:	4603      	mov	r3, r0
 8011fd2:	2b00      	cmp	r3, #0
 8011fd4:	d001      	beq.n	8011fda <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8011fd6:	2311      	movs	r3, #17
 8011fd8:	e007      	b.n	8011fea <LoRaMacCryptoSecureMessage+0xea>
    }

    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 8011fda:	4b06      	ldr	r3, [pc, #24]	; (8011ff4 <LoRaMacCryptoSecureMessage+0xf4>)
 8011fdc:	681b      	ldr	r3, [r3, #0]
 8011fde:	68fa      	ldr	r2, [r7, #12]
 8011fe0:	60da      	str	r2, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8011fe2:	4b04      	ldr	r3, [pc, #16]	; (8011ff4 <LoRaMacCryptoSecureMessage+0xf4>)
 8011fe4:	685b      	ldr	r3, [r3, #4]
 8011fe6:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 8011fe8:	2300      	movs	r3, #0
}
 8011fea:	4618      	mov	r0, r3
 8011fec:	371c      	adds	r7, #28
 8011fee:	46bd      	mov	sp, r7
 8011ff0:	bd90      	pop	{r4, r7, pc}
 8011ff2:	bf00      	nop
 8011ff4:	20000c2c 	.word	0x20000c2c

08011ff8 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8011ff8:	b590      	push	{r4, r7, lr}
 8011ffa:	b08b      	sub	sp, #44	; 0x2c
 8011ffc:	af04      	add	r7, sp, #16
 8011ffe:	60b9      	str	r1, [r7, #8]
 8012000:	607b      	str	r3, [r7, #4]
 8012002:	4603      	mov	r3, r0
 8012004:	73fb      	strb	r3, [r7, #15]
 8012006:	4613      	mov	r3, r2
 8012008:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 801200a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801200c:	2b00      	cmp	r3, #0
 801200e:	d101      	bne.n	8012014 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012010:	230a      	movs	r3, #10
 8012012:	e084      	b.n	801211e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8012014:	7bbb      	ldrb	r3, [r7, #14]
 8012016:	6879      	ldr	r1, [r7, #4]
 8012018:	4618      	mov	r0, r3
 801201a:	f7ff fcc3 	bl	80119a4 <CheckFCntDown>
 801201e:	4603      	mov	r3, r0
 8012020:	f083 0301 	eor.w	r3, r3, #1
 8012024:	b2db      	uxtb	r3, r3
 8012026:	2b00      	cmp	r3, #0
 8012028:	d001      	beq.n	801202e <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 801202a:	2306      	movs	r3, #6
 801202c:	e077      	b.n	801211e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801202e:	2313      	movs	r3, #19
 8012030:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8012032:	2303      	movs	r3, #3
 8012034:	75fb      	strb	r3, [r7, #23]

#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8012036:	2302      	movs	r3, #2
 8012038:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 801203a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801203c:	f000 f997 	bl	801236e <LoRaMacParserData>
 8012040:	4603      	mov	r3, r0
 8012042:	2b00      	cmp	r3, #0
 8012044:	d001      	beq.n	801204a <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8012046:	2310      	movs	r3, #16
 8012048:	e069      	b.n	801211e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 801204a:	f107 0210 	add.w	r2, r7, #16
 801204e:	7bfb      	ldrb	r3, [r7, #15]
 8012050:	4611      	mov	r1, r2
 8012052:	4618      	mov	r0, r3
 8012054:	f7ff fbdc 	bl	8011810 <GetKeyAddrItem>
 8012058:	4603      	mov	r3, r0
 801205a:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801205c:	7d7b      	ldrb	r3, [r7, #21]
 801205e:	2b00      	cmp	r3, #0
 8012060:	d001      	beq.n	8012066 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8012062:	7d7b      	ldrb	r3, [r7, #21]
 8012064:	e05b      	b.n	801211e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8012066:	693b      	ldr	r3, [r7, #16]
 8012068:	785b      	ldrb	r3, [r3, #1]
 801206a:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 801206c:	693b      	ldr	r3, [r7, #16]
 801206e:	789b      	ldrb	r3, [r3, #2]
 8012070:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8012072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012074:	689b      	ldr	r3, [r3, #8]
 8012076:	68ba      	ldr	r2, [r7, #8]
 8012078:	429a      	cmp	r2, r3
 801207a:	d001      	beq.n	8012080 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 801207c:	2302      	movs	r3, #2
 801207e:	e04e      	b.n	801211e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8012080:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012082:	7b1b      	ldrb	r3, [r3, #12]
 8012084:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8012088:	b2db      	uxtb	r3, r3
 801208a:	2b00      	cmp	r3, #0
 801208c:	bf14      	ite	ne
 801208e:	2301      	movne	r3, #1
 8012090:	2300      	moveq	r3, #0
 8012092:	75bb      	strb	r3, [r7, #22]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8012094:	4b24      	ldr	r3, [pc, #144]	; (8012128 <LoRaMacCryptoUnsecureMessage+0x130>)
 8012096:	681b      	ldr	r3, [r3, #0]
 8012098:	789b      	ldrb	r3, [r3, #2]
 801209a:	2b00      	cmp	r3, #0
 801209c:	d101      	bne.n	80120a2 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 801209e:	2300      	movs	r3, #0
 80120a0:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 80120a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120a4:	6818      	ldr	r0, [r3, #0]
 80120a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120a8:	791b      	ldrb	r3, [r3, #4]
 80120aa:	b29b      	uxth	r3, r3
 80120ac:	3b04      	subs	r3, #4
 80120ae:	b299      	uxth	r1, r3
 80120b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80120b4:	7dbc      	ldrb	r4, [r7, #22]
 80120b6:	7d3a      	ldrb	r2, [r7, #20]
 80120b8:	9303      	str	r3, [sp, #12]
 80120ba:	687b      	ldr	r3, [r7, #4]
 80120bc:	9302      	str	r3, [sp, #8]
 80120be:	68bb      	ldr	r3, [r7, #8]
 80120c0:	9301      	str	r3, [sp, #4]
 80120c2:	2301      	movs	r3, #1
 80120c4:	9300      	str	r3, [sp, #0]
 80120c6:	4623      	mov	r3, r4
 80120c8:	f7ff fb3a 	bl	8011740 <VerifyCmacB0>
 80120cc:	4603      	mov	r3, r0
 80120ce:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 80120d0:	7d7b      	ldrb	r3, [r7, #21]
 80120d2:	2b00      	cmp	r3, #0
 80120d4:	d001      	beq.n	80120da <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 80120d6:	7d7b      	ldrb	r3, [r7, #21]
 80120d8:	e021      	b.n	801211e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 80120da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80120e0:	2b00      	cmp	r3, #0
 80120e2:	d101      	bne.n	80120e8 <LoRaMacCryptoUnsecureMessage+0xf0>
    {
        // Use network session encryption key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 80120e4:	2302      	movs	r3, #2
 80120e6:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 80120e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120ea:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80120ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120ee:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80120f2:	b219      	sxth	r1, r3
 80120f4:	7dfa      	ldrb	r2, [r7, #23]
 80120f6:	687b      	ldr	r3, [r7, #4]
 80120f8:	9301      	str	r3, [sp, #4]
 80120fa:	2301      	movs	r3, #1
 80120fc:	9300      	str	r3, [sp, #0]
 80120fe:	68bb      	ldr	r3, [r7, #8]
 8012100:	f7ff f9de 	bl	80114c0 <PayloadEncrypt>
 8012104:	4603      	mov	r3, r0
 8012106:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012108:	7d7b      	ldrb	r3, [r7, #21]
 801210a:	2b00      	cmp	r3, #0
 801210c:	d001      	beq.n	8012112 <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 801210e:	7d7b      	ldrb	r3, [r7, #21]
 8012110:	e005      	b.n	801211e <LoRaMacCryptoUnsecureMessage+0x126>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 8012112:	7bbb      	ldrb	r3, [r7, #14]
 8012114:	6879      	ldr	r1, [r7, #4]
 8012116:	4618      	mov	r0, r3
 8012118:	f7ff fc68 	bl	80119ec <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 801211c:	2300      	movs	r3, #0
}
 801211e:	4618      	mov	r0, r3
 8012120:	371c      	adds	r7, #28
 8012122:	46bd      	mov	sp, r7
 8012124:	bd90      	pop	{r4, r7, pc}
 8012126:	bf00      	nop
 8012128:	20000c2c 	.word	0x20000c2c

0801212c <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( KeyIdentifier_t keyID )
{
 801212c:	b580      	push	{r7, lr}
 801212e:	b086      	sub	sp, #24
 8012130:	af00      	add	r7, sp, #0
 8012132:	4603      	mov	r3, r0
 8012134:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 8012136:	79fb      	ldrb	r3, [r7, #7]
 8012138:	2b00      	cmp	r3, #0
 801213a:	d001      	beq.n	8012140 <LoRaMacCryptoDeriveMcRootKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801213c:	230b      	movs	r3, #11
 801213e:	e01d      	b.n	801217c <LoRaMacCryptoDeriveMcRootKey+0x50>
    }
    uint8_t compBase[16] = { 0 };
 8012140:	2300      	movs	r3, #0
 8012142:	60bb      	str	r3, [r7, #8]
 8012144:	f107 030c 	add.w	r3, r7, #12
 8012148:	2200      	movs	r2, #0
 801214a:	601a      	str	r2, [r3, #0]
 801214c:	605a      	str	r2, [r3, #4]
 801214e:	609a      	str	r2, [r3, #8]

    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 8012150:	4b0c      	ldr	r3, [pc, #48]	; (8012184 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 8012152:	681b      	ldr	r3, [r3, #0]
 8012154:	789b      	ldrb	r3, [r3, #2]
 8012156:	2b01      	cmp	r3, #1
 8012158:	d101      	bne.n	801215e <LoRaMacCryptoDeriveMcRootKey+0x32>
    {
        compBase[0] = 0x20;
 801215a:	2320      	movs	r3, #32
 801215c:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 801215e:	4b09      	ldr	r3, [pc, #36]	; (8012184 <LoRaMacCryptoDeriveMcRootKey+0x58>)
 8012160:	6818      	ldr	r0, [r3, #0]
 8012162:	79fa      	ldrb	r2, [r7, #7]
 8012164:	f107 0108 	add.w	r1, r7, #8
 8012168:	2304      	movs	r3, #4
 801216a:	6800      	ldr	r0, [r0, #0]
 801216c:	f7f8 fa7c 	bl	800a668 <SecureElementDeriveAndStoreKey>
 8012170:	4603      	mov	r3, r0
 8012172:	2b00      	cmp	r3, #0
 8012174:	d001      	beq.n	801217a <LoRaMacCryptoDeriveMcRootKey+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012176:	230f      	movs	r3, #15
 8012178:	e000      	b.n	801217c <LoRaMacCryptoDeriveMcRootKey+0x50>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801217a:	2300      	movs	r3, #0
}
 801217c:	4618      	mov	r0, r3
 801217e:	3718      	adds	r7, #24
 8012180:	46bd      	mov	sp, r7
 8012182:	bd80      	pop	{r7, pc}
 8012184:	20000c2c 	.word	0x20000c2c

08012188 <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 8012188:	b580      	push	{r7, lr}
 801218a:	b086      	sub	sp, #24
 801218c:	af00      	add	r7, sp, #0
 801218e:	4603      	mov	r3, r0
 8012190:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 8012192:	79fb      	ldrb	r3, [r7, #7]
 8012194:	2b04      	cmp	r3, #4
 8012196:	d001      	beq.n	801219c <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8012198:	230b      	movs	r3, #11
 801219a:	e016      	b.n	80121ca <LoRaMacCryptoDeriveMcKEKey+0x42>
    }
    uint8_t compBase[16] = { 0 };
 801219c:	2300      	movs	r3, #0
 801219e:	60bb      	str	r3, [r7, #8]
 80121a0:	f107 030c 	add.w	r3, r7, #12
 80121a4:	2200      	movs	r2, #0
 80121a6:	601a      	str	r2, [r3, #0]
 80121a8:	605a      	str	r2, [r3, #4]
 80121aa:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 80121ac:	4b09      	ldr	r3, [pc, #36]	; (80121d4 <LoRaMacCryptoDeriveMcKEKey+0x4c>)
 80121ae:	6818      	ldr	r0, [r3, #0]
 80121b0:	79fa      	ldrb	r2, [r7, #7]
 80121b2:	f107 0108 	add.w	r1, r7, #8
 80121b6:	237f      	movs	r3, #127	; 0x7f
 80121b8:	6800      	ldr	r0, [r0, #0]
 80121ba:	f7f8 fa55 	bl	800a668 <SecureElementDeriveAndStoreKey>
 80121be:	4603      	mov	r3, r0
 80121c0:	2b00      	cmp	r3, #0
 80121c2:	d001      	beq.n	80121c8 <LoRaMacCryptoDeriveMcKEKey+0x40>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80121c4:	230f      	movs	r3, #15
 80121c6:	e000      	b.n	80121ca <LoRaMacCryptoDeriveMcKEKey+0x42>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80121c8:	2300      	movs	r3, #0
}
 80121ca:	4618      	mov	r0, r3
 80121cc:	3718      	adds	r7, #24
 80121ce:	46bd      	mov	sp, r7
 80121d0:	bd80      	pop	{r7, pc}
 80121d2:	bf00      	nop
 80121d4:	20000c2c 	.word	0x20000c2c

080121d8 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 80121d8:	b580      	push	{r7, lr}
 80121da:	b084      	sub	sp, #16
 80121dc:	af00      	add	r7, sp, #0
 80121de:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80121e0:	687b      	ldr	r3, [r7, #4]
 80121e2:	2b00      	cmp	r3, #0
 80121e4:	d003      	beq.n	80121ee <LoRaMacParserJoinAccept+0x16>
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	681b      	ldr	r3, [r3, #0]
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	d101      	bne.n	80121f2 <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 80121ee:	2302      	movs	r3, #2
 80121f0:	e0b9      	b.n	8012366 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 80121f2:	2300      	movs	r3, #0
 80121f4:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80121f6:	687b      	ldr	r3, [r7, #4]
 80121f8:	681a      	ldr	r2, [r3, #0]
 80121fa:	89fb      	ldrh	r3, [r7, #14]
 80121fc:	1c59      	adds	r1, r3, #1
 80121fe:	81f9      	strh	r1, [r7, #14]
 8012200:	4413      	add	r3, r2
 8012202:	781a      	ldrb	r2, [r3, #0]
 8012204:	687b      	ldr	r3, [r7, #4]
 8012206:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8012208:	687b      	ldr	r3, [r7, #4]
 801220a:	1d98      	adds	r0, r3, #6
 801220c:	687b      	ldr	r3, [r7, #4]
 801220e:	681a      	ldr	r2, [r3, #0]
 8012210:	89fb      	ldrh	r3, [r7, #14]
 8012212:	4413      	add	r3, r2
 8012214:	2203      	movs	r2, #3
 8012216:	4619      	mov	r1, r3
 8012218:	f004 f861 	bl	80162de <memcpy1>
    bufItr = bufItr + 3;
 801221c:	89fb      	ldrh	r3, [r7, #14]
 801221e:	3303      	adds	r3, #3
 8012220:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8012222:	687b      	ldr	r3, [r7, #4]
 8012224:	f103 0009 	add.w	r0, r3, #9
 8012228:	687b      	ldr	r3, [r7, #4]
 801222a:	681a      	ldr	r2, [r3, #0]
 801222c:	89fb      	ldrh	r3, [r7, #14]
 801222e:	4413      	add	r3, r2
 8012230:	2203      	movs	r2, #3
 8012232:	4619      	mov	r1, r3
 8012234:	f004 f853 	bl	80162de <memcpy1>
    bufItr = bufItr + 3;
 8012238:	89fb      	ldrh	r3, [r7, #14]
 801223a:	3303      	adds	r3, #3
 801223c:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	681a      	ldr	r2, [r3, #0]
 8012242:	89fb      	ldrh	r3, [r7, #14]
 8012244:	1c59      	adds	r1, r3, #1
 8012246:	81f9      	strh	r1, [r7, #14]
 8012248:	4413      	add	r3, r2
 801224a:	781b      	ldrb	r3, [r3, #0]
 801224c:	461a      	mov	r2, r3
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8012252:	687b      	ldr	r3, [r7, #4]
 8012254:	681a      	ldr	r2, [r3, #0]
 8012256:	89fb      	ldrh	r3, [r7, #14]
 8012258:	1c59      	adds	r1, r3, #1
 801225a:	81f9      	strh	r1, [r7, #14]
 801225c:	4413      	add	r3, r2
 801225e:	781b      	ldrb	r3, [r3, #0]
 8012260:	021a      	lsls	r2, r3, #8
 8012262:	687b      	ldr	r3, [r7, #4]
 8012264:	68db      	ldr	r3, [r3, #12]
 8012266:	431a      	orrs	r2, r3
 8012268:	687b      	ldr	r3, [r7, #4]
 801226a:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 801226c:	687b      	ldr	r3, [r7, #4]
 801226e:	681a      	ldr	r2, [r3, #0]
 8012270:	89fb      	ldrh	r3, [r7, #14]
 8012272:	1c59      	adds	r1, r3, #1
 8012274:	81f9      	strh	r1, [r7, #14]
 8012276:	4413      	add	r3, r2
 8012278:	781b      	ldrb	r3, [r3, #0]
 801227a:	041a      	lsls	r2, r3, #16
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	68db      	ldr	r3, [r3, #12]
 8012280:	431a      	orrs	r2, r3
 8012282:	687b      	ldr	r3, [r7, #4]
 8012284:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8012286:	687b      	ldr	r3, [r7, #4]
 8012288:	681a      	ldr	r2, [r3, #0]
 801228a:	89fb      	ldrh	r3, [r7, #14]
 801228c:	1c59      	adds	r1, r3, #1
 801228e:	81f9      	strh	r1, [r7, #14]
 8012290:	4413      	add	r3, r2
 8012292:	781b      	ldrb	r3, [r3, #0]
 8012294:	061a      	lsls	r2, r3, #24
 8012296:	687b      	ldr	r3, [r7, #4]
 8012298:	68db      	ldr	r3, [r3, #12]
 801229a:	431a      	orrs	r2, r3
 801229c:	687b      	ldr	r3, [r7, #4]
 801229e:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	681a      	ldr	r2, [r3, #0]
 80122a4:	89fb      	ldrh	r3, [r7, #14]
 80122a6:	1c59      	adds	r1, r3, #1
 80122a8:	81f9      	strh	r1, [r7, #14]
 80122aa:	4413      	add	r3, r2
 80122ac:	781a      	ldrb	r2, [r3, #0]
 80122ae:	687b      	ldr	r3, [r7, #4]
 80122b0:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	681a      	ldr	r2, [r3, #0]
 80122b6:	89fb      	ldrh	r3, [r7, #14]
 80122b8:	1c59      	adds	r1, r3, #1
 80122ba:	81f9      	strh	r1, [r7, #14]
 80122bc:	4413      	add	r3, r2
 80122be:	781a      	ldrb	r2, [r3, #0]
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 80122c4:	687b      	ldr	r3, [r7, #4]
 80122c6:	791b      	ldrb	r3, [r3, #4]
 80122c8:	1f1a      	subs	r2, r3, #4
 80122ca:	89fb      	ldrh	r3, [r7, #14]
 80122cc:	1ad3      	subs	r3, r2, r3
 80122ce:	2b10      	cmp	r3, #16
 80122d0:	d10e      	bne.n	80122f0 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 80122d2:	687b      	ldr	r3, [r7, #4]
 80122d4:	f103 0012 	add.w	r0, r3, #18
 80122d8:	687b      	ldr	r3, [r7, #4]
 80122da:	681a      	ldr	r2, [r3, #0]
 80122dc:	89fb      	ldrh	r3, [r7, #14]
 80122de:	4413      	add	r3, r2
 80122e0:	2210      	movs	r2, #16
 80122e2:	4619      	mov	r1, r3
 80122e4:	f003 fffb 	bl	80162de <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 80122e8:	89fb      	ldrh	r3, [r7, #14]
 80122ea:	3310      	adds	r3, #16
 80122ec:	81fb      	strh	r3, [r7, #14]
 80122ee:	e008      	b.n	8012302 <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	791b      	ldrb	r3, [r3, #4]
 80122f4:	1f1a      	subs	r2, r3, #4
 80122f6:	89fb      	ldrh	r3, [r7, #14]
 80122f8:	1ad3      	subs	r3, r2, r3
 80122fa:	2b00      	cmp	r3, #0
 80122fc:	dd01      	ble.n	8012302 <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 80122fe:	2301      	movs	r3, #1
 8012300:	e031      	b.n	8012366 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8012302:	687b      	ldr	r3, [r7, #4]
 8012304:	681a      	ldr	r2, [r3, #0]
 8012306:	89fb      	ldrh	r3, [r7, #14]
 8012308:	1c59      	adds	r1, r3, #1
 801230a:	81f9      	strh	r1, [r7, #14]
 801230c:	4413      	add	r3, r2
 801230e:	781b      	ldrb	r3, [r3, #0]
 8012310:	461a      	mov	r2, r3
 8012312:	687b      	ldr	r3, [r7, #4]
 8012314:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	681a      	ldr	r2, [r3, #0]
 801231a:	89fb      	ldrh	r3, [r7, #14]
 801231c:	1c59      	adds	r1, r3, #1
 801231e:	81f9      	strh	r1, [r7, #14]
 8012320:	4413      	add	r3, r2
 8012322:	781b      	ldrb	r3, [r3, #0]
 8012324:	021a      	lsls	r2, r3, #8
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801232a:	431a      	orrs	r2, r3
 801232c:	687b      	ldr	r3, [r7, #4]
 801232e:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8012330:	687b      	ldr	r3, [r7, #4]
 8012332:	681a      	ldr	r2, [r3, #0]
 8012334:	89fb      	ldrh	r3, [r7, #14]
 8012336:	1c59      	adds	r1, r3, #1
 8012338:	81f9      	strh	r1, [r7, #14]
 801233a:	4413      	add	r3, r2
 801233c:	781b      	ldrb	r3, [r3, #0]
 801233e:	041a      	lsls	r2, r3, #16
 8012340:	687b      	ldr	r3, [r7, #4]
 8012342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012344:	431a      	orrs	r2, r3
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	681a      	ldr	r2, [r3, #0]
 801234e:	89fb      	ldrh	r3, [r7, #14]
 8012350:	1c59      	adds	r1, r3, #1
 8012352:	81f9      	strh	r1, [r7, #14]
 8012354:	4413      	add	r3, r2
 8012356:	781b      	ldrb	r3, [r3, #0]
 8012358:	061a      	lsls	r2, r3, #24
 801235a:	687b      	ldr	r3, [r7, #4]
 801235c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801235e:	431a      	orrs	r2, r3
 8012360:	687b      	ldr	r3, [r7, #4]
 8012362:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 8012364:	2300      	movs	r3, #0
}
 8012366:	4618      	mov	r0, r3
 8012368:	3710      	adds	r7, #16
 801236a:	46bd      	mov	sp, r7
 801236c:	bd80      	pop	{r7, pc}

0801236e <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 801236e:	b580      	push	{r7, lr}
 8012370:	b084      	sub	sp, #16
 8012372:	af00      	add	r7, sp, #0
 8012374:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8012376:	687b      	ldr	r3, [r7, #4]
 8012378:	2b00      	cmp	r3, #0
 801237a:	d003      	beq.n	8012384 <LoRaMacParserData+0x16>
 801237c:	687b      	ldr	r3, [r7, #4]
 801237e:	681b      	ldr	r3, [r3, #0]
 8012380:	2b00      	cmp	r3, #0
 8012382:	d101      	bne.n	8012388 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8012384:	2302      	movs	r3, #2
 8012386:	e0e2      	b.n	801254e <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 8012388:	2300      	movs	r3, #0
 801238a:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 801238c:	687b      	ldr	r3, [r7, #4]
 801238e:	681a      	ldr	r2, [r3, #0]
 8012390:	89fb      	ldrh	r3, [r7, #14]
 8012392:	1c59      	adds	r1, r3, #1
 8012394:	81f9      	strh	r1, [r7, #14]
 8012396:	4413      	add	r3, r2
 8012398:	781a      	ldrb	r2, [r3, #0]
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 801239e:	687b      	ldr	r3, [r7, #4]
 80123a0:	681a      	ldr	r2, [r3, #0]
 80123a2:	89fb      	ldrh	r3, [r7, #14]
 80123a4:	1c59      	adds	r1, r3, #1
 80123a6:	81f9      	strh	r1, [r7, #14]
 80123a8:	4413      	add	r3, r2
 80123aa:	781b      	ldrb	r3, [r3, #0]
 80123ac:	461a      	mov	r2, r3
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 80123b2:	687b      	ldr	r3, [r7, #4]
 80123b4:	681a      	ldr	r2, [r3, #0]
 80123b6:	89fb      	ldrh	r3, [r7, #14]
 80123b8:	1c59      	adds	r1, r3, #1
 80123ba:	81f9      	strh	r1, [r7, #14]
 80123bc:	4413      	add	r3, r2
 80123be:	781b      	ldrb	r3, [r3, #0]
 80123c0:	021a      	lsls	r2, r3, #8
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	689b      	ldr	r3, [r3, #8]
 80123c6:	431a      	orrs	r2, r3
 80123c8:	687b      	ldr	r3, [r7, #4]
 80123ca:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 80123cc:	687b      	ldr	r3, [r7, #4]
 80123ce:	681a      	ldr	r2, [r3, #0]
 80123d0:	89fb      	ldrh	r3, [r7, #14]
 80123d2:	1c59      	adds	r1, r3, #1
 80123d4:	81f9      	strh	r1, [r7, #14]
 80123d6:	4413      	add	r3, r2
 80123d8:	781b      	ldrb	r3, [r3, #0]
 80123da:	041a      	lsls	r2, r3, #16
 80123dc:	687b      	ldr	r3, [r7, #4]
 80123de:	689b      	ldr	r3, [r3, #8]
 80123e0:	431a      	orrs	r2, r3
 80123e2:	687b      	ldr	r3, [r7, #4]
 80123e4:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80123e6:	687b      	ldr	r3, [r7, #4]
 80123e8:	681a      	ldr	r2, [r3, #0]
 80123ea:	89fb      	ldrh	r3, [r7, #14]
 80123ec:	1c59      	adds	r1, r3, #1
 80123ee:	81f9      	strh	r1, [r7, #14]
 80123f0:	4413      	add	r3, r2
 80123f2:	781b      	ldrb	r3, [r3, #0]
 80123f4:	061a      	lsls	r2, r3, #24
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	689b      	ldr	r3, [r3, #8]
 80123fa:	431a      	orrs	r2, r3
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	681a      	ldr	r2, [r3, #0]
 8012404:	89fb      	ldrh	r3, [r7, #14]
 8012406:	1c59      	adds	r1, r3, #1
 8012408:	81f9      	strh	r1, [r7, #14]
 801240a:	4413      	add	r3, r2
 801240c:	781a      	ldrb	r2, [r3, #0]
 801240e:	687b      	ldr	r3, [r7, #4]
 8012410:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	681a      	ldr	r2, [r3, #0]
 8012416:	89fb      	ldrh	r3, [r7, #14]
 8012418:	1c59      	adds	r1, r3, #1
 801241a:	81f9      	strh	r1, [r7, #14]
 801241c:	4413      	add	r3, r2
 801241e:	781b      	ldrb	r3, [r3, #0]
 8012420:	b29a      	uxth	r2, r3
 8012422:	687b      	ldr	r3, [r7, #4]
 8012424:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8012426:	687b      	ldr	r3, [r7, #4]
 8012428:	681a      	ldr	r2, [r3, #0]
 801242a:	89fb      	ldrh	r3, [r7, #14]
 801242c:	1c59      	adds	r1, r3, #1
 801242e:	81f9      	strh	r1, [r7, #14]
 8012430:	4413      	add	r3, r2
 8012432:	781b      	ldrb	r3, [r3, #0]
 8012434:	0219      	lsls	r1, r3, #8
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	89db      	ldrh	r3, [r3, #14]
 801243a:	b21a      	sxth	r2, r3
 801243c:	b20b      	sxth	r3, r1
 801243e:	4313      	orrs	r3, r2
 8012440:	b21b      	sxth	r3, r3
 8012442:	b29a      	uxth	r2, r3
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	f103 0010 	add.w	r0, r3, #16
 801244e:	687b      	ldr	r3, [r7, #4]
 8012450:	681a      	ldr	r2, [r3, #0]
 8012452:	89fb      	ldrh	r3, [r7, #14]
 8012454:	18d1      	adds	r1, r2, r3
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	7b1b      	ldrb	r3, [r3, #12]
 801245a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801245e:	b2db      	uxtb	r3, r3
 8012460:	b29b      	uxth	r3, r3
 8012462:	461a      	mov	r2, r3
 8012464:	f003 ff3b 	bl	80162de <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8012468:	687b      	ldr	r3, [r7, #4]
 801246a:	7b1b      	ldrb	r3, [r3, #12]
 801246c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012470:	b2db      	uxtb	r3, r3
 8012472:	b29a      	uxth	r2, r3
 8012474:	89fb      	ldrh	r3, [r7, #14]
 8012476:	4413      	add	r3, r2
 8012478:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 801247a:	687b      	ldr	r3, [r7, #4]
 801247c:	2200      	movs	r2, #0
 801247e:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8012482:	687b      	ldr	r3, [r7, #4]
 8012484:	2200      	movs	r2, #0
 8012486:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	791b      	ldrb	r3, [r3, #4]
 801248e:	461a      	mov	r2, r3
 8012490:	89fb      	ldrh	r3, [r7, #14]
 8012492:	1ad3      	subs	r3, r2, r3
 8012494:	2b04      	cmp	r3, #4
 8012496:	dd28      	ble.n	80124ea <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8012498:	687b      	ldr	r3, [r7, #4]
 801249a:	681a      	ldr	r2, [r3, #0]
 801249c:	89fb      	ldrh	r3, [r7, #14]
 801249e:	1c59      	adds	r1, r3, #1
 80124a0:	81f9      	strh	r1, [r7, #14]
 80124a2:	4413      	add	r3, r2
 80124a4:	781a      	ldrb	r2, [r3, #0]
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 80124ac:	687b      	ldr	r3, [r7, #4]
 80124ae:	791a      	ldrb	r2, [r3, #4]
 80124b0:	89fb      	ldrh	r3, [r7, #14]
 80124b2:	b2db      	uxtb	r3, r3
 80124b4:	1ad3      	subs	r3, r2, r3
 80124b6:	b2db      	uxtb	r3, r3
 80124b8:	3b04      	subs	r3, #4
 80124ba:	b2da      	uxtb	r2, r3
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 80124c2:	687b      	ldr	r3, [r7, #4]
 80124c4:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	681a      	ldr	r2, [r3, #0]
 80124ca:	89fb      	ldrh	r3, [r7, #14]
 80124cc:	18d1      	adds	r1, r2, r3
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80124d4:	b29b      	uxth	r3, r3
 80124d6:	461a      	mov	r2, r3
 80124d8:	f003 ff01 	bl	80162de <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 80124dc:	687b      	ldr	r3, [r7, #4]
 80124de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80124e2:	b29a      	uxth	r2, r3
 80124e4:	89fb      	ldrh	r3, [r7, #14]
 80124e6:	4413      	add	r3, r2
 80124e8:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	681a      	ldr	r2, [r3, #0]
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	791b      	ldrb	r3, [r3, #4]
 80124f2:	3b04      	subs	r3, #4
 80124f4:	4413      	add	r3, r2
 80124f6:	781b      	ldrb	r3, [r3, #0]
 80124f8:	461a      	mov	r2, r3
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 80124fe:	687b      	ldr	r3, [r7, #4]
 8012500:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012502:	687b      	ldr	r3, [r7, #4]
 8012504:	6819      	ldr	r1, [r3, #0]
 8012506:	687b      	ldr	r3, [r7, #4]
 8012508:	791b      	ldrb	r3, [r3, #4]
 801250a:	3b03      	subs	r3, #3
 801250c:	440b      	add	r3, r1
 801250e:	781b      	ldrb	r3, [r3, #0]
 8012510:	021b      	lsls	r3, r3, #8
 8012512:	431a      	orrs	r2, r3
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8012518:	687b      	ldr	r3, [r7, #4]
 801251a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	6819      	ldr	r1, [r3, #0]
 8012520:	687b      	ldr	r3, [r7, #4]
 8012522:	791b      	ldrb	r3, [r3, #4]
 8012524:	3b02      	subs	r3, #2
 8012526:	440b      	add	r3, r1
 8012528:	781b      	ldrb	r3, [r3, #0]
 801252a:	041b      	lsls	r3, r3, #16
 801252c:	431a      	orrs	r2, r3
 801252e:	687b      	ldr	r3, [r7, #4]
 8012530:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8012532:	687b      	ldr	r3, [r7, #4]
 8012534:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012536:	687b      	ldr	r3, [r7, #4]
 8012538:	6819      	ldr	r1, [r3, #0]
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	791b      	ldrb	r3, [r3, #4]
 801253e:	3b01      	subs	r3, #1
 8012540:	440b      	add	r3, r1
 8012542:	781b      	ldrb	r3, [r3, #0]
 8012544:	061b      	lsls	r3, r3, #24
 8012546:	431a      	orrs	r2, r3
 8012548:	687b      	ldr	r3, [r7, #4]
 801254a:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 801254c:	2300      	movs	r3, #0
}
 801254e:	4618      	mov	r0, r3
 8012550:	3710      	adds	r7, #16
 8012552:	46bd      	mov	sp, r7
 8012554:	bd80      	pop	{r7, pc}

08012556 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8012556:	b580      	push	{r7, lr}
 8012558:	b084      	sub	sp, #16
 801255a:	af00      	add	r7, sp, #0
 801255c:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	2b00      	cmp	r3, #0
 8012562:	d003      	beq.n	801256c <LoRaMacSerializerJoinRequest+0x16>
 8012564:	687b      	ldr	r3, [r7, #4]
 8012566:	681b      	ldr	r3, [r3, #0]
 8012568:	2b00      	cmp	r3, #0
 801256a:	d101      	bne.n	8012570 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 801256c:	2301      	movs	r3, #1
 801256e:	e070      	b.n	8012652 <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8012570:	2300      	movs	r3, #0
 8012572:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	791b      	ldrb	r3, [r3, #4]
 8012578:	2b16      	cmp	r3, #22
 801257a:	d801      	bhi.n	8012580 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 801257c:	2302      	movs	r3, #2
 801257e:	e068      	b.n	8012652 <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8012580:	687b      	ldr	r3, [r7, #4]
 8012582:	681a      	ldr	r2, [r3, #0]
 8012584:	89fb      	ldrh	r3, [r7, #14]
 8012586:	1c59      	adds	r1, r3, #1
 8012588:	81f9      	strh	r1, [r7, #14]
 801258a:	4413      	add	r3, r2
 801258c:	687a      	ldr	r2, [r7, #4]
 801258e:	7952      	ldrb	r2, [r2, #5]
 8012590:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	681a      	ldr	r2, [r3, #0]
 8012596:	89fb      	ldrh	r3, [r7, #14]
 8012598:	18d0      	adds	r0, r2, r3
 801259a:	687b      	ldr	r3, [r7, #4]
 801259c:	3306      	adds	r3, #6
 801259e:	2208      	movs	r2, #8
 80125a0:	4619      	mov	r1, r3
 80125a2:	f003 feb7 	bl	8016314 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 80125a6:	89fb      	ldrh	r3, [r7, #14]
 80125a8:	3308      	adds	r3, #8
 80125aa:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 80125ac:	687b      	ldr	r3, [r7, #4]
 80125ae:	681a      	ldr	r2, [r3, #0]
 80125b0:	89fb      	ldrh	r3, [r7, #14]
 80125b2:	18d0      	adds	r0, r2, r3
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	330e      	adds	r3, #14
 80125b8:	2208      	movs	r2, #8
 80125ba:	4619      	mov	r1, r3
 80125bc:	f003 feaa 	bl	8016314 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 80125c0:	89fb      	ldrh	r3, [r7, #14]
 80125c2:	3308      	adds	r3, #8
 80125c4:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 80125c6:	687b      	ldr	r3, [r7, #4]
 80125c8:	8ad9      	ldrh	r1, [r3, #22]
 80125ca:	687b      	ldr	r3, [r7, #4]
 80125cc:	681a      	ldr	r2, [r3, #0]
 80125ce:	89fb      	ldrh	r3, [r7, #14]
 80125d0:	1c58      	adds	r0, r3, #1
 80125d2:	81f8      	strh	r0, [r7, #14]
 80125d4:	4413      	add	r3, r2
 80125d6:	b2ca      	uxtb	r2, r1
 80125d8:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	8adb      	ldrh	r3, [r3, #22]
 80125de:	0a1b      	lsrs	r3, r3, #8
 80125e0:	b299      	uxth	r1, r3
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	681a      	ldr	r2, [r3, #0]
 80125e6:	89fb      	ldrh	r3, [r7, #14]
 80125e8:	1c58      	adds	r0, r3, #1
 80125ea:	81f8      	strh	r0, [r7, #14]
 80125ec:	4413      	add	r3, r2
 80125ee:	b2ca      	uxtb	r2, r1
 80125f0:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80125f2:	687b      	ldr	r3, [r7, #4]
 80125f4:	6999      	ldr	r1, [r3, #24]
 80125f6:	687b      	ldr	r3, [r7, #4]
 80125f8:	681a      	ldr	r2, [r3, #0]
 80125fa:	89fb      	ldrh	r3, [r7, #14]
 80125fc:	1c58      	adds	r0, r3, #1
 80125fe:	81f8      	strh	r0, [r7, #14]
 8012600:	4413      	add	r3, r2
 8012602:	b2ca      	uxtb	r2, r1
 8012604:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8012606:	687b      	ldr	r3, [r7, #4]
 8012608:	699b      	ldr	r3, [r3, #24]
 801260a:	0a19      	lsrs	r1, r3, #8
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	681a      	ldr	r2, [r3, #0]
 8012610:	89fb      	ldrh	r3, [r7, #14]
 8012612:	1c58      	adds	r0, r3, #1
 8012614:	81f8      	strh	r0, [r7, #14]
 8012616:	4413      	add	r3, r2
 8012618:	b2ca      	uxtb	r2, r1
 801261a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 801261c:	687b      	ldr	r3, [r7, #4]
 801261e:	699b      	ldr	r3, [r3, #24]
 8012620:	0c19      	lsrs	r1, r3, #16
 8012622:	687b      	ldr	r3, [r7, #4]
 8012624:	681a      	ldr	r2, [r3, #0]
 8012626:	89fb      	ldrh	r3, [r7, #14]
 8012628:	1c58      	adds	r0, r3, #1
 801262a:	81f8      	strh	r0, [r7, #14]
 801262c:	4413      	add	r3, r2
 801262e:	b2ca      	uxtb	r2, r1
 8012630:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	699b      	ldr	r3, [r3, #24]
 8012636:	0e19      	lsrs	r1, r3, #24
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	681a      	ldr	r2, [r3, #0]
 801263c:	89fb      	ldrh	r3, [r7, #14]
 801263e:	1c58      	adds	r0, r3, #1
 8012640:	81f8      	strh	r0, [r7, #14]
 8012642:	4413      	add	r3, r2
 8012644:	b2ca      	uxtb	r2, r1
 8012646:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8012648:	89fb      	ldrh	r3, [r7, #14]
 801264a:	b2da      	uxtb	r2, r3
 801264c:	687b      	ldr	r3, [r7, #4]
 801264e:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8012650:	2300      	movs	r3, #0
}
 8012652:	4618      	mov	r0, r3
 8012654:	3710      	adds	r7, #16
 8012656:	46bd      	mov	sp, r7
 8012658:	bd80      	pop	{r7, pc}

0801265a <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 801265a:	b580      	push	{r7, lr}
 801265c:	b084      	sub	sp, #16
 801265e:	af00      	add	r7, sp, #0
 8012660:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	2b00      	cmp	r3, #0
 8012666:	d003      	beq.n	8012670 <LoRaMacSerializerData+0x16>
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	681b      	ldr	r3, [r3, #0]
 801266c:	2b00      	cmp	r3, #0
 801266e:	d101      	bne.n	8012674 <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8012670:	2301      	movs	r3, #1
 8012672:	e0e5      	b.n	8012840 <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 8012674:	2300      	movs	r3, #0
 8012676:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8012678:	2308      	movs	r3, #8
 801267a:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 801267c:	687b      	ldr	r3, [r7, #4]
 801267e:	7b1b      	ldrb	r3, [r3, #12]
 8012680:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012684:	b2db      	uxtb	r3, r3
 8012686:	b29a      	uxth	r2, r3
 8012688:	89bb      	ldrh	r3, [r7, #12]
 801268a:	4413      	add	r3, r2
 801268c:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 801268e:	687b      	ldr	r3, [r7, #4]
 8012690:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012694:	2b00      	cmp	r3, #0
 8012696:	d002      	beq.n	801269e <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8012698:	89bb      	ldrh	r3, [r7, #12]
 801269a:	3301      	adds	r3, #1
 801269c:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 801269e:	687b      	ldr	r3, [r7, #4]
 80126a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80126a4:	b29a      	uxth	r2, r3
 80126a6:	89bb      	ldrh	r3, [r7, #12]
 80126a8:	4413      	add	r3, r2
 80126aa:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 80126ac:	89bb      	ldrh	r3, [r7, #12]
 80126ae:	3304      	adds	r3, #4
 80126b0:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 80126b2:	687b      	ldr	r3, [r7, #4]
 80126b4:	791b      	ldrb	r3, [r3, #4]
 80126b6:	b29b      	uxth	r3, r3
 80126b8:	89ba      	ldrh	r2, [r7, #12]
 80126ba:	429a      	cmp	r2, r3
 80126bc:	d901      	bls.n	80126c2 <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80126be:	2302      	movs	r3, #2
 80126c0:	e0be      	b.n	8012840 <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	681a      	ldr	r2, [r3, #0]
 80126c6:	89fb      	ldrh	r3, [r7, #14]
 80126c8:	1c59      	adds	r1, r3, #1
 80126ca:	81f9      	strh	r1, [r7, #14]
 80126cc:	4413      	add	r3, r2
 80126ce:	687a      	ldr	r2, [r7, #4]
 80126d0:	7952      	ldrb	r2, [r2, #5]
 80126d2:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 80126d4:	687b      	ldr	r3, [r7, #4]
 80126d6:	6899      	ldr	r1, [r3, #8]
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	681a      	ldr	r2, [r3, #0]
 80126dc:	89fb      	ldrh	r3, [r7, #14]
 80126de:	1c58      	adds	r0, r3, #1
 80126e0:	81f8      	strh	r0, [r7, #14]
 80126e2:	4413      	add	r3, r2
 80126e4:	b2ca      	uxtb	r2, r1
 80126e6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 80126e8:	687b      	ldr	r3, [r7, #4]
 80126ea:	689b      	ldr	r3, [r3, #8]
 80126ec:	0a19      	lsrs	r1, r3, #8
 80126ee:	687b      	ldr	r3, [r7, #4]
 80126f0:	681a      	ldr	r2, [r3, #0]
 80126f2:	89fb      	ldrh	r3, [r7, #14]
 80126f4:	1c58      	adds	r0, r3, #1
 80126f6:	81f8      	strh	r0, [r7, #14]
 80126f8:	4413      	add	r3, r2
 80126fa:	b2ca      	uxtb	r2, r1
 80126fc:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	689b      	ldr	r3, [r3, #8]
 8012702:	0c19      	lsrs	r1, r3, #16
 8012704:	687b      	ldr	r3, [r7, #4]
 8012706:	681a      	ldr	r2, [r3, #0]
 8012708:	89fb      	ldrh	r3, [r7, #14]
 801270a:	1c58      	adds	r0, r3, #1
 801270c:	81f8      	strh	r0, [r7, #14]
 801270e:	4413      	add	r3, r2
 8012710:	b2ca      	uxtb	r2, r1
 8012712:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 8012714:	687b      	ldr	r3, [r7, #4]
 8012716:	689b      	ldr	r3, [r3, #8]
 8012718:	0e19      	lsrs	r1, r3, #24
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	681a      	ldr	r2, [r3, #0]
 801271e:	89fb      	ldrh	r3, [r7, #14]
 8012720:	1c58      	adds	r0, r3, #1
 8012722:	81f8      	strh	r0, [r7, #14]
 8012724:	4413      	add	r3, r2
 8012726:	b2ca      	uxtb	r2, r1
 8012728:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 801272a:	687b      	ldr	r3, [r7, #4]
 801272c:	681a      	ldr	r2, [r3, #0]
 801272e:	89fb      	ldrh	r3, [r7, #14]
 8012730:	1c59      	adds	r1, r3, #1
 8012732:	81f9      	strh	r1, [r7, #14]
 8012734:	4413      	add	r3, r2
 8012736:	687a      	ldr	r2, [r7, #4]
 8012738:	7b12      	ldrb	r2, [r2, #12]
 801273a:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 801273c:	687b      	ldr	r3, [r7, #4]
 801273e:	89d9      	ldrh	r1, [r3, #14]
 8012740:	687b      	ldr	r3, [r7, #4]
 8012742:	681a      	ldr	r2, [r3, #0]
 8012744:	89fb      	ldrh	r3, [r7, #14]
 8012746:	1c58      	adds	r0, r3, #1
 8012748:	81f8      	strh	r0, [r7, #14]
 801274a:	4413      	add	r3, r2
 801274c:	b2ca      	uxtb	r2, r1
 801274e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8012750:	687b      	ldr	r3, [r7, #4]
 8012752:	89db      	ldrh	r3, [r3, #14]
 8012754:	0a1b      	lsrs	r3, r3, #8
 8012756:	b299      	uxth	r1, r3
 8012758:	687b      	ldr	r3, [r7, #4]
 801275a:	681a      	ldr	r2, [r3, #0]
 801275c:	89fb      	ldrh	r3, [r7, #14]
 801275e:	1c58      	adds	r0, r3, #1
 8012760:	81f8      	strh	r0, [r7, #14]
 8012762:	4413      	add	r3, r2
 8012764:	b2ca      	uxtb	r2, r1
 8012766:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8012768:	687b      	ldr	r3, [r7, #4]
 801276a:	681a      	ldr	r2, [r3, #0]
 801276c:	89fb      	ldrh	r3, [r7, #14]
 801276e:	18d0      	adds	r0, r2, r3
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	f103 0110 	add.w	r1, r3, #16
 8012776:	687b      	ldr	r3, [r7, #4]
 8012778:	7b1b      	ldrb	r3, [r3, #12]
 801277a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801277e:	b2db      	uxtb	r3, r3
 8012780:	b29b      	uxth	r3, r3
 8012782:	461a      	mov	r2, r3
 8012784:	f003 fdab 	bl	80162de <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	7b1b      	ldrb	r3, [r3, #12]
 801278c:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012790:	b2db      	uxtb	r3, r3
 8012792:	b29a      	uxth	r2, r3
 8012794:	89fb      	ldrh	r3, [r7, #14]
 8012796:	4413      	add	r3, r2
 8012798:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 801279a:	687b      	ldr	r3, [r7, #4]
 801279c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80127a0:	2b00      	cmp	r3, #0
 80127a2:	d009      	beq.n	80127b8 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	681a      	ldr	r2, [r3, #0]
 80127a8:	89fb      	ldrh	r3, [r7, #14]
 80127aa:	1c59      	adds	r1, r3, #1
 80127ac:	81f9      	strh	r1, [r7, #14]
 80127ae:	4413      	add	r3, r2
 80127b0:	687a      	ldr	r2, [r7, #4]
 80127b2:	f892 2020 	ldrb.w	r2, [r2, #32]
 80127b6:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 80127b8:	687b      	ldr	r3, [r7, #4]
 80127ba:	681a      	ldr	r2, [r3, #0]
 80127bc:	89fb      	ldrh	r3, [r7, #14]
 80127be:	18d0      	adds	r0, r2, r3
 80127c0:	687b      	ldr	r3, [r7, #4]
 80127c2:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80127ca:	b29b      	uxth	r3, r3
 80127cc:	461a      	mov	r2, r3
 80127ce:	f003 fd86 	bl	80162de <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 80127d2:	687b      	ldr	r3, [r7, #4]
 80127d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80127d8:	b29a      	uxth	r2, r3
 80127da:	89fb      	ldrh	r3, [r7, #14]
 80127dc:	4413      	add	r3, r2
 80127de:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	681a      	ldr	r2, [r3, #0]
 80127e8:	89fb      	ldrh	r3, [r7, #14]
 80127ea:	1c58      	adds	r0, r3, #1
 80127ec:	81f8      	strh	r0, [r7, #14]
 80127ee:	4413      	add	r3, r2
 80127f0:	b2ca      	uxtb	r2, r1
 80127f2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80127f8:	0a19      	lsrs	r1, r3, #8
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	681a      	ldr	r2, [r3, #0]
 80127fe:	89fb      	ldrh	r3, [r7, #14]
 8012800:	1c58      	adds	r0, r3, #1
 8012802:	81f8      	strh	r0, [r7, #14]
 8012804:	4413      	add	r3, r2
 8012806:	b2ca      	uxtb	r2, r1
 8012808:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801280e:	0c19      	lsrs	r1, r3, #16
 8012810:	687b      	ldr	r3, [r7, #4]
 8012812:	681a      	ldr	r2, [r3, #0]
 8012814:	89fb      	ldrh	r3, [r7, #14]
 8012816:	1c58      	adds	r0, r3, #1
 8012818:	81f8      	strh	r0, [r7, #14]
 801281a:	4413      	add	r3, r2
 801281c:	b2ca      	uxtb	r2, r1
 801281e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012824:	0e19      	lsrs	r1, r3, #24
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	681a      	ldr	r2, [r3, #0]
 801282a:	89fb      	ldrh	r3, [r7, #14]
 801282c:	1c58      	adds	r0, r3, #1
 801282e:	81f8      	strh	r0, [r7, #14]
 8012830:	4413      	add	r3, r2
 8012832:	b2ca      	uxtb	r2, r1
 8012834:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8012836:	89fb      	ldrh	r3, [r7, #14]
 8012838:	b2da      	uxtb	r2, r3
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 801283e:	2300      	movs	r3, #0
}
 8012840:	4618      	mov	r0, r3
 8012842:	3710      	adds	r7, #16
 8012844:	46bd      	mov	sp, r7
 8012846:	bd80      	pop	{r7, pc}

08012848 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8012848:	b480      	push	{r7}
 801284a:	b083      	sub	sp, #12
 801284c:	af00      	add	r7, sp, #0
 801284e:	4603      	mov	r3, r0
 8012850:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012852:	79fb      	ldrb	r3, [r7, #7]
 8012854:	2b05      	cmp	r3, #5
 8012856:	d002      	beq.n	801285e <RegionIsActive+0x16>
 8012858:	2b08      	cmp	r3, #8
 801285a:	d002      	beq.n	8012862 <RegionIsActive+0x1a>
 801285c:	e003      	b.n	8012866 <RegionIsActive+0x1e>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 801285e:	2301      	movs	r3, #1
 8012860:	e002      	b.n	8012868 <RegionIsActive+0x20>
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 8012862:	2301      	movs	r3, #1
 8012864:	e000      	b.n	8012868 <RegionIsActive+0x20>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8012866:	2300      	movs	r3, #0
        }
    }
}
 8012868:	4618      	mov	r0, r3
 801286a:	370c      	adds	r7, #12
 801286c:	46bd      	mov	sp, r7
 801286e:	bc80      	pop	{r7}
 8012870:	4770      	bx	lr

08012872 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8012872:	b580      	push	{r7, lr}
 8012874:	b084      	sub	sp, #16
 8012876:	af00      	add	r7, sp, #0
 8012878:	4603      	mov	r3, r0
 801287a:	6039      	str	r1, [r7, #0]
 801287c:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 801287e:	2300      	movs	r3, #0
 8012880:	60bb      	str	r3, [r7, #8]
    switch( region )
 8012882:	79fb      	ldrb	r3, [r7, #7]
 8012884:	2b05      	cmp	r3, #5
 8012886:	d002      	beq.n	801288e <RegionGetPhyParam+0x1c>
 8012888:	2b08      	cmp	r3, #8
 801288a:	d006      	beq.n	801289a <RegionGetPhyParam+0x28>
 801288c:	e00b      	b.n	80128a6 <RegionGetPhyParam+0x34>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 801288e:	6838      	ldr	r0, [r7, #0]
 8012890:	f001 f916 	bl	8013ac0 <RegionEU868GetPhyParam>
 8012894:	4603      	mov	r3, r0
 8012896:	60fb      	str	r3, [r7, #12]
 8012898:	e007      	b.n	80128aa <RegionGetPhyParam+0x38>
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 801289a:	6838      	ldr	r0, [r7, #0]
 801289c:	f002 fb80 	bl	8014fa0 <RegionUS915GetPhyParam>
 80128a0:	4603      	mov	r3, r0
 80128a2:	60fb      	str	r3, [r7, #12]
 80128a4:	e001      	b.n	80128aa <RegionGetPhyParam+0x38>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 80128a6:	68bb      	ldr	r3, [r7, #8]
 80128a8:	60fb      	str	r3, [r7, #12]
 80128aa:	2300      	movs	r3, #0
 80128ac:	68fb      	ldr	r3, [r7, #12]
        }
    }
}
 80128ae:	4618      	mov	r0, r3
 80128b0:	3710      	adds	r7, #16
 80128b2:	46bd      	mov	sp, r7
 80128b4:	bd80      	pop	{r7, pc}

080128b6 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 80128b6:	b580      	push	{r7, lr}
 80128b8:	b082      	sub	sp, #8
 80128ba:	af00      	add	r7, sp, #0
 80128bc:	4603      	mov	r3, r0
 80128be:	6039      	str	r1, [r7, #0]
 80128c0:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80128c2:	79fb      	ldrb	r3, [r7, #7]
 80128c4:	2b05      	cmp	r3, #5
 80128c6:	d002      	beq.n	80128ce <RegionSetBandTxDone+0x18>
 80128c8:	2b08      	cmp	r3, #8
 80128ca:	d004      	beq.n	80128d6 <RegionSetBandTxDone+0x20>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 80128cc:	e007      	b.n	80128de <RegionSetBandTxDone+0x28>
        EU868_SET_BAND_TX_DONE( );
 80128ce:	6838      	ldr	r0, [r7, #0]
 80128d0:	f001 fa2a 	bl	8013d28 <RegionEU868SetBandTxDone>
 80128d4:	e003      	b.n	80128de <RegionSetBandTxDone+0x28>
        US915_SET_BAND_TX_DONE( );
 80128d6:	6838      	ldr	r0, [r7, #0]
 80128d8:	f002 fcb0 	bl	801523c <RegionUS915SetBandTxDone>
 80128dc:	bf00      	nop
        }
    }
}
 80128de:	3708      	adds	r7, #8
 80128e0:	46bd      	mov	sp, r7
 80128e2:	bd80      	pop	{r7, pc}

080128e4 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 80128e4:	b580      	push	{r7, lr}
 80128e6:	b082      	sub	sp, #8
 80128e8:	af00      	add	r7, sp, #0
 80128ea:	4603      	mov	r3, r0
 80128ec:	6039      	str	r1, [r7, #0]
 80128ee:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80128f0:	79fb      	ldrb	r3, [r7, #7]
 80128f2:	2b05      	cmp	r3, #5
 80128f4:	d002      	beq.n	80128fc <RegionInitDefaults+0x18>
 80128f6:	2b08      	cmp	r3, #8
 80128f8:	d004      	beq.n	8012904 <RegionInitDefaults+0x20>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 80128fa:	e007      	b.n	801290c <RegionInitDefaults+0x28>
        EU868_INIT_DEFAULTS( );
 80128fc:	6838      	ldr	r0, [r7, #0]
 80128fe:	f001 fa3b 	bl	8013d78 <RegionEU868InitDefaults>
 8012902:	e003      	b.n	801290c <RegionInitDefaults+0x28>
        US915_INIT_DEFAULTS( );
 8012904:	6838      	ldr	r0, [r7, #0]
 8012906:	f002 fcc3 	bl	8015290 <RegionUS915InitDefaults>
 801290a:	bf00      	nop
        }
    }
}
 801290c:	bf00      	nop
 801290e:	3708      	adds	r7, #8
 8012910:	46bd      	mov	sp, r7
 8012912:	bd80      	pop	{r7, pc}

08012914 <RegionGetNvmCtx>:

void* RegionGetNvmCtx( LoRaMacRegion_t region, GetNvmCtxParams_t* params )
{
 8012914:	b580      	push	{r7, lr}
 8012916:	b082      	sub	sp, #8
 8012918:	af00      	add	r7, sp, #0
 801291a:	4603      	mov	r3, r0
 801291c:	6039      	str	r1, [r7, #0]
 801291e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012920:	79fb      	ldrb	r3, [r7, #7]
 8012922:	2b05      	cmp	r3, #5
 8012924:	d002      	beq.n	801292c <RegionGetNvmCtx+0x18>
 8012926:	2b08      	cmp	r3, #8
 8012928:	d005      	beq.n	8012936 <RegionGetNvmCtx+0x22>
 801292a:	e009      	b.n	8012940 <RegionGetNvmCtx+0x2c>
        AS923_GET_NVM_CTX( );
        AU915_GET_NVM_CTX( );
        CN470_GET_NVM_CTX( );
        CN779_GET_NVM_CTX( );
        EU433_GET_NVM_CTX( );
        EU868_GET_NVM_CTX( );
 801292c:	6838      	ldr	r0, [r7, #0]
 801292e:	f001 fab1 	bl	8013e94 <RegionEU868GetNvmCtx>
 8012932:	4603      	mov	r3, r0
 8012934:	e005      	b.n	8012942 <RegionGetNvmCtx+0x2e>
        KR920_GET_NVM_CTX( );
        IN865_GET_NVM_CTX( );
        US915_GET_NVM_CTX( );
 8012936:	6838      	ldr	r0, [r7, #0]
 8012938:	f002 fda6 	bl	8015488 <RegionUS915GetNvmCtx>
 801293c:	4603      	mov	r3, r0
 801293e:	e000      	b.n	8012942 <RegionGetNvmCtx+0x2e>
        RU864_GET_NVM_CTX( );
        default:
        {
           return 0;
 8012940:	2300      	movs	r3, #0
        }
    }
}
 8012942:	4618      	mov	r0, r3
 8012944:	3708      	adds	r7, #8
 8012946:	46bd      	mov	sp, r7
 8012948:	bd80      	pop	{r7, pc}

0801294a <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801294a:	b580      	push	{r7, lr}
 801294c:	b082      	sub	sp, #8
 801294e:	af00      	add	r7, sp, #0
 8012950:	4603      	mov	r3, r0
 8012952:	6039      	str	r1, [r7, #0]
 8012954:	71fb      	strb	r3, [r7, #7]
 8012956:	4613      	mov	r3, r2
 8012958:	71bb      	strb	r3, [r7, #6]
    switch( region )
 801295a:	79fb      	ldrb	r3, [r7, #7]
 801295c:	2b05      	cmp	r3, #5
 801295e:	d002      	beq.n	8012966 <RegionVerify+0x1c>
 8012960:	2b08      	cmp	r3, #8
 8012962:	d007      	beq.n	8012974 <RegionVerify+0x2a>
 8012964:	e00d      	b.n	8012982 <RegionVerify+0x38>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 8012966:	79bb      	ldrb	r3, [r7, #6]
 8012968:	4619      	mov	r1, r3
 801296a:	6838      	ldr	r0, [r7, #0]
 801296c:	f001 faa2 	bl	8013eb4 <RegionEU868Verify>
 8012970:	4603      	mov	r3, r0
 8012972:	e007      	b.n	8012984 <RegionVerify+0x3a>
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 8012974:	79bb      	ldrb	r3, [r7, #6]
 8012976:	4619      	mov	r1, r3
 8012978:	6838      	ldr	r0, [r7, #0]
 801297a:	f002 fd95 	bl	80154a8 <RegionUS915Verify>
 801297e:	4603      	mov	r3, r0
 8012980:	e000      	b.n	8012984 <RegionVerify+0x3a>
        RU864_VERIFY( );
        default:
        {
            return false;
 8012982:	2300      	movs	r3, #0
        }
    }
}
 8012984:	4618      	mov	r0, r3
 8012986:	3708      	adds	r7, #8
 8012988:	46bd      	mov	sp, r7
 801298a:	bd80      	pop	{r7, pc}

0801298c <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 801298c:	b580      	push	{r7, lr}
 801298e:	b082      	sub	sp, #8
 8012990:	af00      	add	r7, sp, #0
 8012992:	4603      	mov	r3, r0
 8012994:	6039      	str	r1, [r7, #0]
 8012996:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012998:	79fb      	ldrb	r3, [r7, #7]
 801299a:	2b05      	cmp	r3, #5
 801299c:	d002      	beq.n	80129a4 <RegionApplyCFList+0x18>
 801299e:	2b08      	cmp	r3, #8
 80129a0:	d004      	beq.n	80129ac <RegionApplyCFList+0x20>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 80129a2:	e007      	b.n	80129b4 <RegionApplyCFList+0x28>
        EU868_APPLY_CF_LIST( );
 80129a4:	6838      	ldr	r0, [r7, #0]
 80129a6:	f001 fb01 	bl	8013fac <RegionEU868ApplyCFList>
 80129aa:	e003      	b.n	80129b4 <RegionApplyCFList+0x28>
        US915_APPLY_CF_LIST( );
 80129ac:	6838      	ldr	r0, [r7, #0]
 80129ae:	f002 fdf1 	bl	8015594 <RegionUS915ApplyCFList>
 80129b2:	bf00      	nop
        }
    }
}
 80129b4:	bf00      	nop
 80129b6:	3708      	adds	r7, #8
 80129b8:	46bd      	mov	sp, r7
 80129ba:	bd80      	pop	{r7, pc}

080129bc <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 80129bc:	b580      	push	{r7, lr}
 80129be:	b082      	sub	sp, #8
 80129c0:	af00      	add	r7, sp, #0
 80129c2:	4603      	mov	r3, r0
 80129c4:	6039      	str	r1, [r7, #0]
 80129c6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80129c8:	79fb      	ldrb	r3, [r7, #7]
 80129ca:	2b05      	cmp	r3, #5
 80129cc:	d002      	beq.n	80129d4 <RegionChanMaskSet+0x18>
 80129ce:	2b08      	cmp	r3, #8
 80129d0:	d005      	beq.n	80129de <RegionChanMaskSet+0x22>
 80129d2:	e009      	b.n	80129e8 <RegionChanMaskSet+0x2c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 80129d4:	6838      	ldr	r0, [r7, #0]
 80129d6:	f001 fb5d 	bl	8014094 <RegionEU868ChanMaskSet>
 80129da:	4603      	mov	r3, r0
 80129dc:	e005      	b.n	80129ea <RegionChanMaskSet+0x2e>
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 80129de:	6838      	ldr	r0, [r7, #0]
 80129e0:	f002 fe50 	bl	8015684 <RegionUS915ChanMaskSet>
 80129e4:	4603      	mov	r3, r0
 80129e6:	e000      	b.n	80129ea <RegionChanMaskSet+0x2e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 80129e8:	2300      	movs	r3, #0
        }
    }
}
 80129ea:	4618      	mov	r0, r3
 80129ec:	3708      	adds	r7, #8
 80129ee:	46bd      	mov	sp, r7
 80129f0:	bd80      	pop	{r7, pc}

080129f2 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80129f2:	b580      	push	{r7, lr}
 80129f4:	b082      	sub	sp, #8
 80129f6:	af00      	add	r7, sp, #0
 80129f8:	603b      	str	r3, [r7, #0]
 80129fa:	4603      	mov	r3, r0
 80129fc:	71fb      	strb	r3, [r7, #7]
 80129fe:	460b      	mov	r3, r1
 8012a00:	71bb      	strb	r3, [r7, #6]
 8012a02:	4613      	mov	r3, r2
 8012a04:	717b      	strb	r3, [r7, #5]
    switch( region )
 8012a06:	79fb      	ldrb	r3, [r7, #7]
 8012a08:	2b05      	cmp	r3, #5
 8012a0a:	d002      	beq.n	8012a12 <RegionComputeRxWindowParameters+0x20>
 8012a0c:	2b08      	cmp	r3, #8
 8012a0e:	d008      	beq.n	8012a22 <RegionComputeRxWindowParameters+0x30>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 8012a10:	e00f      	b.n	8012a32 <RegionComputeRxWindowParameters+0x40>
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 8012a12:	7979      	ldrb	r1, [r7, #5]
 8012a14:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8012a18:	693b      	ldr	r3, [r7, #16]
 8012a1a:	683a      	ldr	r2, [r7, #0]
 8012a1c:	f001 fb60 	bl	80140e0 <RegionEU868ComputeRxWindowParameters>
 8012a20:	e007      	b.n	8012a32 <RegionComputeRxWindowParameters+0x40>
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 8012a22:	7979      	ldrb	r1, [r7, #5]
 8012a24:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8012a28:	693b      	ldr	r3, [r7, #16]
 8012a2a:	683a      	ldr	r2, [r7, #0]
 8012a2c:	f002 fe8e 	bl	801574c <RegionUS915ComputeRxWindowParameters>
 8012a30:	bf00      	nop
        }
    }
}
 8012a32:	bf00      	nop
 8012a34:	3708      	adds	r7, #8
 8012a36:	46bd      	mov	sp, r7
 8012a38:	bd80      	pop	{r7, pc}

08012a3a <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8012a3a:	b580      	push	{r7, lr}
 8012a3c:	b084      	sub	sp, #16
 8012a3e:	af00      	add	r7, sp, #0
 8012a40:	4603      	mov	r3, r0
 8012a42:	60b9      	str	r1, [r7, #8]
 8012a44:	607a      	str	r2, [r7, #4]
 8012a46:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012a48:	7bfb      	ldrb	r3, [r7, #15]
 8012a4a:	2b05      	cmp	r3, #5
 8012a4c:	d002      	beq.n	8012a54 <RegionRxConfig+0x1a>
 8012a4e:	2b08      	cmp	r3, #8
 8012a50:	d006      	beq.n	8012a60 <RegionRxConfig+0x26>
 8012a52:	e00b      	b.n	8012a6c <RegionRxConfig+0x32>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8012a54:	6879      	ldr	r1, [r7, #4]
 8012a56:	68b8      	ldr	r0, [r7, #8]
 8012a58:	f001 fb9a 	bl	8014190 <RegionEU868RxConfig>
 8012a5c:	4603      	mov	r3, r0
 8012a5e:	e006      	b.n	8012a6e <RegionRxConfig+0x34>
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 8012a60:	6879      	ldr	r1, [r7, #4]
 8012a62:	68b8      	ldr	r0, [r7, #8]
 8012a64:	f002 feba 	bl	80157dc <RegionUS915RxConfig>
 8012a68:	4603      	mov	r3, r0
 8012a6a:	e000      	b.n	8012a6e <RegionRxConfig+0x34>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 8012a6c:	2300      	movs	r3, #0
        }
    }
}
 8012a6e:	4618      	mov	r0, r3
 8012a70:	3710      	adds	r7, #16
 8012a72:	46bd      	mov	sp, r7
 8012a74:	bd80      	pop	{r7, pc}

08012a76 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8012a76:	b580      	push	{r7, lr}
 8012a78:	b084      	sub	sp, #16
 8012a7a:	af00      	add	r7, sp, #0
 8012a7c:	60b9      	str	r1, [r7, #8]
 8012a7e:	607a      	str	r2, [r7, #4]
 8012a80:	603b      	str	r3, [r7, #0]
 8012a82:	4603      	mov	r3, r0
 8012a84:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012a86:	7bfb      	ldrb	r3, [r7, #15]
 8012a88:	2b05      	cmp	r3, #5
 8012a8a:	d002      	beq.n	8012a92 <RegionTxConfig+0x1c>
 8012a8c:	2b08      	cmp	r3, #8
 8012a8e:	d007      	beq.n	8012aa0 <RegionTxConfig+0x2a>
 8012a90:	e00d      	b.n	8012aae <RegionTxConfig+0x38>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 8012a92:	683a      	ldr	r2, [r7, #0]
 8012a94:	6879      	ldr	r1, [r7, #4]
 8012a96:	68b8      	ldr	r0, [r7, #8]
 8012a98:	f001 fc48 	bl	801432c <RegionEU868TxConfig>
 8012a9c:	4603      	mov	r3, r0
 8012a9e:	e007      	b.n	8012ab0 <RegionTxConfig+0x3a>
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 8012aa0:	683a      	ldr	r2, [r7, #0]
 8012aa2:	6879      	ldr	r1, [r7, #4]
 8012aa4:	68b8      	ldr	r0, [r7, #8]
 8012aa6:	f002 ff1d 	bl	80158e4 <RegionUS915TxConfig>
 8012aaa:	4603      	mov	r3, r0
 8012aac:	e000      	b.n	8012ab0 <RegionTxConfig+0x3a>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8012aae:	2300      	movs	r3, #0
        }
    }
}
 8012ab0:	4618      	mov	r0, r3
 8012ab2:	3710      	adds	r7, #16
 8012ab4:	46bd      	mov	sp, r7
 8012ab6:	bd80      	pop	{r7, pc}

08012ab8 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8012ab8:	b580      	push	{r7, lr}
 8012aba:	b086      	sub	sp, #24
 8012abc:	af02      	add	r7, sp, #8
 8012abe:	60b9      	str	r1, [r7, #8]
 8012ac0:	607a      	str	r2, [r7, #4]
 8012ac2:	603b      	str	r3, [r7, #0]
 8012ac4:	4603      	mov	r3, r0
 8012ac6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012ac8:	7bfb      	ldrb	r3, [r7, #15]
 8012aca:	2b05      	cmp	r3, #5
 8012acc:	d002      	beq.n	8012ad4 <RegionLinkAdrReq+0x1c>
 8012ace:	2b08      	cmp	r3, #8
 8012ad0:	d00a      	beq.n	8012ae8 <RegionLinkAdrReq+0x30>
 8012ad2:	e013      	b.n	8012afc <RegionLinkAdrReq+0x44>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 8012ad4:	69fb      	ldr	r3, [r7, #28]
 8012ad6:	9300      	str	r3, [sp, #0]
 8012ad8:	69bb      	ldr	r3, [r7, #24]
 8012ada:	683a      	ldr	r2, [r7, #0]
 8012adc:	6879      	ldr	r1, [r7, #4]
 8012ade:	68b8      	ldr	r0, [r7, #8]
 8012ae0:	f001 fcf0 	bl	80144c4 <RegionEU868LinkAdrReq>
 8012ae4:	4603      	mov	r3, r0
 8012ae6:	e00a      	b.n	8012afe <RegionLinkAdrReq+0x46>
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8012ae8:	69fb      	ldr	r3, [r7, #28]
 8012aea:	9300      	str	r3, [sp, #0]
 8012aec:	69bb      	ldr	r3, [r7, #24]
 8012aee:	683a      	ldr	r2, [r7, #0]
 8012af0:	6879      	ldr	r1, [r7, #4]
 8012af2:	68b8      	ldr	r0, [r7, #8]
 8012af4:	f002 ff98 	bl	8015a28 <RegionUS915LinkAdrReq>
 8012af8:	4603      	mov	r3, r0
 8012afa:	e000      	b.n	8012afe <RegionLinkAdrReq+0x46>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8012afc:	2300      	movs	r3, #0
        }
    }
}
 8012afe:	4618      	mov	r0, r3
 8012b00:	3710      	adds	r7, #16
 8012b02:	46bd      	mov	sp, r7
 8012b04:	bd80      	pop	{r7, pc}

08012b06 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8012b06:	b580      	push	{r7, lr}
 8012b08:	b082      	sub	sp, #8
 8012b0a:	af00      	add	r7, sp, #0
 8012b0c:	4603      	mov	r3, r0
 8012b0e:	6039      	str	r1, [r7, #0]
 8012b10:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012b12:	79fb      	ldrb	r3, [r7, #7]
 8012b14:	2b05      	cmp	r3, #5
 8012b16:	d002      	beq.n	8012b1e <RegionRxParamSetupReq+0x18>
 8012b18:	2b08      	cmp	r3, #8
 8012b1a:	d005      	beq.n	8012b28 <RegionRxParamSetupReq+0x22>
 8012b1c:	e009      	b.n	8012b32 <RegionRxParamSetupReq+0x2c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 8012b1e:	6838      	ldr	r0, [r7, #0]
 8012b20:	f001 fdec 	bl	80146fc <RegionEU868RxParamSetupReq>
 8012b24:	4603      	mov	r3, r0
 8012b26:	e005      	b.n	8012b34 <RegionRxParamSetupReq+0x2e>
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8012b28:	6838      	ldr	r0, [r7, #0]
 8012b2a:	f003 f993 	bl	8015e54 <RegionUS915RxParamSetupReq>
 8012b2e:	4603      	mov	r3, r0
 8012b30:	e000      	b.n	8012b34 <RegionRxParamSetupReq+0x2e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8012b32:	2300      	movs	r3, #0
        }
    }
}
 8012b34:	4618      	mov	r0, r3
 8012b36:	3708      	adds	r7, #8
 8012b38:	46bd      	mov	sp, r7
 8012b3a:	bd80      	pop	{r7, pc}

08012b3c <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8012b3c:	b580      	push	{r7, lr}
 8012b3e:	b082      	sub	sp, #8
 8012b40:	af00      	add	r7, sp, #0
 8012b42:	4603      	mov	r3, r0
 8012b44:	6039      	str	r1, [r7, #0]
 8012b46:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012b48:	79fb      	ldrb	r3, [r7, #7]
 8012b4a:	2b05      	cmp	r3, #5
 8012b4c:	d002      	beq.n	8012b54 <RegionNewChannelReq+0x18>
 8012b4e:	2b08      	cmp	r3, #8
 8012b50:	d005      	beq.n	8012b5e <RegionNewChannelReq+0x22>
 8012b52:	e009      	b.n	8012b68 <RegionNewChannelReq+0x2c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 8012b54:	6838      	ldr	r0, [r7, #0]
 8012b56:	f001 fe0f 	bl	8014778 <RegionEU868NewChannelReq>
 8012b5a:	4603      	mov	r3, r0
 8012b5c:	e005      	b.n	8012b6a <RegionNewChannelReq+0x2e>
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 8012b5e:	6838      	ldr	r0, [r7, #0]
 8012b60:	f003 f9c4 	bl	8015eec <RegionUS915NewChannelReq>
 8012b64:	4603      	mov	r3, r0
 8012b66:	e000      	b.n	8012b6a <RegionNewChannelReq+0x2e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8012b68:	2300      	movs	r3, #0
        }
    }
}
 8012b6a:	4618      	mov	r0, r3
 8012b6c:	3708      	adds	r7, #8
 8012b6e:	46bd      	mov	sp, r7
 8012b70:	bd80      	pop	{r7, pc}

08012b72 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 8012b72:	b580      	push	{r7, lr}
 8012b74:	b082      	sub	sp, #8
 8012b76:	af00      	add	r7, sp, #0
 8012b78:	4603      	mov	r3, r0
 8012b7a:	6039      	str	r1, [r7, #0]
 8012b7c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012b7e:	79fb      	ldrb	r3, [r7, #7]
 8012b80:	2b05      	cmp	r3, #5
 8012b82:	d002      	beq.n	8012b8a <RegionTxParamSetupReq+0x18>
 8012b84:	2b08      	cmp	r3, #8
 8012b86:	d005      	beq.n	8012b94 <RegionTxParamSetupReq+0x22>
 8012b88:	e009      	b.n	8012b9e <RegionTxParamSetupReq+0x2c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 8012b8a:	6838      	ldr	r0, [r7, #0]
 8012b8c:	f001 fe50 	bl	8014830 <RegionEU868TxParamSetupReq>
 8012b90:	4603      	mov	r3, r0
 8012b92:	e005      	b.n	8012ba0 <RegionTxParamSetupReq+0x2e>
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 8012b94:	6838      	ldr	r0, [r7, #0]
 8012b96:	f003 f9b3 	bl	8015f00 <RegionUS915TxParamSetupReq>
 8012b9a:	4603      	mov	r3, r0
 8012b9c:	e000      	b.n	8012ba0 <RegionTxParamSetupReq+0x2e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8012b9e:	2300      	movs	r3, #0
        }
    }
}
 8012ba0:	4618      	mov	r0, r3
 8012ba2:	3708      	adds	r7, #8
 8012ba4:	46bd      	mov	sp, r7
 8012ba6:	bd80      	pop	{r7, pc}

08012ba8 <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8012ba8:	b580      	push	{r7, lr}
 8012baa:	b082      	sub	sp, #8
 8012bac:	af00      	add	r7, sp, #0
 8012bae:	4603      	mov	r3, r0
 8012bb0:	6039      	str	r1, [r7, #0]
 8012bb2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012bb4:	79fb      	ldrb	r3, [r7, #7]
 8012bb6:	2b05      	cmp	r3, #5
 8012bb8:	d002      	beq.n	8012bc0 <RegionDlChannelReq+0x18>
 8012bba:	2b08      	cmp	r3, #8
 8012bbc:	d005      	beq.n	8012bca <RegionDlChannelReq+0x22>
 8012bbe:	e009      	b.n	8012bd4 <RegionDlChannelReq+0x2c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 8012bc0:	6838      	ldr	r0, [r7, #0]
 8012bc2:	f001 fe41 	bl	8014848 <RegionEU868DlChannelReq>
 8012bc6:	4603      	mov	r3, r0
 8012bc8:	e005      	b.n	8012bd6 <RegionDlChannelReq+0x2e>
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 8012bca:	6838      	ldr	r0, [r7, #0]
 8012bcc:	f003 f9a3 	bl	8015f16 <RegionUS915DlChannelReq>
 8012bd0:	4603      	mov	r3, r0
 8012bd2:	e000      	b.n	8012bd6 <RegionDlChannelReq+0x2e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8012bd4:	2300      	movs	r3, #0
        }
    }
}
 8012bd6:	4618      	mov	r0, r3
 8012bd8:	3708      	adds	r7, #8
 8012bda:	46bd      	mov	sp, r7
 8012bdc:	bd80      	pop	{r7, pc}

08012bde <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8012bde:	b580      	push	{r7, lr}
 8012be0:	b082      	sub	sp, #8
 8012be2:	af00      	add	r7, sp, #0
 8012be4:	4603      	mov	r3, r0
 8012be6:	71fb      	strb	r3, [r7, #7]
 8012be8:	460b      	mov	r3, r1
 8012bea:	71bb      	strb	r3, [r7, #6]
 8012bec:	4613      	mov	r3, r2
 8012bee:	717b      	strb	r3, [r7, #5]
    switch( region )
 8012bf0:	79fb      	ldrb	r3, [r7, #7]
 8012bf2:	2b05      	cmp	r3, #5
 8012bf4:	d002      	beq.n	8012bfc <RegionAlternateDr+0x1e>
 8012bf6:	2b08      	cmp	r3, #8
 8012bf8:	d009      	beq.n	8012c0e <RegionAlternateDr+0x30>
 8012bfa:	e011      	b.n	8012c20 <RegionAlternateDr+0x42>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 8012bfc:	797a      	ldrb	r2, [r7, #5]
 8012bfe:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8012c02:	4611      	mov	r1, r2
 8012c04:	4618      	mov	r0, r3
 8012c06:	f001 fe61 	bl	80148cc <RegionEU868AlternateDr>
 8012c0a:	4603      	mov	r3, r0
 8012c0c:	e009      	b.n	8012c22 <RegionAlternateDr+0x44>
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 8012c0e:	797a      	ldrb	r2, [r7, #5]
 8012c10:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8012c14:	4611      	mov	r1, r2
 8012c16:	4618      	mov	r0, r3
 8012c18:	f003 f988 	bl	8015f2c <RegionUS915AlternateDr>
 8012c1c:	4603      	mov	r3, r0
 8012c1e:	e000      	b.n	8012c22 <RegionAlternateDr+0x44>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8012c20:	2300      	movs	r3, #0
        }
    }
}
 8012c22:	4618      	mov	r0, r3
 8012c24:	3708      	adds	r7, #8
 8012c26:	46bd      	mov	sp, r7
 8012c28:	bd80      	pop	{r7, pc}

08012c2a <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8012c2a:	b580      	push	{r7, lr}
 8012c2c:	b084      	sub	sp, #16
 8012c2e:	af00      	add	r7, sp, #0
 8012c30:	60b9      	str	r1, [r7, #8]
 8012c32:	607a      	str	r2, [r7, #4]
 8012c34:	603b      	str	r3, [r7, #0]
 8012c36:	4603      	mov	r3, r0
 8012c38:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8012c3a:	7bfb      	ldrb	r3, [r7, #15]
 8012c3c:	2b05      	cmp	r3, #5
 8012c3e:	d002      	beq.n	8012c46 <RegionNextChannel+0x1c>
 8012c40:	2b08      	cmp	r3, #8
 8012c42:	d008      	beq.n	8012c56 <RegionNextChannel+0x2c>
 8012c44:	e00f      	b.n	8012c66 <RegionNextChannel+0x3c>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 8012c46:	69bb      	ldr	r3, [r7, #24]
 8012c48:	683a      	ldr	r2, [r7, #0]
 8012c4a:	6879      	ldr	r1, [r7, #4]
 8012c4c:	68b8      	ldr	r0, [r7, #8]
 8012c4e:	f001 fe4d 	bl	80148ec <RegionEU868NextChannel>
 8012c52:	4603      	mov	r3, r0
 8012c54:	e008      	b.n	8012c68 <RegionNextChannel+0x3e>
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 8012c56:	69bb      	ldr	r3, [r7, #24]
 8012c58:	683a      	ldr	r2, [r7, #0]
 8012c5a:	6879      	ldr	r1, [r7, #4]
 8012c5c:	68b8      	ldr	r0, [r7, #8]
 8012c5e:	f003 f99f 	bl	8015fa0 <RegionUS915NextChannel>
 8012c62:	4603      	mov	r3, r0
 8012c64:	e000      	b.n	8012c68 <RegionNextChannel+0x3e>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8012c66:	2309      	movs	r3, #9
        }
    }
}
 8012c68:	4618      	mov	r0, r3
 8012c6a:	3710      	adds	r7, #16
 8012c6c:	46bd      	mov	sp, r7
 8012c6e:	bd80      	pop	{r7, pc}

08012c70 <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 8012c70:	b580      	push	{r7, lr}
 8012c72:	b082      	sub	sp, #8
 8012c74:	af00      	add	r7, sp, #0
 8012c76:	4603      	mov	r3, r0
 8012c78:	6039      	str	r1, [r7, #0]
 8012c7a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8012c7c:	79fb      	ldrb	r3, [r7, #7]
 8012c7e:	2b05      	cmp	r3, #5
 8012c80:	d002      	beq.n	8012c88 <RegionSetContinuousWave+0x18>
 8012c82:	2b08      	cmp	r3, #8
 8012c84:	d004      	beq.n	8012c90 <RegionSetContinuousWave+0x20>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 8012c86:	e007      	b.n	8012c98 <RegionSetContinuousWave+0x28>
        EU868_SET_CONTINUOUS_WAVE( );
 8012c88:	6838      	ldr	r0, [r7, #0]
 8012c8a:	f001 ff97 	bl	8014bbc <RegionEU868SetContinuousWave>
 8012c8e:	e003      	b.n	8012c98 <RegionSetContinuousWave+0x28>
        US915_SET_CONTINUOUS_WAVE( );
 8012c90:	6838      	ldr	r0, [r7, #0]
 8012c92:	f003 fa6b 	bl	801616c <RegionUS915SetContinuousWave>
 8012c96:	bf00      	nop
        }
    }
}
 8012c98:	bf00      	nop
 8012c9a:	3708      	adds	r7, #8
 8012c9c:	46bd      	mov	sp, r7
 8012c9e:	bd80      	pop	{r7, pc}

08012ca0 <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8012ca0:	b590      	push	{r4, r7, lr}
 8012ca2:	b083      	sub	sp, #12
 8012ca4:	af00      	add	r7, sp, #0
 8012ca6:	4604      	mov	r4, r0
 8012ca8:	4608      	mov	r0, r1
 8012caa:	4611      	mov	r1, r2
 8012cac:	461a      	mov	r2, r3
 8012cae:	4623      	mov	r3, r4
 8012cb0:	71fb      	strb	r3, [r7, #7]
 8012cb2:	4603      	mov	r3, r0
 8012cb4:	71bb      	strb	r3, [r7, #6]
 8012cb6:	460b      	mov	r3, r1
 8012cb8:	717b      	strb	r3, [r7, #5]
 8012cba:	4613      	mov	r3, r2
 8012cbc:	713b      	strb	r3, [r7, #4]
    switch( region )
 8012cbe:	79fb      	ldrb	r3, [r7, #7]
 8012cc0:	2b05      	cmp	r3, #5
 8012cc2:	d002      	beq.n	8012cca <RegionApplyDrOffset+0x2a>
 8012cc4:	2b08      	cmp	r3, #8
 8012cc6:	d00a      	beq.n	8012cde <RegionApplyDrOffset+0x3e>
 8012cc8:	e013      	b.n	8012cf2 <RegionApplyDrOffset+0x52>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 8012cca:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8012cce:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8012cd2:	79bb      	ldrb	r3, [r7, #6]
 8012cd4:	4618      	mov	r0, r3
 8012cd6:	f001 ffbf 	bl	8014c58 <RegionEU868ApplyDrOffset>
 8012cda:	4603      	mov	r3, r0
 8012cdc:	e00a      	b.n	8012cf4 <RegionApplyDrOffset+0x54>
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 8012cde:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8012ce2:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8012ce6:	79bb      	ldrb	r3, [r7, #6]
 8012ce8:	4618      	mov	r0, r3
 8012cea:	f003 fa8f 	bl	801620c <RegionUS915ApplyDrOffset>
 8012cee:	4603      	mov	r3, r0
 8012cf0:	e000      	b.n	8012cf4 <RegionApplyDrOffset+0x54>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8012cf2:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8012cf4:	4618      	mov	r0, r3
 8012cf6:	370c      	adds	r7, #12
 8012cf8:	46bd      	mov	sp, r7
 8012cfa:	bd90      	pop	{r4, r7, pc}

08012cfc <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8012cfc:	b480      	push	{r7}
 8012cfe:	b083      	sub	sp, #12
 8012d00:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8012d02:	4b04      	ldr	r3, [pc, #16]	; (8012d14 <RegionGetVersion+0x18>)
 8012d04:	607b      	str	r3, [r7, #4]

    return version;
 8012d06:	687b      	ldr	r3, [r7, #4]
}
 8012d08:	4618      	mov	r0, r3
 8012d0a:	370c      	adds	r7, #12
 8012d0c:	46bd      	mov	sp, r7
 8012d0e:	bc80      	pop	{r7}
 8012d10:	4770      	bx	lr
 8012d12:	bf00      	nop
 8012d14:	01000300 	.word	0x01000300

08012d18 <GetDutyCycle>:
 */
#define DUTY_CYCLE_TIME_PERIOD              3600000
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8012d18:	b580      	push	{r7, lr}
 8012d1a:	b086      	sub	sp, #24
 8012d1c:	af00      	add	r7, sp, #0
 8012d1e:	60f8      	str	r0, [r7, #12]
 8012d20:	4608      	mov	r0, r1
 8012d22:	4639      	mov	r1, r7
 8012d24:	e881 000c 	stmia.w	r1, {r2, r3}
 8012d28:	4603      	mov	r3, r0
 8012d2a:	72fb      	strb	r3, [r7, #11]
    uint16_t joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 8012d2c:	463b      	mov	r3, r7
 8012d2e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012d32:	f000 f8dc 	bl	8012eee <RegionCommonGetJoinDc>
 8012d36:	4603      	mov	r3, r0
 8012d38:	82bb      	strh	r3, [r7, #20]
    uint16_t dutyCycle = band->DCycle;
 8012d3a:	68fb      	ldr	r3, [r7, #12]
 8012d3c:	881b      	ldrh	r3, [r3, #0]
 8012d3e:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8012d40:	7afb      	ldrb	r3, [r7, #11]
 8012d42:	f083 0301 	eor.w	r3, r3, #1
 8012d46:	b2db      	uxtb	r3, r3
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d00c      	beq.n	8012d66 <GetDutyCycle+0x4e>
    {
        // Get the join duty cycle which depends on the runtime
        joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 8012d4c:	463b      	mov	r3, r7
 8012d4e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8012d52:	f000 f8cc 	bl	8012eee <RegionCommonGetJoinDc>
 8012d56:	4603      	mov	r3, r0
 8012d58:	82bb      	strh	r3, [r7, #20]
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8012d5a:	8aba      	ldrh	r2, [r7, #20]
 8012d5c:	8afb      	ldrh	r3, [r7, #22]
 8012d5e:	4293      	cmp	r3, r2
 8012d60:	bf38      	it	cc
 8012d62:	4613      	movcc	r3, r2
 8012d64:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8012d66:	8afb      	ldrh	r3, [r7, #22]
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	d101      	bne.n	8012d70 <GetDutyCycle+0x58>
    {
        dutyCycle = 1;
 8012d6c:	2301      	movs	r3, #1
 8012d6e:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8012d70:	8afb      	ldrh	r3, [r7, #22]
}
 8012d72:	4618      	mov	r0, r3
 8012d74:	3718      	adds	r7, #24
 8012d76:	46bd      	mov	sp, r7
 8012d78:	bd80      	pop	{r7, pc}
	...

08012d7c <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8012d7c:	b580      	push	{r7, lr}
 8012d7e:	b086      	sub	sp, #24
 8012d80:	af00      	add	r7, sp, #0
 8012d82:	60f8      	str	r0, [r7, #12]
 8012d84:	4608      	mov	r0, r1
 8012d86:	4639      	mov	r1, r7
 8012d88:	e881 000c 	stmia.w	r1, {r2, r3}
 8012d8c:	4603      	mov	r3, r0
 8012d8e:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8012d90:	68fb      	ldr	r3, [r7, #12]
 8012d92:	881b      	ldrh	r3, [r3, #0]
 8012d94:	82bb      	strh	r3, [r7, #20]
    uint8_t timePeriodFactor = 1;
 8012d96:	2301      	movs	r3, #1
 8012d98:	75fb      	strb	r3, [r7, #23]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8012d9a:	7af9      	ldrb	r1, [r7, #11]
 8012d9c:	463b      	mov	r3, r7
 8012d9e:	cb0c      	ldmia	r3, {r2, r3}
 8012da0:	68f8      	ldr	r0, [r7, #12]
 8012da2:	f7ff ffb9 	bl	8012d18 <GetDutyCycle>
 8012da6:	4603      	mov	r3, r0
 8012da8:	82bb      	strh	r3, [r7, #20]

    if( joined == false )
 8012daa:	7afb      	ldrb	r3, [r7, #11]
 8012dac:	f083 0301 	eor.w	r3, r3, #1
 8012db0:	b2db      	uxtb	r3, r3
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	d006      	beq.n	8012dc4 <SetMaxTimeCredits+0x48>
    {
        // Apply a factor to increase the maximum time period of observation
        timePeriodFactor = dutyCycle / BACKOFF_DC_TIMER_PERIOD_FACTOR;
 8012db6:	8abb      	ldrh	r3, [r7, #20]
 8012db8:	4a0c      	ldr	r2, [pc, #48]	; (8012dec <SetMaxTimeCredits+0x70>)
 8012dba:	fba2 2303 	umull	r2, r3, r2, r3
 8012dbe:	095b      	lsrs	r3, r3, #5
 8012dc0:	b29b      	uxth	r3, r3
 8012dc2:	75fb      	strb	r3, [r7, #23]
    }

    // Setup the maximum allowed credits
    band->MaxTimeCredits = DUTY_CYCLE_TIME_PERIOD * timePeriodFactor;
 8012dc4:	7dfb      	ldrb	r3, [r7, #23]
 8012dc6:	4a0a      	ldr	r2, [pc, #40]	; (8012df0 <SetMaxTimeCredits+0x74>)
 8012dc8:	fb02 f303 	mul.w	r3, r2, r3
 8012dcc:	461a      	mov	r2, r3
 8012dce:	68fb      	ldr	r3, [r7, #12]
 8012dd0:	60da      	str	r2, [r3, #12]

    // In case if it is the first time, update also the current
    // time credits
    if( band->LastBandUpdateTime == 0 )
 8012dd2:	68fb      	ldr	r3, [r7, #12]
 8012dd4:	685b      	ldr	r3, [r3, #4]
 8012dd6:	2b00      	cmp	r3, #0
 8012dd8:	d103      	bne.n	8012de2 <SetMaxTimeCredits+0x66>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8012dda:	68fb      	ldr	r3, [r7, #12]
 8012ddc:	68da      	ldr	r2, [r3, #12]
 8012dde:	68fb      	ldr	r3, [r7, #12]
 8012de0:	609a      	str	r2, [r3, #8]
    }

    return dutyCycle;
 8012de2:	8abb      	ldrh	r3, [r7, #20]
}
 8012de4:	4618      	mov	r0, r3
 8012de6:	3718      	adds	r7, #24
 8012de8:	46bd      	mov	sp, r7
 8012dea:	bd80      	pop	{r7, pc}
 8012dec:	51eb851f 	.word	0x51eb851f
 8012df0:	0036ee80 	.word	0x0036ee80

08012df4 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 8012df4:	b580      	push	{r7, lr}
 8012df6:	b084      	sub	sp, #16
 8012df8:	af00      	add	r7, sp, #0
 8012dfa:	6078      	str	r0, [r7, #4]
 8012dfc:	4608      	mov	r0, r1
 8012dfe:	4611      	mov	r1, r2
 8012e00:	461a      	mov	r2, r3
 8012e02:	4603      	mov	r3, r0
 8012e04:	70fb      	strb	r3, [r7, #3]
 8012e06:	460b      	mov	r3, r1
 8012e08:	70bb      	strb	r3, [r7, #2]
 8012e0a:	4613      	mov	r3, r2
 8012e0c:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup );
 8012e0e:	78f9      	ldrb	r1, [r7, #3]
 8012e10:	f107 0318 	add.w	r3, r7, #24
 8012e14:	cb0c      	ldmia	r3, {r2, r3}
 8012e16:	6878      	ldr	r0, [r7, #4]
 8012e18:	f7ff ffb0 	bl	8012d7c <SetMaxTimeCredits>
 8012e1c:	4603      	mov	r3, r0
 8012e1e:	81fb      	strh	r3, [r7, #14]

    if( joined == false )
 8012e20:	78fb      	ldrb	r3, [r7, #3]
 8012e22:	f083 0301 	eor.w	r3, r3, #1
 8012e26:	b2db      	uxtb	r3, r3
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	d010      	beq.n	8012e4e <UpdateTimeCredits+0x5a>
    {
        if( ( dutyCycleEnabled == false ) &&
 8012e2c:	78bb      	ldrb	r3, [r7, #2]
 8012e2e:	f083 0301 	eor.w	r3, r3, #1
 8012e32:	b2db      	uxtb	r3, r3
 8012e34:	2b00      	cmp	r3, #0
 8012e36:	d014      	beq.n	8012e62 <UpdateTimeCredits+0x6e>
            ( lastTxIsJoinRequest == false ) )
 8012e38:	787b      	ldrb	r3, [r7, #1]
 8012e3a:	f083 0301 	eor.w	r3, r3, #1
 8012e3e:	b2db      	uxtb	r3, r3
        if( ( dutyCycleEnabled == false ) &&
 8012e40:	2b00      	cmp	r3, #0
 8012e42:	d00e      	beq.n	8012e62 <UpdateTimeCredits+0x6e>
        {
            // This is the case when the duty cycle is off and the last uplink frame was not a join.
            // This could happen in case of a rejoin, e.g. in compliance test mode.
            // In this special case we have to set the time off to 0, since the join duty cycle shall only
            // be applied after the first join request.
            band->TimeCredits = band->MaxTimeCredits;
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	68da      	ldr	r2, [r3, #12]
 8012e48:	687b      	ldr	r3, [r7, #4]
 8012e4a:	609a      	str	r2, [r3, #8]
 8012e4c:	e009      	b.n	8012e62 <UpdateTimeCredits+0x6e>
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 8012e4e:	78bb      	ldrb	r3, [r7, #2]
 8012e50:	f083 0301 	eor.w	r3, r3, #1
 8012e54:	b2db      	uxtb	r3, r3
 8012e56:	2b00      	cmp	r3, #0
 8012e58:	d003      	beq.n	8012e62 <UpdateTimeCredits+0x6e>
        {
            band->TimeCredits = band->MaxTimeCredits;
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	68da      	ldr	r2, [r3, #12]
 8012e5e:	687b      	ldr	r3, [r7, #4]
 8012e60:	609a      	str	r2, [r3, #8]
        }
    }

    // Get the difference between now and the last update
    band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 8012e62:	687b      	ldr	r3, [r7, #4]
 8012e64:	685b      	ldr	r3, [r3, #4]
 8012e66:	4618      	mov	r0, r3
 8012e68:	f007 f89a 	bl	8019fa0 <UTIL_TIMER_GetElapsedTime>
 8012e6c:	4602      	mov	r2, r0
 8012e6e:	687b      	ldr	r3, [r7, #4]
 8012e70:	689b      	ldr	r3, [r3, #8]
 8012e72:	441a      	add	r2, r3
 8012e74:	687b      	ldr	r3, [r7, #4]
 8012e76:	609a      	str	r2, [r3, #8]

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 8012e78:	687b      	ldr	r3, [r7, #4]
 8012e7a:	689a      	ldr	r2, [r3, #8]
 8012e7c:	687b      	ldr	r3, [r7, #4]
 8012e7e:	68db      	ldr	r3, [r3, #12]
 8012e80:	429a      	cmp	r2, r3
 8012e82:	d903      	bls.n	8012e8c <UpdateTimeCredits+0x98>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8012e84:	687b      	ldr	r3, [r7, #4]
 8012e86:	68da      	ldr	r2, [r3, #12]
 8012e88:	687b      	ldr	r3, [r7, #4]
 8012e8a:	609a      	str	r2, [r3, #8]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 8012e8c:	687b      	ldr	r3, [r7, #4]
 8012e8e:	6a3a      	ldr	r2, [r7, #32]
 8012e90:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 8012e92:	89fb      	ldrh	r3, [r7, #14]
}
 8012e94:	4618      	mov	r0, r3
 8012e96:	3710      	adds	r7, #16
 8012e98:	46bd      	mov	sp, r7
 8012e9a:	bd80      	pop	{r7, pc}

08012e9c <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8012e9c:	b480      	push	{r7}
 8012e9e:	b085      	sub	sp, #20
 8012ea0:	af00      	add	r7, sp, #0
 8012ea2:	4603      	mov	r3, r0
 8012ea4:	460a      	mov	r2, r1
 8012ea6:	80fb      	strh	r3, [r7, #6]
 8012ea8:	4613      	mov	r3, r2
 8012eaa:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8012eac:	2300      	movs	r3, #0
 8012eae:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8012eb0:	2300      	movs	r3, #0
 8012eb2:	73bb      	strb	r3, [r7, #14]
 8012eb4:	e011      	b.n	8012eda <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 8012eb6:	88fa      	ldrh	r2, [r7, #6]
 8012eb8:	7bbb      	ldrb	r3, [r7, #14]
 8012eba:	2101      	movs	r1, #1
 8012ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8012ec0:	401a      	ands	r2, r3
 8012ec2:	7bbb      	ldrb	r3, [r7, #14]
 8012ec4:	2101      	movs	r1, #1
 8012ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8012eca:	429a      	cmp	r2, r3
 8012ecc:	d102      	bne.n	8012ed4 <CountChannels+0x38>
        {
            nbActiveBits++;
 8012ece:	7bfb      	ldrb	r3, [r7, #15]
 8012ed0:	3301      	adds	r3, #1
 8012ed2:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8012ed4:	7bbb      	ldrb	r3, [r7, #14]
 8012ed6:	3301      	adds	r3, #1
 8012ed8:	73bb      	strb	r3, [r7, #14]
 8012eda:	7bba      	ldrb	r2, [r7, #14]
 8012edc:	797b      	ldrb	r3, [r7, #5]
 8012ede:	429a      	cmp	r2, r3
 8012ee0:	d3e9      	bcc.n	8012eb6 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8012ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ee4:	4618      	mov	r0, r3
 8012ee6:	3714      	adds	r7, #20
 8012ee8:	46bd      	mov	sp, r7
 8012eea:	bc80      	pop	{r7}
 8012eec:	4770      	bx	lr

08012eee <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( SysTime_t elapsedTime )
{
 8012eee:	b480      	push	{r7}
 8012ef0:	b085      	sub	sp, #20
 8012ef2:	af00      	add	r7, sp, #0
 8012ef4:	463b      	mov	r3, r7
 8012ef6:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t dutyCycle = 0;
 8012efa:	2300      	movs	r3, #0
 8012efc:	81fb      	strh	r3, [r7, #14]

    if( elapsedTime.Seconds < 3600 )
 8012efe:	683b      	ldr	r3, [r7, #0]
 8012f00:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8012f04:	d202      	bcs.n	8012f0c <RegionCommonGetJoinDc+0x1e>
    {
        dutyCycle = BACKOFF_DC_1_HOUR;
 8012f06:	2364      	movs	r3, #100	; 0x64
 8012f08:	81fb      	strh	r3, [r7, #14]
 8012f0a:	e00b      	b.n	8012f24 <RegionCommonGetJoinDc+0x36>
    }
    else if( elapsedTime.Seconds < ( 3600 + 36000 ) )
 8012f0c:	683b      	ldr	r3, [r7, #0]
 8012f0e:	f649 22af 	movw	r2, #39599	; 0x9aaf
 8012f12:	4293      	cmp	r3, r2
 8012f14:	d803      	bhi.n	8012f1e <RegionCommonGetJoinDc+0x30>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
 8012f16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8012f1a:	81fb      	strh	r3, [r7, #14]
 8012f1c:	e002      	b.n	8012f24 <RegionCommonGetJoinDc+0x36>
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 8012f1e:	f242 7310 	movw	r3, #10000	; 0x2710
 8012f22:	81fb      	strh	r3, [r7, #14]
    }
    return dutyCycle;
 8012f24:	89fb      	ldrh	r3, [r7, #14]
}
 8012f26:	4618      	mov	r0, r3
 8012f28:	3714      	adds	r7, #20
 8012f2a:	46bd      	mov	sp, r7
 8012f2c:	bc80      	pop	{r7}
 8012f2e:	4770      	bx	lr

08012f30 <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 8012f30:	b580      	push	{r7, lr}
 8012f32:	b084      	sub	sp, #16
 8012f34:	af00      	add	r7, sp, #0
 8012f36:	6039      	str	r1, [r7, #0]
 8012f38:	4611      	mov	r1, r2
 8012f3a:	461a      	mov	r2, r3
 8012f3c:	4603      	mov	r3, r0
 8012f3e:	71fb      	strb	r3, [r7, #7]
 8012f40:	460b      	mov	r3, r1
 8012f42:	71bb      	strb	r3, [r7, #6]
 8012f44:	4613      	mov	r3, r2
 8012f46:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8012f48:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8012f4c:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8012f50:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8012f54:	4618      	mov	r0, r3
 8012f56:	f000 f85d 	bl	8013014 <RegionCommonValueInRange>
 8012f5a:	4603      	mov	r3, r0
 8012f5c:	2b00      	cmp	r3, #0
 8012f5e:	d101      	bne.n	8012f64 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8012f60:	2300      	movs	r3, #0
 8012f62:	e053      	b.n	801300c <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8012f64:	2300      	movs	r3, #0
 8012f66:	73fb      	strb	r3, [r7, #15]
 8012f68:	2300      	movs	r3, #0
 8012f6a:	73bb      	strb	r3, [r7, #14]
 8012f6c:	e049      	b.n	8013002 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8012f6e:	2300      	movs	r3, #0
 8012f70:	737b      	strb	r3, [r7, #13]
 8012f72:	e03d      	b.n	8012ff0 <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8012f74:	7bbb      	ldrb	r3, [r7, #14]
 8012f76:	005b      	lsls	r3, r3, #1
 8012f78:	683a      	ldr	r2, [r7, #0]
 8012f7a:	4413      	add	r3, r2
 8012f7c:	881b      	ldrh	r3, [r3, #0]
 8012f7e:	461a      	mov	r2, r3
 8012f80:	7b7b      	ldrb	r3, [r7, #13]
 8012f82:	fa42 f303 	asr.w	r3, r2, r3
 8012f86:	f003 0301 	and.w	r3, r3, #1
 8012f8a:	2b00      	cmp	r3, #0
 8012f8c:	d02d      	beq.n	8012fea <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8012f8e:	7bfa      	ldrb	r2, [r7, #15]
 8012f90:	7b7b      	ldrb	r3, [r7, #13]
 8012f92:	4413      	add	r3, r2
 8012f94:	461a      	mov	r2, r3
 8012f96:	4613      	mov	r3, r2
 8012f98:	005b      	lsls	r3, r3, #1
 8012f9a:	4413      	add	r3, r2
 8012f9c:	009b      	lsls	r3, r3, #2
 8012f9e:	461a      	mov	r2, r3
 8012fa0:	69fb      	ldr	r3, [r7, #28]
 8012fa2:	4413      	add	r3, r2
 8012fa4:	7a1b      	ldrb	r3, [r3, #8]
 8012fa6:	f343 0303 	sbfx	r3, r3, #0, #4
 8012faa:	b25b      	sxtb	r3, r3
 8012fac:	f003 030f 	and.w	r3, r3, #15
 8012fb0:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8012fb2:	7bfa      	ldrb	r2, [r7, #15]
 8012fb4:	7b7b      	ldrb	r3, [r7, #13]
 8012fb6:	4413      	add	r3, r2
 8012fb8:	461a      	mov	r2, r3
 8012fba:	4613      	mov	r3, r2
 8012fbc:	005b      	lsls	r3, r3, #1
 8012fbe:	4413      	add	r3, r2
 8012fc0:	009b      	lsls	r3, r3, #2
 8012fc2:	461a      	mov	r2, r3
 8012fc4:	69fb      	ldr	r3, [r7, #28]
 8012fc6:	4413      	add	r3, r2
 8012fc8:	7a1b      	ldrb	r3, [r3, #8]
 8012fca:	f343 1303 	sbfx	r3, r3, #4, #4
 8012fce:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8012fd0:	f003 030f 	and.w	r3, r3, #15
 8012fd4:	b25a      	sxtb	r2, r3
 8012fd6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8012fda:	4618      	mov	r0, r3
 8012fdc:	f000 f81a 	bl	8013014 <RegionCommonValueInRange>
 8012fe0:	4603      	mov	r3, r0
 8012fe2:	2b01      	cmp	r3, #1
 8012fe4:	d101      	bne.n	8012fea <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8012fe6:	2301      	movs	r3, #1
 8012fe8:	e010      	b.n	801300c <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8012fea:	7b7b      	ldrb	r3, [r7, #13]
 8012fec:	3301      	adds	r3, #1
 8012fee:	737b      	strb	r3, [r7, #13]
 8012ff0:	7b7b      	ldrb	r3, [r7, #13]
 8012ff2:	2b0f      	cmp	r3, #15
 8012ff4:	d9be      	bls.n	8012f74 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8012ff6:	7bfb      	ldrb	r3, [r7, #15]
 8012ff8:	3310      	adds	r3, #16
 8012ffa:	73fb      	strb	r3, [r7, #15]
 8012ffc:	7bbb      	ldrb	r3, [r7, #14]
 8012ffe:	3301      	adds	r3, #1
 8013000:	73bb      	strb	r3, [r7, #14]
 8013002:	7bfa      	ldrb	r2, [r7, #15]
 8013004:	79fb      	ldrb	r3, [r7, #7]
 8013006:	429a      	cmp	r2, r3
 8013008:	d3b1      	bcc.n	8012f6e <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 801300a:	2300      	movs	r3, #0
}
 801300c:	4618      	mov	r0, r3
 801300e:	3710      	adds	r7, #16
 8013010:	46bd      	mov	sp, r7
 8013012:	bd80      	pop	{r7, pc}

08013014 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 8013014:	b480      	push	{r7}
 8013016:	b083      	sub	sp, #12
 8013018:	af00      	add	r7, sp, #0
 801301a:	4603      	mov	r3, r0
 801301c:	71fb      	strb	r3, [r7, #7]
 801301e:	460b      	mov	r3, r1
 8013020:	71bb      	strb	r3, [r7, #6]
 8013022:	4613      	mov	r3, r2
 8013024:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8013026:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801302a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801302e:	429a      	cmp	r2, r3
 8013030:	db07      	blt.n	8013042 <RegionCommonValueInRange+0x2e>
 8013032:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8013036:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801303a:	429a      	cmp	r2, r3
 801303c:	dc01      	bgt.n	8013042 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 801303e:	2301      	movs	r3, #1
 8013040:	e000      	b.n	8013044 <RegionCommonValueInRange+0x30>
    }
    return 0;
 8013042:	2300      	movs	r3, #0
}
 8013044:	4618      	mov	r0, r3
 8013046:	370c      	adds	r7, #12
 8013048:	46bd      	mov	sp, r7
 801304a:	bc80      	pop	{r7}
 801304c:	4770      	bx	lr

0801304e <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 801304e:	b480      	push	{r7}
 8013050:	b085      	sub	sp, #20
 8013052:	af00      	add	r7, sp, #0
 8013054:	6078      	str	r0, [r7, #4]
 8013056:	460b      	mov	r3, r1
 8013058:	70fb      	strb	r3, [r7, #3]
 801305a:	4613      	mov	r3, r2
 801305c:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 801305e:	78fb      	ldrb	r3, [r7, #3]
 8013060:	091b      	lsrs	r3, r3, #4
 8013062:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8013064:	78bb      	ldrb	r3, [r7, #2]
 8013066:	091b      	lsrs	r3, r3, #4
 8013068:	b2db      	uxtb	r3, r3
 801306a:	7bfa      	ldrb	r2, [r7, #15]
 801306c:	429a      	cmp	r2, r3
 801306e:	d803      	bhi.n	8013078 <RegionCommonChanDisable+0x2a>
 8013070:	78fa      	ldrb	r2, [r7, #3]
 8013072:	78bb      	ldrb	r3, [r7, #2]
 8013074:	429a      	cmp	r2, r3
 8013076:	d301      	bcc.n	801307c <RegionCommonChanDisable+0x2e>
    {
        return false;
 8013078:	2300      	movs	r3, #0
 801307a:	e017      	b.n	80130ac <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 801307c:	7bfb      	ldrb	r3, [r7, #15]
 801307e:	005b      	lsls	r3, r3, #1
 8013080:	687a      	ldr	r2, [r7, #4]
 8013082:	4413      	add	r3, r2
 8013084:	881b      	ldrh	r3, [r3, #0]
 8013086:	b21a      	sxth	r2, r3
 8013088:	78fb      	ldrb	r3, [r7, #3]
 801308a:	f003 030f 	and.w	r3, r3, #15
 801308e:	2101      	movs	r1, #1
 8013090:	fa01 f303 	lsl.w	r3, r1, r3
 8013094:	b21b      	sxth	r3, r3
 8013096:	43db      	mvns	r3, r3
 8013098:	b21b      	sxth	r3, r3
 801309a:	4013      	ands	r3, r2
 801309c:	b219      	sxth	r1, r3
 801309e:	7bfb      	ldrb	r3, [r7, #15]
 80130a0:	005b      	lsls	r3, r3, #1
 80130a2:	687a      	ldr	r2, [r7, #4]
 80130a4:	4413      	add	r3, r2
 80130a6:	b28a      	uxth	r2, r1
 80130a8:	801a      	strh	r2, [r3, #0]

    return true;
 80130aa:	2301      	movs	r3, #1
}
 80130ac:	4618      	mov	r0, r3
 80130ae:	3714      	adds	r7, #20
 80130b0:	46bd      	mov	sp, r7
 80130b2:	bc80      	pop	{r7}
 80130b4:	4770      	bx	lr

080130b6 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 80130b6:	b580      	push	{r7, lr}
 80130b8:	b084      	sub	sp, #16
 80130ba:	af00      	add	r7, sp, #0
 80130bc:	6078      	str	r0, [r7, #4]
 80130be:	460b      	mov	r3, r1
 80130c0:	70fb      	strb	r3, [r7, #3]
 80130c2:	4613      	mov	r3, r2
 80130c4:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 80130c6:	2300      	movs	r3, #0
 80130c8:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 80130ca:	687b      	ldr	r3, [r7, #4]
 80130cc:	2b00      	cmp	r3, #0
 80130ce:	d101      	bne.n	80130d4 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 80130d0:	2300      	movs	r3, #0
 80130d2:	e018      	b.n	8013106 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80130d4:	78fb      	ldrb	r3, [r7, #3]
 80130d6:	73bb      	strb	r3, [r7, #14]
 80130d8:	e010      	b.n	80130fc <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 80130da:	7bbb      	ldrb	r3, [r7, #14]
 80130dc:	005b      	lsls	r3, r3, #1
 80130de:	687a      	ldr	r2, [r7, #4]
 80130e0:	4413      	add	r3, r2
 80130e2:	881b      	ldrh	r3, [r3, #0]
 80130e4:	2110      	movs	r1, #16
 80130e6:	4618      	mov	r0, r3
 80130e8:	f7ff fed8 	bl	8012e9c <CountChannels>
 80130ec:	4603      	mov	r3, r0
 80130ee:	461a      	mov	r2, r3
 80130f0:	7bfb      	ldrb	r3, [r7, #15]
 80130f2:	4413      	add	r3, r2
 80130f4:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 80130f6:	7bbb      	ldrb	r3, [r7, #14]
 80130f8:	3301      	adds	r3, #1
 80130fa:	73bb      	strb	r3, [r7, #14]
 80130fc:	7bba      	ldrb	r2, [r7, #14]
 80130fe:	78bb      	ldrb	r3, [r7, #2]
 8013100:	429a      	cmp	r2, r3
 8013102:	d3ea      	bcc.n	80130da <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 8013104:	7bfb      	ldrb	r3, [r7, #15]
}
 8013106:	4618      	mov	r0, r3
 8013108:	3710      	adds	r7, #16
 801310a:	46bd      	mov	sp, r7
 801310c:	bd80      	pop	{r7, pc}

0801310e <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 801310e:	b480      	push	{r7}
 8013110:	b087      	sub	sp, #28
 8013112:	af00      	add	r7, sp, #0
 8013114:	60f8      	str	r0, [r7, #12]
 8013116:	60b9      	str	r1, [r7, #8]
 8013118:	4613      	mov	r3, r2
 801311a:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 801311c:	68fb      	ldr	r3, [r7, #12]
 801311e:	2b00      	cmp	r3, #0
 8013120:	d016      	beq.n	8013150 <RegionCommonChanMaskCopy+0x42>
 8013122:	68bb      	ldr	r3, [r7, #8]
 8013124:	2b00      	cmp	r3, #0
 8013126:	d013      	beq.n	8013150 <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8013128:	2300      	movs	r3, #0
 801312a:	75fb      	strb	r3, [r7, #23]
 801312c:	e00c      	b.n	8013148 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 801312e:	7dfb      	ldrb	r3, [r7, #23]
 8013130:	005b      	lsls	r3, r3, #1
 8013132:	68ba      	ldr	r2, [r7, #8]
 8013134:	441a      	add	r2, r3
 8013136:	7dfb      	ldrb	r3, [r7, #23]
 8013138:	005b      	lsls	r3, r3, #1
 801313a:	68f9      	ldr	r1, [r7, #12]
 801313c:	440b      	add	r3, r1
 801313e:	8812      	ldrh	r2, [r2, #0]
 8013140:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8013142:	7dfb      	ldrb	r3, [r7, #23]
 8013144:	3301      	adds	r3, #1
 8013146:	75fb      	strb	r3, [r7, #23]
 8013148:	7dfa      	ldrb	r2, [r7, #23]
 801314a:	79fb      	ldrb	r3, [r7, #7]
 801314c:	429a      	cmp	r2, r3
 801314e:	d3ee      	bcc.n	801312e <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 8013150:	bf00      	nop
 8013152:	371c      	adds	r7, #28
 8013154:	46bd      	mov	sp, r7
 8013156:	bc80      	pop	{r7}
 8013158:	4770      	bx	lr

0801315a <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 801315a:	b082      	sub	sp, #8
 801315c:	b580      	push	{r7, lr}
 801315e:	b086      	sub	sp, #24
 8013160:	af00      	add	r7, sp, #0
 8013162:	60f8      	str	r0, [r7, #12]
 8013164:	60b9      	str	r1, [r7, #8]
 8013166:	627b      	str	r3, [r7, #36]	; 0x24
 8013168:	4613      	mov	r3, r2
 801316a:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801316c:	79f9      	ldrb	r1, [r7, #7]
 801316e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8013172:	cb0c      	ldmia	r3, {r2, r3}
 8013174:	68f8      	ldr	r0, [r7, #12]
 8013176:	f7ff fdcf 	bl	8012d18 <GetDutyCycle>
 801317a:	4603      	mov	r3, r0
 801317c:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 801317e:	68fb      	ldr	r3, [r7, #12]
 8013180:	689a      	ldr	r2, [r3, #8]
 8013182:	8afb      	ldrh	r3, [r7, #22]
 8013184:	68b9      	ldr	r1, [r7, #8]
 8013186:	fb01 f303 	mul.w	r3, r1, r3
 801318a:	429a      	cmp	r2, r3
 801318c:	d909      	bls.n	80131a2 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 801318e:	68fb      	ldr	r3, [r7, #12]
 8013190:	689a      	ldr	r2, [r3, #8]
 8013192:	8afb      	ldrh	r3, [r7, #22]
 8013194:	68b9      	ldr	r1, [r7, #8]
 8013196:	fb01 f303 	mul.w	r3, r1, r3
 801319a:	1ad2      	subs	r2, r2, r3
 801319c:	68fb      	ldr	r3, [r7, #12]
 801319e:	609a      	str	r2, [r3, #8]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 80131a0:	e002      	b.n	80131a8 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 80131a2:	68fb      	ldr	r3, [r7, #12]
 80131a4:	2200      	movs	r2, #0
 80131a6:	609a      	str	r2, [r3, #8]
}
 80131a8:	bf00      	nop
 80131aa:	3718      	adds	r7, #24
 80131ac:	46bd      	mov	sp, r7
 80131ae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80131b2:	b002      	add	sp, #8
 80131b4:	4770      	bx	lr

080131b6 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 80131b6:	b5f0      	push	{r4, r5, r6, r7, lr}
 80131b8:	b08d      	sub	sp, #52	; 0x34
 80131ba:	af04      	add	r7, sp, #16
 80131bc:	6039      	str	r1, [r7, #0]
 80131be:	4611      	mov	r1, r2
 80131c0:	461a      	mov	r2, r3
 80131c2:	4603      	mov	r3, r0
 80131c4:	71fb      	strb	r3, [r7, #7]
 80131c6:	460b      	mov	r3, r1
 80131c8:	71bb      	strb	r3, [r7, #6]
 80131ca:	4613      	mov	r3, r2
 80131cc:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 80131ce:	f04f 33ff 	mov.w	r3, #4294967295
 80131d2:	61fb      	str	r3, [r7, #28]
    TimerTime_t currentTime = TimerGetCurrentTime( );
 80131d4:	f006 fed2 	bl	8019f7c <UTIL_TIMER_GetCurrentTime>
 80131d8:	6178      	str	r0, [r7, #20]
    TimerTime_t creditCosts = 0;
 80131da:	2300      	movs	r3, #0
 80131dc:	613b      	str	r3, [r7, #16]
    uint16_t dutyCycle = 1;
 80131de:	2301      	movs	r3, #1
 80131e0:	81fb      	strh	r3, [r7, #14]
    uint8_t validBands = 0;
 80131e2:	2300      	movs	r3, #0
 80131e4:	76fb      	strb	r3, [r7, #27]

    for( uint8_t i = 0; i < nbBands; i++ )
 80131e6:	2300      	movs	r3, #0
 80131e8:	76bb      	strb	r3, [r7, #26]
 80131ea:	e06c      	b.n	80132c6 <RegionCommonUpdateBandTimeOff+0x110>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 80131ec:	7eba      	ldrb	r2, [r7, #26]
 80131ee:	4613      	mov	r3, r2
 80131f0:	009b      	lsls	r3, r3, #2
 80131f2:	4413      	add	r3, r2
 80131f4:	009b      	lsls	r3, r3, #2
 80131f6:	461a      	mov	r2, r3
 80131f8:	683b      	ldr	r3, [r7, #0]
 80131fa:	189c      	adds	r4, r3, r2
 80131fc:	f897 6038 	ldrb.w	r6, [r7, #56]	; 0x38
 8013200:	797a      	ldrb	r2, [r7, #5]
 8013202:	79fd      	ldrb	r5, [r7, #7]
 8013204:	697b      	ldr	r3, [r7, #20]
 8013206:	9302      	str	r3, [sp, #8]
 8013208:	46ec      	mov	ip, sp
 801320a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801320e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8013212:	e88c 0003 	stmia.w	ip, {r0, r1}
 8013216:	4633      	mov	r3, r6
 8013218:	4629      	mov	r1, r5
 801321a:	4620      	mov	r0, r4
 801321c:	f7ff fdea 	bl	8012df4 <UpdateTimeCredits>
 8013220:	4603      	mov	r3, r0
 8013222:	81fb      	strh	r3, [r7, #14]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8013224:	89fa      	ldrh	r2, [r7, #14]
 8013226:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8013228:	fb02 f303 	mul.w	r3, r2, r3
 801322c:	613b      	str	r3, [r7, #16]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801322e:	7eba      	ldrb	r2, [r7, #26]
 8013230:	4613      	mov	r3, r2
 8013232:	009b      	lsls	r3, r3, #2
 8013234:	4413      	add	r3, r2
 8013236:	009b      	lsls	r3, r3, #2
 8013238:	461a      	mov	r2, r3
 801323a:	683b      	ldr	r3, [r7, #0]
 801323c:	4413      	add	r3, r2
 801323e:	689b      	ldr	r3, [r3, #8]
 8013240:	693a      	ldr	r2, [r7, #16]
 8013242:	429a      	cmp	r2, r3
 8013244:	d305      	bcc.n	8013252 <RegionCommonUpdateBandTimeOff+0x9c>
            ( dutyCycleEnabled == false ) )
 8013246:	797b      	ldrb	r3, [r7, #5]
 8013248:	f083 0301 	eor.w	r3, r3, #1
 801324c:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801324e:	2b00      	cmp	r3, #0
 8013250:	d00d      	beq.n	801326e <RegionCommonUpdateBandTimeOff+0xb8>
        {
            bands[i].ReadyForTransmission = true;
 8013252:	7eba      	ldrb	r2, [r7, #26]
 8013254:	4613      	mov	r3, r2
 8013256:	009b      	lsls	r3, r3, #2
 8013258:	4413      	add	r3, r2
 801325a:	009b      	lsls	r3, r3, #2
 801325c:	461a      	mov	r2, r3
 801325e:	683b      	ldr	r3, [r7, #0]
 8013260:	4413      	add	r3, r2
 8013262:	2201      	movs	r2, #1
 8013264:	741a      	strb	r2, [r3, #16]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8013266:	7efb      	ldrb	r3, [r7, #27]
 8013268:	3301      	adds	r3, #1
 801326a:	76fb      	strb	r3, [r7, #27]
 801326c:	e028      	b.n	80132c0 <RegionCommonUpdateBandTimeOff+0x10a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 801326e:	7eba      	ldrb	r2, [r7, #26]
 8013270:	4613      	mov	r3, r2
 8013272:	009b      	lsls	r3, r3, #2
 8013274:	4413      	add	r3, r2
 8013276:	009b      	lsls	r3, r3, #2
 8013278:	461a      	mov	r2, r3
 801327a:	683b      	ldr	r3, [r7, #0]
 801327c:	4413      	add	r3, r2
 801327e:	2200      	movs	r2, #0
 8013280:	741a      	strb	r2, [r3, #16]

            if( bands[i].MaxTimeCredits > creditCosts )
 8013282:	7eba      	ldrb	r2, [r7, #26]
 8013284:	4613      	mov	r3, r2
 8013286:	009b      	lsls	r3, r3, #2
 8013288:	4413      	add	r3, r2
 801328a:	009b      	lsls	r3, r3, #2
 801328c:	461a      	mov	r2, r3
 801328e:	683b      	ldr	r3, [r7, #0]
 8013290:	4413      	add	r3, r2
 8013292:	68db      	ldr	r3, [r3, #12]
 8013294:	693a      	ldr	r2, [r7, #16]
 8013296:	429a      	cmp	r2, r3
 8013298:	d212      	bcs.n	80132c0 <RegionCommonUpdateBandTimeOff+0x10a>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 801329a:	7eba      	ldrb	r2, [r7, #26]
 801329c:	4613      	mov	r3, r2
 801329e:	009b      	lsls	r3, r3, #2
 80132a0:	4413      	add	r3, r2
 80132a2:	009b      	lsls	r3, r3, #2
 80132a4:	461a      	mov	r2, r3
 80132a6:	683b      	ldr	r3, [r7, #0]
 80132a8:	4413      	add	r3, r2
 80132aa:	689b      	ldr	r3, [r3, #8]
 80132ac:	693a      	ldr	r2, [r7, #16]
 80132ae:	1ad3      	subs	r3, r2, r3
 80132b0:	69fa      	ldr	r2, [r7, #28]
 80132b2:	4293      	cmp	r3, r2
 80132b4:	bf28      	it	cs
 80132b6:	4613      	movcs	r3, r2
 80132b8:	61fb      	str	r3, [r7, #28]
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 80132ba:	7efb      	ldrb	r3, [r7, #27]
 80132bc:	3301      	adds	r3, #1
 80132be:	76fb      	strb	r3, [r7, #27]
    for( uint8_t i = 0; i < nbBands; i++ )
 80132c0:	7ebb      	ldrb	r3, [r7, #26]
 80132c2:	3301      	adds	r3, #1
 80132c4:	76bb      	strb	r3, [r7, #26]
 80132c6:	7eba      	ldrb	r2, [r7, #26]
 80132c8:	79bb      	ldrb	r3, [r7, #6]
 80132ca:	429a      	cmp	r2, r3
 80132cc:	d38e      	bcc.n	80131ec <RegionCommonUpdateBandTimeOff+0x36>
            }
        }
    }


    if( validBands == 0 )
 80132ce:	7efb      	ldrb	r3, [r7, #27]
 80132d0:	2b00      	cmp	r3, #0
 80132d2:	d102      	bne.n	80132da <RegionCommonUpdateBandTimeOff+0x124>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 80132d4:	f04f 33ff 	mov.w	r3, #4294967295
 80132d8:	e000      	b.n	80132dc <RegionCommonUpdateBandTimeOff+0x126>
    }
    return minTimeToWait;
 80132da:	69fb      	ldr	r3, [r7, #28]
}
 80132dc:	4618      	mov	r0, r3
 80132de:	3724      	adds	r7, #36	; 0x24
 80132e0:	46bd      	mov	sp, r7
 80132e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080132e4 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 80132e4:	b480      	push	{r7}
 80132e6:	b085      	sub	sp, #20
 80132e8:	af00      	add	r7, sp, #0
 80132ea:	6078      	str	r0, [r7, #4]
 80132ec:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 80132ee:	2300      	movs	r3, #0
 80132f0:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 80132f2:	687b      	ldr	r3, [r7, #4]
 80132f4:	781b      	ldrb	r3, [r3, #0]
 80132f6:	2b03      	cmp	r3, #3
 80132f8:	d13f      	bne.n	801337a <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	3301      	adds	r3, #1
 80132fe:	781b      	ldrb	r3, [r3, #0]
 8013300:	b25a      	sxtb	r2, r3
 8013302:	683b      	ldr	r3, [r7, #0]
 8013304:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8013306:	683b      	ldr	r3, [r7, #0]
 8013308:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801330c:	f003 030f 	and.w	r3, r3, #15
 8013310:	b25a      	sxtb	r2, r3
 8013312:	683b      	ldr	r3, [r7, #0]
 8013314:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8013316:	683b      	ldr	r3, [r7, #0]
 8013318:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801331c:	b2db      	uxtb	r3, r3
 801331e:	091b      	lsrs	r3, r3, #4
 8013320:	b2db      	uxtb	r3, r3
 8013322:	b25a      	sxtb	r2, r3
 8013324:	683b      	ldr	r3, [r7, #0]
 8013326:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8013328:	687b      	ldr	r3, [r7, #4]
 801332a:	3302      	adds	r3, #2
 801332c:	781b      	ldrb	r3, [r3, #0]
 801332e:	b29a      	uxth	r2, r3
 8013330:	683b      	ldr	r3, [r7, #0]
 8013332:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8013334:	683b      	ldr	r3, [r7, #0]
 8013336:	889b      	ldrh	r3, [r3, #4]
 8013338:	b21a      	sxth	r2, r3
 801333a:	687b      	ldr	r3, [r7, #4]
 801333c:	3303      	adds	r3, #3
 801333e:	781b      	ldrb	r3, [r3, #0]
 8013340:	021b      	lsls	r3, r3, #8
 8013342:	b21b      	sxth	r3, r3
 8013344:	4313      	orrs	r3, r2
 8013346:	b21b      	sxth	r3, r3
 8013348:	b29a      	uxth	r2, r3
 801334a:	683b      	ldr	r3, [r7, #0]
 801334c:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 801334e:	687b      	ldr	r3, [r7, #4]
 8013350:	791a      	ldrb	r2, [r3, #4]
 8013352:	683b      	ldr	r3, [r7, #0]
 8013354:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8013356:	683b      	ldr	r3, [r7, #0]
 8013358:	781b      	ldrb	r3, [r3, #0]
 801335a:	091b      	lsrs	r3, r3, #4
 801335c:	b2db      	uxtb	r3, r3
 801335e:	f003 0307 	and.w	r3, r3, #7
 8013362:	b2da      	uxtb	r2, r3
 8013364:	683b      	ldr	r3, [r7, #0]
 8013366:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8013368:	683b      	ldr	r3, [r7, #0]
 801336a:	781b      	ldrb	r3, [r3, #0]
 801336c:	f003 030f 	and.w	r3, r3, #15
 8013370:	b2da      	uxtb	r2, r3
 8013372:	683b      	ldr	r3, [r7, #0]
 8013374:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8013376:	2305      	movs	r3, #5
 8013378:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 801337a:	7bfb      	ldrb	r3, [r7, #15]
}
 801337c:	4618      	mov	r0, r3
 801337e:	3714      	adds	r7, #20
 8013380:	46bd      	mov	sp, r7
 8013382:	bc80      	pop	{r7}
 8013384:	4770      	bx	lr

08013386 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8013386:	b5b0      	push	{r4, r5, r7, lr}
 8013388:	b088      	sub	sp, #32
 801338a:	af02      	add	r7, sp, #8
 801338c:	60f8      	str	r0, [r7, #12]
 801338e:	60b9      	str	r1, [r7, #8]
 8013390:	607a      	str	r2, [r7, #4]
 8013392:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8013394:	68fb      	ldr	r3, [r7, #12]
 8013396:	791b      	ldrb	r3, [r3, #4]
 8013398:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 801339a:	68fb      	ldr	r3, [r7, #12]
 801339c:	799b      	ldrb	r3, [r3, #6]
 801339e:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 80133a0:	68fb      	ldr	r3, [r7, #12]
 80133a2:	79db      	ldrb	r3, [r3, #7]
 80133a4:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 80133a6:	68fb      	ldr	r3, [r7, #12]
 80133a8:	7a1b      	ldrb	r3, [r3, #8]
 80133aa:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 80133ac:	68fb      	ldr	r3, [r7, #12]
 80133ae:	795b      	ldrb	r3, [r3, #5]
 80133b0:	f083 0301 	eor.w	r3, r3, #1
 80133b4:	b2db      	uxtb	r3, r3
 80133b6:	2b00      	cmp	r3, #0
 80133b8:	d008      	beq.n	80133cc <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 80133ba:	68fb      	ldr	r3, [r7, #12]
 80133bc:	7adb      	ldrb	r3, [r3, #11]
 80133be:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 80133c0:	68fb      	ldr	r3, [r7, #12]
 80133c2:	7a5b      	ldrb	r3, [r3, #9]
 80133c4:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 80133c6:	68fb      	ldr	r3, [r7, #12]
 80133c8:	7a9b      	ldrb	r3, [r3, #10]
 80133ca:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 80133cc:	7dfb      	ldrb	r3, [r7, #23]
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d03a      	beq.n	8013448 <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 80133d2:	68fb      	ldr	r3, [r7, #12]
 80133d4:	7b18      	ldrb	r0, [r3, #12]
 80133d6:	68fb      	ldr	r3, [r7, #12]
 80133d8:	6919      	ldr	r1, [r3, #16]
 80133da:	68fb      	ldr	r3, [r7, #12]
 80133dc:	f993 5014 	ldrsb.w	r5, [r3, #20]
 80133e0:	68fb      	ldr	r3, [r7, #12]
 80133e2:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80133e6:	68fa      	ldr	r2, [r7, #12]
 80133e8:	6992      	ldr	r2, [r2, #24]
 80133ea:	f997 4016 	ldrsb.w	r4, [r7, #22]
 80133ee:	9201      	str	r2, [sp, #4]
 80133f0:	9300      	str	r3, [sp, #0]
 80133f2:	462b      	mov	r3, r5
 80133f4:	4622      	mov	r2, r4
 80133f6:	f7ff fd9b 	bl	8012f30 <RegionCommonChanVerifyDr>
 80133fa:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 80133fc:	f083 0301 	eor.w	r3, r3, #1
 8013400:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8013402:	2b00      	cmp	r3, #0
 8013404:	d003      	beq.n	801340e <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 8013406:	7dfb      	ldrb	r3, [r7, #23]
 8013408:	f023 0302 	bic.w	r3, r3, #2
 801340c:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 801340e:	68fb      	ldr	r3, [r7, #12]
 8013410:	f993 101d 	ldrsb.w	r1, [r3, #29]
 8013414:	68fb      	ldr	r3, [r7, #12]
 8013416:	f993 201c 	ldrsb.w	r2, [r3, #28]
 801341a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 801341e:	4618      	mov	r0, r3
 8013420:	f7ff fdf8 	bl	8013014 <RegionCommonValueInRange>
 8013424:	4603      	mov	r3, r0
 8013426:	2b00      	cmp	r3, #0
 8013428:	d10e      	bne.n	8013448 <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 801342a:	68fb      	ldr	r3, [r7, #12]
 801342c:	f993 301d 	ldrsb.w	r3, [r3, #29]
 8013430:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8013434:	429a      	cmp	r2, r3
 8013436:	da03      	bge.n	8013440 <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 8013438:	68fb      	ldr	r3, [r7, #12]
 801343a:	7f5b      	ldrb	r3, [r3, #29]
 801343c:	757b      	strb	r3, [r7, #21]
 801343e:	e003      	b.n	8013448 <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 8013440:	7dfb      	ldrb	r3, [r7, #23]
 8013442:	f023 0304 	bic.w	r3, r3, #4
 8013446:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8013448:	7dfb      	ldrb	r3, [r7, #23]
 801344a:	2b07      	cmp	r3, #7
 801344c:	d105      	bne.n	801345a <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 801344e:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8013452:	2b00      	cmp	r3, #0
 8013454:	d101      	bne.n	801345a <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 8013456:	2301      	movs	r3, #1
 8013458:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 801345a:	68bb      	ldr	r3, [r7, #8]
 801345c:	7dba      	ldrb	r2, [r7, #22]
 801345e:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	7d7a      	ldrb	r2, [r7, #21]
 8013464:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8013466:	7d3a      	ldrb	r2, [r7, #20]
 8013468:	683b      	ldr	r3, [r7, #0]
 801346a:	701a      	strb	r2, [r3, #0]

    return status;
 801346c:	7dfb      	ldrb	r3, [r7, #23]
}
 801346e:	4618      	mov	r0, r3
 8013470:	3718      	adds	r7, #24
 8013472:	46bd      	mov	sp, r7
 8013474:	bdb0      	pop	{r4, r5, r7, pc}
	...

08013478 <RegionCommonComputeSymbolTimeLoRa>:

/* ST_WORKAROUND_BEGIN: remove float/double */
uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
 8013478:	b480      	push	{r7}
 801347a:	b083      	sub	sp, #12
 801347c:	af00      	add	r7, sp, #0
 801347e:	4603      	mov	r3, r0
 8013480:	6039      	str	r1, [r7, #0]
 8013482:	71fb      	strb	r3, [r7, #7]
    return (1000000000UL/bandwidth) * (1 << phyDr);
 8013484:	4a05      	ldr	r2, [pc, #20]	; (801349c <RegionCommonComputeSymbolTimeLoRa+0x24>)
 8013486:	683b      	ldr	r3, [r7, #0]
 8013488:	fbb2 f2f3 	udiv	r2, r2, r3
 801348c:	79fb      	ldrb	r3, [r7, #7]
 801348e:	fa02 f303 	lsl.w	r3, r2, r3
}
 8013492:	4618      	mov	r0, r3
 8013494:	370c      	adds	r7, #12
 8013496:	46bd      	mov	sp, r7
 8013498:	bc80      	pop	{r7}
 801349a:	4770      	bx	lr
 801349c:	3b9aca00 	.word	0x3b9aca00

080134a0 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDr )
{
 80134a0:	b480      	push	{r7}
 80134a2:	b083      	sub	sp, #12
 80134a4:	af00      	add	r7, sp, #0
 80134a6:	4603      	mov	r3, r0
 80134a8:	71fb      	strb	r3, [r7, #7]
    // ((8 * 1000000) / 50);
    return 160000UL;
 80134aa:	4b03      	ldr	r3, [pc, #12]	; (80134b8 <RegionCommonComputeSymbolTimeFsk+0x18>)
}
 80134ac:	4618      	mov	r0, r3
 80134ae:	370c      	adds	r7, #12
 80134b0:	46bd      	mov	sp, r7
 80134b2:	bc80      	pop	{r7}
 80134b4:	4770      	bx	lr
 80134b6:	bf00      	nop
 80134b8:	00027100 	.word	0x00027100

080134bc <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 80134bc:	b480      	push	{r7}
 80134be:	b085      	sub	sp, #20
 80134c0:	af00      	add	r7, sp, #0
 80134c2:	60f8      	str	r0, [r7, #12]
 80134c4:	607a      	str	r2, [r7, #4]
 80134c6:	603b      	str	r3, [r7, #0]
 80134c8:	460b      	mov	r3, r1
 80134ca:	72fb      	strb	r3, [r7, #11]
  *windowTimeout = MAX( (uint32_t)2 * minRxSymbols - 8 + DIVC(2 * rxError * 1000000UL, tSymbol ), minRxSymbols);
 80134cc:	7afa      	ldrb	r2, [r7, #11]
 80134ce:	7afb      	ldrb	r3, [r7, #11]
 80134d0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80134d4:	3b04      	subs	r3, #4
 80134d6:	0059      	lsls	r1, r3, #1
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	4817      	ldr	r0, [pc, #92]	; (8013538 <RegionCommonComputeRxWindowParameters+0x7c>)
 80134dc:	fb00 f003 	mul.w	r0, r0, r3
 80134e0:	68fb      	ldr	r3, [r7, #12]
 80134e2:	4403      	add	r3, r0
 80134e4:	1e58      	subs	r0, r3, #1
 80134e6:	68fb      	ldr	r3, [r7, #12]
 80134e8:	fbb0 f3f3 	udiv	r3, r0, r3
 80134ec:	440b      	add	r3, r1
 80134ee:	429a      	cmp	r2, r3
 80134f0:	bf38      	it	cc
 80134f2:	461a      	movcc	r2, r3
 80134f4:	69bb      	ldr	r3, [r7, #24]
 80134f6:	601a      	str	r2, [r3, #0]
  *windowOffset = DIVC((int32_t)(4 * tSymbol - ((*windowTimeout * tSymbol) >> 1)), 1000000L) - 1 - wakeUpTime;
 80134f8:	68fb      	ldr	r3, [r7, #12]
 80134fa:	009a      	lsls	r2, r3, #2
 80134fc:	69bb      	ldr	r3, [r7, #24]
 80134fe:	681b      	ldr	r3, [r3, #0]
 8013500:	68f9      	ldr	r1, [r7, #12]
 8013502:	fb01 f303 	mul.w	r3, r1, r3
 8013506:	085b      	lsrs	r3, r3, #1
 8013508:	1ad3      	subs	r3, r2, r3
 801350a:	f503 2374 	add.w	r3, r3, #999424	; 0xf4000
 801350e:	f203 233f 	addw	r3, r3, #575	; 0x23f
 8013512:	4a0a      	ldr	r2, [pc, #40]	; (801353c <RegionCommonComputeRxWindowParameters+0x80>)
 8013514:	fb82 1203 	smull	r1, r2, r2, r3
 8013518:	1492      	asrs	r2, r2, #18
 801351a:	17db      	asrs	r3, r3, #31
 801351c:	1ad3      	subs	r3, r2, r3
 801351e:	461a      	mov	r2, r3
 8013520:	683b      	ldr	r3, [r7, #0]
 8013522:	1ad3      	subs	r3, r2, r3
 8013524:	3b01      	subs	r3, #1
 8013526:	461a      	mov	r2, r3
 8013528:	69fb      	ldr	r3, [r7, #28]
 801352a:	601a      	str	r2, [r3, #0]
}
 801352c:	bf00      	nop
 801352e:	3714      	adds	r7, #20
 8013530:	46bd      	mov	sp, r7
 8013532:	bc80      	pop	{r7}
 8013534:	4770      	bx	lr
 8013536:	bf00      	nop
 8013538:	001e8480 	.word	0x001e8480
 801353c:	431bde83 	.word	0x431bde83

08013540 <RegionCommonComputeTxPower>:
/* ST_WORKAROUND_END */

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8013540:	b580      	push	{r7, lr}
 8013542:	b086      	sub	sp, #24
 8013544:	af00      	add	r7, sp, #0
 8013546:	4603      	mov	r3, r0
 8013548:	60b9      	str	r1, [r7, #8]
 801354a:	607a      	str	r2, [r7, #4]
 801354c:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801354e:	2300      	movs	r3, #0
 8013550:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 8013552:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013556:	005b      	lsls	r3, r3, #1
 8013558:	4618      	mov	r0, r3
 801355a:	f7ed f937 	bl	80007cc <__aeabi_ui2f>
 801355e:	4603      	mov	r3, r0
 8013560:	4619      	mov	r1, r3
 8013562:	68b8      	ldr	r0, [r7, #8]
 8013564:	f7ed f880 	bl	8000668 <__aeabi_fsub>
 8013568:	4603      	mov	r3, r0
 801356a:	6879      	ldr	r1, [r7, #4]
 801356c:	4618      	mov	r0, r3
 801356e:	f7ed f87b 	bl	8000668 <__aeabi_fsub>
 8013572:	4603      	mov	r3, r0
 8013574:	4618      	mov	r0, r3
 8013576:	f7ec ff6b 	bl	8000450 <__aeabi_f2d>
 801357a:	4602      	mov	r2, r0
 801357c:	460b      	mov	r3, r1
 801357e:	4610      	mov	r0, r2
 8013580:	4619      	mov	r1, r3
 8013582:	f007 f855 	bl	801a630 <floor>
 8013586:	4602      	mov	r2, r0
 8013588:	460b      	mov	r3, r1
 801358a:	4610      	mov	r0, r2
 801358c:	4619      	mov	r1, r3
 801358e:	f7ed f83f 	bl	8000610 <__aeabi_d2iz>
 8013592:	4603      	mov	r3, r0
 8013594:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8013596:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801359a:	4618      	mov	r0, r3
 801359c:	3718      	adds	r7, #24
 801359e:	46bd      	mov	sp, r7
 80135a0:	bd80      	pop	{r7, pc}

080135a2 <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 80135a2:	b590      	push	{r4, r7, lr}
 80135a4:	b087      	sub	sp, #28
 80135a6:	af00      	add	r7, sp, #0
 80135a8:	60f8      	str	r0, [r7, #12]
 80135aa:	60b9      	str	r1, [r7, #8]
 80135ac:	607a      	str	r2, [r7, #4]
 80135ae:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 80135b0:	2300      	movs	r3, #0
 80135b2:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 80135b4:	2300      	movs	r3, #0
 80135b6:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80135b8:	2300      	movs	r3, #0
 80135ba:	757b      	strb	r3, [r7, #21]
 80135bc:	2300      	movs	r3, #0
 80135be:	753b      	strb	r3, [r7, #20]
 80135c0:	e098      	b.n	80136f4 <RegionCommonCountNbOfEnabledChannels+0x152>
    {
        for( uint8_t j = 0; j < 16; j++ )
 80135c2:	2300      	movs	r3, #0
 80135c4:	74fb      	strb	r3, [r7, #19]
 80135c6:	e08b      	b.n	80136e0 <RegionCommonCountNbOfEnabledChannels+0x13e>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 80135c8:	68fb      	ldr	r3, [r7, #12]
 80135ca:	685a      	ldr	r2, [r3, #4]
 80135cc:	7d3b      	ldrb	r3, [r7, #20]
 80135ce:	005b      	lsls	r3, r3, #1
 80135d0:	4413      	add	r3, r2
 80135d2:	881b      	ldrh	r3, [r3, #0]
 80135d4:	461a      	mov	r2, r3
 80135d6:	7cfb      	ldrb	r3, [r7, #19]
 80135d8:	fa42 f303 	asr.w	r3, r2, r3
 80135dc:	f003 0301 	and.w	r3, r3, #1
 80135e0:	2b00      	cmp	r3, #0
 80135e2:	d07a      	beq.n	80136da <RegionCommonCountNbOfEnabledChannels+0x138>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 80135e4:	68fb      	ldr	r3, [r7, #12]
 80135e6:	689a      	ldr	r2, [r3, #8]
 80135e8:	7d79      	ldrb	r1, [r7, #21]
 80135ea:	7cfb      	ldrb	r3, [r7, #19]
 80135ec:	440b      	add	r3, r1
 80135ee:	4619      	mov	r1, r3
 80135f0:	460b      	mov	r3, r1
 80135f2:	005b      	lsls	r3, r3, #1
 80135f4:	440b      	add	r3, r1
 80135f6:	009b      	lsls	r3, r3, #2
 80135f8:	4413      	add	r3, r2
 80135fa:	681b      	ldr	r3, [r3, #0]
 80135fc:	2b00      	cmp	r3, #0
 80135fe:	d067      	beq.n	80136d0 <RegionCommonCountNbOfEnabledChannels+0x12e>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8013600:	68fb      	ldr	r3, [r7, #12]
 8013602:	781b      	ldrb	r3, [r3, #0]
 8013604:	f083 0301 	eor.w	r3, r3, #1
 8013608:	b2db      	uxtb	r3, r3
 801360a:	2b00      	cmp	r3, #0
 801360c:	d00d      	beq.n	801362a <RegionCommonCountNbOfEnabledChannels+0x88>
                    ( countNbOfEnabledChannelsParams->JoinChannels > 0 ) )
 801360e:	68fb      	ldr	r3, [r7, #12]
 8013610:	8a5b      	ldrh	r3, [r3, #18]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 8013612:	2b00      	cmp	r3, #0
 8013614:	d009      	beq.n	801362a <RegionCommonCountNbOfEnabledChannels+0x88>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels & ( 1 << j ) ) == 0 )
 8013616:	68fb      	ldr	r3, [r7, #12]
 8013618:	8a5b      	ldrh	r3, [r3, #18]
 801361a:	461a      	mov	r2, r3
 801361c:	7cfb      	ldrb	r3, [r7, #19]
 801361e:	fa42 f303 	asr.w	r3, r2, r3
 8013622:	f003 0301 	and.w	r3, r3, #1
 8013626:	2b00      	cmp	r3, #0
 8013628:	d054      	beq.n	80136d4 <RegionCommonCountNbOfEnabledChannels+0x132>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801362a:	68fb      	ldr	r3, [r7, #12]
 801362c:	785b      	ldrb	r3, [r3, #1]
 801362e:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8013630:	68fb      	ldr	r3, [r7, #12]
 8013632:	689a      	ldr	r2, [r3, #8]
 8013634:	7d79      	ldrb	r1, [r7, #21]
 8013636:	7cfb      	ldrb	r3, [r7, #19]
 8013638:	440b      	add	r3, r1
 801363a:	4619      	mov	r1, r3
 801363c:	460b      	mov	r3, r1
 801363e:	005b      	lsls	r3, r3, #1
 8013640:	440b      	add	r3, r1
 8013642:	009b      	lsls	r3, r3, #2
 8013644:	4413      	add	r3, r2
 8013646:	7a1b      	ldrb	r3, [r3, #8]
 8013648:	f343 0303 	sbfx	r3, r3, #0, #4
 801364c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801364e:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8013650:	68fb      	ldr	r3, [r7, #12]
 8013652:	689a      	ldr	r2, [r3, #8]
 8013654:	7d79      	ldrb	r1, [r7, #21]
 8013656:	7cfb      	ldrb	r3, [r7, #19]
 8013658:	440b      	add	r3, r1
 801365a:	4619      	mov	r1, r3
 801365c:	460b      	mov	r3, r1
 801365e:	005b      	lsls	r3, r3, #1
 8013660:	440b      	add	r3, r1
 8013662:	009b      	lsls	r3, r3, #2
 8013664:	4413      	add	r3, r2
 8013666:	7a1b      	ldrb	r3, [r3, #8]
 8013668:	f343 1303 	sbfx	r3, r3, #4, #4
 801366c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801366e:	461a      	mov	r2, r3
 8013670:	4621      	mov	r1, r4
 8013672:	f7ff fccf 	bl	8013014 <RegionCommonValueInRange>
 8013676:	4603      	mov	r3, r0
 8013678:	2b00      	cmp	r3, #0
 801367a:	d02d      	beq.n	80136d8 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 801367c:	68fb      	ldr	r3, [r7, #12]
 801367e:	68da      	ldr	r2, [r3, #12]
 8013680:	68fb      	ldr	r3, [r7, #12]
 8013682:	6899      	ldr	r1, [r3, #8]
 8013684:	7d78      	ldrb	r0, [r7, #21]
 8013686:	7cfb      	ldrb	r3, [r7, #19]
 8013688:	4403      	add	r3, r0
 801368a:	4618      	mov	r0, r3
 801368c:	4603      	mov	r3, r0
 801368e:	005b      	lsls	r3, r3, #1
 8013690:	4403      	add	r3, r0
 8013692:	009b      	lsls	r3, r3, #2
 8013694:	440b      	add	r3, r1
 8013696:	7a5b      	ldrb	r3, [r3, #9]
 8013698:	4619      	mov	r1, r3
 801369a:	460b      	mov	r3, r1
 801369c:	009b      	lsls	r3, r3, #2
 801369e:	440b      	add	r3, r1
 80136a0:	009b      	lsls	r3, r3, #2
 80136a2:	4413      	add	r3, r2
 80136a4:	7c1b      	ldrb	r3, [r3, #16]
 80136a6:	f083 0301 	eor.w	r3, r3, #1
 80136aa:	b2db      	uxtb	r3, r3
 80136ac:	2b00      	cmp	r3, #0
 80136ae:	d003      	beq.n	80136b8 <RegionCommonCountNbOfEnabledChannels+0x116>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 80136b0:	7dbb      	ldrb	r3, [r7, #22]
 80136b2:	3301      	adds	r3, #1
 80136b4:	75bb      	strb	r3, [r7, #22]
                    continue;
 80136b6:	e010      	b.n	80136da <RegionCommonCountNbOfEnabledChannels+0x138>
                }
                enabledChannels[nbChannelCount++] = i + j;
 80136b8:	7dfb      	ldrb	r3, [r7, #23]
 80136ba:	1c5a      	adds	r2, r3, #1
 80136bc:	75fa      	strb	r2, [r7, #23]
 80136be:	461a      	mov	r2, r3
 80136c0:	68bb      	ldr	r3, [r7, #8]
 80136c2:	4413      	add	r3, r2
 80136c4:	7d79      	ldrb	r1, [r7, #21]
 80136c6:	7cfa      	ldrb	r2, [r7, #19]
 80136c8:	440a      	add	r2, r1
 80136ca:	b2d2      	uxtb	r2, r2
 80136cc:	701a      	strb	r2, [r3, #0]
 80136ce:	e004      	b.n	80136da <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 80136d0:	bf00      	nop
 80136d2:	e002      	b.n	80136da <RegionCommonCountNbOfEnabledChannels+0x138>
                        continue;
 80136d4:	bf00      	nop
 80136d6:	e000      	b.n	80136da <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 80136d8:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 80136da:	7cfb      	ldrb	r3, [r7, #19]
 80136dc:	3301      	adds	r3, #1
 80136de:	74fb      	strb	r3, [r7, #19]
 80136e0:	7cfb      	ldrb	r3, [r7, #19]
 80136e2:	2b0f      	cmp	r3, #15
 80136e4:	f67f af70 	bls.w	80135c8 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80136e8:	7d7b      	ldrb	r3, [r7, #21]
 80136ea:	3310      	adds	r3, #16
 80136ec:	757b      	strb	r3, [r7, #21]
 80136ee:	7d3b      	ldrb	r3, [r7, #20]
 80136f0:	3301      	adds	r3, #1
 80136f2:	753b      	strb	r3, [r7, #20]
 80136f4:	7d7b      	ldrb	r3, [r7, #21]
 80136f6:	b29a      	uxth	r2, r3
 80136f8:	68fb      	ldr	r3, [r7, #12]
 80136fa:	8a1b      	ldrh	r3, [r3, #16]
 80136fc:	429a      	cmp	r2, r3
 80136fe:	f4ff af60 	bcc.w	80135c2 <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8013702:	687b      	ldr	r3, [r7, #4]
 8013704:	7dfa      	ldrb	r2, [r7, #23]
 8013706:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8013708:	683b      	ldr	r3, [r7, #0]
 801370a:	7dba      	ldrb	r2, [r7, #22]
 801370c:	701a      	strb	r2, [r3, #0]
}
 801370e:	bf00      	nop
 8013710:	371c      	adds	r7, #28
 8013712:	46bd      	mov	sp, r7
 8013714:	bd90      	pop	{r4, r7, pc}

08013716 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8013716:	b5f0      	push	{r4, r5, r6, r7, lr}
 8013718:	b08b      	sub	sp, #44	; 0x2c
 801371a:	af04      	add	r7, sp, #16
 801371c:	60f8      	str	r0, [r7, #12]
 801371e:	60b9      	str	r1, [r7, #8]
 8013720:	607a      	str	r2, [r7, #4]
 8013722:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8013724:	68fb      	ldr	r3, [r7, #12]
 8013726:	685b      	ldr	r3, [r3, #4]
 8013728:	4618      	mov	r0, r3
 801372a:	f006 fc39 	bl	8019fa0 <UTIL_TIMER_GetElapsedTime>
 801372e:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8013730:	68fb      	ldr	r3, [r7, #12]
 8013732:	681a      	ldr	r2, [r3, #0]
 8013734:	697b      	ldr	r3, [r7, #20]
 8013736:	1ad2      	subs	r2, r2, r3
 8013738:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801373a:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 801373c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801373e:	2201      	movs	r2, #1
 8013740:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8013742:	683b      	ldr	r3, [r7, #0]
 8013744:	2200      	movs	r2, #0
 8013746:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8013748:	68fb      	ldr	r3, [r7, #12]
 801374a:	685b      	ldr	r3, [r3, #4]
 801374c:	2b00      	cmp	r3, #0
 801374e:	d004      	beq.n	801375a <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8013750:	68fb      	ldr	r3, [r7, #12]
 8013752:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8013754:	697a      	ldr	r2, [r7, #20]
 8013756:	429a      	cmp	r2, r3
 8013758:	d32b      	bcc.n	80137b2 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 801375a:	68bb      	ldr	r3, [r7, #8]
 801375c:	2200      	movs	r2, #0
 801375e:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8013760:	68fb      	ldr	r3, [r7, #12]
 8013762:	69db      	ldr	r3, [r3, #28]
 8013764:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8013766:	68fb      	ldr	r3, [r7, #12]
 8013768:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801376a:	68dd      	ldr	r5, [r3, #12]
 801376c:	68fb      	ldr	r3, [r7, #12]
 801376e:	7a5e      	ldrb	r6, [r3, #9]
 8013770:	68fb      	ldr	r3, [r7, #12]
 8013772:	f893 c008 	ldrb.w	ip, [r3, #8]
 8013776:	68fb      	ldr	r3, [r7, #12]
 8013778:	7d1b      	ldrb	r3, [r3, #20]
 801377a:	68fa      	ldr	r2, [r7, #12]
 801377c:	6992      	ldr	r2, [r2, #24]
 801377e:	9203      	str	r2, [sp, #12]
 8013780:	68fa      	ldr	r2, [r7, #12]
 8013782:	f10d 0e04 	add.w	lr, sp, #4
 8013786:	320c      	adds	r2, #12
 8013788:	e892 0003 	ldmia.w	r2, {r0, r1}
 801378c:	e88e 0003 	stmia.w	lr, {r0, r1}
 8013790:	9300      	str	r3, [sp, #0]
 8013792:	4663      	mov	r3, ip
 8013794:	4632      	mov	r2, r6
 8013796:	4629      	mov	r1, r5
 8013798:	4620      	mov	r0, r4
 801379a:	f7ff fd0c 	bl	80131b6 <RegionCommonUpdateBandTimeOff>
 801379e:	4602      	mov	r2, r0
 80137a0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80137a2:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 80137a4:	68fb      	ldr	r3, [r7, #12]
 80137a6:	69d8      	ldr	r0, [r3, #28]
 80137a8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137aa:	683a      	ldr	r2, [r7, #0]
 80137ac:	6879      	ldr	r1, [r7, #4]
 80137ae:	f7ff fef8 	bl	80135a2 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 80137b2:	683b      	ldr	r3, [r7, #0]
 80137b4:	781b      	ldrb	r3, [r3, #0]
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d004      	beq.n	80137c4 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 80137ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80137bc:	2200      	movs	r2, #0
 80137be:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 80137c0:	2300      	movs	r3, #0
 80137c2:	e006      	b.n	80137d2 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 80137c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80137c6:	781b      	ldrb	r3, [r3, #0]
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	d001      	beq.n	80137d0 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 80137cc:	230b      	movs	r3, #11
 80137ce:	e000      	b.n	80137d2 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 80137d0:	230c      	movs	r3, #12
    }
}
 80137d2:	4618      	mov	r0, r3
 80137d4:	371c      	adds	r7, #28
 80137d6:	46bd      	mov	sp, r7
 80137d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

080137dc <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 80137dc:	b5b0      	push	{r4, r5, r7, lr}
 80137de:	b08c      	sub	sp, #48	; 0x30
 80137e0:	af04      	add	r7, sp, #16
 80137e2:	4603      	mov	r3, r0
 80137e4:	6039      	str	r1, [r7, #0]
 80137e6:	71fb      	strb	r3, [r7, #7]
 80137e8:	4613      	mov	r3, r2
 80137ea:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 80137ec:	4b17      	ldr	r3, [pc, #92]	; (801384c <RegionCommonRxConfigPrint+0x70>)
 80137ee:	f107 0408 	add.w	r4, r7, #8
 80137f2:	461d      	mov	r5, r3
 80137f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80137f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80137f8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80137fc:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 8013800:	79fb      	ldrb	r3, [r7, #7]
 8013802:	2b05      	cmp	r3, #5
 8013804:	d813      	bhi.n	801382e <RegionCommonRxConfigPrint+0x52>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 8013806:	79fb      	ldrb	r3, [r7, #7]
 8013808:	009b      	lsls	r3, r3, #2
 801380a:	f107 0220 	add.w	r2, r7, #32
 801380e:	4413      	add	r3, r2
 8013810:	f853 3c18 	ldr.w	r3, [r3, #-24]
 8013814:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8013818:	9202      	str	r2, [sp, #8]
 801381a:	683a      	ldr	r2, [r7, #0]
 801381c:	9201      	str	r2, [sp, #4]
 801381e:	9300      	str	r3, [sp, #0]
 8013820:	4b0b      	ldr	r3, [pc, #44]	; (8013850 <RegionCommonRxConfigPrint+0x74>)
 8013822:	2201      	movs	r2, #1
 8013824:	2100      	movs	r1, #0
 8013826:	2002      	movs	r0, #2
 8013828:	f005 fc16 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 801382c:	e00a      	b.n	8013844 <RegionCommonRxConfigPrint+0x68>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 801382e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8013832:	9301      	str	r3, [sp, #4]
 8013834:	683b      	ldr	r3, [r7, #0]
 8013836:	9300      	str	r3, [sp, #0]
 8013838:	4b06      	ldr	r3, [pc, #24]	; (8013854 <RegionCommonRxConfigPrint+0x78>)
 801383a:	2201      	movs	r2, #1
 801383c:	2100      	movs	r1, #0
 801383e:	2002      	movs	r0, #2
 8013840:	f005 fc0a 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
}
 8013844:	bf00      	nop
 8013846:	3720      	adds	r7, #32
 8013848:	46bd      	mov	sp, r7
 801384a:	bdb0      	pop	{r4, r5, r7, pc}
 801384c:	0801ade0 	.word	0x0801ade0
 8013850:	0801ada4 	.word	0x0801ada4
 8013854:	0801adc4 	.word	0x0801adc4

08013858 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8013858:	b580      	push	{r7, lr}
 801385a:	b084      	sub	sp, #16
 801385c:	af02      	add	r7, sp, #8
 801385e:	6078      	str	r0, [r7, #4]
 8013860:	460b      	mov	r3, r1
 8013862:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8013864:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013868:	9301      	str	r3, [sp, #4]
 801386a:	687b      	ldr	r3, [r7, #4]
 801386c:	9300      	str	r3, [sp, #0]
 801386e:	4b05      	ldr	r3, [pc, #20]	; (8013884 <RegionCommonTxConfigPrint+0x2c>)
 8013870:	2201      	movs	r2, #1
 8013872:	2100      	movs	r1, #0
 8013874:	2002      	movs	r0, #2
 8013876:	f005 fbef 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
}
 801387a:	bf00      	nop
 801387c:	3708      	adds	r7, #8
 801387e:	46bd      	mov	sp, r7
 8013880:	bd80      	pop	{r7, pc}
 8013882:	bf00      	nop
 8013884:	0801adf8 	.word	0x0801adf8

08013888 <GetNextLowerTxDr>:
 */
static RegionEU868NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 8013888:	b480      	push	{r7}
 801388a:	b085      	sub	sp, #20
 801388c:	af00      	add	r7, sp, #0
 801388e:	4603      	mov	r3, r0
 8013890:	460a      	mov	r2, r1
 8013892:	71fb      	strb	r3, [r7, #7]
 8013894:	4613      	mov	r3, r2
 8013896:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 8013898:	2300      	movs	r3, #0
 801389a:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 801389c:	f997 2007 	ldrsb.w	r2, [r7, #7]
 80138a0:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80138a4:	429a      	cmp	r2, r3
 80138a6:	d102      	bne.n	80138ae <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 80138a8:	79bb      	ldrb	r3, [r7, #6]
 80138aa:	73fb      	strb	r3, [r7, #15]
 80138ac:	e002      	b.n	80138b4 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 80138ae:	79fb      	ldrb	r3, [r7, #7]
 80138b0:	3b01      	subs	r3, #1
 80138b2:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 80138b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80138b8:	4618      	mov	r0, r3
 80138ba:	3714      	adds	r7, #20
 80138bc:	46bd      	mov	sp, r7
 80138be:	bc80      	pop	{r7}
 80138c0:	4770      	bx	lr
	...

080138c4 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 80138c4:	b480      	push	{r7}
 80138c6:	b083      	sub	sp, #12
 80138c8:	af00      	add	r7, sp, #0
 80138ca:	6078      	str	r0, [r7, #4]
    switch( BandwidthsEU868[drIndex] )
 80138cc:	4a09      	ldr	r2, [pc, #36]	; (80138f4 <GetBandwidth+0x30>)
 80138ce:	687b      	ldr	r3, [r7, #4]
 80138d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80138d4:	4a08      	ldr	r2, [pc, #32]	; (80138f8 <GetBandwidth+0x34>)
 80138d6:	4293      	cmp	r3, r2
 80138d8:	d004      	beq.n	80138e4 <GetBandwidth+0x20>
 80138da:	4a08      	ldr	r2, [pc, #32]	; (80138fc <GetBandwidth+0x38>)
 80138dc:	4293      	cmp	r3, r2
 80138de:	d003      	beq.n	80138e8 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 80138e0:	2300      	movs	r3, #0
 80138e2:	e002      	b.n	80138ea <GetBandwidth+0x26>
        case 250000:
            return 1;
 80138e4:	2301      	movs	r3, #1
 80138e6:	e000      	b.n	80138ea <GetBandwidth+0x26>
        case 500000:
            return 2;
 80138e8:	2302      	movs	r3, #2
    }
}
 80138ea:	4618      	mov	r0, r3
 80138ec:	370c      	adds	r7, #12
 80138ee:	46bd      	mov	sp, r7
 80138f0:	bc80      	pop	{r7}
 80138f2:	4770      	bx	lr
 80138f4:	0801b3cc 	.word	0x0801b3cc
 80138f8:	0003d090 	.word	0x0003d090
 80138fc:	0007a120 	.word	0x0007a120

08013900 <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8013900:	b480      	push	{r7}
 8013902:	b085      	sub	sp, #20
 8013904:	af00      	add	r7, sp, #0
 8013906:	603b      	str	r3, [r7, #0]
 8013908:	4603      	mov	r3, r0
 801390a:	71fb      	strb	r3, [r7, #7]
 801390c:	460b      	mov	r3, r1
 801390e:	71bb      	strb	r3, [r7, #6]
 8013910:	4613      	mov	r3, r2
 8013912:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8013914:	79fb      	ldrb	r3, [r7, #7]
 8013916:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 8013918:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801391c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013920:	4293      	cmp	r3, r2
 8013922:	bfb8      	it	lt
 8013924:	4613      	movlt	r3, r2
 8013926:	73fb      	strb	r3, [r7, #15]

    return txPowerResult;
 8013928:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801392c:	4618      	mov	r0, r3
 801392e:	3714      	adds	r7, #20
 8013930:	46bd      	mov	sp, r7
 8013932:	bc80      	pop	{r7}
 8013934:	4770      	bx	lr
	...

08013938 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8013938:	b580      	push	{r7, lr}
 801393a:	b082      	sub	sp, #8
 801393c:	af00      	add	r7, sp, #0
 801393e:	6078      	str	r0, [r7, #4]
 8013940:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8013942:	4b2d      	ldr	r3, [pc, #180]	; (80139f8 <VerifyRfFreq+0xc0>)
 8013944:	6a1b      	ldr	r3, [r3, #32]
 8013946:	6878      	ldr	r0, [r7, #4]
 8013948:	4798      	blx	r3
 801394a:	4603      	mov	r3, r0
 801394c:	f083 0301 	eor.w	r3, r3, #1
 8013950:	b2db      	uxtb	r3, r3
 8013952:	2b00      	cmp	r3, #0
 8013954:	d001      	beq.n	801395a <VerifyRfFreq+0x22>
    {
        return false;
 8013956:	2300      	movs	r3, #0
 8013958:	e04a      	b.n	80139f0 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 801395a:	687b      	ldr	r3, [r7, #4]
 801395c:	4a27      	ldr	r2, [pc, #156]	; (80139fc <VerifyRfFreq+0xc4>)
 801395e:	4293      	cmp	r3, r2
 8013960:	d307      	bcc.n	8013972 <VerifyRfFreq+0x3a>
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	4a26      	ldr	r2, [pc, #152]	; (8013a00 <VerifyRfFreq+0xc8>)
 8013966:	4293      	cmp	r3, r2
 8013968:	d803      	bhi.n	8013972 <VerifyRfFreq+0x3a>
    {
        *band = 2;
 801396a:	683b      	ldr	r3, [r7, #0]
 801396c:	2202      	movs	r2, #2
 801396e:	701a      	strb	r2, [r3, #0]
 8013970:	e03d      	b.n	80139ee <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	4a22      	ldr	r2, [pc, #136]	; (8013a00 <VerifyRfFreq+0xc8>)
 8013976:	4293      	cmp	r3, r2
 8013978:	d907      	bls.n	801398a <VerifyRfFreq+0x52>
 801397a:	687b      	ldr	r3, [r7, #4]
 801397c:	4a21      	ldr	r2, [pc, #132]	; (8013a04 <VerifyRfFreq+0xcc>)
 801397e:	4293      	cmp	r3, r2
 8013980:	d803      	bhi.n	801398a <VerifyRfFreq+0x52>
    {
        *band = 0;
 8013982:	683b      	ldr	r3, [r7, #0]
 8013984:	2200      	movs	r2, #0
 8013986:	701a      	strb	r2, [r3, #0]
 8013988:	e031      	b.n	80139ee <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	4a1d      	ldr	r2, [pc, #116]	; (8013a04 <VerifyRfFreq+0xcc>)
 801398e:	4293      	cmp	r3, r2
 8013990:	d907      	bls.n	80139a2 <VerifyRfFreq+0x6a>
 8013992:	687b      	ldr	r3, [r7, #4]
 8013994:	4a1c      	ldr	r2, [pc, #112]	; (8013a08 <VerifyRfFreq+0xd0>)
 8013996:	4293      	cmp	r3, r2
 8013998:	d803      	bhi.n	80139a2 <VerifyRfFreq+0x6a>
    {
        *band = 1;
 801399a:	683b      	ldr	r3, [r7, #0]
 801399c:	2201      	movs	r2, #1
 801399e:	701a      	strb	r2, [r3, #0]
 80139a0:	e025      	b.n	80139ee <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	4a19      	ldr	r2, [pc, #100]	; (8013a0c <VerifyRfFreq+0xd4>)
 80139a6:	4293      	cmp	r3, r2
 80139a8:	d907      	bls.n	80139ba <VerifyRfFreq+0x82>
 80139aa:	687b      	ldr	r3, [r7, #4]
 80139ac:	4a18      	ldr	r2, [pc, #96]	; (8013a10 <VerifyRfFreq+0xd8>)
 80139ae:	4293      	cmp	r3, r2
 80139b0:	d803      	bhi.n	80139ba <VerifyRfFreq+0x82>
    {
        *band = 5;
 80139b2:	683b      	ldr	r3, [r7, #0]
 80139b4:	2205      	movs	r2, #5
 80139b6:	701a      	strb	r2, [r3, #0]
 80139b8:	e019      	b.n	80139ee <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	4a15      	ldr	r2, [pc, #84]	; (8013a14 <VerifyRfFreq+0xdc>)
 80139be:	4293      	cmp	r3, r2
 80139c0:	d907      	bls.n	80139d2 <VerifyRfFreq+0x9a>
 80139c2:	687b      	ldr	r3, [r7, #4]
 80139c4:	4a14      	ldr	r2, [pc, #80]	; (8013a18 <VerifyRfFreq+0xe0>)
 80139c6:	4293      	cmp	r3, r2
 80139c8:	d803      	bhi.n	80139d2 <VerifyRfFreq+0x9a>
    {
        *band = 3;
 80139ca:	683b      	ldr	r3, [r7, #0]
 80139cc:	2203      	movs	r2, #3
 80139ce:	701a      	strb	r2, [r3, #0]
 80139d0:	e00d      	b.n	80139ee <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 80139d2:	687b      	ldr	r3, [r7, #4]
 80139d4:	4a11      	ldr	r2, [pc, #68]	; (8013a1c <VerifyRfFreq+0xe4>)
 80139d6:	4293      	cmp	r3, r2
 80139d8:	d307      	bcc.n	80139ea <VerifyRfFreq+0xb2>
 80139da:	687b      	ldr	r3, [r7, #4]
 80139dc:	4a10      	ldr	r2, [pc, #64]	; (8013a20 <VerifyRfFreq+0xe8>)
 80139de:	4293      	cmp	r3, r2
 80139e0:	d803      	bhi.n	80139ea <VerifyRfFreq+0xb2>
    {
        *band = 4;
 80139e2:	683b      	ldr	r3, [r7, #0]
 80139e4:	2204      	movs	r2, #4
 80139e6:	701a      	strb	r2, [r3, #0]
 80139e8:	e001      	b.n	80139ee <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 80139ea:	2300      	movs	r3, #0
 80139ec:	e000      	b.n	80139f0 <VerifyRfFreq+0xb8>
    }
    return true;
 80139ee:	2301      	movs	r3, #1
}
 80139f0:	4618      	mov	r0, r3
 80139f2:	3708      	adds	r7, #8
 80139f4:	46bd      	mov	sp, r7
 80139f6:	bd80      	pop	{r7, pc}
 80139f8:	0801b480 	.word	0x0801b480
 80139fc:	337055c0 	.word	0x337055c0
 8013a00:	338eda3f 	.word	0x338eda3f
 8013a04:	33bca100 	.word	0x33bca100
 8013a08:	33c5c8c0 	.word	0x33c5c8c0
 8013a0c:	33c74f5f 	.word	0x33c74f5f
 8013a10:	33cef080 	.word	0x33cef080
 8013a14:	33d1fdbf 	.word	0x33d1fdbf
 8013a18:	33d5ce50 	.word	0x33d5ce50
 8013a1c:	33d691a0 	.word	0x33d691a0
 8013a20:	33db2580 	.word	0x33db2580

08013a24 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8013a24:	b590      	push	{r4, r7, lr}
 8013a26:	b08b      	sub	sp, #44	; 0x2c
 8013a28:	af04      	add	r7, sp, #16
 8013a2a:	4603      	mov	r3, r0
 8013a2c:	460a      	mov	r2, r1
 8013a2e:	71fb      	strb	r3, [r7, #7]
 8013a30:	4613      	mov	r3, r2
 8013a32:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 8013a34:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013a38:	4a1f      	ldr	r2, [pc, #124]	; (8013ab8 <GetTimeOnAir+0x94>)
 8013a3a:	5cd3      	ldrb	r3, [r2, r3]
 8013a3c:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = GetBandwidth( datarate );
 8013a3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013a42:	4618      	mov	r0, r3
 8013a44:	f7ff ff3e 	bl	80138c4 <GetBandwidth>
 8013a48:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8013a4a:	2300      	movs	r3, #0
 8013a4c:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8013a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013a52:	2b07      	cmp	r3, #7
 8013a54:	d118      	bne.n	8013a88 <GetTimeOnAir+0x64>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8013a56:	4b19      	ldr	r3, [pc, #100]	; (8013abc <GetTimeOnAir+0x98>)
 8013a58:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8013a5a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8013a5e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8013a62:	fb02 f303 	mul.w	r3, r2, r3
 8013a66:	4619      	mov	r1, r3
 8013a68:	88bb      	ldrh	r3, [r7, #4]
 8013a6a:	b2db      	uxtb	r3, r3
 8013a6c:	2201      	movs	r2, #1
 8013a6e:	9203      	str	r2, [sp, #12]
 8013a70:	9302      	str	r3, [sp, #8]
 8013a72:	2300      	movs	r3, #0
 8013a74:	9301      	str	r3, [sp, #4]
 8013a76:	2305      	movs	r3, #5
 8013a78:	9300      	str	r3, [sp, #0]
 8013a7a:	2300      	movs	r3, #0
 8013a7c:	460a      	mov	r2, r1
 8013a7e:	68f9      	ldr	r1, [r7, #12]
 8013a80:	2000      	movs	r0, #0
 8013a82:	47a0      	blx	r4
 8013a84:	6178      	str	r0, [r7, #20]
 8013a86:	e011      	b.n	8013aac <GetTimeOnAir+0x88>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8013a88:	4b0c      	ldr	r3, [pc, #48]	; (8013abc <GetTimeOnAir+0x98>)
 8013a8a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8013a8c:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8013a90:	88bb      	ldrh	r3, [r7, #4]
 8013a92:	b2db      	uxtb	r3, r3
 8013a94:	2101      	movs	r1, #1
 8013a96:	9103      	str	r1, [sp, #12]
 8013a98:	9302      	str	r3, [sp, #8]
 8013a9a:	2300      	movs	r3, #0
 8013a9c:	9301      	str	r3, [sp, #4]
 8013a9e:	2308      	movs	r3, #8
 8013aa0:	9300      	str	r3, [sp, #0]
 8013aa2:	2301      	movs	r3, #1
 8013aa4:	68f9      	ldr	r1, [r7, #12]
 8013aa6:	2001      	movs	r0, #1
 8013aa8:	47a0      	blx	r4
 8013aaa:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 8013aac:	697b      	ldr	r3, [r7, #20]
}
 8013aae:	4618      	mov	r0, r3
 8013ab0:	371c      	adds	r7, #28
 8013ab2:	46bd      	mov	sp, r7
 8013ab4:	bd90      	pop	{r4, r7, pc}
 8013ab6:	bf00      	nop
 8013ab8:	0801b3c4 	.word	0x0801b3c4
 8013abc:	0801b480 	.word	0x0801b480

08013ac0 <RegionEU868GetPhyParam>:

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 8013ac0:	b580      	push	{r7, lr}
 8013ac2:	b084      	sub	sp, #16
 8013ac4:	af00      	add	r7, sp, #0
 8013ac6:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8013ac8:	2300      	movs	r3, #0
 8013aca:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	781b      	ldrb	r3, [r3, #0]
 8013ad0:	3b01      	subs	r3, #1
 8013ad2:	2b38      	cmp	r3, #56	; 0x38
 8013ad4:	f200 810d 	bhi.w	8013cf2 <RegionEU868GetPhyParam+0x232>
 8013ad8:	a201      	add	r2, pc, #4	; (adr r2, 8013ae0 <RegionEU868GetPhyParam+0x20>)
 8013ada:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013ade:	bf00      	nop
 8013ae0:	08013bc5 	.word	0x08013bc5
 8013ae4:	08013bcb 	.word	0x08013bcb
 8013ae8:	08013cf3 	.word	0x08013cf3
 8013aec:	08013cf3 	.word	0x08013cf3
 8013af0:	08013cf3 	.word	0x08013cf3
 8013af4:	08013bd1 	.word	0x08013bd1
 8013af8:	08013cf3 	.word	0x08013cf3
 8013afc:	08013beb 	.word	0x08013beb
 8013b00:	08013cf3 	.word	0x08013cf3
 8013b04:	08013bf1 	.word	0x08013bf1
 8013b08:	08013bf7 	.word	0x08013bf7
 8013b0c:	08013bfd 	.word	0x08013bfd
 8013b10:	08013c03 	.word	0x08013c03
 8013b14:	08013c13 	.word	0x08013c13
 8013b18:	08013c23 	.word	0x08013c23
 8013b1c:	08013c29 	.word	0x08013c29
 8013b20:	08013c31 	.word	0x08013c31
 8013b24:	08013c39 	.word	0x08013c39
 8013b28:	08013c41 	.word	0x08013c41
 8013b2c:	08013c49 	.word	0x08013c49
 8013b30:	08013c51 	.word	0x08013c51
 8013b34:	08013c59 	.word	0x08013c59
 8013b38:	08013c6d 	.word	0x08013c6d
 8013b3c:	08013c73 	.word	0x08013c73
 8013b40:	08013c79 	.word	0x08013c79
 8013b44:	08013c7f 	.word	0x08013c7f
 8013b48:	08013c85 	.word	0x08013c85
 8013b4c:	08013c8b 	.word	0x08013c8b
 8013b50:	08013c91 	.word	0x08013c91
 8013b54:	08013c97 	.word	0x08013c97
 8013b58:	08013c97 	.word	0x08013c97
 8013b5c:	08013c9d 	.word	0x08013c9d
 8013b60:	08013ca5 	.word	0x08013ca5
 8013b64:	08013bd7 	.word	0x08013bd7
 8013b68:	08013cf3 	.word	0x08013cf3
 8013b6c:	08013cf3 	.word	0x08013cf3
 8013b70:	08013cf3 	.word	0x08013cf3
 8013b74:	08013cf3 	.word	0x08013cf3
 8013b78:	08013cf3 	.word	0x08013cf3
 8013b7c:	08013cf3 	.word	0x08013cf3
 8013b80:	08013cf3 	.word	0x08013cf3
 8013b84:	08013cf3 	.word	0x08013cf3
 8013b88:	08013cf3 	.word	0x08013cf3
 8013b8c:	08013cf3 	.word	0x08013cf3
 8013b90:	08013cf3 	.word	0x08013cf3
 8013b94:	08013cf3 	.word	0x08013cf3
 8013b98:	08013cf3 	.word	0x08013cf3
 8013b9c:	08013cab 	.word	0x08013cab
 8013ba0:	08013cb1 	.word	0x08013cb1
 8013ba4:	08013cbf 	.word	0x08013cbf
 8013ba8:	08013cf3 	.word	0x08013cf3
 8013bac:	08013cf3 	.word	0x08013cf3
 8013bb0:	08013cc5 	.word	0x08013cc5
 8013bb4:	08013ccb 	.word	0x08013ccb
 8013bb8:	08013cf3 	.word	0x08013cf3
 8013bbc:	08013cd1 	.word	0x08013cd1
 8013bc0:	08013ce1 	.word	0x08013ce1
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 8013bc4:	2300      	movs	r3, #0
 8013bc6:	60bb      	str	r3, [r7, #8]
            break;
 8013bc8:	e094      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 8013bca:	2300      	movs	r3, #0
 8013bcc:	60bb      	str	r3, [r7, #8]
            break;
 8013bce:	e091      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 8013bd0:	2300      	movs	r3, #0
 8013bd2:	60bb      	str	r3, [r7, #8]
            break;
 8013bd4:	e08e      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, EU868_TX_MIN_DATARATE );
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013bdc:	2100      	movs	r1, #0
 8013bde:	4618      	mov	r0, r3
 8013be0:	f7ff fe52 	bl	8013888 <GetNextLowerTxDr>
 8013be4:	4603      	mov	r3, r0
 8013be6:	60bb      	str	r3, [r7, #8]
            break;
 8013be8:	e084      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 8013bea:	2300      	movs	r3, #0
 8013bec:	60bb      	str	r3, [r7, #8]
            break;
 8013bee:	e081      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 8013bf0:	2300      	movs	r3, #0
 8013bf2:	60bb      	str	r3, [r7, #8]
            break;
 8013bf4:	e07e      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = EU868_ADR_ACK_LIMIT;
 8013bf6:	2340      	movs	r3, #64	; 0x40
 8013bf8:	60bb      	str	r3, [r7, #8]
            break;
 8013bfa:	e07b      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = EU868_ADR_ACK_DELAY;
 8013bfc:	2320      	movs	r3, #32
 8013bfe:	60bb      	str	r3, [r7, #8]
            break;
 8013c00:	e078      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 8013c02:	687b      	ldr	r3, [r7, #4]
 8013c04:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013c08:	461a      	mov	r2, r3
 8013c0a:	4b3e      	ldr	r3, [pc, #248]	; (8013d04 <RegionEU868GetPhyParam+0x244>)
 8013c0c:	5c9b      	ldrb	r3, [r3, r2]
 8013c0e:	60bb      	str	r3, [r7, #8]
            break;
 8013c10:	e070      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 8013c12:	687b      	ldr	r3, [r7, #4]
 8013c14:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013c18:	461a      	mov	r2, r3
 8013c1a:	4b3b      	ldr	r3, [pc, #236]	; (8013d08 <RegionEU868GetPhyParam+0x248>)
 8013c1c:	5c9b      	ldrb	r3, [r3, r2]
 8013c1e:	60bb      	str	r3, [r7, #8]
            break;
 8013c20:	e068      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 8013c22:	2301      	movs	r3, #1
 8013c24:	60bb      	str	r3, [r7, #8]
            break;
 8013c26:	e065      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8013c28:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8013c2c:	60bb      	str	r3, [r7, #8]
            break;
 8013c2e:	e061      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = EU868_RECEIVE_DELAY1;
 8013c30:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013c34:	60bb      	str	r3, [r7, #8]
            break;
 8013c36:	e05d      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = EU868_RECEIVE_DELAY2;
 8013c38:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8013c3c:	60bb      	str	r3, [r7, #8]
            break;
 8013c3e:	e059      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY1;
 8013c40:	f241 3388 	movw	r3, #5000	; 0x1388
 8013c44:	60bb      	str	r3, [r7, #8]
            break;
 8013c46:	e055      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = EU868_JOIN_ACCEPT_DELAY2;
 8013c48:	f241 7370 	movw	r3, #6000	; 0x1770
 8013c4c:	60bb      	str	r3, [r7, #8]
            break;
 8013c4e:	e051      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = EU868_MAX_FCNT_GAP;
 8013c50:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8013c54:	60bb      	str	r3, [r7, #8]
            break;
 8013c56:	e04d      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( EU868_ACKTIMEOUT + randr( -EU868_ACK_TIMEOUT_RND, EU868_ACK_TIMEOUT_RND ) );
 8013c58:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8013c5c:	482b      	ldr	r0, [pc, #172]	; (8013d0c <RegionEU868GetPhyParam+0x24c>)
 8013c5e:	f002 fb27 	bl	80162b0 <randr>
 8013c62:	4603      	mov	r3, r0
 8013c64:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8013c68:	60bb      	str	r3, [r7, #8]
            break;
 8013c6a:	e043      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = EU868_DEFAULT_RX1_DR_OFFSET;
 8013c6c:	2300      	movs	r3, #0
 8013c6e:	60bb      	str	r3, [r7, #8]
            break;
 8013c70:	e040      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 8013c72:	4b27      	ldr	r3, [pc, #156]	; (8013d10 <RegionEU868GetPhyParam+0x250>)
 8013c74:	60bb      	str	r3, [r7, #8]
            break;
 8013c76:	e03d      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 8013c78:	2300      	movs	r3, #0
 8013c7a:	60bb      	str	r3, [r7, #8]
            break;
 8013c7c:	e03a      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 8013c7e:	4b25      	ldr	r3, [pc, #148]	; (8013d14 <RegionEU868GetPhyParam+0x254>)
 8013c80:	60bb      	str	r3, [r7, #8]
            break;
 8013c82:	e037      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 8013c84:	4b24      	ldr	r3, [pc, #144]	; (8013d18 <RegionEU868GetPhyParam+0x258>)
 8013c86:	60bb      	str	r3, [r7, #8]
            break;
 8013c88:	e034      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 8013c8a:	2310      	movs	r3, #16
 8013c8c:	60bb      	str	r3, [r7, #8]
            break;
 8013c8e:	e031      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 8013c90:	4b22      	ldr	r3, [pc, #136]	; (8013d1c <RegionEU868GetPhyParam+0x25c>)
 8013c92:	60bb      	str	r3, [r7, #8]
            break;
 8013c94:	e02e      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 8013c96:	2300      	movs	r3, #0
 8013c98:	60bb      	str	r3, [r7, #8]
            break;
 8013c9a:	e02b      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 8013c9c:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8013ca0:	60bb      	str	r3, [r7, #8]
            break;
 8013ca2:	e027      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 8013ca4:	4b1e      	ldr	r3, [pc, #120]	; (8013d20 <RegionEU868GetPhyParam+0x260>)
 8013ca6:	60bb      	str	r3, [r7, #8]
            break;
 8013ca8:	e024      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 8013caa:	4b19      	ldr	r3, [pc, #100]	; (8013d10 <RegionEU868GetPhyParam+0x250>)
 8013cac:	60bb      	str	r3, [r7, #8]
            break;
 8013cae:	e021      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 8013cb0:	2311      	movs	r3, #17
 8013cb2:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 8013cb4:	2302      	movs	r3, #2
 8013cb6:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 8013cb8:	2300      	movs	r3, #0
 8013cba:	72bb      	strb	r3, [r7, #10]
            break;
 8013cbc:	e01a      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 8013cbe:	2303      	movs	r3, #3
 8013cc0:	60bb      	str	r3, [r7, #8]
            break;
 8013cc2:	e017      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 8013cc4:	4b12      	ldr	r3, [pc, #72]	; (8013d10 <RegionEU868GetPhyParam+0x250>)
 8013cc6:	60bb      	str	r3, [r7, #8]
            break;
 8013cc8:	e014      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 8013cca:	2303      	movs	r3, #3
 8013ccc:	60bb      	str	r3, [r7, #8]
            break;
 8013cce:	e011      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 8013cd0:	687b      	ldr	r3, [r7, #4]
 8013cd2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013cd6:	461a      	mov	r2, r3
 8013cd8:	4b12      	ldr	r3, [pc, #72]	; (8013d24 <RegionEU868GetPhyParam+0x264>)
 8013cda:	5c9b      	ldrb	r3, [r3, r2]
 8013cdc:	60bb      	str	r3, [r7, #8]
            break;
 8013cde:	e009      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 8013ce0:	687b      	ldr	r3, [r7, #4]
 8013ce2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013ce6:	4618      	mov	r0, r3
 8013ce8:	f7ff fdec 	bl	80138c4 <GetBandwidth>
 8013cec:	4603      	mov	r3, r0
 8013cee:	60bb      	str	r3, [r7, #8]
            break;
 8013cf0:	e000      	b.n	8013cf4 <RegionEU868GetPhyParam+0x234>
        }
        default:
        {
            break;
 8013cf2:	bf00      	nop
        }
    }

    return phyParam;
 8013cf4:	68bb      	ldr	r3, [r7, #8]
 8013cf6:	60fb      	str	r3, [r7, #12]
 8013cf8:	2300      	movs	r3, #0
 8013cfa:	68fb      	ldr	r3, [r7, #12]
}
 8013cfc:	4618      	mov	r0, r3
 8013cfe:	3710      	adds	r7, #16
 8013d00:	46bd      	mov	sp, r7
 8013d02:	bd80      	pop	{r7, pc}
 8013d04:	0801b3ec 	.word	0x0801b3ec
 8013d08:	0801b3f4 	.word	0x0801b3f4
 8013d0c:	fffffc18 	.word	0xfffffc18
 8013d10:	33d3e608 	.word	0x33d3e608
 8013d14:	20000d90 	.word	0x20000d90
 8013d18:	20000d92 	.word	0x20000d92
 8013d1c:	20000c58 	.word	0x20000c58
 8013d20:	4009999a 	.word	0x4009999a
 8013d24:	0801b3c4 	.word	0x0801b3c4

08013d28 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8013d28:	b590      	push	{r4, r7, lr}
 8013d2a:	b085      	sub	sp, #20
 8013d2c:	af02      	add	r7, sp, #8
 8013d2e:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	781b      	ldrb	r3, [r3, #0]
 8013d34:	4619      	mov	r1, r3
 8013d36:	4a0f      	ldr	r2, [pc, #60]	; (8013d74 <RegionEU868SetBandTxDone+0x4c>)
 8013d38:	460b      	mov	r3, r1
 8013d3a:	005b      	lsls	r3, r3, #1
 8013d3c:	440b      	add	r3, r1
 8013d3e:	009b      	lsls	r3, r3, #2
 8013d40:	4413      	add	r3, r2
 8013d42:	3309      	adds	r3, #9
 8013d44:	781b      	ldrb	r3, [r3, #0]
 8013d46:	461a      	mov	r2, r3
 8013d48:	4613      	mov	r3, r2
 8013d4a:	009b      	lsls	r3, r3, #2
 8013d4c:	4413      	add	r3, r2
 8013d4e:	009b      	lsls	r3, r3, #2
 8013d50:	33c0      	adds	r3, #192	; 0xc0
 8013d52:	4a08      	ldr	r2, [pc, #32]	; (8013d74 <RegionEU868SetBandTxDone+0x4c>)
 8013d54:	1898      	adds	r0, r3, r2
 8013d56:	687b      	ldr	r3, [r7, #4]
 8013d58:	6899      	ldr	r1, [r3, #8]
 8013d5a:	687b      	ldr	r3, [r7, #4]
 8013d5c:	785c      	ldrb	r4, [r3, #1]
 8013d5e:	687b      	ldr	r3, [r7, #4]
 8013d60:	691a      	ldr	r2, [r3, #16]
 8013d62:	9200      	str	r2, [sp, #0]
 8013d64:	68db      	ldr	r3, [r3, #12]
 8013d66:	4622      	mov	r2, r4
 8013d68:	f7ff f9f7 	bl	801315a <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 8013d6c:	bf00      	nop
 8013d6e:	370c      	adds	r7, #12
 8013d70:	46bd      	mov	sp, r7
 8013d72:	bd90      	pop	{r4, r7, pc}
 8013d74:	20000c58 	.word	0x20000c58

08013d78 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 8013d78:	b580      	push	{r7, lr}
 8013d7a:	b0aa      	sub	sp, #168	; 0xa8
 8013d7c:	af00      	add	r7, sp, #0
 8013d7e:	6078      	str	r0, [r7, #4]
    Band_t bands[EU868_MAX_NB_BANDS] =
 8013d80:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8013d84:	2278      	movs	r2, #120	; 0x78
 8013d86:	2100      	movs	r1, #0
 8013d88:	4618      	mov	r0, r3
 8013d8a:	f006 fc49 	bl	801a620 <memset>
 8013d8e:	2364      	movs	r3, #100	; 0x64
 8013d90:	863b      	strh	r3, [r7, #48]	; 0x30
 8013d92:	2364      	movs	r3, #100	; 0x64
 8013d94:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8013d98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013d9c:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 8013da0:	230a      	movs	r3, #10
 8013da2:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
 8013da6:	2364      	movs	r3, #100	; 0x64
 8013da8:	f8a7 3080 	strh.w	r3, [r7, #128]	; 0x80
 8013dac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013db0:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 8013db4:	687b      	ldr	r3, [r7, #4]
 8013db6:	791b      	ldrb	r3, [r3, #4]
 8013db8:	2b03      	cmp	r3, #3
 8013dba:	d855      	bhi.n	8013e68 <RegionEU868InitDefaults+0xf0>
 8013dbc:	a201      	add	r2, pc, #4	; (adr r2, 8013dc4 <RegionEU868InitDefaults+0x4c>)
 8013dbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013dc2:	bf00      	nop
 8013dc4:	08013dd5 	.word	0x08013dd5
 8013dc8:	08013e19 	.word	0x08013e19
 8013dcc:	08013e37 	.word	0x08013e37
 8013dd0:	08013e4f 	.word	0x08013e4f
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 8013dd4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8013dd8:	2278      	movs	r2, #120	; 0x78
 8013dda:	4619      	mov	r1, r3
 8013ddc:	4826      	ldr	r0, [pc, #152]	; (8013e78 <RegionEU868InitDefaults+0x100>)
 8013dde:	f002 fa7e 	bl	80162de <memcpy1>

            // Default channels
            NvmCtx.Channels[0] = ( ChannelParams_t ) EU868_LC1;
 8013de2:	4b26      	ldr	r3, [pc, #152]	; (8013e7c <RegionEU868InitDefaults+0x104>)
 8013de4:	4a26      	ldr	r2, [pc, #152]	; (8013e80 <RegionEU868InitDefaults+0x108>)
 8013de6:	ca07      	ldmia	r2, {r0, r1, r2}
 8013de8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[1] = ( ChannelParams_t ) EU868_LC2;
 8013dec:	4b23      	ldr	r3, [pc, #140]	; (8013e7c <RegionEU868InitDefaults+0x104>)
 8013dee:	4a25      	ldr	r2, [pc, #148]	; (8013e84 <RegionEU868InitDefaults+0x10c>)
 8013df0:	330c      	adds	r3, #12
 8013df2:	ca07      	ldmia	r2, {r0, r1, r2}
 8013df4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[2] = ( ChannelParams_t ) EU868_LC3;
 8013df8:	4b20      	ldr	r3, [pc, #128]	; (8013e7c <RegionEU868InitDefaults+0x104>)
 8013dfa:	4a23      	ldr	r2, [pc, #140]	; (8013e88 <RegionEU868InitDefaults+0x110>)
 8013dfc:	3318      	adds	r3, #24
 8013dfe:	ca07      	ldmia	r2, {r0, r1, r2}
 8013e00:	e883 0007 	stmia.w	r3, {r0, r1, r2}

            // Default ChannelsMask
            NvmCtx.ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 8013e04:	4b1d      	ldr	r3, [pc, #116]	; (8013e7c <RegionEU868InitDefaults+0x104>)
 8013e06:	2207      	movs	r2, #7
 8013e08:	f8a3 213a 	strh.w	r2, [r3, #314]	; 0x13a

            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8013e0c:	2201      	movs	r2, #1
 8013e0e:	491f      	ldr	r1, [pc, #124]	; (8013e8c <RegionEU868InitDefaults+0x114>)
 8013e10:	481f      	ldr	r0, [pc, #124]	; (8013e90 <RegionEU868InitDefaults+0x118>)
 8013e12:	f7ff f97c 	bl	801310e <RegionCommonChanMaskCopy>
            break;
 8013e16:	e02a      	b.n	8013e6e <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESET_TO_DEFAULT_CHANNELS:
        {
            // Reset Channels Rx1Frequency to default 0
            NvmCtx.Channels[0].Rx1Frequency = 0;
 8013e18:	4b18      	ldr	r3, [pc, #96]	; (8013e7c <RegionEU868InitDefaults+0x104>)
 8013e1a:	2200      	movs	r2, #0
 8013e1c:	605a      	str	r2, [r3, #4]
            NvmCtx.Channels[1].Rx1Frequency = 0;
 8013e1e:	4b17      	ldr	r3, [pc, #92]	; (8013e7c <RegionEU868InitDefaults+0x104>)
 8013e20:	2200      	movs	r2, #0
 8013e22:	611a      	str	r2, [r3, #16]
            NvmCtx.Channels[2].Rx1Frequency = 0;
 8013e24:	4b15      	ldr	r3, [pc, #84]	; (8013e7c <RegionEU868InitDefaults+0x104>)
 8013e26:	2200      	movs	r2, #0
 8013e28:	61da      	str	r2, [r3, #28]
            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8013e2a:	2201      	movs	r2, #1
 8013e2c:	4917      	ldr	r1, [pc, #92]	; (8013e8c <RegionEU868InitDefaults+0x114>)
 8013e2e:	4818      	ldr	r0, [pc, #96]	; (8013e90 <RegionEU868InitDefaults+0x118>)
 8013e30:	f7ff f96d 	bl	801310e <RegionCommonChanMaskCopy>
            break;
 8013e34:	e01b      	b.n	8013e6e <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Restore channels default mask
            NvmCtx.ChannelsMask[0] |= NvmCtx.ChannelsDefaultMask[0];
 8013e36:	4b11      	ldr	r3, [pc, #68]	; (8013e7c <RegionEU868InitDefaults+0x104>)
 8013e38:	f8b3 2138 	ldrh.w	r2, [r3, #312]	; 0x138
 8013e3c:	4b0f      	ldr	r3, [pc, #60]	; (8013e7c <RegionEU868InitDefaults+0x104>)
 8013e3e:	f8b3 313a 	ldrh.w	r3, [r3, #314]	; 0x13a
 8013e42:	4313      	orrs	r3, r2
 8013e44:	b29a      	uxth	r2, r3
 8013e46:	4b0d      	ldr	r3, [pc, #52]	; (8013e7c <RegionEU868InitDefaults+0x104>)
 8013e48:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
            break;
 8013e4c:	e00f      	b.n	8013e6e <RegionEU868InitDefaults+0xf6>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	681b      	ldr	r3, [r3, #0]
 8013e52:	2b00      	cmp	r3, #0
 8013e54:	d00a      	beq.n	8013e6c <RegionEU868InitDefaults+0xf4>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 8013e56:	687b      	ldr	r3, [r7, #4]
 8013e58:	681b      	ldr	r3, [r3, #0]
 8013e5a:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8013e5e:	4619      	mov	r1, r3
 8013e60:	4806      	ldr	r0, [pc, #24]	; (8013e7c <RegionEU868InitDefaults+0x104>)
 8013e62:	f002 fa3c 	bl	80162de <memcpy1>
            }
            break;
 8013e66:	e001      	b.n	8013e6c <RegionEU868InitDefaults+0xf4>
        }
        default:
        {
            break;
 8013e68:	bf00      	nop
 8013e6a:	e000      	b.n	8013e6e <RegionEU868InitDefaults+0xf6>
            break;
 8013e6c:	bf00      	nop
        }
    }
}
 8013e6e:	bf00      	nop
 8013e70:	37a8      	adds	r7, #168	; 0xa8
 8013e72:	46bd      	mov	sp, r7
 8013e74:	bd80      	pop	{r7, pc}
 8013e76:	bf00      	nop
 8013e78:	20000d18 	.word	0x20000d18
 8013e7c:	20000c58 	.word	0x20000c58
 8013e80:	0801ae14 	.word	0x0801ae14
 8013e84:	0801ae20 	.word	0x0801ae20
 8013e88:	0801ae2c 	.word	0x0801ae2c
 8013e8c:	20000d92 	.word	0x20000d92
 8013e90:	20000d90 	.word	0x20000d90

08013e94 <RegionEU868GetNvmCtx>:

void* RegionEU868GetNvmCtx( GetNvmCtxParams_t* params )
{
 8013e94:	b480      	push	{r7}
 8013e96:	b083      	sub	sp, #12
 8013e98:	af00      	add	r7, sp, #0
 8013e9a:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionEU868NvmCtx_t );
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	f44f 729e 	mov.w	r2, #316	; 0x13c
 8013ea2:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8013ea4:	4b02      	ldr	r3, [pc, #8]	; (8013eb0 <RegionEU868GetNvmCtx+0x1c>)
}
 8013ea6:	4618      	mov	r0, r3
 8013ea8:	370c      	adds	r7, #12
 8013eaa:	46bd      	mov	sp, r7
 8013eac:	bc80      	pop	{r7}
 8013eae:	4770      	bx	lr
 8013eb0:	20000c58 	.word	0x20000c58

08013eb4 <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8013eb4:	b580      	push	{r7, lr}
 8013eb6:	b084      	sub	sp, #16
 8013eb8:	af00      	add	r7, sp, #0
 8013eba:	6078      	str	r0, [r7, #4]
 8013ebc:	460b      	mov	r3, r1
 8013ebe:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 8013ec0:	78fb      	ldrb	r3, [r7, #3]
 8013ec2:	2b0f      	cmp	r3, #15
 8013ec4:	d86c      	bhi.n	8013fa0 <RegionEU868Verify+0xec>
 8013ec6:	a201      	add	r2, pc, #4	; (adr r2, 8013ecc <RegionEU868Verify+0x18>)
 8013ec8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013ecc:	08013f0d 	.word	0x08013f0d
 8013ed0:	08013fa1 	.word	0x08013fa1
 8013ed4:	08013fa1 	.word	0x08013fa1
 8013ed8:	08013fa1 	.word	0x08013fa1
 8013edc:	08013fa1 	.word	0x08013fa1
 8013ee0:	08013f25 	.word	0x08013f25
 8013ee4:	08013f43 	.word	0x08013f43
 8013ee8:	08013f61 	.word	0x08013f61
 8013eec:	08013fa1 	.word	0x08013fa1
 8013ef0:	08013f7f 	.word	0x08013f7f
 8013ef4:	08013f7f 	.word	0x08013f7f
 8013ef8:	08013fa1 	.word	0x08013fa1
 8013efc:	08013fa1 	.word	0x08013fa1
 8013f00:	08013fa1 	.word	0x08013fa1
 8013f04:	08013fa1 	.word	0x08013fa1
 8013f08:	08013f9d 	.word	0x08013f9d
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 8013f0c:	2300      	movs	r3, #0
 8013f0e:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	681b      	ldr	r3, [r3, #0]
 8013f14:	f107 020f 	add.w	r2, r7, #15
 8013f18:	4611      	mov	r1, r2
 8013f1a:	4618      	mov	r0, r3
 8013f1c:	f7ff fd0c 	bl	8013938 <VerifyRfFreq>
 8013f20:	4603      	mov	r3, r0
 8013f22:	e03e      	b.n	8013fa2 <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 8013f24:	687b      	ldr	r3, [r7, #4]
 8013f26:	f993 3000 	ldrsb.w	r3, [r3]
 8013f2a:	2207      	movs	r2, #7
 8013f2c:	2100      	movs	r1, #0
 8013f2e:	4618      	mov	r0, r3
 8013f30:	f7ff f870 	bl	8013014 <RegionCommonValueInRange>
 8013f34:	4603      	mov	r3, r0
 8013f36:	2b00      	cmp	r3, #0
 8013f38:	bf14      	ite	ne
 8013f3a:	2301      	movne	r3, #1
 8013f3c:	2300      	moveq	r3, #0
 8013f3e:	b2db      	uxtb	r3, r3
 8013f40:	e02f      	b.n	8013fa2 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8013f42:	687b      	ldr	r3, [r7, #4]
 8013f44:	f993 3000 	ldrsb.w	r3, [r3]
 8013f48:	2205      	movs	r2, #5
 8013f4a:	2100      	movs	r1, #0
 8013f4c:	4618      	mov	r0, r3
 8013f4e:	f7ff f861 	bl	8013014 <RegionCommonValueInRange>
 8013f52:	4603      	mov	r3, r0
 8013f54:	2b00      	cmp	r3, #0
 8013f56:	bf14      	ite	ne
 8013f58:	2301      	movne	r3, #1
 8013f5a:	2300      	moveq	r3, #0
 8013f5c:	b2db      	uxtb	r3, r3
 8013f5e:	e020      	b.n	8013fa2 <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 8013f60:	687b      	ldr	r3, [r7, #4]
 8013f62:	f993 3000 	ldrsb.w	r3, [r3]
 8013f66:	2207      	movs	r2, #7
 8013f68:	2100      	movs	r1, #0
 8013f6a:	4618      	mov	r0, r3
 8013f6c:	f7ff f852 	bl	8013014 <RegionCommonValueInRange>
 8013f70:	4603      	mov	r3, r0
 8013f72:	2b00      	cmp	r3, #0
 8013f74:	bf14      	ite	ne
 8013f76:	2301      	movne	r3, #1
 8013f78:	2300      	moveq	r3, #0
 8013f7a:	b2db      	uxtb	r3, r3
 8013f7c:	e011      	b.n	8013fa2 <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 8013f7e:	687b      	ldr	r3, [r7, #4]
 8013f80:	f993 3000 	ldrsb.w	r3, [r3]
 8013f84:	2207      	movs	r2, #7
 8013f86:	2100      	movs	r1, #0
 8013f88:	4618      	mov	r0, r3
 8013f8a:	f7ff f843 	bl	8013014 <RegionCommonValueInRange>
 8013f8e:	4603      	mov	r3, r0
 8013f90:	2b00      	cmp	r3, #0
 8013f92:	bf14      	ite	ne
 8013f94:	2301      	movne	r3, #1
 8013f96:	2300      	moveq	r3, #0
 8013f98:	b2db      	uxtb	r3, r3
 8013f9a:	e002      	b.n	8013fa2 <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 8013f9c:	2301      	movs	r3, #1
 8013f9e:	e000      	b.n	8013fa2 <RegionEU868Verify+0xee>
        }
        default:
            return false;
 8013fa0:	2300      	movs	r3, #0
    }
}
 8013fa2:	4618      	mov	r0, r3
 8013fa4:	3710      	adds	r7, #16
 8013fa6:	46bd      	mov	sp, r7
 8013fa8:	bd80      	pop	{r7, pc}
 8013faa:	bf00      	nop

08013fac <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8013fac:	b580      	push	{r7, lr}
 8013fae:	b08a      	sub	sp, #40	; 0x28
 8013fb0:	af00      	add	r7, sp, #0
 8013fb2:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8013fb4:	2350      	movs	r3, #80	; 0x50
 8013fb6:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	791b      	ldrb	r3, [r3, #4]
 8013fbe:	2b10      	cmp	r3, #16
 8013fc0:	d162      	bne.n	8014088 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 8013fc2:	687b      	ldr	r3, [r7, #4]
 8013fc4:	681b      	ldr	r3, [r3, #0]
 8013fc6:	330f      	adds	r3, #15
 8013fc8:	781b      	ldrb	r3, [r3, #0]
 8013fca:	2b00      	cmp	r3, #0
 8013fcc:	d15e      	bne.n	801408c <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8013fce:	2300      	movs	r3, #0
 8013fd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013fd4:	2303      	movs	r3, #3
 8013fd6:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8013fda:	e050      	b.n	801407e <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 8013fdc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013fe0:	2b07      	cmp	r3, #7
 8013fe2:	d824      	bhi.n	801402e <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8013fe4:	687b      	ldr	r3, [r7, #4]
 8013fe6:	681a      	ldr	r2, [r3, #0]
 8013fe8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013fec:	4413      	add	r3, r2
 8013fee:	781b      	ldrb	r3, [r3, #0]
 8013ff0:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8013ff2:	69ba      	ldr	r2, [r7, #24]
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	6819      	ldr	r1, [r3, #0]
 8013ff8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013ffc:	3301      	adds	r3, #1
 8013ffe:	440b      	add	r3, r1
 8014000:	781b      	ldrb	r3, [r3, #0]
 8014002:	021b      	lsls	r3, r3, #8
 8014004:	4313      	orrs	r3, r2
 8014006:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8014008:	69ba      	ldr	r2, [r7, #24]
 801400a:	687b      	ldr	r3, [r7, #4]
 801400c:	6819      	ldr	r1, [r3, #0]
 801400e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8014012:	3302      	adds	r3, #2
 8014014:	440b      	add	r3, r1
 8014016:	781b      	ldrb	r3, [r3, #0]
 8014018:	041b      	lsls	r3, r3, #16
 801401a:	4313      	orrs	r3, r2
 801401c:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 801401e:	69bb      	ldr	r3, [r7, #24]
 8014020:	2264      	movs	r2, #100	; 0x64
 8014022:	fb02 f303 	mul.w	r3, r2, r3
 8014026:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 8014028:	2300      	movs	r3, #0
 801402a:	61fb      	str	r3, [r7, #28]
 801402c:	e006      	b.n	801403c <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 801402e:	2300      	movs	r3, #0
 8014030:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 8014032:	2300      	movs	r3, #0
 8014034:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 8014038:	2300      	movs	r3, #0
 801403a:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 801403c:	69bb      	ldr	r3, [r7, #24]
 801403e:	2b00      	cmp	r3, #0
 8014040:	d00b      	beq.n	801405a <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 8014042:	f107 0318 	add.w	r3, r7, #24
 8014046:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 8014048:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801404c:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 801404e:	f107 0310 	add.w	r3, r7, #16
 8014052:	4618      	mov	r0, r3
 8014054:	f000 fcec 	bl	8014a30 <RegionEU868ChannelAdd>
 8014058:	e007      	b.n	801406a <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 801405a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801405e:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 8014060:	f107 030c 	add.w	r3, r7, #12
 8014064:	4618      	mov	r0, r3
 8014066:	f000 fd81 	bl	8014b6c <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 801406a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801406e:	3303      	adds	r3, #3
 8014070:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8014074:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014078:	3301      	adds	r3, #1
 801407a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801407e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8014082:	2b0f      	cmp	r3, #15
 8014084:	d9aa      	bls.n	8013fdc <RegionEU868ApplyCFList+0x30>
 8014086:	e002      	b.n	801408e <RegionEU868ApplyCFList+0xe2>
        return;
 8014088:	bf00      	nop
 801408a:	e000      	b.n	801408e <RegionEU868ApplyCFList+0xe2>
        return;
 801408c:	bf00      	nop
        }
    }
}
 801408e:	3728      	adds	r7, #40	; 0x28
 8014090:	46bd      	mov	sp, r7
 8014092:	bd80      	pop	{r7, pc}

08014094 <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8014094:	b580      	push	{r7, lr}
 8014096:	b082      	sub	sp, #8
 8014098:	af00      	add	r7, sp, #0
 801409a:	6078      	str	r0, [r7, #4]
    switch( chanMaskSet->ChannelsMaskType )
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	791b      	ldrb	r3, [r3, #4]
 80140a0:	2b00      	cmp	r3, #0
 80140a2:	d002      	beq.n	80140aa <RegionEU868ChanMaskSet+0x16>
 80140a4:	2b01      	cmp	r3, #1
 80140a6:	d008      	beq.n	80140ba <RegionEU868ChanMaskSet+0x26>
 80140a8:	e00f      	b.n	80140ca <RegionEU868ChanMaskSet+0x36>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, 1 );
 80140aa:	687b      	ldr	r3, [r7, #4]
 80140ac:	681b      	ldr	r3, [r3, #0]
 80140ae:	2201      	movs	r2, #1
 80140b0:	4619      	mov	r1, r3
 80140b2:	4809      	ldr	r0, [pc, #36]	; (80140d8 <RegionEU868ChanMaskSet+0x44>)
 80140b4:	f7ff f82b 	bl	801310e <RegionCommonChanMaskCopy>
            break;
 80140b8:	e009      	b.n	80140ce <RegionEU868ChanMaskSet+0x3a>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 1 );
 80140ba:	687b      	ldr	r3, [r7, #4]
 80140bc:	681b      	ldr	r3, [r3, #0]
 80140be:	2201      	movs	r2, #1
 80140c0:	4619      	mov	r1, r3
 80140c2:	4806      	ldr	r0, [pc, #24]	; (80140dc <RegionEU868ChanMaskSet+0x48>)
 80140c4:	f7ff f823 	bl	801310e <RegionCommonChanMaskCopy>
            break;
 80140c8:	e001      	b.n	80140ce <RegionEU868ChanMaskSet+0x3a>
        }
        default:
            return false;
 80140ca:	2300      	movs	r3, #0
 80140cc:	e000      	b.n	80140d0 <RegionEU868ChanMaskSet+0x3c>
    }
    return true;
 80140ce:	2301      	movs	r3, #1
}
 80140d0:	4618      	mov	r0, r3
 80140d2:	3708      	adds	r7, #8
 80140d4:	46bd      	mov	sp, r7
 80140d6:	bd80      	pop	{r7, pc}
 80140d8:	20000d90 	.word	0x20000d90
 80140dc:	20000d92 	.word	0x20000d92

080140e0 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80140e0:	b580      	push	{r7, lr}
 80140e2:	b088      	sub	sp, #32
 80140e4:	af02      	add	r7, sp, #8
 80140e6:	60ba      	str	r2, [r7, #8]
 80140e8:	607b      	str	r3, [r7, #4]
 80140ea:	4603      	mov	r3, r0
 80140ec:	73fb      	strb	r3, [r7, #15]
 80140ee:	460b      	mov	r3, r1
 80140f0:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 80140f2:	2300      	movs	r3, #0
 80140f4:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 80140f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80140fa:	2b07      	cmp	r3, #7
 80140fc:	bfa8      	it	ge
 80140fe:	2307      	movge	r3, #7
 8014100:	b25a      	sxtb	r2, r3
 8014102:	687b      	ldr	r3, [r7, #4]
 8014104:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 8014106:	687b      	ldr	r3, [r7, #4]
 8014108:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801410c:	4618      	mov	r0, r3
 801410e:	f7ff fbd9 	bl	80138c4 <GetBandwidth>
 8014112:	4603      	mov	r3, r0
 8014114:	b2da      	uxtb	r2, r3
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 801411a:	687b      	ldr	r3, [r7, #4]
 801411c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014120:	2b07      	cmp	r3, #7
 8014122:	d10a      	bne.n	801413a <RegionEU868ComputeRxWindowParameters+0x5a>
    { // FSK
        tSymbol = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 8014124:	687b      	ldr	r3, [r7, #4]
 8014126:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801412a:	461a      	mov	r2, r3
 801412c:	4b15      	ldr	r3, [pc, #84]	; (8014184 <RegionEU868ComputeRxWindowParameters+0xa4>)
 801412e:	5c9b      	ldrb	r3, [r3, r2]
 8014130:	4618      	mov	r0, r3
 8014132:	f7ff f9b5 	bl	80134a0 <RegionCommonComputeSymbolTimeFsk>
 8014136:	6178      	str	r0, [r7, #20]
 8014138:	e011      	b.n	801415e <RegionEU868ComputeRxWindowParameters+0x7e>
    }
    else
    { // LoRa
        tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 801413a:	687b      	ldr	r3, [r7, #4]
 801413c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014140:	461a      	mov	r2, r3
 8014142:	4b10      	ldr	r3, [pc, #64]	; (8014184 <RegionEU868ComputeRxWindowParameters+0xa4>)
 8014144:	5c9a      	ldrb	r2, [r3, r2]
 8014146:	687b      	ldr	r3, [r7, #4]
 8014148:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801414c:	4619      	mov	r1, r3
 801414e:	4b0e      	ldr	r3, [pc, #56]	; (8014188 <RegionEU868ComputeRxWindowParameters+0xa8>)
 8014150:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8014154:	4619      	mov	r1, r3
 8014156:	4610      	mov	r0, r2
 8014158:	f7ff f98e 	bl	8013478 <RegionCommonComputeSymbolTimeLoRa>
 801415c:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801415e:	4b0b      	ldr	r3, [pc, #44]	; (801418c <RegionEU868ComputeRxWindowParameters+0xac>)
 8014160:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8014162:	4798      	blx	r3
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	3308      	adds	r3, #8
 8014168:	687a      	ldr	r2, [r7, #4]
 801416a:	320c      	adds	r2, #12
 801416c:	7bb9      	ldrb	r1, [r7, #14]
 801416e:	9201      	str	r2, [sp, #4]
 8014170:	9300      	str	r3, [sp, #0]
 8014172:	4603      	mov	r3, r0
 8014174:	68ba      	ldr	r2, [r7, #8]
 8014176:	6978      	ldr	r0, [r7, #20]
 8014178:	f7ff f9a0 	bl	80134bc <RegionCommonComputeRxWindowParameters>
}
 801417c:	bf00      	nop
 801417e:	3718      	adds	r7, #24
 8014180:	46bd      	mov	sp, r7
 8014182:	bd80      	pop	{r7, pc}
 8014184:	0801b3c4 	.word	0x0801b3c4
 8014188:	0801b3cc 	.word	0x0801b3cc
 801418c:	0801b480 	.word	0x0801b480

08014190 <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8014190:	b5b0      	push	{r4, r5, r7, lr}
 8014192:	b090      	sub	sp, #64	; 0x40
 8014194:	af0a      	add	r7, sp, #40	; 0x28
 8014196:	6078      	str	r0, [r7, #4]
 8014198:	6039      	str	r1, [r7, #0]
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	785b      	ldrb	r3, [r3, #1]
 801419e:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 80141a0:	2300      	movs	r3, #0
 80141a2:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 80141a4:	2300      	movs	r3, #0
 80141a6:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 80141a8:	687b      	ldr	r3, [r7, #4]
 80141aa:	685b      	ldr	r3, [r3, #4]
 80141ac:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 80141ae:	4b59      	ldr	r3, [pc, #356]	; (8014314 <RegionEU868RxConfig+0x184>)
 80141b0:	685b      	ldr	r3, [r3, #4]
 80141b2:	4798      	blx	r3
 80141b4:	4603      	mov	r3, r0
 80141b6:	2b00      	cmp	r3, #0
 80141b8:	d001      	beq.n	80141be <RegionEU868RxConfig+0x2e>
    {
        return false;
 80141ba:	2300      	movs	r3, #0
 80141bc:	e0a5      	b.n	801430a <RegionEU868RxConfig+0x17a>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 80141be:	687b      	ldr	r3, [r7, #4]
 80141c0:	7cdb      	ldrb	r3, [r3, #19]
 80141c2:	2b00      	cmp	r3, #0
 80141c4:	d123      	bne.n	801420e <RegionEU868RxConfig+0x7e>
    {
        // Apply window 1 frequency
        frequency = NvmCtx.Channels[rxConfig->Channel].Frequency;
 80141c6:	687b      	ldr	r3, [r7, #4]
 80141c8:	781b      	ldrb	r3, [r3, #0]
 80141ca:	4619      	mov	r1, r3
 80141cc:	4a52      	ldr	r2, [pc, #328]	; (8014318 <RegionEU868RxConfig+0x188>)
 80141ce:	460b      	mov	r3, r1
 80141d0:	005b      	lsls	r3, r3, #1
 80141d2:	440b      	add	r3, r1
 80141d4:	009b      	lsls	r3, r3, #2
 80141d6:	4413      	add	r3, r2
 80141d8:	681b      	ldr	r3, [r3, #0]
 80141da:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( NvmCtx.Channels[rxConfig->Channel].Rx1Frequency != 0 )
 80141dc:	687b      	ldr	r3, [r7, #4]
 80141de:	781b      	ldrb	r3, [r3, #0]
 80141e0:	4619      	mov	r1, r3
 80141e2:	4a4d      	ldr	r2, [pc, #308]	; (8014318 <RegionEU868RxConfig+0x188>)
 80141e4:	460b      	mov	r3, r1
 80141e6:	005b      	lsls	r3, r3, #1
 80141e8:	440b      	add	r3, r1
 80141ea:	009b      	lsls	r3, r3, #2
 80141ec:	4413      	add	r3, r2
 80141ee:	3304      	adds	r3, #4
 80141f0:	681b      	ldr	r3, [r3, #0]
 80141f2:	2b00      	cmp	r3, #0
 80141f4:	d00b      	beq.n	801420e <RegionEU868RxConfig+0x7e>
        {
            frequency = NvmCtx.Channels[rxConfig->Channel].Rx1Frequency;
 80141f6:	687b      	ldr	r3, [r7, #4]
 80141f8:	781b      	ldrb	r3, [r3, #0]
 80141fa:	4619      	mov	r1, r3
 80141fc:	4a46      	ldr	r2, [pc, #280]	; (8014318 <RegionEU868RxConfig+0x188>)
 80141fe:	460b      	mov	r3, r1
 8014200:	005b      	lsls	r3, r3, #1
 8014202:	440b      	add	r3, r1
 8014204:	009b      	lsls	r3, r3, #2
 8014206:	4413      	add	r3, r2
 8014208:	3304      	adds	r3, #4
 801420a:	681b      	ldr	r3, [r3, #0]
 801420c:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 801420e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014212:	4a42      	ldr	r2, [pc, #264]	; (801431c <RegionEU868RxConfig+0x18c>)
 8014214:	5cd3      	ldrb	r3, [r2, r3]
 8014216:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8014218:	4b3e      	ldr	r3, [pc, #248]	; (8014314 <RegionEU868RxConfig+0x184>)
 801421a:	68db      	ldr	r3, [r3, #12]
 801421c:	6938      	ldr	r0, [r7, #16]
 801421e:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8014220:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014224:	2b07      	cmp	r3, #7
 8014226:	d128      	bne.n	801427a <RegionEU868RxConfig+0xea>
    {
        modem = MODEM_FSK;
 8014228:	2300      	movs	r3, #0
 801422a:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 801422c:	4b39      	ldr	r3, [pc, #228]	; (8014314 <RegionEU868RxConfig+0x184>)
 801422e:	699c      	ldr	r4, [r3, #24]
 8014230:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8014234:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8014238:	fb02 f303 	mul.w	r3, r2, r3
 801423c:	4619      	mov	r1, r3
 801423e:	687b      	ldr	r3, [r7, #4]
 8014240:	689b      	ldr	r3, [r3, #8]
 8014242:	b29b      	uxth	r3, r3
 8014244:	687a      	ldr	r2, [r7, #4]
 8014246:	7c92      	ldrb	r2, [r2, #18]
 8014248:	7df8      	ldrb	r0, [r7, #23]
 801424a:	9209      	str	r2, [sp, #36]	; 0x24
 801424c:	2200      	movs	r2, #0
 801424e:	9208      	str	r2, [sp, #32]
 8014250:	2200      	movs	r2, #0
 8014252:	9207      	str	r2, [sp, #28]
 8014254:	2200      	movs	r2, #0
 8014256:	9206      	str	r2, [sp, #24]
 8014258:	2201      	movs	r2, #1
 801425a:	9205      	str	r2, [sp, #20]
 801425c:	2200      	movs	r2, #0
 801425e:	9204      	str	r2, [sp, #16]
 8014260:	2200      	movs	r2, #0
 8014262:	9203      	str	r2, [sp, #12]
 8014264:	9302      	str	r3, [sp, #8]
 8014266:	2305      	movs	r3, #5
 8014268:	9301      	str	r3, [sp, #4]
 801426a:	4b2d      	ldr	r3, [pc, #180]	; (8014320 <RegionEU868RxConfig+0x190>)
 801426c:	9300      	str	r3, [sp, #0]
 801426e:	2300      	movs	r3, #0
 8014270:	460a      	mov	r2, r1
 8014272:	f24c 3150 	movw	r1, #50000	; 0xc350
 8014276:	47a0      	blx	r4
 8014278:	e024      	b.n	80142c4 <RegionEU868RxConfig+0x134>
    }
    else
    {
        modem = MODEM_LORA;
 801427a:	2301      	movs	r3, #1
 801427c:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801427e:	4b25      	ldr	r3, [pc, #148]	; (8014314 <RegionEU868RxConfig+0x184>)
 8014280:	699c      	ldr	r4, [r3, #24]
 8014282:	687b      	ldr	r3, [r7, #4]
 8014284:	789b      	ldrb	r3, [r3, #2]
 8014286:	461d      	mov	r5, r3
 8014288:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801428c:	687b      	ldr	r3, [r7, #4]
 801428e:	689b      	ldr	r3, [r3, #8]
 8014290:	b29b      	uxth	r3, r3
 8014292:	687a      	ldr	r2, [r7, #4]
 8014294:	7c92      	ldrb	r2, [r2, #18]
 8014296:	7df8      	ldrb	r0, [r7, #23]
 8014298:	9209      	str	r2, [sp, #36]	; 0x24
 801429a:	2201      	movs	r2, #1
 801429c:	9208      	str	r2, [sp, #32]
 801429e:	2200      	movs	r2, #0
 80142a0:	9207      	str	r2, [sp, #28]
 80142a2:	2200      	movs	r2, #0
 80142a4:	9206      	str	r2, [sp, #24]
 80142a6:	2200      	movs	r2, #0
 80142a8:	9205      	str	r2, [sp, #20]
 80142aa:	2200      	movs	r2, #0
 80142ac:	9204      	str	r2, [sp, #16]
 80142ae:	2200      	movs	r2, #0
 80142b0:	9203      	str	r2, [sp, #12]
 80142b2:	9302      	str	r3, [sp, #8]
 80142b4:	2308      	movs	r3, #8
 80142b6:	9301      	str	r3, [sp, #4]
 80142b8:	2300      	movs	r3, #0
 80142ba:	9300      	str	r3, [sp, #0]
 80142bc:	2301      	movs	r3, #1
 80142be:	460a      	mov	r2, r1
 80142c0:	4629      	mov	r1, r5
 80142c2:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 80142c4:	687b      	ldr	r3, [r7, #4]
 80142c6:	7c5b      	ldrb	r3, [r3, #17]
 80142c8:	2b00      	cmp	r3, #0
 80142ca:	d005      	beq.n	80142d8 <RegionEU868RxConfig+0x148>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 80142cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80142d0:	4a14      	ldr	r2, [pc, #80]	; (8014324 <RegionEU868RxConfig+0x194>)
 80142d2:	5cd3      	ldrb	r3, [r2, r3]
 80142d4:	75bb      	strb	r3, [r7, #22]
 80142d6:	e004      	b.n	80142e2 <RegionEU868RxConfig+0x152>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 80142d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80142dc:	4a12      	ldr	r2, [pc, #72]	; (8014328 <RegionEU868RxConfig+0x198>)
 80142de:	5cd3      	ldrb	r3, [r2, r3]
 80142e0:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 80142e2:	4b0c      	ldr	r3, [pc, #48]	; (8014314 <RegionEU868RxConfig+0x184>)
 80142e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80142e6:	7dba      	ldrb	r2, [r7, #22]
 80142e8:	320d      	adds	r2, #13
 80142ea:	b2d1      	uxtb	r1, r2
 80142ec:	7dfa      	ldrb	r2, [r7, #23]
 80142ee:	4610      	mov	r0, r2
 80142f0:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 80142f2:	687b      	ldr	r3, [r7, #4]
 80142f4:	7cdb      	ldrb	r3, [r3, #19]
 80142f6:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80142fa:	6939      	ldr	r1, [r7, #16]
 80142fc:	4618      	mov	r0, r3
 80142fe:	f7ff fa6d 	bl	80137dc <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 8014302:	683b      	ldr	r3, [r7, #0]
 8014304:	7bfa      	ldrb	r2, [r7, #15]
 8014306:	701a      	strb	r2, [r3, #0]
    return true;
 8014308:	2301      	movs	r3, #1
}
 801430a:	4618      	mov	r0, r3
 801430c:	3718      	adds	r7, #24
 801430e:	46bd      	mov	sp, r7
 8014310:	bdb0      	pop	{r4, r5, r7, pc}
 8014312:	bf00      	nop
 8014314:	0801b480 	.word	0x0801b480
 8014318:	20000c58 	.word	0x20000c58
 801431c:	0801b3c4 	.word	0x0801b3c4
 8014320:	00014585 	.word	0x00014585
 8014324:	0801b3f4 	.word	0x0801b3f4
 8014328:	0801b3ec 	.word	0x0801b3ec

0801432c <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801432c:	b590      	push	{r4, r7, lr}
 801432e:	b093      	sub	sp, #76	; 0x4c
 8014330:	af0a      	add	r7, sp, #40	; 0x28
 8014332:	60f8      	str	r0, [r7, #12]
 8014334:	60b9      	str	r1, [r7, #8]
 8014336:	607a      	str	r2, [r7, #4]
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 8014338:	68fb      	ldr	r3, [r7, #12]
 801433a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801433e:	461a      	mov	r2, r3
 8014340:	4b5c      	ldr	r3, [pc, #368]	; (80144b4 <RegionEU868TxConfig+0x188>)
 8014342:	5c9b      	ldrb	r3, [r3, r2]
 8014344:	77bb      	strb	r3, [r7, #30]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 8014346:	68fb      	ldr	r3, [r7, #12]
 8014348:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801434c:	68fb      	ldr	r3, [r7, #12]
 801434e:	781b      	ldrb	r3, [r3, #0]
 8014350:	4619      	mov	r1, r3
 8014352:	4a59      	ldr	r2, [pc, #356]	; (80144b8 <RegionEU868TxConfig+0x18c>)
 8014354:	460b      	mov	r3, r1
 8014356:	005b      	lsls	r3, r3, #1
 8014358:	440b      	add	r3, r1
 801435a:	009b      	lsls	r3, r3, #2
 801435c:	4413      	add	r3, r2
 801435e:	3309      	adds	r3, #9
 8014360:	781b      	ldrb	r3, [r3, #0]
 8014362:	4619      	mov	r1, r3
 8014364:	4a54      	ldr	r2, [pc, #336]	; (80144b8 <RegionEU868TxConfig+0x18c>)
 8014366:	460b      	mov	r3, r1
 8014368:	009b      	lsls	r3, r3, #2
 801436a:	440b      	add	r3, r1
 801436c:	009b      	lsls	r3, r3, #2
 801436e:	4413      	add	r3, r2
 8014370:	33c2      	adds	r3, #194	; 0xc2
 8014372:	f993 1000 	ldrsb.w	r1, [r3]
 8014376:	68fb      	ldr	r3, [r7, #12]
 8014378:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801437c:	4b4f      	ldr	r3, [pc, #316]	; (80144bc <RegionEU868TxConfig+0x190>)
 801437e:	f7ff fabf 	bl	8013900 <LimitTxPower>
 8014382:	4603      	mov	r3, r0
 8014384:	777b      	strb	r3, [r7, #29]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 8014386:	68fb      	ldr	r3, [r7, #12]
 8014388:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801438c:	4618      	mov	r0, r3
 801438e:	f7ff fa99 	bl	80138c4 <GetBandwidth>
 8014392:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 8014394:	2300      	movs	r3, #0
 8014396:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 8014398:	68fb      	ldr	r3, [r7, #12]
 801439a:	6859      	ldr	r1, [r3, #4]
 801439c:	68fb      	ldr	r3, [r7, #12]
 801439e:	689a      	ldr	r2, [r3, #8]
 80143a0:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80143a4:	4618      	mov	r0, r3
 80143a6:	f7ff f8cb 	bl	8013540 <RegionCommonComputeTxPower>
 80143aa:	4603      	mov	r3, r0
 80143ac:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 80143ae:	4b44      	ldr	r3, [pc, #272]	; (80144c0 <RegionEU868TxConfig+0x194>)
 80143b0:	68da      	ldr	r2, [r3, #12]
 80143b2:	68fb      	ldr	r3, [r7, #12]
 80143b4:	781b      	ldrb	r3, [r3, #0]
 80143b6:	4618      	mov	r0, r3
 80143b8:	493f      	ldr	r1, [pc, #252]	; (80144b8 <RegionEU868TxConfig+0x18c>)
 80143ba:	4603      	mov	r3, r0
 80143bc:	005b      	lsls	r3, r3, #1
 80143be:	4403      	add	r3, r0
 80143c0:	009b      	lsls	r3, r3, #2
 80143c2:	440b      	add	r3, r1
 80143c4:	681b      	ldr	r3, [r3, #0]
 80143c6:	4618      	mov	r0, r3
 80143c8:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 80143ca:	68fb      	ldr	r3, [r7, #12]
 80143cc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80143d0:	2b07      	cmp	r3, #7
 80143d2:	d124      	bne.n	801441e <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 80143d4:	2300      	movs	r3, #0
 80143d6:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 80143d8:	4b39      	ldr	r3, [pc, #228]	; (80144c0 <RegionEU868TxConfig+0x194>)
 80143da:	69dc      	ldr	r4, [r3, #28]
 80143dc:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80143e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80143e4:	fb02 f303 	mul.w	r3, r2, r3
 80143e8:	461a      	mov	r2, r3
 80143ea:	f997 1017 	ldrsb.w	r1, [r7, #23]
 80143ee:	7ff8      	ldrb	r0, [r7, #31]
 80143f0:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 80143f4:	9308      	str	r3, [sp, #32]
 80143f6:	2300      	movs	r3, #0
 80143f8:	9307      	str	r3, [sp, #28]
 80143fa:	2300      	movs	r3, #0
 80143fc:	9306      	str	r3, [sp, #24]
 80143fe:	2300      	movs	r3, #0
 8014400:	9305      	str	r3, [sp, #20]
 8014402:	2301      	movs	r3, #1
 8014404:	9304      	str	r3, [sp, #16]
 8014406:	2300      	movs	r3, #0
 8014408:	9303      	str	r3, [sp, #12]
 801440a:	2305      	movs	r3, #5
 801440c:	9302      	str	r3, [sp, #8]
 801440e:	2300      	movs	r3, #0
 8014410:	9301      	str	r3, [sp, #4]
 8014412:	9200      	str	r2, [sp, #0]
 8014414:	69bb      	ldr	r3, [r7, #24]
 8014416:	f246 12a8 	movw	r2, #25000	; 0x61a8
 801441a:	47a0      	blx	r4
 801441c:	e01d      	b.n	801445a <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 801441e:	2301      	movs	r3, #1
 8014420:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8014422:	4b27      	ldr	r3, [pc, #156]	; (80144c0 <RegionEU868TxConfig+0x194>)
 8014424:	69dc      	ldr	r4, [r3, #28]
 8014426:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801442a:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801442e:	7ff8      	ldrb	r0, [r7, #31]
 8014430:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8014434:	9208      	str	r2, [sp, #32]
 8014436:	2200      	movs	r2, #0
 8014438:	9207      	str	r2, [sp, #28]
 801443a:	2200      	movs	r2, #0
 801443c:	9206      	str	r2, [sp, #24]
 801443e:	2200      	movs	r2, #0
 8014440:	9205      	str	r2, [sp, #20]
 8014442:	2201      	movs	r2, #1
 8014444:	9204      	str	r2, [sp, #16]
 8014446:	2200      	movs	r2, #0
 8014448:	9203      	str	r2, [sp, #12]
 801444a:	2208      	movs	r2, #8
 801444c:	9202      	str	r2, [sp, #8]
 801444e:	2201      	movs	r2, #1
 8014450:	9201      	str	r2, [sp, #4]
 8014452:	9300      	str	r3, [sp, #0]
 8014454:	69bb      	ldr	r3, [r7, #24]
 8014456:	2200      	movs	r2, #0
 8014458:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801445a:	68fb      	ldr	r3, [r7, #12]
 801445c:	781b      	ldrb	r3, [r3, #0]
 801445e:	4619      	mov	r1, r3
 8014460:	4a15      	ldr	r2, [pc, #84]	; (80144b8 <RegionEU868TxConfig+0x18c>)
 8014462:	460b      	mov	r3, r1
 8014464:	005b      	lsls	r3, r3, #1
 8014466:	440b      	add	r3, r1
 8014468:	009b      	lsls	r3, r3, #2
 801446a:	4413      	add	r3, r2
 801446c:	681a      	ldr	r2, [r3, #0]
 801446e:	68fb      	ldr	r3, [r7, #12]
 8014470:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014474:	4619      	mov	r1, r3
 8014476:	4610      	mov	r0, r2
 8014478:	f7ff f9ee 	bl	8013858 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801447c:	68fb      	ldr	r3, [r7, #12]
 801447e:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8014482:	68fb      	ldr	r3, [r7, #12]
 8014484:	899b      	ldrh	r3, [r3, #12]
 8014486:	4619      	mov	r1, r3
 8014488:	4610      	mov	r0, r2
 801448a:	f7ff facb 	bl	8013a24 <GetTimeOnAir>
 801448e:	4602      	mov	r2, r0
 8014490:	687b      	ldr	r3, [r7, #4]
 8014492:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 8014494:	4b0a      	ldr	r3, [pc, #40]	; (80144c0 <RegionEU868TxConfig+0x194>)
 8014496:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8014498:	68fa      	ldr	r2, [r7, #12]
 801449a:	8992      	ldrh	r2, [r2, #12]
 801449c:	b2d1      	uxtb	r1, r2
 801449e:	7ffa      	ldrb	r2, [r7, #31]
 80144a0:	4610      	mov	r0, r2
 80144a2:	4798      	blx	r3

    *txPower = txPowerLimited;
 80144a4:	68bb      	ldr	r3, [r7, #8]
 80144a6:	7f7a      	ldrb	r2, [r7, #29]
 80144a8:	701a      	strb	r2, [r3, #0]
    return true;
 80144aa:	2301      	movs	r3, #1
}
 80144ac:	4618      	mov	r0, r3
 80144ae:	3724      	adds	r7, #36	; 0x24
 80144b0:	46bd      	mov	sp, r7
 80144b2:	bd90      	pop	{r4, r7, pc}
 80144b4:	0801b3c4 	.word	0x0801b3c4
 80144b8:	20000c58 	.word	0x20000c58
 80144bc:	20000d90 	.word	0x20000d90
 80144c0:	0801b480 	.word	0x0801b480

080144c4 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80144c4:	b590      	push	{r4, r7, lr}
 80144c6:	b093      	sub	sp, #76	; 0x4c
 80144c8:	af00      	add	r7, sp, #0
 80144ca:	60f8      	str	r0, [r7, #12]
 80144cc:	60b9      	str	r1, [r7, #8]
 80144ce:	607a      	str	r2, [r7, #4]
 80144d0:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 80144d2:	2307      	movs	r3, #7
 80144d4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 80144d8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80144dc:	2200      	movs	r2, #0
 80144de:	601a      	str	r2, [r3, #0]
 80144e0:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 80144e2:	2300      	movs	r3, #0
 80144e4:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 80144e8:	2300      	movs	r3, #0
 80144ea:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 80144ee:	2300      	movs	r3, #0
 80144f0:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 80144f2:	e083      	b.n	80145fc <RegionEU868LinkAdrReq+0x138>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 80144f4:	68fb      	ldr	r3, [r7, #12]
 80144f6:	685a      	ldr	r2, [r3, #4]
 80144f8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80144fc:	4413      	add	r3, r2
 80144fe:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8014502:	4611      	mov	r1, r2
 8014504:	4618      	mov	r0, r3
 8014506:	f7fe feed 	bl	80132e4 <RegionCommonParseLinkAdrReq>
 801450a:	4603      	mov	r3, r0
 801450c:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 8014510:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8014514:	2b00      	cmp	r3, #0
 8014516:	d079      	beq.n	801460c <RegionEU868LinkAdrReq+0x148>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8014518:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801451c:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8014520:	4413      	add	r3, r2
 8014522:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8014526:	2307      	movs	r3, #7
 8014528:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 801452c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014530:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 8014532:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014536:	2b00      	cmp	r3, #0
 8014538:	d109      	bne.n	801454e <RegionEU868LinkAdrReq+0x8a>
 801453a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801453c:	2b00      	cmp	r3, #0
 801453e:	d106      	bne.n	801454e <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 8014540:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014544:	f023 0301 	bic.w	r3, r3, #1
 8014548:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 801454c:	e056      	b.n	80145fc <RegionEU868LinkAdrReq+0x138>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 801454e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014552:	2b00      	cmp	r3, #0
 8014554:	d003      	beq.n	801455e <RegionEU868LinkAdrReq+0x9a>
 8014556:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801455a:	2b05      	cmp	r3, #5
 801455c:	d903      	bls.n	8014566 <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 801455e:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 8014562:	2b06      	cmp	r3, #6
 8014564:	d906      	bls.n	8014574 <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 8014566:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801456a:	f023 0301 	bic.w	r3, r3, #1
 801456e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8014572:	e043      	b.n	80145fc <RegionEU868LinkAdrReq+0x138>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 8014574:	2300      	movs	r3, #0
 8014576:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 801457a:	e03b      	b.n	80145f4 <RegionEU868LinkAdrReq+0x130>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 801457c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8014580:	2b06      	cmp	r3, #6
 8014582:	d117      	bne.n	80145b4 <RegionEU868LinkAdrReq+0xf0>
                {
                    if( NvmCtx.Channels[i].Frequency != 0 )
 8014584:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8014588:	495a      	ldr	r1, [pc, #360]	; (80146f4 <RegionEU868LinkAdrReq+0x230>)
 801458a:	4613      	mov	r3, r2
 801458c:	005b      	lsls	r3, r3, #1
 801458e:	4413      	add	r3, r2
 8014590:	009b      	lsls	r3, r3, #2
 8014592:	440b      	add	r3, r1
 8014594:	681b      	ldr	r3, [r3, #0]
 8014596:	2b00      	cmp	r3, #0
 8014598:	d027      	beq.n	80145ea <RegionEU868LinkAdrReq+0x126>
                    {
                        chMask |= 1 << i;
 801459a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 801459e:	2201      	movs	r2, #1
 80145a0:	fa02 f303 	lsl.w	r3, r2, r3
 80145a4:	b21a      	sxth	r2, r3
 80145a6:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80145a8:	b21b      	sxth	r3, r3
 80145aa:	4313      	orrs	r3, r2
 80145ac:	b21b      	sxth	r3, r3
 80145ae:	b29b      	uxth	r3, r3
 80145b0:	877b      	strh	r3, [r7, #58]	; 0x3a
 80145b2:	e01a      	b.n	80145ea <RegionEU868LinkAdrReq+0x126>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 80145b4:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80145b6:	461a      	mov	r2, r3
 80145b8:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80145bc:	fa42 f303 	asr.w	r3, r2, r3
 80145c0:	f003 0301 	and.w	r3, r3, #1
 80145c4:	2b00      	cmp	r3, #0
 80145c6:	d010      	beq.n	80145ea <RegionEU868LinkAdrReq+0x126>
                        ( NvmCtx.Channels[i].Frequency == 0 ) )
 80145c8:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80145cc:	4949      	ldr	r1, [pc, #292]	; (80146f4 <RegionEU868LinkAdrReq+0x230>)
 80145ce:	4613      	mov	r3, r2
 80145d0:	005b      	lsls	r3, r3, #1
 80145d2:	4413      	add	r3, r2
 80145d4:	009b      	lsls	r3, r3, #2
 80145d6:	440b      	add	r3, r1
 80145d8:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 80145da:	2b00      	cmp	r3, #0
 80145dc:	d105      	bne.n	80145ea <RegionEU868LinkAdrReq+0x126>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 80145de:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80145e2:	f023 0301 	bic.w	r3, r3, #1
 80145e6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 80145ea:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80145ee:	3301      	adds	r3, #1
 80145f0:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80145f4:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80145f8:	2b0f      	cmp	r3, #15
 80145fa:	d9bf      	bls.n	801457c <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 80145fc:	68fb      	ldr	r3, [r7, #12]
 80145fe:	7a1b      	ldrb	r3, [r3, #8]
 8014600:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8014604:	429a      	cmp	r2, r3
 8014606:	f4ff af75 	bcc.w	80144f4 <RegionEU868LinkAdrReq+0x30>
 801460a:	e000      	b.n	801460e <RegionEU868LinkAdrReq+0x14a>
            break; // break loop, since no more request has been found
 801460c:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801460e:	2302      	movs	r3, #2
 8014610:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8014614:	68fb      	ldr	r3, [r7, #12]
 8014616:	7a5b      	ldrb	r3, [r3, #9]
 8014618:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 801461c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8014620:	4618      	mov	r0, r3
 8014622:	f7ff fa4d 	bl	8013ac0 <RegionEU868GetPhyParam>
 8014626:	4603      	mov	r3, r0
 8014628:	633b      	str	r3, [r7, #48]	; 0x30

    linkAdrVerifyParams.Status = status;
 801462a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801462e:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8014630:	68fb      	ldr	r3, [r7, #12]
 8014632:	7a9b      	ldrb	r3, [r3, #10]
 8014634:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8014636:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 801463a:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801463c:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 8014640:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8014642:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8014646:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8014648:	68fb      	ldr	r3, [r7, #12]
 801464a:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801464e:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8014650:	68fb      	ldr	r3, [r7, #12]
 8014652:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8014656:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8014658:	68fb      	ldr	r3, [r7, #12]
 801465a:	7b5b      	ldrb	r3, [r3, #13]
 801465c:	b25b      	sxtb	r3, r3
 801465e:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 8014660:	2310      	movs	r3, #16
 8014662:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 8014664:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 8014668:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801466a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801466c:	b25b      	sxtb	r3, r3
 801466e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 8014672:	2307      	movs	r3, #7
 8014674:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 8014678:	4b1e      	ldr	r3, [pc, #120]	; (80146f4 <RegionEU868LinkAdrReq+0x230>)
 801467a:	62bb      	str	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 801467c:	2307      	movs	r3, #7
 801467e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 8014682:	2300      	movs	r3, #0
 8014684:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8014688:	68fb      	ldr	r3, [r7, #12]
 801468a:	681b      	ldr	r3, [r3, #0]
 801468c:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801468e:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 8014692:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8014696:	1c9a      	adds	r2, r3, #2
 8014698:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 801469c:	1c59      	adds	r1, r3, #1
 801469e:	f107 0010 	add.w	r0, r7, #16
 80146a2:	4623      	mov	r3, r4
 80146a4:	f7fe fe6f 	bl	8013386 <RegionCommonLinkAdrReqVerifyParams>
 80146a8:	4603      	mov	r3, r0
 80146aa:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 80146ae:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80146b2:	2b07      	cmp	r3, #7
 80146b4:	d108      	bne.n	80146c8 <RegionEU868LinkAdrReq+0x204>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) NvmCtx.ChannelsMask, 0, sizeof( NvmCtx.ChannelsMask ) );
 80146b6:	2202      	movs	r2, #2
 80146b8:	2100      	movs	r1, #0
 80146ba:	480f      	ldr	r0, [pc, #60]	; (80146f8 <RegionEU868LinkAdrReq+0x234>)
 80146bc:	f001 fe4a 	bl	8016354 <memset1>
        // Update the channels mask
        NvmCtx.ChannelsMask[0] = chMask;
 80146c0:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80146c2:	4b0c      	ldr	r3, [pc, #48]	; (80146f4 <RegionEU868LinkAdrReq+0x230>)
 80146c4:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 80146c8:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 80146cc:	68bb      	ldr	r3, [r7, #8]
 80146ce:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 80146d0:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 80146d4:	687b      	ldr	r3, [r7, #4]
 80146d6:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 80146d8:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80146dc:	683b      	ldr	r3, [r7, #0]
 80146de:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 80146e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80146e2:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 80146e6:	701a      	strb	r2, [r3, #0]

    return status;
 80146e8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 80146ec:	4618      	mov	r0, r3
 80146ee:	374c      	adds	r7, #76	; 0x4c
 80146f0:	46bd      	mov	sp, r7
 80146f2:	bd90      	pop	{r4, r7, pc}
 80146f4:	20000c58 	.word	0x20000c58
 80146f8:	20000d90 	.word	0x20000d90

080146fc <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 80146fc:	b580      	push	{r7, lr}
 80146fe:	b084      	sub	sp, #16
 8014700:	af00      	add	r7, sp, #0
 8014702:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8014704:	2307      	movs	r3, #7
 8014706:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 8014708:	2300      	movs	r3, #0
 801470a:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 801470c:	687b      	ldr	r3, [r7, #4]
 801470e:	685b      	ldr	r3, [r3, #4]
 8014710:	f107 020e 	add.w	r2, r7, #14
 8014714:	4611      	mov	r1, r2
 8014716:	4618      	mov	r0, r3
 8014718:	f7ff f90e 	bl	8013938 <VerifyRfFreq>
 801471c:	4603      	mov	r3, r0
 801471e:	f083 0301 	eor.w	r3, r3, #1
 8014722:	b2db      	uxtb	r3, r3
 8014724:	2b00      	cmp	r3, #0
 8014726:	d003      	beq.n	8014730 <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 8014728:	7bfb      	ldrb	r3, [r7, #15]
 801472a:	f023 0301 	bic.w	r3, r3, #1
 801472e:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 8014730:	687b      	ldr	r3, [r7, #4]
 8014732:	f993 3000 	ldrsb.w	r3, [r3]
 8014736:	2207      	movs	r2, #7
 8014738:	2100      	movs	r1, #0
 801473a:	4618      	mov	r0, r3
 801473c:	f7fe fc6a 	bl	8013014 <RegionCommonValueInRange>
 8014740:	4603      	mov	r3, r0
 8014742:	2b00      	cmp	r3, #0
 8014744:	d103      	bne.n	801474e <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 8014746:	7bfb      	ldrb	r3, [r7, #15]
 8014748:	f023 0302 	bic.w	r3, r3, #2
 801474c:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 801474e:	687b      	ldr	r3, [r7, #4]
 8014750:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014754:	2205      	movs	r2, #5
 8014756:	2100      	movs	r1, #0
 8014758:	4618      	mov	r0, r3
 801475a:	f7fe fc5b 	bl	8013014 <RegionCommonValueInRange>
 801475e:	4603      	mov	r3, r0
 8014760:	2b00      	cmp	r3, #0
 8014762:	d103      	bne.n	801476c <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8014764:	7bfb      	ldrb	r3, [r7, #15]
 8014766:	f023 0304 	bic.w	r3, r3, #4
 801476a:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 801476c:	7bfb      	ldrb	r3, [r7, #15]
}
 801476e:	4618      	mov	r0, r3
 8014770:	3710      	adds	r7, #16
 8014772:	46bd      	mov	sp, r7
 8014774:	bd80      	pop	{r7, pc}
	...

08014778 <RegionEU868NewChannelReq>:

uint8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8014778:	b580      	push	{r7, lr}
 801477a:	b086      	sub	sp, #24
 801477c:	af00      	add	r7, sp, #0
 801477e:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8014780:	2303      	movs	r3, #3
 8014782:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 8014784:	687b      	ldr	r3, [r7, #4]
 8014786:	681b      	ldr	r3, [r3, #0]
 8014788:	681b      	ldr	r3, [r3, #0]
 801478a:	2b00      	cmp	r3, #0
 801478c:	d114      	bne.n	80147b8 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 801478e:	687b      	ldr	r3, [r7, #4]
 8014790:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8014794:	b2db      	uxtb	r3, r3
 8014796:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 8014798:	f107 0308 	add.w	r3, r7, #8
 801479c:	4618      	mov	r0, r3
 801479e:	f000 f9e5 	bl	8014b6c <RegionEU868ChannelsRemove>
 80147a2:	4603      	mov	r3, r0
 80147a4:	f083 0301 	eor.w	r3, r3, #1
 80147a8:	b2db      	uxtb	r3, r3
 80147aa:	2b00      	cmp	r3, #0
 80147ac:	d03b      	beq.n	8014826 <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 80147ae:	7dfb      	ldrb	r3, [r7, #23]
 80147b0:	f023 0303 	bic.w	r3, r3, #3
 80147b4:	75fb      	strb	r3, [r7, #23]
 80147b6:	e036      	b.n	8014826 <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 80147b8:	687b      	ldr	r3, [r7, #4]
 80147ba:	681b      	ldr	r3, [r3, #0]
 80147bc:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 80147be:	687b      	ldr	r3, [r7, #4]
 80147c0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80147c4:	b2db      	uxtb	r3, r3
 80147c6:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 80147c8:	f107 030c 	add.w	r3, r7, #12
 80147cc:	4618      	mov	r0, r3
 80147ce:	f000 f92f 	bl	8014a30 <RegionEU868ChannelAdd>
 80147d2:	4603      	mov	r3, r0
 80147d4:	2b06      	cmp	r3, #6
 80147d6:	d820      	bhi.n	801481a <RegionEU868NewChannelReq+0xa2>
 80147d8:	a201      	add	r2, pc, #4	; (adr r2, 80147e0 <RegionEU868NewChannelReq+0x68>)
 80147da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80147de:	bf00      	nop
 80147e0:	08014825 	.word	0x08014825
 80147e4:	0801481b 	.word	0x0801481b
 80147e8:	0801481b 	.word	0x0801481b
 80147ec:	0801481b 	.word	0x0801481b
 80147f0:	080147fd 	.word	0x080147fd
 80147f4:	08014807 	.word	0x08014807
 80147f8:	08014811 	.word	0x08014811
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 80147fc:	7dfb      	ldrb	r3, [r7, #23]
 80147fe:	f023 0301 	bic.w	r3, r3, #1
 8014802:	75fb      	strb	r3, [r7, #23]
                break;
 8014804:	e00f      	b.n	8014826 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8014806:	7dfb      	ldrb	r3, [r7, #23]
 8014808:	f023 0302 	bic.w	r3, r3, #2
 801480c:	75fb      	strb	r3, [r7, #23]
                break;
 801480e:	e00a      	b.n	8014826 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 8014810:	7dfb      	ldrb	r3, [r7, #23]
 8014812:	f023 0303 	bic.w	r3, r3, #3
 8014816:	75fb      	strb	r3, [r7, #23]
                break;
 8014818:	e005      	b.n	8014826 <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 801481a:	7dfb      	ldrb	r3, [r7, #23]
 801481c:	f023 0303 	bic.w	r3, r3, #3
 8014820:	75fb      	strb	r3, [r7, #23]
                break;
 8014822:	e000      	b.n	8014826 <RegionEU868NewChannelReq+0xae>
                break;
 8014824:	bf00      	nop
            }
        }
    }

    return status;
 8014826:	7dfb      	ldrb	r3, [r7, #23]
}
 8014828:	4618      	mov	r0, r3
 801482a:	3718      	adds	r7, #24
 801482c:	46bd      	mov	sp, r7
 801482e:	bd80      	pop	{r7, pc}

08014830 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8014830:	b480      	push	{r7}
 8014832:	b083      	sub	sp, #12
 8014834:	af00      	add	r7, sp, #0
 8014836:	6078      	str	r0, [r7, #4]
    return -1;
 8014838:	f04f 33ff 	mov.w	r3, #4294967295
}
 801483c:	4618      	mov	r0, r3
 801483e:	370c      	adds	r7, #12
 8014840:	46bd      	mov	sp, r7
 8014842:	bc80      	pop	{r7}
 8014844:	4770      	bx	lr
	...

08014848 <RegionEU868DlChannelReq>:

uint8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8014848:	b580      	push	{r7, lr}
 801484a:	b084      	sub	sp, #16
 801484c:	af00      	add	r7, sp, #0
 801484e:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8014850:	2303      	movs	r3, #3
 8014852:	73fb      	strb	r3, [r7, #15]
    uint8_t band = 0;
 8014854:	2300      	movs	r3, #0
 8014856:	73bb      	strb	r3, [r7, #14]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 8014858:	687b      	ldr	r3, [r7, #4]
 801485a:	685b      	ldr	r3, [r3, #4]
 801485c:	f107 020e 	add.w	r2, r7, #14
 8014860:	4611      	mov	r1, r2
 8014862:	4618      	mov	r0, r3
 8014864:	f7ff f868 	bl	8013938 <VerifyRfFreq>
 8014868:	4603      	mov	r3, r0
 801486a:	f083 0301 	eor.w	r3, r3, #1
 801486e:	b2db      	uxtb	r3, r3
 8014870:	2b00      	cmp	r3, #0
 8014872:	d003      	beq.n	801487c <RegionEU868DlChannelReq+0x34>
    {
        status &= 0xFE;
 8014874:	7bfb      	ldrb	r3, [r7, #15]
 8014876:	f023 0301 	bic.w	r3, r3, #1
 801487a:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( NvmCtx.Channels[dlChannelReq->ChannelId].Frequency == 0 )
 801487c:	687b      	ldr	r3, [r7, #4]
 801487e:	781b      	ldrb	r3, [r3, #0]
 8014880:	4619      	mov	r1, r3
 8014882:	4a11      	ldr	r2, [pc, #68]	; (80148c8 <RegionEU868DlChannelReq+0x80>)
 8014884:	460b      	mov	r3, r1
 8014886:	005b      	lsls	r3, r3, #1
 8014888:	440b      	add	r3, r1
 801488a:	009b      	lsls	r3, r3, #2
 801488c:	4413      	add	r3, r2
 801488e:	681b      	ldr	r3, [r3, #0]
 8014890:	2b00      	cmp	r3, #0
 8014892:	d103      	bne.n	801489c <RegionEU868DlChannelReq+0x54>
    {
        status &= 0xFD;
 8014894:	7bfb      	ldrb	r3, [r7, #15]
 8014896:	f023 0302 	bic.w	r3, r3, #2
 801489a:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 801489c:	7bfb      	ldrb	r3, [r7, #15]
 801489e:	2b03      	cmp	r3, #3
 80148a0:	d10c      	bne.n	80148bc <RegionEU868DlChannelReq+0x74>
    {
        NvmCtx.Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 80148a2:	687b      	ldr	r3, [r7, #4]
 80148a4:	781b      	ldrb	r3, [r3, #0]
 80148a6:	4618      	mov	r0, r3
 80148a8:	687b      	ldr	r3, [r7, #4]
 80148aa:	685a      	ldr	r2, [r3, #4]
 80148ac:	4906      	ldr	r1, [pc, #24]	; (80148c8 <RegionEU868DlChannelReq+0x80>)
 80148ae:	4603      	mov	r3, r0
 80148b0:	005b      	lsls	r3, r3, #1
 80148b2:	4403      	add	r3, r0
 80148b4:	009b      	lsls	r3, r3, #2
 80148b6:	440b      	add	r3, r1
 80148b8:	3304      	adds	r3, #4
 80148ba:	601a      	str	r2, [r3, #0]
    }

    return status;
 80148bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80148be:	4618      	mov	r0, r3
 80148c0:	3710      	adds	r7, #16
 80148c2:	46bd      	mov	sp, r7
 80148c4:	bd80      	pop	{r7, pc}
 80148c6:	bf00      	nop
 80148c8:	20000c58 	.word	0x20000c58

080148cc <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 80148cc:	b480      	push	{r7}
 80148ce:	b083      	sub	sp, #12
 80148d0:	af00      	add	r7, sp, #0
 80148d2:	4603      	mov	r3, r0
 80148d4:	460a      	mov	r2, r1
 80148d6:	71fb      	strb	r3, [r7, #7]
 80148d8:	4613      	mov	r3, r2
 80148da:	71bb      	strb	r3, [r7, #6]
    return currentDr;
 80148dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80148e0:	4618      	mov	r0, r3
 80148e2:	370c      	adds	r7, #12
 80148e4:	46bd      	mov	sp, r7
 80148e6:	bc80      	pop	{r7}
 80148e8:	4770      	bx	lr
	...

080148ec <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 80148ec:	b580      	push	{r7, lr}
 80148ee:	b098      	sub	sp, #96	; 0x60
 80148f0:	af02      	add	r7, sp, #8
 80148f2:	60f8      	str	r0, [r7, #12]
 80148f4:	60b9      	str	r1, [r7, #8]
 80148f6:	607a      	str	r2, [r7, #4]
 80148f8:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 80148fa:	2300      	movs	r3, #0
 80148fc:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint8_t nbRestrictedChannels = 0;
 8014900:	2300      	movs	r3, #0
 8014902:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 8014906:	2300      	movs	r3, #0
 8014908:	647b      	str	r3, [r7, #68]	; 0x44
 801490a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 801490e:	2200      	movs	r2, #0
 8014910:	601a      	str	r2, [r3, #0]
 8014912:	605a      	str	r2, [r3, #4]
 8014914:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8014916:	230c      	movs	r3, #12
 8014918:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    if( RegionCommonCountChannels( NvmCtx.ChannelsMask, 0, 1 ) == 0 )
 801491c:	2201      	movs	r2, #1
 801491e:	2100      	movs	r1, #0
 8014920:	4840      	ldr	r0, [pc, #256]	; (8014a24 <RegionEU868NextChannel+0x138>)
 8014922:	f7fe fbc8 	bl	80130b6 <RegionCommonCountChannels>
 8014926:	4603      	mov	r3, r0
 8014928:	2b00      	cmp	r3, #0
 801492a:	d108      	bne.n	801493e <RegionEU868NextChannel+0x52>
    { // Reactivate default channels
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801492c:	4b3e      	ldr	r3, [pc, #248]	; (8014a28 <RegionEU868NextChannel+0x13c>)
 801492e:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 8014932:	f043 0307 	orr.w	r3, r3, #7
 8014936:	b29a      	uxth	r2, r3
 8014938:	4b3b      	ldr	r3, [pc, #236]	; (8014a28 <RegionEU868NextChannel+0x13c>)
 801493a:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801493e:	68fb      	ldr	r3, [r7, #12]
 8014940:	7a5b      	ldrb	r3, [r3, #9]
 8014942:	743b      	strb	r3, [r7, #16]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8014944:	68fb      	ldr	r3, [r7, #12]
 8014946:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801494a:	b2db      	uxtb	r3, r3
 801494c:	747b      	strb	r3, [r7, #17]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMask;
 801494e:	4b35      	ldr	r3, [pc, #212]	; (8014a24 <RegionEU868NextChannel+0x138>)
 8014950:	617b      	str	r3, [r7, #20]
    countChannelsParams.Channels = NvmCtx.Channels;
 8014952:	4b35      	ldr	r3, [pc, #212]	; (8014a28 <RegionEU868NextChannel+0x13c>)
 8014954:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Bands = NvmCtx.Bands;
 8014956:	4b35      	ldr	r3, [pc, #212]	; (8014a2c <RegionEU868NextChannel+0x140>)
 8014958:	61fb      	str	r3, [r7, #28]
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 801495a:	2310      	movs	r3, #16
 801495c:	843b      	strh	r3, [r7, #32]
    countChannelsParams.JoinChannels = EU868_JOIN_CHANNELS;
 801495e:	2307      	movs	r3, #7
 8014960:	847b      	strh	r3, [r7, #34]	; 0x22

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8014962:	68fb      	ldr	r3, [r7, #12]
 8014964:	681b      	ldr	r3, [r3, #0]
 8014966:	627b      	str	r3, [r7, #36]	; 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8014968:	68fb      	ldr	r3, [r7, #12]
 801496a:	685b      	ldr	r3, [r3, #4]
 801496c:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801496e:	68fb      	ldr	r3, [r7, #12]
 8014970:	7a9b      	ldrb	r3, [r3, #10]
 8014972:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 8014976:	2306      	movs	r3, #6
 8014978:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801497c:	68fa      	ldr	r2, [r7, #12]
 801497e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8014982:	320c      	adds	r2, #12
 8014984:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014988:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801498c:	68fb      	ldr	r3, [r7, #12]
 801498e:	7d1b      	ldrb	r3, [r3, #20]
 8014990:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8014994:	68fb      	ldr	r3, [r7, #12]
 8014996:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801499a:	68fb      	ldr	r3, [r7, #12]
 801499c:	8adb      	ldrh	r3, [r3, #22]
 801499e:	4619      	mov	r1, r3
 80149a0:	4610      	mov	r0, r2
 80149a2:	f7ff f83f 	bl	8013a24 <GetTimeOnAir>
 80149a6:	4603      	mov	r3, r0
 80149a8:	63fb      	str	r3, [r7, #60]	; 0x3c

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 80149aa:	f107 0310 	add.w	r3, r7, #16
 80149ae:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 80149b0:	f107 0156 	add.w	r1, r7, #86	; 0x56
 80149b4:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80149b8:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80149bc:	687b      	ldr	r3, [r7, #4]
 80149be:	9301      	str	r3, [sp, #4]
 80149c0:	f107 0355 	add.w	r3, r7, #85	; 0x55
 80149c4:	9300      	str	r3, [sp, #0]
 80149c6:	460b      	mov	r3, r1
 80149c8:	6839      	ldr	r1, [r7, #0]
 80149ca:	f7fe fea4 	bl	8013716 <RegionCommonIdentifyChannels>
 80149ce:	4603      	mov	r3, r0
 80149d0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 80149d4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80149d8:	2b00      	cmp	r3, #0
 80149da:	d10f      	bne.n	80149fc <RegionEU868NextChannel+0x110>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 80149dc:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 80149e0:	3b01      	subs	r3, #1
 80149e2:	4619      	mov	r1, r3
 80149e4:	2000      	movs	r0, #0
 80149e6:	f001 fc63 	bl	80162b0 <randr>
 80149ea:	4603      	mov	r3, r0
 80149ec:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80149f0:	4413      	add	r3, r2
 80149f2:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 80149f6:	68bb      	ldr	r3, [r7, #8]
 80149f8:	701a      	strb	r2, [r3, #0]
 80149fa:	e00c      	b.n	8014a16 <RegionEU868NextChannel+0x12a>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 80149fc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014a00:	2b0c      	cmp	r3, #12
 8014a02:	d108      	bne.n	8014a16 <RegionEU868NextChannel+0x12a>
    {
        // Datarate not supported by any channel, restore defaults
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 8014a04:	4b08      	ldr	r3, [pc, #32]	; (8014a28 <RegionEU868NextChannel+0x13c>)
 8014a06:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 8014a0a:	f043 0307 	orr.w	r3, r3, #7
 8014a0e:	b29a      	uxth	r2, r3
 8014a10:	4b05      	ldr	r3, [pc, #20]	; (8014a28 <RegionEU868NextChannel+0x13c>)
 8014a12:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    }
    return status;
 8014a16:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8014a1a:	4618      	mov	r0, r3
 8014a1c:	3758      	adds	r7, #88	; 0x58
 8014a1e:	46bd      	mov	sp, r7
 8014a20:	bd80      	pop	{r7, pc}
 8014a22:	bf00      	nop
 8014a24:	20000d90 	.word	0x20000d90
 8014a28:	20000c58 	.word	0x20000c58
 8014a2c:	20000d18 	.word	0x20000d18

08014a30 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8014a30:	b580      	push	{r7, lr}
 8014a32:	b084      	sub	sp, #16
 8014a34:	af00      	add	r7, sp, #0
 8014a36:	6078      	str	r0, [r7, #4]
    uint8_t band = 0;
 8014a38:	2300      	movs	r3, #0
 8014a3a:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 8014a3c:	2300      	movs	r3, #0
 8014a3e:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8014a40:	2300      	movs	r3, #0
 8014a42:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 8014a44:	687b      	ldr	r3, [r7, #4]
 8014a46:	791b      	ldrb	r3, [r3, #4]
 8014a48:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8014a4a:	7b7b      	ldrb	r3, [r7, #13]
 8014a4c:	2b02      	cmp	r3, #2
 8014a4e:	d801      	bhi.n	8014a54 <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8014a50:	2306      	movs	r3, #6
 8014a52:	e085      	b.n	8014b60 <RegionEU868ChannelAdd+0x130>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 8014a54:	7b7b      	ldrb	r3, [r7, #13]
 8014a56:	2b0f      	cmp	r3, #15
 8014a58:	d901      	bls.n	8014a5e <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014a5a:	2303      	movs	r3, #3
 8014a5c:	e080      	b.n	8014b60 <RegionEU868ChannelAdd+0x130>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8014a5e:	687b      	ldr	r3, [r7, #4]
 8014a60:	681b      	ldr	r3, [r3, #0]
 8014a62:	7a1b      	ldrb	r3, [r3, #8]
 8014a64:	f343 0303 	sbfx	r3, r3, #0, #4
 8014a68:	b25b      	sxtb	r3, r3
 8014a6a:	2207      	movs	r2, #7
 8014a6c:	2100      	movs	r1, #0
 8014a6e:	4618      	mov	r0, r3
 8014a70:	f7fe fad0 	bl	8013014 <RegionCommonValueInRange>
 8014a74:	4603      	mov	r3, r0
 8014a76:	2b00      	cmp	r3, #0
 8014a78:	d101      	bne.n	8014a7e <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 8014a7a:	2301      	movs	r3, #1
 8014a7c:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8014a7e:	687b      	ldr	r3, [r7, #4]
 8014a80:	681b      	ldr	r3, [r3, #0]
 8014a82:	7a1b      	ldrb	r3, [r3, #8]
 8014a84:	f343 1303 	sbfx	r3, r3, #4, #4
 8014a88:	b25b      	sxtb	r3, r3
 8014a8a:	2207      	movs	r2, #7
 8014a8c:	2100      	movs	r1, #0
 8014a8e:	4618      	mov	r0, r3
 8014a90:	f7fe fac0 	bl	8013014 <RegionCommonValueInRange>
 8014a94:	4603      	mov	r3, r0
 8014a96:	2b00      	cmp	r3, #0
 8014a98:	d101      	bne.n	8014a9e <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 8014a9a:	2301      	movs	r3, #1
 8014a9c:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 8014a9e:	687b      	ldr	r3, [r7, #4]
 8014aa0:	681b      	ldr	r3, [r3, #0]
 8014aa2:	7a1b      	ldrb	r3, [r3, #8]
 8014aa4:	f343 0303 	sbfx	r3, r3, #0, #4
 8014aa8:	b25a      	sxtb	r2, r3
 8014aaa:	687b      	ldr	r3, [r7, #4]
 8014aac:	681b      	ldr	r3, [r3, #0]
 8014aae:	7a1b      	ldrb	r3, [r3, #8]
 8014ab0:	f343 1303 	sbfx	r3, r3, #4, #4
 8014ab4:	b25b      	sxtb	r3, r3
 8014ab6:	429a      	cmp	r2, r3
 8014ab8:	dd01      	ble.n	8014abe <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 8014aba:	2301      	movs	r3, #1
 8014abc:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 8014abe:	7bbb      	ldrb	r3, [r7, #14]
 8014ac0:	f083 0301 	eor.w	r3, r3, #1
 8014ac4:	b2db      	uxtb	r3, r3
 8014ac6:	2b00      	cmp	r3, #0
 8014ac8:	d010      	beq.n	8014aec <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8014aca:	687b      	ldr	r3, [r7, #4]
 8014acc:	681b      	ldr	r3, [r3, #0]
 8014ace:	681b      	ldr	r3, [r3, #0]
 8014ad0:	f107 020c 	add.w	r2, r7, #12
 8014ad4:	4611      	mov	r1, r2
 8014ad6:	4618      	mov	r0, r3
 8014ad8:	f7fe ff2e 	bl	8013938 <VerifyRfFreq>
 8014adc:	4603      	mov	r3, r0
 8014ade:	f083 0301 	eor.w	r3, r3, #1
 8014ae2:	b2db      	uxtb	r3, r3
 8014ae4:	2b00      	cmp	r3, #0
 8014ae6:	d001      	beq.n	8014aec <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 8014ae8:	2301      	movs	r3, #1
 8014aea:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8014aec:	7bfb      	ldrb	r3, [r7, #15]
 8014aee:	2b00      	cmp	r3, #0
 8014af0:	d004      	beq.n	8014afc <RegionEU868ChannelAdd+0xcc>
 8014af2:	7bbb      	ldrb	r3, [r7, #14]
 8014af4:	2b00      	cmp	r3, #0
 8014af6:	d001      	beq.n	8014afc <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8014af8:	2306      	movs	r3, #6
 8014afa:	e031      	b.n	8014b60 <RegionEU868ChannelAdd+0x130>
    }
    if( drInvalid == true )
 8014afc:	7bfb      	ldrb	r3, [r7, #15]
 8014afe:	2b00      	cmp	r3, #0
 8014b00:	d001      	beq.n	8014b06 <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 8014b02:	2305      	movs	r3, #5
 8014b04:	e02c      	b.n	8014b60 <RegionEU868ChannelAdd+0x130>
    }
    if( freqInvalid == true )
 8014b06:	7bbb      	ldrb	r3, [r7, #14]
 8014b08:	2b00      	cmp	r3, #0
 8014b0a:	d001      	beq.n	8014b10 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8014b0c:	2304      	movs	r3, #4
 8014b0e:	e027      	b.n	8014b60 <RegionEU868ChannelAdd+0x130>
    }

    memcpy1( ( uint8_t* ) &(NvmCtx.Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( NvmCtx.Channels[id] ) );
 8014b10:	7b7a      	ldrb	r2, [r7, #13]
 8014b12:	4613      	mov	r3, r2
 8014b14:	005b      	lsls	r3, r3, #1
 8014b16:	4413      	add	r3, r2
 8014b18:	009b      	lsls	r3, r3, #2
 8014b1a:	4a13      	ldr	r2, [pc, #76]	; (8014b68 <RegionEU868ChannelAdd+0x138>)
 8014b1c:	1898      	adds	r0, r3, r2
 8014b1e:	687b      	ldr	r3, [r7, #4]
 8014b20:	681b      	ldr	r3, [r3, #0]
 8014b22:	220c      	movs	r2, #12
 8014b24:	4619      	mov	r1, r3
 8014b26:	f001 fbda 	bl	80162de <memcpy1>
    NvmCtx.Channels[id].Band = band;
 8014b2a:	7b7a      	ldrb	r2, [r7, #13]
 8014b2c:	7b38      	ldrb	r0, [r7, #12]
 8014b2e:	490e      	ldr	r1, [pc, #56]	; (8014b68 <RegionEU868ChannelAdd+0x138>)
 8014b30:	4613      	mov	r3, r2
 8014b32:	005b      	lsls	r3, r3, #1
 8014b34:	4413      	add	r3, r2
 8014b36:	009b      	lsls	r3, r3, #2
 8014b38:	440b      	add	r3, r1
 8014b3a:	3309      	adds	r3, #9
 8014b3c:	4602      	mov	r2, r0
 8014b3e:	701a      	strb	r2, [r3, #0]
    NvmCtx.ChannelsMask[0] |= ( 1 << id );
 8014b40:	4b09      	ldr	r3, [pc, #36]	; (8014b68 <RegionEU868ChannelAdd+0x138>)
 8014b42:	f8b3 3138 	ldrh.w	r3, [r3, #312]	; 0x138
 8014b46:	b21a      	sxth	r2, r3
 8014b48:	7b7b      	ldrb	r3, [r7, #13]
 8014b4a:	2101      	movs	r1, #1
 8014b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8014b50:	b21b      	sxth	r3, r3
 8014b52:	4313      	orrs	r3, r2
 8014b54:	b21b      	sxth	r3, r3
 8014b56:	b29a      	uxth	r2, r3
 8014b58:	4b03      	ldr	r3, [pc, #12]	; (8014b68 <RegionEU868ChannelAdd+0x138>)
 8014b5a:	f8a3 2138 	strh.w	r2, [r3, #312]	; 0x138
    return LORAMAC_STATUS_OK;
 8014b5e:	2300      	movs	r3, #0
}
 8014b60:	4618      	mov	r0, r3
 8014b62:	3710      	adds	r7, #16
 8014b64:	46bd      	mov	sp, r7
 8014b66:	bd80      	pop	{r7, pc}
 8014b68:	20000c58 	.word	0x20000c58

08014b6c <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8014b6c:	b580      	push	{r7, lr}
 8014b6e:	b086      	sub	sp, #24
 8014b70:	af00      	add	r7, sp, #0
 8014b72:	6078      	str	r0, [r7, #4]
    uint8_t id = channelRemove->ChannelId;
 8014b74:	687b      	ldr	r3, [r7, #4]
 8014b76:	781b      	ldrb	r3, [r3, #0]
 8014b78:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 8014b7a:	7dfb      	ldrb	r3, [r7, #23]
 8014b7c:	2b02      	cmp	r3, #2
 8014b7e:	d801      	bhi.n	8014b84 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 8014b80:	2300      	movs	r3, #0
 8014b82:	e012      	b.n	8014baa <RegionEU868ChannelsRemove+0x3e>
    }

    // Remove the channel from the list of channels
    NvmCtx.Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8014b84:	7dfa      	ldrb	r2, [r7, #23]
 8014b86:	490b      	ldr	r1, [pc, #44]	; (8014bb4 <RegionEU868ChannelsRemove+0x48>)
 8014b88:	4613      	mov	r3, r2
 8014b8a:	005b      	lsls	r3, r3, #1
 8014b8c:	4413      	add	r3, r2
 8014b8e:	009b      	lsls	r3, r3, #2
 8014b90:	440b      	add	r3, r1
 8014b92:	461a      	mov	r2, r3
 8014b94:	2300      	movs	r3, #0
 8014b96:	6013      	str	r3, [r2, #0]
 8014b98:	6053      	str	r3, [r2, #4]
 8014b9a:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( NvmCtx.ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 8014b9c:	7dfb      	ldrb	r3, [r7, #23]
 8014b9e:	2210      	movs	r2, #16
 8014ba0:	4619      	mov	r1, r3
 8014ba2:	4805      	ldr	r0, [pc, #20]	; (8014bb8 <RegionEU868ChannelsRemove+0x4c>)
 8014ba4:	f7fe fa53 	bl	801304e <RegionCommonChanDisable>
 8014ba8:	4603      	mov	r3, r0
}
 8014baa:	4618      	mov	r0, r3
 8014bac:	3718      	adds	r7, #24
 8014bae:	46bd      	mov	sp, r7
 8014bb0:	bd80      	pop	{r7, pc}
 8014bb2:	bf00      	nop
 8014bb4:	20000c58 	.word	0x20000c58
 8014bb8:	20000d90 	.word	0x20000d90

08014bbc <RegionEU868SetContinuousWave>:

void RegionEU868SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8014bbc:	b580      	push	{r7, lr}
 8014bbe:	b084      	sub	sp, #16
 8014bc0:	af00      	add	r7, sp, #0
 8014bc2:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8014bca:	687b      	ldr	r3, [r7, #4]
 8014bcc:	781b      	ldrb	r3, [r3, #0]
 8014bce:	4619      	mov	r1, r3
 8014bd0:	4a1e      	ldr	r2, [pc, #120]	; (8014c4c <RegionEU868SetContinuousWave+0x90>)
 8014bd2:	460b      	mov	r3, r1
 8014bd4:	005b      	lsls	r3, r3, #1
 8014bd6:	440b      	add	r3, r1
 8014bd8:	009b      	lsls	r3, r3, #2
 8014bda:	4413      	add	r3, r2
 8014bdc:	3309      	adds	r3, #9
 8014bde:	781b      	ldrb	r3, [r3, #0]
 8014be0:	4619      	mov	r1, r3
 8014be2:	4a1a      	ldr	r2, [pc, #104]	; (8014c4c <RegionEU868SetContinuousWave+0x90>)
 8014be4:	460b      	mov	r3, r1
 8014be6:	009b      	lsls	r3, r3, #2
 8014be8:	440b      	add	r3, r1
 8014bea:	009b      	lsls	r3, r3, #2
 8014bec:	4413      	add	r3, r2
 8014bee:	33c2      	adds	r3, #194	; 0xc2
 8014bf0:	f993 1000 	ldrsb.w	r1, [r3]
 8014bf4:	687b      	ldr	r3, [r7, #4]
 8014bf6:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8014bfa:	4b15      	ldr	r3, [pc, #84]	; (8014c50 <RegionEU868SetContinuousWave+0x94>)
 8014bfc:	f7fe fe80 	bl	8013900 <LimitTxPower>
 8014c00:	4603      	mov	r3, r0
 8014c02:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8014c04:	2300      	movs	r3, #0
 8014c06:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 8014c08:	687b      	ldr	r3, [r7, #4]
 8014c0a:	781b      	ldrb	r3, [r3, #0]
 8014c0c:	4619      	mov	r1, r3
 8014c0e:	4a0f      	ldr	r2, [pc, #60]	; (8014c4c <RegionEU868SetContinuousWave+0x90>)
 8014c10:	460b      	mov	r3, r1
 8014c12:	005b      	lsls	r3, r3, #1
 8014c14:	440b      	add	r3, r1
 8014c16:	009b      	lsls	r3, r3, #2
 8014c18:	4413      	add	r3, r2
 8014c1a:	681b      	ldr	r3, [r3, #0]
 8014c1c:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 8014c1e:	687b      	ldr	r3, [r7, #4]
 8014c20:	6859      	ldr	r1, [r3, #4]
 8014c22:	687b      	ldr	r3, [r7, #4]
 8014c24:	689a      	ldr	r2, [r3, #8]
 8014c26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014c2a:	4618      	mov	r0, r3
 8014c2c:	f7fe fc88 	bl	8013540 <RegionCommonComputeTxPower>
 8014c30:	4603      	mov	r3, r0
 8014c32:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8014c34:	4b07      	ldr	r3, [pc, #28]	; (8014c54 <RegionEU868SetContinuousWave+0x98>)
 8014c36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014c38:	687a      	ldr	r2, [r7, #4]
 8014c3a:	8992      	ldrh	r2, [r2, #12]
 8014c3c:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8014c40:	68b8      	ldr	r0, [r7, #8]
 8014c42:	4798      	blx	r3
}
 8014c44:	bf00      	nop
 8014c46:	3710      	adds	r7, #16
 8014c48:	46bd      	mov	sp, r7
 8014c4a:	bd80      	pop	{r7, pc}
 8014c4c:	20000c58 	.word	0x20000c58
 8014c50:	20000d90 	.word	0x20000d90
 8014c54:	0801b480 	.word	0x0801b480

08014c58 <RegionEU868ApplyDrOffset>:

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8014c58:	b480      	push	{r7}
 8014c5a:	b085      	sub	sp, #20
 8014c5c:	af00      	add	r7, sp, #0
 8014c5e:	4603      	mov	r3, r0
 8014c60:	71fb      	strb	r3, [r7, #7]
 8014c62:	460b      	mov	r3, r1
 8014c64:	71bb      	strb	r3, [r7, #6]
 8014c66:	4613      	mov	r3, r2
 8014c68:	717b      	strb	r3, [r7, #5]
    int8_t datarate = dr - drOffset;
 8014c6a:	79ba      	ldrb	r2, [r7, #6]
 8014c6c:	797b      	ldrb	r3, [r7, #5]
 8014c6e:	1ad3      	subs	r3, r2, r3
 8014c70:	b2db      	uxtb	r3, r3
 8014c72:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8014c74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	da01      	bge.n	8014c80 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 8014c7c:	2300      	movs	r3, #0
 8014c7e:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 8014c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8014c82:	4618      	mov	r0, r3
 8014c84:	3714      	adds	r7, #20
 8014c86:	46bd      	mov	sp, r7
 8014c88:	bc80      	pop	{r7}
 8014c8a:	4770      	bx	lr

08014c8c <GetNextLowerTxDr>:
 */
static RegionUS915NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 8014c8c:	b480      	push	{r7}
 8014c8e:	b085      	sub	sp, #20
 8014c90:	af00      	add	r7, sp, #0
 8014c92:	4603      	mov	r3, r0
 8014c94:	460a      	mov	r2, r1
 8014c96:	71fb      	strb	r3, [r7, #7]
 8014c98:	4613      	mov	r3, r2
 8014c9a:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 8014c9c:	2300      	movs	r3, #0
 8014c9e:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 8014ca0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8014ca4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014ca8:	429a      	cmp	r2, r3
 8014caa:	d102      	bne.n	8014cb2 <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 8014cac:	79bb      	ldrb	r3, [r7, #6]
 8014cae:	73fb      	strb	r3, [r7, #15]
 8014cb0:	e002      	b.n	8014cb8 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 8014cb2:	79fb      	ldrb	r3, [r7, #7]
 8014cb4:	3b01      	subs	r3, #1
 8014cb6:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 8014cb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014cbc:	4618      	mov	r0, r3
 8014cbe:	3714      	adds	r7, #20
 8014cc0:	46bd      	mov	sp, r7
 8014cc2:	bc80      	pop	{r7}
 8014cc4:	4770      	bx	lr

08014cc6 <FindAvailable125kHzChannels>:
 * \param [OUT] availableChannels Number of available 125 kHz channels.
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint8_t* findAvailableChannelsIndex, uint16_t channelMaskRemaining, uint8_t* availableChannels )
{
 8014cc6:	b480      	push	{r7}
 8014cc8:	b087      	sub	sp, #28
 8014cca:	af00      	add	r7, sp, #0
 8014ccc:	60f8      	str	r0, [r7, #12]
 8014cce:	460b      	mov	r3, r1
 8014cd0:	607a      	str	r2, [r7, #4]
 8014cd2:	817b      	strh	r3, [r7, #10]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 8014cd4:	68fb      	ldr	r3, [r7, #12]
 8014cd6:	2b00      	cmp	r3, #0
 8014cd8:	d002      	beq.n	8014ce0 <FindAvailable125kHzChannels+0x1a>
 8014cda:	687b      	ldr	r3, [r7, #4]
 8014cdc:	2b00      	cmp	r3, #0
 8014cde:	d101      	bne.n	8014ce4 <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014ce0:	2303      	movs	r3, #3
 8014ce2:	e021      	b.n	8014d28 <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	2200      	movs	r2, #0
 8014ce8:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8014cea:	2300      	movs	r3, #0
 8014cec:	75fb      	strb	r3, [r7, #23]
 8014cee:	e017      	b.n	8014d20 <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( channelMaskRemaining & ( 1 << i ) ) != 0 )
 8014cf0:	897a      	ldrh	r2, [r7, #10]
 8014cf2:	7dfb      	ldrb	r3, [r7, #23]
 8014cf4:	fa42 f303 	asr.w	r3, r2, r3
 8014cf8:	f003 0301 	and.w	r3, r3, #1
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	d00c      	beq.n	8014d1a <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	781b      	ldrb	r3, [r3, #0]
 8014d04:	461a      	mov	r2, r3
 8014d06:	68fb      	ldr	r3, [r7, #12]
 8014d08:	4413      	add	r3, r2
 8014d0a:	7dfa      	ldrb	r2, [r7, #23]
 8014d0c:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 8014d0e:	687b      	ldr	r3, [r7, #4]
 8014d10:	781b      	ldrb	r3, [r3, #0]
 8014d12:	3301      	adds	r3, #1
 8014d14:	b2da      	uxtb	r2, r3
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 8014d1a:	7dfb      	ldrb	r3, [r7, #23]
 8014d1c:	3301      	adds	r3, #1
 8014d1e:	75fb      	strb	r3, [r7, #23]
 8014d20:	7dfb      	ldrb	r3, [r7, #23]
 8014d22:	2b07      	cmp	r3, #7
 8014d24:	d9e4      	bls.n	8014cf0 <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 8014d26:	2300      	movs	r3, #0
}
 8014d28:	4618      	mov	r0, r3
 8014d2a:	371c      	adds	r7, #28
 8014d2c:	46bd      	mov	sp, r7
 8014d2e:	bc80      	pop	{r7}
 8014d30:	4770      	bx	lr
	...

08014d34 <ComputeNext125kHzJoinChannel>:
 * \param [OUT] newChannelIndex Index of available channel.
 *
 * \retval Status
 */
static LoRaMacStatus_t ComputeNext125kHzJoinChannel( uint8_t* newChannelIndex )
{
 8014d34:	b590      	push	{r4, r7, lr}
 8014d36:	b087      	sub	sp, #28
 8014d38:	af00      	add	r7, sp, #0
 8014d3a:	6078      	str	r0, [r7, #4]
    uint8_t currentChannelsMaskRemainingIndex;
    uint16_t channelMaskRemaining;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 8014d3c:	2300      	movs	r3, #0
 8014d3e:	60fb      	str	r3, [r7, #12]
 8014d40:	2300      	movs	r3, #0
 8014d42:	613b      	str	r3, [r7, #16]
    uint8_t availableChannels = 0;
 8014d44:	2300      	movs	r3, #0
 8014d46:	72fb      	strb	r3, [r7, #11]
    uint8_t startIndex = NvmCtx.JoinChannelGroupsCurrentIndex;
 8014d48:	4b32      	ldr	r3, [pc, #200]	; (8014e14 <ComputeNext125kHzJoinChannel+0xe0>)
 8014d4a:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 8014d4e:	757b      	strb	r3, [r7, #21]

    // Null pointer check
    if( newChannelIndex == NULL )
 8014d50:	687b      	ldr	r3, [r7, #4]
 8014d52:	2b00      	cmp	r3, #0
 8014d54:	d101      	bne.n	8014d5a <ComputeNext125kHzJoinChannel+0x26>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8014d56:	2303      	movs	r3, #3
 8014d58:	e057      	b.n	8014e0a <ComputeNext125kHzJoinChannel+0xd6>
    }

    do {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelsMaskRemainingIndex = (uint8_t) startIndex / 2;
 8014d5a:	7d7b      	ldrb	r3, [r7, #21]
 8014d5c:	085b      	lsrs	r3, r3, #1
 8014d5e:	753b      	strb	r3, [r7, #20]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 8014d60:	7d7b      	ldrb	r3, [r7, #21]
 8014d62:	f003 0301 	and.w	r3, r3, #1
 8014d66:	b2db      	uxtb	r3, r3
 8014d68:	2b00      	cmp	r3, #0
 8014d6a:	d108      	bne.n	8014d7e <ComputeNext125kHzJoinChannel+0x4a>
        {
            channelMaskRemaining = ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] & 0x00FF );
 8014d6c:	7d3b      	ldrb	r3, [r7, #20]
 8014d6e:	4a29      	ldr	r2, [pc, #164]	; (8014e14 <ComputeNext125kHzJoinChannel+0xe0>)
 8014d70:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8014d74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014d78:	b2db      	uxtb	r3, r3
 8014d7a:	82fb      	strh	r3, [r7, #22]
 8014d7c:	e007      	b.n	8014d8e <ComputeNext125kHzJoinChannel+0x5a>
        }
        else
        {
            channelMaskRemaining = ( ( NvmCtx.ChannelsMaskRemaining[currentChannelsMaskRemainingIndex] >> 8 ) & 0x00FF );
 8014d7e:	7d3b      	ldrb	r3, [r7, #20]
 8014d80:	4a24      	ldr	r2, [pc, #144]	; (8014e14 <ComputeNext125kHzJoinChannel+0xe0>)
 8014d82:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8014d86:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8014d8a:	0a1b      	lsrs	r3, r3, #8
 8014d8c:	82fb      	strh	r3, [r7, #22]
        }


        if( FindAvailable125kHzChannels( findAvailableChannelsIndex, channelMaskRemaining, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 8014d8e:	f107 020b 	add.w	r2, r7, #11
 8014d92:	8af9      	ldrh	r1, [r7, #22]
 8014d94:	f107 030c 	add.w	r3, r7, #12
 8014d98:	4618      	mov	r0, r3
 8014d9a:	f7ff ff94 	bl	8014cc6 <FindAvailable125kHzChannels>
 8014d9e:	4603      	mov	r3, r0
 8014da0:	2b03      	cmp	r3, #3
 8014da2:	d101      	bne.n	8014da8 <ComputeNext125kHzJoinChannel+0x74>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8014da4:	2303      	movs	r3, #3
 8014da6:	e030      	b.n	8014e0a <ComputeNext125kHzJoinChannel+0xd6>
        }

        if ( availableChannels > 0 )
 8014da8:	7afb      	ldrb	r3, [r7, #11]
 8014daa:	2b00      	cmp	r3, #0
 8014dac:	d012      	beq.n	8014dd4 <ComputeNext125kHzJoinChannel+0xa0>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 8014dae:	7d7b      	ldrb	r3, [r7, #21]
 8014db0:	00db      	lsls	r3, r3, #3
 8014db2:	b2dc      	uxtb	r4, r3
 8014db4:	7afb      	ldrb	r3, [r7, #11]
 8014db6:	3b01      	subs	r3, #1
 8014db8:	4619      	mov	r1, r3
 8014dba:	2000      	movs	r0, #0
 8014dbc:	f001 fa78 	bl	80162b0 <randr>
 8014dc0:	4603      	mov	r3, r0
 8014dc2:	f107 0218 	add.w	r2, r7, #24
 8014dc6:	4413      	add	r3, r2
 8014dc8:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8014dcc:	4423      	add	r3, r4
 8014dce:	b2da      	uxtb	r2, r3
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 8014dd4:	7d7b      	ldrb	r3, [r7, #21]
 8014dd6:	3301      	adds	r3, #1
 8014dd8:	757b      	strb	r3, [r7, #21]
        if ( startIndex > 7 )
 8014dda:	7d7b      	ldrb	r3, [r7, #21]
 8014ddc:	2b07      	cmp	r3, #7
 8014dde:	d901      	bls.n	8014de4 <ComputeNext125kHzJoinChannel+0xb0>
        {
            startIndex = 0;
 8014de0:	2300      	movs	r3, #0
 8014de2:	757b      	strb	r3, [r7, #21]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != NvmCtx.JoinChannelGroupsCurrentIndex ) );
 8014de4:	7afb      	ldrb	r3, [r7, #11]
 8014de6:	2b00      	cmp	r3, #0
 8014de8:	d105      	bne.n	8014df6 <ComputeNext125kHzJoinChannel+0xc2>
 8014dea:	4b0a      	ldr	r3, [pc, #40]	; (8014e14 <ComputeNext125kHzJoinChannel+0xe0>)
 8014dec:	f893 3398 	ldrb.w	r3, [r3, #920]	; 0x398
 8014df0:	7d7a      	ldrb	r2, [r7, #21]
 8014df2:	429a      	cmp	r2, r3
 8014df4:	d1b1      	bne.n	8014d5a <ComputeNext125kHzJoinChannel+0x26>

    if ( availableChannels > 0 )
 8014df6:	7afb      	ldrb	r3, [r7, #11]
 8014df8:	2b00      	cmp	r3, #0
 8014dfa:	d005      	beq.n	8014e08 <ComputeNext125kHzJoinChannel+0xd4>
    {
        NvmCtx.JoinChannelGroupsCurrentIndex = startIndex;
 8014dfc:	4a05      	ldr	r2, [pc, #20]	; (8014e14 <ComputeNext125kHzJoinChannel+0xe0>)
 8014dfe:	7d7b      	ldrb	r3, [r7, #21]
 8014e00:	f882 3398 	strb.w	r3, [r2, #920]	; 0x398
        return LORAMAC_STATUS_OK;
 8014e04:	2300      	movs	r3, #0
 8014e06:	e000      	b.n	8014e0a <ComputeNext125kHzJoinChannel+0xd6>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 8014e08:	2303      	movs	r3, #3
}
 8014e0a:	4618      	mov	r0, r3
 8014e0c:	371c      	adds	r7, #28
 8014e0e:	46bd      	mov	sp, r7
 8014e10:	bd90      	pop	{r4, r7, pc}
 8014e12:	bf00      	nop
 8014e14:	20000d94 	.word	0x20000d94

08014e18 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 8014e18:	b480      	push	{r7}
 8014e1a:	b083      	sub	sp, #12
 8014e1c:	af00      	add	r7, sp, #0
 8014e1e:	6078      	str	r0, [r7, #4]
    switch( BandwidthsUS915[drIndex] )
 8014e20:	4a09      	ldr	r2, [pc, #36]	; (8014e48 <GetBandwidth+0x30>)
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8014e28:	4a08      	ldr	r2, [pc, #32]	; (8014e4c <GetBandwidth+0x34>)
 8014e2a:	4293      	cmp	r3, r2
 8014e2c:	d004      	beq.n	8014e38 <GetBandwidth+0x20>
 8014e2e:	4a08      	ldr	r2, [pc, #32]	; (8014e50 <GetBandwidth+0x38>)
 8014e30:	4293      	cmp	r3, r2
 8014e32:	d003      	beq.n	8014e3c <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 8014e34:	2300      	movs	r3, #0
 8014e36:	e002      	b.n	8014e3e <GetBandwidth+0x26>
        case 250000:
            return 1;
 8014e38:	2301      	movs	r3, #1
 8014e3a:	e000      	b.n	8014e3e <GetBandwidth+0x26>
        case 500000:
            return 2;
 8014e3c:	2302      	movs	r3, #2
    }
}
 8014e3e:	4618      	mov	r0, r3
 8014e40:	370c      	adds	r7, #12
 8014e42:	46bd      	mov	sp, r7
 8014e44:	bc80      	pop	{r7}
 8014e46:	4770      	bx	lr
 8014e48:	0801b40c 	.word	0x0801b40c
 8014e4c:	0003d090 	.word	0x0003d090
 8014e50:	0007a120 	.word	0x0007a120

08014e54 <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 8014e54:	b580      	push	{r7, lr}
 8014e56:	b084      	sub	sp, #16
 8014e58:	af00      	add	r7, sp, #0
 8014e5a:	603b      	str	r3, [r7, #0]
 8014e5c:	4603      	mov	r3, r0
 8014e5e:	71fb      	strb	r3, [r7, #7]
 8014e60:	460b      	mov	r3, r1
 8014e62:	71bb      	strb	r3, [r7, #6]
 8014e64:	4613      	mov	r3, r2
 8014e66:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8014e68:	79fb      	ldrb	r3, [r7, #7]
 8014e6a:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 8014e6c:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8014e70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014e74:	4293      	cmp	r3, r2
 8014e76:	bfb8      	it	lt
 8014e78:	4613      	movlt	r3, r2
 8014e7a:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 8014e7c:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8014e80:	2b04      	cmp	r3, #4
 8014e82:	d106      	bne.n	8014e92 <LimitTxPower+0x3e>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 8014e84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014e88:	2b02      	cmp	r3, #2
 8014e8a:	bfb8      	it	lt
 8014e8c:	2302      	movlt	r3, #2
 8014e8e:	73fb      	strb	r3, [r7, #15]
 8014e90:	e00d      	b.n	8014eae <LimitTxPower+0x5a>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 8014e92:	2204      	movs	r2, #4
 8014e94:	2100      	movs	r1, #0
 8014e96:	6838      	ldr	r0, [r7, #0]
 8014e98:	f7fe f90d 	bl	80130b6 <RegionCommonCountChannels>
 8014e9c:	4603      	mov	r3, r0
 8014e9e:	2b31      	cmp	r3, #49	; 0x31
 8014ea0:	d805      	bhi.n	8014eae <LimitTxPower+0x5a>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 8014ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014ea6:	2b05      	cmp	r3, #5
 8014ea8:	bfb8      	it	lt
 8014eaa:	2305      	movlt	r3, #5
 8014eac:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 8014eae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014eb2:	4618      	mov	r0, r3
 8014eb4:	3710      	adds	r7, #16
 8014eb6:	46bd      	mov	sp, r7
 8014eb8:	bd80      	pop	{r7, pc}
	...

08014ebc <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 8014ebc:	b580      	push	{r7, lr}
 8014ebe:	b082      	sub	sp, #8
 8014ec0:	af00      	add	r7, sp, #0
 8014ec2:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 8014ec4:	4b18      	ldr	r3, [pc, #96]	; (8014f28 <VerifyRfFreq+0x6c>)
 8014ec6:	6a1b      	ldr	r3, [r3, #32]
 8014ec8:	6878      	ldr	r0, [r7, #4]
 8014eca:	4798      	blx	r3
 8014ecc:	4603      	mov	r3, r0
 8014ece:	f083 0301 	eor.w	r3, r3, #1
 8014ed2:	b2db      	uxtb	r3, r3
 8014ed4:	2b00      	cmp	r3, #0
 8014ed6:	d001      	beq.n	8014edc <VerifyRfFreq+0x20>
    {
        return false;
 8014ed8:	2300      	movs	r3, #0
 8014eda:	e021      	b.n	8014f20 <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 8014edc:	687b      	ldr	r3, [r7, #4]
 8014ede:	4a13      	ldr	r2, [pc, #76]	; (8014f2c <VerifyRfFreq+0x70>)
 8014ee0:	4293      	cmp	r3, r2
 8014ee2:	d910      	bls.n	8014f06 <VerifyRfFreq+0x4a>
 8014ee4:	687b      	ldr	r3, [r7, #4]
 8014ee6:	4a12      	ldr	r2, [pc, #72]	; (8014f30 <VerifyRfFreq+0x74>)
 8014ee8:	4293      	cmp	r3, r2
 8014eea:	d80c      	bhi.n	8014f06 <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 8014eec:	687a      	ldr	r2, [r7, #4]
 8014eee:	4b11      	ldr	r3, [pc, #68]	; (8014f34 <VerifyRfFreq+0x78>)
 8014ef0:	4413      	add	r3, r2
 8014ef2:	4a11      	ldr	r2, [pc, #68]	; (8014f38 <VerifyRfFreq+0x7c>)
 8014ef4:	fba2 1203 	umull	r1, r2, r2, r3
 8014ef8:	0c92      	lsrs	r2, r2, #18
 8014efa:	4910      	ldr	r1, [pc, #64]	; (8014f3c <VerifyRfFreq+0x80>)
 8014efc:	fb01 f202 	mul.w	r2, r1, r2
 8014f00:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 8014f02:	2a00      	cmp	r2, #0
 8014f04:	d001      	beq.n	8014f0a <VerifyRfFreq+0x4e>
    {
        return false;
 8014f06:	2300      	movs	r3, #0
 8014f08:	e00a      	b.n	8014f20 <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 8014f0a:	687b      	ldr	r3, [r7, #4]
 8014f0c:	4a0c      	ldr	r2, [pc, #48]	; (8014f40 <VerifyRfFreq+0x84>)
 8014f0e:	4293      	cmp	r3, r2
 8014f10:	d903      	bls.n	8014f1a <VerifyRfFreq+0x5e>
 8014f12:	687b      	ldr	r3, [r7, #4]
 8014f14:	4a06      	ldr	r2, [pc, #24]	; (8014f30 <VerifyRfFreq+0x74>)
 8014f16:	4293      	cmp	r3, r2
 8014f18:	d901      	bls.n	8014f1e <VerifyRfFreq+0x62>
    {
        return false;
 8014f1a:	2300      	movs	r3, #0
 8014f1c:	e000      	b.n	8014f20 <VerifyRfFreq+0x64>
    }
    return true;
 8014f1e:	2301      	movs	r3, #1
}
 8014f20:	4618      	mov	r0, r3
 8014f22:	3708      	adds	r7, #8
 8014f24:	46bd      	mov	sp, r7
 8014f26:	bd80      	pop	{r7, pc}
 8014f28:	0801b480 	.word	0x0801b480
 8014f2c:	3708709f 	.word	0x3708709f
 8014f30:	374886e0 	.word	0x374886e0
 8014f34:	c8f78f60 	.word	0xc8f78f60
 8014f38:	6fd91d85 	.word	0x6fd91d85
 8014f3c:	000927c0 	.word	0x000927c0
 8014f40:	35c8015f 	.word	0x35c8015f

08014f44 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 8014f44:	b590      	push	{r4, r7, lr}
 8014f46:	b089      	sub	sp, #36	; 0x24
 8014f48:	af04      	add	r7, sp, #16
 8014f4a:	4603      	mov	r3, r0
 8014f4c:	460a      	mov	r2, r1
 8014f4e:	71fb      	strb	r3, [r7, #7]
 8014f50:	4613      	mov	r3, r2
 8014f52:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 8014f54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014f58:	4a0f      	ldr	r2, [pc, #60]	; (8014f98 <GetTimeOnAir+0x54>)
 8014f5a:	5cd3      	ldrb	r3, [r2, r3]
 8014f5c:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = GetBandwidth( datarate );
 8014f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8014f62:	4618      	mov	r0, r3
 8014f64:	f7ff ff58 	bl	8014e18 <GetBandwidth>
 8014f68:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8014f6a:	4b0c      	ldr	r3, [pc, #48]	; (8014f9c <GetTimeOnAir+0x58>)
 8014f6c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8014f6e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8014f72:	88bb      	ldrh	r3, [r7, #4]
 8014f74:	b2db      	uxtb	r3, r3
 8014f76:	2101      	movs	r1, #1
 8014f78:	9103      	str	r1, [sp, #12]
 8014f7a:	9302      	str	r3, [sp, #8]
 8014f7c:	2300      	movs	r3, #0
 8014f7e:	9301      	str	r3, [sp, #4]
 8014f80:	2308      	movs	r3, #8
 8014f82:	9300      	str	r3, [sp, #0]
 8014f84:	2301      	movs	r3, #1
 8014f86:	68b9      	ldr	r1, [r7, #8]
 8014f88:	2001      	movs	r0, #1
 8014f8a:	47a0      	blx	r4
 8014f8c:	4603      	mov	r3, r0
}
 8014f8e:	4618      	mov	r0, r3
 8014f90:	3714      	adds	r7, #20
 8014f92:	46bd      	mov	sp, r7
 8014f94:	bd90      	pop	{r4, r7, pc}
 8014f96:	bf00      	nop
 8014f98:	0801b3fc 	.word	0x0801b3fc
 8014f9c:	0801b480 	.word	0x0801b480

08014fa0 <RegionUS915GetPhyParam>:

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 8014fa0:	b580      	push	{r7, lr}
 8014fa2:	b084      	sub	sp, #16
 8014fa4:	af00      	add	r7, sp, #0
 8014fa6:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8014fa8:	2300      	movs	r3, #0
 8014faa:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 8014fac:	687b      	ldr	r3, [r7, #4]
 8014fae:	781b      	ldrb	r3, [r3, #0]
 8014fb0:	3b01      	subs	r3, #1
 8014fb2:	2b38      	cmp	r3, #56	; 0x38
 8014fb4:	f200 8124 	bhi.w	8015200 <RegionUS915GetPhyParam+0x260>
 8014fb8:	a201      	add	r2, pc, #4	; (adr r2, 8014fc0 <RegionUS915GetPhyParam+0x20>)
 8014fba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014fbe:	bf00      	nop
 8014fc0:	080150a5 	.word	0x080150a5
 8014fc4:	080150ab 	.word	0x080150ab
 8014fc8:	08015201 	.word	0x08015201
 8014fcc:	08015201 	.word	0x08015201
 8014fd0:	08015201 	.word	0x08015201
 8014fd4:	080150b1 	.word	0x080150b1
 8014fd8:	08015201 	.word	0x08015201
 8014fdc:	080150cb 	.word	0x080150cb
 8014fe0:	08015201 	.word	0x08015201
 8014fe4:	080150d1 	.word	0x080150d1
 8014fe8:	080150d7 	.word	0x080150d7
 8014fec:	080150dd 	.word	0x080150dd
 8014ff0:	080150e3 	.word	0x080150e3
 8014ff4:	080150f3 	.word	0x080150f3
 8014ff8:	08015103 	.word	0x08015103
 8014ffc:	08015109 	.word	0x08015109
 8015000:	08015111 	.word	0x08015111
 8015004:	08015119 	.word	0x08015119
 8015008:	08015121 	.word	0x08015121
 801500c:	08015129 	.word	0x08015129
 8015010:	08015131 	.word	0x08015131
 8015014:	08015139 	.word	0x08015139
 8015018:	0801514d 	.word	0x0801514d
 801501c:	08015153 	.word	0x08015153
 8015020:	08015159 	.word	0x08015159
 8015024:	0801515f 	.word	0x0801515f
 8015028:	08015165 	.word	0x08015165
 801502c:	0801516b 	.word	0x0801516b
 8015030:	08015171 	.word	0x08015171
 8015034:	08015177 	.word	0x08015177
 8015038:	08015177 	.word	0x08015177
 801503c:	0801517d 	.word	0x0801517d
 8015040:	08015183 	.word	0x08015183
 8015044:	080150b7 	.word	0x080150b7
 8015048:	08015201 	.word	0x08015201
 801504c:	08015201 	.word	0x08015201
 8015050:	08015201 	.word	0x08015201
 8015054:	08015201 	.word	0x08015201
 8015058:	08015201 	.word	0x08015201
 801505c:	08015201 	.word	0x08015201
 8015060:	08015201 	.word	0x08015201
 8015064:	08015201 	.word	0x08015201
 8015068:	08015201 	.word	0x08015201
 801506c:	08015201 	.word	0x08015201
 8015070:	08015201 	.word	0x08015201
 8015074:	08015201 	.word	0x08015201
 8015078:	08015201 	.word	0x08015201
 801507c:	0801518b 	.word	0x0801518b
 8015080:	0801519f 	.word	0x0801519f
 8015084:	080151ad 	.word	0x080151ad
 8015088:	080151b3 	.word	0x080151b3
 801508c:	080151bf 	.word	0x080151bf
 8015090:	080151c5 	.word	0x080151c5
 8015094:	080151d9 	.word	0x080151d9
 8015098:	080151b9 	.word	0x080151b9
 801509c:	080151df 	.word	0x080151df
 80150a0:	080151ef 	.word	0x080151ef
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 80150a4:	2308      	movs	r3, #8
 80150a6:	60bb      	str	r3, [r7, #8]
            break;
 80150a8:	e0ab      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 80150aa:	2300      	movs	r3, #0
 80150ac:	60bb      	str	r3, [r7, #8]
            break;
 80150ae:	e0a8      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 80150b0:	2300      	movs	r3, #0
 80150b2:	60bb      	str	r3, [r7, #8]
            break;
 80150b4:	e0a5      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, US915_TX_MIN_DATARATE );
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80150bc:	2100      	movs	r1, #0
 80150be:	4618      	mov	r0, r3
 80150c0:	f7ff fde4 	bl	8014c8c <GetNextLowerTxDr>
 80150c4:	4603      	mov	r3, r0
 80150c6:	60bb      	str	r3, [r7, #8]
            break;
 80150c8:	e09b      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 80150ca:	2300      	movs	r3, #0
 80150cc:	60bb      	str	r3, [r7, #8]
            break;
 80150ce:	e098      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 80150d0:	2300      	movs	r3, #0
 80150d2:	60bb      	str	r3, [r7, #8]
            break;
 80150d4:	e095      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = US915_ADR_ACK_LIMIT;
 80150d6:	2340      	movs	r3, #64	; 0x40
 80150d8:	60bb      	str	r3, [r7, #8]
            break;
 80150da:	e092      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = US915_ADR_ACK_DELAY;
 80150dc:	2320      	movs	r3, #32
 80150de:	60bb      	str	r3, [r7, #8]
            break;
 80150e0:	e08f      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80150e8:	461a      	mov	r2, r3
 80150ea:	4b4a      	ldr	r3, [pc, #296]	; (8015214 <RegionUS915GetPhyParam+0x274>)
 80150ec:	5c9b      	ldrb	r3, [r3, r2]
 80150ee:	60bb      	str	r3, [r7, #8]
            break;
 80150f0:	e087      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 80150f2:	687b      	ldr	r3, [r7, #4]
 80150f4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80150f8:	461a      	mov	r2, r3
 80150fa:	4b47      	ldr	r3, [pc, #284]	; (8015218 <RegionUS915GetPhyParam+0x278>)
 80150fc:	5c9b      	ldrb	r3, [r3, r2]
 80150fe:	60bb      	str	r3, [r7, #8]
            break;
 8015100:	e07f      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 8015102:	2300      	movs	r3, #0
 8015104:	60bb      	str	r3, [r7, #8]
            break;
 8015106:	e07c      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 8015108:	f640 33b8 	movw	r3, #3000	; 0xbb8
 801510c:	60bb      	str	r3, [r7, #8]
            break;
 801510e:	e078      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = US915_RECEIVE_DELAY1;
 8015110:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8015114:	60bb      	str	r3, [r7, #8]
            break;
 8015116:	e074      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = US915_RECEIVE_DELAY2;
 8015118:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801511c:	60bb      	str	r3, [r7, #8]
            break;
 801511e:	e070      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY1;
 8015120:	f241 3388 	movw	r3, #5000	; 0x1388
 8015124:	60bb      	str	r3, [r7, #8]
            break;
 8015126:	e06c      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = US915_JOIN_ACCEPT_DELAY2;
 8015128:	f241 7370 	movw	r3, #6000	; 0x1770
 801512c:	60bb      	str	r3, [r7, #8]
            break;
 801512e:	e068      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = US915_MAX_FCNT_GAP;
 8015130:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8015134:	60bb      	str	r3, [r7, #8]
            break;
 8015136:	e064      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( US915_ACKTIMEOUT + randr( -US915_ACK_TIMEOUT_RND, US915_ACK_TIMEOUT_RND ) );
 8015138:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801513c:	4837      	ldr	r0, [pc, #220]	; (801521c <RegionUS915GetPhyParam+0x27c>)
 801513e:	f001 f8b7 	bl	80162b0 <randr>
 8015142:	4603      	mov	r3, r0
 8015144:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8015148:	60bb      	str	r3, [r7, #8]
            break;
 801514a:	e05a      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = US915_DEFAULT_RX1_DR_OFFSET;
 801514c:	2300      	movs	r3, #0
 801514e:	60bb      	str	r3, [r7, #8]
            break;
 8015150:	e057      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 8015152:	4b33      	ldr	r3, [pc, #204]	; (8015220 <RegionUS915GetPhyParam+0x280>)
 8015154:	60bb      	str	r3, [r7, #8]
            break;
 8015156:	e054      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 8015158:	2308      	movs	r3, #8
 801515a:	60bb      	str	r3, [r7, #8]
            break;
 801515c:	e051      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 801515e:	4b31      	ldr	r3, [pc, #196]	; (8015224 <RegionUS915GetPhyParam+0x284>)
 8015160:	60bb      	str	r3, [r7, #8]
            break;
 8015162:	e04e      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 8015164:	4b30      	ldr	r3, [pc, #192]	; (8015228 <RegionUS915GetPhyParam+0x288>)
 8015166:	60bb      	str	r3, [r7, #8]
            break;
 8015168:	e04b      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 801516a:	2348      	movs	r3, #72	; 0x48
 801516c:	60bb      	str	r3, [r7, #8]
            break;
 801516e:	e048      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 8015170:	4b2e      	ldr	r3, [pc, #184]	; (801522c <RegionUS915GetPhyParam+0x28c>)
 8015172:	60bb      	str	r3, [r7, #8]
            break;
 8015174:	e045      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = 0;
 8015176:	2300      	movs	r3, #0
 8015178:	60bb      	str	r3, [r7, #8]
            break;
 801517a:	e042      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 801517c:	4b2c      	ldr	r3, [pc, #176]	; (8015230 <RegionUS915GetPhyParam+0x290>)
 801517e:	60bb      	str	r3, [r7, #8]
            break;
 8015180:	e03f      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 8015182:	f04f 0300 	mov.w	r3, #0
 8015186:	60bb      	str	r3, [r7, #8]
            break;
 8015188:	e03b      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = US915_BEACON_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 801518a:	687b      	ldr	r3, [r7, #4]
 801518c:	791b      	ldrb	r3, [r3, #4]
 801518e:	461a      	mov	r2, r3
 8015190:	4b28      	ldr	r3, [pc, #160]	; (8015234 <RegionUS915GetPhyParam+0x294>)
 8015192:	fb03 f202 	mul.w	r2, r3, r2
 8015196:	4b22      	ldr	r3, [pc, #136]	; (8015220 <RegionUS915GetPhyParam+0x280>)
 8015198:	4413      	add	r3, r2
 801519a:	60bb      	str	r3, [r7, #8]
            break;
 801519c:	e031      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 801519e:	2317      	movs	r3, #23
 80151a0:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 80151a2:	2305      	movs	r3, #5
 80151a4:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 80151a6:	2303      	movs	r3, #3
 80151a8:	72bb      	strb	r3, [r7, #10]
            break;
 80151aa:	e02a      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 80151ac:	2308      	movs	r3, #8
 80151ae:	60bb      	str	r3, [r7, #8]
            break;
 80151b0:	e027      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_CHANNEL_STEPWIDTH:
        {
            phyParam.Value = US915_BEACON_CHANNEL_STEPWIDTH;
 80151b2:	4b20      	ldr	r3, [pc, #128]	; (8015234 <RegionUS915GetPhyParam+0x294>)
 80151b4:	60bb      	str	r3, [r7, #8]
            break;
 80151b6:	e024      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_PING_SLOT_NB_CHANNELS;
 80151b8:	2308      	movs	r3, #8
 80151ba:	60bb      	str	r3, [r7, #8]
            break;
 80151bc:	e021      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 80151be:	2308      	movs	r3, #8
 80151c0:	60bb      	str	r3, [r7, #8]
            break;
 80151c2:	e01e      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_FREQ + ( getPhy->Channel * US915_BEACON_CHANNEL_STEPWIDTH );
 80151c4:	687b      	ldr	r3, [r7, #4]
 80151c6:	791b      	ldrb	r3, [r3, #4]
 80151c8:	461a      	mov	r2, r3
 80151ca:	4b1a      	ldr	r3, [pc, #104]	; (8015234 <RegionUS915GetPhyParam+0x294>)
 80151cc:	fb03 f202 	mul.w	r2, r3, r2
 80151d0:	4b13      	ldr	r3, [pc, #76]	; (8015220 <RegionUS915GetPhyParam+0x280>)
 80151d2:	4413      	add	r3, r2
 80151d4:	60bb      	str	r3, [r7, #8]
            break;
 80151d6:	e014      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 80151d8:	2308      	movs	r3, #8
 80151da:	60bb      	str	r3, [r7, #8]
            break;
 80151dc:	e011      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 80151de:	687b      	ldr	r3, [r7, #4]
 80151e0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80151e4:	461a      	mov	r2, r3
 80151e6:	4b14      	ldr	r3, [pc, #80]	; (8015238 <RegionUS915GetPhyParam+0x298>)
 80151e8:	5c9b      	ldrb	r3, [r3, r2]
 80151ea:	60bb      	str	r3, [r7, #8]
            break;
 80151ec:	e009      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 80151ee:	687b      	ldr	r3, [r7, #4]
 80151f0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80151f4:	4618      	mov	r0, r3
 80151f6:	f7ff fe0f 	bl	8014e18 <GetBandwidth>
 80151fa:	4603      	mov	r3, r0
 80151fc:	60bb      	str	r3, [r7, #8]
            break;
 80151fe:	e000      	b.n	8015202 <RegionUS915GetPhyParam+0x262>
        }
        default:
        {
            break;
 8015200:	bf00      	nop
        }
    }

    return phyParam;
 8015202:	68bb      	ldr	r3, [r7, #8]
 8015204:	60fb      	str	r3, [r7, #12]
 8015206:	2300      	movs	r3, #0
 8015208:	68fb      	ldr	r3, [r7, #12]
}
 801520a:	4618      	mov	r0, r3
 801520c:	3710      	adds	r7, #16
 801520e:	46bd      	mov	sp, r7
 8015210:	bd80      	pop	{r7, pc}
 8015212:	bf00      	nop
 8015214:	0801b460 	.word	0x0801b460
 8015218:	0801b470 	.word	0x0801b470
 801521c:	fffffc18 	.word	0xfffffc18
 8015220:	370870a0 	.word	0x370870a0
 8015224:	20001108 	.word	0x20001108
 8015228:	20001120 	.word	0x20001120
 801522c:	20000d94 	.word	0x20000d94
 8015230:	4200999a 	.word	0x4200999a
 8015234:	000927c0 	.word	0x000927c0
 8015238:	0801b3fc 	.word	0x0801b3fc

0801523c <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801523c:	b590      	push	{r4, r7, lr}
 801523e:	b085      	sub	sp, #20
 8015240:	af02      	add	r7, sp, #8
 8015242:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	781b      	ldrb	r3, [r3, #0]
 8015248:	4619      	mov	r1, r3
 801524a:	4a10      	ldr	r2, [pc, #64]	; (801528c <RegionUS915SetBandTxDone+0x50>)
 801524c:	460b      	mov	r3, r1
 801524e:	005b      	lsls	r3, r3, #1
 8015250:	440b      	add	r3, r1
 8015252:	009b      	lsls	r3, r3, #2
 8015254:	4413      	add	r3, r2
 8015256:	3309      	adds	r3, #9
 8015258:	781b      	ldrb	r3, [r3, #0]
 801525a:	461a      	mov	r2, r3
 801525c:	4613      	mov	r3, r2
 801525e:	009b      	lsls	r3, r3, #2
 8015260:	4413      	add	r3, r2
 8015262:	009b      	lsls	r3, r3, #2
 8015264:	f503 7358 	add.w	r3, r3, #864	; 0x360
 8015268:	4a08      	ldr	r2, [pc, #32]	; (801528c <RegionUS915SetBandTxDone+0x50>)
 801526a:	1898      	adds	r0, r3, r2
 801526c:	687b      	ldr	r3, [r7, #4]
 801526e:	6899      	ldr	r1, [r3, #8]
 8015270:	687b      	ldr	r3, [r7, #4]
 8015272:	785c      	ldrb	r4, [r3, #1]
 8015274:	687b      	ldr	r3, [r7, #4]
 8015276:	691a      	ldr	r2, [r3, #16]
 8015278:	9200      	str	r2, [sp, #0]
 801527a:	68db      	ldr	r3, [r3, #12]
 801527c:	4622      	mov	r2, r4
 801527e:	f7fd ff6c 	bl	801315a <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 8015282:	bf00      	nop
 8015284:	370c      	adds	r7, #12
 8015286:	46bd      	mov	sp, r7
 8015288:	bd90      	pop	{r4, r7, pc}
 801528a:	bf00      	nop
 801528c:	20000d94 	.word	0x20000d94

08015290 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 8015290:	b580      	push	{r7, lr}
 8015292:	b088      	sub	sp, #32
 8015294:	af00      	add	r7, sp, #0
 8015296:	6078      	str	r0, [r7, #4]
    Band_t bands[US915_MAX_NB_BANDS] =
 8015298:	2301      	movs	r3, #1
 801529a:	813b      	strh	r3, [r7, #8]
 801529c:	2300      	movs	r3, #0
 801529e:	72bb      	strb	r3, [r7, #10]
 80152a0:	2300      	movs	r3, #0
 80152a2:	60fb      	str	r3, [r7, #12]
 80152a4:	2300      	movs	r3, #0
 80152a6:	613b      	str	r3, [r7, #16]
 80152a8:	2300      	movs	r3, #0
 80152aa:	617b      	str	r3, [r7, #20]
 80152ac:	2300      	movs	r3, #0
 80152ae:	763b      	strb	r3, [r7, #24]
    {
       US915_BAND0
    };

    switch( params->Type )
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	791b      	ldrb	r3, [r3, #4]
 80152b4:	2b03      	cmp	r3, #3
 80152b6:	f000 80c0 	beq.w	801543a <RegionUS915InitDefaults+0x1aa>
 80152ba:	2b03      	cmp	r3, #3
 80152bc:	f300 80ca 	bgt.w	8015454 <RegionUS915InitDefaults+0x1c4>
 80152c0:	2b00      	cmp	r3, #0
 80152c2:	d007      	beq.n	80152d4 <RegionUS915InitDefaults+0x44>
 80152c4:	2b00      	cmp	r3, #0
 80152c6:	f2c0 80c5 	blt.w	8015454 <RegionUS915InitDefaults+0x1c4>
 80152ca:	3b01      	subs	r3, #1
 80152cc:	2b01      	cmp	r3, #1
 80152ce:	f200 80c1 	bhi.w	8015454 <RegionUS915InitDefaults+0x1c4>
 80152d2:	e08e      	b.n	80153f2 <RegionUS915InitDefaults+0x162>
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Initialize 8 bit channel groups index
            NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 80152d4:	4b63      	ldr	r3, [pc, #396]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 80152d6:	2200      	movs	r2, #0
 80152d8:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398

            // Initialize the join trials counter
            NvmCtx.JoinTrialsCounter = 0;
 80152dc:	4b61      	ldr	r3, [pc, #388]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 80152de:	2200      	movs	r2, #0
 80152e0:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399

            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 80152e4:	f107 0308 	add.w	r3, r7, #8
 80152e8:	2214      	movs	r2, #20
 80152ea:	4619      	mov	r1, r3
 80152ec:	485e      	ldr	r0, [pc, #376]	; (8015468 <RegionUS915InitDefaults+0x1d8>)
 80152ee:	f000 fff6 	bl	80162de <memcpy1>

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 80152f2:	2300      	movs	r3, #0
 80152f4:	77fb      	strb	r3, [r7, #31]
 80152f6:	e025      	b.n	8015344 <RegionUS915InitDefaults+0xb4>
            {
                // 125 kHz channels
                NvmCtx.Channels[i].Frequency = 902300000 + i * 200000;
 80152f8:	7ffb      	ldrb	r3, [r7, #31]
 80152fa:	4a5c      	ldr	r2, [pc, #368]	; (801546c <RegionUS915InitDefaults+0x1dc>)
 80152fc:	fb02 f203 	mul.w	r2, r2, r3
 8015300:	4b5b      	ldr	r3, [pc, #364]	; (8015470 <RegionUS915InitDefaults+0x1e0>)
 8015302:	4413      	add	r3, r2
 8015304:	7ffa      	ldrb	r2, [r7, #31]
 8015306:	4618      	mov	r0, r3
 8015308:	4956      	ldr	r1, [pc, #344]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 801530a:	4613      	mov	r3, r2
 801530c:	005b      	lsls	r3, r3, #1
 801530e:	4413      	add	r3, r2
 8015310:	009b      	lsls	r3, r3, #2
 8015312:	440b      	add	r3, r1
 8015314:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 8015316:	7ffa      	ldrb	r2, [r7, #31]
 8015318:	4952      	ldr	r1, [pc, #328]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 801531a:	4613      	mov	r3, r2
 801531c:	005b      	lsls	r3, r3, #1
 801531e:	4413      	add	r3, r2
 8015320:	009b      	lsls	r3, r3, #2
 8015322:	440b      	add	r3, r1
 8015324:	3308      	adds	r3, #8
 8015326:	2230      	movs	r2, #48	; 0x30
 8015328:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 801532a:	7ffa      	ldrb	r2, [r7, #31]
 801532c:	494d      	ldr	r1, [pc, #308]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 801532e:	4613      	mov	r3, r2
 8015330:	005b      	lsls	r3, r3, #1
 8015332:	4413      	add	r3, r2
 8015334:	009b      	lsls	r3, r3, #2
 8015336:	440b      	add	r3, r1
 8015338:	3309      	adds	r3, #9
 801533a:	2200      	movs	r2, #0
 801533c:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801533e:	7ffb      	ldrb	r3, [r7, #31]
 8015340:	3301      	adds	r3, #1
 8015342:	77fb      	strb	r3, [r7, #31]
 8015344:	7ffb      	ldrb	r3, [r7, #31]
 8015346:	2b3f      	cmp	r3, #63	; 0x3f
 8015348:	d9d6      	bls.n	80152f8 <RegionUS915InitDefaults+0x68>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801534a:	2340      	movs	r3, #64	; 0x40
 801534c:	77bb      	strb	r3, [r7, #30]
 801534e:	e026      	b.n	801539e <RegionUS915InitDefaults+0x10e>
            {
                // 500 kHz channels
                NvmCtx.Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 8015350:	7fbb      	ldrb	r3, [r7, #30]
 8015352:	3b40      	subs	r3, #64	; 0x40
 8015354:	4a47      	ldr	r2, [pc, #284]	; (8015474 <RegionUS915InitDefaults+0x1e4>)
 8015356:	fb02 f203 	mul.w	r2, r2, r3
 801535a:	4b47      	ldr	r3, [pc, #284]	; (8015478 <RegionUS915InitDefaults+0x1e8>)
 801535c:	4413      	add	r3, r2
 801535e:	7fba      	ldrb	r2, [r7, #30]
 8015360:	4618      	mov	r0, r3
 8015362:	4940      	ldr	r1, [pc, #256]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 8015364:	4613      	mov	r3, r2
 8015366:	005b      	lsls	r3, r3, #1
 8015368:	4413      	add	r3, r2
 801536a:	009b      	lsls	r3, r3, #2
 801536c:	440b      	add	r3, r1
 801536e:	6018      	str	r0, [r3, #0]
                NvmCtx.Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 8015370:	7fba      	ldrb	r2, [r7, #30]
 8015372:	493c      	ldr	r1, [pc, #240]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 8015374:	4613      	mov	r3, r2
 8015376:	005b      	lsls	r3, r3, #1
 8015378:	4413      	add	r3, r2
 801537a:	009b      	lsls	r3, r3, #2
 801537c:	440b      	add	r3, r1
 801537e:	3308      	adds	r3, #8
 8015380:	2244      	movs	r2, #68	; 0x44
 8015382:	701a      	strb	r2, [r3, #0]
                NvmCtx.Channels[i].Band = 0;
 8015384:	7fba      	ldrb	r2, [r7, #30]
 8015386:	4937      	ldr	r1, [pc, #220]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 8015388:	4613      	mov	r3, r2
 801538a:	005b      	lsls	r3, r3, #1
 801538c:	4413      	add	r3, r2
 801538e:	009b      	lsls	r3, r3, #2
 8015390:	440b      	add	r3, r1
 8015392:	3309      	adds	r3, #9
 8015394:	2200      	movs	r2, #0
 8015396:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 8015398:	7fbb      	ldrb	r3, [r7, #30]
 801539a:	3301      	adds	r3, #1
 801539c:	77bb      	strb	r3, [r7, #30]
 801539e:	7fbb      	ldrb	r3, [r7, #30]
 80153a0:	2b47      	cmp	r3, #71	; 0x47
 80153a2:	d9d5      	bls.n	8015350 <RegionUS915InitDefaults+0xc0>
            NvmCtx.ChannelsDefaultMask[2] = 0x0000;
            NvmCtx.ChannelsDefaultMask[3] = 0x0000;
            NvmCtx.ChannelsDefaultMask[4] = 0x0001;
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
#else
            NvmCtx.ChannelsDefaultMask[0] = 0xFFFF;
 80153a4:	4b2f      	ldr	r3, [pc, #188]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 80153a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80153aa:	f8a3 238c 	strh.w	r2, [r3, #908]	; 0x38c
            NvmCtx.ChannelsDefaultMask[1] = 0xFFFF;
 80153ae:	4b2d      	ldr	r3, [pc, #180]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 80153b0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80153b4:	f8a3 238e 	strh.w	r2, [r3, #910]	; 0x38e
            NvmCtx.ChannelsDefaultMask[2] = 0xFFFF;
 80153b8:	4b2a      	ldr	r3, [pc, #168]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 80153ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80153be:	f8a3 2390 	strh.w	r2, [r3, #912]	; 0x390
            NvmCtx.ChannelsDefaultMask[3] = 0xFFFF;
 80153c2:	4b28      	ldr	r3, [pc, #160]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 80153c4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80153c8:	f8a3 2392 	strh.w	r2, [r3, #914]	; 0x392
            NvmCtx.ChannelsDefaultMask[4] = 0x00FF;
 80153cc:	4b25      	ldr	r3, [pc, #148]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 80153ce:	22ff      	movs	r2, #255	; 0xff
 80153d0:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 80153d4:	4b23      	ldr	r3, [pc, #140]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 80153d6:	2200      	movs	r2, #0
 80153d8:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396
#endif /* HYBRID_ENABLED == 1 */
            /* ST_WORKAROUND_END */

            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 80153dc:	2206      	movs	r2, #6
 80153de:	4927      	ldr	r1, [pc, #156]	; (801547c <RegionUS915InitDefaults+0x1ec>)
 80153e0:	4827      	ldr	r0, [pc, #156]	; (8015480 <RegionUS915InitDefaults+0x1f0>)
 80153e2:	f7fd fe94 	bl	801310e <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 6 );
 80153e6:	2206      	movs	r2, #6
 80153e8:	4925      	ldr	r1, [pc, #148]	; (8015480 <RegionUS915InitDefaults+0x1f0>)
 80153ea:	4826      	ldr	r0, [pc, #152]	; (8015484 <RegionUS915InitDefaults+0x1f4>)
 80153ec:	f7fd fe8f 	bl	801310e <RegionCommonChanMaskCopy>
            break;
 80153f0:	e033      	b.n	801545a <RegionUS915InitDefaults+0x1ca>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, 6 );
 80153f2:	2206      	movs	r2, #6
 80153f4:	4921      	ldr	r1, [pc, #132]	; (801547c <RegionUS915InitDefaults+0x1ec>)
 80153f6:	4822      	ldr	r0, [pc, #136]	; (8015480 <RegionUS915InitDefaults+0x1f0>)
 80153f8:	f7fd fe89 	bl	801310e <RegionCommonChanMaskCopy>

            for( uint8_t i = 0; i < 6; i++ )
 80153fc:	2300      	movs	r3, #0
 80153fe:	777b      	strb	r3, [r7, #29]
 8015400:	e017      	b.n	8015432 <RegionUS915InitDefaults+0x1a2>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 8015402:	7f7b      	ldrb	r3, [r7, #29]
 8015404:	4a17      	ldr	r2, [pc, #92]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 8015406:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801540a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801540e:	7f7b      	ldrb	r3, [r7, #29]
 8015410:	4a14      	ldr	r2, [pc, #80]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 8015412:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015416:	005b      	lsls	r3, r3, #1
 8015418:	4413      	add	r3, r2
 801541a:	889a      	ldrh	r2, [r3, #4]
 801541c:	7f7b      	ldrb	r3, [r7, #29]
 801541e:	400a      	ands	r2, r1
 8015420:	b291      	uxth	r1, r2
 8015422:	4a10      	ldr	r2, [pc, #64]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 8015424:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015428:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 801542c:	7f7b      	ldrb	r3, [r7, #29]
 801542e:	3301      	adds	r3, #1
 8015430:	777b      	strb	r3, [r7, #29]
 8015432:	7f7b      	ldrb	r3, [r7, #29]
 8015434:	2b05      	cmp	r3, #5
 8015436:	d9e4      	bls.n	8015402 <RegionUS915InitDefaults+0x172>
            }
            break;
 8015438:	e00f      	b.n	801545a <RegionUS915InitDefaults+0x1ca>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 801543a:	687b      	ldr	r3, [r7, #4]
 801543c:	681b      	ldr	r3, [r3, #0]
 801543e:	2b00      	cmp	r3, #0
 8015440:	d00a      	beq.n	8015458 <RegionUS915InitDefaults+0x1c8>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 8015442:	687b      	ldr	r3, [r7, #4]
 8015444:	681b      	ldr	r3, [r3, #0]
 8015446:	f44f 7267 	mov.w	r2, #924	; 0x39c
 801544a:	4619      	mov	r1, r3
 801544c:	4805      	ldr	r0, [pc, #20]	; (8015464 <RegionUS915InitDefaults+0x1d4>)
 801544e:	f000 ff46 	bl	80162de <memcpy1>
            }
            break;
 8015452:	e001      	b.n	8015458 <RegionUS915InitDefaults+0x1c8>
        }
        default:
        {
            break;
 8015454:	bf00      	nop
 8015456:	e000      	b.n	801545a <RegionUS915InitDefaults+0x1ca>
            break;
 8015458:	bf00      	nop
        }
    }
}
 801545a:	bf00      	nop
 801545c:	3720      	adds	r7, #32
 801545e:	46bd      	mov	sp, r7
 8015460:	bd80      	pop	{r7, pc}
 8015462:	bf00      	nop
 8015464:	20000d94 	.word	0x20000d94
 8015468:	200010f4 	.word	0x200010f4
 801546c:	00030d40 	.word	0x00030d40
 8015470:	35c80160 	.word	0x35c80160
 8015474:	00186a00 	.word	0x00186a00
 8015478:	35d2afc0 	.word	0x35d2afc0
 801547c:	20001120 	.word	0x20001120
 8015480:	20001108 	.word	0x20001108
 8015484:	20001114 	.word	0x20001114

08015488 <RegionUS915GetNvmCtx>:

void* RegionUS915GetNvmCtx( GetNvmCtxParams_t* params )
{
 8015488:	b480      	push	{r7}
 801548a:	b083      	sub	sp, #12
 801548c:	af00      	add	r7, sp, #0
 801548e:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionUS915NvmCtx_t );
 8015490:	687b      	ldr	r3, [r7, #4]
 8015492:	f44f 7267 	mov.w	r2, #924	; 0x39c
 8015496:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8015498:	4b02      	ldr	r3, [pc, #8]	; (80154a4 <RegionUS915GetNvmCtx+0x1c>)
}
 801549a:	4618      	mov	r0, r3
 801549c:	370c      	adds	r7, #12
 801549e:	46bd      	mov	sp, r7
 80154a0:	bc80      	pop	{r7}
 80154a2:	4770      	bx	lr
 80154a4:	20000d94 	.word	0x20000d94

080154a8 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80154a8:	b580      	push	{r7, lr}
 80154aa:	b082      	sub	sp, #8
 80154ac:	af00      	add	r7, sp, #0
 80154ae:	6078      	str	r0, [r7, #4]
 80154b0:	460b      	mov	r3, r1
 80154b2:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 80154b4:	78fb      	ldrb	r3, [r7, #3]
 80154b6:	2b0f      	cmp	r3, #15
 80154b8:	d867      	bhi.n	801558a <RegionUS915Verify+0xe2>
 80154ba:	a201      	add	r2, pc, #4	; (adr r2, 80154c0 <RegionUS915Verify+0x18>)
 80154bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80154c0:	08015501 	.word	0x08015501
 80154c4:	0801558b 	.word	0x0801558b
 80154c8:	0801558b 	.word	0x0801558b
 80154cc:	0801558b 	.word	0x0801558b
 80154d0:	0801558b 	.word	0x0801558b
 80154d4:	0801550f 	.word	0x0801550f
 80154d8:	0801552d 	.word	0x0801552d
 80154dc:	0801554b 	.word	0x0801554b
 80154e0:	0801558b 	.word	0x0801558b
 80154e4:	08015569 	.word	0x08015569
 80154e8:	08015569 	.word	0x08015569
 80154ec:	0801558b 	.word	0x0801558b
 80154f0:	0801558b 	.word	0x0801558b
 80154f4:	0801558b 	.word	0x0801558b
 80154f8:	0801558b 	.word	0x0801558b
 80154fc:	08015587 	.word	0x08015587
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 8015500:	687b      	ldr	r3, [r7, #4]
 8015502:	681b      	ldr	r3, [r3, #0]
 8015504:	4618      	mov	r0, r3
 8015506:	f7ff fcd9 	bl	8014ebc <VerifyRfFreq>
 801550a:	4603      	mov	r3, r0
 801550c:	e03e      	b.n	801558c <RegionUS915Verify+0xe4>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 801550e:	687b      	ldr	r3, [r7, #4]
 8015510:	f993 3000 	ldrsb.w	r3, [r3]
 8015514:	2204      	movs	r2, #4
 8015516:	2100      	movs	r1, #0
 8015518:	4618      	mov	r0, r3
 801551a:	f7fd fd7b 	bl	8013014 <RegionCommonValueInRange>
 801551e:	4603      	mov	r3, r0
 8015520:	2b00      	cmp	r3, #0
 8015522:	bf14      	ite	ne
 8015524:	2301      	movne	r3, #1
 8015526:	2300      	moveq	r3, #0
 8015528:	b2db      	uxtb	r3, r3
 801552a:	e02f      	b.n	801558c <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801552c:	687b      	ldr	r3, [r7, #4]
 801552e:	f993 3000 	ldrsb.w	r3, [r3]
 8015532:	2205      	movs	r2, #5
 8015534:	2100      	movs	r1, #0
 8015536:	4618      	mov	r0, r3
 8015538:	f7fd fd6c 	bl	8013014 <RegionCommonValueInRange>
 801553c:	4603      	mov	r3, r0
 801553e:	2b00      	cmp	r3, #0
 8015540:	bf14      	ite	ne
 8015542:	2301      	movne	r3, #1
 8015544:	2300      	moveq	r3, #0
 8015546:	b2db      	uxtb	r3, r3
 8015548:	e020      	b.n	801558c <RegionUS915Verify+0xe4>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 801554a:	687b      	ldr	r3, [r7, #4]
 801554c:	f993 3000 	ldrsb.w	r3, [r3]
 8015550:	220d      	movs	r2, #13
 8015552:	2108      	movs	r1, #8
 8015554:	4618      	mov	r0, r3
 8015556:	f7fd fd5d 	bl	8013014 <RegionCommonValueInRange>
 801555a:	4603      	mov	r3, r0
 801555c:	2b00      	cmp	r3, #0
 801555e:	bf14      	ite	ne
 8015560:	2301      	movne	r3, #1
 8015562:	2300      	moveq	r3, #0
 8015564:	b2db      	uxtb	r3, r3
 8015566:	e011      	b.n	801558c <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 8015568:	687b      	ldr	r3, [r7, #4]
 801556a:	f993 3000 	ldrsb.w	r3, [r3]
 801556e:	220e      	movs	r2, #14
 8015570:	2100      	movs	r1, #0
 8015572:	4618      	mov	r0, r3
 8015574:	f7fd fd4e 	bl	8013014 <RegionCommonValueInRange>
 8015578:	4603      	mov	r3, r0
 801557a:	2b00      	cmp	r3, #0
 801557c:	bf14      	ite	ne
 801557e:	2301      	movne	r3, #1
 8015580:	2300      	moveq	r3, #0
 8015582:	b2db      	uxtb	r3, r3
 8015584:	e002      	b.n	801558c <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 8015586:	2300      	movs	r3, #0
 8015588:	e000      	b.n	801558c <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 801558a:	2300      	movs	r3, #0
    }
}
 801558c:	4618      	mov	r0, r3
 801558e:	3708      	adds	r7, #8
 8015590:	46bd      	mov	sp, r7
 8015592:	bd80      	pop	{r7, pc}

08015594 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8015594:	b480      	push	{r7}
 8015596:	b085      	sub	sp, #20
 8015598:	af00      	add	r7, sp, #0
 801559a:	6078      	str	r0, [r7, #4]
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 801559c:	687b      	ldr	r3, [r7, #4]
 801559e:	791b      	ldrb	r3, [r3, #4]
 80155a0:	2b10      	cmp	r3, #16
 80155a2:	d165      	bne.n	8015670 <RegionUS915ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 80155a4:	687b      	ldr	r3, [r7, #4]
 80155a6:	681b      	ldr	r3, [r3, #0]
 80155a8:	330f      	adds	r3, #15
 80155aa:	781b      	ldrb	r3, [r3, #0]
 80155ac:	2b01      	cmp	r3, #1
 80155ae:	d161      	bne.n	8015674 <RegionUS915ApplyCFList+0xe0>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 80155b0:	2300      	movs	r3, #0
 80155b2:	73fb      	strb	r3, [r7, #15]
 80155b4:	2300      	movs	r3, #0
 80155b6:	73bb      	strb	r3, [r7, #14]
 80155b8:	e056      	b.n	8015668 <RegionUS915ApplyCFList+0xd4>
    {
        NvmCtx.ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 80155ba:	687b      	ldr	r3, [r7, #4]
 80155bc:	681a      	ldr	r2, [r3, #0]
 80155be:	7bbb      	ldrb	r3, [r7, #14]
 80155c0:	4413      	add	r3, r2
 80155c2:	781a      	ldrb	r2, [r3, #0]
 80155c4:	7bfb      	ldrb	r3, [r7, #15]
 80155c6:	b291      	uxth	r1, r2
 80155c8:	4a2d      	ldr	r2, [pc, #180]	; (8015680 <RegionUS915ApplyCFList+0xec>)
 80155ca:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80155ce:	005b      	lsls	r3, r3, #1
 80155d0:	4413      	add	r3, r2
 80155d2:	460a      	mov	r2, r1
 80155d4:	809a      	strh	r2, [r3, #4]
        NvmCtx.ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 80155d6:	7bfb      	ldrb	r3, [r7, #15]
 80155d8:	4a29      	ldr	r2, [pc, #164]	; (8015680 <RegionUS915ApplyCFList+0xec>)
 80155da:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80155de:	005b      	lsls	r3, r3, #1
 80155e0:	4413      	add	r3, r2
 80155e2:	8899      	ldrh	r1, [r3, #4]
 80155e4:	687b      	ldr	r3, [r7, #4]
 80155e6:	681a      	ldr	r2, [r3, #0]
 80155e8:	7bbb      	ldrb	r3, [r7, #14]
 80155ea:	3301      	adds	r3, #1
 80155ec:	4413      	add	r3, r2
 80155ee:	781b      	ldrb	r3, [r3, #0]
 80155f0:	b29b      	uxth	r3, r3
 80155f2:	021b      	lsls	r3, r3, #8
 80155f4:	b29a      	uxth	r2, r3
 80155f6:	7bfb      	ldrb	r3, [r7, #15]
 80155f8:	430a      	orrs	r2, r1
 80155fa:	b291      	uxth	r1, r2
 80155fc:	4a20      	ldr	r2, [pc, #128]	; (8015680 <RegionUS915ApplyCFList+0xec>)
 80155fe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015602:	005b      	lsls	r3, r3, #1
 8015604:	4413      	add	r3, r2
 8015606:	460a      	mov	r2, r1
 8015608:	809a      	strh	r2, [r3, #4]
        if( chMaskItr == 4 )
 801560a:	7bfb      	ldrb	r3, [r7, #15]
 801560c:	2b04      	cmp	r3, #4
 801560e:	d110      	bne.n	8015632 <RegionUS915ApplyCFList+0x9e>
        {
            NvmCtx.ChannelsMask[chMaskItr] = NvmCtx.ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 8015610:	7bfb      	ldrb	r3, [r7, #15]
 8015612:	4a1b      	ldr	r2, [pc, #108]	; (8015680 <RegionUS915ApplyCFList+0xec>)
 8015614:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015618:	005b      	lsls	r3, r3, #1
 801561a:	4413      	add	r3, r2
 801561c:	889a      	ldrh	r2, [r3, #4]
 801561e:	7bfb      	ldrb	r3, [r7, #15]
 8015620:	b2d2      	uxtb	r2, r2
 8015622:	b291      	uxth	r1, r2
 8015624:	4a16      	ldr	r2, [pc, #88]	; (8015680 <RegionUS915ApplyCFList+0xec>)
 8015626:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 801562a:	005b      	lsls	r3, r3, #1
 801562c:	4413      	add	r3, r2
 801562e:	460a      	mov	r2, r1
 8015630:	809a      	strh	r2, [r3, #4]
        }
        // Set the channel mask to the remaining
        NvmCtx.ChannelsMaskRemaining[chMaskItr] &= NvmCtx.ChannelsMask[chMaskItr];
 8015632:	7bfb      	ldrb	r3, [r7, #15]
 8015634:	4a12      	ldr	r2, [pc, #72]	; (8015680 <RegionUS915ApplyCFList+0xec>)
 8015636:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801563a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 801563e:	7bfb      	ldrb	r3, [r7, #15]
 8015640:	4a0f      	ldr	r2, [pc, #60]	; (8015680 <RegionUS915ApplyCFList+0xec>)
 8015642:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8015646:	005b      	lsls	r3, r3, #1
 8015648:	4413      	add	r3, r2
 801564a:	889a      	ldrh	r2, [r3, #4]
 801564c:	7bfb      	ldrb	r3, [r7, #15]
 801564e:	400a      	ands	r2, r1
 8015650:	b291      	uxth	r1, r2
 8015652:	4a0b      	ldr	r2, [pc, #44]	; (8015680 <RegionUS915ApplyCFList+0xec>)
 8015654:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 8015658:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801565c:	7bfb      	ldrb	r3, [r7, #15]
 801565e:	3301      	adds	r3, #1
 8015660:	73fb      	strb	r3, [r7, #15]
 8015662:	7bbb      	ldrb	r3, [r7, #14]
 8015664:	3302      	adds	r3, #2
 8015666:	73bb      	strb	r3, [r7, #14]
 8015668:	7bfb      	ldrb	r3, [r7, #15]
 801566a:	2b04      	cmp	r3, #4
 801566c:	d9a5      	bls.n	80155ba <RegionUS915ApplyCFList+0x26>
 801566e:	e002      	b.n	8015676 <RegionUS915ApplyCFList+0xe2>
        return;
 8015670:	bf00      	nop
 8015672:	e000      	b.n	8015676 <RegionUS915ApplyCFList+0xe2>
        return;
 8015674:	bf00      	nop
    }
}
 8015676:	3714      	adds	r7, #20
 8015678:	46bd      	mov	sp, r7
 801567a:	bc80      	pop	{r7}
 801567c:	4770      	bx	lr
 801567e:	bf00      	nop
 8015680:	20000d94 	.word	0x20000d94

08015684 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8015684:	b580      	push	{r7, lr}
 8015686:	b084      	sub	sp, #16
 8015688:	af00      	add	r7, sp, #0
 801568a:	6078      	str	r0, [r7, #4]
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 801568c:	687b      	ldr	r3, [r7, #4]
 801568e:	681b      	ldr	r3, [r3, #0]
 8015690:	2204      	movs	r2, #4
 8015692:	2100      	movs	r1, #0
 8015694:	4618      	mov	r0, r3
 8015696:	f7fd fd0e 	bl	80130b6 <RegionCommonCountChannels>
 801569a:	4603      	mov	r3, r0
 801569c:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 801569e:	7bbb      	ldrb	r3, [r7, #14]
 80156a0:	2b01      	cmp	r3, #1
 80156a2:	d804      	bhi.n	80156ae <RegionUS915ChanMaskSet+0x2a>
 80156a4:	7bbb      	ldrb	r3, [r7, #14]
 80156a6:	2b00      	cmp	r3, #0
 80156a8:	d001      	beq.n	80156ae <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 80156aa:	2300      	movs	r3, #0
 80156ac:	e043      	b.n	8015736 <RegionUS915ChanMaskSet+0xb2>
    }

    switch( chanMaskSet->ChannelsMaskType )
 80156ae:	687b      	ldr	r3, [r7, #4]
 80156b0:	791b      	ldrb	r3, [r3, #4]
 80156b2:	2b00      	cmp	r3, #0
 80156b4:	d002      	beq.n	80156bc <RegionUS915ChanMaskSet+0x38>
 80156b6:	2b01      	cmp	r3, #1
 80156b8:	d032      	beq.n	8015720 <RegionUS915ChanMaskSet+0x9c>
 80156ba:	e039      	b.n	8015730 <RegionUS915ChanMaskSet+0xac>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 80156bc:	687b      	ldr	r3, [r7, #4]
 80156be:	681b      	ldr	r3, [r3, #0]
 80156c0:	2206      	movs	r2, #6
 80156c2:	4619      	mov	r1, r3
 80156c4:	481e      	ldr	r0, [pc, #120]	; (8015740 <RegionUS915ChanMaskSet+0xbc>)
 80156c6:	f7fd fd22 	bl	801310e <RegionCommonChanMaskCopy>

            NvmCtx.ChannelsDefaultMask[4] = NvmCtx.ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 80156ca:	4b1e      	ldr	r3, [pc, #120]	; (8015744 <RegionUS915ChanMaskSet+0xc0>)
 80156cc:	f8b3 3394 	ldrh.w	r3, [r3, #916]	; 0x394
 80156d0:	b2db      	uxtb	r3, r3
 80156d2:	b29a      	uxth	r2, r3
 80156d4:	4b1b      	ldr	r3, [pc, #108]	; (8015744 <RegionUS915ChanMaskSet+0xc0>)
 80156d6:	f8a3 2394 	strh.w	r2, [r3, #916]	; 0x394
            NvmCtx.ChannelsDefaultMask[5] = 0x0000;
 80156da:	4b1a      	ldr	r3, [pc, #104]	; (8015744 <RegionUS915ChanMaskSet+0xc0>)
 80156dc:	2200      	movs	r2, #0
 80156de:	f8a3 2396 	strh.w	r2, [r3, #918]	; 0x396

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 80156e2:	2300      	movs	r3, #0
 80156e4:	73fb      	strb	r3, [r7, #15]
 80156e6:	e017      	b.n	8015718 <RegionUS915ChanMaskSet+0x94>
            { // Copy-And the channels mask
                NvmCtx.ChannelsMaskRemaining[i] &= NvmCtx.ChannelsMask[i];
 80156e8:	7bfb      	ldrb	r3, [r7, #15]
 80156ea:	4a16      	ldr	r2, [pc, #88]	; (8015744 <RegionUS915ChanMaskSet+0xc0>)
 80156ec:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 80156f0:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 80156f4:	7bfb      	ldrb	r3, [r7, #15]
 80156f6:	4a13      	ldr	r2, [pc, #76]	; (8015744 <RegionUS915ChanMaskSet+0xc0>)
 80156f8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80156fc:	005b      	lsls	r3, r3, #1
 80156fe:	4413      	add	r3, r2
 8015700:	889a      	ldrh	r2, [r3, #4]
 8015702:	7bfb      	ldrb	r3, [r7, #15]
 8015704:	400a      	ands	r2, r1
 8015706:	b291      	uxth	r1, r2
 8015708:	4a0e      	ldr	r2, [pc, #56]	; (8015744 <RegionUS915ChanMaskSet+0xc0>)
 801570a:	f503 73e0 	add.w	r3, r3, #448	; 0x1c0
 801570e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 8015712:	7bfb      	ldrb	r3, [r7, #15]
 8015714:	3301      	adds	r3, #1
 8015716:	73fb      	strb	r3, [r7, #15]
 8015718:	7bfb      	ldrb	r3, [r7, #15]
 801571a:	2b05      	cmp	r3, #5
 801571c:	d9e4      	bls.n	80156e8 <RegionUS915ChanMaskSet+0x64>
            }
            break;
 801571e:	e009      	b.n	8015734 <RegionUS915ChanMaskSet+0xb0>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8015720:	687b      	ldr	r3, [r7, #4]
 8015722:	681b      	ldr	r3, [r3, #0]
 8015724:	2206      	movs	r2, #6
 8015726:	4619      	mov	r1, r3
 8015728:	4807      	ldr	r0, [pc, #28]	; (8015748 <RegionUS915ChanMaskSet+0xc4>)
 801572a:	f7fd fcf0 	bl	801310e <RegionCommonChanMaskCopy>
            break;
 801572e:	e001      	b.n	8015734 <RegionUS915ChanMaskSet+0xb0>
        }
        default:
            return false;
 8015730:	2300      	movs	r3, #0
 8015732:	e000      	b.n	8015736 <RegionUS915ChanMaskSet+0xb2>
    }
    return true;
 8015734:	2301      	movs	r3, #1
}
 8015736:	4618      	mov	r0, r3
 8015738:	3710      	adds	r7, #16
 801573a:	46bd      	mov	sp, r7
 801573c:	bd80      	pop	{r7, pc}
 801573e:	bf00      	nop
 8015740:	20001108 	.word	0x20001108
 8015744:	20000d94 	.word	0x20000d94
 8015748:	20001120 	.word	0x20001120

0801574c <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801574c:	b580      	push	{r7, lr}
 801574e:	b088      	sub	sp, #32
 8015750:	af02      	add	r7, sp, #8
 8015752:	60ba      	str	r2, [r7, #8]
 8015754:	607b      	str	r3, [r7, #4]
 8015756:	4603      	mov	r3, r0
 8015758:	73fb      	strb	r3, [r7, #15]
 801575a:	460b      	mov	r3, r1
 801575c:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 801575e:	2300      	movs	r3, #0
 8015760:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 8015762:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015766:	2b0d      	cmp	r3, #13
 8015768:	bfa8      	it	ge
 801576a:	230d      	movge	r3, #13
 801576c:	b25a      	sxtb	r2, r3
 801576e:	687b      	ldr	r3, [r7, #4]
 8015770:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 8015772:	687b      	ldr	r3, [r7, #4]
 8015774:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015778:	4618      	mov	r0, r3
 801577a:	f7ff fb4d 	bl	8014e18 <GetBandwidth>
 801577e:	4603      	mov	r3, r0
 8015780:	b2da      	uxtb	r2, r3
 8015782:	687b      	ldr	r3, [r7, #4]
 8015784:	709a      	strb	r2, [r3, #2]

    tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 8015786:	687b      	ldr	r3, [r7, #4]
 8015788:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801578c:	461a      	mov	r2, r3
 801578e:	4b10      	ldr	r3, [pc, #64]	; (80157d0 <RegionUS915ComputeRxWindowParameters+0x84>)
 8015790:	5c9a      	ldrb	r2, [r3, r2]
 8015792:	687b      	ldr	r3, [r7, #4]
 8015794:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015798:	4619      	mov	r1, r3
 801579a:	4b0e      	ldr	r3, [pc, #56]	; (80157d4 <RegionUS915ComputeRxWindowParameters+0x88>)
 801579c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80157a0:	4619      	mov	r1, r3
 80157a2:	4610      	mov	r0, r2
 80157a4:	f7fd fe68 	bl	8013478 <RegionCommonComputeSymbolTimeLoRa>
 80157a8:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 80157aa:	4b0b      	ldr	r3, [pc, #44]	; (80157d8 <RegionUS915ComputeRxWindowParameters+0x8c>)
 80157ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80157ae:	4798      	blx	r3
 80157b0:	687b      	ldr	r3, [r7, #4]
 80157b2:	3308      	adds	r3, #8
 80157b4:	687a      	ldr	r2, [r7, #4]
 80157b6:	320c      	adds	r2, #12
 80157b8:	7bb9      	ldrb	r1, [r7, #14]
 80157ba:	9201      	str	r2, [sp, #4]
 80157bc:	9300      	str	r3, [sp, #0]
 80157be:	4603      	mov	r3, r0
 80157c0:	68ba      	ldr	r2, [r7, #8]
 80157c2:	6978      	ldr	r0, [r7, #20]
 80157c4:	f7fd fe7a 	bl	80134bc <RegionCommonComputeRxWindowParameters>
}
 80157c8:	bf00      	nop
 80157ca:	3718      	adds	r7, #24
 80157cc:	46bd      	mov	sp, r7
 80157ce:	bd80      	pop	{r7, pc}
 80157d0:	0801b3fc 	.word	0x0801b3fc
 80157d4:	0801b40c 	.word	0x0801b40c
 80157d8:	0801b480 	.word	0x0801b480

080157dc <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80157dc:	b590      	push	{r4, r7, lr}
 80157de:	b091      	sub	sp, #68	; 0x44
 80157e0:	af0a      	add	r7, sp, #40	; 0x28
 80157e2:	6078      	str	r0, [r7, #4]
 80157e4:	6039      	str	r1, [r7, #0]
    int8_t dr = rxConfig->Datarate;
 80157e6:	687b      	ldr	r3, [r7, #4]
 80157e8:	785b      	ldrb	r3, [r3, #1]
 80157ea:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 80157ec:	2300      	movs	r3, #0
 80157ee:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 80157f0:	2300      	movs	r3, #0
 80157f2:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 80157f4:	687b      	ldr	r3, [r7, #4]
 80157f6:	685b      	ldr	r3, [r3, #4]
 80157f8:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 80157fa:	4b34      	ldr	r3, [pc, #208]	; (80158cc <RegionUS915RxConfig+0xf0>)
 80157fc:	685b      	ldr	r3, [r3, #4]
 80157fe:	4798      	blx	r3
 8015800:	4603      	mov	r3, r0
 8015802:	2b00      	cmp	r3, #0
 8015804:	d001      	beq.n	801580a <RegionUS915RxConfig+0x2e>
    {
        return false;
 8015806:	2300      	movs	r3, #0
 8015808:	e05c      	b.n	80158c4 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801580a:	687b      	ldr	r3, [r7, #4]
 801580c:	7cdb      	ldrb	r3, [r3, #19]
 801580e:	2b00      	cmp	r3, #0
 8015810:	d109      	bne.n	8015826 <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 8015812:	687b      	ldr	r3, [r7, #4]
 8015814:	781b      	ldrb	r3, [r3, #0]
 8015816:	f003 0307 	and.w	r3, r3, #7
 801581a:	4a2d      	ldr	r2, [pc, #180]	; (80158d0 <RegionUS915RxConfig+0xf4>)
 801581c:	fb02 f203 	mul.w	r2, r2, r3
 8015820:	4b2c      	ldr	r3, [pc, #176]	; (80158d4 <RegionUS915RxConfig+0xf8>)
 8015822:	4413      	add	r3, r2
 8015824:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 8015826:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801582a:	4a2b      	ldr	r2, [pc, #172]	; (80158d8 <RegionUS915RxConfig+0xfc>)
 801582c:	5cd3      	ldrb	r3, [r2, r3]
 801582e:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8015830:	4b26      	ldr	r3, [pc, #152]	; (80158cc <RegionUS915RxConfig+0xf0>)
 8015832:	68db      	ldr	r3, [r3, #12]
 8015834:	6938      	ldr	r0, [r7, #16]
 8015836:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8015838:	4b24      	ldr	r3, [pc, #144]	; (80158cc <RegionUS915RxConfig+0xf0>)
 801583a:	699c      	ldr	r4, [r3, #24]
 801583c:	687b      	ldr	r3, [r7, #4]
 801583e:	789b      	ldrb	r3, [r3, #2]
 8015840:	4618      	mov	r0, r3
 8015842:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8015846:	687b      	ldr	r3, [r7, #4]
 8015848:	689b      	ldr	r3, [r3, #8]
 801584a:	b29b      	uxth	r3, r3
 801584c:	687a      	ldr	r2, [r7, #4]
 801584e:	7c92      	ldrb	r2, [r2, #18]
 8015850:	9209      	str	r2, [sp, #36]	; 0x24
 8015852:	2201      	movs	r2, #1
 8015854:	9208      	str	r2, [sp, #32]
 8015856:	2200      	movs	r2, #0
 8015858:	9207      	str	r2, [sp, #28]
 801585a:	2200      	movs	r2, #0
 801585c:	9206      	str	r2, [sp, #24]
 801585e:	2200      	movs	r2, #0
 8015860:	9205      	str	r2, [sp, #20]
 8015862:	2200      	movs	r2, #0
 8015864:	9204      	str	r2, [sp, #16]
 8015866:	2200      	movs	r2, #0
 8015868:	9203      	str	r2, [sp, #12]
 801586a:	9302      	str	r3, [sp, #8]
 801586c:	2308      	movs	r3, #8
 801586e:	9301      	str	r3, [sp, #4]
 8015870:	2300      	movs	r3, #0
 8015872:	9300      	str	r3, [sp, #0]
 8015874:	2301      	movs	r3, #1
 8015876:	460a      	mov	r2, r1
 8015878:	4601      	mov	r1, r0
 801587a:	2001      	movs	r0, #1
 801587c:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 801587e:	687b      	ldr	r3, [r7, #4]
 8015880:	7c5b      	ldrb	r3, [r3, #17]
 8015882:	2b00      	cmp	r3, #0
 8015884:	d005      	beq.n	8015892 <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 8015886:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801588a:	4a14      	ldr	r2, [pc, #80]	; (80158dc <RegionUS915RxConfig+0x100>)
 801588c:	5cd3      	ldrb	r3, [r2, r3]
 801588e:	75fb      	strb	r3, [r7, #23]
 8015890:	e004      	b.n	801589c <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 8015892:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015896:	4a12      	ldr	r2, [pc, #72]	; (80158e0 <RegionUS915RxConfig+0x104>)
 8015898:	5cd3      	ldrb	r3, [r2, r3]
 801589a:	75fb      	strb	r3, [r7, #23]
    }
    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801589c:	4b0b      	ldr	r3, [pc, #44]	; (80158cc <RegionUS915RxConfig+0xf0>)
 801589e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80158a0:	7dfa      	ldrb	r2, [r7, #23]
 80158a2:	320d      	adds	r2, #13
 80158a4:	b2d2      	uxtb	r2, r2
 80158a6:	4611      	mov	r1, r2
 80158a8:	2001      	movs	r0, #1
 80158aa:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 80158ac:	687b      	ldr	r3, [r7, #4]
 80158ae:	7cdb      	ldrb	r3, [r3, #19]
 80158b0:	f997 200f 	ldrsb.w	r2, [r7, #15]
 80158b4:	6939      	ldr	r1, [r7, #16]
 80158b6:	4618      	mov	r0, r3
 80158b8:	f7fd ff90 	bl	80137dc <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 80158bc:	683b      	ldr	r3, [r7, #0]
 80158be:	7bfa      	ldrb	r2, [r7, #15]
 80158c0:	701a      	strb	r2, [r3, #0]
    return true;
 80158c2:	2301      	movs	r3, #1
}
 80158c4:	4618      	mov	r0, r3
 80158c6:	371c      	adds	r7, #28
 80158c8:	46bd      	mov	sp, r7
 80158ca:	bd90      	pop	{r4, r7, pc}
 80158cc:	0801b480 	.word	0x0801b480
 80158d0:	000927c0 	.word	0x000927c0
 80158d4:	370870a0 	.word	0x370870a0
 80158d8:	0801b3fc 	.word	0x0801b3fc
 80158dc:	0801b470 	.word	0x0801b470
 80158e0:	0801b460 	.word	0x0801b460

080158e4 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80158e4:	b590      	push	{r4, r7, lr}
 80158e6:	b093      	sub	sp, #76	; 0x4c
 80158e8:	af0a      	add	r7, sp, #40	; 0x28
 80158ea:	60f8      	str	r0, [r7, #12]
 80158ec:	60b9      	str	r1, [r7, #8]
 80158ee:	607a      	str	r2, [r7, #4]
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 80158f0:	68fb      	ldr	r3, [r7, #12]
 80158f2:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80158f6:	461a      	mov	r2, r3
 80158f8:	4b46      	ldr	r3, [pc, #280]	; (8015a14 <RegionUS915TxConfig+0x130>)
 80158fa:	5c9b      	ldrb	r3, [r3, r2]
 80158fc:	77fb      	strb	r3, [r7, #31]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 80158fe:	68fb      	ldr	r3, [r7, #12]
 8015900:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8015904:	68fb      	ldr	r3, [r7, #12]
 8015906:	781b      	ldrb	r3, [r3, #0]
 8015908:	4619      	mov	r1, r3
 801590a:	4a43      	ldr	r2, [pc, #268]	; (8015a18 <RegionUS915TxConfig+0x134>)
 801590c:	460b      	mov	r3, r1
 801590e:	005b      	lsls	r3, r3, #1
 8015910:	440b      	add	r3, r1
 8015912:	009b      	lsls	r3, r3, #2
 8015914:	4413      	add	r3, r2
 8015916:	3309      	adds	r3, #9
 8015918:	781b      	ldrb	r3, [r3, #0]
 801591a:	4619      	mov	r1, r3
 801591c:	4a3e      	ldr	r2, [pc, #248]	; (8015a18 <RegionUS915TxConfig+0x134>)
 801591e:	460b      	mov	r3, r1
 8015920:	009b      	lsls	r3, r3, #2
 8015922:	440b      	add	r3, r1
 8015924:	009b      	lsls	r3, r3, #2
 8015926:	4413      	add	r3, r2
 8015928:	f203 3362 	addw	r3, r3, #866	; 0x362
 801592c:	f993 1000 	ldrsb.w	r1, [r3]
 8015930:	68fb      	ldr	r3, [r7, #12]
 8015932:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8015936:	4b39      	ldr	r3, [pc, #228]	; (8015a1c <RegionUS915TxConfig+0x138>)
 8015938:	f7ff fa8c 	bl	8014e54 <LimitTxPower>
 801593c:	4603      	mov	r3, r0
 801593e:	77bb      	strb	r3, [r7, #30]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 8015940:	68fb      	ldr	r3, [r7, #12]
 8015942:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015946:	4618      	mov	r0, r3
 8015948:	f7ff fa66 	bl	8014e18 <GetBandwidth>
 801594c:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801594e:	2300      	movs	r3, #0
 8015950:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 8015952:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8015956:	f04f 0200 	mov.w	r2, #0
 801595a:	4931      	ldr	r1, [pc, #196]	; (8015a20 <RegionUS915TxConfig+0x13c>)
 801595c:	4618      	mov	r0, r3
 801595e:	f7fd fdef 	bl	8013540 <RegionCommonComputeTxPower>
 8015962:	4603      	mov	r3, r0
 8015964:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 8015966:	4b2f      	ldr	r3, [pc, #188]	; (8015a24 <RegionUS915TxConfig+0x140>)
 8015968:	68da      	ldr	r2, [r3, #12]
 801596a:	68fb      	ldr	r3, [r7, #12]
 801596c:	781b      	ldrb	r3, [r3, #0]
 801596e:	4618      	mov	r0, r3
 8015970:	4929      	ldr	r1, [pc, #164]	; (8015a18 <RegionUS915TxConfig+0x134>)
 8015972:	4603      	mov	r3, r0
 8015974:	005b      	lsls	r3, r3, #1
 8015976:	4403      	add	r3, r0
 8015978:	009b      	lsls	r3, r3, #2
 801597a:	440b      	add	r3, r1
 801597c:	681b      	ldr	r3, [r3, #0]
 801597e:	4618      	mov	r0, r3
 8015980:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 8015982:	4b28      	ldr	r3, [pc, #160]	; (8015a24 <RegionUS915TxConfig+0x140>)
 8015984:	69dc      	ldr	r4, [r3, #28]
 8015986:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801598a:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801598e:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8015992:	9208      	str	r2, [sp, #32]
 8015994:	2200      	movs	r2, #0
 8015996:	9207      	str	r2, [sp, #28]
 8015998:	2200      	movs	r2, #0
 801599a:	9206      	str	r2, [sp, #24]
 801599c:	2200      	movs	r2, #0
 801599e:	9205      	str	r2, [sp, #20]
 80159a0:	2201      	movs	r2, #1
 80159a2:	9204      	str	r2, [sp, #16]
 80159a4:	2200      	movs	r2, #0
 80159a6:	9203      	str	r2, [sp, #12]
 80159a8:	2208      	movs	r2, #8
 80159aa:	9202      	str	r2, [sp, #8]
 80159ac:	2201      	movs	r2, #1
 80159ae:	9201      	str	r2, [sp, #4]
 80159b0:	9300      	str	r3, [sp, #0]
 80159b2:	69bb      	ldr	r3, [r7, #24]
 80159b4:	2200      	movs	r2, #0
 80159b6:	2001      	movs	r0, #1
 80159b8:	47a0      	blx	r4
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 80159ba:	68fb      	ldr	r3, [r7, #12]
 80159bc:	781b      	ldrb	r3, [r3, #0]
 80159be:	4619      	mov	r1, r3
 80159c0:	4a15      	ldr	r2, [pc, #84]	; (8015a18 <RegionUS915TxConfig+0x134>)
 80159c2:	460b      	mov	r3, r1
 80159c4:	005b      	lsls	r3, r3, #1
 80159c6:	440b      	add	r3, r1
 80159c8:	009b      	lsls	r3, r3, #2
 80159ca:	4413      	add	r3, r2
 80159cc:	681a      	ldr	r2, [r3, #0]
 80159ce:	68fb      	ldr	r3, [r7, #12]
 80159d0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80159d4:	4619      	mov	r1, r3
 80159d6:	4610      	mov	r0, r2
 80159d8:	f7fd ff3e 	bl	8013858 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 80159dc:	4b11      	ldr	r3, [pc, #68]	; (8015a24 <RegionUS915TxConfig+0x140>)
 80159de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80159e0:	68fa      	ldr	r2, [r7, #12]
 80159e2:	8992      	ldrh	r2, [r2, #12]
 80159e4:	b2d2      	uxtb	r2, r2
 80159e6:	4611      	mov	r1, r2
 80159e8:	2001      	movs	r0, #1
 80159ea:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80159ec:	68fb      	ldr	r3, [r7, #12]
 80159ee:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80159f2:	68fb      	ldr	r3, [r7, #12]
 80159f4:	899b      	ldrh	r3, [r3, #12]
 80159f6:	4619      	mov	r1, r3
 80159f8:	4610      	mov	r0, r2
 80159fa:	f7ff faa3 	bl	8014f44 <GetTimeOnAir>
 80159fe:	4602      	mov	r2, r0
 8015a00:	687b      	ldr	r3, [r7, #4]
 8015a02:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 8015a04:	68bb      	ldr	r3, [r7, #8]
 8015a06:	7fba      	ldrb	r2, [r7, #30]
 8015a08:	701a      	strb	r2, [r3, #0]
    return true;
 8015a0a:	2301      	movs	r3, #1
}
 8015a0c:	4618      	mov	r0, r3
 8015a0e:	3724      	adds	r7, #36	; 0x24
 8015a10:	46bd      	mov	sp, r7
 8015a12:	bd90      	pop	{r4, r7, pc}
 8015a14:	0801b3fc 	.word	0x0801b3fc
 8015a18:	20000d94 	.word	0x20000d94
 8015a1c:	20001108 	.word	0x20001108
 8015a20:	41f00000 	.word	0x41f00000
 8015a24:	0801b480 	.word	0x0801b480

08015a28 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8015a28:	b590      	push	{r4, r7, lr}
 8015a2a:	b097      	sub	sp, #92	; 0x5c
 8015a2c:	af00      	add	r7, sp, #0
 8015a2e:	60f8      	str	r0, [r7, #12]
 8015a30:	60b9      	str	r1, [r7, #8]
 8015a32:	607a      	str	r2, [r7, #4]
 8015a34:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8015a36:	2307      	movs	r3, #7
 8015a38:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8015a3c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8015a40:	2200      	movs	r2, #0
 8015a42:	601a      	str	r2, [r3, #0]
 8015a44:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8015a46:	2300      	movs	r3, #0
 8015a48:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    uint8_t bytesProcessed = 0;
 8015a4c:	2300      	movs	r3, #0
 8015a4e:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 8015a52:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8015a56:	2200      	movs	r2, #0
 8015a58:	601a      	str	r2, [r3, #0]
 8015a5a:	605a      	str	r2, [r3, #4]
 8015a5c:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, NvmCtx.ChannelsMask, 6 );
 8015a5e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8015a62:	2206      	movs	r2, #6
 8015a64:	4998      	ldr	r1, [pc, #608]	; (8015cc8 <RegionUS915LinkAdrReq+0x2a0>)
 8015a66:	4618      	mov	r0, r3
 8015a68:	f7fd fb51 	bl	801310e <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8015a6c:	e124      	b.n	8015cb8 <RegionUS915LinkAdrReq+0x290>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8015a6e:	68fb      	ldr	r3, [r7, #12]
 8015a70:	685a      	ldr	r2, [r3, #4]
 8015a72:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8015a76:	4413      	add	r3, r2
 8015a78:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8015a7c:	4611      	mov	r1, r2
 8015a7e:	4618      	mov	r0, r3
 8015a80:	f7fd fc30 	bl	80132e4 <RegionCommonParseLinkAdrReq>
 8015a84:	4603      	mov	r3, r0
 8015a86:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

        if( nextIndex == 0 )
 8015a8a:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8015a8e:	2b00      	cmp	r3, #0
 8015a90:	f000 811c 	beq.w	8015ccc <RegionUS915LinkAdrReq+0x2a4>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8015a94:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8015a98:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8015a9c:	4413      	add	r3, r2
 8015a9e:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8015aa2:	2307      	movs	r3, #7
 8015aa4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 8015aa8:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015aac:	2b06      	cmp	r3, #6
 8015aae:	d116      	bne.n	8015ade <RegionUS915LinkAdrReq+0xb6>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 8015ab0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015ab4:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0xFFFF;
 8015ab8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015abc:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0xFFFF;
 8015ac0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015ac4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0xFFFF;
 8015ac8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8015acc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8015ad0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8015ad4:	b2db      	uxtb	r3, r3
 8015ad6:	b29b      	uxth	r3, r3
 8015ad8:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8015adc:	e0ec      	b.n	8015cb8 <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 8015ade:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015ae2:	2b07      	cmp	r3, #7
 8015ae4:	d112      	bne.n	8015b0c <RegionUS915LinkAdrReq+0xe4>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 8015ae6:	2300      	movs	r3, #0
 8015ae8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0x0000;
 8015aec:	2300      	movs	r3, #0
 8015aee:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0x0000;
 8015af2:	2300      	movs	r3, #0
 8015af4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0x0000;
 8015af8:	2300      	movs	r3, #0
 8015afa:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 8015afe:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8015b02:	b2db      	uxtb	r3, r3
 8015b04:	b29b      	uxth	r3, r3
 8015b06:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8015b0a:	e0d5      	b.n	8015cb8 <RegionUS915LinkAdrReq+0x290>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 8015b0c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015b10:	2b05      	cmp	r3, #5
 8015b12:	f040 80c7 	bne.w	8015ca4 <RegionUS915LinkAdrReq+0x27c>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 8015b16:	2301      	movs	r3, #1
 8015b18:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 8015b1c:	2300      	movs	r3, #0
 8015b1e:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 8015b22:	2300      	movs	r3, #0
 8015b24:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 8015b28:	e0b6      	b.n	8015c98 <RegionUS915LinkAdrReq+0x270>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 8015b2a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 8015b2e:	b2da      	uxtb	r2, r3
 8015b30:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8015b34:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015b38:	fa01 f303 	lsl.w	r3, r1, r3
 8015b3c:	4013      	ands	r3, r2
 8015b3e:	2b00      	cmp	r3, #0
 8015b40:	d051      	beq.n	8015be6 <RegionUS915LinkAdrReq+0x1be>
                {
                    if( ( i % 2 ) == 0 )
 8015b42:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015b46:	f003 0301 	and.w	r3, r3, #1
 8015b4a:	b2db      	uxtb	r3, r3
 8015b4c:	2b00      	cmp	r3, #0
 8015b4e:	d122      	bne.n	8015b96 <RegionUS915LinkAdrReq+0x16e>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 8015b50:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015b54:	005b      	lsls	r3, r3, #1
 8015b56:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8015b5a:	4413      	add	r3, r2
 8015b5c:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8015b60:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015b64:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 8015b68:	b292      	uxth	r2, r2
 8015b6a:	005b      	lsls	r3, r3, #1
 8015b6c:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8015b70:	440b      	add	r3, r1
 8015b72:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8015b76:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8015b7a:	b21a      	sxth	r2, r3
 8015b7c:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8015b80:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015b84:	fa01 f303 	lsl.w	r3, r1, r3
 8015b88:	b21b      	sxth	r3, r3
 8015b8a:	4313      	orrs	r3, r2
 8015b8c:	b21b      	sxth	r3, r3
 8015b8e:	b29b      	uxth	r3, r3
 8015b90:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8015b94:	e07b      	b.n	8015c8e <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 8015b96:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015b9a:	005b      	lsls	r3, r3, #1
 8015b9c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8015ba0:	4413      	add	r3, r2
 8015ba2:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8015ba6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015baa:	f062 02ff 	orn	r2, r2, #255	; 0xff
 8015bae:	b292      	uxth	r2, r2
 8015bb0:	005b      	lsls	r3, r3, #1
 8015bb2:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8015bb6:	440b      	add	r3, r1
 8015bb8:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 8015bbc:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8015bc0:	b21a      	sxth	r2, r3
 8015bc2:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8015bc6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015bca:	fa01 f303 	lsl.w	r3, r1, r3
 8015bce:	b21b      	sxth	r3, r3
 8015bd0:	4313      	orrs	r3, r2
 8015bd2:	b21b      	sxth	r3, r3
 8015bd4:	b29b      	uxth	r3, r3
 8015bd6:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8015bda:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015bde:	3301      	adds	r3, #1
 8015be0:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 8015be4:	e053      	b.n	8015c8e <RegionUS915LinkAdrReq+0x266>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 8015be6:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015bea:	f003 0301 	and.w	r3, r3, #1
 8015bee:	b2db      	uxtb	r3, r3
 8015bf0:	2b00      	cmp	r3, #0
 8015bf2:	d124      	bne.n	8015c3e <RegionUS915LinkAdrReq+0x216>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 8015bf4:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015bf8:	005b      	lsls	r3, r3, #1
 8015bfa:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8015bfe:	4413      	add	r3, r2
 8015c00:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8015c04:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015c08:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8015c0c:	b292      	uxth	r2, r2
 8015c0e:	005b      	lsls	r3, r3, #1
 8015c10:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8015c14:	440b      	add	r3, r1
 8015c16:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8015c1a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8015c1e:	b21a      	sxth	r2, r3
 8015c20:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8015c24:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015c28:	fa01 f303 	lsl.w	r3, r1, r3
 8015c2c:	b21b      	sxth	r3, r3
 8015c2e:	43db      	mvns	r3, r3
 8015c30:	b21b      	sxth	r3, r3
 8015c32:	4013      	ands	r3, r2
 8015c34:	b21b      	sxth	r3, r3
 8015c36:	b29b      	uxth	r3, r3
 8015c38:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8015c3c:	e027      	b.n	8015c8e <RegionUS915LinkAdrReq+0x266>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 8015c3e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015c42:	005b      	lsls	r3, r3, #1
 8015c44:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8015c48:	4413      	add	r3, r2
 8015c4a:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 8015c4e:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015c52:	b2d2      	uxtb	r2, r2
 8015c54:	b292      	uxth	r2, r2
 8015c56:	005b      	lsls	r3, r3, #1
 8015c58:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8015c5c:	440b      	add	r3, r1
 8015c5e:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 8015c62:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8015c66:	b21a      	sxth	r2, r3
 8015c68:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 8015c6c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015c70:	fa01 f303 	lsl.w	r3, r1, r3
 8015c74:	b21b      	sxth	r3, r3
 8015c76:	43db      	mvns	r3, r3
 8015c78:	b21b      	sxth	r3, r3
 8015c7a:	4013      	ands	r3, r2
 8015c7c:	b21b      	sxth	r3, r3
 8015c7e:	b29b      	uxth	r3, r3
 8015c80:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 8015c84:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 8015c88:	3301      	adds	r3, #1
 8015c8a:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 8015c8e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015c92:	3301      	adds	r3, #1
 8015c94:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 8015c98:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8015c9c:	2b07      	cmp	r3, #7
 8015c9e:	f67f af44 	bls.w	8015b2a <RegionUS915LinkAdrReq+0x102>
 8015ca2:	e009      	b.n	8015cb8 <RegionUS915LinkAdrReq+0x290>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 8015ca4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8015ca8:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 8015cac:	005b      	lsls	r3, r3, #1
 8015cae:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8015cb2:	440b      	add	r3, r1
 8015cb4:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8015cb8:	68fb      	ldr	r3, [r7, #12]
 8015cba:	7a1b      	ldrb	r3, [r3, #8]
 8015cbc:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8015cc0:	429a      	cmp	r2, r3
 8015cc2:	f4ff aed4 	bcc.w	8015a6e <RegionUS915LinkAdrReq+0x46>
 8015cc6:	e002      	b.n	8015cce <RegionUS915LinkAdrReq+0x2a6>
 8015cc8:	20001108 	.word	0x20001108
            break; // break loop, since no more request has been found
 8015ccc:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 8015cce:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8015cd2:	2b03      	cmp	r3, #3
 8015cd4:	dc0f      	bgt.n	8015cf6 <RegionUS915LinkAdrReq+0x2ce>
 8015cd6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8015cda:	2204      	movs	r2, #4
 8015cdc:	2100      	movs	r1, #0
 8015cde:	4618      	mov	r0, r3
 8015ce0:	f7fd f9e9 	bl	80130b6 <RegionCommonCountChannels>
 8015ce4:	4603      	mov	r3, r0
 8015ce6:	2b01      	cmp	r3, #1
 8015ce8:	d805      	bhi.n	8015cf6 <RegionUS915LinkAdrReq+0x2ce>
    {
        status &= 0xFE; // Channel mask KO
 8015cea:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8015cee:	f023 0301 	bic.w	r3, r3, #1
 8015cf2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8015cf6:	2302      	movs	r3, #2
 8015cf8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8015cfc:	68fb      	ldr	r3, [r7, #12]
 8015cfe:	7a5b      	ldrb	r3, [r3, #9]
 8015d00:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 8015d04:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8015d08:	4618      	mov	r0, r3
 8015d0a:	f7ff f949 	bl	8014fa0 <RegionUS915GetPhyParam>
 8015d0e:	4603      	mov	r3, r0
 8015d10:	637b      	str	r3, [r7, #52]	; 0x34

    linkAdrVerifyParams.Status = status;
 8015d12:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8015d16:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8015d18:	68fb      	ldr	r3, [r7, #12]
 8015d1a:	7a9b      	ldrb	r3, [r3, #10]
 8015d1c:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 8015d1e:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8015d22:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8015d24:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 8015d28:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 8015d2a:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8015d2e:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 8015d30:	68fb      	ldr	r3, [r7, #12]
 8015d32:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8015d36:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 8015d38:	68fb      	ldr	r3, [r7, #12]
 8015d3a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8015d3e:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 8015d40:	68fb      	ldr	r3, [r7, #12]
 8015d42:	7b5b      	ldrb	r3, [r3, #13]
 8015d44:	b25b      	sxtb	r3, r3
 8015d46:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 8015d48:	2348      	movs	r3, #72	; 0x48
 8015d4a:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 8015d4e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8015d52:	627b      	str	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 8015d54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015d56:	b25b      	sxtb	r3, r3
 8015d58:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 8015d5c:	2304      	movs	r3, #4
 8015d5e:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 8015d62:	4b3a      	ldr	r3, [pc, #232]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015d64:	62fb      	str	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 8015d66:	230e      	movs	r3, #14
 8015d68:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 8015d6c:	2300      	movs	r3, #0
 8015d6e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 8015d72:	68fb      	ldr	r3, [r7, #12]
 8015d74:	681b      	ldr	r3, [r3, #0]
 8015d76:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 8015d78:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 8015d7c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8015d80:	1c9a      	adds	r2, r3, #2
 8015d82:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8015d86:	1c59      	adds	r1, r3, #1
 8015d88:	f107 0014 	add.w	r0, r7, #20
 8015d8c:	4623      	mov	r3, r4
 8015d8e:	f7fd fafa 	bl	8013386 <RegionCommonLinkAdrReqVerifyParams>
 8015d92:	4603      	mov	r3, r0
 8015d94:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8015d98:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8015d9c:	2b07      	cmp	r3, #7
 8015d9e:	d13e      	bne.n	8015e1e <RegionUS915LinkAdrReq+0x3f6>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, channelsMask, 6 );
 8015da0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8015da4:	2206      	movs	r2, #6
 8015da6:	4619      	mov	r1, r3
 8015da8:	4829      	ldr	r0, [pc, #164]	; (8015e50 <RegionUS915LinkAdrReq+0x428>)
 8015daa:	f7fd f9b0 	bl	801310e <RegionCommonChanMaskCopy>

        NvmCtx.ChannelsMaskRemaining[0] &= NvmCtx.ChannelsMask[0];
 8015dae:	4b27      	ldr	r3, [pc, #156]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015db0:	f8b3 2380 	ldrh.w	r2, [r3, #896]	; 0x380
 8015db4:	4b25      	ldr	r3, [pc, #148]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015db6:	f8b3 3374 	ldrh.w	r3, [r3, #884]	; 0x374
 8015dba:	4013      	ands	r3, r2
 8015dbc:	b29a      	uxth	r2, r3
 8015dbe:	4b23      	ldr	r3, [pc, #140]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015dc0:	f8a3 2380 	strh.w	r2, [r3, #896]	; 0x380
        NvmCtx.ChannelsMaskRemaining[1] &= NvmCtx.ChannelsMask[1];
 8015dc4:	4b21      	ldr	r3, [pc, #132]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015dc6:	f8b3 2382 	ldrh.w	r2, [r3, #898]	; 0x382
 8015dca:	4b20      	ldr	r3, [pc, #128]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015dcc:	f8b3 3376 	ldrh.w	r3, [r3, #886]	; 0x376
 8015dd0:	4013      	ands	r3, r2
 8015dd2:	b29a      	uxth	r2, r3
 8015dd4:	4b1d      	ldr	r3, [pc, #116]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015dd6:	f8a3 2382 	strh.w	r2, [r3, #898]	; 0x382
        NvmCtx.ChannelsMaskRemaining[2] &= NvmCtx.ChannelsMask[2];
 8015dda:	4b1c      	ldr	r3, [pc, #112]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015ddc:	f8b3 2384 	ldrh.w	r2, [r3, #900]	; 0x384
 8015de0:	4b1a      	ldr	r3, [pc, #104]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015de2:	f8b3 3378 	ldrh.w	r3, [r3, #888]	; 0x378
 8015de6:	4013      	ands	r3, r2
 8015de8:	b29a      	uxth	r2, r3
 8015dea:	4b18      	ldr	r3, [pc, #96]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015dec:	f8a3 2384 	strh.w	r2, [r3, #900]	; 0x384
        NvmCtx.ChannelsMaskRemaining[3] &= NvmCtx.ChannelsMask[3];
 8015df0:	4b16      	ldr	r3, [pc, #88]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015df2:	f8b3 2386 	ldrh.w	r2, [r3, #902]	; 0x386
 8015df6:	4b15      	ldr	r3, [pc, #84]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015df8:	f8b3 337a 	ldrh.w	r3, [r3, #890]	; 0x37a
 8015dfc:	4013      	ands	r3, r2
 8015dfe:	b29a      	uxth	r2, r3
 8015e00:	4b12      	ldr	r3, [pc, #72]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015e02:	f8a3 2386 	strh.w	r2, [r3, #902]	; 0x386
        NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 8015e06:	4b11      	ldr	r3, [pc, #68]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015e08:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 8015e0c:	4b0f      	ldr	r3, [pc, #60]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015e0e:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        NvmCtx.ChannelsMaskRemaining[5] = NvmCtx.ChannelsMask[5];
 8015e12:	4b0e      	ldr	r3, [pc, #56]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015e14:	f8b3 237e 	ldrh.w	r2, [r3, #894]	; 0x37e
 8015e18:	4b0c      	ldr	r3, [pc, #48]	; (8015e4c <RegionUS915LinkAdrReq+0x424>)
 8015e1a:	f8a3 238a 	strh.w	r2, [r3, #906]	; 0x38a
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8015e1e:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 8015e22:	68bb      	ldr	r3, [r7, #8]
 8015e24:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8015e26:	f997 204e 	ldrsb.w	r2, [r7, #78]	; 0x4e
 8015e2a:	687b      	ldr	r3, [r7, #4]
 8015e2c:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8015e2e:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 8015e32:	683b      	ldr	r3, [r7, #0]
 8015e34:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8015e36:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8015e38:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 8015e3c:	701a      	strb	r2, [r3, #0]

    return status;
 8015e3e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8015e42:	4618      	mov	r0, r3
 8015e44:	375c      	adds	r7, #92	; 0x5c
 8015e46:	46bd      	mov	sp, r7
 8015e48:	bd90      	pop	{r4, r7, pc}
 8015e4a:	bf00      	nop
 8015e4c:	20000d94 	.word	0x20000d94
 8015e50:	20001108 	.word	0x20001108

08015e54 <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8015e54:	b580      	push	{r7, lr}
 8015e56:	b084      	sub	sp, #16
 8015e58:	af00      	add	r7, sp, #0
 8015e5a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8015e5c:	2307      	movs	r3, #7
 8015e5e:	73fb      	strb	r3, [r7, #15]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	685b      	ldr	r3, [r3, #4]
 8015e64:	4618      	mov	r0, r3
 8015e66:	f7ff f829 	bl	8014ebc <VerifyRfFreq>
 8015e6a:	4603      	mov	r3, r0
 8015e6c:	f083 0301 	eor.w	r3, r3, #1
 8015e70:	b2db      	uxtb	r3, r3
 8015e72:	2b00      	cmp	r3, #0
 8015e74:	d003      	beq.n	8015e7e <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 8015e76:	7bfb      	ldrb	r3, [r7, #15]
 8015e78:	f023 0301 	bic.w	r3, r3, #1
 8015e7c:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 8015e7e:	687b      	ldr	r3, [r7, #4]
 8015e80:	f993 3000 	ldrsb.w	r3, [r3]
 8015e84:	220d      	movs	r2, #13
 8015e86:	2108      	movs	r1, #8
 8015e88:	4618      	mov	r0, r3
 8015e8a:	f7fd f8c3 	bl	8013014 <RegionCommonValueInRange>
 8015e8e:	4603      	mov	r3, r0
 8015e90:	2b00      	cmp	r3, #0
 8015e92:	d103      	bne.n	8015e9c <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8015e94:	7bfb      	ldrb	r3, [r7, #15]
 8015e96:	f023 0302 	bic.w	r3, r3, #2
 8015e9a:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8015e9c:	687b      	ldr	r3, [r7, #4]
 8015e9e:	f993 3000 	ldrsb.w	r3, [r3]
 8015ea2:	2207      	movs	r2, #7
 8015ea4:	2105      	movs	r1, #5
 8015ea6:	4618      	mov	r0, r3
 8015ea8:	f7fd f8b4 	bl	8013014 <RegionCommonValueInRange>
 8015eac:	4603      	mov	r3, r0
 8015eae:	2b01      	cmp	r3, #1
 8015eb0:	d004      	beq.n	8015ebc <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 8015eb2:	687b      	ldr	r3, [r7, #4]
 8015eb4:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 8015eb8:	2b0d      	cmp	r3, #13
 8015eba:	dd03      	ble.n	8015ec4 <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 8015ebc:	7bfb      	ldrb	r3, [r7, #15]
 8015ebe:	f023 0302 	bic.w	r3, r3, #2
 8015ec2:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 8015ec4:	687b      	ldr	r3, [r7, #4]
 8015ec6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015eca:	2203      	movs	r2, #3
 8015ecc:	2100      	movs	r1, #0
 8015ece:	4618      	mov	r0, r3
 8015ed0:	f7fd f8a0 	bl	8013014 <RegionCommonValueInRange>
 8015ed4:	4603      	mov	r3, r0
 8015ed6:	2b00      	cmp	r3, #0
 8015ed8:	d103      	bne.n	8015ee2 <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 8015eda:	7bfb      	ldrb	r3, [r7, #15]
 8015edc:	f023 0304 	bic.w	r3, r3, #4
 8015ee0:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 8015ee2:	7bfb      	ldrb	r3, [r7, #15]
}
 8015ee4:	4618      	mov	r0, r3
 8015ee6:	3710      	adds	r7, #16
 8015ee8:	46bd      	mov	sp, r7
 8015eea:	bd80      	pop	{r7, pc}

08015eec <RegionUS915NewChannelReq>:

uint8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 8015eec:	b480      	push	{r7}
 8015eee:	b083      	sub	sp, #12
 8015ef0:	af00      	add	r7, sp, #0
 8015ef2:	6078      	str	r0, [r7, #4]
    // Datarate and frequency KO
    return 0;
 8015ef4:	2300      	movs	r3, #0
}
 8015ef6:	4618      	mov	r0, r3
 8015ef8:	370c      	adds	r7, #12
 8015efa:	46bd      	mov	sp, r7
 8015efc:	bc80      	pop	{r7}
 8015efe:	4770      	bx	lr

08015f00 <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 8015f00:	b480      	push	{r7}
 8015f02:	b083      	sub	sp, #12
 8015f04:	af00      	add	r7, sp, #0
 8015f06:	6078      	str	r0, [r7, #4]
    return -1;
 8015f08:	f04f 33ff 	mov.w	r3, #4294967295
}
 8015f0c:	4618      	mov	r0, r3
 8015f0e:	370c      	adds	r7, #12
 8015f10:	46bd      	mov	sp, r7
 8015f12:	bc80      	pop	{r7}
 8015f14:	4770      	bx	lr

08015f16 <RegionUS915DlChannelReq>:

uint8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8015f16:	b480      	push	{r7}
 8015f18:	b083      	sub	sp, #12
 8015f1a:	af00      	add	r7, sp, #0
 8015f1c:	6078      	str	r0, [r7, #4]
    return 0;
 8015f1e:	2300      	movs	r3, #0
}
 8015f20:	4618      	mov	r0, r3
 8015f22:	370c      	adds	r7, #12
 8015f24:	46bd      	mov	sp, r7
 8015f26:	bc80      	pop	{r7}
 8015f28:	4770      	bx	lr
	...

08015f2c <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8015f2c:	b480      	push	{r7}
 8015f2e:	b083      	sub	sp, #12
 8015f30:	af00      	add	r7, sp, #0
 8015f32:	4603      	mov	r3, r0
 8015f34:	460a      	mov	r2, r1
 8015f36:	71fb      	strb	r3, [r7, #7]
 8015f38:	4613      	mov	r3, r2
 8015f3a:	71bb      	strb	r3, [r7, #6]
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 8015f3c:	79bb      	ldrb	r3, [r7, #6]
 8015f3e:	2b00      	cmp	r3, #0
 8015f40:	d108      	bne.n	8015f54 <RegionUS915AlternateDr+0x28>
    {
        NvmCtx.JoinTrialsCounter++;
 8015f42:	4b15      	ldr	r3, [pc, #84]	; (8015f98 <RegionUS915AlternateDr+0x6c>)
 8015f44:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 8015f48:	3301      	adds	r3, #1
 8015f4a:	b2da      	uxtb	r2, r3
 8015f4c:	4b12      	ldr	r3, [pc, #72]	; (8015f98 <RegionUS915AlternateDr+0x6c>)
 8015f4e:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
 8015f52:	e007      	b.n	8015f64 <RegionUS915AlternateDr+0x38>
    }
    else
    {
        NvmCtx.JoinTrialsCounter--;
 8015f54:	4b10      	ldr	r3, [pc, #64]	; (8015f98 <RegionUS915AlternateDr+0x6c>)
 8015f56:	f893 3399 	ldrb.w	r3, [r3, #921]	; 0x399
 8015f5a:	3b01      	subs	r3, #1
 8015f5c:	b2da      	uxtb	r2, r3
 8015f5e:	4b0e      	ldr	r3, [pc, #56]	; (8015f98 <RegionUS915AlternateDr+0x6c>)
 8015f60:	f883 2399 	strb.w	r2, [r3, #921]	; 0x399
    }

    if( NvmCtx.JoinTrialsCounter % 9 == 0 )
 8015f64:	4b0c      	ldr	r3, [pc, #48]	; (8015f98 <RegionUS915AlternateDr+0x6c>)
 8015f66:	f893 2399 	ldrb.w	r2, [r3, #921]	; 0x399
 8015f6a:	4b0c      	ldr	r3, [pc, #48]	; (8015f9c <RegionUS915AlternateDr+0x70>)
 8015f6c:	fba3 1302 	umull	r1, r3, r3, r2
 8015f70:	0859      	lsrs	r1, r3, #1
 8015f72:	460b      	mov	r3, r1
 8015f74:	00db      	lsls	r3, r3, #3
 8015f76:	440b      	add	r3, r1
 8015f78:	1ad3      	subs	r3, r2, r3
 8015f7a:	b2db      	uxtb	r3, r3
 8015f7c:	2b00      	cmp	r3, #0
 8015f7e:	d102      	bne.n	8015f86 <RegionUS915AlternateDr+0x5a>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 8015f80:	2304      	movs	r3, #4
 8015f82:	71fb      	strb	r3, [r7, #7]
 8015f84:	e001      	b.n	8015f8a <RegionUS915AlternateDr+0x5e>
    }
    else
    {
        currentDr = DR_0;
 8015f86:	2300      	movs	r3, #0
 8015f88:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 8015f8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8015f8e:	4618      	mov	r0, r3
 8015f90:	370c      	adds	r7, #12
 8015f92:	46bd      	mov	sp, r7
 8015f94:	bc80      	pop	{r7}
 8015f96:	4770      	bx	lr
 8015f98:	20000d94 	.word	0x20000d94
 8015f9c:	38e38e39 	.word	0x38e38e39

08015fa0 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8015fa0:	b580      	push	{r7, lr}
 8015fa2:	b0a8      	sub	sp, #160	; 0xa0
 8015fa4:	af02      	add	r7, sp, #8
 8015fa6:	60f8      	str	r0, [r7, #12]
 8015fa8:	60b9      	str	r1, [r7, #8]
 8015faa:	607a      	str	r2, [r7, #4]
 8015fac:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 8015fae:	2300      	movs	r3, #0
 8015fb0:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
    uint8_t nbRestrictedChannels = 0;
 8015fb4:	2300      	movs	r3, #0
 8015fb6:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 8015fba:	2300      	movs	r3, #0
 8015fbc:	64fb      	str	r3, [r7, #76]	; 0x4c
 8015fbe:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8015fc2:	2244      	movs	r2, #68	; 0x44
 8015fc4:	2100      	movs	r1, #0
 8015fc6:	4618      	mov	r0, r3
 8015fc8:	f004 fb2a 	bl	801a620 <memset>
    uint8_t newChannelIndex = 0;
 8015fcc:	2300      	movs	r3, #0
 8015fce:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8015fd2:	230c      	movs	r3, #12
 8015fd4:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( NvmCtx.ChannelsMaskRemaining, 0, 4 ) == 0 )
 8015fd8:	2204      	movs	r2, #4
 8015fda:	2100      	movs	r1, #0
 8015fdc:	485f      	ldr	r0, [pc, #380]	; (801615c <RegionUS915NextChannel+0x1bc>)
 8015fde:	f7fd f86a 	bl	80130b6 <RegionCommonCountChannels>
 8015fe2:	4603      	mov	r3, r0
 8015fe4:	2b00      	cmp	r3, #0
 8015fe6:	d108      	bne.n	8015ffa <RegionUS915NextChannel+0x5a>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( NvmCtx.ChannelsMaskRemaining, NvmCtx.ChannelsMask, 4  );
 8015fe8:	2204      	movs	r2, #4
 8015fea:	495d      	ldr	r1, [pc, #372]	; (8016160 <RegionUS915NextChannel+0x1c0>)
 8015fec:	485b      	ldr	r0, [pc, #364]	; (801615c <RegionUS915NextChannel+0x1bc>)
 8015fee:	f7fd f88e 	bl	801310e <RegionCommonChanMaskCopy>

        NvmCtx.JoinChannelGroupsCurrentIndex = 0;
 8015ff2:	4b5c      	ldr	r3, [pc, #368]	; (8016164 <RegionUS915NextChannel+0x1c4>)
 8015ff4:	2200      	movs	r2, #0
 8015ff6:	f883 2398 	strb.w	r2, [r3, #920]	; 0x398
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 8015ffa:	68fb      	ldr	r3, [r7, #12]
 8015ffc:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8016000:	2b03      	cmp	r3, #3
 8016002:	dd0b      	ble.n	801601c <RegionUS915NextChannel+0x7c>
    {
        if( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 8016004:	4b57      	ldr	r3, [pc, #348]	; (8016164 <RegionUS915NextChannel+0x1c4>)
 8016006:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 801600a:	b2db      	uxtb	r3, r3
 801600c:	2b00      	cmp	r3, #0
 801600e:	d105      	bne.n	801601c <RegionUS915NextChannel+0x7c>
        {
            NvmCtx.ChannelsMaskRemaining[4] = NvmCtx.ChannelsMask[4];
 8016010:	4b54      	ldr	r3, [pc, #336]	; (8016164 <RegionUS915NextChannel+0x1c4>)
 8016012:	f8b3 237c 	ldrh.w	r2, [r3, #892]	; 0x37c
 8016016:	4b53      	ldr	r3, [pc, #332]	; (8016164 <RegionUS915NextChannel+0x1c4>)
 8016018:	f8a3 2388 	strh.w	r2, [r3, #904]	; 0x388
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801601c:	68fb      	ldr	r3, [r7, #12]
 801601e:	7a5b      	ldrb	r3, [r3, #9]
 8016020:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 8016022:	68fb      	ldr	r3, [r7, #12]
 8016024:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8016028:	b2db      	uxtb	r3, r3
 801602a:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMaskRemaining;
 801602c:	4b4b      	ldr	r3, [pc, #300]	; (801615c <RegionUS915NextChannel+0x1bc>)
 801602e:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = NvmCtx.Channels;
 8016030:	4b4c      	ldr	r3, [pc, #304]	; (8016164 <RegionUS915NextChannel+0x1c4>)
 8016032:	61fb      	str	r3, [r7, #28]
    countChannelsParams.Bands = NvmCtx.Bands;
 8016034:	4b4c      	ldr	r3, [pc, #304]	; (8016168 <RegionUS915NextChannel+0x1c8>)
 8016036:	623b      	str	r3, [r7, #32]
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 8016038:	2348      	movs	r3, #72	; 0x48
 801603a:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = 0;
 801603c:	2300      	movs	r3, #0
 801603e:	84fb      	strh	r3, [r7, #38]	; 0x26

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 8016040:	68fb      	ldr	r3, [r7, #12]
 8016042:	681b      	ldr	r3, [r3, #0]
 8016044:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8016046:	68fb      	ldr	r3, [r7, #12]
 8016048:	685b      	ldr	r3, [r3, #4]
 801604a:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801604c:	68fb      	ldr	r3, [r7, #12]
 801604e:	7a9b      	ldrb	r3, [r3, #10]
 8016050:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 8016054:	2301      	movs	r3, #1
 8016056:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801605a:	f107 0314 	add.w	r3, r7, #20
 801605e:	647b      	str	r3, [r7, #68]	; 0x44

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8016060:	68fa      	ldr	r2, [r7, #12]
 8016062:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8016066:	320c      	adds	r2, #12
 8016068:	e892 0003 	ldmia.w	r2, {r0, r1}
 801606c:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8016070:	68fb      	ldr	r3, [r7, #12]
 8016072:	7d1b      	ldrb	r3, [r3, #20]
 8016074:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 8016078:	68fb      	ldr	r3, [r7, #12]
 801607a:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801607e:	68fb      	ldr	r3, [r7, #12]
 8016080:	8adb      	ldrh	r3, [r3, #22]
 8016082:	4619      	mov	r1, r3
 8016084:	4610      	mov	r0, r2
 8016086:	f7fe ff5d 	bl	8014f44 <GetTimeOnAir>
 801608a:	4603      	mov	r3, r0
 801608c:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801608e:	f107 0195 	add.w	r1, r7, #149	; 0x95
 8016092:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8016096:	f107 0028 	add.w	r0, r7, #40	; 0x28
 801609a:	687b      	ldr	r3, [r7, #4]
 801609c:	9301      	str	r3, [sp, #4]
 801609e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 80160a2:	9300      	str	r3, [sp, #0]
 80160a4:	460b      	mov	r3, r1
 80160a6:	6839      	ldr	r1, [r7, #0]
 80160a8:	f7fd fb35 	bl	8013716 <RegionCommonIdentifyChannels>
 80160ac:	4603      	mov	r3, r0
 80160ae:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 80160b2:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 80160b6:	2b00      	cmp	r3, #0
 80160b8:	d149      	bne.n	801614e <RegionUS915NextChannel+0x1ae>
    {
        if( nextChanParams->Joined == true )
 80160ba:	68fb      	ldr	r3, [r7, #12]
 80160bc:	7a5b      	ldrb	r3, [r3, #9]
 80160be:	2b00      	cmp	r3, #0
 80160c0:	d00f      	beq.n	80160e2 <RegionUS915NextChannel+0x142>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 80160c2:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 80160c6:	3b01      	subs	r3, #1
 80160c8:	4619      	mov	r1, r3
 80160ca:	2000      	movs	r0, #0
 80160cc:	f000 f8f0 	bl	80162b0 <randr>
 80160d0:	4603      	mov	r3, r0
 80160d2:	f107 0298 	add.w	r2, r7, #152	; 0x98
 80160d6:	4413      	add	r3, r2
 80160d8:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 80160dc:	68bb      	ldr	r3, [r7, #8]
 80160de:	701a      	strb	r2, [r3, #0]
 80160e0:	e02e      	b.n	8016140 <RegionUS915NextChannel+0x1a0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 80160e2:	68fb      	ldr	r3, [r7, #12]
 80160e4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	d10e      	bne.n	801610a <RegionUS915NextChannel+0x16a>
            {
                if( ComputeNext125kHzJoinChannel( &newChannelIndex ) == LORAMAC_STATUS_PARAMETER_INVALID )
 80160ec:	f107 034b 	add.w	r3, r7, #75	; 0x4b
 80160f0:	4618      	mov	r0, r3
 80160f2:	f7fe fe1f 	bl	8014d34 <ComputeNext125kHzJoinChannel>
 80160f6:	4603      	mov	r3, r0
 80160f8:	2b03      	cmp	r3, #3
 80160fa:	d101      	bne.n	8016100 <RegionUS915NextChannel+0x160>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 80160fc:	2303      	movs	r3, #3
 80160fe:	e028      	b.n	8016152 <RegionUS915NextChannel+0x1b2>
                }
                *channel = newChannelIndex;
 8016100:	f897 204b 	ldrb.w	r2, [r7, #75]	; 0x4b
 8016104:	68bb      	ldr	r3, [r7, #8]
 8016106:	701a      	strb	r2, [r3, #0]
 8016108:	e01a      	b.n	8016140 <RegionUS915NextChannel+0x1a0>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 801610a:	2300      	movs	r3, #0
 801610c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 8016110:	e004      	b.n	801611c <RegionUS915NextChannel+0x17c>
                {
                    i++;
 8016112:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8016116:	3301      	adds	r3, #1
 8016118:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( NvmCtx.ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801611c:	4b11      	ldr	r3, [pc, #68]	; (8016164 <RegionUS915NextChannel+0x1c4>)
 801611e:	f8b3 3388 	ldrh.w	r3, [r3, #904]	; 0x388
 8016122:	b2da      	uxtb	r2, r3
 8016124:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8016128:	fa42 f303 	asr.w	r3, r2, r3
 801612c:	f003 0301 	and.w	r3, r3, #1
 8016130:	2b00      	cmp	r3, #0
 8016132:	d0ee      	beq.n	8016112 <RegionUS915NextChannel+0x172>
                }
                *channel = 64 + i;
 8016134:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 8016138:	3340      	adds	r3, #64	; 0x40
 801613a:	b2da      	uxtb	r2, r3
 801613c:	68bb      	ldr	r3, [r7, #8]
 801613e:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( NvmCtx.ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 8016140:	68bb      	ldr	r3, [r7, #8]
 8016142:	781b      	ldrb	r3, [r3, #0]
 8016144:	2248      	movs	r2, #72	; 0x48
 8016146:	4619      	mov	r1, r3
 8016148:	4804      	ldr	r0, [pc, #16]	; (801615c <RegionUS915NextChannel+0x1bc>)
 801614a:	f7fc ff80 	bl	801304e <RegionCommonChanDisable>
    }
    return status;
 801614e:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
}
 8016152:	4618      	mov	r0, r3
 8016154:	3798      	adds	r7, #152	; 0x98
 8016156:	46bd      	mov	sp, r7
 8016158:	bd80      	pop	{r7, pc}
 801615a:	bf00      	nop
 801615c:	20001114 	.word	0x20001114
 8016160:	20001108 	.word	0x20001108
 8016164:	20000d94 	.word	0x20000d94
 8016168:	200010f4 	.word	0x200010f4

0801616c <RegionUS915SetContinuousWave>:
{
    return LORAMAC_STATUS_PARAMETER_INVALID;
}

void RegionUS915SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 801616c:	b580      	push	{r7, lr}
 801616e:	b084      	sub	sp, #16
 8016170:	af00      	add	r7, sp, #0
 8016172:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 8016174:	687b      	ldr	r3, [r7, #4]
 8016176:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801617a:	687b      	ldr	r3, [r7, #4]
 801617c:	781b      	ldrb	r3, [r3, #0]
 801617e:	4619      	mov	r1, r3
 8016180:	4a1e      	ldr	r2, [pc, #120]	; (80161fc <RegionUS915SetContinuousWave+0x90>)
 8016182:	460b      	mov	r3, r1
 8016184:	005b      	lsls	r3, r3, #1
 8016186:	440b      	add	r3, r1
 8016188:	009b      	lsls	r3, r3, #2
 801618a:	4413      	add	r3, r2
 801618c:	3309      	adds	r3, #9
 801618e:	781b      	ldrb	r3, [r3, #0]
 8016190:	4619      	mov	r1, r3
 8016192:	4a1a      	ldr	r2, [pc, #104]	; (80161fc <RegionUS915SetContinuousWave+0x90>)
 8016194:	460b      	mov	r3, r1
 8016196:	009b      	lsls	r3, r3, #2
 8016198:	440b      	add	r3, r1
 801619a:	009b      	lsls	r3, r3, #2
 801619c:	4413      	add	r3, r2
 801619e:	f203 3362 	addw	r3, r3, #866	; 0x362
 80161a2:	f993 1000 	ldrsb.w	r1, [r3]
 80161a6:	687b      	ldr	r3, [r7, #4]
 80161a8:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80161ac:	4b14      	ldr	r3, [pc, #80]	; (8016200 <RegionUS915SetContinuousWave+0x94>)
 80161ae:	f7fe fe51 	bl	8014e54 <LimitTxPower>
 80161b2:	4603      	mov	r3, r0
 80161b4:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 80161b6:	2300      	movs	r3, #0
 80161b8:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 80161ba:	687b      	ldr	r3, [r7, #4]
 80161bc:	781b      	ldrb	r3, [r3, #0]
 80161be:	4619      	mov	r1, r3
 80161c0:	4a0e      	ldr	r2, [pc, #56]	; (80161fc <RegionUS915SetContinuousWave+0x90>)
 80161c2:	460b      	mov	r3, r1
 80161c4:	005b      	lsls	r3, r3, #1
 80161c6:	440b      	add	r3, r1
 80161c8:	009b      	lsls	r3, r3, #2
 80161ca:	4413      	add	r3, r2
 80161cc:	681b      	ldr	r3, [r3, #0]
 80161ce:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 80161d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80161d4:	f04f 0200 	mov.w	r2, #0
 80161d8:	490a      	ldr	r1, [pc, #40]	; (8016204 <RegionUS915SetContinuousWave+0x98>)
 80161da:	4618      	mov	r0, r3
 80161dc:	f7fd f9b0 	bl	8013540 <RegionCommonComputeTxPower>
 80161e0:	4603      	mov	r3, r0
 80161e2:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 80161e4:	4b08      	ldr	r3, [pc, #32]	; (8016208 <RegionUS915SetContinuousWave+0x9c>)
 80161e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80161e8:	687a      	ldr	r2, [r7, #4]
 80161ea:	8992      	ldrh	r2, [r2, #12]
 80161ec:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80161f0:	68b8      	ldr	r0, [r7, #8]
 80161f2:	4798      	blx	r3
}
 80161f4:	bf00      	nop
 80161f6:	3710      	adds	r7, #16
 80161f8:	46bd      	mov	sp, r7
 80161fa:	bd80      	pop	{r7, pc}
 80161fc:	20000d94 	.word	0x20000d94
 8016200:	20001108 	.word	0x20001108
 8016204:	41f00000 	.word	0x41f00000
 8016208:	0801b480 	.word	0x0801b480

0801620c <RegionUS915ApplyDrOffset>:

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801620c:	b480      	push	{r7}
 801620e:	b085      	sub	sp, #20
 8016210:	af00      	add	r7, sp, #0
 8016212:	4603      	mov	r3, r0
 8016214:	71fb      	strb	r3, [r7, #7]
 8016216:	460b      	mov	r3, r1
 8016218:	71bb      	strb	r3, [r7, #6]
 801621a:	4613      	mov	r3, r2
 801621c:	717b      	strb	r3, [r7, #5]
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 801621e:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8016222:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8016226:	4909      	ldr	r1, [pc, #36]	; (801624c <RegionUS915ApplyDrOffset+0x40>)
 8016228:	0092      	lsls	r2, r2, #2
 801622a:	440a      	add	r2, r1
 801622c:	4413      	add	r3, r2
 801622e:	781b      	ldrb	r3, [r3, #0]
 8016230:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 8016232:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016236:	2b00      	cmp	r3, #0
 8016238:	da01      	bge.n	801623e <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 801623a:	2300      	movs	r3, #0
 801623c:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801623e:	7bfb      	ldrb	r3, [r7, #15]
}
 8016240:	4618      	mov	r0, r3
 8016242:	3714      	adds	r7, #20
 8016244:	46bd      	mov	sp, r7
 8016246:	bc80      	pop	{r7}
 8016248:	4770      	bx	lr
 801624a:	bf00      	nop
 801624c:	0801b44c 	.word	0x0801b44c

08016250 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 8016250:	b480      	push	{r7}
 8016252:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8016254:	4b0d      	ldr	r3, [pc, #52]	; (801628c <rand1+0x3c>)
 8016256:	681b      	ldr	r3, [r3, #0]
 8016258:	4a0d      	ldr	r2, [pc, #52]	; (8016290 <rand1+0x40>)
 801625a:	fb02 f303 	mul.w	r3, r2, r3
 801625e:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8016262:	3339      	adds	r3, #57	; 0x39
 8016264:	4a09      	ldr	r2, [pc, #36]	; (801628c <rand1+0x3c>)
 8016266:	6013      	str	r3, [r2, #0]
 8016268:	4b08      	ldr	r3, [pc, #32]	; (801628c <rand1+0x3c>)
 801626a:	681a      	ldr	r2, [r3, #0]
 801626c:	2303      	movs	r3, #3
 801626e:	fba3 1302 	umull	r1, r3, r3, r2
 8016272:	1ad1      	subs	r1, r2, r3
 8016274:	0849      	lsrs	r1, r1, #1
 8016276:	440b      	add	r3, r1
 8016278:	0f99      	lsrs	r1, r3, #30
 801627a:	460b      	mov	r3, r1
 801627c:	07db      	lsls	r3, r3, #31
 801627e:	1a5b      	subs	r3, r3, r1
 8016280:	1ad1      	subs	r1, r2, r3
 8016282:	460b      	mov	r3, r1
}
 8016284:	4618      	mov	r0, r3
 8016286:	46bd      	mov	sp, r7
 8016288:	bc80      	pop	{r7}
 801628a:	4770      	bx	lr
 801628c:	20000190 	.word	0x20000190
 8016290:	41c64e6d 	.word	0x41c64e6d

08016294 <srand1>:

void srand1( uint32_t seed )
{
 8016294:	b480      	push	{r7}
 8016296:	b083      	sub	sp, #12
 8016298:	af00      	add	r7, sp, #0
 801629a:	6078      	str	r0, [r7, #4]
    next = seed;
 801629c:	4a03      	ldr	r2, [pc, #12]	; (80162ac <srand1+0x18>)
 801629e:	687b      	ldr	r3, [r7, #4]
 80162a0:	6013      	str	r3, [r2, #0]
}
 80162a2:	bf00      	nop
 80162a4:	370c      	adds	r7, #12
 80162a6:	46bd      	mov	sp, r7
 80162a8:	bc80      	pop	{r7}
 80162aa:	4770      	bx	lr
 80162ac:	20000190 	.word	0x20000190

080162b0 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 80162b0:	b580      	push	{r7, lr}
 80162b2:	b082      	sub	sp, #8
 80162b4:	af00      	add	r7, sp, #0
 80162b6:	6078      	str	r0, [r7, #4]
 80162b8:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 80162ba:	f7ff ffc9 	bl	8016250 <rand1>
 80162be:	4602      	mov	r2, r0
 80162c0:	6839      	ldr	r1, [r7, #0]
 80162c2:	687b      	ldr	r3, [r7, #4]
 80162c4:	1acb      	subs	r3, r1, r3
 80162c6:	3301      	adds	r3, #1
 80162c8:	fb92 f1f3 	sdiv	r1, r2, r3
 80162cc:	fb03 f301 	mul.w	r3, r3, r1
 80162d0:	1ad2      	subs	r2, r2, r3
 80162d2:	687b      	ldr	r3, [r7, #4]
 80162d4:	4413      	add	r3, r2
}
 80162d6:	4618      	mov	r0, r3
 80162d8:	3708      	adds	r7, #8
 80162da:	46bd      	mov	sp, r7
 80162dc:	bd80      	pop	{r7, pc}

080162de <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 80162de:	b480      	push	{r7}
 80162e0:	b085      	sub	sp, #20
 80162e2:	af00      	add	r7, sp, #0
 80162e4:	60f8      	str	r0, [r7, #12]
 80162e6:	60b9      	str	r1, [r7, #8]
 80162e8:	4613      	mov	r3, r2
 80162ea:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 80162ec:	e007      	b.n	80162fe <memcpy1+0x20>
    {
        *dst++ = *src++;
 80162ee:	68ba      	ldr	r2, [r7, #8]
 80162f0:	1c53      	adds	r3, r2, #1
 80162f2:	60bb      	str	r3, [r7, #8]
 80162f4:	68fb      	ldr	r3, [r7, #12]
 80162f6:	1c59      	adds	r1, r3, #1
 80162f8:	60f9      	str	r1, [r7, #12]
 80162fa:	7812      	ldrb	r2, [r2, #0]
 80162fc:	701a      	strb	r2, [r3, #0]
    while( size-- )
 80162fe:	88fb      	ldrh	r3, [r7, #6]
 8016300:	1e5a      	subs	r2, r3, #1
 8016302:	80fa      	strh	r2, [r7, #6]
 8016304:	2b00      	cmp	r3, #0
 8016306:	d1f2      	bne.n	80162ee <memcpy1+0x10>
    }
}
 8016308:	bf00      	nop
 801630a:	bf00      	nop
 801630c:	3714      	adds	r7, #20
 801630e:	46bd      	mov	sp, r7
 8016310:	bc80      	pop	{r7}
 8016312:	4770      	bx	lr

08016314 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8016314:	b480      	push	{r7}
 8016316:	b085      	sub	sp, #20
 8016318:	af00      	add	r7, sp, #0
 801631a:	60f8      	str	r0, [r7, #12]
 801631c:	60b9      	str	r1, [r7, #8]
 801631e:	4613      	mov	r3, r2
 8016320:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 8016322:	88fb      	ldrh	r3, [r7, #6]
 8016324:	3b01      	subs	r3, #1
 8016326:	68fa      	ldr	r2, [r7, #12]
 8016328:	4413      	add	r3, r2
 801632a:	60fb      	str	r3, [r7, #12]
    while( size-- )
 801632c:	e007      	b.n	801633e <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801632e:	68ba      	ldr	r2, [r7, #8]
 8016330:	1c53      	adds	r3, r2, #1
 8016332:	60bb      	str	r3, [r7, #8]
 8016334:	68fb      	ldr	r3, [r7, #12]
 8016336:	1e59      	subs	r1, r3, #1
 8016338:	60f9      	str	r1, [r7, #12]
 801633a:	7812      	ldrb	r2, [r2, #0]
 801633c:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801633e:	88fb      	ldrh	r3, [r7, #6]
 8016340:	1e5a      	subs	r2, r3, #1
 8016342:	80fa      	strh	r2, [r7, #6]
 8016344:	2b00      	cmp	r3, #0
 8016346:	d1f2      	bne.n	801632e <memcpyr+0x1a>
    }
}
 8016348:	bf00      	nop
 801634a:	bf00      	nop
 801634c:	3714      	adds	r7, #20
 801634e:	46bd      	mov	sp, r7
 8016350:	bc80      	pop	{r7}
 8016352:	4770      	bx	lr

08016354 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 8016354:	b480      	push	{r7}
 8016356:	b083      	sub	sp, #12
 8016358:	af00      	add	r7, sp, #0
 801635a:	6078      	str	r0, [r7, #4]
 801635c:	460b      	mov	r3, r1
 801635e:	70fb      	strb	r3, [r7, #3]
 8016360:	4613      	mov	r3, r2
 8016362:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8016364:	e004      	b.n	8016370 <memset1+0x1c>
    {
        *dst++ = value;
 8016366:	687b      	ldr	r3, [r7, #4]
 8016368:	1c5a      	adds	r2, r3, #1
 801636a:	607a      	str	r2, [r7, #4]
 801636c:	78fa      	ldrb	r2, [r7, #3]
 801636e:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8016370:	883b      	ldrh	r3, [r7, #0]
 8016372:	1e5a      	subs	r2, r3, #1
 8016374:	803a      	strh	r2, [r7, #0]
 8016376:	2b00      	cmp	r3, #0
 8016378:	d1f5      	bne.n	8016366 <memset1+0x12>
    }
}
 801637a:	bf00      	nop
 801637c:	bf00      	nop
 801637e:	370c      	adds	r7, #12
 8016380:	46bd      	mov	sp, r7
 8016382:	bc80      	pop	{r7}
 8016384:	4770      	bx	lr
	...

08016388 <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 8016388:	b580      	push	{r7, lr}
 801638a:	b08a      	sub	sp, #40	; 0x28
 801638c:	af00      	add	r7, sp, #0
 801638e:	60b9      	str	r1, [r7, #8]
 8016390:	607a      	str	r2, [r7, #4]
 8016392:	603b      	str	r3, [r7, #0]
 8016394:	4603      	mov	r3, r0
 8016396:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 8016398:	2300      	movs	r3, #0
 801639a:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 801639c:	2300      	movs	r3, #0
 801639e:	617b      	str	r3, [r7, #20]
 80163a0:	2300      	movs	r3, #0
 80163a2:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 80163a4:	687b      	ldr	r3, [r7, #4]
 80163a6:	2b00      	cmp	r3, #0
 80163a8:	d001      	beq.n	80163ae <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 80163aa:	2300      	movs	r3, #0
 80163ac:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 80163ae:	687b      	ldr	r3, [r7, #4]
 80163b0:	2b00      	cmp	r3, #0
 80163b2:	bf14      	ite	ne
 80163b4:	2301      	movne	r3, #1
 80163b6:	2300      	moveq	r3, #0
 80163b8:	b2da      	uxtb	r2, r3
 80163ba:	4bb3      	ldr	r3, [pc, #716]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 80163bc:	705a      	strb	r2, [r3, #1]

    switch( modem )
 80163be:	7bfb      	ldrb	r3, [r7, #15]
 80163c0:	2b00      	cmp	r3, #0
 80163c2:	d003      	beq.n	80163cc <RadioSetRxGenericConfig+0x44>
 80163c4:	2b01      	cmp	r3, #1
 80163c6:	f000 80aa 	beq.w	801651e <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 80163ca:	e158      	b.n	801667e <RadioSetRxGenericConfig+0x2f6>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 80163cc:	68bb      	ldr	r3, [r7, #8]
 80163ce:	68db      	ldr	r3, [r3, #12]
 80163d0:	2b00      	cmp	r3, #0
 80163d2:	d003      	beq.n	80163dc <RadioSetRxGenericConfig+0x54>
 80163d4:	68bb      	ldr	r3, [r7, #8]
 80163d6:	691b      	ldr	r3, [r3, #16]
 80163d8:	2b00      	cmp	r3, #0
 80163da:	d102      	bne.n	80163e2 <RadioSetRxGenericConfig+0x5a>
                return -1;
 80163dc:	f04f 33ff 	mov.w	r3, #4294967295
 80163e0:	e14e      	b.n	8016680 <RadioSetRxGenericConfig+0x2f8>
            if ( config->fsk.SyncWordLength>8)
 80163e2:	68bb      	ldr	r3, [r7, #8]
 80163e4:	7d5b      	ldrb	r3, [r3, #21]
 80163e6:	2b08      	cmp	r3, #8
 80163e8:	d902      	bls.n	80163f0 <RadioSetRxGenericConfig+0x68>
                return -1;
 80163ea:	f04f 33ff 	mov.w	r3, #4294967295
 80163ee:	e147      	b.n	8016680 <RadioSetRxGenericConfig+0x2f8>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 80163f0:	2300      	movs	r3, #0
 80163f2:	623b      	str	r3, [r7, #32]
 80163f4:	e00d      	b.n	8016412 <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 80163f6:	68bb      	ldr	r3, [r7, #8]
 80163f8:	699a      	ldr	r2, [r3, #24]
 80163fa:	6a3b      	ldr	r3, [r7, #32]
 80163fc:	4413      	add	r3, r2
 80163fe:	7819      	ldrb	r1, [r3, #0]
 8016400:	f107 0214 	add.w	r2, r7, #20
 8016404:	6a3b      	ldr	r3, [r7, #32]
 8016406:	4413      	add	r3, r2
 8016408:	460a      	mov	r2, r1
 801640a:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 801640c:	6a3b      	ldr	r3, [r7, #32]
 801640e:	3301      	adds	r3, #1
 8016410:	623b      	str	r3, [r7, #32]
 8016412:	68bb      	ldr	r3, [r7, #8]
 8016414:	7d5b      	ldrb	r3, [r3, #21]
 8016416:	461a      	mov	r2, r3
 8016418:	6a3b      	ldr	r3, [r7, #32]
 801641a:	4293      	cmp	r3, r2
 801641c:	dbeb      	blt.n	80163f6 <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801641e:	68bb      	ldr	r3, [r7, #8]
 8016420:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8016424:	2b00      	cmp	r3, #0
 8016426:	d104      	bne.n	8016432 <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8016428:	68bb      	ldr	r3, [r7, #8]
 801642a:	69db      	ldr	r3, [r3, #28]
 801642c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8016430:	e002      	b.n	8016438 <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 8016432:	23ff      	movs	r3, #255	; 0xff
 8016434:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 8016438:	68bb      	ldr	r3, [r7, #8]
 801643a:	681b      	ldr	r3, [r3, #0]
 801643c:	2b00      	cmp	r3, #0
 801643e:	bf14      	ite	ne
 8016440:	2301      	movne	r3, #1
 8016442:	2300      	moveq	r3, #0
 8016444:	b2db      	uxtb	r3, r3
 8016446:	4618      	mov	r0, r3
 8016448:	f001 fff0 	bl	801842c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801644c:	4b8e      	ldr	r3, [pc, #568]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 801644e:	2200      	movs	r2, #0
 8016450:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8016454:	68bb      	ldr	r3, [r7, #8]
 8016456:	68db      	ldr	r3, [r3, #12]
 8016458:	4a8b      	ldr	r2, [pc, #556]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 801645a:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801645c:	68bb      	ldr	r3, [r7, #8]
 801645e:	791a      	ldrb	r2, [r3, #4]
 8016460:	4b89      	ldr	r3, [pc, #548]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 8016462:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 8016466:	68bb      	ldr	r3, [r7, #8]
 8016468:	689b      	ldr	r3, [r3, #8]
 801646a:	4618      	mov	r0, r3
 801646c:	f000 fa78 	bl	8016960 <RadioGetFskBandwidthRegValue>
 8016470:	4603      	mov	r3, r0
 8016472:	461a      	mov	r2, r3
 8016474:	4b84      	ldr	r3, [pc, #528]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 8016476:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801647a:	4b83      	ldr	r3, [pc, #524]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 801647c:	2200      	movs	r2, #0
 801647e:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 8016480:	68bb      	ldr	r3, [r7, #8]
 8016482:	691b      	ldr	r3, [r3, #16]
 8016484:	b29b      	uxth	r3, r3
 8016486:	00db      	lsls	r3, r3, #3
 8016488:	b29a      	uxth	r2, r3
 801648a:	4b7f      	ldr	r3, [pc, #508]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 801648c:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 801648e:	68bb      	ldr	r3, [r7, #8]
 8016490:	7d1a      	ldrb	r2, [r3, #20]
 8016492:	4b7d      	ldr	r3, [pc, #500]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 8016494:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 8016496:	68bb      	ldr	r3, [r7, #8]
 8016498:	7d5b      	ldrb	r3, [r3, #21]
 801649a:	00db      	lsls	r3, r3, #3
 801649c:	b2da      	uxtb	r2, r3
 801649e:	4b7a      	ldr	r3, [pc, #488]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 80164a0:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 80164a2:	68bb      	ldr	r3, [r7, #8]
 80164a4:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80164a8:	4b77      	ldr	r3, [pc, #476]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 80164aa:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 80164ac:	68bb      	ldr	r3, [r7, #8]
 80164ae:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 80164b2:	4b75      	ldr	r3, [pc, #468]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 80164b4:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80164b6:	4a74      	ldr	r2, [pc, #464]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 80164b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80164bc:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 80164be:	68bb      	ldr	r3, [r7, #8]
 80164c0:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 80164c4:	4b70      	ldr	r3, [pc, #448]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 80164c6:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 80164c8:	68bb      	ldr	r3, [r7, #8]
 80164ca:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80164ce:	4b6e      	ldr	r3, [pc, #440]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 80164d0:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80164d2:	f001 f910 	bl	80176f6 <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 80164d6:	2000      	movs	r0, #0
 80164d8:	f000 fad8 	bl	8016a8c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80164dc:	486b      	ldr	r0, [pc, #428]	; (801668c <RadioSetRxGenericConfig+0x304>)
 80164de:	f002 f9eb 	bl	80188b8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80164e2:	486b      	ldr	r0, [pc, #428]	; (8016690 <RadioSetRxGenericConfig+0x308>)
 80164e4:	f002 fab6 	bl	8018a54 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 80164e8:	f107 0314 	add.w	r3, r7, #20
 80164ec:	4618      	mov	r0, r3
 80164ee:	f001 fdc0 	bl	8018072 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80164f2:	68bb      	ldr	r3, [r7, #8]
 80164f4:	8c1b      	ldrh	r3, [r3, #32]
 80164f6:	4618      	mov	r0, r3
 80164f8:	f001 fe0a 	bl	8018110 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 80164fc:	68bb      	ldr	r3, [r7, #8]
 80164fe:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8016500:	4618      	mov	r0, r3
 8016502:	f001 fde5 	bl	80180d0 <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 8016506:	683b      	ldr	r3, [r7, #0]
 8016508:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801650c:	fb02 f203 	mul.w	r2, r2, r3
 8016510:	68bb      	ldr	r3, [r7, #8]
 8016512:	68db      	ldr	r3, [r3, #12]
 8016514:	fbb2 f3f3 	udiv	r3, r2, r3
 8016518:	4a5b      	ldr	r2, [pc, #364]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 801651a:	6093      	str	r3, [r2, #8]
            break;
 801651c:	e0af      	b.n	801667e <RadioSetRxGenericConfig+0x2f6>
            if  (config->lora.PreambleLen== 0)
 801651e:	68bb      	ldr	r3, [r7, #8]
 8016520:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8016522:	2b00      	cmp	r3, #0
 8016524:	d102      	bne.n	801652c <RadioSetRxGenericConfig+0x1a4>
                return -1;
 8016526:	f04f 33ff 	mov.w	r3, #4294967295
 801652a:	e0a9      	b.n	8016680 <RadioSetRxGenericConfig+0x2f8>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801652c:	68bb      	ldr	r3, [r7, #8]
 801652e:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8016532:	2b01      	cmp	r3, #1
 8016534:	d104      	bne.n	8016540 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8016536:	68bb      	ldr	r3, [r7, #8]
 8016538:	69db      	ldr	r3, [r3, #28]
 801653a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801653e:	e002      	b.n	8016546 <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 8016540:	23ff      	movs	r3, #255	; 0xff
 8016542:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 8016546:	68bb      	ldr	r3, [r7, #8]
 8016548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801654a:	2b00      	cmp	r3, #0
 801654c:	bf14      	ite	ne
 801654e:	2301      	movne	r3, #1
 8016550:	2300      	moveq	r3, #0
 8016552:	b2db      	uxtb	r3, r3
 8016554:	4618      	mov	r0, r3
 8016556:	f001 ff69 	bl	801842c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801655a:	683b      	ldr	r3, [r7, #0]
 801655c:	b2db      	uxtb	r3, r3
 801655e:	4618      	mov	r0, r3
 8016560:	f001 ff76 	bl	8018450 <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8016564:	4b48      	ldr	r3, [pc, #288]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 8016566:	2201      	movs	r2, #1
 8016568:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 801656c:	68bb      	ldr	r3, [r7, #8]
 801656e:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8016572:	4b45      	ldr	r3, [pc, #276]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 8016574:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8016578:	68bb      	ldr	r3, [r7, #8]
 801657a:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 801657e:	4b42      	ldr	r3, [pc, #264]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 8016580:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 8016584:	68bb      	ldr	r3, [r7, #8]
 8016586:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 801658a:	4b3f      	ldr	r3, [pc, #252]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 801658c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8016590:	68bb      	ldr	r3, [r7, #8]
 8016592:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8016596:	2b02      	cmp	r3, #2
 8016598:	d010      	beq.n	80165bc <RadioSetRxGenericConfig+0x234>
 801659a:	2b02      	cmp	r3, #2
 801659c:	dc22      	bgt.n	80165e4 <RadioSetRxGenericConfig+0x25c>
 801659e:	2b00      	cmp	r3, #0
 80165a0:	d002      	beq.n	80165a8 <RadioSetRxGenericConfig+0x220>
 80165a2:	2b01      	cmp	r3, #1
 80165a4:	d005      	beq.n	80165b2 <RadioSetRxGenericConfig+0x22a>
                break;
 80165a6:	e01d      	b.n	80165e4 <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80165a8:	4b37      	ldr	r3, [pc, #220]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 80165aa:	2200      	movs	r2, #0
 80165ac:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 80165b0:	e019      	b.n	80165e6 <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 80165b2:	4b35      	ldr	r3, [pc, #212]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 80165b4:	2201      	movs	r2, #1
 80165b6:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 80165ba:	e014      	b.n	80165e6 <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 80165bc:	68bb      	ldr	r3, [r7, #8]
 80165be:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80165c2:	2b0b      	cmp	r3, #11
 80165c4:	d004      	beq.n	80165d0 <RadioSetRxGenericConfig+0x248>
 80165c6:	68bb      	ldr	r3, [r7, #8]
 80165c8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80165cc:	2b0c      	cmp	r3, #12
 80165ce:	d104      	bne.n	80165da <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 80165d0:	4b2d      	ldr	r3, [pc, #180]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 80165d2:	2201      	movs	r2, #1
 80165d4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 80165d8:	e005      	b.n	80165e6 <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80165da:	4b2b      	ldr	r3, [pc, #172]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 80165dc:	2200      	movs	r2, #0
 80165de:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 80165e2:	e000      	b.n	80165e6 <RadioSetRxGenericConfig+0x25e>
                break;
 80165e4:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80165e6:	4b28      	ldr	r3, [pc, #160]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 80165e8:	2201      	movs	r2, #1
 80165ea:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80165ec:	68bb      	ldr	r3, [r7, #8]
 80165ee:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 80165f0:	4b25      	ldr	r3, [pc, #148]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 80165f2:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 80165f4:	68bb      	ldr	r3, [r7, #8]
 80165f6:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 80165fa:	4b23      	ldr	r3, [pc, #140]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 80165fc:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80165fe:	4a22      	ldr	r2, [pc, #136]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 8016600:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016604:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8016606:	68bb      	ldr	r3, [r7, #8]
 8016608:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 801660c:	4b1e      	ldr	r3, [pc, #120]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 801660e:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8016612:	68bb      	ldr	r3, [r7, #8]
 8016614:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8016618:	4b1b      	ldr	r3, [pc, #108]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 801661a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801661e:	f001 f86a 	bl	80176f6 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8016622:	2001      	movs	r0, #1
 8016624:	f000 fa32 	bl	8016a8c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016628:	4818      	ldr	r0, [pc, #96]	; (801668c <RadioSetRxGenericConfig+0x304>)
 801662a:	f002 f945 	bl	80188b8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801662e:	4818      	ldr	r0, [pc, #96]	; (8016690 <RadioSetRxGenericConfig+0x308>)
 8016630:	f002 fa10 	bl	8018a54 <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8016634:	4b14      	ldr	r3, [pc, #80]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 8016636:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801663a:	2b01      	cmp	r3, #1
 801663c:	d10d      	bne.n	801665a <RadioSetRxGenericConfig+0x2d2>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 801663e:	f240 7036 	movw	r0, #1846	; 0x736
 8016642:	f002 fb6f 	bl	8018d24 <SUBGRF_ReadRegister>
 8016646:	4603      	mov	r3, r0
 8016648:	f023 0304 	bic.w	r3, r3, #4
 801664c:	b2db      	uxtb	r3, r3
 801664e:	4619      	mov	r1, r3
 8016650:	f240 7036 	movw	r0, #1846	; 0x736
 8016654:	f002 fb52 	bl	8018cfc <SUBGRF_WriteRegister>
 8016658:	e00c      	b.n	8016674 <RadioSetRxGenericConfig+0x2ec>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 801665a:	f240 7036 	movw	r0, #1846	; 0x736
 801665e:	f002 fb61 	bl	8018d24 <SUBGRF_ReadRegister>
 8016662:	4603      	mov	r3, r0
 8016664:	f043 0304 	orr.w	r3, r3, #4
 8016668:	b2db      	uxtb	r3, r3
 801666a:	4619      	mov	r1, r3
 801666c:	f240 7036 	movw	r0, #1846	; 0x736
 8016670:	f002 fb44 	bl	8018cfc <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8016674:	4b04      	ldr	r3, [pc, #16]	; (8016688 <RadioSetRxGenericConfig+0x300>)
 8016676:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801667a:	609a      	str	r2, [r3, #8]
            break;
 801667c:	bf00      	nop
    }
    return status;
 801667e:	69fb      	ldr	r3, [r7, #28]
}
 8016680:	4618      	mov	r0, r3
 8016682:	3728      	adds	r7, #40	; 0x28
 8016684:	46bd      	mov	sp, r7
 8016686:	bd80      	pop	{r7, pc}
 8016688:	200017c4 	.word	0x200017c4
 801668c:	200017fc 	.word	0x200017fc
 8016690:	200017d2 	.word	0x200017d2

08016694 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 8016694:	b580      	push	{r7, lr}
 8016696:	b088      	sub	sp, #32
 8016698:	af00      	add	r7, sp, #0
 801669a:	60b9      	str	r1, [r7, #8]
 801669c:	607b      	str	r3, [r7, #4]
 801669e:	4603      	mov	r3, r0
 80166a0:	73fb      	strb	r3, [r7, #15]
 80166a2:	4613      	mov	r3, r2
 80166a4:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 80166a6:	2300      	movs	r3, #0
 80166a8:	617b      	str	r3, [r7, #20]
 80166aa:	2300      	movs	r3, #0
 80166ac:	61bb      	str	r3, [r7, #24]
    switch( modem )
 80166ae:	7bfb      	ldrb	r3, [r7, #15]
 80166b0:	2b02      	cmp	r3, #2
 80166b2:	f000 811c 	beq.w	80168ee <RadioSetTxGenericConfig+0x25a>
 80166b6:	2b02      	cmp	r3, #2
 80166b8:	f300 8138 	bgt.w	801692c <RadioSetTxGenericConfig+0x298>
 80166bc:	2b00      	cmp	r3, #0
 80166be:	d003      	beq.n	80166c8 <RadioSetTxGenericConfig+0x34>
 80166c0:	2b01      	cmp	r3, #1
 80166c2:	f000 8083 	beq.w	80167cc <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 80166c6:	e131      	b.n	801692c <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 80166c8:	68bb      	ldr	r3, [r7, #8]
 80166ca:	689b      	ldr	r3, [r3, #8]
 80166cc:	2b00      	cmp	r3, #0
 80166ce:	d003      	beq.n	80166d8 <RadioSetTxGenericConfig+0x44>
 80166d0:	68bb      	ldr	r3, [r7, #8]
 80166d2:	691b      	ldr	r3, [r3, #16]
 80166d4:	2b00      	cmp	r3, #0
 80166d6:	d102      	bne.n	80166de <RadioSetTxGenericConfig+0x4a>
                return -1;
 80166d8:	f04f 33ff 	mov.w	r3, #4294967295
 80166dc:	e135      	b.n	801694a <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 80166de:	68bb      	ldr	r3, [r7, #8]
 80166e0:	7d1b      	ldrb	r3, [r3, #20]
 80166e2:	2b08      	cmp	r3, #8
 80166e4:	d902      	bls.n	80166ec <RadioSetTxGenericConfig+0x58>
                return -1;
 80166e6:	f04f 33ff 	mov.w	r3, #4294967295
 80166ea:	e12e      	b.n	801694a <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 80166ec:	2300      	movs	r3, #0
 80166ee:	61fb      	str	r3, [r7, #28]
 80166f0:	e00d      	b.n	801670e <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 80166f2:	68bb      	ldr	r3, [r7, #8]
 80166f4:	699a      	ldr	r2, [r3, #24]
 80166f6:	69fb      	ldr	r3, [r7, #28]
 80166f8:	4413      	add	r3, r2
 80166fa:	7819      	ldrb	r1, [r3, #0]
 80166fc:	f107 0214 	add.w	r2, r7, #20
 8016700:	69fb      	ldr	r3, [r7, #28]
 8016702:	4413      	add	r3, r2
 8016704:	460a      	mov	r2, r1
 8016706:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8016708:	69fb      	ldr	r3, [r7, #28]
 801670a:	3301      	adds	r3, #1
 801670c:	61fb      	str	r3, [r7, #28]
 801670e:	68bb      	ldr	r3, [r7, #8]
 8016710:	7d1b      	ldrb	r3, [r3, #20]
 8016712:	461a      	mov	r2, r3
 8016714:	69fb      	ldr	r3, [r7, #28]
 8016716:	4293      	cmp	r3, r2
 8016718:	dbeb      	blt.n	80166f2 <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801671a:	4b8e      	ldr	r3, [pc, #568]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 801671c:	2200      	movs	r2, #0
 801671e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8016722:	68bb      	ldr	r3, [r7, #8]
 8016724:	689b      	ldr	r3, [r3, #8]
 8016726:	4a8b      	ldr	r2, [pc, #556]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016728:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 801672a:	68bb      	ldr	r3, [r7, #8]
 801672c:	781a      	ldrb	r2, [r3, #0]
 801672e:	4b89      	ldr	r3, [pc, #548]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016730:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 8016734:	68bb      	ldr	r3, [r7, #8]
 8016736:	685b      	ldr	r3, [r3, #4]
 8016738:	4618      	mov	r0, r3
 801673a:	f000 f911 	bl	8016960 <RadioGetFskBandwidthRegValue>
 801673e:	4603      	mov	r3, r0
 8016740:	461a      	mov	r2, r3
 8016742:	4b84      	ldr	r3, [pc, #528]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016744:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8016748:	68bb      	ldr	r3, [r7, #8]
 801674a:	68db      	ldr	r3, [r3, #12]
 801674c:	4a81      	ldr	r2, [pc, #516]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 801674e:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8016750:	4b80      	ldr	r3, [pc, #512]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016752:	2200      	movs	r2, #0
 8016754:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 8016756:	68bb      	ldr	r3, [r7, #8]
 8016758:	691b      	ldr	r3, [r3, #16]
 801675a:	b29b      	uxth	r3, r3
 801675c:	00db      	lsls	r3, r3, #3
 801675e:	b29a      	uxth	r2, r3
 8016760:	4b7c      	ldr	r3, [pc, #496]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016762:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 8016764:	4b7b      	ldr	r3, [pc, #492]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016766:	2204      	movs	r2, #4
 8016768:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 801676a:	68bb      	ldr	r3, [r7, #8]
 801676c:	7d1b      	ldrb	r3, [r3, #20]
 801676e:	00db      	lsls	r3, r3, #3
 8016770:	b2da      	uxtb	r2, r3
 8016772:	4b78      	ldr	r3, [pc, #480]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016774:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 8016776:	4b77      	ldr	r3, [pc, #476]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016778:	2200      	movs	r2, #0
 801677a:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 801677c:	68bb      	ldr	r3, [r7, #8]
 801677e:	7f9a      	ldrb	r2, [r3, #30]
 8016780:	4b74      	ldr	r3, [pc, #464]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016782:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 8016784:	68bb      	ldr	r3, [r7, #8]
 8016786:	7fda      	ldrb	r2, [r3, #31]
 8016788:	4b72      	ldr	r3, [pc, #456]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 801678a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 801678c:	68bb      	ldr	r3, [r7, #8]
 801678e:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8016792:	4b70      	ldr	r3, [pc, #448]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016794:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8016796:	f000 ffae 	bl	80176f6 <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801679a:	2000      	movs	r0, #0
 801679c:	f000 f976 	bl	8016a8c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80167a0:	486d      	ldr	r0, [pc, #436]	; (8016958 <RadioSetTxGenericConfig+0x2c4>)
 80167a2:	f002 f889 	bl	80188b8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80167a6:	486d      	ldr	r0, [pc, #436]	; (801695c <RadioSetTxGenericConfig+0x2c8>)
 80167a8:	f002 f954 	bl	8018a54 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 80167ac:	f107 0314 	add.w	r3, r7, #20
 80167b0:	4618      	mov	r0, r3
 80167b2:	f001 fc5e 	bl	8018072 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80167b6:	68bb      	ldr	r3, [r7, #8]
 80167b8:	8b9b      	ldrh	r3, [r3, #28]
 80167ba:	4618      	mov	r0, r3
 80167bc:	f001 fca8 	bl	8018110 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 80167c0:	68bb      	ldr	r3, [r7, #8]
 80167c2:	8c1b      	ldrh	r3, [r3, #32]
 80167c4:	4618      	mov	r0, r3
 80167c6:	f001 fc83 	bl	80180d0 <SUBGRF_SetCrcPolynomial>
            break;
 80167ca:	e0b0      	b.n	801692e <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80167cc:	4b61      	ldr	r3, [pc, #388]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 80167ce:	2201      	movs	r2, #1
 80167d0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 80167d4:	68bb      	ldr	r3, [r7, #8]
 80167d6:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 80167da:	4b5e      	ldr	r3, [pc, #376]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 80167dc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 80167e0:	68bb      	ldr	r3, [r7, #8]
 80167e2:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 80167e6:	4b5b      	ldr	r3, [pc, #364]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 80167e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 80167ec:	68bb      	ldr	r3, [r7, #8]
 80167ee:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 80167f2:	4b58      	ldr	r3, [pc, #352]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 80167f4:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 80167f8:	68bb      	ldr	r3, [r7, #8]
 80167fa:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 80167fe:	2b02      	cmp	r3, #2
 8016800:	d010      	beq.n	8016824 <RadioSetTxGenericConfig+0x190>
 8016802:	2b02      	cmp	r3, #2
 8016804:	dc22      	bgt.n	801684c <RadioSetTxGenericConfig+0x1b8>
 8016806:	2b00      	cmp	r3, #0
 8016808:	d002      	beq.n	8016810 <RadioSetTxGenericConfig+0x17c>
 801680a:	2b01      	cmp	r3, #1
 801680c:	d005      	beq.n	801681a <RadioSetTxGenericConfig+0x186>
                break;
 801680e:	e01d      	b.n	801684c <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8016810:	4b50      	ldr	r3, [pc, #320]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016812:	2200      	movs	r2, #0
 8016814:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016818:	e019      	b.n	801684e <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801681a:	4b4e      	ldr	r3, [pc, #312]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 801681c:	2201      	movs	r2, #1
 801681e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016822:	e014      	b.n	801684e <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8016824:	68bb      	ldr	r3, [r7, #8]
 8016826:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801682a:	2b0b      	cmp	r3, #11
 801682c:	d004      	beq.n	8016838 <RadioSetTxGenericConfig+0x1a4>
 801682e:	68bb      	ldr	r3, [r7, #8]
 8016830:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8016834:	2b0c      	cmp	r3, #12
 8016836:	d104      	bne.n	8016842 <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8016838:	4b46      	ldr	r3, [pc, #280]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 801683a:	2201      	movs	r2, #1
 801683c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8016840:	e005      	b.n	801684e <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8016842:	4b44      	ldr	r3, [pc, #272]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016844:	2200      	movs	r2, #0
 8016846:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 801684a:	e000      	b.n	801684e <RadioSetTxGenericConfig+0x1ba>
                break;
 801684c:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 801684e:	68bb      	ldr	r3, [r7, #8]
 8016850:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8016854:	2b00      	cmp	r3, #0
 8016856:	bf14      	ite	ne
 8016858:	2301      	movne	r3, #1
 801685a:	2300      	moveq	r3, #0
 801685c:	b2db      	uxtb	r3, r3
 801685e:	461a      	mov	r2, r3
 8016860:	4b3c      	ldr	r3, [pc, #240]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016862:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8016866:	4b3b      	ldr	r3, [pc, #236]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016868:	2201      	movs	r2, #1
 801686a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801686c:	68bb      	ldr	r3, [r7, #8]
 801686e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8016870:	4b38      	ldr	r3, [pc, #224]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016872:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8016874:	68bb      	ldr	r3, [r7, #8]
 8016876:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 801687a:	4b36      	ldr	r3, [pc, #216]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 801687c:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 801687e:	68bb      	ldr	r3, [r7, #8]
 8016880:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8016884:	4b33      	ldr	r3, [pc, #204]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016886:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 801688a:	68bb      	ldr	r3, [r7, #8]
 801688c:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8016890:	4b30      	ldr	r3, [pc, #192]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016892:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8016896:	f000 ff2e 	bl	80176f6 <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801689a:	2001      	movs	r0, #1
 801689c:	f000 f8f6 	bl	8016a8c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80168a0:	482d      	ldr	r0, [pc, #180]	; (8016958 <RadioSetTxGenericConfig+0x2c4>)
 80168a2:	f002 f809 	bl	80188b8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80168a6:	482d      	ldr	r0, [pc, #180]	; (801695c <RadioSetTxGenericConfig+0x2c8>)
 80168a8:	f002 f8d4 	bl	8018a54 <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 80168ac:	4b29      	ldr	r3, [pc, #164]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 80168ae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80168b2:	2b06      	cmp	r3, #6
 80168b4:	d10d      	bne.n	80168d2 <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 80168b6:	f640 0089 	movw	r0, #2185	; 0x889
 80168ba:	f002 fa33 	bl	8018d24 <SUBGRF_ReadRegister>
 80168be:	4603      	mov	r3, r0
 80168c0:	f023 0304 	bic.w	r3, r3, #4
 80168c4:	b2db      	uxtb	r3, r3
 80168c6:	4619      	mov	r1, r3
 80168c8:	f640 0089 	movw	r0, #2185	; 0x889
 80168cc:	f002 fa16 	bl	8018cfc <SUBGRF_WriteRegister>
            break;
 80168d0:	e02d      	b.n	801692e <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 80168d2:	f640 0089 	movw	r0, #2185	; 0x889
 80168d6:	f002 fa25 	bl	8018d24 <SUBGRF_ReadRegister>
 80168da:	4603      	mov	r3, r0
 80168dc:	f043 0304 	orr.w	r3, r3, #4
 80168e0:	b2db      	uxtb	r3, r3
 80168e2:	4619      	mov	r1, r3
 80168e4:	f640 0089 	movw	r0, #2185	; 0x889
 80168e8:	f002 fa08 	bl	8018cfc <SUBGRF_WriteRegister>
            break;
 80168ec:	e01f      	b.n	801692e <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 80168ee:	68bb      	ldr	r3, [r7, #8]
 80168f0:	689b      	ldr	r3, [r3, #8]
 80168f2:	2b00      	cmp	r3, #0
 80168f4:	d004      	beq.n	8016900 <RadioSetTxGenericConfig+0x26c>
 80168f6:	68bb      	ldr	r3, [r7, #8]
 80168f8:	689b      	ldr	r3, [r3, #8]
 80168fa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80168fe:	d902      	bls.n	8016906 <RadioSetTxGenericConfig+0x272>
                return -1;
 8016900:	f04f 33ff 	mov.w	r3, #4294967295
 8016904:	e021      	b.n	801694a <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 8016906:	2002      	movs	r0, #2
 8016908:	f000 f8c0 	bl	8016a8c <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801690c:	4b11      	ldr	r3, [pc, #68]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 801690e:	2202      	movs	r2, #2
 8016910:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 8016914:	68bb      	ldr	r3, [r7, #8]
 8016916:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8016918:	4a0e      	ldr	r2, [pc, #56]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 801691a:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801691c:	4b0d      	ldr	r3, [pc, #52]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 801691e:	2216      	movs	r2, #22
 8016920:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016924:	480c      	ldr	r0, [pc, #48]	; (8016958 <RadioSetTxGenericConfig+0x2c4>)
 8016926:	f001 ffc7 	bl	80188b8 <SUBGRF_SetModulationParams>
            break;
 801692a:	e000      	b.n	801692e <RadioSetTxGenericConfig+0x29a>
            break;
 801692c:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801692e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016932:	4618      	mov	r0, r3
 8016934:	f002 fa86 	bl	8018e44 <SUBGRF_SetRfTxPower>
 8016938:	4603      	mov	r3, r0
 801693a:	461a      	mov	r2, r3
 801693c:	4b05      	ldr	r3, [pc, #20]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 801693e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 8016942:	4a04      	ldr	r2, [pc, #16]	; (8016954 <RadioSetTxGenericConfig+0x2c0>)
 8016944:	687b      	ldr	r3, [r7, #4]
 8016946:	6053      	str	r3, [r2, #4]
    return 0;
 8016948:	2300      	movs	r3, #0
}
 801694a:	4618      	mov	r0, r3
 801694c:	3720      	adds	r7, #32
 801694e:	46bd      	mov	sp, r7
 8016950:	bd80      	pop	{r7, pc}
 8016952:	bf00      	nop
 8016954:	200017c4 	.word	0x200017c4
 8016958:	200017fc 	.word	0x200017fc
 801695c:	200017d2 	.word	0x200017d2

08016960 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 8016960:	b480      	push	{r7}
 8016962:	b085      	sub	sp, #20
 8016964:	af00      	add	r7, sp, #0
 8016966:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 8016968:	687b      	ldr	r3, [r7, #4]
 801696a:	2b00      	cmp	r3, #0
 801696c:	d101      	bne.n	8016972 <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801696e:	231f      	movs	r3, #31
 8016970:	e016      	b.n	80169a0 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8016972:	2300      	movs	r3, #0
 8016974:	73fb      	strb	r3, [r7, #15]
 8016976:	e00f      	b.n	8016998 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8016978:	7bfb      	ldrb	r3, [r7, #15]
 801697a:	4a0c      	ldr	r2, [pc, #48]	; (80169ac <RadioGetFskBandwidthRegValue+0x4c>)
 801697c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8016980:	687a      	ldr	r2, [r7, #4]
 8016982:	429a      	cmp	r2, r3
 8016984:	d205      	bcs.n	8016992 <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 8016986:	7bfb      	ldrb	r3, [r7, #15]
 8016988:	4a08      	ldr	r2, [pc, #32]	; (80169ac <RadioGetFskBandwidthRegValue+0x4c>)
 801698a:	00db      	lsls	r3, r3, #3
 801698c:	4413      	add	r3, r2
 801698e:	791b      	ldrb	r3, [r3, #4]
 8016990:	e006      	b.n	80169a0 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8016992:	7bfb      	ldrb	r3, [r7, #15]
 8016994:	3301      	adds	r3, #1
 8016996:	73fb      	strb	r3, [r7, #15]
 8016998:	7bfb      	ldrb	r3, [r7, #15]
 801699a:	2b15      	cmp	r3, #21
 801699c:	d9ec      	bls.n	8016978 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 801699e:	e7fe      	b.n	801699e <RadioGetFskBandwidthRegValue+0x3e>
}
 80169a0:	4618      	mov	r0, r3
 80169a2:	3714      	adds	r7, #20
 80169a4:	46bd      	mov	sp, r7
 80169a6:	bc80      	pop	{r7}
 80169a8:	4770      	bx	lr
 80169aa:	bf00      	nop
 80169ac:	0801b4fc 	.word	0x0801b4fc

080169b0 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 80169b0:	b580      	push	{r7, lr}
 80169b2:	b084      	sub	sp, #16
 80169b4:	af02      	add	r7, sp, #8
 80169b6:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 80169b8:	4a21      	ldr	r2, [pc, #132]	; (8016a40 <RadioInit+0x90>)
 80169ba:	687b      	ldr	r3, [r7, #4]
 80169bc:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 80169be:	4b21      	ldr	r3, [pc, #132]	; (8016a44 <RadioInit+0x94>)
 80169c0:	2200      	movs	r2, #0
 80169c2:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 80169c4:	4b1f      	ldr	r3, [pc, #124]	; (8016a44 <RadioInit+0x94>)
 80169c6:	2200      	movs	r2, #0
 80169c8:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 80169ca:	4b1e      	ldr	r3, [pc, #120]	; (8016a44 <RadioInit+0x94>)
 80169cc:	2200      	movs	r2, #0
 80169ce:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 80169d0:	481d      	ldr	r0, [pc, #116]	; (8016a48 <RadioInit+0x98>)
 80169d2:	f001 fab9 	bl	8017f48 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 80169d6:	2000      	movs	r0, #0
 80169d8:	f000 ffce 	bl	8017978 <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 80169dc:	f001 fd6a 	bl	80184b4 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 80169e0:	2100      	movs	r1, #0
 80169e2:	2000      	movs	r0, #0
 80169e4:	f002 f8d6 	bl	8018b94 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 80169e8:	2204      	movs	r2, #4
 80169ea:	2100      	movs	r1, #0
 80169ec:	2001      	movs	r0, #1
 80169ee:	f001 fefb 	bl	80187e8 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 80169f2:	2300      	movs	r3, #0
 80169f4:	2200      	movs	r2, #0
 80169f6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80169fa:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80169fe:	f001 fe27 	bl	8018650 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8016a02:	f000 fe65 	bl	80176d0 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8016a06:	2300      	movs	r3, #0
 8016a08:	9300      	str	r3, [sp, #0]
 8016a0a:	4b10      	ldr	r3, [pc, #64]	; (8016a4c <RadioInit+0x9c>)
 8016a0c:	2200      	movs	r2, #0
 8016a0e:	f04f 31ff 	mov.w	r1, #4294967295
 8016a12:	480f      	ldr	r0, [pc, #60]	; (8016a50 <RadioInit+0xa0>)
 8016a14:	f003 f8f4 	bl	8019c00 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8016a18:	2300      	movs	r3, #0
 8016a1a:	9300      	str	r3, [sp, #0]
 8016a1c:	4b0d      	ldr	r3, [pc, #52]	; (8016a54 <RadioInit+0xa4>)
 8016a1e:	2200      	movs	r2, #0
 8016a20:	f04f 31ff 	mov.w	r1, #4294967295
 8016a24:	480c      	ldr	r0, [pc, #48]	; (8016a58 <RadioInit+0xa8>)
 8016a26:	f003 f8eb 	bl	8019c00 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8016a2a:	4809      	ldr	r0, [pc, #36]	; (8016a50 <RadioInit+0xa0>)
 8016a2c:	f003 f98c 	bl	8019d48 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8016a30:	4809      	ldr	r0, [pc, #36]	; (8016a58 <RadioInit+0xa8>)
 8016a32:	f003 f989 	bl	8019d48 <UTIL_TIMER_Stop>
}
 8016a36:	bf00      	nop
 8016a38:	3708      	adds	r7, #8
 8016a3a:	46bd      	mov	sp, r7
 8016a3c:	bd80      	pop	{r7, pc}
 8016a3e:	bf00      	nop
 8016a40:	20001230 	.word	0x20001230
 8016a44:	200017c4 	.word	0x200017c4
 8016a48:	08017a45 	.word	0x08017a45
 8016a4c:	080179e5 	.word	0x080179e5
 8016a50:	2000181c 	.word	0x2000181c
 8016a54:	08017a15 	.word	0x08017a15
 8016a58:	20001834 	.word	0x20001834

08016a5c <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8016a5c:	b580      	push	{r7, lr}
 8016a5e:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8016a60:	f001 fab8 	bl	8017fd4 <SUBGRF_GetOperatingMode>
 8016a64:	4603      	mov	r3, r0
 8016a66:	2b07      	cmp	r3, #7
 8016a68:	d00a      	beq.n	8016a80 <RadioGetStatus+0x24>
 8016a6a:	2b07      	cmp	r3, #7
 8016a6c:	dc0a      	bgt.n	8016a84 <RadioGetStatus+0x28>
 8016a6e:	2b04      	cmp	r3, #4
 8016a70:	d002      	beq.n	8016a78 <RadioGetStatus+0x1c>
 8016a72:	2b05      	cmp	r3, #5
 8016a74:	d002      	beq.n	8016a7c <RadioGetStatus+0x20>
 8016a76:	e005      	b.n	8016a84 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8016a78:	2302      	movs	r3, #2
 8016a7a:	e004      	b.n	8016a86 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8016a7c:	2301      	movs	r3, #1
 8016a7e:	e002      	b.n	8016a86 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8016a80:	2303      	movs	r3, #3
 8016a82:	e000      	b.n	8016a86 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8016a84:	2300      	movs	r3, #0
    }
}
 8016a86:	4618      	mov	r0, r3
 8016a88:	bd80      	pop	{r7, pc}
	...

08016a8c <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8016a8c:	b580      	push	{r7, lr}
 8016a8e:	b082      	sub	sp, #8
 8016a90:	af00      	add	r7, sp, #0
 8016a92:	4603      	mov	r3, r0
 8016a94:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8016a96:	4a19      	ldr	r2, [pc, #100]	; (8016afc <RadioSetModem+0x70>)
 8016a98:	79fb      	ldrb	r3, [r7, #7]
 8016a9a:	7013      	strb	r3, [r2, #0]
    switch( modem )
 8016a9c:	79fb      	ldrb	r3, [r7, #7]
 8016a9e:	2b04      	cmp	r3, #4
 8016aa0:	d023      	beq.n	8016aea <RadioSetModem+0x5e>
 8016aa2:	2b04      	cmp	r3, #4
 8016aa4:	dc03      	bgt.n	8016aae <RadioSetModem+0x22>
 8016aa6:	2b01      	cmp	r3, #1
 8016aa8:	d008      	beq.n	8016abc <RadioSetModem+0x30>
 8016aaa:	2b03      	cmp	r3, #3
 8016aac:	d019      	beq.n	8016ae2 <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8016aae:	2000      	movs	r0, #0
 8016ab0:	f001 fe72 	bl	8018798 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 8016ab4:	4b11      	ldr	r3, [pc, #68]	; (8016afc <RadioSetModem+0x70>)
 8016ab6:	2200      	movs	r2, #0
 8016ab8:	735a      	strb	r2, [r3, #13]
            break;
 8016aba:	e01b      	b.n	8016af4 <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8016abc:	2001      	movs	r0, #1
 8016abe:	f001 fe6b 	bl	8018798 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8016ac2:	4b0e      	ldr	r3, [pc, #56]	; (8016afc <RadioSetModem+0x70>)
 8016ac4:	7b5a      	ldrb	r2, [r3, #13]
 8016ac6:	4b0d      	ldr	r3, [pc, #52]	; (8016afc <RadioSetModem+0x70>)
 8016ac8:	7b1b      	ldrb	r3, [r3, #12]
 8016aca:	429a      	cmp	r2, r3
 8016acc:	d011      	beq.n	8016af2 <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8016ace:	4b0b      	ldr	r3, [pc, #44]	; (8016afc <RadioSetModem+0x70>)
 8016ad0:	7b1a      	ldrb	r2, [r3, #12]
 8016ad2:	4b0a      	ldr	r3, [pc, #40]	; (8016afc <RadioSetModem+0x70>)
 8016ad4:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8016ad6:	4b09      	ldr	r3, [pc, #36]	; (8016afc <RadioSetModem+0x70>)
 8016ad8:	7b5b      	ldrb	r3, [r3, #13]
 8016ada:	4618      	mov	r0, r3
 8016adc:	f000 ff4c 	bl	8017978 <RadioSetPublicNetwork>
            }
            break;
 8016ae0:	e007      	b.n	8016af2 <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8016ae2:	2002      	movs	r0, #2
 8016ae4:	f001 fe58 	bl	8018798 <SUBGRF_SetPacketType>
            break;
 8016ae8:	e004      	b.n	8016af4 <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8016aea:	2000      	movs	r0, #0
 8016aec:	f001 fe54 	bl	8018798 <SUBGRF_SetPacketType>
            break;
 8016af0:	e000      	b.n	8016af4 <RadioSetModem+0x68>
            break;
 8016af2:	bf00      	nop
    }
}
 8016af4:	bf00      	nop
 8016af6:	3708      	adds	r7, #8
 8016af8:	46bd      	mov	sp, r7
 8016afa:	bd80      	pop	{r7, pc}
 8016afc:	200017c4 	.word	0x200017c4

08016b00 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8016b00:	b580      	push	{r7, lr}
 8016b02:	b082      	sub	sp, #8
 8016b04:	af00      	add	r7, sp, #0
 8016b06:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8016b08:	6878      	ldr	r0, [r7, #4]
 8016b0a:	f001 fe01 	bl	8018710 <SUBGRF_SetRfFrequency>
}
 8016b0e:	bf00      	nop
 8016b10:	3708      	adds	r7, #8
 8016b12:	46bd      	mov	sp, r7
 8016b14:	bd80      	pop	{r7, pc}

08016b16 <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8016b16:	b580      	push	{r7, lr}
 8016b18:	b090      	sub	sp, #64	; 0x40
 8016b1a:	af0a      	add	r7, sp, #40	; 0x28
 8016b1c:	60f8      	str	r0, [r7, #12]
 8016b1e:	60b9      	str	r1, [r7, #8]
 8016b20:	603b      	str	r3, [r7, #0]
 8016b22:	4613      	mov	r3, r2
 8016b24:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8016b26:	2301      	movs	r3, #1
 8016b28:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8016b2a:	2300      	movs	r3, #0
 8016b2c:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8016b2e:	2300      	movs	r3, #0
 8016b30:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8016b32:	f000 fde0 	bl	80176f6 <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 8016b36:	2000      	movs	r0, #0
 8016b38:	f7ff ffa8 	bl	8016a8c <RadioSetModem>

    RadioSetChannel( freq );
 8016b3c:	68f8      	ldr	r0, [r7, #12]
 8016b3e:	f7ff ffdf 	bl	8016b00 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8016b42:	2301      	movs	r3, #1
 8016b44:	9309      	str	r3, [sp, #36]	; 0x24
 8016b46:	2300      	movs	r3, #0
 8016b48:	9308      	str	r3, [sp, #32]
 8016b4a:	2300      	movs	r3, #0
 8016b4c:	9307      	str	r3, [sp, #28]
 8016b4e:	2300      	movs	r3, #0
 8016b50:	9306      	str	r3, [sp, #24]
 8016b52:	2300      	movs	r3, #0
 8016b54:	9305      	str	r3, [sp, #20]
 8016b56:	2300      	movs	r3, #0
 8016b58:	9304      	str	r3, [sp, #16]
 8016b5a:	2300      	movs	r3, #0
 8016b5c:	9303      	str	r3, [sp, #12]
 8016b5e:	2300      	movs	r3, #0
 8016b60:	9302      	str	r3, [sp, #8]
 8016b62:	2303      	movs	r3, #3
 8016b64:	9301      	str	r3, [sp, #4]
 8016b66:	68bb      	ldr	r3, [r7, #8]
 8016b68:	9300      	str	r3, [sp, #0]
 8016b6a:	2300      	movs	r3, #0
 8016b6c:	f44f 7216 	mov.w	r2, #600	; 0x258
 8016b70:	68b9      	ldr	r1, [r7, #8]
 8016b72:	2000      	movs	r0, #0
 8016b74:	f000 f840 	bl	8016bf8 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8016b78:	2000      	movs	r0, #0
 8016b7a:	f000 fdc3 	bl	8017704 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8016b7e:	f000 ff29 	bl	80179d4 <RadioGetWakeupTime>
 8016b82:	4603      	mov	r3, r0
 8016b84:	4618      	mov	r0, r3
 8016b86:	f7eb fb46 	bl	8002216 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8016b8a:	f003 f9f7 	bl	8019f7c <UTIL_TIMER_GetCurrentTime>
 8016b8e:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8016b90:	e00d      	b.n	8016bae <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 8016b92:	2000      	movs	r0, #0
 8016b94:	f000 fe6e 	bl	8017874 <RadioRssi>
 8016b98:	4603      	mov	r3, r0
 8016b9a:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8016b9c:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8016ba0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8016ba4:	429a      	cmp	r2, r3
 8016ba6:	dd02      	ble.n	8016bae <RadioIsChannelFree+0x98>
        {
            status = false;
 8016ba8:	2300      	movs	r3, #0
 8016baa:	75fb      	strb	r3, [r7, #23]
            break;
 8016bac:	e006      	b.n	8016bbc <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8016bae:	6938      	ldr	r0, [r7, #16]
 8016bb0:	f003 f9f6 	bl	8019fa0 <UTIL_TIMER_GetElapsedTime>
 8016bb4:	4602      	mov	r2, r0
 8016bb6:	683b      	ldr	r3, [r7, #0]
 8016bb8:	4293      	cmp	r3, r2
 8016bba:	d8ea      	bhi.n	8016b92 <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 8016bbc:	f000 fd9b 	bl	80176f6 <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 8016bc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8016bc2:	4618      	mov	r0, r3
 8016bc4:	3718      	adds	r7, #24
 8016bc6:	46bd      	mov	sp, r7
 8016bc8:	bd80      	pop	{r7, pc}

08016bca <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8016bca:	b580      	push	{r7, lr}
 8016bcc:	b082      	sub	sp, #8
 8016bce:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8016bd0:	2300      	movs	r3, #0
 8016bd2:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 8016bd4:	2001      	movs	r0, #1
 8016bd6:	f7ff ff59 	bl	8016a8c <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8016bda:	2300      	movs	r3, #0
 8016bdc:	2200      	movs	r2, #0
 8016bde:	2100      	movs	r1, #0
 8016be0:	2000      	movs	r0, #0
 8016be2:	f001 fd35 	bl	8018650 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8016be6:	f001 fac6 	bl	8018176 <SUBGRF_GetRandom>
 8016bea:	6078      	str	r0, [r7, #4]

    return rnd;
 8016bec:	687b      	ldr	r3, [r7, #4]
}
 8016bee:	4618      	mov	r0, r3
 8016bf0:	3708      	adds	r7, #8
 8016bf2:	46bd      	mov	sp, r7
 8016bf4:	bd80      	pop	{r7, pc}
	...

08016bf8 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8016bf8:	b580      	push	{r7, lr}
 8016bfa:	b08a      	sub	sp, #40	; 0x28
 8016bfc:	af00      	add	r7, sp, #0
 8016bfe:	60b9      	str	r1, [r7, #8]
 8016c00:	607a      	str	r2, [r7, #4]
 8016c02:	461a      	mov	r2, r3
 8016c04:	4603      	mov	r3, r0
 8016c06:	73fb      	strb	r3, [r7, #15]
 8016c08:	4613      	mov	r3, r2
 8016c0a:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 8016c0c:	4abc      	ldr	r2, [pc, #752]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016c0e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016c12:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 8016c14:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016c18:	2b00      	cmp	r3, #0
 8016c1a:	d001      	beq.n	8016c20 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 8016c1c:	2300      	movs	r3, #0
 8016c1e:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 8016c20:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8016c24:	2b00      	cmp	r3, #0
 8016c26:	d004      	beq.n	8016c32 <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 8016c28:	4ab6      	ldr	r2, [pc, #728]	; (8016f04 <RadioSetRxConfig+0x30c>)
 8016c2a:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8016c2e:	7013      	strb	r3, [r2, #0]
 8016c30:	e002      	b.n	8016c38 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8016c32:	4bb4      	ldr	r3, [pc, #720]	; (8016f04 <RadioSetRxConfig+0x30c>)
 8016c34:	22ff      	movs	r2, #255	; 0xff
 8016c36:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8016c38:	7bfb      	ldrb	r3, [r7, #15]
 8016c3a:	2b04      	cmp	r3, #4
 8016c3c:	d009      	beq.n	8016c52 <RadioSetRxConfig+0x5a>
 8016c3e:	2b04      	cmp	r3, #4
 8016c40:	f300 81da 	bgt.w	8016ff8 <RadioSetRxConfig+0x400>
 8016c44:	2b00      	cmp	r3, #0
 8016c46:	f000 80bf 	beq.w	8016dc8 <RadioSetRxConfig+0x1d0>
 8016c4a:	2b01      	cmp	r3, #1
 8016c4c:	f000 812c 	beq.w	8016ea8 <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8016c50:	e1d2      	b.n	8016ff8 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8016c52:	2001      	movs	r0, #1
 8016c54:	f001 fbea 	bl	801842c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8016c58:	4ba9      	ldr	r3, [pc, #676]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016c5a:	2200      	movs	r2, #0
 8016c5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8016c60:	4aa7      	ldr	r2, [pc, #668]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016c62:	687b      	ldr	r3, [r7, #4]
 8016c64:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8016c66:	4ba6      	ldr	r3, [pc, #664]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016c68:	2209      	movs	r2, #9
 8016c6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8016c6e:	4ba4      	ldr	r3, [pc, #656]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016c70:	f44f 7248 	mov.w	r2, #800	; 0x320
 8016c74:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8016c76:	68b8      	ldr	r0, [r7, #8]
 8016c78:	f7ff fe72 	bl	8016960 <RadioGetFskBandwidthRegValue>
 8016c7c:	4603      	mov	r3, r0
 8016c7e:	461a      	mov	r2, r3
 8016c80:	4b9f      	ldr	r3, [pc, #636]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016c82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8016c86:	4b9e      	ldr	r3, [pc, #632]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016c88:	2200      	movs	r2, #0
 8016c8a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8016c8c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016c8e:	00db      	lsls	r3, r3, #3
 8016c90:	b29a      	uxth	r2, r3
 8016c92:	4b9b      	ldr	r3, [pc, #620]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016c94:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8016c96:	4b9a      	ldr	r3, [pc, #616]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016c98:	2200      	movs	r2, #0
 8016c9a:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8016c9c:	4b98      	ldr	r3, [pc, #608]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016c9e:	2210      	movs	r2, #16
 8016ca0:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8016ca2:	4b97      	ldr	r3, [pc, #604]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016ca4:	2200      	movs	r2, #0
 8016ca6:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8016ca8:	4b95      	ldr	r3, [pc, #596]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016caa:	2200      	movs	r2, #0
 8016cac:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8016cae:	4b95      	ldr	r3, [pc, #596]	; (8016f04 <RadioSetRxConfig+0x30c>)
 8016cb0:	781a      	ldrb	r2, [r3, #0]
 8016cb2:	4b93      	ldr	r3, [pc, #588]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016cb4:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8016cb6:	4b92      	ldr	r3, [pc, #584]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016cb8:	2201      	movs	r2, #1
 8016cba:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8016cbc:	4b90      	ldr	r3, [pc, #576]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016cbe:	2200      	movs	r2, #0
 8016cc0:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8016cc2:	2004      	movs	r0, #4
 8016cc4:	f7ff fee2 	bl	8016a8c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016cc8:	488f      	ldr	r0, [pc, #572]	; (8016f08 <RadioSetRxConfig+0x310>)
 8016cca:	f001 fdf5 	bl	80188b8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016cce:	488f      	ldr	r0, [pc, #572]	; (8016f0c <RadioSetRxConfig+0x314>)
 8016cd0:	f001 fec0 	bl	8018a54 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8016cd4:	4a8e      	ldr	r2, [pc, #568]	; (8016f10 <RadioSetRxConfig+0x318>)
 8016cd6:	f107 031c 	add.w	r3, r7, #28
 8016cda:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016cde:	e883 0003 	stmia.w	r3, {r0, r1}
 8016ce2:	f107 031c 	add.w	r3, r7, #28
 8016ce6:	4618      	mov	r0, r3
 8016ce8:	f001 f9c3 	bl	8018072 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8016cec:	f240 10ff 	movw	r0, #511	; 0x1ff
 8016cf0:	f001 fa0e 	bl	8018110 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 8016cf4:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8016cf8:	f000 fddb 	bl	80178b2 <RadioRead>
 8016cfc:	4603      	mov	r3, r0
 8016cfe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 8016d02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016d06:	f023 0310 	bic.w	r3, r3, #16
 8016d0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 8016d0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016d12:	4619      	mov	r1, r3
 8016d14:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8016d18:	f000 fdb9 	bl	801788e <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 8016d1c:	2104      	movs	r1, #4
 8016d1e:	f640 00b9 	movw	r0, #2233	; 0x8b9
 8016d22:	f000 fdb4 	bl	801788e <RadioWrite>
            modReg= RadioRead(0x89b);
 8016d26:	f640 009b 	movw	r0, #2203	; 0x89b
 8016d2a:	f000 fdc2 	bl	80178b2 <RadioRead>
 8016d2e:	4603      	mov	r3, r0
 8016d30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8016d34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016d38:	f023 031c 	bic.w	r3, r3, #28
 8016d3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 8016d40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016d44:	f043 0308 	orr.w	r3, r3, #8
 8016d48:	b2db      	uxtb	r3, r3
 8016d4a:	4619      	mov	r1, r3
 8016d4c:	f640 009b 	movw	r0, #2203	; 0x89b
 8016d50:	f000 fd9d 	bl	801788e <RadioWrite>
            modReg= RadioRead(0x6d1);
 8016d54:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8016d58:	f000 fdab 	bl	80178b2 <RadioRead>
 8016d5c:	4603      	mov	r3, r0
 8016d5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8016d62:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016d66:	f023 0318 	bic.w	r3, r3, #24
 8016d6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 8016d6e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016d72:	f043 0318 	orr.w	r3, r3, #24
 8016d76:	b2db      	uxtb	r3, r3
 8016d78:	4619      	mov	r1, r3
 8016d7a:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8016d7e:	f000 fd86 	bl	801788e <RadioWrite>
            modReg= RadioRead(0x6ac);
 8016d82:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8016d86:	f000 fd94 	bl	80178b2 <RadioRead>
 8016d8a:	4603      	mov	r3, r0
 8016d8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8016d90:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016d94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8016d98:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 8016d9c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016da0:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8016da4:	b2db      	uxtb	r3, r3
 8016da6:	4619      	mov	r1, r3
 8016da8:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8016dac:	f000 fd6f 	bl	801788e <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8016db0:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8016db2:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8016db6:	fb02 f303 	mul.w	r3, r2, r3
 8016dba:	461a      	mov	r2, r3
 8016dbc:	687b      	ldr	r3, [r7, #4]
 8016dbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8016dc2:	4a4f      	ldr	r2, [pc, #316]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016dc4:	6093      	str	r3, [r2, #8]
            break;
 8016dc6:	e118      	b.n	8016ffa <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8016dc8:	2000      	movs	r0, #0
 8016dca:	f001 fb2f 	bl	801842c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8016dce:	4b4c      	ldr	r3, [pc, #304]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016dd0:	2200      	movs	r2, #0
 8016dd2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8016dd6:	4a4a      	ldr	r2, [pc, #296]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016dd8:	687b      	ldr	r3, [r7, #4]
 8016dda:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8016ddc:	4b48      	ldr	r3, [pc, #288]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016dde:	220b      	movs	r2, #11
 8016de0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8016de4:	68b8      	ldr	r0, [r7, #8]
 8016de6:	f7ff fdbb 	bl	8016960 <RadioGetFskBandwidthRegValue>
 8016dea:	4603      	mov	r3, r0
 8016dec:	461a      	mov	r2, r3
 8016dee:	4b44      	ldr	r3, [pc, #272]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016df0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8016df4:	4b42      	ldr	r3, [pc, #264]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016df6:	2200      	movs	r2, #0
 8016df8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8016dfa:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016dfc:	00db      	lsls	r3, r3, #3
 8016dfe:	b29a      	uxth	r2, r3
 8016e00:	4b3f      	ldr	r3, [pc, #252]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016e02:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8016e04:	4b3e      	ldr	r3, [pc, #248]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016e06:	2204      	movs	r2, #4
 8016e08:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8016e0a:	4b3d      	ldr	r3, [pc, #244]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016e0c:	2218      	movs	r2, #24
 8016e0e:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8016e10:	4b3b      	ldr	r3, [pc, #236]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016e12:	2200      	movs	r2, #0
 8016e14:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8016e16:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8016e1a:	f083 0301 	eor.w	r3, r3, #1
 8016e1e:	b2db      	uxtb	r3, r3
 8016e20:	461a      	mov	r2, r3
 8016e22:	4b37      	ldr	r3, [pc, #220]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016e24:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8016e26:	4b37      	ldr	r3, [pc, #220]	; (8016f04 <RadioSetRxConfig+0x30c>)
 8016e28:	781a      	ldrb	r2, [r3, #0]
 8016e2a:	4b35      	ldr	r3, [pc, #212]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016e2c:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8016e2e:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8016e32:	2b00      	cmp	r3, #0
 8016e34:	d003      	beq.n	8016e3e <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8016e36:	4b32      	ldr	r3, [pc, #200]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016e38:	22f2      	movs	r2, #242	; 0xf2
 8016e3a:	75da      	strb	r2, [r3, #23]
 8016e3c:	e002      	b.n	8016e44 <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8016e3e:	4b30      	ldr	r3, [pc, #192]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016e40:	2201      	movs	r2, #1
 8016e42:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8016e44:	4b2e      	ldr	r3, [pc, #184]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016e46:	2201      	movs	r2, #1
 8016e48:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8016e4a:	f000 fc54 	bl	80176f6 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8016e4e:	4b2c      	ldr	r3, [pc, #176]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016e50:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016e54:	2b00      	cmp	r3, #0
 8016e56:	bf14      	ite	ne
 8016e58:	2301      	movne	r3, #1
 8016e5a:	2300      	moveq	r3, #0
 8016e5c:	b2db      	uxtb	r3, r3
 8016e5e:	4618      	mov	r0, r3
 8016e60:	f7ff fe14 	bl	8016a8c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016e64:	4828      	ldr	r0, [pc, #160]	; (8016f08 <RadioSetRxConfig+0x310>)
 8016e66:	f001 fd27 	bl	80188b8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016e6a:	4828      	ldr	r0, [pc, #160]	; (8016f0c <RadioSetRxConfig+0x314>)
 8016e6c:	f001 fdf2 	bl	8018a54 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8016e70:	4a28      	ldr	r2, [pc, #160]	; (8016f14 <RadioSetRxConfig+0x31c>)
 8016e72:	f107 0314 	add.w	r3, r7, #20
 8016e76:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016e7a:	e883 0003 	stmia.w	r3, {r0, r1}
 8016e7e:	f107 0314 	add.w	r3, r7, #20
 8016e82:	4618      	mov	r0, r3
 8016e84:	f001 f8f5 	bl	8018072 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8016e88:	f240 10ff 	movw	r0, #511	; 0x1ff
 8016e8c:	f001 f940 	bl	8018110 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8016e90:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8016e92:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8016e96:	fb02 f303 	mul.w	r3, r2, r3
 8016e9a:	461a      	mov	r2, r3
 8016e9c:	687b      	ldr	r3, [r7, #4]
 8016e9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8016ea2:	4a17      	ldr	r2, [pc, #92]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016ea4:	6093      	str	r3, [r2, #8]
            break;
 8016ea6:	e0a8      	b.n	8016ffa <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8016ea8:	2000      	movs	r0, #0
 8016eaa:	f001 fabf 	bl	801842c <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8016eae:	4b14      	ldr	r3, [pc, #80]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016eb0:	2201      	movs	r2, #1
 8016eb2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8016eb6:	687b      	ldr	r3, [r7, #4]
 8016eb8:	b2da      	uxtb	r2, r3
 8016eba:	4b11      	ldr	r3, [pc, #68]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016ebc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8016ec0:	4a15      	ldr	r2, [pc, #84]	; (8016f18 <RadioSetRxConfig+0x320>)
 8016ec2:	68bb      	ldr	r3, [r7, #8]
 8016ec4:	4413      	add	r3, r2
 8016ec6:	781a      	ldrb	r2, [r3, #0]
 8016ec8:	4b0d      	ldr	r3, [pc, #52]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016eca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 8016ece:	4a0c      	ldr	r2, [pc, #48]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016ed0:	7bbb      	ldrb	r3, [r7, #14]
 8016ed2:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8016ed6:	68bb      	ldr	r3, [r7, #8]
 8016ed8:	2b00      	cmp	r3, #0
 8016eda:	d105      	bne.n	8016ee8 <RadioSetRxConfig+0x2f0>
 8016edc:	687b      	ldr	r3, [r7, #4]
 8016ede:	2b0b      	cmp	r3, #11
 8016ee0:	d008      	beq.n	8016ef4 <RadioSetRxConfig+0x2fc>
 8016ee2:	687b      	ldr	r3, [r7, #4]
 8016ee4:	2b0c      	cmp	r3, #12
 8016ee6:	d005      	beq.n	8016ef4 <RadioSetRxConfig+0x2fc>
 8016ee8:	68bb      	ldr	r3, [r7, #8]
 8016eea:	2b01      	cmp	r3, #1
 8016eec:	d116      	bne.n	8016f1c <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8016eee:	687b      	ldr	r3, [r7, #4]
 8016ef0:	2b0c      	cmp	r3, #12
 8016ef2:	d113      	bne.n	8016f1c <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8016ef4:	4b02      	ldr	r3, [pc, #8]	; (8016f00 <RadioSetRxConfig+0x308>)
 8016ef6:	2201      	movs	r2, #1
 8016ef8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8016efc:	e012      	b.n	8016f24 <RadioSetRxConfig+0x32c>
 8016efe:	bf00      	nop
 8016f00:	200017c4 	.word	0x200017c4
 8016f04:	20000194 	.word	0x20000194
 8016f08:	200017fc 	.word	0x200017fc
 8016f0c:	200017d2 	.word	0x200017d2
 8016f10:	0801ae38 	.word	0x0801ae38
 8016f14:	0801ae40 	.word	0x0801ae40
 8016f18:	0801b5ac 	.word	0x0801b5ac
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8016f1c:	4b39      	ldr	r3, [pc, #228]	; (8017004 <RadioSetRxConfig+0x40c>)
 8016f1e:	2200      	movs	r2, #0
 8016f20:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8016f24:	4b37      	ldr	r3, [pc, #220]	; (8017004 <RadioSetRxConfig+0x40c>)
 8016f26:	2201      	movs	r2, #1
 8016f28:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8016f2a:	4b36      	ldr	r3, [pc, #216]	; (8017004 <RadioSetRxConfig+0x40c>)
 8016f2c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8016f30:	2b05      	cmp	r3, #5
 8016f32:	d004      	beq.n	8016f3e <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8016f34:	4b33      	ldr	r3, [pc, #204]	; (8017004 <RadioSetRxConfig+0x40c>)
 8016f36:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8016f3a:	2b06      	cmp	r3, #6
 8016f3c:	d10a      	bne.n	8016f54 <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 8016f3e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016f40:	2b0b      	cmp	r3, #11
 8016f42:	d803      	bhi.n	8016f4c <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8016f44:	4b2f      	ldr	r3, [pc, #188]	; (8017004 <RadioSetRxConfig+0x40c>)
 8016f46:	220c      	movs	r2, #12
 8016f48:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8016f4a:	e006      	b.n	8016f5a <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8016f4c:	4a2d      	ldr	r2, [pc, #180]	; (8017004 <RadioSetRxConfig+0x40c>)
 8016f4e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016f50:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8016f52:	e002      	b.n	8016f5a <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8016f54:	4a2b      	ldr	r2, [pc, #172]	; (8017004 <RadioSetRxConfig+0x40c>)
 8016f56:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016f58:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8016f5a:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8016f5e:	4b29      	ldr	r3, [pc, #164]	; (8017004 <RadioSetRxConfig+0x40c>)
 8016f60:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8016f62:	4b29      	ldr	r3, [pc, #164]	; (8017008 <RadioSetRxConfig+0x410>)
 8016f64:	781a      	ldrb	r2, [r3, #0]
 8016f66:	4b27      	ldr	r3, [pc, #156]	; (8017004 <RadioSetRxConfig+0x40c>)
 8016f68:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8016f6a:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8016f6e:	4b25      	ldr	r3, [pc, #148]	; (8017004 <RadioSetRxConfig+0x40c>)
 8016f70:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8016f74:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8016f78:	4b22      	ldr	r3, [pc, #136]	; (8017004 <RadioSetRxConfig+0x40c>)
 8016f7a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8016f7e:	f000 fbba 	bl	80176f6 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8016f82:	4b20      	ldr	r3, [pc, #128]	; (8017004 <RadioSetRxConfig+0x40c>)
 8016f84:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016f88:	2b00      	cmp	r3, #0
 8016f8a:	bf14      	ite	ne
 8016f8c:	2301      	movne	r3, #1
 8016f8e:	2300      	moveq	r3, #0
 8016f90:	b2db      	uxtb	r3, r3
 8016f92:	4618      	mov	r0, r3
 8016f94:	f7ff fd7a 	bl	8016a8c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016f98:	481c      	ldr	r0, [pc, #112]	; (801700c <RadioSetRxConfig+0x414>)
 8016f9a:	f001 fc8d 	bl	80188b8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016f9e:	481c      	ldr	r0, [pc, #112]	; (8017010 <RadioSetRxConfig+0x418>)
 8016fa0:	f001 fd58 	bl	8018a54 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8016fa4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8016fa6:	b2db      	uxtb	r3, r3
 8016fa8:	4618      	mov	r0, r3
 8016faa:	f001 fa51 	bl	8018450 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8016fae:	4b15      	ldr	r3, [pc, #84]	; (8017004 <RadioSetRxConfig+0x40c>)
 8016fb0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8016fb4:	2b01      	cmp	r3, #1
 8016fb6:	d10d      	bne.n	8016fd4 <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8016fb8:	f240 7036 	movw	r0, #1846	; 0x736
 8016fbc:	f001 feb2 	bl	8018d24 <SUBGRF_ReadRegister>
 8016fc0:	4603      	mov	r3, r0
 8016fc2:	f023 0304 	bic.w	r3, r3, #4
 8016fc6:	b2db      	uxtb	r3, r3
 8016fc8:	4619      	mov	r1, r3
 8016fca:	f240 7036 	movw	r0, #1846	; 0x736
 8016fce:	f001 fe95 	bl	8018cfc <SUBGRF_WriteRegister>
 8016fd2:	e00c      	b.n	8016fee <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8016fd4:	f240 7036 	movw	r0, #1846	; 0x736
 8016fd8:	f001 fea4 	bl	8018d24 <SUBGRF_ReadRegister>
 8016fdc:	4603      	mov	r3, r0
 8016fde:	f043 0304 	orr.w	r3, r3, #4
 8016fe2:	b2db      	uxtb	r3, r3
 8016fe4:	4619      	mov	r1, r3
 8016fe6:	f240 7036 	movw	r0, #1846	; 0x736
 8016fea:	f001 fe87 	bl	8018cfc <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8016fee:	4b05      	ldr	r3, [pc, #20]	; (8017004 <RadioSetRxConfig+0x40c>)
 8016ff0:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016ff4:	609a      	str	r2, [r3, #8]
            break;
 8016ff6:	e000      	b.n	8016ffa <RadioSetRxConfig+0x402>
            break;
 8016ff8:	bf00      	nop
    }
}
 8016ffa:	bf00      	nop
 8016ffc:	3728      	adds	r7, #40	; 0x28
 8016ffe:	46bd      	mov	sp, r7
 8017000:	bd80      	pop	{r7, pc}
 8017002:	bf00      	nop
 8017004:	200017c4 	.word	0x200017c4
 8017008:	20000194 	.word	0x20000194
 801700c:	200017fc 	.word	0x200017fc
 8017010:	200017d2 	.word	0x200017d2

08017014 <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8017014:	b580      	push	{r7, lr}
 8017016:	b086      	sub	sp, #24
 8017018:	af00      	add	r7, sp, #0
 801701a:	60ba      	str	r2, [r7, #8]
 801701c:	607b      	str	r3, [r7, #4]
 801701e:	4603      	mov	r3, r0
 8017020:	73fb      	strb	r3, [r7, #15]
 8017022:	460b      	mov	r3, r1
 8017024:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 8017026:	7bfb      	ldrb	r3, [r7, #15]
 8017028:	2b03      	cmp	r3, #3
 801702a:	d007      	beq.n	801703c <RadioSetTxConfig+0x28>
 801702c:	2b03      	cmp	r3, #3
 801702e:	f300 80e5 	bgt.w	80171fc <RadioSetTxConfig+0x1e8>
 8017032:	2b00      	cmp	r3, #0
 8017034:	d014      	beq.n	8017060 <RadioSetTxConfig+0x4c>
 8017036:	2b01      	cmp	r3, #1
 8017038:	d073      	beq.n	8017122 <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 801703a:	e0df      	b.n	80171fc <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 801703c:	2003      	movs	r0, #3
 801703e:	f7ff fd25 	bl	8016a8c <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8017042:	4b89      	ldr	r3, [pc, #548]	; (8017268 <RadioSetTxConfig+0x254>)
 8017044:	2202      	movs	r2, #2
 8017046:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 801704a:	4a87      	ldr	r2, [pc, #540]	; (8017268 <RadioSetTxConfig+0x254>)
 801704c:	6a3b      	ldr	r3, [r7, #32]
 801704e:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8017050:	4b85      	ldr	r3, [pc, #532]	; (8017268 <RadioSetTxConfig+0x254>)
 8017052:	2216      	movs	r2, #22
 8017054:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8017058:	4884      	ldr	r0, [pc, #528]	; (801726c <RadioSetTxConfig+0x258>)
 801705a:	f001 fc2d 	bl	80188b8 <SUBGRF_SetModulationParams>
            break;
 801705e:	e0ce      	b.n	80171fe <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8017060:	4b81      	ldr	r3, [pc, #516]	; (8017268 <RadioSetTxConfig+0x254>)
 8017062:	2200      	movs	r2, #0
 8017064:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8017068:	4a7f      	ldr	r2, [pc, #508]	; (8017268 <RadioSetTxConfig+0x254>)
 801706a:	6a3b      	ldr	r3, [r7, #32]
 801706c:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801706e:	4b7e      	ldr	r3, [pc, #504]	; (8017268 <RadioSetTxConfig+0x254>)
 8017070:	220b      	movs	r2, #11
 8017072:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 8017076:	6878      	ldr	r0, [r7, #4]
 8017078:	f7ff fc72 	bl	8016960 <RadioGetFskBandwidthRegValue>
 801707c:	4603      	mov	r3, r0
 801707e:	461a      	mov	r2, r3
 8017080:	4b79      	ldr	r3, [pc, #484]	; (8017268 <RadioSetTxConfig+0x254>)
 8017082:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8017086:	4a78      	ldr	r2, [pc, #480]	; (8017268 <RadioSetTxConfig+0x254>)
 8017088:	68bb      	ldr	r3, [r7, #8]
 801708a:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801708c:	4b76      	ldr	r3, [pc, #472]	; (8017268 <RadioSetTxConfig+0x254>)
 801708e:	2200      	movs	r2, #0
 8017090:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8017092:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8017094:	00db      	lsls	r3, r3, #3
 8017096:	b29a      	uxth	r2, r3
 8017098:	4b73      	ldr	r3, [pc, #460]	; (8017268 <RadioSetTxConfig+0x254>)
 801709a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801709c:	4b72      	ldr	r3, [pc, #456]	; (8017268 <RadioSetTxConfig+0x254>)
 801709e:	2204      	movs	r2, #4
 80170a0:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 80170a2:	4b71      	ldr	r3, [pc, #452]	; (8017268 <RadioSetTxConfig+0x254>)
 80170a4:	2218      	movs	r2, #24
 80170a6:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80170a8:	4b6f      	ldr	r3, [pc, #444]	; (8017268 <RadioSetTxConfig+0x254>)
 80170aa:	2200      	movs	r2, #0
 80170ac:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80170ae:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80170b2:	f083 0301 	eor.w	r3, r3, #1
 80170b6:	b2db      	uxtb	r3, r3
 80170b8:	461a      	mov	r2, r3
 80170ba:	4b6b      	ldr	r3, [pc, #428]	; (8017268 <RadioSetTxConfig+0x254>)
 80170bc:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 80170be:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80170c2:	2b00      	cmp	r3, #0
 80170c4:	d003      	beq.n	80170ce <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80170c6:	4b68      	ldr	r3, [pc, #416]	; (8017268 <RadioSetTxConfig+0x254>)
 80170c8:	22f2      	movs	r2, #242	; 0xf2
 80170ca:	75da      	strb	r2, [r3, #23]
 80170cc:	e002      	b.n	80170d4 <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80170ce:	4b66      	ldr	r3, [pc, #408]	; (8017268 <RadioSetTxConfig+0x254>)
 80170d0:	2201      	movs	r2, #1
 80170d2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80170d4:	4b64      	ldr	r3, [pc, #400]	; (8017268 <RadioSetTxConfig+0x254>)
 80170d6:	2201      	movs	r2, #1
 80170d8:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80170da:	f000 fb0c 	bl	80176f6 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80170de:	4b62      	ldr	r3, [pc, #392]	; (8017268 <RadioSetTxConfig+0x254>)
 80170e0:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80170e4:	2b00      	cmp	r3, #0
 80170e6:	bf14      	ite	ne
 80170e8:	2301      	movne	r3, #1
 80170ea:	2300      	moveq	r3, #0
 80170ec:	b2db      	uxtb	r3, r3
 80170ee:	4618      	mov	r0, r3
 80170f0:	f7ff fccc 	bl	8016a8c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80170f4:	485d      	ldr	r0, [pc, #372]	; (801726c <RadioSetTxConfig+0x258>)
 80170f6:	f001 fbdf 	bl	80188b8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80170fa:	485d      	ldr	r0, [pc, #372]	; (8017270 <RadioSetTxConfig+0x25c>)
 80170fc:	f001 fcaa 	bl	8018a54 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8017100:	4a5c      	ldr	r2, [pc, #368]	; (8017274 <RadioSetTxConfig+0x260>)
 8017102:	f107 0310 	add.w	r3, r7, #16
 8017106:	e892 0003 	ldmia.w	r2, {r0, r1}
 801710a:	e883 0003 	stmia.w	r3, {r0, r1}
 801710e:	f107 0310 	add.w	r3, r7, #16
 8017112:	4618      	mov	r0, r3
 8017114:	f000 ffad 	bl	8018072 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8017118:	f240 10ff 	movw	r0, #511	; 0x1ff
 801711c:	f000 fff8 	bl	8018110 <SUBGRF_SetWhiteningSeed>
            break;
 8017120:	e06d      	b.n	80171fe <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8017122:	4b51      	ldr	r3, [pc, #324]	; (8017268 <RadioSetTxConfig+0x254>)
 8017124:	2201      	movs	r2, #1
 8017126:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801712a:	6a3b      	ldr	r3, [r7, #32]
 801712c:	b2da      	uxtb	r2, r3
 801712e:	4b4e      	ldr	r3, [pc, #312]	; (8017268 <RadioSetTxConfig+0x254>)
 8017130:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 8017134:	4a50      	ldr	r2, [pc, #320]	; (8017278 <RadioSetTxConfig+0x264>)
 8017136:	687b      	ldr	r3, [r7, #4]
 8017138:	4413      	add	r3, r2
 801713a:	781a      	ldrb	r2, [r3, #0]
 801713c:	4b4a      	ldr	r3, [pc, #296]	; (8017268 <RadioSetTxConfig+0x254>)
 801713e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 8017142:	4a49      	ldr	r2, [pc, #292]	; (8017268 <RadioSetTxConfig+0x254>)
 8017144:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8017148:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801714c:	687b      	ldr	r3, [r7, #4]
 801714e:	2b00      	cmp	r3, #0
 8017150:	d105      	bne.n	801715e <RadioSetTxConfig+0x14a>
 8017152:	6a3b      	ldr	r3, [r7, #32]
 8017154:	2b0b      	cmp	r3, #11
 8017156:	d008      	beq.n	801716a <RadioSetTxConfig+0x156>
 8017158:	6a3b      	ldr	r3, [r7, #32]
 801715a:	2b0c      	cmp	r3, #12
 801715c:	d005      	beq.n	801716a <RadioSetTxConfig+0x156>
 801715e:	687b      	ldr	r3, [r7, #4]
 8017160:	2b01      	cmp	r3, #1
 8017162:	d107      	bne.n	8017174 <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8017164:	6a3b      	ldr	r3, [r7, #32]
 8017166:	2b0c      	cmp	r3, #12
 8017168:	d104      	bne.n	8017174 <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801716a:	4b3f      	ldr	r3, [pc, #252]	; (8017268 <RadioSetTxConfig+0x254>)
 801716c:	2201      	movs	r2, #1
 801716e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8017172:	e003      	b.n	801717c <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8017174:	4b3c      	ldr	r3, [pc, #240]	; (8017268 <RadioSetTxConfig+0x254>)
 8017176:	2200      	movs	r2, #0
 8017178:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801717c:	4b3a      	ldr	r3, [pc, #232]	; (8017268 <RadioSetTxConfig+0x254>)
 801717e:	2201      	movs	r2, #1
 8017180:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8017182:	4b39      	ldr	r3, [pc, #228]	; (8017268 <RadioSetTxConfig+0x254>)
 8017184:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8017188:	2b05      	cmp	r3, #5
 801718a:	d004      	beq.n	8017196 <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801718c:	4b36      	ldr	r3, [pc, #216]	; (8017268 <RadioSetTxConfig+0x254>)
 801718e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8017192:	2b06      	cmp	r3, #6
 8017194:	d10a      	bne.n	80171ac <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 8017196:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8017198:	2b0b      	cmp	r3, #11
 801719a:	d803      	bhi.n	80171a4 <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801719c:	4b32      	ldr	r3, [pc, #200]	; (8017268 <RadioSetTxConfig+0x254>)
 801719e:	220c      	movs	r2, #12
 80171a0:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80171a2:	e006      	b.n	80171b2 <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80171a4:	4a30      	ldr	r2, [pc, #192]	; (8017268 <RadioSetTxConfig+0x254>)
 80171a6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80171a8:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80171aa:	e002      	b.n	80171b2 <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80171ac:	4a2e      	ldr	r2, [pc, #184]	; (8017268 <RadioSetTxConfig+0x254>)
 80171ae:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80171b0:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80171b2:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80171b6:	4b2c      	ldr	r3, [pc, #176]	; (8017268 <RadioSetTxConfig+0x254>)
 80171b8:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80171ba:	4b30      	ldr	r3, [pc, #192]	; (801727c <RadioSetTxConfig+0x268>)
 80171bc:	781a      	ldrb	r2, [r3, #0]
 80171be:	4b2a      	ldr	r3, [pc, #168]	; (8017268 <RadioSetTxConfig+0x254>)
 80171c0:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80171c2:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80171c6:	4b28      	ldr	r3, [pc, #160]	; (8017268 <RadioSetTxConfig+0x254>)
 80171c8:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80171cc:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80171d0:	4b25      	ldr	r3, [pc, #148]	; (8017268 <RadioSetTxConfig+0x254>)
 80171d2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80171d6:	f000 fa8e 	bl	80176f6 <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80171da:	4b23      	ldr	r3, [pc, #140]	; (8017268 <RadioSetTxConfig+0x254>)
 80171dc:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80171e0:	2b00      	cmp	r3, #0
 80171e2:	bf14      	ite	ne
 80171e4:	2301      	movne	r3, #1
 80171e6:	2300      	moveq	r3, #0
 80171e8:	b2db      	uxtb	r3, r3
 80171ea:	4618      	mov	r0, r3
 80171ec:	f7ff fc4e 	bl	8016a8c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80171f0:	481e      	ldr	r0, [pc, #120]	; (801726c <RadioSetTxConfig+0x258>)
 80171f2:	f001 fb61 	bl	80188b8 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80171f6:	481e      	ldr	r0, [pc, #120]	; (8017270 <RadioSetTxConfig+0x25c>)
 80171f8:	f001 fc2c 	bl	8018a54 <SUBGRF_SetPacketParams>
            break;
 80171fc:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 80171fe:	7bfb      	ldrb	r3, [r7, #15]
 8017200:	2b01      	cmp	r3, #1
 8017202:	d112      	bne.n	801722a <RadioSetTxConfig+0x216>
 8017204:	4b18      	ldr	r3, [pc, #96]	; (8017268 <RadioSetTxConfig+0x254>)
 8017206:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801720a:	2b06      	cmp	r3, #6
 801720c:	d10d      	bne.n	801722a <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 801720e:	f640 0089 	movw	r0, #2185	; 0x889
 8017212:	f001 fd87 	bl	8018d24 <SUBGRF_ReadRegister>
 8017216:	4603      	mov	r3, r0
 8017218:	f023 0304 	bic.w	r3, r3, #4
 801721c:	b2db      	uxtb	r3, r3
 801721e:	4619      	mov	r1, r3
 8017220:	f640 0089 	movw	r0, #2185	; 0x889
 8017224:	f001 fd6a 	bl	8018cfc <SUBGRF_WriteRegister>
 8017228:	e00c      	b.n	8017244 <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 801722a:	f640 0089 	movw	r0, #2185	; 0x889
 801722e:	f001 fd79 	bl	8018d24 <SUBGRF_ReadRegister>
 8017232:	4603      	mov	r3, r0
 8017234:	f043 0304 	orr.w	r3, r3, #4
 8017238:	b2db      	uxtb	r3, r3
 801723a:	4619      	mov	r1, r3
 801723c:	f640 0089 	movw	r0, #2185	; 0x889
 8017240:	f001 fd5c 	bl	8018cfc <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8017244:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8017248:	4618      	mov	r0, r3
 801724a:	f001 fdfb 	bl	8018e44 <SUBGRF_SetRfTxPower>
 801724e:	4603      	mov	r3, r0
 8017250:	461a      	mov	r2, r3
 8017252:	4b05      	ldr	r3, [pc, #20]	; (8017268 <RadioSetTxConfig+0x254>)
 8017254:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 8017258:	4a03      	ldr	r2, [pc, #12]	; (8017268 <RadioSetTxConfig+0x254>)
 801725a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801725c:	6053      	str	r3, [r2, #4]
}
 801725e:	bf00      	nop
 8017260:	3718      	adds	r7, #24
 8017262:	46bd      	mov	sp, r7
 8017264:	bd80      	pop	{r7, pc}
 8017266:	bf00      	nop
 8017268:	200017c4 	.word	0x200017c4
 801726c:	200017fc 	.word	0x200017fc
 8017270:	200017d2 	.word	0x200017d2
 8017274:	0801ae40 	.word	0x0801ae40
 8017278:	0801b5ac 	.word	0x0801b5ac
 801727c:	20000194 	.word	0x20000194

08017280 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8017280:	b480      	push	{r7}
 8017282:	b083      	sub	sp, #12
 8017284:	af00      	add	r7, sp, #0
 8017286:	6078      	str	r0, [r7, #4]
    return true;
 8017288:	2301      	movs	r3, #1
}
 801728a:	4618      	mov	r0, r3
 801728c:	370c      	adds	r7, #12
 801728e:	46bd      	mov	sp, r7
 8017290:	bc80      	pop	{r7}
 8017292:	4770      	bx	lr

08017294 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8017294:	b480      	push	{r7}
 8017296:	b085      	sub	sp, #20
 8017298:	af00      	add	r7, sp, #0
 801729a:	4603      	mov	r3, r0
 801729c:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801729e:	2300      	movs	r3, #0
 80172a0:	60fb      	str	r3, [r7, #12]

    switch( bw )
 80172a2:	79fb      	ldrb	r3, [r7, #7]
 80172a4:	2b0a      	cmp	r3, #10
 80172a6:	d83e      	bhi.n	8017326 <RadioGetLoRaBandwidthInHz+0x92>
 80172a8:	a201      	add	r2, pc, #4	; (adr r2, 80172b0 <RadioGetLoRaBandwidthInHz+0x1c>)
 80172aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80172ae:	bf00      	nop
 80172b0:	080172dd 	.word	0x080172dd
 80172b4:	080172ed 	.word	0x080172ed
 80172b8:	080172fd 	.word	0x080172fd
 80172bc:	0801730d 	.word	0x0801730d
 80172c0:	08017315 	.word	0x08017315
 80172c4:	0801731b 	.word	0x0801731b
 80172c8:	08017321 	.word	0x08017321
 80172cc:	08017327 	.word	0x08017327
 80172d0:	080172e5 	.word	0x080172e5
 80172d4:	080172f5 	.word	0x080172f5
 80172d8:	08017305 	.word	0x08017305
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 80172dc:	f641 6384 	movw	r3, #7812	; 0x1e84
 80172e0:	60fb      	str	r3, [r7, #12]
        break;
 80172e2:	e020      	b.n	8017326 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 80172e4:	f642 03b1 	movw	r3, #10417	; 0x28b1
 80172e8:	60fb      	str	r3, [r7, #12]
        break;
 80172ea:	e01c      	b.n	8017326 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 80172ec:	f643 5309 	movw	r3, #15625	; 0x3d09
 80172f0:	60fb      	str	r3, [r7, #12]
        break;
 80172f2:	e018      	b.n	8017326 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 80172f4:	f245 1361 	movw	r3, #20833	; 0x5161
 80172f8:	60fb      	str	r3, [r7, #12]
        break;
 80172fa:	e014      	b.n	8017326 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 80172fc:	f647 2312 	movw	r3, #31250	; 0x7a12
 8017300:	60fb      	str	r3, [r7, #12]
        break;
 8017302:	e010      	b.n	8017326 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8017304:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 8017308:	60fb      	str	r3, [r7, #12]
        break;
 801730a:	e00c      	b.n	8017326 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801730c:	f24f 4324 	movw	r3, #62500	; 0xf424
 8017310:	60fb      	str	r3, [r7, #12]
        break;
 8017312:	e008      	b.n	8017326 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 8017314:	4b07      	ldr	r3, [pc, #28]	; (8017334 <RadioGetLoRaBandwidthInHz+0xa0>)
 8017316:	60fb      	str	r3, [r7, #12]
        break;
 8017318:	e005      	b.n	8017326 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801731a:	4b07      	ldr	r3, [pc, #28]	; (8017338 <RadioGetLoRaBandwidthInHz+0xa4>)
 801731c:	60fb      	str	r3, [r7, #12]
        break;
 801731e:	e002      	b.n	8017326 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8017320:	4b06      	ldr	r3, [pc, #24]	; (801733c <RadioGetLoRaBandwidthInHz+0xa8>)
 8017322:	60fb      	str	r3, [r7, #12]
        break;
 8017324:	bf00      	nop
    }

    return bandwidthInHz;
 8017326:	68fb      	ldr	r3, [r7, #12]
}
 8017328:	4618      	mov	r0, r3
 801732a:	3714      	adds	r7, #20
 801732c:	46bd      	mov	sp, r7
 801732e:	bc80      	pop	{r7}
 8017330:	4770      	bx	lr
 8017332:	bf00      	nop
 8017334:	0001e848 	.word	0x0001e848
 8017338:	0003d090 	.word	0x0003d090
 801733c:	0007a120 	.word	0x0007a120

08017340 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8017340:	b480      	push	{r7}
 8017342:	b083      	sub	sp, #12
 8017344:	af00      	add	r7, sp, #0
 8017346:	6078      	str	r0, [r7, #4]
 8017348:	4608      	mov	r0, r1
 801734a:	4611      	mov	r1, r2
 801734c:	461a      	mov	r2, r3
 801734e:	4603      	mov	r3, r0
 8017350:	70fb      	strb	r3, [r7, #3]
 8017352:	460b      	mov	r3, r1
 8017354:	803b      	strh	r3, [r7, #0]
 8017356:	4613      	mov	r3, r2
 8017358:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 801735a:	883b      	ldrh	r3, [r7, #0]
 801735c:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801735e:	78ba      	ldrb	r2, [r7, #2]
 8017360:	f082 0201 	eor.w	r2, r2, #1
 8017364:	b2d2      	uxtb	r2, r2
 8017366:	2a00      	cmp	r2, #0
 8017368:	d001      	beq.n	801736e <RadioGetGfskTimeOnAirNumerator+0x2e>
 801736a:	2208      	movs	r2, #8
 801736c:	e000      	b.n	8017370 <RadioGetGfskTimeOnAirNumerator+0x30>
 801736e:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8017370:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8017372:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8017376:	7c3b      	ldrb	r3, [r7, #16]
 8017378:	7d39      	ldrb	r1, [r7, #20]
 801737a:	2900      	cmp	r1, #0
 801737c:	d001      	beq.n	8017382 <RadioGetGfskTimeOnAirNumerator+0x42>
 801737e:	2102      	movs	r1, #2
 8017380:	e000      	b.n	8017384 <RadioGetGfskTimeOnAirNumerator+0x44>
 8017382:	2100      	movs	r1, #0
 8017384:	440b      	add	r3, r1
 8017386:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8017388:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 801738a:	4618      	mov	r0, r3
 801738c:	370c      	adds	r7, #12
 801738e:	46bd      	mov	sp, r7
 8017390:	bc80      	pop	{r7}
 8017392:	4770      	bx	lr

08017394 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8017394:	b480      	push	{r7}
 8017396:	b08b      	sub	sp, #44	; 0x2c
 8017398:	af00      	add	r7, sp, #0
 801739a:	60f8      	str	r0, [r7, #12]
 801739c:	60b9      	str	r1, [r7, #8]
 801739e:	4611      	mov	r1, r2
 80173a0:	461a      	mov	r2, r3
 80173a2:	460b      	mov	r3, r1
 80173a4:	71fb      	strb	r3, [r7, #7]
 80173a6:	4613      	mov	r3, r2
 80173a8:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 80173aa:	79fb      	ldrb	r3, [r7, #7]
 80173ac:	3304      	adds	r3, #4
 80173ae:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 80173b0:	2300      	movs	r3, #0
 80173b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 80173b6:	68bb      	ldr	r3, [r7, #8]
 80173b8:	2b05      	cmp	r3, #5
 80173ba:	d002      	beq.n	80173c2 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 80173bc:	68bb      	ldr	r3, [r7, #8]
 80173be:	2b06      	cmp	r3, #6
 80173c0:	d104      	bne.n	80173cc <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 80173c2:	88bb      	ldrh	r3, [r7, #4]
 80173c4:	2b0b      	cmp	r3, #11
 80173c6:	d801      	bhi.n	80173cc <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 80173c8:	230c      	movs	r3, #12
 80173ca:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80173cc:	68fb      	ldr	r3, [r7, #12]
 80173ce:	2b00      	cmp	r3, #0
 80173d0:	d105      	bne.n	80173de <RadioGetLoRaTimeOnAirNumerator+0x4a>
 80173d2:	68bb      	ldr	r3, [r7, #8]
 80173d4:	2b0b      	cmp	r3, #11
 80173d6:	d008      	beq.n	80173ea <RadioGetLoRaTimeOnAirNumerator+0x56>
 80173d8:	68bb      	ldr	r3, [r7, #8]
 80173da:	2b0c      	cmp	r3, #12
 80173dc:	d005      	beq.n	80173ea <RadioGetLoRaTimeOnAirNumerator+0x56>
 80173de:	68fb      	ldr	r3, [r7, #12]
 80173e0:	2b01      	cmp	r3, #1
 80173e2:	d105      	bne.n	80173f0 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80173e4:	68bb      	ldr	r3, [r7, #8]
 80173e6:	2b0c      	cmp	r3, #12
 80173e8:	d102      	bne.n	80173f0 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 80173ea:	2301      	movs	r3, #1
 80173ec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80173f0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80173f4:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 80173f6:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80173fa:	2a00      	cmp	r2, #0
 80173fc:	d001      	beq.n	8017402 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 80173fe:	2210      	movs	r2, #16
 8017400:	e000      	b.n	8017404 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8017402:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8017404:	4413      	add	r3, r2
 8017406:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8017408:	68bb      	ldr	r3, [r7, #8]
 801740a:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801740c:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801740e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8017412:	2a00      	cmp	r2, #0
 8017414:	d001      	beq.n	801741a <RadioGetLoRaTimeOnAirNumerator+0x86>
 8017416:	2200      	movs	r2, #0
 8017418:	e000      	b.n	801741c <RadioGetLoRaTimeOnAirNumerator+0x88>
 801741a:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801741c:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801741e:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8017420:	68bb      	ldr	r3, [r7, #8]
 8017422:	2b06      	cmp	r3, #6
 8017424:	d803      	bhi.n	801742e <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 8017426:	68bb      	ldr	r3, [r7, #8]
 8017428:	009b      	lsls	r3, r3, #2
 801742a:	623b      	str	r3, [r7, #32]
 801742c:	e00e      	b.n	801744c <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801742e:	69fb      	ldr	r3, [r7, #28]
 8017430:	3308      	adds	r3, #8
 8017432:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 8017434:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8017438:	2b00      	cmp	r3, #0
 801743a:	d004      	beq.n	8017446 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801743c:	68bb      	ldr	r3, [r7, #8]
 801743e:	3b02      	subs	r3, #2
 8017440:	009b      	lsls	r3, r3, #2
 8017442:	623b      	str	r3, [r7, #32]
 8017444:	e002      	b.n	801744c <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 8017446:	68bb      	ldr	r3, [r7, #8]
 8017448:	009b      	lsls	r3, r3, #2
 801744a:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801744c:	69fb      	ldr	r3, [r7, #28]
 801744e:	2b00      	cmp	r3, #0
 8017450:	da01      	bge.n	8017456 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 8017452:	2300      	movs	r3, #0
 8017454:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 8017456:	69fa      	ldr	r2, [r7, #28]
 8017458:	6a3b      	ldr	r3, [r7, #32]
 801745a:	4413      	add	r3, r2
 801745c:	1e5a      	subs	r2, r3, #1
 801745e:	6a3b      	ldr	r3, [r7, #32]
 8017460:	fb92 f3f3 	sdiv	r3, r2, r3
 8017464:	697a      	ldr	r2, [r7, #20]
 8017466:	fb02 f203 	mul.w	r2, r2, r3
 801746a:	88bb      	ldrh	r3, [r7, #4]
 801746c:	4413      	add	r3, r2
    int32_t intermediate =
 801746e:	330c      	adds	r3, #12
 8017470:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8017472:	68bb      	ldr	r3, [r7, #8]
 8017474:	2b06      	cmp	r3, #6
 8017476:	d802      	bhi.n	801747e <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8017478:	69bb      	ldr	r3, [r7, #24]
 801747a:	3302      	adds	r3, #2
 801747c:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801747e:	69bb      	ldr	r3, [r7, #24]
 8017480:	009b      	lsls	r3, r3, #2
 8017482:	1c5a      	adds	r2, r3, #1
 8017484:	68bb      	ldr	r3, [r7, #8]
 8017486:	3b02      	subs	r3, #2
 8017488:	fa02 f303 	lsl.w	r3, r2, r3
}
 801748c:	4618      	mov	r0, r3
 801748e:	372c      	adds	r7, #44	; 0x2c
 8017490:	46bd      	mov	sp, r7
 8017492:	bc80      	pop	{r7}
 8017494:	4770      	bx	lr
	...

08017498 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8017498:	b580      	push	{r7, lr}
 801749a:	b08a      	sub	sp, #40	; 0x28
 801749c:	af04      	add	r7, sp, #16
 801749e:	60b9      	str	r1, [r7, #8]
 80174a0:	607a      	str	r2, [r7, #4]
 80174a2:	461a      	mov	r2, r3
 80174a4:	4603      	mov	r3, r0
 80174a6:	73fb      	strb	r3, [r7, #15]
 80174a8:	4613      	mov	r3, r2
 80174aa:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 80174ac:	2300      	movs	r3, #0
 80174ae:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 80174b0:	2301      	movs	r3, #1
 80174b2:	613b      	str	r3, [r7, #16]

    switch( modem )
 80174b4:	7bfb      	ldrb	r3, [r7, #15]
 80174b6:	2b00      	cmp	r3, #0
 80174b8:	d002      	beq.n	80174c0 <RadioTimeOnAir+0x28>
 80174ba:	2b01      	cmp	r3, #1
 80174bc:	d017      	beq.n	80174ee <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 80174be:	e035      	b.n	801752c <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 80174c0:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 80174c4:	8c3a      	ldrh	r2, [r7, #32]
 80174c6:	7bb9      	ldrb	r1, [r7, #14]
 80174c8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80174cc:	9301      	str	r3, [sp, #4]
 80174ce:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80174d2:	9300      	str	r3, [sp, #0]
 80174d4:	4603      	mov	r3, r0
 80174d6:	6878      	ldr	r0, [r7, #4]
 80174d8:	f7ff ff32 	bl	8017340 <RadioGetGfskTimeOnAirNumerator>
 80174dc:	4603      	mov	r3, r0
 80174de:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80174e2:	fb02 f303 	mul.w	r3, r2, r3
 80174e6:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 80174e8:	687b      	ldr	r3, [r7, #4]
 80174ea:	613b      	str	r3, [r7, #16]
        break;
 80174ec:	e01e      	b.n	801752c <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 80174ee:	8c39      	ldrh	r1, [r7, #32]
 80174f0:	7bba      	ldrb	r2, [r7, #14]
 80174f2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80174f6:	9302      	str	r3, [sp, #8]
 80174f8:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80174fc:	9301      	str	r3, [sp, #4]
 80174fe:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8017502:	9300      	str	r3, [sp, #0]
 8017504:	460b      	mov	r3, r1
 8017506:	6879      	ldr	r1, [r7, #4]
 8017508:	68b8      	ldr	r0, [r7, #8]
 801750a:	f7ff ff43 	bl	8017394 <RadioGetLoRaTimeOnAirNumerator>
 801750e:	4603      	mov	r3, r0
 8017510:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8017514:	fb02 f303 	mul.w	r3, r2, r3
 8017518:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801751a:	4a0a      	ldr	r2, [pc, #40]	; (8017544 <RadioTimeOnAir+0xac>)
 801751c:	68bb      	ldr	r3, [r7, #8]
 801751e:	4413      	add	r3, r2
 8017520:	781b      	ldrb	r3, [r3, #0]
 8017522:	4618      	mov	r0, r3
 8017524:	f7ff feb6 	bl	8017294 <RadioGetLoRaBandwidthInHz>
 8017528:	6138      	str	r0, [r7, #16]
        break;
 801752a:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 801752c:	697a      	ldr	r2, [r7, #20]
 801752e:	693b      	ldr	r3, [r7, #16]
 8017530:	4413      	add	r3, r2
 8017532:	1e5a      	subs	r2, r3, #1
 8017534:	693b      	ldr	r3, [r7, #16]
 8017536:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801753a:	4618      	mov	r0, r3
 801753c:	3718      	adds	r7, #24
 801753e:	46bd      	mov	sp, r7
 8017540:	bd80      	pop	{r7, pc}
 8017542:	bf00      	nop
 8017544:	0801b5ac 	.word	0x0801b5ac

08017548 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8017548:	b580      	push	{r7, lr}
 801754a:	b08c      	sub	sp, #48	; 0x30
 801754c:	af00      	add	r7, sp, #0
 801754e:	6078      	str	r0, [r7, #4]
 8017550:	460b      	mov	r3, r1
 8017552:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 8017554:	2300      	movs	r3, #0
 8017556:	2200      	movs	r2, #0
 8017558:	f240 2101 	movw	r1, #513	; 0x201
 801755c:	f240 2001 	movw	r0, #513	; 0x201
 8017560:	f001 f876 	bl	8018650 <SUBGRF_SetDioIrqParams>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 8017564:	4b57      	ldr	r3, [pc, #348]	; (80176c4 <RadioSend+0x17c>)
 8017566:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801756a:	2101      	movs	r1, #1
 801756c:	4618      	mov	r0, r3
 801756e:	f001 fc41 	bl	8018df4 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 8017572:	4b54      	ldr	r3, [pc, #336]	; (80176c4 <RadioSend+0x17c>)
 8017574:	781b      	ldrb	r3, [r3, #0]
 8017576:	2b03      	cmp	r3, #3
 8017578:	f200 8095 	bhi.w	80176a6 <RadioSend+0x15e>
 801757c:	a201      	add	r2, pc, #4	; (adr r2, 8017584 <RadioSend+0x3c>)
 801757e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017582:	bf00      	nop
 8017584:	080175af 	.word	0x080175af
 8017588:	08017595 	.word	0x08017595
 801758c:	080175c9 	.word	0x080175c9
 8017590:	080175e9 	.word	0x080175e9
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8017594:	4a4b      	ldr	r2, [pc, #300]	; (80176c4 <RadioSend+0x17c>)
 8017596:	78fb      	ldrb	r3, [r7, #3]
 8017598:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801759a:	484b      	ldr	r0, [pc, #300]	; (80176c8 <RadioSend+0x180>)
 801759c:	f001 fa5a 	bl	8018a54 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80175a0:	78fb      	ldrb	r3, [r7, #3]
 80175a2:	2200      	movs	r2, #0
 80175a4:	4619      	mov	r1, r3
 80175a6:	6878      	ldr	r0, [r7, #4]
 80175a8:	f000 fd50 	bl	801804c <SUBGRF_SendPayload>
            break;
 80175ac:	e07c      	b.n	80176a8 <RadioSend+0x160>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 80175ae:	4a45      	ldr	r2, [pc, #276]	; (80176c4 <RadioSend+0x17c>)
 80175b0:	78fb      	ldrb	r3, [r7, #3]
 80175b2:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80175b4:	4844      	ldr	r0, [pc, #272]	; (80176c8 <RadioSend+0x180>)
 80175b6:	f001 fa4d 	bl	8018a54 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80175ba:	78fb      	ldrb	r3, [r7, #3]
 80175bc:	2200      	movs	r2, #0
 80175be:	4619      	mov	r1, r3
 80175c0:	6878      	ldr	r0, [r7, #4]
 80175c2:	f000 fd43 	bl	801804c <SUBGRF_SendPayload>
            break;
 80175c6:	e06f      	b.n	80176a8 <RadioSend+0x160>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80175c8:	4b3e      	ldr	r3, [pc, #248]	; (80176c4 <RadioSend+0x17c>)
 80175ca:	2202      	movs	r2, #2
 80175cc:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 80175ce:	4a3d      	ldr	r2, [pc, #244]	; (80176c4 <RadioSend+0x17c>)
 80175d0:	78fb      	ldrb	r3, [r7, #3]
 80175d2:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80175d4:	483c      	ldr	r0, [pc, #240]	; (80176c8 <RadioSend+0x180>)
 80175d6:	f001 fa3d 	bl	8018a54 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80175da:	78fb      	ldrb	r3, [r7, #3]
 80175dc:	2200      	movs	r2, #0
 80175de:	4619      	mov	r1, r3
 80175e0:	6878      	ldr	r0, [r7, #4]
 80175e2:	f000 fd33 	bl	801804c <SUBGRF_SendPayload>
            break;
 80175e6:	e05f      	b.n	80176a8 <RadioSend+0x160>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 80175e8:	2300      	movs	r3, #0
 80175ea:	60bb      	str	r3, [r7, #8]
 80175ec:	f107 030c 	add.w	r3, r7, #12
 80175f0:	221f      	movs	r2, #31
 80175f2:	2100      	movs	r1, #0
 80175f4:	4618      	mov	r0, r3
 80175f6:	f003 f813 	bl	801a620 <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 80175fa:	78fa      	ldrb	r2, [r7, #3]
 80175fc:	f107 0308 	add.w	r3, r7, #8
 8017600:	6879      	ldr	r1, [r7, #4]
 8017602:	4618      	mov	r0, r3
 8017604:	f000 fc0f 	bl	8017e26 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8017608:	4b2e      	ldr	r3, [pc, #184]	; (80176c4 <RadioSend+0x17c>)
 801760a:	2202      	movs	r2, #2
 801760c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801760e:	78fb      	ldrb	r3, [r7, #3]
 8017610:	3301      	adds	r3, #1
 8017612:	b2da      	uxtb	r2, r3
 8017614:	4b2b      	ldr	r3, [pc, #172]	; (80176c4 <RadioSend+0x17c>)
 8017616:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017618:	482b      	ldr	r0, [pc, #172]	; (80176c8 <RadioSend+0x180>)
 801761a:	f001 fa1b 	bl	8018a54 <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801761e:	4b29      	ldr	r3, [pc, #164]	; (80176c4 <RadioSend+0x17c>)
 8017620:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8017622:	2b64      	cmp	r3, #100	; 0x64
 8017624:	d110      	bne.n	8017648 <RadioSend+0x100>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8017626:	2100      	movs	r1, #0
 8017628:	20f1      	movs	r0, #241	; 0xf1
 801762a:	f000 f930 	bl	801788e <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 801762e:	2100      	movs	r1, #0
 8017630:	20f0      	movs	r0, #240	; 0xf0
 8017632:	f000 f92c 	bl	801788e <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 8017636:	2170      	movs	r1, #112	; 0x70
 8017638:	20f3      	movs	r0, #243	; 0xf3
 801763a:	f000 f928 	bl	801788e <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 801763e:	211d      	movs	r1, #29
 8017640:	20f2      	movs	r0, #242	; 0xf2
 8017642:	f000 f924 	bl	801788e <RadioWrite>
 8017646:	e00f      	b.n	8017668 <RadioSend+0x120>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8017648:	2100      	movs	r1, #0
 801764a:	20f1      	movs	r0, #241	; 0xf1
 801764c:	f000 f91f 	bl	801788e <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 8017650:	2100      	movs	r1, #0
 8017652:	20f0      	movs	r0, #240	; 0xf0
 8017654:	f000 f91b 	bl	801788e <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 8017658:	21e1      	movs	r1, #225	; 0xe1
 801765a:	20f3      	movs	r0, #243	; 0xf3
 801765c:	f000 f917 	bl	801788e <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 8017660:	2104      	movs	r1, #4
 8017662:	20f2      	movs	r0, #242	; 0xf2
 8017664:	f000 f913 	bl	801788e <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 8017668:	78fb      	ldrb	r3, [r7, #3]
 801766a:	b29b      	uxth	r3, r3
 801766c:	00db      	lsls	r3, r3, #3
 801766e:	b29b      	uxth	r3, r3
 8017670:	3302      	adds	r3, #2
 8017672:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8017674:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8017676:	0a1b      	lsrs	r3, r3, #8
 8017678:	b29b      	uxth	r3, r3
 801767a:	b2db      	uxtb	r3, r3
 801767c:	4619      	mov	r1, r3
 801767e:	20f4      	movs	r0, #244	; 0xf4
 8017680:	f000 f905 	bl	801788e <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 8017684:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8017686:	b2db      	uxtb	r3, r3
 8017688:	4619      	mov	r1, r3
 801768a:	20f5      	movs	r0, #245	; 0xf5
 801768c:	f000 f8ff 	bl	801788e <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 8017690:	78fb      	ldrb	r3, [r7, #3]
 8017692:	3301      	adds	r3, #1
 8017694:	b2d9      	uxtb	r1, r3
 8017696:	f107 0308 	add.w	r3, r7, #8
 801769a:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 801769e:	4618      	mov	r0, r3
 80176a0:	f000 fcd4 	bl	801804c <SUBGRF_SendPayload>
            break;
 80176a4:	e000      	b.n	80176a8 <RadioSend+0x160>
        }
        default:
            break;
 80176a6:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 80176a8:	4b06      	ldr	r3, [pc, #24]	; (80176c4 <RadioSend+0x17c>)
 80176aa:	685b      	ldr	r3, [r3, #4]
 80176ac:	4619      	mov	r1, r3
 80176ae:	4807      	ldr	r0, [pc, #28]	; (80176cc <RadioSend+0x184>)
 80176b0:	f002 fbba 	bl	8019e28 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 80176b4:	4805      	ldr	r0, [pc, #20]	; (80176cc <RadioSend+0x184>)
 80176b6:	f002 fad9 	bl	8019c6c <UTIL_TIMER_Start>
}
 80176ba:	bf00      	nop
 80176bc:	3730      	adds	r7, #48	; 0x30
 80176be:	46bd      	mov	sp, r7
 80176c0:	bd80      	pop	{r7, pc}
 80176c2:	bf00      	nop
 80176c4:	200017c4 	.word	0x200017c4
 80176c8:	200017d2 	.word	0x200017d2
 80176cc:	2000181c 	.word	0x2000181c

080176d0 <RadioSleep>:

static void RadioSleep( void )
{
 80176d0:	b580      	push	{r7, lr}
 80176d2:	b082      	sub	sp, #8
 80176d4:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 80176d6:	2300      	movs	r3, #0
 80176d8:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 80176da:	793b      	ldrb	r3, [r7, #4]
 80176dc:	f043 0304 	orr.w	r3, r3, #4
 80176e0:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 80176e2:	7938      	ldrb	r0, [r7, #4]
 80176e4:	f000 fd8e 	bl	8018204 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 80176e8:	2002      	movs	r0, #2
 80176ea:	f7ea fd94 	bl	8002216 <HAL_Delay>
}
 80176ee:	bf00      	nop
 80176f0:	3708      	adds	r7, #8
 80176f2:	46bd      	mov	sp, r7
 80176f4:	bd80      	pop	{r7, pc}

080176f6 <RadioStandby>:

static void RadioStandby( void )
{
 80176f6:	b580      	push	{r7, lr}
 80176f8:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 80176fa:	2000      	movs	r0, #0
 80176fc:	f000 fdb6 	bl	801826c <SUBGRF_SetStandby>
}
 8017700:	bf00      	nop
 8017702:	bd80      	pop	{r7, pc}

08017704 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8017704:	b580      	push	{r7, lr}
 8017706:	b082      	sub	sp, #8
 8017708:	af00      	add	r7, sp, #0
 801770a:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 801770c:	2300      	movs	r3, #0
 801770e:	2200      	movs	r2, #0
 8017710:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8017714:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8017718:	f000 ff9a 	bl	8018650 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	2b00      	cmp	r3, #0
 8017720:	d006      	beq.n	8017730 <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8017722:	6879      	ldr	r1, [r7, #4]
 8017724:	480f      	ldr	r0, [pc, #60]	; (8017764 <RadioRx+0x60>)
 8017726:	f002 fb7f 	bl	8019e28 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801772a:	480e      	ldr	r0, [pc, #56]	; (8017764 <RadioRx+0x60>)
 801772c:	f002 fa9e 	bl	8019c6c <UTIL_TIMER_Start>
    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8017730:	4b0d      	ldr	r3, [pc, #52]	; (8017768 <RadioRx+0x64>)
 8017732:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017736:	2100      	movs	r1, #0
 8017738:	4618      	mov	r0, r3
 801773a:	f001 fb5b 	bl	8018df4 <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 801773e:	4b0a      	ldr	r3, [pc, #40]	; (8017768 <RadioRx+0x64>)
 8017740:	785b      	ldrb	r3, [r3, #1]
 8017742:	2b00      	cmp	r3, #0
 8017744:	d004      	beq.n	8017750 <RadioRx+0x4c>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8017746:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801774a:	f000 fdcf 	bl	80182ec <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801774e:	e005      	b.n	801775c <RadioRx+0x58>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8017750:	4b05      	ldr	r3, [pc, #20]	; (8017768 <RadioRx+0x64>)
 8017752:	689b      	ldr	r3, [r3, #8]
 8017754:	019b      	lsls	r3, r3, #6
 8017756:	4618      	mov	r0, r3
 8017758:	f000 fdc8 	bl	80182ec <SUBGRF_SetRx>
}
 801775c:	bf00      	nop
 801775e:	3708      	adds	r7, #8
 8017760:	46bd      	mov	sp, r7
 8017762:	bd80      	pop	{r7, pc}
 8017764:	20001834 	.word	0x20001834
 8017768:	200017c4 	.word	0x200017c4

0801776c <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801776c:	b580      	push	{r7, lr}
 801776e:	b082      	sub	sp, #8
 8017770:	af00      	add	r7, sp, #0
 8017772:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8017774:	2300      	movs	r3, #0
 8017776:	2200      	movs	r2, #0
 8017778:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801777c:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8017780:	f000 ff66 	bl	8018650 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8017784:	687b      	ldr	r3, [r7, #4]
 8017786:	2b00      	cmp	r3, #0
 8017788:	d006      	beq.n	8017798 <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 801778a:	6879      	ldr	r1, [r7, #4]
 801778c:	480f      	ldr	r0, [pc, #60]	; (80177cc <RadioRxBoosted+0x60>)
 801778e:	f002 fb4b 	bl	8019e28 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 8017792:	480e      	ldr	r0, [pc, #56]	; (80177cc <RadioRxBoosted+0x60>)
 8017794:	f002 fa6a 	bl	8019c6c <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8017798:	4b0d      	ldr	r3, [pc, #52]	; (80177d0 <RadioRxBoosted+0x64>)
 801779a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801779e:	2100      	movs	r1, #0
 80177a0:	4618      	mov	r0, r3
 80177a2:	f001 fb27 	bl	8018df4 <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 80177a6:	4b0a      	ldr	r3, [pc, #40]	; (80177d0 <RadioRxBoosted+0x64>)
 80177a8:	785b      	ldrb	r3, [r3, #1]
 80177aa:	2b00      	cmp	r3, #0
 80177ac:	d004      	beq.n	80177b8 <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 80177ae:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 80177b2:	f000 fdbd 	bl	8018330 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 80177b6:	e005      	b.n	80177c4 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 80177b8:	4b05      	ldr	r3, [pc, #20]	; (80177d0 <RadioRxBoosted+0x64>)
 80177ba:	689b      	ldr	r3, [r3, #8]
 80177bc:	019b      	lsls	r3, r3, #6
 80177be:	4618      	mov	r0, r3
 80177c0:	f000 fdb6 	bl	8018330 <SUBGRF_SetRxBoosted>
}
 80177c4:	bf00      	nop
 80177c6:	3708      	adds	r7, #8
 80177c8:	46bd      	mov	sp, r7
 80177ca:	bd80      	pop	{r7, pc}
 80177cc:	20001834 	.word	0x20001834
 80177d0:	200017c4 	.word	0x200017c4

080177d4 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 80177d4:	b580      	push	{r7, lr}
 80177d6:	b082      	sub	sp, #8
 80177d8:	af00      	add	r7, sp, #0
 80177da:	6078      	str	r0, [r7, #4]
 80177dc:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 80177de:	4b07      	ldr	r3, [pc, #28]	; (80177fc <RadioSetRxDutyCycle+0x28>)
 80177e0:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80177e4:	2100      	movs	r1, #0
 80177e6:	4618      	mov	r0, r3
 80177e8:	f001 fb04 	bl	8018df4 <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 80177ec:	6839      	ldr	r1, [r7, #0]
 80177ee:	6878      	ldr	r0, [r7, #4]
 80177f0:	f000 fdc4 	bl	801837c <SUBGRF_SetRxDutyCycle>
}
 80177f4:	bf00      	nop
 80177f6:	3708      	adds	r7, #8
 80177f8:	46bd      	mov	sp, r7
 80177fa:	bd80      	pop	{r7, pc}
 80177fc:	200017c4 	.word	0x200017c4

08017800 <RadioStartCad>:

static void RadioStartCad( void )
{
 8017800:	b580      	push	{r7, lr}
 8017802:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8017804:	2300      	movs	r3, #0
 8017806:	2200      	movs	r2, #0
 8017808:	f44f 71c0 	mov.w	r1, #384	; 0x180
 801780c:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8017810:	f000 ff1e 	bl	8018650 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 8017814:	f000 fde0 	bl	80183d8 <SUBGRF_SetCad>
}
 8017818:	bf00      	nop
 801781a:	bd80      	pop	{r7, pc}

0801781c <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801781c:	b580      	push	{r7, lr}
 801781e:	b084      	sub	sp, #16
 8017820:	af00      	add	r7, sp, #0
 8017822:	6078      	str	r0, [r7, #4]
 8017824:	460b      	mov	r3, r1
 8017826:	70fb      	strb	r3, [r7, #3]
 8017828:	4613      	mov	r3, r2
 801782a:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 801782c:	883b      	ldrh	r3, [r7, #0]
 801782e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8017832:	fb02 f303 	mul.w	r3, r2, r3
 8017836:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8017838:	6878      	ldr	r0, [r7, #4]
 801783a:	f000 ff69 	bl	8018710 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801783e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017842:	4618      	mov	r0, r3
 8017844:	f001 fafe 	bl	8018e44 <SUBGRF_SetRfTxPower>
 8017848:	4603      	mov	r3, r0
 801784a:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 801784c:	7afb      	ldrb	r3, [r7, #11]
 801784e:	2101      	movs	r1, #1
 8017850:	4618      	mov	r0, r3
 8017852:	f001 facf 	bl	8018df4 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8017856:	f000 fdd1 	bl	80183fc <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801785a:	68f9      	ldr	r1, [r7, #12]
 801785c:	4804      	ldr	r0, [pc, #16]	; (8017870 <RadioSetTxContinuousWave+0x54>)
 801785e:	f002 fae3 	bl	8019e28 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8017862:	4803      	ldr	r0, [pc, #12]	; (8017870 <RadioSetTxContinuousWave+0x54>)
 8017864:	f002 fa02 	bl	8019c6c <UTIL_TIMER_Start>
}
 8017868:	bf00      	nop
 801786a:	3710      	adds	r7, #16
 801786c:	46bd      	mov	sp, r7
 801786e:	bd80      	pop	{r7, pc}
 8017870:	2000181c 	.word	0x2000181c

08017874 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8017874:	b580      	push	{r7, lr}
 8017876:	b082      	sub	sp, #8
 8017878:	af00      	add	r7, sp, #0
 801787a:	4603      	mov	r3, r0
 801787c:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801787e:	f001 f9a3 	bl	8018bc8 <SUBGRF_GetRssiInst>
 8017882:	4603      	mov	r3, r0
 8017884:	b21b      	sxth	r3, r3
}
 8017886:	4618      	mov	r0, r3
 8017888:	3708      	adds	r7, #8
 801788a:	46bd      	mov	sp, r7
 801788c:	bd80      	pop	{r7, pc}

0801788e <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801788e:	b580      	push	{r7, lr}
 8017890:	b082      	sub	sp, #8
 8017892:	af00      	add	r7, sp, #0
 8017894:	4603      	mov	r3, r0
 8017896:	460a      	mov	r2, r1
 8017898:	80fb      	strh	r3, [r7, #6]
 801789a:	4613      	mov	r3, r2
 801789c:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 801789e:	797a      	ldrb	r2, [r7, #5]
 80178a0:	88fb      	ldrh	r3, [r7, #6]
 80178a2:	4611      	mov	r1, r2
 80178a4:	4618      	mov	r0, r3
 80178a6:	f001 fa29 	bl	8018cfc <SUBGRF_WriteRegister>
}
 80178aa:	bf00      	nop
 80178ac:	3708      	adds	r7, #8
 80178ae:	46bd      	mov	sp, r7
 80178b0:	bd80      	pop	{r7, pc}

080178b2 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 80178b2:	b580      	push	{r7, lr}
 80178b4:	b082      	sub	sp, #8
 80178b6:	af00      	add	r7, sp, #0
 80178b8:	4603      	mov	r3, r0
 80178ba:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 80178bc:	88fb      	ldrh	r3, [r7, #6]
 80178be:	4618      	mov	r0, r3
 80178c0:	f001 fa30 	bl	8018d24 <SUBGRF_ReadRegister>
 80178c4:	4603      	mov	r3, r0
}
 80178c6:	4618      	mov	r0, r3
 80178c8:	3708      	adds	r7, #8
 80178ca:	46bd      	mov	sp, r7
 80178cc:	bd80      	pop	{r7, pc}

080178ce <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 80178ce:	b580      	push	{r7, lr}
 80178d0:	b082      	sub	sp, #8
 80178d2:	af00      	add	r7, sp, #0
 80178d4:	4603      	mov	r3, r0
 80178d6:	6039      	str	r1, [r7, #0]
 80178d8:	80fb      	strh	r3, [r7, #6]
 80178da:	4613      	mov	r3, r2
 80178dc:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 80178de:	797b      	ldrb	r3, [r7, #5]
 80178e0:	b29a      	uxth	r2, r3
 80178e2:	88fb      	ldrh	r3, [r7, #6]
 80178e4:	6839      	ldr	r1, [r7, #0]
 80178e6:	4618      	mov	r0, r3
 80178e8:	f001 fa30 	bl	8018d4c <SUBGRF_WriteRegisters>
}
 80178ec:	bf00      	nop
 80178ee:	3708      	adds	r7, #8
 80178f0:	46bd      	mov	sp, r7
 80178f2:	bd80      	pop	{r7, pc}

080178f4 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 80178f4:	b580      	push	{r7, lr}
 80178f6:	b082      	sub	sp, #8
 80178f8:	af00      	add	r7, sp, #0
 80178fa:	4603      	mov	r3, r0
 80178fc:	6039      	str	r1, [r7, #0]
 80178fe:	80fb      	strh	r3, [r7, #6]
 8017900:	4613      	mov	r3, r2
 8017902:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8017904:	797b      	ldrb	r3, [r7, #5]
 8017906:	b29a      	uxth	r2, r3
 8017908:	88fb      	ldrh	r3, [r7, #6]
 801790a:	6839      	ldr	r1, [r7, #0]
 801790c:	4618      	mov	r0, r3
 801790e:	f001 fa31 	bl	8018d74 <SUBGRF_ReadRegisters>
}
 8017912:	bf00      	nop
 8017914:	3708      	adds	r7, #8
 8017916:	46bd      	mov	sp, r7
 8017918:	bd80      	pop	{r7, pc}
	...

0801791c <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801791c:	b580      	push	{r7, lr}
 801791e:	b082      	sub	sp, #8
 8017920:	af00      	add	r7, sp, #0
 8017922:	4603      	mov	r3, r0
 8017924:	460a      	mov	r2, r1
 8017926:	71fb      	strb	r3, [r7, #7]
 8017928:	4613      	mov	r3, r2
 801792a:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801792c:	79fb      	ldrb	r3, [r7, #7]
 801792e:	2b01      	cmp	r3, #1
 8017930:	d10a      	bne.n	8017948 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8017932:	4a0e      	ldr	r2, [pc, #56]	; (801796c <RadioSetMaxPayloadLength+0x50>)
 8017934:	79bb      	ldrb	r3, [r7, #6]
 8017936:	7013      	strb	r3, [r2, #0]
 8017938:	4b0c      	ldr	r3, [pc, #48]	; (801796c <RadioSetMaxPayloadLength+0x50>)
 801793a:	781a      	ldrb	r2, [r3, #0]
 801793c:	4b0c      	ldr	r3, [pc, #48]	; (8017970 <RadioSetMaxPayloadLength+0x54>)
 801793e:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017940:	480c      	ldr	r0, [pc, #48]	; (8017974 <RadioSetMaxPayloadLength+0x58>)
 8017942:	f001 f887 	bl	8018a54 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8017946:	e00d      	b.n	8017964 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8017948:	4b09      	ldr	r3, [pc, #36]	; (8017970 <RadioSetMaxPayloadLength+0x54>)
 801794a:	7d5b      	ldrb	r3, [r3, #21]
 801794c:	2b01      	cmp	r3, #1
 801794e:	d109      	bne.n	8017964 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8017950:	4a06      	ldr	r2, [pc, #24]	; (801796c <RadioSetMaxPayloadLength+0x50>)
 8017952:	79bb      	ldrb	r3, [r7, #6]
 8017954:	7013      	strb	r3, [r2, #0]
 8017956:	4b05      	ldr	r3, [pc, #20]	; (801796c <RadioSetMaxPayloadLength+0x50>)
 8017958:	781a      	ldrb	r2, [r3, #0]
 801795a:	4b05      	ldr	r3, [pc, #20]	; (8017970 <RadioSetMaxPayloadLength+0x54>)
 801795c:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801795e:	4805      	ldr	r0, [pc, #20]	; (8017974 <RadioSetMaxPayloadLength+0x58>)
 8017960:	f001 f878 	bl	8018a54 <SUBGRF_SetPacketParams>
}
 8017964:	bf00      	nop
 8017966:	3708      	adds	r7, #8
 8017968:	46bd      	mov	sp, r7
 801796a:	bd80      	pop	{r7, pc}
 801796c:	20000194 	.word	0x20000194
 8017970:	200017c4 	.word	0x200017c4
 8017974:	200017d2 	.word	0x200017d2

08017978 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8017978:	b580      	push	{r7, lr}
 801797a:	b082      	sub	sp, #8
 801797c:	af00      	add	r7, sp, #0
 801797e:	4603      	mov	r3, r0
 8017980:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8017982:	4a13      	ldr	r2, [pc, #76]	; (80179d0 <RadioSetPublicNetwork+0x58>)
 8017984:	79fb      	ldrb	r3, [r7, #7]
 8017986:	7313      	strb	r3, [r2, #12]
 8017988:	4b11      	ldr	r3, [pc, #68]	; (80179d0 <RadioSetPublicNetwork+0x58>)
 801798a:	7b1a      	ldrb	r2, [r3, #12]
 801798c:	4b10      	ldr	r3, [pc, #64]	; (80179d0 <RadioSetPublicNetwork+0x58>)
 801798e:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8017990:	2001      	movs	r0, #1
 8017992:	f7ff f87b 	bl	8016a8c <RadioSetModem>
    if( enable == true )
 8017996:	79fb      	ldrb	r3, [r7, #7]
 8017998:	2b00      	cmp	r3, #0
 801799a:	d00a      	beq.n	80179b2 <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801799c:	2134      	movs	r1, #52	; 0x34
 801799e:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 80179a2:	f001 f9ab 	bl	8018cfc <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 80179a6:	2144      	movs	r1, #68	; 0x44
 80179a8:	f240 7041 	movw	r0, #1857	; 0x741
 80179ac:	f001 f9a6 	bl	8018cfc <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 80179b0:	e009      	b.n	80179c6 <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 80179b2:	2114      	movs	r1, #20
 80179b4:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 80179b8:	f001 f9a0 	bl	8018cfc <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 80179bc:	2124      	movs	r1, #36	; 0x24
 80179be:	f240 7041 	movw	r0, #1857	; 0x741
 80179c2:	f001 f99b 	bl	8018cfc <SUBGRF_WriteRegister>
}
 80179c6:	bf00      	nop
 80179c8:	3708      	adds	r7, #8
 80179ca:	46bd      	mov	sp, r7
 80179cc:	bd80      	pop	{r7, pc}
 80179ce:	bf00      	nop
 80179d0:	200017c4 	.word	0x200017c4

080179d4 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 80179d4:	b580      	push	{r7, lr}
 80179d6:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 80179d8:	f001 fa68 	bl	8018eac <SUBGRF_GetRadioWakeUpTime>
 80179dc:	4603      	mov	r3, r0
 80179de:	3303      	adds	r3, #3
}
 80179e0:	4618      	mov	r0, r3
 80179e2:	bd80      	pop	{r7, pc}

080179e4 <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 80179e4:	b580      	push	{r7, lr}
 80179e6:	b082      	sub	sp, #8
 80179e8:	af00      	add	r7, sp, #0
 80179ea:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 80179ec:	4b08      	ldr	r3, [pc, #32]	; (8017a10 <RadioOnTxTimeoutIrq+0x2c>)
 80179ee:	681b      	ldr	r3, [r3, #0]
 80179f0:	2b00      	cmp	r3, #0
 80179f2:	d008      	beq.n	8017a06 <RadioOnTxTimeoutIrq+0x22>
 80179f4:	4b06      	ldr	r3, [pc, #24]	; (8017a10 <RadioOnTxTimeoutIrq+0x2c>)
 80179f6:	681b      	ldr	r3, [r3, #0]
 80179f8:	685b      	ldr	r3, [r3, #4]
 80179fa:	2b00      	cmp	r3, #0
 80179fc:	d003      	beq.n	8017a06 <RadioOnTxTimeoutIrq+0x22>
    {
        RadioEvents->TxTimeout( );
 80179fe:	4b04      	ldr	r3, [pc, #16]	; (8017a10 <RadioOnTxTimeoutIrq+0x2c>)
 8017a00:	681b      	ldr	r3, [r3, #0]
 8017a02:	685b      	ldr	r3, [r3, #4]
 8017a04:	4798      	blx	r3
    }
}
 8017a06:	bf00      	nop
 8017a08:	3708      	adds	r7, #8
 8017a0a:	46bd      	mov	sp, r7
 8017a0c:	bd80      	pop	{r7, pc}
 8017a0e:	bf00      	nop
 8017a10:	20001230 	.word	0x20001230

08017a14 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 8017a14:	b580      	push	{r7, lr}
 8017a16:	b082      	sub	sp, #8
 8017a18:	af00      	add	r7, sp, #0
 8017a1a:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8017a1c:	4b08      	ldr	r3, [pc, #32]	; (8017a40 <RadioOnRxTimeoutIrq+0x2c>)
 8017a1e:	681b      	ldr	r3, [r3, #0]
 8017a20:	2b00      	cmp	r3, #0
 8017a22:	d008      	beq.n	8017a36 <RadioOnRxTimeoutIrq+0x22>
 8017a24:	4b06      	ldr	r3, [pc, #24]	; (8017a40 <RadioOnRxTimeoutIrq+0x2c>)
 8017a26:	681b      	ldr	r3, [r3, #0]
 8017a28:	68db      	ldr	r3, [r3, #12]
 8017a2a:	2b00      	cmp	r3, #0
 8017a2c:	d003      	beq.n	8017a36 <RadioOnRxTimeoutIrq+0x22>
    {
        RadioEvents->RxTimeout( );
 8017a2e:	4b04      	ldr	r3, [pc, #16]	; (8017a40 <RadioOnRxTimeoutIrq+0x2c>)
 8017a30:	681b      	ldr	r3, [r3, #0]
 8017a32:	68db      	ldr	r3, [r3, #12]
 8017a34:	4798      	blx	r3
    }
}
 8017a36:	bf00      	nop
 8017a38:	3708      	adds	r7, #8
 8017a3a:	46bd      	mov	sp, r7
 8017a3c:	bd80      	pop	{r7, pc}
 8017a3e:	bf00      	nop
 8017a40:	20001230 	.word	0x20001230

08017a44 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8017a44:	b580      	push	{r7, lr}
 8017a46:	b082      	sub	sp, #8
 8017a48:	af00      	add	r7, sp, #0
 8017a4a:	4603      	mov	r3, r0
 8017a4c:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 8017a4e:	4a05      	ldr	r2, [pc, #20]	; (8017a64 <RadioOnDioIrq+0x20>)
 8017a50:	88fb      	ldrh	r3, [r7, #6]
 8017a52:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 8017a56:	f000 f807 	bl	8017a68 <RadioIrqProcess>
}
 8017a5a:	bf00      	nop
 8017a5c:	3708      	adds	r7, #8
 8017a5e:	46bd      	mov	sp, r7
 8017a60:	bd80      	pop	{r7, pc}
 8017a62:	bf00      	nop
 8017a64:	200017c4 	.word	0x200017c4

08017a68 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8017a68:	b590      	push	{r4, r7, lr}
 8017a6a:	b083      	sub	sp, #12
 8017a6c:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 8017a6e:	4bae      	ldr	r3, [pc, #696]	; (8017d28 <RadioIrqProcess+0x2c0>)
 8017a70:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8017a74:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017a78:	f000 810f 	beq.w	8017c9a <RadioIrqProcess+0x232>
 8017a7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017a80:	f300 8185 	bgt.w	8017d8e <RadioIrqProcess+0x326>
 8017a84:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017a88:	f000 80f3 	beq.w	8017c72 <RadioIrqProcess+0x20a>
 8017a8c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017a90:	f300 817d 	bgt.w	8017d8e <RadioIrqProcess+0x326>
 8017a94:	2b80      	cmp	r3, #128	; 0x80
 8017a96:	f000 80d8 	beq.w	8017c4a <RadioIrqProcess+0x1e2>
 8017a9a:	2b80      	cmp	r3, #128	; 0x80
 8017a9c:	f300 8177 	bgt.w	8017d8e <RadioIrqProcess+0x326>
 8017aa0:	2b20      	cmp	r3, #32
 8017aa2:	dc49      	bgt.n	8017b38 <RadioIrqProcess+0xd0>
 8017aa4:	2b00      	cmp	r3, #0
 8017aa6:	f340 8172 	ble.w	8017d8e <RadioIrqProcess+0x326>
 8017aaa:	3b01      	subs	r3, #1
 8017aac:	2b1f      	cmp	r3, #31
 8017aae:	f200 816e 	bhi.w	8017d8e <RadioIrqProcess+0x326>
 8017ab2:	a201      	add	r2, pc, #4	; (adr r2, 8017ab8 <RadioIrqProcess+0x50>)
 8017ab4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017ab8:	08017b3f 	.word	0x08017b3f
 8017abc:	08017b6b 	.word	0x08017b6b
 8017ac0:	08017d8f 	.word	0x08017d8f
 8017ac4:	08017cff 	.word	0x08017cff
 8017ac8:	08017d8f 	.word	0x08017d8f
 8017acc:	08017d8f 	.word	0x08017d8f
 8017ad0:	08017d8f 	.word	0x08017d8f
 8017ad4:	08017d0d 	.word	0x08017d0d
 8017ad8:	08017d8f 	.word	0x08017d8f
 8017adc:	08017d8f 	.word	0x08017d8f
 8017ae0:	08017d8f 	.word	0x08017d8f
 8017ae4:	08017d8f 	.word	0x08017d8f
 8017ae8:	08017d8f 	.word	0x08017d8f
 8017aec:	08017d8f 	.word	0x08017d8f
 8017af0:	08017d8f 	.word	0x08017d8f
 8017af4:	08017d1b 	.word	0x08017d1b
 8017af8:	08017d8f 	.word	0x08017d8f
 8017afc:	08017d8f 	.word	0x08017d8f
 8017b00:	08017d8f 	.word	0x08017d8f
 8017b04:	08017d8f 	.word	0x08017d8f
 8017b08:	08017d8f 	.word	0x08017d8f
 8017b0c:	08017d8f 	.word	0x08017d8f
 8017b10:	08017d8f 	.word	0x08017d8f
 8017b14:	08017d8f 	.word	0x08017d8f
 8017b18:	08017d8f 	.word	0x08017d8f
 8017b1c:	08017d8f 	.word	0x08017d8f
 8017b20:	08017d8f 	.word	0x08017d8f
 8017b24:	08017d8f 	.word	0x08017d8f
 8017b28:	08017d8f 	.word	0x08017d8f
 8017b2c:	08017d8f 	.word	0x08017d8f
 8017b30:	08017d8f 	.word	0x08017d8f
 8017b34:	08017d4d 	.word	0x08017d4d
 8017b38:	2b40      	cmp	r3, #64	; 0x40
 8017b3a:	d06c      	beq.n	8017c16 <RadioIrqProcess+0x1ae>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 8017b3c:	e127      	b.n	8017d8e <RadioIrqProcess+0x326>
    TimerStop( &TxTimeoutTimer );
 8017b3e:	487b      	ldr	r0, [pc, #492]	; (8017d2c <RadioIrqProcess+0x2c4>)
 8017b40:	f002 f902 	bl	8019d48 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 8017b44:	2000      	movs	r0, #0
 8017b46:	f000 fb91 	bl	801826c <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8017b4a:	4b79      	ldr	r3, [pc, #484]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017b4c:	681b      	ldr	r3, [r3, #0]
 8017b4e:	2b00      	cmp	r3, #0
 8017b50:	f000 811f 	beq.w	8017d92 <RadioIrqProcess+0x32a>
 8017b54:	4b76      	ldr	r3, [pc, #472]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017b56:	681b      	ldr	r3, [r3, #0]
 8017b58:	681b      	ldr	r3, [r3, #0]
 8017b5a:	2b00      	cmp	r3, #0
 8017b5c:	f000 8119 	beq.w	8017d92 <RadioIrqProcess+0x32a>
      RadioEvents->TxDone( );
 8017b60:	4b73      	ldr	r3, [pc, #460]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017b62:	681b      	ldr	r3, [r3, #0]
 8017b64:	681b      	ldr	r3, [r3, #0]
 8017b66:	4798      	blx	r3
    break;
 8017b68:	e113      	b.n	8017d92 <RadioIrqProcess+0x32a>
    TimerStop( &RxTimeoutTimer );
 8017b6a:	4872      	ldr	r0, [pc, #456]	; (8017d34 <RadioIrqProcess+0x2cc>)
 8017b6c:	f002 f8ec 	bl	8019d48 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 8017b70:	4b6d      	ldr	r3, [pc, #436]	; (8017d28 <RadioIrqProcess+0x2c0>)
 8017b72:	785b      	ldrb	r3, [r3, #1]
 8017b74:	f083 0301 	eor.w	r3, r3, #1
 8017b78:	b2db      	uxtb	r3, r3
 8017b7a:	2b00      	cmp	r3, #0
 8017b7c:	d014      	beq.n	8017ba8 <RadioIrqProcess+0x140>
      SUBGRF_SetStandby( STDBY_RC );
 8017b7e:	2000      	movs	r0, #0
 8017b80:	f000 fb74 	bl	801826c <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 8017b84:	2100      	movs	r1, #0
 8017b86:	f640 1002 	movw	r0, #2306	; 0x902
 8017b8a:	f001 f8b7 	bl	8018cfc <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 8017b8e:	f640 1044 	movw	r0, #2372	; 0x944
 8017b92:	f001 f8c7 	bl	8018d24 <SUBGRF_ReadRegister>
 8017b96:	4603      	mov	r3, r0
 8017b98:	f043 0302 	orr.w	r3, r3, #2
 8017b9c:	b2db      	uxtb	r3, r3
 8017b9e:	4619      	mov	r1, r3
 8017ba0:	f640 1044 	movw	r0, #2372	; 0x944
 8017ba4:	f001 f8aa 	bl	8018cfc <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 8017ba8:	1dfb      	adds	r3, r7, #7
 8017baa:	22ff      	movs	r2, #255	; 0xff
 8017bac:	4619      	mov	r1, r3
 8017bae:	4862      	ldr	r0, [pc, #392]	; (8017d38 <RadioIrqProcess+0x2d0>)
 8017bb0:	f000 fa2a 	bl	8018008 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 8017bb4:	4861      	ldr	r0, [pc, #388]	; (8017d3c <RadioIrqProcess+0x2d4>)
 8017bb6:	f001 f84d 	bl	8018c54 <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8017bba:	4b5d      	ldr	r3, [pc, #372]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017bbc:	681b      	ldr	r3, [r3, #0]
 8017bbe:	2b00      	cmp	r3, #0
 8017bc0:	d027      	beq.n	8017c12 <RadioIrqProcess+0x1aa>
 8017bc2:	4b5b      	ldr	r3, [pc, #364]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017bc4:	681b      	ldr	r3, [r3, #0]
 8017bc6:	689b      	ldr	r3, [r3, #8]
 8017bc8:	2b00      	cmp	r3, #0
 8017bca:	d022      	beq.n	8017c12 <RadioIrqProcess+0x1aa>
      switch (SubgRf.PacketStatus.packetType)
 8017bcc:	4b56      	ldr	r3, [pc, #344]	; (8017d28 <RadioIrqProcess+0x2c0>)
 8017bce:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8017bd2:	2b01      	cmp	r3, #1
 8017bd4:	d10e      	bne.n	8017bf4 <RadioIrqProcess+0x18c>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 8017bd6:	4b56      	ldr	r3, [pc, #344]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017bd8:	681b      	ldr	r3, [r3, #0]
 8017bda:	689c      	ldr	r4, [r3, #8]
 8017bdc:	79fb      	ldrb	r3, [r7, #7]
 8017bde:	b299      	uxth	r1, r3
 8017be0:	4b51      	ldr	r3, [pc, #324]	; (8017d28 <RadioIrqProcess+0x2c0>)
 8017be2:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 8017be6:	b21a      	sxth	r2, r3
 8017be8:	4b4f      	ldr	r3, [pc, #316]	; (8017d28 <RadioIrqProcess+0x2c0>)
 8017bea:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 8017bee:	4852      	ldr	r0, [pc, #328]	; (8017d38 <RadioIrqProcess+0x2d0>)
 8017bf0:	47a0      	blx	r4
        break;
 8017bf2:	e00f      	b.n	8017c14 <RadioIrqProcess+0x1ac>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 8017bf4:	4b4e      	ldr	r3, [pc, #312]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017bf6:	681b      	ldr	r3, [r3, #0]
 8017bf8:	689c      	ldr	r4, [r3, #8]
 8017bfa:	79fb      	ldrb	r3, [r7, #7]
 8017bfc:	b299      	uxth	r1, r3
 8017bfe:	4b4a      	ldr	r3, [pc, #296]	; (8017d28 <RadioIrqProcess+0x2c0>)
 8017c00:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 8017c04:	b21a      	sxth	r2, r3
 8017c06:	4b48      	ldr	r3, [pc, #288]	; (8017d28 <RadioIrqProcess+0x2c0>)
 8017c08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017c0a:	b25b      	sxtb	r3, r3
 8017c0c:	484a      	ldr	r0, [pc, #296]	; (8017d38 <RadioIrqProcess+0x2d0>)
 8017c0e:	47a0      	blx	r4
        break;
 8017c10:	e000      	b.n	8017c14 <RadioIrqProcess+0x1ac>
    }
 8017c12:	bf00      	nop
    break;
 8017c14:	e0c8      	b.n	8017da8 <RadioIrqProcess+0x340>
    if( SubgRf.RxContinuous == false )
 8017c16:	4b44      	ldr	r3, [pc, #272]	; (8017d28 <RadioIrqProcess+0x2c0>)
 8017c18:	785b      	ldrb	r3, [r3, #1]
 8017c1a:	f083 0301 	eor.w	r3, r3, #1
 8017c1e:	b2db      	uxtb	r3, r3
 8017c20:	2b00      	cmp	r3, #0
 8017c22:	d002      	beq.n	8017c2a <RadioIrqProcess+0x1c2>
      SUBGRF_SetStandby( STDBY_RC );
 8017c24:	2000      	movs	r0, #0
 8017c26:	f000 fb21 	bl	801826c <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 8017c2a:	4b41      	ldr	r3, [pc, #260]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017c2c:	681b      	ldr	r3, [r3, #0]
 8017c2e:	2b00      	cmp	r3, #0
 8017c30:	f000 80b1 	beq.w	8017d96 <RadioIrqProcess+0x32e>
 8017c34:	4b3e      	ldr	r3, [pc, #248]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017c36:	681b      	ldr	r3, [r3, #0]
 8017c38:	691b      	ldr	r3, [r3, #16]
 8017c3a:	2b00      	cmp	r3, #0
 8017c3c:	f000 80ab 	beq.w	8017d96 <RadioIrqProcess+0x32e>
      RadioEvents->RxError( );
 8017c40:	4b3b      	ldr	r3, [pc, #236]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017c42:	681b      	ldr	r3, [r3, #0]
 8017c44:	691b      	ldr	r3, [r3, #16]
 8017c46:	4798      	blx	r3
    break;
 8017c48:	e0a5      	b.n	8017d96 <RadioIrqProcess+0x32e>
    SUBGRF_SetStandby( STDBY_RC );
 8017c4a:	2000      	movs	r0, #0
 8017c4c:	f000 fb0e 	bl	801826c <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8017c50:	4b37      	ldr	r3, [pc, #220]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017c52:	681b      	ldr	r3, [r3, #0]
 8017c54:	2b00      	cmp	r3, #0
 8017c56:	f000 80a0 	beq.w	8017d9a <RadioIrqProcess+0x332>
 8017c5a:	4b35      	ldr	r3, [pc, #212]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017c5c:	681b      	ldr	r3, [r3, #0]
 8017c5e:	699b      	ldr	r3, [r3, #24]
 8017c60:	2b00      	cmp	r3, #0
 8017c62:	f000 809a 	beq.w	8017d9a <RadioIrqProcess+0x332>
      RadioEvents->CadDone( false );
 8017c66:	4b32      	ldr	r3, [pc, #200]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017c68:	681b      	ldr	r3, [r3, #0]
 8017c6a:	699b      	ldr	r3, [r3, #24]
 8017c6c:	2000      	movs	r0, #0
 8017c6e:	4798      	blx	r3
    break;
 8017c70:	e093      	b.n	8017d9a <RadioIrqProcess+0x332>
    SUBGRF_SetStandby( STDBY_RC );
 8017c72:	2000      	movs	r0, #0
 8017c74:	f000 fafa 	bl	801826c <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8017c78:	4b2d      	ldr	r3, [pc, #180]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017c7a:	681b      	ldr	r3, [r3, #0]
 8017c7c:	2b00      	cmp	r3, #0
 8017c7e:	f000 808e 	beq.w	8017d9e <RadioIrqProcess+0x336>
 8017c82:	4b2b      	ldr	r3, [pc, #172]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017c84:	681b      	ldr	r3, [r3, #0]
 8017c86:	699b      	ldr	r3, [r3, #24]
 8017c88:	2b00      	cmp	r3, #0
 8017c8a:	f000 8088 	beq.w	8017d9e <RadioIrqProcess+0x336>
      RadioEvents->CadDone( true );
 8017c8e:	4b28      	ldr	r3, [pc, #160]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017c90:	681b      	ldr	r3, [r3, #0]
 8017c92:	699b      	ldr	r3, [r3, #24]
 8017c94:	2001      	movs	r0, #1
 8017c96:	4798      	blx	r3
    break;
 8017c98:	e081      	b.n	8017d9e <RadioIrqProcess+0x336>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8017c9a:	f000 f99b 	bl	8017fd4 <SUBGRF_GetOperatingMode>
 8017c9e:	4603      	mov	r3, r0
 8017ca0:	2b04      	cmp	r3, #4
 8017ca2:	d113      	bne.n	8017ccc <RadioIrqProcess+0x264>
      TimerStop( &TxTimeoutTimer );
 8017ca4:	4821      	ldr	r0, [pc, #132]	; (8017d2c <RadioIrqProcess+0x2c4>)
 8017ca6:	f002 f84f 	bl	8019d48 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 8017caa:	2000      	movs	r0, #0
 8017cac:	f000 fade 	bl	801826c <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8017cb0:	4b1f      	ldr	r3, [pc, #124]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017cb2:	681b      	ldr	r3, [r3, #0]
 8017cb4:	2b00      	cmp	r3, #0
 8017cb6:	d074      	beq.n	8017da2 <RadioIrqProcess+0x33a>
 8017cb8:	4b1d      	ldr	r3, [pc, #116]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017cba:	681b      	ldr	r3, [r3, #0]
 8017cbc:	685b      	ldr	r3, [r3, #4]
 8017cbe:	2b00      	cmp	r3, #0
 8017cc0:	d06f      	beq.n	8017da2 <RadioIrqProcess+0x33a>
        RadioEvents->TxTimeout( );
 8017cc2:	4b1b      	ldr	r3, [pc, #108]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017cc4:	681b      	ldr	r3, [r3, #0]
 8017cc6:	685b      	ldr	r3, [r3, #4]
 8017cc8:	4798      	blx	r3
    break;
 8017cca:	e06a      	b.n	8017da2 <RadioIrqProcess+0x33a>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8017ccc:	f000 f982 	bl	8017fd4 <SUBGRF_GetOperatingMode>
 8017cd0:	4603      	mov	r3, r0
 8017cd2:	2b05      	cmp	r3, #5
 8017cd4:	d165      	bne.n	8017da2 <RadioIrqProcess+0x33a>
      TimerStop( &RxTimeoutTimer );
 8017cd6:	4817      	ldr	r0, [pc, #92]	; (8017d34 <RadioIrqProcess+0x2cc>)
 8017cd8:	f002 f836 	bl	8019d48 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 8017cdc:	2000      	movs	r0, #0
 8017cde:	f000 fac5 	bl	801826c <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8017ce2:	4b13      	ldr	r3, [pc, #76]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017ce4:	681b      	ldr	r3, [r3, #0]
 8017ce6:	2b00      	cmp	r3, #0
 8017ce8:	d05b      	beq.n	8017da2 <RadioIrqProcess+0x33a>
 8017cea:	4b11      	ldr	r3, [pc, #68]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017cec:	681b      	ldr	r3, [r3, #0]
 8017cee:	68db      	ldr	r3, [r3, #12]
 8017cf0:	2b00      	cmp	r3, #0
 8017cf2:	d056      	beq.n	8017da2 <RadioIrqProcess+0x33a>
        RadioEvents->RxTimeout( );
 8017cf4:	4b0e      	ldr	r3, [pc, #56]	; (8017d30 <RadioIrqProcess+0x2c8>)
 8017cf6:	681b      	ldr	r3, [r3, #0]
 8017cf8:	68db      	ldr	r3, [r3, #12]
 8017cfa:	4798      	blx	r3
    break;
 8017cfc:	e051      	b.n	8017da2 <RadioIrqProcess+0x33a>
    MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8017cfe:	4b10      	ldr	r3, [pc, #64]	; (8017d40 <RadioIrqProcess+0x2d8>)
 8017d00:	2201      	movs	r2, #1
 8017d02:	2100      	movs	r1, #0
 8017d04:	2002      	movs	r0, #2
 8017d06:	f001 f9a7 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
    break;
 8017d0a:	e04d      	b.n	8017da8 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 8017d0c:	4b0d      	ldr	r3, [pc, #52]	; (8017d44 <RadioIrqProcess+0x2dc>)
 8017d0e:	2201      	movs	r2, #1
 8017d10:	2100      	movs	r1, #0
 8017d12:	2002      	movs	r0, #2
 8017d14:	f001 f9a0 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
    break;
 8017d18:	e046      	b.n	8017da8 <RadioIrqProcess+0x340>
    MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8017d1a:	4b0b      	ldr	r3, [pc, #44]	; (8017d48 <RadioIrqProcess+0x2e0>)
 8017d1c:	2201      	movs	r2, #1
 8017d1e:	2100      	movs	r1, #0
 8017d20:	2002      	movs	r0, #2
 8017d22:	f001 f999 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
    break;
 8017d26:	e03f      	b.n	8017da8 <RadioIrqProcess+0x340>
 8017d28:	200017c4 	.word	0x200017c4
 8017d2c:	2000181c 	.word	0x2000181c
 8017d30:	20001230 	.word	0x20001230
 8017d34:	20001834 	.word	0x20001834
 8017d38:	20001130 	.word	0x20001130
 8017d3c:	200017e8 	.word	0x200017e8
 8017d40:	0801ae48 	.word	0x0801ae48
 8017d44:	0801ae54 	.word	0x0801ae54
 8017d48:	0801ae60 	.word	0x0801ae60
    TimerStop( &RxTimeoutTimer );
 8017d4c:	4818      	ldr	r0, [pc, #96]	; (8017db0 <RadioIrqProcess+0x348>)
 8017d4e:	f001 fffb 	bl	8019d48 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 8017d52:	4b18      	ldr	r3, [pc, #96]	; (8017db4 <RadioIrqProcess+0x34c>)
 8017d54:	785b      	ldrb	r3, [r3, #1]
 8017d56:	f083 0301 	eor.w	r3, r3, #1
 8017d5a:	b2db      	uxtb	r3, r3
 8017d5c:	2b00      	cmp	r3, #0
 8017d5e:	d002      	beq.n	8017d66 <RadioIrqProcess+0x2fe>
      SUBGRF_SetStandby( STDBY_RC );
 8017d60:	2000      	movs	r0, #0
 8017d62:	f000 fa83 	bl	801826c <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8017d66:	4b14      	ldr	r3, [pc, #80]	; (8017db8 <RadioIrqProcess+0x350>)
 8017d68:	681b      	ldr	r3, [r3, #0]
 8017d6a:	2b00      	cmp	r3, #0
 8017d6c:	d01b      	beq.n	8017da6 <RadioIrqProcess+0x33e>
 8017d6e:	4b12      	ldr	r3, [pc, #72]	; (8017db8 <RadioIrqProcess+0x350>)
 8017d70:	681b      	ldr	r3, [r3, #0]
 8017d72:	68db      	ldr	r3, [r3, #12]
 8017d74:	2b00      	cmp	r3, #0
 8017d76:	d016      	beq.n	8017da6 <RadioIrqProcess+0x33e>
      RadioEvents->RxTimeout( );
 8017d78:	4b0f      	ldr	r3, [pc, #60]	; (8017db8 <RadioIrqProcess+0x350>)
 8017d7a:	681b      	ldr	r3, [r3, #0]
 8017d7c:	68db      	ldr	r3, [r3, #12]
 8017d7e:	4798      	blx	r3
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 8017d80:	4b0e      	ldr	r3, [pc, #56]	; (8017dbc <RadioIrqProcess+0x354>)
 8017d82:	2201      	movs	r2, #1
 8017d84:	2100      	movs	r1, #0
 8017d86:	2002      	movs	r0, #2
 8017d88:	f001 f966 	bl	8019058 <UTIL_ADV_TRACE_COND_FSend>
    break;
 8017d8c:	e00b      	b.n	8017da6 <RadioIrqProcess+0x33e>
    break;
 8017d8e:	bf00      	nop
 8017d90:	e00a      	b.n	8017da8 <RadioIrqProcess+0x340>
    break;
 8017d92:	bf00      	nop
 8017d94:	e008      	b.n	8017da8 <RadioIrqProcess+0x340>
    break;
 8017d96:	bf00      	nop
 8017d98:	e006      	b.n	8017da8 <RadioIrqProcess+0x340>
    break;
 8017d9a:	bf00      	nop
 8017d9c:	e004      	b.n	8017da8 <RadioIrqProcess+0x340>
    break;
 8017d9e:	bf00      	nop
 8017da0:	e002      	b.n	8017da8 <RadioIrqProcess+0x340>
    break;
 8017da2:	bf00      	nop
 8017da4:	e000      	b.n	8017da8 <RadioIrqProcess+0x340>
    break;
 8017da6:	bf00      	nop

  }
}
 8017da8:	bf00      	nop
 8017daa:	370c      	adds	r7, #12
 8017dac:	46bd      	mov	sp, r7
 8017dae:	bd90      	pop	{r4, r7, pc}
 8017db0:	20001834 	.word	0x20001834
 8017db4:	200017c4 	.word	0x200017c4
 8017db8:	20001230 	.word	0x20001230
 8017dbc:	0801ae6c 	.word	0x0801ae6c

08017dc0 <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 8017dc0:	b580      	push	{r7, lr}
 8017dc2:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 8017dc4:	4b09      	ldr	r3, [pc, #36]	; (8017dec <RadioTxPrbs+0x2c>)
 8017dc6:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017dca:	2101      	movs	r1, #1
 8017dcc:	4618      	mov	r0, r3
 8017dce:	f001 f811 	bl	8018df4 <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 8017dd2:	4b07      	ldr	r3, [pc, #28]	; (8017df0 <RadioTxPrbs+0x30>)
 8017dd4:	212d      	movs	r1, #45	; 0x2d
 8017dd6:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8017dda:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 8017ddc:	f000 fb1a 	bl	8018414 <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 8017de0:	4804      	ldr	r0, [pc, #16]	; (8017df4 <RadioTxPrbs+0x34>)
 8017de2:	f000 fa61 	bl	80182a8 <SUBGRF_SetTx>
}
 8017de6:	bf00      	nop
 8017de8:	bd80      	pop	{r7, pc}
 8017dea:	bf00      	nop
 8017dec:	200017c4 	.word	0x200017c4
 8017df0:	0801788f 	.word	0x0801788f
 8017df4:	000fffff 	.word	0x000fffff

08017df8 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 8017df8:	b580      	push	{r7, lr}
 8017dfa:	b084      	sub	sp, #16
 8017dfc:	af00      	add	r7, sp, #0
 8017dfe:	4603      	mov	r3, r0
 8017e00:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 8017e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8017e06:	4618      	mov	r0, r3
 8017e08:	f001 f81c 	bl	8018e44 <SUBGRF_SetRfTxPower>
 8017e0c:	4603      	mov	r3, r0
 8017e0e:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 8017e10:	7bfb      	ldrb	r3, [r7, #15]
 8017e12:	2101      	movs	r1, #1
 8017e14:	4618      	mov	r0, r3
 8017e16:	f000 ffed 	bl	8018df4 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 8017e1a:	f000 faef 	bl	80183fc <SUBGRF_SetTxContinuousWave>
}
 8017e1e:	bf00      	nop
 8017e20:	3710      	adds	r7, #16
 8017e22:	46bd      	mov	sp, r7
 8017e24:	bd80      	pop	{r7, pc}

08017e26 <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 8017e26:	b480      	push	{r7}
 8017e28:	b089      	sub	sp, #36	; 0x24
 8017e2a:	af00      	add	r7, sp, #0
 8017e2c:	60f8      	str	r0, [r7, #12]
 8017e2e:	60b9      	str	r1, [r7, #8]
 8017e30:	4613      	mov	r3, r2
 8017e32:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 8017e34:	2300      	movs	r3, #0
 8017e36:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 8017e38:	2300      	movs	r3, #0
 8017e3a:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 8017e3c:	2300      	movs	r3, #0
 8017e3e:	61bb      	str	r3, [r7, #24]
 8017e40:	e011      	b.n	8017e66 <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 8017e42:	69bb      	ldr	r3, [r7, #24]
 8017e44:	68ba      	ldr	r2, [r7, #8]
 8017e46:	4413      	add	r3, r2
 8017e48:	781a      	ldrb	r2, [r3, #0]
 8017e4a:	69bb      	ldr	r3, [r7, #24]
 8017e4c:	68b9      	ldr	r1, [r7, #8]
 8017e4e:	440b      	add	r3, r1
 8017e50:	43d2      	mvns	r2, r2
 8017e52:	b2d2      	uxtb	r2, r2
 8017e54:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 8017e56:	69bb      	ldr	r3, [r7, #24]
 8017e58:	68fa      	ldr	r2, [r7, #12]
 8017e5a:	4413      	add	r3, r2
 8017e5c:	2200      	movs	r2, #0
 8017e5e:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 8017e60:	69bb      	ldr	r3, [r7, #24]
 8017e62:	3301      	adds	r3, #1
 8017e64:	61bb      	str	r3, [r7, #24]
 8017e66:	79fb      	ldrb	r3, [r7, #7]
 8017e68:	69ba      	ldr	r2, [r7, #24]
 8017e6a:	429a      	cmp	r2, r3
 8017e6c:	dbe9      	blt.n	8017e42 <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 8017e6e:	2300      	movs	r3, #0
 8017e70:	61bb      	str	r3, [r7, #24]
 8017e72:	e049      	b.n	8017f08 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 8017e74:	69bb      	ldr	r3, [r7, #24]
 8017e76:	425a      	negs	r2, r3
 8017e78:	f003 0307 	and.w	r3, r3, #7
 8017e7c:	f002 0207 	and.w	r2, r2, #7
 8017e80:	bf58      	it	pl
 8017e82:	4253      	negpl	r3, r2
 8017e84:	b2db      	uxtb	r3, r3
 8017e86:	f1c3 0307 	rsb	r3, r3, #7
 8017e8a:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 8017e8c:	69bb      	ldr	r3, [r7, #24]
 8017e8e:	2b00      	cmp	r3, #0
 8017e90:	da00      	bge.n	8017e94 <payload_integration+0x6e>
 8017e92:	3307      	adds	r3, #7
 8017e94:	10db      	asrs	r3, r3, #3
 8017e96:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 8017e98:	69bb      	ldr	r3, [r7, #24]
 8017e9a:	3301      	adds	r3, #1
 8017e9c:	425a      	negs	r2, r3
 8017e9e:	f003 0307 	and.w	r3, r3, #7
 8017ea2:	f002 0207 	and.w	r2, r2, #7
 8017ea6:	bf58      	it	pl
 8017ea8:	4253      	negpl	r3, r2
 8017eaa:	b2db      	uxtb	r3, r3
 8017eac:	f1c3 0307 	rsb	r3, r3, #7
 8017eb0:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 8017eb2:	69bb      	ldr	r3, [r7, #24]
 8017eb4:	3301      	adds	r3, #1
 8017eb6:	2b00      	cmp	r3, #0
 8017eb8:	da00      	bge.n	8017ebc <payload_integration+0x96>
 8017eba:	3307      	adds	r3, #7
 8017ebc:	10db      	asrs	r3, r3, #3
 8017ebe:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 8017ec0:	7dbb      	ldrb	r3, [r7, #22]
 8017ec2:	68ba      	ldr	r2, [r7, #8]
 8017ec4:	4413      	add	r3, r2
 8017ec6:	781b      	ldrb	r3, [r3, #0]
 8017ec8:	461a      	mov	r2, r3
 8017eca:	7dfb      	ldrb	r3, [r7, #23]
 8017ecc:	fa42 f303 	asr.w	r3, r2, r3
 8017ed0:	b2db      	uxtb	r3, r3
 8017ed2:	f003 0301 	and.w	r3, r3, #1
 8017ed6:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 8017ed8:	7ffa      	ldrb	r2, [r7, #31]
 8017eda:	7cfb      	ldrb	r3, [r7, #19]
 8017edc:	4053      	eors	r3, r2
 8017ede:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 8017ee0:	7d3b      	ldrb	r3, [r7, #20]
 8017ee2:	68fa      	ldr	r2, [r7, #12]
 8017ee4:	4413      	add	r3, r2
 8017ee6:	781b      	ldrb	r3, [r3, #0]
 8017ee8:	b25a      	sxtb	r2, r3
 8017eea:	7ff9      	ldrb	r1, [r7, #31]
 8017eec:	7d7b      	ldrb	r3, [r7, #21]
 8017eee:	fa01 f303 	lsl.w	r3, r1, r3
 8017ef2:	b25b      	sxtb	r3, r3
 8017ef4:	4313      	orrs	r3, r2
 8017ef6:	b259      	sxtb	r1, r3
 8017ef8:	7d3b      	ldrb	r3, [r7, #20]
 8017efa:	68fa      	ldr	r2, [r7, #12]
 8017efc:	4413      	add	r3, r2
 8017efe:	b2ca      	uxtb	r2, r1
 8017f00:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 8017f02:	69bb      	ldr	r3, [r7, #24]
 8017f04:	3301      	adds	r3, #1
 8017f06:	61bb      	str	r3, [r7, #24]
 8017f08:	79fb      	ldrb	r3, [r7, #7]
 8017f0a:	00db      	lsls	r3, r3, #3
 8017f0c:	69ba      	ldr	r2, [r7, #24]
 8017f0e:	429a      	cmp	r2, r3
 8017f10:	dbb0      	blt.n	8017e74 <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 8017f12:	7ffb      	ldrb	r3, [r7, #31]
 8017f14:	01db      	lsls	r3, r3, #7
 8017f16:	b25a      	sxtb	r2, r3
 8017f18:	7ffb      	ldrb	r3, [r7, #31]
 8017f1a:	019b      	lsls	r3, r3, #6
 8017f1c:	b25b      	sxtb	r3, r3
 8017f1e:	4313      	orrs	r3, r2
 8017f20:	b25b      	sxtb	r3, r3
 8017f22:	7ffa      	ldrb	r2, [r7, #31]
 8017f24:	2a00      	cmp	r2, #0
 8017f26:	d101      	bne.n	8017f2c <payload_integration+0x106>
 8017f28:	2220      	movs	r2, #32
 8017f2a:	e000      	b.n	8017f2e <payload_integration+0x108>
 8017f2c:	2200      	movs	r2, #0
 8017f2e:	4313      	orrs	r3, r2
 8017f30:	b259      	sxtb	r1, r3
 8017f32:	79fb      	ldrb	r3, [r7, #7]
 8017f34:	68fa      	ldr	r2, [r7, #12]
 8017f36:	4413      	add	r3, r2
 8017f38:	b2ca      	uxtb	r2, r1
 8017f3a:	701a      	strb	r2, [r3, #0]
}
 8017f3c:	bf00      	nop
 8017f3e:	3724      	adds	r7, #36	; 0x24
 8017f40:	46bd      	mov	sp, r7
 8017f42:	bc80      	pop	{r7}
 8017f44:	4770      	bx	lr
	...

08017f48 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8017f48:	b580      	push	{r7, lr}
 8017f4a:	b084      	sub	sp, #16
 8017f4c:	af00      	add	r7, sp, #0
 8017f4e:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8017f50:	687b      	ldr	r3, [r7, #4]
 8017f52:	2b00      	cmp	r3, #0
 8017f54:	d002      	beq.n	8017f5c <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 8017f56:	4a1c      	ldr	r2, [pc, #112]	; (8017fc8 <SUBGRF_Init+0x80>)
 8017f58:	687b      	ldr	r3, [r7, #4]
 8017f5a:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8017f5c:	2002      	movs	r0, #2
 8017f5e:	f001 f83d 	bl	8018fdc <Radio_SMPS_Set>

    RADIO_INIT();
 8017f62:	f7e9 ffb9 	bl	8001ed8 <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 8017f66:	4b19      	ldr	r3, [pc, #100]	; (8017fcc <SUBGRF_Init+0x84>)
 8017f68:	2200      	movs	r2, #0
 8017f6a:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8017f6c:	2000      	movs	r0, #0
 8017f6e:	f000 f97d 	bl	801826c <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 8017f72:	f7ea feaf 	bl	8002cd4 <RBI_IsTCXO>
 8017f76:	4603      	mov	r3, r0
 8017f78:	2b01      	cmp	r3, #1
 8017f7a:	d112      	bne.n	8017fa2 <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 8017f7c:	f7ea fea3 	bl	8002cc6 <RBI_GetWakeUpTime>
 8017f80:	4603      	mov	r3, r0
 8017f82:	019b      	lsls	r3, r3, #6
 8017f84:	4619      	mov	r1, r3
 8017f86:	2001      	movs	r0, #1
 8017f88:	f000 fb9e 	bl	80186c8 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8017f8c:	2100      	movs	r1, #0
 8017f8e:	f640 1011 	movw	r0, #2321	; 0x911
 8017f92:	f000 feb3 	bl	8018cfc <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 8017f96:	237f      	movs	r3, #127	; 0x7f
 8017f98:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 8017f9a:	7b38      	ldrb	r0, [r7, #12]
 8017f9c:	f000 faa4 	bl	80184e8 <SUBGRF_Calibrate>
 8017fa0:	e009      	b.n	8017fb6 <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8017fa2:	2120      	movs	r1, #32
 8017fa4:	f640 1011 	movw	r0, #2321	; 0x911
 8017fa8:	f000 fea8 	bl	8018cfc <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8017fac:	2120      	movs	r1, #32
 8017fae:	f640 1012 	movw	r0, #2322	; 0x912
 8017fb2:	f000 fea3 	bl	8018cfc <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 8017fb6:	f7ea fe00 	bl	8002bba <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8017fba:	4b05      	ldr	r3, [pc, #20]	; (8017fd0 <SUBGRF_Init+0x88>)
 8017fbc:	2201      	movs	r2, #1
 8017fbe:	701a      	strb	r2, [r3, #0]
}
 8017fc0:	bf00      	nop
 8017fc2:	3710      	adds	r7, #16
 8017fc4:	46bd      	mov	sp, r7
 8017fc6:	bd80      	pop	{r7, pc}
 8017fc8:	20001240 	.word	0x20001240
 8017fcc:	2000123c 	.word	0x2000123c
 8017fd0:	20001234 	.word	0x20001234

08017fd4 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 8017fd4:	b480      	push	{r7}
 8017fd6:	af00      	add	r7, sp, #0
    return OperatingMode;
 8017fd8:	4b02      	ldr	r3, [pc, #8]	; (8017fe4 <SUBGRF_GetOperatingMode+0x10>)
 8017fda:	781b      	ldrb	r3, [r3, #0]
}
 8017fdc:	4618      	mov	r0, r3
 8017fde:	46bd      	mov	sp, r7
 8017fe0:	bc80      	pop	{r7}
 8017fe2:	4770      	bx	lr
 8017fe4:	20001234 	.word	0x20001234

08017fe8 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 8017fe8:	b580      	push	{r7, lr}
 8017fea:	b082      	sub	sp, #8
 8017fec:	af00      	add	r7, sp, #0
 8017fee:	6078      	str	r0, [r7, #4]
 8017ff0:	460b      	mov	r3, r1
 8017ff2:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8017ff4:	78fb      	ldrb	r3, [r7, #3]
 8017ff6:	461a      	mov	r2, r3
 8017ff8:	6879      	ldr	r1, [r7, #4]
 8017ffa:	2000      	movs	r0, #0
 8017ffc:	f000 fece 	bl	8018d9c <SUBGRF_WriteBuffer>
}
 8018000:	bf00      	nop
 8018002:	3708      	adds	r7, #8
 8018004:	46bd      	mov	sp, r7
 8018006:	bd80      	pop	{r7, pc}

08018008 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8018008:	b580      	push	{r7, lr}
 801800a:	b086      	sub	sp, #24
 801800c:	af00      	add	r7, sp, #0
 801800e:	60f8      	str	r0, [r7, #12]
 8018010:	60b9      	str	r1, [r7, #8]
 8018012:	4613      	mov	r3, r2
 8018014:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 8018016:	2300      	movs	r3, #0
 8018018:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801801a:	f107 0317 	add.w	r3, r7, #23
 801801e:	4619      	mov	r1, r3
 8018020:	68b8      	ldr	r0, [r7, #8]
 8018022:	f000 fde9 	bl	8018bf8 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8018026:	68bb      	ldr	r3, [r7, #8]
 8018028:	781b      	ldrb	r3, [r3, #0]
 801802a:	79fa      	ldrb	r2, [r7, #7]
 801802c:	429a      	cmp	r2, r3
 801802e:	d201      	bcs.n	8018034 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8018030:	2301      	movs	r3, #1
 8018032:	e007      	b.n	8018044 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8018034:	7df8      	ldrb	r0, [r7, #23]
 8018036:	68bb      	ldr	r3, [r7, #8]
 8018038:	781b      	ldrb	r3, [r3, #0]
 801803a:	461a      	mov	r2, r3
 801803c:	68f9      	ldr	r1, [r7, #12]
 801803e:	f000 fec3 	bl	8018dc8 <SUBGRF_ReadBuffer>
    return 0;
 8018042:	2300      	movs	r3, #0
}
 8018044:	4618      	mov	r0, r3
 8018046:	3718      	adds	r7, #24
 8018048:	46bd      	mov	sp, r7
 801804a:	bd80      	pop	{r7, pc}

0801804c <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801804c:	b580      	push	{r7, lr}
 801804e:	b084      	sub	sp, #16
 8018050:	af00      	add	r7, sp, #0
 8018052:	60f8      	str	r0, [r7, #12]
 8018054:	460b      	mov	r3, r1
 8018056:	607a      	str	r2, [r7, #4]
 8018058:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801805a:	7afb      	ldrb	r3, [r7, #11]
 801805c:	4619      	mov	r1, r3
 801805e:	68f8      	ldr	r0, [r7, #12]
 8018060:	f7ff ffc2 	bl	8017fe8 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8018064:	6878      	ldr	r0, [r7, #4]
 8018066:	f000 f91f 	bl	80182a8 <SUBGRF_SetTx>
}
 801806a:	bf00      	nop
 801806c:	3710      	adds	r7, #16
 801806e:	46bd      	mov	sp, r7
 8018070:	bd80      	pop	{r7, pc}

08018072 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 8018072:	b580      	push	{r7, lr}
 8018074:	b082      	sub	sp, #8
 8018076:	af00      	add	r7, sp, #0
 8018078:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801807a:	2208      	movs	r2, #8
 801807c:	6879      	ldr	r1, [r7, #4]
 801807e:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 8018082:	f000 fe63 	bl	8018d4c <SUBGRF_WriteRegisters>
    return 0;
 8018086:	2300      	movs	r3, #0
}
 8018088:	4618      	mov	r0, r3
 801808a:	3708      	adds	r7, #8
 801808c:	46bd      	mov	sp, r7
 801808e:	bd80      	pop	{r7, pc}

08018090 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8018090:	b580      	push	{r7, lr}
 8018092:	b084      	sub	sp, #16
 8018094:	af00      	add	r7, sp, #0
 8018096:	4603      	mov	r3, r0
 8018098:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801809a:	88fb      	ldrh	r3, [r7, #6]
 801809c:	0a1b      	lsrs	r3, r3, #8
 801809e:	b29b      	uxth	r3, r3
 80180a0:	b2db      	uxtb	r3, r3
 80180a2:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 80180a4:	88fb      	ldrh	r3, [r7, #6]
 80180a6:	b2db      	uxtb	r3, r3
 80180a8:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 80180aa:	f000 fb93 	bl	80187d4 <SUBGRF_GetPacketType>
 80180ae:	4603      	mov	r3, r0
 80180b0:	2b00      	cmp	r3, #0
 80180b2:	d108      	bne.n	80180c6 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 80180b4:	f107 030c 	add.w	r3, r7, #12
 80180b8:	2202      	movs	r2, #2
 80180ba:	4619      	mov	r1, r3
 80180bc:	f240 60bc 	movw	r0, #1724	; 0x6bc
 80180c0:	f000 fe44 	bl	8018d4c <SUBGRF_WriteRegisters>
            break;
 80180c4:	e000      	b.n	80180c8 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 80180c6:	bf00      	nop
    }
}
 80180c8:	bf00      	nop
 80180ca:	3710      	adds	r7, #16
 80180cc:	46bd      	mov	sp, r7
 80180ce:	bd80      	pop	{r7, pc}

080180d0 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 80180d0:	b580      	push	{r7, lr}
 80180d2:	b084      	sub	sp, #16
 80180d4:	af00      	add	r7, sp, #0
 80180d6:	4603      	mov	r3, r0
 80180d8:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 80180da:	88fb      	ldrh	r3, [r7, #6]
 80180dc:	0a1b      	lsrs	r3, r3, #8
 80180de:	b29b      	uxth	r3, r3
 80180e0:	b2db      	uxtb	r3, r3
 80180e2:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 80180e4:	88fb      	ldrh	r3, [r7, #6]
 80180e6:	b2db      	uxtb	r3, r3
 80180e8:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 80180ea:	f000 fb73 	bl	80187d4 <SUBGRF_GetPacketType>
 80180ee:	4603      	mov	r3, r0
 80180f0:	2b00      	cmp	r3, #0
 80180f2:	d108      	bne.n	8018106 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 80180f4:	f107 030c 	add.w	r3, r7, #12
 80180f8:	2202      	movs	r2, #2
 80180fa:	4619      	mov	r1, r3
 80180fc:	f240 60be 	movw	r0, #1726	; 0x6be
 8018100:	f000 fe24 	bl	8018d4c <SUBGRF_WriteRegisters>
            break;
 8018104:	e000      	b.n	8018108 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 8018106:	bf00      	nop
    }
}
 8018108:	bf00      	nop
 801810a:	3710      	adds	r7, #16
 801810c:	46bd      	mov	sp, r7
 801810e:	bd80      	pop	{r7, pc}

08018110 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 8018110:	b580      	push	{r7, lr}
 8018112:	b084      	sub	sp, #16
 8018114:	af00      	add	r7, sp, #0
 8018116:	4603      	mov	r3, r0
 8018118:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801811a:	2300      	movs	r3, #0
 801811c:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801811e:	f000 fb59 	bl	80187d4 <SUBGRF_GetPacketType>
 8018122:	4603      	mov	r3, r0
 8018124:	2b00      	cmp	r3, #0
 8018126:	d121      	bne.n	801816c <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8018128:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801812c:	f000 fdfa 	bl	8018d24 <SUBGRF_ReadRegister>
 8018130:	4603      	mov	r3, r0
 8018132:	f023 0301 	bic.w	r3, r3, #1
 8018136:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8018138:	88fb      	ldrh	r3, [r7, #6]
 801813a:	0a1b      	lsrs	r3, r3, #8
 801813c:	b29b      	uxth	r3, r3
 801813e:	b25b      	sxtb	r3, r3
 8018140:	f003 0301 	and.w	r3, r3, #1
 8018144:	b25a      	sxtb	r2, r3
 8018146:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801814a:	4313      	orrs	r3, r2
 801814c:	b25b      	sxtb	r3, r3
 801814e:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8018150:	7bfb      	ldrb	r3, [r7, #15]
 8018152:	4619      	mov	r1, r3
 8018154:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8018158:	f000 fdd0 	bl	8018cfc <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801815c:	88fb      	ldrh	r3, [r7, #6]
 801815e:	b2db      	uxtb	r3, r3
 8018160:	4619      	mov	r1, r3
 8018162:	f240 60b9 	movw	r0, #1721	; 0x6b9
 8018166:	f000 fdc9 	bl	8018cfc <SUBGRF_WriteRegister>
            break;
 801816a:	e000      	b.n	801816e <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801816c:	bf00      	nop
    }
}
 801816e:	bf00      	nop
 8018170:	3710      	adds	r7, #16
 8018172:	46bd      	mov	sp, r7
 8018174:	bd80      	pop	{r7, pc}

08018176 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 8018176:	b580      	push	{r7, lr}
 8018178:	b082      	sub	sp, #8
 801817a:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801817c:	2300      	movs	r3, #0
 801817e:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 8018180:	2300      	movs	r3, #0
 8018182:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 8018184:	2300      	movs	r3, #0
 8018186:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8018188:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801818c:	f000 fdca 	bl	8018d24 <SUBGRF_ReadRegister>
 8018190:	4603      	mov	r3, r0
 8018192:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8018194:	79fb      	ldrb	r3, [r7, #7]
 8018196:	f023 0301 	bic.w	r3, r3, #1
 801819a:	b2db      	uxtb	r3, r3
 801819c:	4619      	mov	r1, r3
 801819e:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80181a2:	f000 fdab 	bl	8018cfc <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 80181a6:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80181aa:	f000 fdbb 	bl	8018d24 <SUBGRF_ReadRegister>
 80181ae:	4603      	mov	r3, r0
 80181b0:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 80181b2:	79bb      	ldrb	r3, [r7, #6]
 80181b4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80181b8:	b2db      	uxtb	r3, r3
 80181ba:	4619      	mov	r1, r3
 80181bc:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80181c0:	f000 fd9c 	bl	8018cfc <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 80181c4:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 80181c8:	f000 f890 	bl	80182ec <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 80181cc:	463b      	mov	r3, r7
 80181ce:	2204      	movs	r2, #4
 80181d0:	4619      	mov	r1, r3
 80181d2:	f640 0019 	movw	r0, #2073	; 0x819
 80181d6:	f000 fdcd 	bl	8018d74 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 80181da:	2000      	movs	r0, #0
 80181dc:	f000 f846 	bl	801826c <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 80181e0:	79fb      	ldrb	r3, [r7, #7]
 80181e2:	4619      	mov	r1, r3
 80181e4:	f640 00e2 	movw	r0, #2274	; 0x8e2
 80181e8:	f000 fd88 	bl	8018cfc <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 80181ec:	79bb      	ldrb	r3, [r7, #6]
 80181ee:	4619      	mov	r1, r3
 80181f0:	f640 00e5 	movw	r0, #2277	; 0x8e5
 80181f4:	f000 fd82 	bl	8018cfc <SUBGRF_WriteRegister>

    return number;
 80181f8:	683b      	ldr	r3, [r7, #0]
}
 80181fa:	4618      	mov	r0, r3
 80181fc:	3708      	adds	r7, #8
 80181fe:	46bd      	mov	sp, r7
 8018200:	bd80      	pop	{r7, pc}
	...

08018204 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 8018204:	b580      	push	{r7, lr}
 8018206:	b084      	sub	sp, #16
 8018208:	af00      	add	r7, sp, #0
 801820a:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801820c:	2000      	movs	r0, #0
 801820e:	f7ea fd05 	bl	8002c1c <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8018212:	2002      	movs	r0, #2
 8018214:	f000 fee2 	bl	8018fdc <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8018218:	793b      	ldrb	r3, [r7, #4]
 801821a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801821e:	b2db      	uxtb	r3, r3
 8018220:	009b      	lsls	r3, r3, #2
 8018222:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8018224:	793b      	ldrb	r3, [r7, #4]
 8018226:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801822a:	b2db      	uxtb	r3, r3
 801822c:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801822e:	b25b      	sxtb	r3, r3
 8018230:	4313      	orrs	r3, r2
 8018232:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8018234:	793b      	ldrb	r3, [r7, #4]
 8018236:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801823a:	b2db      	uxtb	r3, r3
 801823c:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801823e:	4313      	orrs	r3, r2
 8018240:	b25b      	sxtb	r3, r3
 8018242:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8018244:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8018246:	f107 020f 	add.w	r2, r7, #15
 801824a:	2301      	movs	r3, #1
 801824c:	2184      	movs	r1, #132	; 0x84
 801824e:	4805      	ldr	r0, [pc, #20]	; (8018264 <SUBGRF_SetSleep+0x60>)
 8018250:	f7ee fe52 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 8018254:	4b04      	ldr	r3, [pc, #16]	; (8018268 <SUBGRF_SetSleep+0x64>)
 8018256:	2200      	movs	r2, #0
 8018258:	701a      	strb	r2, [r3, #0]
}
 801825a:	bf00      	nop
 801825c:	3710      	adds	r7, #16
 801825e:	46bd      	mov	sp, r7
 8018260:	bd80      	pop	{r7, pc}
 8018262:	bf00      	nop
 8018264:	200016ac 	.word	0x200016ac
 8018268:	20001234 	.word	0x20001234

0801826c <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801826c:	b580      	push	{r7, lr}
 801826e:	b082      	sub	sp, #8
 8018270:	af00      	add	r7, sp, #0
 8018272:	4603      	mov	r3, r0
 8018274:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8018276:	1dfa      	adds	r2, r7, #7
 8018278:	2301      	movs	r3, #1
 801827a:	2180      	movs	r1, #128	; 0x80
 801827c:	4808      	ldr	r0, [pc, #32]	; (80182a0 <SUBGRF_SetStandby+0x34>)
 801827e:	f7ee fe3b 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 8018282:	79fb      	ldrb	r3, [r7, #7]
 8018284:	2b00      	cmp	r3, #0
 8018286:	d103      	bne.n	8018290 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8018288:	4b06      	ldr	r3, [pc, #24]	; (80182a4 <SUBGRF_SetStandby+0x38>)
 801828a:	2201      	movs	r2, #1
 801828c:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801828e:	e002      	b.n	8018296 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8018290:	4b04      	ldr	r3, [pc, #16]	; (80182a4 <SUBGRF_SetStandby+0x38>)
 8018292:	2202      	movs	r2, #2
 8018294:	701a      	strb	r2, [r3, #0]
}
 8018296:	bf00      	nop
 8018298:	3708      	adds	r7, #8
 801829a:	46bd      	mov	sp, r7
 801829c:	bd80      	pop	{r7, pc}
 801829e:	bf00      	nop
 80182a0:	200016ac 	.word	0x200016ac
 80182a4:	20001234 	.word	0x20001234

080182a8 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 80182a8:	b580      	push	{r7, lr}
 80182aa:	b084      	sub	sp, #16
 80182ac:	af00      	add	r7, sp, #0
 80182ae:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 80182b0:	4b0c      	ldr	r3, [pc, #48]	; (80182e4 <SUBGRF_SetTx+0x3c>)
 80182b2:	2204      	movs	r2, #4
 80182b4:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80182b6:	687b      	ldr	r3, [r7, #4]
 80182b8:	0c1b      	lsrs	r3, r3, #16
 80182ba:	b2db      	uxtb	r3, r3
 80182bc:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80182be:	687b      	ldr	r3, [r7, #4]
 80182c0:	0a1b      	lsrs	r3, r3, #8
 80182c2:	b2db      	uxtb	r3, r3
 80182c4:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80182c6:	687b      	ldr	r3, [r7, #4]
 80182c8:	b2db      	uxtb	r3, r3
 80182ca:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 80182cc:	f107 020c 	add.w	r2, r7, #12
 80182d0:	2303      	movs	r3, #3
 80182d2:	2183      	movs	r1, #131	; 0x83
 80182d4:	4804      	ldr	r0, [pc, #16]	; (80182e8 <SUBGRF_SetTx+0x40>)
 80182d6:	f7ee fe0f 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 80182da:	bf00      	nop
 80182dc:	3710      	adds	r7, #16
 80182de:	46bd      	mov	sp, r7
 80182e0:	bd80      	pop	{r7, pc}
 80182e2:	bf00      	nop
 80182e4:	20001234 	.word	0x20001234
 80182e8:	200016ac 	.word	0x200016ac

080182ec <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 80182ec:	b580      	push	{r7, lr}
 80182ee:	b084      	sub	sp, #16
 80182f0:	af00      	add	r7, sp, #0
 80182f2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 80182f4:	4b0c      	ldr	r3, [pc, #48]	; (8018328 <SUBGRF_SetRx+0x3c>)
 80182f6:	2205      	movs	r2, #5
 80182f8:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80182fa:	687b      	ldr	r3, [r7, #4]
 80182fc:	0c1b      	lsrs	r3, r3, #16
 80182fe:	b2db      	uxtb	r3, r3
 8018300:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8018302:	687b      	ldr	r3, [r7, #4]
 8018304:	0a1b      	lsrs	r3, r3, #8
 8018306:	b2db      	uxtb	r3, r3
 8018308:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801830a:	687b      	ldr	r3, [r7, #4]
 801830c:	b2db      	uxtb	r3, r3
 801830e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8018310:	f107 020c 	add.w	r2, r7, #12
 8018314:	2303      	movs	r3, #3
 8018316:	2182      	movs	r1, #130	; 0x82
 8018318:	4804      	ldr	r0, [pc, #16]	; (801832c <SUBGRF_SetRx+0x40>)
 801831a:	f7ee fded 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 801831e:	bf00      	nop
 8018320:	3710      	adds	r7, #16
 8018322:	46bd      	mov	sp, r7
 8018324:	bd80      	pop	{r7, pc}
 8018326:	bf00      	nop
 8018328:	20001234 	.word	0x20001234
 801832c:	200016ac 	.word	0x200016ac

08018330 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8018330:	b580      	push	{r7, lr}
 8018332:	b084      	sub	sp, #16
 8018334:	af00      	add	r7, sp, #0
 8018336:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8018338:	4b0e      	ldr	r3, [pc, #56]	; (8018374 <SUBGRF_SetRxBoosted+0x44>)
 801833a:	2205      	movs	r2, #5
 801833c:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801833e:	2197      	movs	r1, #151	; 0x97
 8018340:	f640 00ac 	movw	r0, #2220	; 0x8ac
 8018344:	f000 fcda 	bl	8018cfc <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8018348:	687b      	ldr	r3, [r7, #4]
 801834a:	0c1b      	lsrs	r3, r3, #16
 801834c:	b2db      	uxtb	r3, r3
 801834e:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8018350:	687b      	ldr	r3, [r7, #4]
 8018352:	0a1b      	lsrs	r3, r3, #8
 8018354:	b2db      	uxtb	r3, r3
 8018356:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8018358:	687b      	ldr	r3, [r7, #4]
 801835a:	b2db      	uxtb	r3, r3
 801835c:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801835e:	f107 020c 	add.w	r2, r7, #12
 8018362:	2303      	movs	r3, #3
 8018364:	2182      	movs	r1, #130	; 0x82
 8018366:	4804      	ldr	r0, [pc, #16]	; (8018378 <SUBGRF_SetRxBoosted+0x48>)
 8018368:	f7ee fdc6 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 801836c:	bf00      	nop
 801836e:	3710      	adds	r7, #16
 8018370:	46bd      	mov	sp, r7
 8018372:	bd80      	pop	{r7, pc}
 8018374:	20001234 	.word	0x20001234
 8018378:	200016ac 	.word	0x200016ac

0801837c <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801837c:	b580      	push	{r7, lr}
 801837e:	b084      	sub	sp, #16
 8018380:	af00      	add	r7, sp, #0
 8018382:	6078      	str	r0, [r7, #4]
 8018384:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 8018386:	687b      	ldr	r3, [r7, #4]
 8018388:	0c1b      	lsrs	r3, r3, #16
 801838a:	b2db      	uxtb	r3, r3
 801838c:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801838e:	687b      	ldr	r3, [r7, #4]
 8018390:	0a1b      	lsrs	r3, r3, #8
 8018392:	b2db      	uxtb	r3, r3
 8018394:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 8018396:	687b      	ldr	r3, [r7, #4]
 8018398:	b2db      	uxtb	r3, r3
 801839a:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801839c:	683b      	ldr	r3, [r7, #0]
 801839e:	0c1b      	lsrs	r3, r3, #16
 80183a0:	b2db      	uxtb	r3, r3
 80183a2:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 80183a4:	683b      	ldr	r3, [r7, #0]
 80183a6:	0a1b      	lsrs	r3, r3, #8
 80183a8:	b2db      	uxtb	r3, r3
 80183aa:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 80183ac:	683b      	ldr	r3, [r7, #0]
 80183ae:	b2db      	uxtb	r3, r3
 80183b0:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 80183b2:	f107 0208 	add.w	r2, r7, #8
 80183b6:	2306      	movs	r3, #6
 80183b8:	2194      	movs	r1, #148	; 0x94
 80183ba:	4805      	ldr	r0, [pc, #20]	; (80183d0 <SUBGRF_SetRxDutyCycle+0x54>)
 80183bc:	f7ee fd9c 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 80183c0:	4b04      	ldr	r3, [pc, #16]	; (80183d4 <SUBGRF_SetRxDutyCycle+0x58>)
 80183c2:	2206      	movs	r2, #6
 80183c4:	701a      	strb	r2, [r3, #0]
}
 80183c6:	bf00      	nop
 80183c8:	3710      	adds	r7, #16
 80183ca:	46bd      	mov	sp, r7
 80183cc:	bd80      	pop	{r7, pc}
 80183ce:	bf00      	nop
 80183d0:	200016ac 	.word	0x200016ac
 80183d4:	20001234 	.word	0x20001234

080183d8 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 80183d8:	b580      	push	{r7, lr}
 80183da:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 80183dc:	2300      	movs	r3, #0
 80183de:	2200      	movs	r2, #0
 80183e0:	21c5      	movs	r1, #197	; 0xc5
 80183e2:	4804      	ldr	r0, [pc, #16]	; (80183f4 <SUBGRF_SetCad+0x1c>)
 80183e4:	f7ee fd88 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 80183e8:	4b03      	ldr	r3, [pc, #12]	; (80183f8 <SUBGRF_SetCad+0x20>)
 80183ea:	2207      	movs	r2, #7
 80183ec:	701a      	strb	r2, [r3, #0]
}
 80183ee:	bf00      	nop
 80183f0:	bd80      	pop	{r7, pc}
 80183f2:	bf00      	nop
 80183f4:	200016ac 	.word	0x200016ac
 80183f8:	20001234 	.word	0x20001234

080183fc <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 80183fc:	b580      	push	{r7, lr}
 80183fe:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8018400:	2300      	movs	r3, #0
 8018402:	2200      	movs	r2, #0
 8018404:	21d1      	movs	r1, #209	; 0xd1
 8018406:	4802      	ldr	r0, [pc, #8]	; (8018410 <SUBGRF_SetTxContinuousWave+0x14>)
 8018408:	f7ee fd76 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 801840c:	bf00      	nop
 801840e:	bd80      	pop	{r7, pc}
 8018410:	200016ac 	.word	0x200016ac

08018414 <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 8018414:	b580      	push	{r7, lr}
 8018416:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8018418:	2300      	movs	r3, #0
 801841a:	2200      	movs	r2, #0
 801841c:	21d2      	movs	r1, #210	; 0xd2
 801841e:	4802      	ldr	r0, [pc, #8]	; (8018428 <SUBGRF_SetTxInfinitePreamble+0x14>)
 8018420:	f7ee fd6a 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 8018424:	bf00      	nop
 8018426:	bd80      	pop	{r7, pc}
 8018428:	200016ac 	.word	0x200016ac

0801842c <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801842c:	b580      	push	{r7, lr}
 801842e:	b082      	sub	sp, #8
 8018430:	af00      	add	r7, sp, #0
 8018432:	4603      	mov	r3, r0
 8018434:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8018436:	1dfa      	adds	r2, r7, #7
 8018438:	2301      	movs	r3, #1
 801843a:	219f      	movs	r1, #159	; 0x9f
 801843c:	4803      	ldr	r0, [pc, #12]	; (801844c <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 801843e:	f7ee fd5b 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 8018442:	bf00      	nop
 8018444:	3708      	adds	r7, #8
 8018446:	46bd      	mov	sp, r7
 8018448:	bd80      	pop	{r7, pc}
 801844a:	bf00      	nop
 801844c:	200016ac 	.word	0x200016ac

08018450 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 8018450:	b580      	push	{r7, lr}
 8018452:	b084      	sub	sp, #16
 8018454:	af00      	add	r7, sp, #0
 8018456:	4603      	mov	r3, r0
 8018458:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801845a:	1dfa      	adds	r2, r7, #7
 801845c:	2301      	movs	r3, #1
 801845e:	21a0      	movs	r1, #160	; 0xa0
 8018460:	4813      	ldr	r0, [pc, #76]	; (80184b0 <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 8018462:	f7ee fd49 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 8018466:	79fb      	ldrb	r3, [r7, #7]
 8018468:	2b3f      	cmp	r3, #63	; 0x3f
 801846a:	d91c      	bls.n	80184a6 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801846c:	79fb      	ldrb	r3, [r7, #7]
 801846e:	085b      	lsrs	r3, r3, #1
 8018470:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 8018472:	2300      	movs	r3, #0
 8018474:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 8018476:	2300      	movs	r3, #0
 8018478:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801847a:	e005      	b.n	8018488 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801847c:	7bfb      	ldrb	r3, [r7, #15]
 801847e:	089b      	lsrs	r3, r3, #2
 8018480:	73fb      	strb	r3, [r7, #15]
            exp++;
 8018482:	7bbb      	ldrb	r3, [r7, #14]
 8018484:	3301      	adds	r3, #1
 8018486:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 8018488:	7bfb      	ldrb	r3, [r7, #15]
 801848a:	2b1f      	cmp	r3, #31
 801848c:	d8f6      	bhi.n	801847c <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801848e:	7bfb      	ldrb	r3, [r7, #15]
 8018490:	00db      	lsls	r3, r3, #3
 8018492:	b2da      	uxtb	r2, r3
 8018494:	7bbb      	ldrb	r3, [r7, #14]
 8018496:	4413      	add	r3, r2
 8018498:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801849a:	7b7b      	ldrb	r3, [r7, #13]
 801849c:	4619      	mov	r1, r3
 801849e:	f240 7006 	movw	r0, #1798	; 0x706
 80184a2:	f000 fc2b 	bl	8018cfc <SUBGRF_WriteRegister>
    }
}
 80184a6:	bf00      	nop
 80184a8:	3710      	adds	r7, #16
 80184aa:	46bd      	mov	sp, r7
 80184ac:	bd80      	pop	{r7, pc}
 80184ae:	bf00      	nop
 80184b0:	200016ac 	.word	0x200016ac

080184b4 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 80184b4:	b580      	push	{r7, lr}
 80184b6:	b082      	sub	sp, #8
 80184b8:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 80184ba:	f7ea fc12 	bl	8002ce2 <RBI_IsDCDC>
 80184be:	4603      	mov	r3, r0
 80184c0:	2b01      	cmp	r3, #1
 80184c2:	d102      	bne.n	80184ca <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 80184c4:	2301      	movs	r3, #1
 80184c6:	71fb      	strb	r3, [r7, #7]
 80184c8:	e001      	b.n	80184ce <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 80184ca:	2300      	movs	r3, #0
 80184cc:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 80184ce:	1dfa      	adds	r2, r7, #7
 80184d0:	2301      	movs	r3, #1
 80184d2:	2196      	movs	r1, #150	; 0x96
 80184d4:	4803      	ldr	r0, [pc, #12]	; (80184e4 <SUBGRF_SetRegulatorMode+0x30>)
 80184d6:	f7ee fd0f 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 80184da:	bf00      	nop
 80184dc:	3708      	adds	r7, #8
 80184de:	46bd      	mov	sp, r7
 80184e0:	bd80      	pop	{r7, pc}
 80184e2:	bf00      	nop
 80184e4:	200016ac 	.word	0x200016ac

080184e8 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 80184e8:	b580      	push	{r7, lr}
 80184ea:	b084      	sub	sp, #16
 80184ec:	af00      	add	r7, sp, #0
 80184ee:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 80184f0:	793b      	ldrb	r3, [r7, #4]
 80184f2:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80184f6:	b2db      	uxtb	r3, r3
 80184f8:	019b      	lsls	r3, r3, #6
 80184fa:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 80184fc:	793b      	ldrb	r3, [r7, #4]
 80184fe:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8018502:	b2db      	uxtb	r3, r3
 8018504:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8018506:	b25b      	sxtb	r3, r3
 8018508:	4313      	orrs	r3, r2
 801850a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801850c:	793b      	ldrb	r3, [r7, #4]
 801850e:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8018512:	b2db      	uxtb	r3, r3
 8018514:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8018516:	b25b      	sxtb	r3, r3
 8018518:	4313      	orrs	r3, r2
 801851a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801851c:	793b      	ldrb	r3, [r7, #4]
 801851e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8018522:	b2db      	uxtb	r3, r3
 8018524:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8018526:	b25b      	sxtb	r3, r3
 8018528:	4313      	orrs	r3, r2
 801852a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801852c:	793b      	ldrb	r3, [r7, #4]
 801852e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8018532:	b2db      	uxtb	r3, r3
 8018534:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8018536:	b25b      	sxtb	r3, r3
 8018538:	4313      	orrs	r3, r2
 801853a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801853c:	793b      	ldrb	r3, [r7, #4]
 801853e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8018542:	b2db      	uxtb	r3, r3
 8018544:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8018546:	b25b      	sxtb	r3, r3
 8018548:	4313      	orrs	r3, r2
 801854a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801854c:	793b      	ldrb	r3, [r7, #4]
 801854e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8018552:	b2db      	uxtb	r3, r3
 8018554:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8018556:	4313      	orrs	r3, r2
 8018558:	b25b      	sxtb	r3, r3
 801855a:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801855c:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801855e:	f107 020f 	add.w	r2, r7, #15
 8018562:	2301      	movs	r3, #1
 8018564:	2189      	movs	r1, #137	; 0x89
 8018566:	4803      	ldr	r0, [pc, #12]	; (8018574 <SUBGRF_Calibrate+0x8c>)
 8018568:	f7ee fcc6 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 801856c:	bf00      	nop
 801856e:	3710      	adds	r7, #16
 8018570:	46bd      	mov	sp, r7
 8018572:	bd80      	pop	{r7, pc}
 8018574:	200016ac 	.word	0x200016ac

08018578 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8018578:	b580      	push	{r7, lr}
 801857a:	b084      	sub	sp, #16
 801857c:	af00      	add	r7, sp, #0
 801857e:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8018580:	687b      	ldr	r3, [r7, #4]
 8018582:	4a1b      	ldr	r2, [pc, #108]	; (80185f0 <SUBGRF_CalibrateImage+0x78>)
 8018584:	4293      	cmp	r3, r2
 8018586:	d904      	bls.n	8018592 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8018588:	23e1      	movs	r3, #225	; 0xe1
 801858a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801858c:	23e9      	movs	r3, #233	; 0xe9
 801858e:	737b      	strb	r3, [r7, #13]
 8018590:	e022      	b.n	80185d8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 8018592:	687b      	ldr	r3, [r7, #4]
 8018594:	4a17      	ldr	r2, [pc, #92]	; (80185f4 <SUBGRF_CalibrateImage+0x7c>)
 8018596:	4293      	cmp	r3, r2
 8018598:	d904      	bls.n	80185a4 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801859a:	23d7      	movs	r3, #215	; 0xd7
 801859c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801859e:	23db      	movs	r3, #219	; 0xdb
 80185a0:	737b      	strb	r3, [r7, #13]
 80185a2:	e019      	b.n	80185d8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 80185a4:	687b      	ldr	r3, [r7, #4]
 80185a6:	4a14      	ldr	r2, [pc, #80]	; (80185f8 <SUBGRF_CalibrateImage+0x80>)
 80185a8:	4293      	cmp	r3, r2
 80185aa:	d904      	bls.n	80185b6 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 80185ac:	23c1      	movs	r3, #193	; 0xc1
 80185ae:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 80185b0:	23c5      	movs	r3, #197	; 0xc5
 80185b2:	737b      	strb	r3, [r7, #13]
 80185b4:	e010      	b.n	80185d8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 80185b6:	687b      	ldr	r3, [r7, #4]
 80185b8:	4a10      	ldr	r2, [pc, #64]	; (80185fc <SUBGRF_CalibrateImage+0x84>)
 80185ba:	4293      	cmp	r3, r2
 80185bc:	d904      	bls.n	80185c8 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 80185be:	2375      	movs	r3, #117	; 0x75
 80185c0:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 80185c2:	2381      	movs	r3, #129	; 0x81
 80185c4:	737b      	strb	r3, [r7, #13]
 80185c6:	e007      	b.n	80185d8 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 80185c8:	687b      	ldr	r3, [r7, #4]
 80185ca:	4a0d      	ldr	r2, [pc, #52]	; (8018600 <SUBGRF_CalibrateImage+0x88>)
 80185cc:	4293      	cmp	r3, r2
 80185ce:	d903      	bls.n	80185d8 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 80185d0:	236b      	movs	r3, #107	; 0x6b
 80185d2:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 80185d4:	236f      	movs	r3, #111	; 0x6f
 80185d6:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 80185d8:	f107 020c 	add.w	r2, r7, #12
 80185dc:	2302      	movs	r3, #2
 80185de:	2198      	movs	r1, #152	; 0x98
 80185e0:	4808      	ldr	r0, [pc, #32]	; (8018604 <SUBGRF_CalibrateImage+0x8c>)
 80185e2:	f7ee fc89 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 80185e6:	bf00      	nop
 80185e8:	3710      	adds	r7, #16
 80185ea:	46bd      	mov	sp, r7
 80185ec:	bd80      	pop	{r7, pc}
 80185ee:	bf00      	nop
 80185f0:	35a4e900 	.word	0x35a4e900
 80185f4:	32a9f880 	.word	0x32a9f880
 80185f8:	2de54480 	.word	0x2de54480
 80185fc:	1b6b0b00 	.word	0x1b6b0b00
 8018600:	1954fc40 	.word	0x1954fc40
 8018604:	200016ac 	.word	0x200016ac

08018608 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8018608:	b590      	push	{r4, r7, lr}
 801860a:	b085      	sub	sp, #20
 801860c:	af00      	add	r7, sp, #0
 801860e:	4604      	mov	r4, r0
 8018610:	4608      	mov	r0, r1
 8018612:	4611      	mov	r1, r2
 8018614:	461a      	mov	r2, r3
 8018616:	4623      	mov	r3, r4
 8018618:	71fb      	strb	r3, [r7, #7]
 801861a:	4603      	mov	r3, r0
 801861c:	71bb      	strb	r3, [r7, #6]
 801861e:	460b      	mov	r3, r1
 8018620:	717b      	strb	r3, [r7, #5]
 8018622:	4613      	mov	r3, r2
 8018624:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8018626:	79fb      	ldrb	r3, [r7, #7]
 8018628:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801862a:	79bb      	ldrb	r3, [r7, #6]
 801862c:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801862e:	797b      	ldrb	r3, [r7, #5]
 8018630:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8018632:	793b      	ldrb	r3, [r7, #4]
 8018634:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8018636:	f107 020c 	add.w	r2, r7, #12
 801863a:	2304      	movs	r3, #4
 801863c:	2195      	movs	r1, #149	; 0x95
 801863e:	4803      	ldr	r0, [pc, #12]	; (801864c <SUBGRF_SetPaConfig+0x44>)
 8018640:	f7ee fc5a 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 8018644:	bf00      	nop
 8018646:	3714      	adds	r7, #20
 8018648:	46bd      	mov	sp, r7
 801864a:	bd90      	pop	{r4, r7, pc}
 801864c:	200016ac 	.word	0x200016ac

08018650 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8018650:	b590      	push	{r4, r7, lr}
 8018652:	b085      	sub	sp, #20
 8018654:	af00      	add	r7, sp, #0
 8018656:	4604      	mov	r4, r0
 8018658:	4608      	mov	r0, r1
 801865a:	4611      	mov	r1, r2
 801865c:	461a      	mov	r2, r3
 801865e:	4623      	mov	r3, r4
 8018660:	80fb      	strh	r3, [r7, #6]
 8018662:	4603      	mov	r3, r0
 8018664:	80bb      	strh	r3, [r7, #4]
 8018666:	460b      	mov	r3, r1
 8018668:	807b      	strh	r3, [r7, #2]
 801866a:	4613      	mov	r3, r2
 801866c:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801866e:	88fb      	ldrh	r3, [r7, #6]
 8018670:	0a1b      	lsrs	r3, r3, #8
 8018672:	b29b      	uxth	r3, r3
 8018674:	b2db      	uxtb	r3, r3
 8018676:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8018678:	88fb      	ldrh	r3, [r7, #6]
 801867a:	b2db      	uxtb	r3, r3
 801867c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801867e:	88bb      	ldrh	r3, [r7, #4]
 8018680:	0a1b      	lsrs	r3, r3, #8
 8018682:	b29b      	uxth	r3, r3
 8018684:	b2db      	uxtb	r3, r3
 8018686:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8018688:	88bb      	ldrh	r3, [r7, #4]
 801868a:	b2db      	uxtb	r3, r3
 801868c:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801868e:	887b      	ldrh	r3, [r7, #2]
 8018690:	0a1b      	lsrs	r3, r3, #8
 8018692:	b29b      	uxth	r3, r3
 8018694:	b2db      	uxtb	r3, r3
 8018696:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8018698:	887b      	ldrh	r3, [r7, #2]
 801869a:	b2db      	uxtb	r3, r3
 801869c:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801869e:	883b      	ldrh	r3, [r7, #0]
 80186a0:	0a1b      	lsrs	r3, r3, #8
 80186a2:	b29b      	uxth	r3, r3
 80186a4:	b2db      	uxtb	r3, r3
 80186a6:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 80186a8:	883b      	ldrh	r3, [r7, #0]
 80186aa:	b2db      	uxtb	r3, r3
 80186ac:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 80186ae:	f107 0208 	add.w	r2, r7, #8
 80186b2:	2308      	movs	r3, #8
 80186b4:	2108      	movs	r1, #8
 80186b6:	4803      	ldr	r0, [pc, #12]	; (80186c4 <SUBGRF_SetDioIrqParams+0x74>)
 80186b8:	f7ee fc1e 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 80186bc:	bf00      	nop
 80186be:	3714      	adds	r7, #20
 80186c0:	46bd      	mov	sp, r7
 80186c2:	bd90      	pop	{r4, r7, pc}
 80186c4:	200016ac 	.word	0x200016ac

080186c8 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 80186c8:	b580      	push	{r7, lr}
 80186ca:	b084      	sub	sp, #16
 80186cc:	af00      	add	r7, sp, #0
 80186ce:	4603      	mov	r3, r0
 80186d0:	6039      	str	r1, [r7, #0]
 80186d2:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 80186d4:	79fb      	ldrb	r3, [r7, #7]
 80186d6:	f003 0307 	and.w	r3, r3, #7
 80186da:	b2db      	uxtb	r3, r3
 80186dc:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80186de:	683b      	ldr	r3, [r7, #0]
 80186e0:	0c1b      	lsrs	r3, r3, #16
 80186e2:	b2db      	uxtb	r3, r3
 80186e4:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80186e6:	683b      	ldr	r3, [r7, #0]
 80186e8:	0a1b      	lsrs	r3, r3, #8
 80186ea:	b2db      	uxtb	r3, r3
 80186ec:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 80186ee:	683b      	ldr	r3, [r7, #0]
 80186f0:	b2db      	uxtb	r3, r3
 80186f2:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 80186f4:	f107 020c 	add.w	r2, r7, #12
 80186f8:	2304      	movs	r3, #4
 80186fa:	2197      	movs	r1, #151	; 0x97
 80186fc:	4803      	ldr	r0, [pc, #12]	; (801870c <SUBGRF_SetTcxoMode+0x44>)
 80186fe:	f7ee fbfb 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 8018702:	bf00      	nop
 8018704:	3710      	adds	r7, #16
 8018706:	46bd      	mov	sp, r7
 8018708:	bd80      	pop	{r7, pc}
 801870a:	bf00      	nop
 801870c:	200016ac 	.word	0x200016ac

08018710 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8018710:	b5b0      	push	{r4, r5, r7, lr}
 8018712:	b084      	sub	sp, #16
 8018714:	af00      	add	r7, sp, #0
 8018716:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8018718:	2300      	movs	r3, #0
 801871a:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 801871c:	4b1b      	ldr	r3, [pc, #108]	; (801878c <SUBGRF_SetRfFrequency+0x7c>)
 801871e:	781b      	ldrb	r3, [r3, #0]
 8018720:	f083 0301 	eor.w	r3, r3, #1
 8018724:	b2db      	uxtb	r3, r3
 8018726:	2b00      	cmp	r3, #0
 8018728:	d005      	beq.n	8018736 <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 801872a:	6878      	ldr	r0, [r7, #4]
 801872c:	f7ff ff24 	bl	8018578 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8018730:	4b16      	ldr	r3, [pc, #88]	; (801878c <SUBGRF_SetRfFrequency+0x7c>)
 8018732:	2201      	movs	r2, #1
 8018734:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 8018736:	687b      	ldr	r3, [r7, #4]
 8018738:	461a      	mov	r2, r3
 801873a:	f04f 0300 	mov.w	r3, #0
 801873e:	09d5      	lsrs	r5, r2, #7
 8018740:	0654      	lsls	r4, r2, #25
 8018742:	4a13      	ldr	r2, [pc, #76]	; (8018790 <SUBGRF_SetRfFrequency+0x80>)
 8018744:	f04f 0300 	mov.w	r3, #0
 8018748:	4620      	mov	r0, r4
 801874a:	4629      	mov	r1, r5
 801874c:	f7e8 fa06 	bl	8000b5c <__aeabi_uldivmod>
 8018750:	4602      	mov	r2, r0
 8018752:	460b      	mov	r3, r1
 8018754:	4613      	mov	r3, r2
 8018756:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8018758:	68fb      	ldr	r3, [r7, #12]
 801875a:	0e1b      	lsrs	r3, r3, #24
 801875c:	b2db      	uxtb	r3, r3
 801875e:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8018760:	68fb      	ldr	r3, [r7, #12]
 8018762:	0c1b      	lsrs	r3, r3, #16
 8018764:	b2db      	uxtb	r3, r3
 8018766:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8018768:	68fb      	ldr	r3, [r7, #12]
 801876a:	0a1b      	lsrs	r3, r3, #8
 801876c:	b2db      	uxtb	r3, r3
 801876e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8018770:	68fb      	ldr	r3, [r7, #12]
 8018772:	b2db      	uxtb	r3, r3
 8018774:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8018776:	f107 0208 	add.w	r2, r7, #8
 801877a:	2304      	movs	r3, #4
 801877c:	2186      	movs	r1, #134	; 0x86
 801877e:	4805      	ldr	r0, [pc, #20]	; (8018794 <SUBGRF_SetRfFrequency+0x84>)
 8018780:	f7ee fbba 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 8018784:	bf00      	nop
 8018786:	3710      	adds	r7, #16
 8018788:	46bd      	mov	sp, r7
 801878a:	bdb0      	pop	{r4, r5, r7, pc}
 801878c:	2000123c 	.word	0x2000123c
 8018790:	01e84800 	.word	0x01e84800
 8018794:	200016ac 	.word	0x200016ac

08018798 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8018798:	b580      	push	{r7, lr}
 801879a:	b082      	sub	sp, #8
 801879c:	af00      	add	r7, sp, #0
 801879e:	4603      	mov	r3, r0
 80187a0:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 80187a2:	79fa      	ldrb	r2, [r7, #7]
 80187a4:	4b09      	ldr	r3, [pc, #36]	; (80187cc <SUBGRF_SetPacketType+0x34>)
 80187a6:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 80187a8:	79fb      	ldrb	r3, [r7, #7]
 80187aa:	2b00      	cmp	r3, #0
 80187ac:	d104      	bne.n	80187b8 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 80187ae:	2100      	movs	r1, #0
 80187b0:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80187b4:	f000 faa2 	bl	8018cfc <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 80187b8:	1dfa      	adds	r2, r7, #7
 80187ba:	2301      	movs	r3, #1
 80187bc:	218a      	movs	r1, #138	; 0x8a
 80187be:	4804      	ldr	r0, [pc, #16]	; (80187d0 <SUBGRF_SetPacketType+0x38>)
 80187c0:	f7ee fb9a 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 80187c4:	bf00      	nop
 80187c6:	3708      	adds	r7, #8
 80187c8:	46bd      	mov	sp, r7
 80187ca:	bd80      	pop	{r7, pc}
 80187cc:	20001235 	.word	0x20001235
 80187d0:	200016ac 	.word	0x200016ac

080187d4 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 80187d4:	b480      	push	{r7}
 80187d6:	af00      	add	r7, sp, #0
    return PacketType;
 80187d8:	4b02      	ldr	r3, [pc, #8]	; (80187e4 <SUBGRF_GetPacketType+0x10>)
 80187da:	781b      	ldrb	r3, [r3, #0]
}
 80187dc:	4618      	mov	r0, r3
 80187de:	46bd      	mov	sp, r7
 80187e0:	bc80      	pop	{r7}
 80187e2:	4770      	bx	lr
 80187e4:	20001235 	.word	0x20001235

080187e8 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 80187e8:	b580      	push	{r7, lr}
 80187ea:	b084      	sub	sp, #16
 80187ec:	af00      	add	r7, sp, #0
 80187ee:	4603      	mov	r3, r0
 80187f0:	71fb      	strb	r3, [r7, #7]
 80187f2:	460b      	mov	r3, r1
 80187f4:	71bb      	strb	r3, [r7, #6]
 80187f6:	4613      	mov	r3, r2
 80187f8:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 80187fa:	79fb      	ldrb	r3, [r7, #7]
 80187fc:	2b01      	cmp	r3, #1
 80187fe:	d124      	bne.n	801884a <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 8018800:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018804:	2b0f      	cmp	r3, #15
 8018806:	d106      	bne.n	8018816 <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 8018808:	2301      	movs	r3, #1
 801880a:	2201      	movs	r2, #1
 801880c:	2100      	movs	r1, #0
 801880e:	2006      	movs	r0, #6
 8018810:	f7ff fefa 	bl	8018608 <SUBGRF_SetPaConfig>
 8018814:	e005      	b.n	8018822 <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 8018816:	2301      	movs	r3, #1
 8018818:	2201      	movs	r2, #1
 801881a:	2100      	movs	r1, #0
 801881c:	2004      	movs	r0, #4
 801881e:	f7ff fef3 	bl	8018608 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 8018822:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018826:	2b0d      	cmp	r3, #13
 8018828:	dd02      	ble.n	8018830 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 801882a:	230e      	movs	r3, #14
 801882c:	71bb      	strb	r3, [r7, #6]
 801882e:	e006      	b.n	801883e <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 8018830:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018834:	f113 0f11 	cmn.w	r3, #17
 8018838:	da01      	bge.n	801883e <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 801883a:	23ef      	movs	r3, #239	; 0xef
 801883c:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 801883e:	2118      	movs	r1, #24
 8018840:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8018844:	f000 fa5a 	bl	8018cfc <SUBGRF_WriteRegister>
 8018848:	e025      	b.n	8018896 <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 801884a:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801884e:	f000 fa69 	bl	8018d24 <SUBGRF_ReadRegister>
 8018852:	4603      	mov	r3, r0
 8018854:	f043 031e 	orr.w	r3, r3, #30
 8018858:	b2db      	uxtb	r3, r3
 801885a:	4619      	mov	r1, r3
 801885c:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8018860:	f000 fa4c 	bl	8018cfc <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 8018864:	2301      	movs	r3, #1
 8018866:	2200      	movs	r2, #0
 8018868:	2107      	movs	r1, #7
 801886a:	2004      	movs	r0, #4
 801886c:	f7ff fecc 	bl	8018608 <SUBGRF_SetPaConfig>
        if( power > 22 )
 8018870:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018874:	2b16      	cmp	r3, #22
 8018876:	dd02      	ble.n	801887e <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 8018878:	2316      	movs	r3, #22
 801887a:	71bb      	strb	r3, [r7, #6]
 801887c:	e006      	b.n	801888c <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 801887e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8018882:	f113 0f09 	cmn.w	r3, #9
 8018886:	da01      	bge.n	801888c <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 8018888:	23f7      	movs	r3, #247	; 0xf7
 801888a:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 801888c:	2138      	movs	r1, #56	; 0x38
 801888e:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8018892:	f000 fa33 	bl	8018cfc <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8018896:	79bb      	ldrb	r3, [r7, #6]
 8018898:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 801889a:	797b      	ldrb	r3, [r7, #5]
 801889c:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 801889e:	f107 020c 	add.w	r2, r7, #12
 80188a2:	2302      	movs	r3, #2
 80188a4:	218e      	movs	r1, #142	; 0x8e
 80188a6:	4803      	ldr	r0, [pc, #12]	; (80188b4 <SUBGRF_SetTxParams+0xcc>)
 80188a8:	f7ee fb26 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 80188ac:	bf00      	nop
 80188ae:	3710      	adds	r7, #16
 80188b0:	46bd      	mov	sp, r7
 80188b2:	bd80      	pop	{r7, pc}
 80188b4:	200016ac 	.word	0x200016ac

080188b8 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 80188b8:	b5b0      	push	{r4, r5, r7, lr}
 80188ba:	b086      	sub	sp, #24
 80188bc:	af00      	add	r7, sp, #0
 80188be:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 80188c0:	2300      	movs	r3, #0
 80188c2:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 80188c4:	4a5e      	ldr	r2, [pc, #376]	; (8018a40 <SUBGRF_SetModulationParams+0x188>)
 80188c6:	f107 0308 	add.w	r3, r7, #8
 80188ca:	e892 0003 	ldmia.w	r2, {r0, r1}
 80188ce:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 80188d2:	687b      	ldr	r3, [r7, #4]
 80188d4:	781a      	ldrb	r2, [r3, #0]
 80188d6:	4b5b      	ldr	r3, [pc, #364]	; (8018a44 <SUBGRF_SetModulationParams+0x18c>)
 80188d8:	781b      	ldrb	r3, [r3, #0]
 80188da:	429a      	cmp	r2, r3
 80188dc:	d004      	beq.n	80188e8 <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 80188de:	687b      	ldr	r3, [r7, #4]
 80188e0:	781b      	ldrb	r3, [r3, #0]
 80188e2:	4618      	mov	r0, r3
 80188e4:	f7ff ff58 	bl	8018798 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 80188e8:	687b      	ldr	r3, [r7, #4]
 80188ea:	781b      	ldrb	r3, [r3, #0]
 80188ec:	2b03      	cmp	r3, #3
 80188ee:	f200 80a2 	bhi.w	8018a36 <SUBGRF_SetModulationParams+0x17e>
 80188f2:	a201      	add	r2, pc, #4	; (adr r2, 80188f8 <SUBGRF_SetModulationParams+0x40>)
 80188f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80188f8:	08018909 	.word	0x08018909
 80188fc:	080189c5 	.word	0x080189c5
 8018900:	08018987 	.word	0x08018987
 8018904:	080189f3 	.word	0x080189f3
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8018908:	2308      	movs	r3, #8
 801890a:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801890c:	687b      	ldr	r3, [r7, #4]
 801890e:	685b      	ldr	r3, [r3, #4]
 8018910:	4a4d      	ldr	r2, [pc, #308]	; (8018a48 <SUBGRF_SetModulationParams+0x190>)
 8018912:	fbb2 f3f3 	udiv	r3, r2, r3
 8018916:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8018918:	697b      	ldr	r3, [r7, #20]
 801891a:	0c1b      	lsrs	r3, r3, #16
 801891c:	b2db      	uxtb	r3, r3
 801891e:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8018920:	697b      	ldr	r3, [r7, #20]
 8018922:	0a1b      	lsrs	r3, r3, #8
 8018924:	b2db      	uxtb	r3, r3
 8018926:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8018928:	697b      	ldr	r3, [r7, #20]
 801892a:	b2db      	uxtb	r3, r3
 801892c:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801892e:	687b      	ldr	r3, [r7, #4]
 8018930:	7b1b      	ldrb	r3, [r3, #12]
 8018932:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8018934:	687b      	ldr	r3, [r7, #4]
 8018936:	7b5b      	ldrb	r3, [r3, #13]
 8018938:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801893a:	687b      	ldr	r3, [r7, #4]
 801893c:	689b      	ldr	r3, [r3, #8]
 801893e:	461a      	mov	r2, r3
 8018940:	f04f 0300 	mov.w	r3, #0
 8018944:	09d5      	lsrs	r5, r2, #7
 8018946:	0654      	lsls	r4, r2, #25
 8018948:	4a40      	ldr	r2, [pc, #256]	; (8018a4c <SUBGRF_SetModulationParams+0x194>)
 801894a:	f04f 0300 	mov.w	r3, #0
 801894e:	4620      	mov	r0, r4
 8018950:	4629      	mov	r1, r5
 8018952:	f7e8 f903 	bl	8000b5c <__aeabi_uldivmod>
 8018956:	4602      	mov	r2, r0
 8018958:	460b      	mov	r3, r1
 801895a:	4613      	mov	r3, r2
 801895c:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801895e:	697b      	ldr	r3, [r7, #20]
 8018960:	0c1b      	lsrs	r3, r3, #16
 8018962:	b2db      	uxtb	r3, r3
 8018964:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8018966:	697b      	ldr	r3, [r7, #20]
 8018968:	0a1b      	lsrs	r3, r3, #8
 801896a:	b2db      	uxtb	r3, r3
 801896c:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801896e:	697b      	ldr	r3, [r7, #20]
 8018970:	b2db      	uxtb	r3, r3
 8018972:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8018974:	7cfb      	ldrb	r3, [r7, #19]
 8018976:	b29b      	uxth	r3, r3
 8018978:	f107 0208 	add.w	r2, r7, #8
 801897c:	218b      	movs	r1, #139	; 0x8b
 801897e:	4834      	ldr	r0, [pc, #208]	; (8018a50 <SUBGRF_SetModulationParams+0x198>)
 8018980:	f7ee faba 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8018984:	e058      	b.n	8018a38 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 8018986:	2304      	movs	r3, #4
 8018988:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801898a:	687b      	ldr	r3, [r7, #4]
 801898c:	691b      	ldr	r3, [r3, #16]
 801898e:	4a2e      	ldr	r2, [pc, #184]	; (8018a48 <SUBGRF_SetModulationParams+0x190>)
 8018990:	fbb2 f3f3 	udiv	r3, r2, r3
 8018994:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8018996:	697b      	ldr	r3, [r7, #20]
 8018998:	0c1b      	lsrs	r3, r3, #16
 801899a:	b2db      	uxtb	r3, r3
 801899c:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801899e:	697b      	ldr	r3, [r7, #20]
 80189a0:	0a1b      	lsrs	r3, r3, #8
 80189a2:	b2db      	uxtb	r3, r3
 80189a4:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80189a6:	697b      	ldr	r3, [r7, #20]
 80189a8:	b2db      	uxtb	r3, r3
 80189aa:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 80189ac:	687b      	ldr	r3, [r7, #4]
 80189ae:	7d1b      	ldrb	r3, [r3, #20]
 80189b0:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80189b2:	7cfb      	ldrb	r3, [r7, #19]
 80189b4:	b29b      	uxth	r3, r3
 80189b6:	f107 0208 	add.w	r2, r7, #8
 80189ba:	218b      	movs	r1, #139	; 0x8b
 80189bc:	4824      	ldr	r0, [pc, #144]	; (8018a50 <SUBGRF_SetModulationParams+0x198>)
 80189be:	f7ee fa9b 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
        break;
 80189c2:	e039      	b.n	8018a38 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 80189c4:	2304      	movs	r3, #4
 80189c6:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 80189c8:	687b      	ldr	r3, [r7, #4]
 80189ca:	7e1b      	ldrb	r3, [r3, #24]
 80189cc:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 80189ce:	687b      	ldr	r3, [r7, #4]
 80189d0:	7e5b      	ldrb	r3, [r3, #25]
 80189d2:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 80189d4:	687b      	ldr	r3, [r7, #4]
 80189d6:	7e9b      	ldrb	r3, [r3, #26]
 80189d8:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 80189da:	687b      	ldr	r3, [r7, #4]
 80189dc:	7edb      	ldrb	r3, [r3, #27]
 80189de:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80189e0:	7cfb      	ldrb	r3, [r7, #19]
 80189e2:	b29b      	uxth	r3, r3
 80189e4:	f107 0208 	add.w	r2, r7, #8
 80189e8:	218b      	movs	r1, #139	; 0x8b
 80189ea:	4819      	ldr	r0, [pc, #100]	; (8018a50 <SUBGRF_SetModulationParams+0x198>)
 80189ec:	f7ee fa84 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>

        break;
 80189f0:	e022      	b.n	8018a38 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 80189f2:	2305      	movs	r3, #5
 80189f4:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 80189f6:	687b      	ldr	r3, [r7, #4]
 80189f8:	685b      	ldr	r3, [r3, #4]
 80189fa:	4a13      	ldr	r2, [pc, #76]	; (8018a48 <SUBGRF_SetModulationParams+0x190>)
 80189fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8018a00:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8018a02:	697b      	ldr	r3, [r7, #20]
 8018a04:	0c1b      	lsrs	r3, r3, #16
 8018a06:	b2db      	uxtb	r3, r3
 8018a08:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8018a0a:	697b      	ldr	r3, [r7, #20]
 8018a0c:	0a1b      	lsrs	r3, r3, #8
 8018a0e:	b2db      	uxtb	r3, r3
 8018a10:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8018a12:	697b      	ldr	r3, [r7, #20]
 8018a14:	b2db      	uxtb	r3, r3
 8018a16:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8018a18:	687b      	ldr	r3, [r7, #4]
 8018a1a:	7b1b      	ldrb	r3, [r3, #12]
 8018a1c:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8018a1e:	687b      	ldr	r3, [r7, #4]
 8018a20:	7b5b      	ldrb	r3, [r3, #13]
 8018a22:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8018a24:	7cfb      	ldrb	r3, [r7, #19]
 8018a26:	b29b      	uxth	r3, r3
 8018a28:	f107 0208 	add.w	r2, r7, #8
 8018a2c:	218b      	movs	r1, #139	; 0x8b
 8018a2e:	4808      	ldr	r0, [pc, #32]	; (8018a50 <SUBGRF_SetModulationParams+0x198>)
 8018a30:	f7ee fa62 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8018a34:	e000      	b.n	8018a38 <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 8018a36:	bf00      	nop
    }
}
 8018a38:	bf00      	nop
 8018a3a:	3718      	adds	r7, #24
 8018a3c:	46bd      	mov	sp, r7
 8018a3e:	bdb0      	pop	{r4, r5, r7, pc}
 8018a40:	0801ae78 	.word	0x0801ae78
 8018a44:	20001235 	.word	0x20001235
 8018a48:	3d090000 	.word	0x3d090000
 8018a4c:	01e84800 	.word	0x01e84800
 8018a50:	200016ac 	.word	0x200016ac

08018a54 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8018a54:	b580      	push	{r7, lr}
 8018a56:	b086      	sub	sp, #24
 8018a58:	af00      	add	r7, sp, #0
 8018a5a:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8018a5c:	2300      	movs	r3, #0
 8018a5e:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8018a60:	4a48      	ldr	r2, [pc, #288]	; (8018b84 <SUBGRF_SetPacketParams+0x130>)
 8018a62:	f107 030c 	add.w	r3, r7, #12
 8018a66:	ca07      	ldmia	r2, {r0, r1, r2}
 8018a68:	c303      	stmia	r3!, {r0, r1}
 8018a6a:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8018a6c:	687b      	ldr	r3, [r7, #4]
 8018a6e:	781a      	ldrb	r2, [r3, #0]
 8018a70:	4b45      	ldr	r3, [pc, #276]	; (8018b88 <SUBGRF_SetPacketParams+0x134>)
 8018a72:	781b      	ldrb	r3, [r3, #0]
 8018a74:	429a      	cmp	r2, r3
 8018a76:	d004      	beq.n	8018a82 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8018a78:	687b      	ldr	r3, [r7, #4]
 8018a7a:	781b      	ldrb	r3, [r3, #0]
 8018a7c:	4618      	mov	r0, r3
 8018a7e:	f7ff fe8b 	bl	8018798 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8018a82:	687b      	ldr	r3, [r7, #4]
 8018a84:	781b      	ldrb	r3, [r3, #0]
 8018a86:	2b03      	cmp	r3, #3
 8018a88:	d878      	bhi.n	8018b7c <SUBGRF_SetPacketParams+0x128>
 8018a8a:	a201      	add	r2, pc, #4	; (adr r2, 8018a90 <SUBGRF_SetPacketParams+0x3c>)
 8018a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018a90:	08018aa1 	.word	0x08018aa1
 8018a94:	08018b31 	.word	0x08018b31
 8018a98:	08018b25 	.word	0x08018b25
 8018a9c:	08018aa1 	.word	0x08018aa1
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8018aa0:	687b      	ldr	r3, [r7, #4]
 8018aa2:	7a5b      	ldrb	r3, [r3, #9]
 8018aa4:	2bf1      	cmp	r3, #241	; 0xf1
 8018aa6:	d10a      	bne.n	8018abe <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8018aa8:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8018aac:	f7ff faf0 	bl	8018090 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8018ab0:	f248 0005 	movw	r0, #32773	; 0x8005
 8018ab4:	f7ff fb0c 	bl	80180d0 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8018ab8:	2302      	movs	r3, #2
 8018aba:	75bb      	strb	r3, [r7, #22]
 8018abc:	e011      	b.n	8018ae2 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8018abe:	687b      	ldr	r3, [r7, #4]
 8018ac0:	7a5b      	ldrb	r3, [r3, #9]
 8018ac2:	2bf2      	cmp	r3, #242	; 0xf2
 8018ac4:	d10a      	bne.n	8018adc <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8018ac6:	f641 500f 	movw	r0, #7439	; 0x1d0f
 8018aca:	f7ff fae1 	bl	8018090 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8018ace:	f241 0021 	movw	r0, #4129	; 0x1021
 8018ad2:	f7ff fafd 	bl	80180d0 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8018ad6:	2306      	movs	r3, #6
 8018ad8:	75bb      	strb	r3, [r7, #22]
 8018ada:	e002      	b.n	8018ae2 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8018adc:	687b      	ldr	r3, [r7, #4]
 8018ade:	7a5b      	ldrb	r3, [r3, #9]
 8018ae0:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 8018ae2:	2309      	movs	r3, #9
 8018ae4:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 8018ae6:	687b      	ldr	r3, [r7, #4]
 8018ae8:	885b      	ldrh	r3, [r3, #2]
 8018aea:	0a1b      	lsrs	r3, r3, #8
 8018aec:	b29b      	uxth	r3, r3
 8018aee:	b2db      	uxtb	r3, r3
 8018af0:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 8018af2:	687b      	ldr	r3, [r7, #4]
 8018af4:	885b      	ldrh	r3, [r3, #2]
 8018af6:	b2db      	uxtb	r3, r3
 8018af8:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8018afa:	687b      	ldr	r3, [r7, #4]
 8018afc:	791b      	ldrb	r3, [r3, #4]
 8018afe:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8018b00:	687b      	ldr	r3, [r7, #4]
 8018b02:	795b      	ldrb	r3, [r3, #5]
 8018b04:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 8018b06:	687b      	ldr	r3, [r7, #4]
 8018b08:	799b      	ldrb	r3, [r3, #6]
 8018b0a:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8018b0c:	687b      	ldr	r3, [r7, #4]
 8018b0e:	79db      	ldrb	r3, [r3, #7]
 8018b10:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 8018b12:	687b      	ldr	r3, [r7, #4]
 8018b14:	7a1b      	ldrb	r3, [r3, #8]
 8018b16:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 8018b18:	7dbb      	ldrb	r3, [r7, #22]
 8018b1a:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 8018b1c:	687b      	ldr	r3, [r7, #4]
 8018b1e:	7a9b      	ldrb	r3, [r3, #10]
 8018b20:	753b      	strb	r3, [r7, #20]
        break;
 8018b22:	e022      	b.n	8018b6a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 8018b24:	2301      	movs	r3, #1
 8018b26:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 8018b28:	687b      	ldr	r3, [r7, #4]
 8018b2a:	7b1b      	ldrb	r3, [r3, #12]
 8018b2c:	733b      	strb	r3, [r7, #12]
        break;
 8018b2e:	e01c      	b.n	8018b6a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 8018b30:	2306      	movs	r3, #6
 8018b32:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 8018b34:	687b      	ldr	r3, [r7, #4]
 8018b36:	89db      	ldrh	r3, [r3, #14]
 8018b38:	0a1b      	lsrs	r3, r3, #8
 8018b3a:	b29b      	uxth	r3, r3
 8018b3c:	b2db      	uxtb	r3, r3
 8018b3e:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8018b40:	687b      	ldr	r3, [r7, #4]
 8018b42:	89db      	ldrh	r3, [r3, #14]
 8018b44:	b2db      	uxtb	r3, r3
 8018b46:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8018b48:	687b      	ldr	r3, [r7, #4]
 8018b4a:	7c1a      	ldrb	r2, [r3, #16]
 8018b4c:	4b0f      	ldr	r3, [pc, #60]	; (8018b8c <SUBGRF_SetPacketParams+0x138>)
 8018b4e:	4611      	mov	r1, r2
 8018b50:	7019      	strb	r1, [r3, #0]
 8018b52:	4613      	mov	r3, r2
 8018b54:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8018b56:	687b      	ldr	r3, [r7, #4]
 8018b58:	7c5b      	ldrb	r3, [r3, #17]
 8018b5a:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 8018b5c:	687b      	ldr	r3, [r7, #4]
 8018b5e:	7c9b      	ldrb	r3, [r3, #18]
 8018b60:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8018b62:	687b      	ldr	r3, [r7, #4]
 8018b64:	7cdb      	ldrb	r3, [r3, #19]
 8018b66:	747b      	strb	r3, [r7, #17]
        break;
 8018b68:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 8018b6a:	7dfb      	ldrb	r3, [r7, #23]
 8018b6c:	b29b      	uxth	r3, r3
 8018b6e:	f107 020c 	add.w	r2, r7, #12
 8018b72:	218c      	movs	r1, #140	; 0x8c
 8018b74:	4806      	ldr	r0, [pc, #24]	; (8018b90 <SUBGRF_SetPacketParams+0x13c>)
 8018b76:	f7ee f9bf 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
 8018b7a:	e000      	b.n	8018b7e <SUBGRF_SetPacketParams+0x12a>
        return;
 8018b7c:	bf00      	nop
}
 8018b7e:	3718      	adds	r7, #24
 8018b80:	46bd      	mov	sp, r7
 8018b82:	bd80      	pop	{r7, pc}
 8018b84:	0801ae80 	.word	0x0801ae80
 8018b88:	20001235 	.word	0x20001235
 8018b8c:	20001236 	.word	0x20001236
 8018b90:	200016ac 	.word	0x200016ac

08018b94 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 8018b94:	b580      	push	{r7, lr}
 8018b96:	b084      	sub	sp, #16
 8018b98:	af00      	add	r7, sp, #0
 8018b9a:	4603      	mov	r3, r0
 8018b9c:	460a      	mov	r2, r1
 8018b9e:	71fb      	strb	r3, [r7, #7]
 8018ba0:	4613      	mov	r3, r2
 8018ba2:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 8018ba4:	79fb      	ldrb	r3, [r7, #7]
 8018ba6:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8018ba8:	79bb      	ldrb	r3, [r7, #6]
 8018baa:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8018bac:	f107 020c 	add.w	r2, r7, #12
 8018bb0:	2302      	movs	r3, #2
 8018bb2:	218f      	movs	r1, #143	; 0x8f
 8018bb4:	4803      	ldr	r0, [pc, #12]	; (8018bc4 <SUBGRF_SetBufferBaseAddress+0x30>)
 8018bb6:	f7ee f99f 	bl	8006ef8 <HAL_SUBGHZ_ExecSetCmd>
}
 8018bba:	bf00      	nop
 8018bbc:	3710      	adds	r7, #16
 8018bbe:	46bd      	mov	sp, r7
 8018bc0:	bd80      	pop	{r7, pc}
 8018bc2:	bf00      	nop
 8018bc4:	200016ac 	.word	0x200016ac

08018bc8 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 8018bc8:	b580      	push	{r7, lr}
 8018bca:	b082      	sub	sp, #8
 8018bcc:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 8018bce:	2300      	movs	r3, #0
 8018bd0:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 8018bd2:	1d3a      	adds	r2, r7, #4
 8018bd4:	2301      	movs	r3, #1
 8018bd6:	2115      	movs	r1, #21
 8018bd8:	4806      	ldr	r0, [pc, #24]	; (8018bf4 <SUBGRF_GetRssiInst+0x2c>)
 8018bda:	f7ee f9ec 	bl	8006fb6 <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 8018bde:	793b      	ldrb	r3, [r7, #4]
 8018be0:	425b      	negs	r3, r3
 8018be2:	105b      	asrs	r3, r3, #1
 8018be4:	71fb      	strb	r3, [r7, #7]
    return rssi;
 8018be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8018bea:	4618      	mov	r0, r3
 8018bec:	3708      	adds	r7, #8
 8018bee:	46bd      	mov	sp, r7
 8018bf0:	bd80      	pop	{r7, pc}
 8018bf2:	bf00      	nop
 8018bf4:	200016ac 	.word	0x200016ac

08018bf8 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8018bf8:	b580      	push	{r7, lr}
 8018bfa:	b084      	sub	sp, #16
 8018bfc:	af00      	add	r7, sp, #0
 8018bfe:	6078      	str	r0, [r7, #4]
 8018c00:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8018c02:	f107 020c 	add.w	r2, r7, #12
 8018c06:	2302      	movs	r3, #2
 8018c08:	2113      	movs	r1, #19
 8018c0a:	4810      	ldr	r0, [pc, #64]	; (8018c4c <SUBGRF_GetRxBufferStatus+0x54>)
 8018c0c:	f7ee f9d3 	bl	8006fb6 <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8018c10:	f7ff fde0 	bl	80187d4 <SUBGRF_GetPacketType>
 8018c14:	4603      	mov	r3, r0
 8018c16:	2b01      	cmp	r3, #1
 8018c18:	d10d      	bne.n	8018c36 <SUBGRF_GetRxBufferStatus+0x3e>
 8018c1a:	4b0d      	ldr	r3, [pc, #52]	; (8018c50 <SUBGRF_GetRxBufferStatus+0x58>)
 8018c1c:	781b      	ldrb	r3, [r3, #0]
 8018c1e:	b2db      	uxtb	r3, r3
 8018c20:	2b01      	cmp	r3, #1
 8018c22:	d108      	bne.n	8018c36 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 8018c24:	f240 7002 	movw	r0, #1794	; 0x702
 8018c28:	f000 f87c 	bl	8018d24 <SUBGRF_ReadRegister>
 8018c2c:	4603      	mov	r3, r0
 8018c2e:	461a      	mov	r2, r3
 8018c30:	687b      	ldr	r3, [r7, #4]
 8018c32:	701a      	strb	r2, [r3, #0]
 8018c34:	e002      	b.n	8018c3c <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 8018c36:	7b3a      	ldrb	r2, [r7, #12]
 8018c38:	687b      	ldr	r3, [r7, #4]
 8018c3a:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 8018c3c:	7b7a      	ldrb	r2, [r7, #13]
 8018c3e:	683b      	ldr	r3, [r7, #0]
 8018c40:	701a      	strb	r2, [r3, #0]
}
 8018c42:	bf00      	nop
 8018c44:	3710      	adds	r7, #16
 8018c46:	46bd      	mov	sp, r7
 8018c48:	bd80      	pop	{r7, pc}
 8018c4a:	bf00      	nop
 8018c4c:	200016ac 	.word	0x200016ac
 8018c50:	20001236 	.word	0x20001236

08018c54 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 8018c54:	b580      	push	{r7, lr}
 8018c56:	b084      	sub	sp, #16
 8018c58:	af00      	add	r7, sp, #0
 8018c5a:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 8018c5c:	f107 020c 	add.w	r2, r7, #12
 8018c60:	2303      	movs	r3, #3
 8018c62:	2114      	movs	r1, #20
 8018c64:	4823      	ldr	r0, [pc, #140]	; (8018cf4 <SUBGRF_GetPacketStatus+0xa0>)
 8018c66:	f7ee f9a6 	bl	8006fb6 <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 8018c6a:	f7ff fdb3 	bl	80187d4 <SUBGRF_GetPacketType>
 8018c6e:	4603      	mov	r3, r0
 8018c70:	461a      	mov	r2, r3
 8018c72:	687b      	ldr	r3, [r7, #4]
 8018c74:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 8018c76:	687b      	ldr	r3, [r7, #4]
 8018c78:	781b      	ldrb	r3, [r3, #0]
 8018c7a:	2b00      	cmp	r3, #0
 8018c7c:	d002      	beq.n	8018c84 <SUBGRF_GetPacketStatus+0x30>
 8018c7e:	2b01      	cmp	r3, #1
 8018c80:	d013      	beq.n	8018caa <SUBGRF_GetPacketStatus+0x56>
 8018c82:	e02a      	b.n	8018cda <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 8018c84:	7b3a      	ldrb	r2, [r7, #12]
 8018c86:	687b      	ldr	r3, [r7, #4]
 8018c88:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8018c8a:	7b7b      	ldrb	r3, [r7, #13]
 8018c8c:	425b      	negs	r3, r3
 8018c8e:	105b      	asrs	r3, r3, #1
 8018c90:	b25a      	sxtb	r2, r3
 8018c92:	687b      	ldr	r3, [r7, #4]
 8018c94:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 8018c96:	7bbb      	ldrb	r3, [r7, #14]
 8018c98:	425b      	negs	r3, r3
 8018c9a:	105b      	asrs	r3, r3, #1
 8018c9c:	b25a      	sxtb	r2, r3
 8018c9e:	687b      	ldr	r3, [r7, #4]
 8018ca0:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 8018ca2:	687b      	ldr	r3, [r7, #4]
 8018ca4:	2200      	movs	r2, #0
 8018ca6:	609a      	str	r2, [r3, #8]
            break;
 8018ca8:	e020      	b.n	8018cec <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8018caa:	7b3b      	ldrb	r3, [r7, #12]
 8018cac:	425b      	negs	r3, r3
 8018cae:	105b      	asrs	r3, r3, #1
 8018cb0:	b25a      	sxtb	r2, r3
 8018cb2:	687b      	ldr	r3, [r7, #4]
 8018cb4:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 8018cb6:	7b7b      	ldrb	r3, [r7, #13]
 8018cb8:	b25b      	sxtb	r3, r3
 8018cba:	3302      	adds	r3, #2
 8018cbc:	109b      	asrs	r3, r3, #2
 8018cbe:	b25a      	sxtb	r2, r3
 8018cc0:	687b      	ldr	r3, [r7, #4]
 8018cc2:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 8018cc4:	7bbb      	ldrb	r3, [r7, #14]
 8018cc6:	425b      	negs	r3, r3
 8018cc8:	105b      	asrs	r3, r3, #1
 8018cca:	b25a      	sxtb	r2, r3
 8018ccc:	687b      	ldr	r3, [r7, #4]
 8018cce:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8018cd0:	4b09      	ldr	r3, [pc, #36]	; (8018cf8 <SUBGRF_GetPacketStatus+0xa4>)
 8018cd2:	681a      	ldr	r2, [r3, #0]
 8018cd4:	687b      	ldr	r3, [r7, #4]
 8018cd6:	611a      	str	r2, [r3, #16]
            break;
 8018cd8:	e008      	b.n	8018cec <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8018cda:	2214      	movs	r2, #20
 8018cdc:	2100      	movs	r1, #0
 8018cde:	6878      	ldr	r0, [r7, #4]
 8018ce0:	f000 fcf5 	bl	80196ce <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 8018ce4:	687b      	ldr	r3, [r7, #4]
 8018ce6:	220f      	movs	r2, #15
 8018ce8:	701a      	strb	r2, [r3, #0]
            break;
 8018cea:	bf00      	nop
    }
}
 8018cec:	bf00      	nop
 8018cee:	3710      	adds	r7, #16
 8018cf0:	46bd      	mov	sp, r7
 8018cf2:	bd80      	pop	{r7, pc}
 8018cf4:	200016ac 	.word	0x200016ac
 8018cf8:	20001238 	.word	0x20001238

08018cfc <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8018cfc:	b580      	push	{r7, lr}
 8018cfe:	b082      	sub	sp, #8
 8018d00:	af00      	add	r7, sp, #0
 8018d02:	4603      	mov	r3, r0
 8018d04:	460a      	mov	r2, r1
 8018d06:	80fb      	strh	r3, [r7, #6]
 8018d08:	4613      	mov	r3, r2
 8018d0a:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8018d0c:	1d7a      	adds	r2, r7, #5
 8018d0e:	88f9      	ldrh	r1, [r7, #6]
 8018d10:	2301      	movs	r3, #1
 8018d12:	4803      	ldr	r0, [pc, #12]	; (8018d20 <SUBGRF_WriteRegister+0x24>)
 8018d14:	f7ee f830 	bl	8006d78 <HAL_SUBGHZ_WriteRegisters>
}
 8018d18:	bf00      	nop
 8018d1a:	3708      	adds	r7, #8
 8018d1c:	46bd      	mov	sp, r7
 8018d1e:	bd80      	pop	{r7, pc}
 8018d20:	200016ac 	.word	0x200016ac

08018d24 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 8018d24:	b580      	push	{r7, lr}
 8018d26:	b084      	sub	sp, #16
 8018d28:	af00      	add	r7, sp, #0
 8018d2a:	4603      	mov	r3, r0
 8018d2c:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8018d2e:	f107 020f 	add.w	r2, r7, #15
 8018d32:	88f9      	ldrh	r1, [r7, #6]
 8018d34:	2301      	movs	r3, #1
 8018d36:	4804      	ldr	r0, [pc, #16]	; (8018d48 <SUBGRF_ReadRegister+0x24>)
 8018d38:	f7ee f87d 	bl	8006e36 <HAL_SUBGHZ_ReadRegisters>
    return data;
 8018d3c:	7bfb      	ldrb	r3, [r7, #15]
}
 8018d3e:	4618      	mov	r0, r3
 8018d40:	3710      	adds	r7, #16
 8018d42:	46bd      	mov	sp, r7
 8018d44:	bd80      	pop	{r7, pc}
 8018d46:	bf00      	nop
 8018d48:	200016ac 	.word	0x200016ac

08018d4c <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8018d4c:	b580      	push	{r7, lr}
 8018d4e:	b082      	sub	sp, #8
 8018d50:	af00      	add	r7, sp, #0
 8018d52:	4603      	mov	r3, r0
 8018d54:	6039      	str	r1, [r7, #0]
 8018d56:	80fb      	strh	r3, [r7, #6]
 8018d58:	4613      	mov	r3, r2
 8018d5a:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8018d5c:	88bb      	ldrh	r3, [r7, #4]
 8018d5e:	88f9      	ldrh	r1, [r7, #6]
 8018d60:	683a      	ldr	r2, [r7, #0]
 8018d62:	4803      	ldr	r0, [pc, #12]	; (8018d70 <SUBGRF_WriteRegisters+0x24>)
 8018d64:	f7ee f808 	bl	8006d78 <HAL_SUBGHZ_WriteRegisters>
}
 8018d68:	bf00      	nop
 8018d6a:	3708      	adds	r7, #8
 8018d6c:	46bd      	mov	sp, r7
 8018d6e:	bd80      	pop	{r7, pc}
 8018d70:	200016ac 	.word	0x200016ac

08018d74 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8018d74:	b580      	push	{r7, lr}
 8018d76:	b082      	sub	sp, #8
 8018d78:	af00      	add	r7, sp, #0
 8018d7a:	4603      	mov	r3, r0
 8018d7c:	6039      	str	r1, [r7, #0]
 8018d7e:	80fb      	strh	r3, [r7, #6]
 8018d80:	4613      	mov	r3, r2
 8018d82:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 8018d84:	88bb      	ldrh	r3, [r7, #4]
 8018d86:	88f9      	ldrh	r1, [r7, #6]
 8018d88:	683a      	ldr	r2, [r7, #0]
 8018d8a:	4803      	ldr	r0, [pc, #12]	; (8018d98 <SUBGRF_ReadRegisters+0x24>)
 8018d8c:	f7ee f853 	bl	8006e36 <HAL_SUBGHZ_ReadRegisters>
}
 8018d90:	bf00      	nop
 8018d92:	3708      	adds	r7, #8
 8018d94:	46bd      	mov	sp, r7
 8018d96:	bd80      	pop	{r7, pc}
 8018d98:	200016ac 	.word	0x200016ac

08018d9c <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8018d9c:	b580      	push	{r7, lr}
 8018d9e:	b082      	sub	sp, #8
 8018da0:	af00      	add	r7, sp, #0
 8018da2:	4603      	mov	r3, r0
 8018da4:	6039      	str	r1, [r7, #0]
 8018da6:	71fb      	strb	r3, [r7, #7]
 8018da8:	4613      	mov	r3, r2
 8018daa:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8018dac:	79bb      	ldrb	r3, [r7, #6]
 8018dae:	b29b      	uxth	r3, r3
 8018db0:	79f9      	ldrb	r1, [r7, #7]
 8018db2:	683a      	ldr	r2, [r7, #0]
 8018db4:	4803      	ldr	r0, [pc, #12]	; (8018dc4 <SUBGRF_WriteBuffer+0x28>)
 8018db6:	f7ee f952 	bl	800705e <HAL_SUBGHZ_WriteBuffer>
}
 8018dba:	bf00      	nop
 8018dbc:	3708      	adds	r7, #8
 8018dbe:	46bd      	mov	sp, r7
 8018dc0:	bd80      	pop	{r7, pc}
 8018dc2:	bf00      	nop
 8018dc4:	200016ac 	.word	0x200016ac

08018dc8 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8018dc8:	b580      	push	{r7, lr}
 8018dca:	b082      	sub	sp, #8
 8018dcc:	af00      	add	r7, sp, #0
 8018dce:	4603      	mov	r3, r0
 8018dd0:	6039      	str	r1, [r7, #0]
 8018dd2:	71fb      	strb	r3, [r7, #7]
 8018dd4:	4613      	mov	r3, r2
 8018dd6:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8018dd8:	79bb      	ldrb	r3, [r7, #6]
 8018dda:	b29b      	uxth	r3, r3
 8018ddc:	79f9      	ldrb	r1, [r7, #7]
 8018dde:	683a      	ldr	r2, [r7, #0]
 8018de0:	4803      	ldr	r0, [pc, #12]	; (8018df0 <SUBGRF_ReadBuffer+0x28>)
 8018de2:	f7ee f98f 	bl	8007104 <HAL_SUBGHZ_ReadBuffer>
}
 8018de6:	bf00      	nop
 8018de8:	3708      	adds	r7, #8
 8018dea:	46bd      	mov	sp, r7
 8018dec:	bd80      	pop	{r7, pc}
 8018dee:	bf00      	nop
 8018df0:	200016ac 	.word	0x200016ac

08018df4 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8018df4:	b580      	push	{r7, lr}
 8018df6:	b084      	sub	sp, #16
 8018df8:	af00      	add	r7, sp, #0
 8018dfa:	4603      	mov	r3, r0
 8018dfc:	460a      	mov	r2, r1
 8018dfe:	71fb      	strb	r3, [r7, #7]
 8018e00:	4613      	mov	r3, r2
 8018e02:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8018e04:	2301      	movs	r3, #1
 8018e06:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8018e08:	79bb      	ldrb	r3, [r7, #6]
 8018e0a:	2b01      	cmp	r3, #1
 8018e0c:	d10d      	bne.n	8018e2a <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8018e0e:	79fb      	ldrb	r3, [r7, #7]
 8018e10:	2b01      	cmp	r3, #1
 8018e12:	d104      	bne.n	8018e1e <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8018e14:	2302      	movs	r3, #2
 8018e16:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 8018e18:	2004      	movs	r0, #4
 8018e1a:	f000 f8df 	bl	8018fdc <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 8018e1e:	79fb      	ldrb	r3, [r7, #7]
 8018e20:	2b02      	cmp	r3, #2
 8018e22:	d107      	bne.n	8018e34 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 8018e24:	2303      	movs	r3, #3
 8018e26:	73fb      	strb	r3, [r7, #15]
 8018e28:	e004      	b.n	8018e34 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 8018e2a:	79bb      	ldrb	r3, [r7, #6]
 8018e2c:	2b00      	cmp	r3, #0
 8018e2e:	d101      	bne.n	8018e34 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 8018e30:	2301      	movs	r3, #1
 8018e32:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 8018e34:	7bfb      	ldrb	r3, [r7, #15]
 8018e36:	4618      	mov	r0, r3
 8018e38:	f7e9 fef0 	bl	8002c1c <RBI_ConfigRFSwitch>
}
 8018e3c:	bf00      	nop
 8018e3e:	3710      	adds	r7, #16
 8018e40:	46bd      	mov	sp, r7
 8018e42:	bd80      	pop	{r7, pc}

08018e44 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 8018e44:	b580      	push	{r7, lr}
 8018e46:	b084      	sub	sp, #16
 8018e48:	af00      	add	r7, sp, #0
 8018e4a:	4603      	mov	r3, r0
 8018e4c:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 8018e4e:	2301      	movs	r3, #1
 8018e50:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 8018e52:	f7e9 ff31 	bl	8002cb8 <RBI_GetTxConfig>
 8018e56:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 8018e58:	68bb      	ldr	r3, [r7, #8]
 8018e5a:	2b02      	cmp	r3, #2
 8018e5c:	d016      	beq.n	8018e8c <SUBGRF_SetRfTxPower+0x48>
 8018e5e:	68bb      	ldr	r3, [r7, #8]
 8018e60:	2b02      	cmp	r3, #2
 8018e62:	dc16      	bgt.n	8018e92 <SUBGRF_SetRfTxPower+0x4e>
 8018e64:	68bb      	ldr	r3, [r7, #8]
 8018e66:	2b00      	cmp	r3, #0
 8018e68:	d003      	beq.n	8018e72 <SUBGRF_SetRfTxPower+0x2e>
 8018e6a:	68bb      	ldr	r3, [r7, #8]
 8018e6c:	2b01      	cmp	r3, #1
 8018e6e:	d00a      	beq.n	8018e86 <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 8018e70:	e00f      	b.n	8018e92 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 8018e72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8018e76:	2b0f      	cmp	r3, #15
 8018e78:	dd02      	ble.n	8018e80 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8018e7a:	2302      	movs	r3, #2
 8018e7c:	73fb      	strb	r3, [r7, #15]
            break;
 8018e7e:	e009      	b.n	8018e94 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8018e80:	2301      	movs	r3, #1
 8018e82:	73fb      	strb	r3, [r7, #15]
            break;
 8018e84:	e006      	b.n	8018e94 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 8018e86:	2301      	movs	r3, #1
 8018e88:	73fb      	strb	r3, [r7, #15]
            break;
 8018e8a:	e003      	b.n	8018e94 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8018e8c:	2302      	movs	r3, #2
 8018e8e:	73fb      	strb	r3, [r7, #15]
            break;
 8018e90:	e000      	b.n	8018e94 <SUBGRF_SetRfTxPower+0x50>
            break;
 8018e92:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8018e94:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8018e98:	7bfb      	ldrb	r3, [r7, #15]
 8018e9a:	2202      	movs	r2, #2
 8018e9c:	4618      	mov	r0, r3
 8018e9e:	f7ff fca3 	bl	80187e8 <SUBGRF_SetTxParams>

    return paSelect;
 8018ea2:	7bfb      	ldrb	r3, [r7, #15]
}
 8018ea4:	4618      	mov	r0, r3
 8018ea6:	3710      	adds	r7, #16
 8018ea8:	46bd      	mov	sp, r7
 8018eaa:	bd80      	pop	{r7, pc}

08018eac <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8018eac:	b580      	push	{r7, lr}
 8018eae:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 8018eb0:	f7e9 ff09 	bl	8002cc6 <RBI_GetWakeUpTime>
 8018eb4:	4603      	mov	r3, r0
}
 8018eb6:	4618      	mov	r0, r3
 8018eb8:	bd80      	pop	{r7, pc}
	...

08018ebc <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018ebc:	b580      	push	{r7, lr}
 8018ebe:	b082      	sub	sp, #8
 8018ec0:	af00      	add	r7, sp, #0
 8018ec2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8018ec4:	4b03      	ldr	r3, [pc, #12]	; (8018ed4 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 8018ec6:	681b      	ldr	r3, [r3, #0]
 8018ec8:	2001      	movs	r0, #1
 8018eca:	4798      	blx	r3
}
 8018ecc:	bf00      	nop
 8018ece:	3708      	adds	r7, #8
 8018ed0:	46bd      	mov	sp, r7
 8018ed2:	bd80      	pop	{r7, pc}
 8018ed4:	20001240 	.word	0x20001240

08018ed8 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018ed8:	b580      	push	{r7, lr}
 8018eda:	b082      	sub	sp, #8
 8018edc:	af00      	add	r7, sp, #0
 8018ede:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8018ee0:	4b03      	ldr	r3, [pc, #12]	; (8018ef0 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 8018ee2:	681b      	ldr	r3, [r3, #0]
 8018ee4:	2002      	movs	r0, #2
 8018ee6:	4798      	blx	r3
}
 8018ee8:	bf00      	nop
 8018eea:	3708      	adds	r7, #8
 8018eec:	46bd      	mov	sp, r7
 8018eee:	bd80      	pop	{r7, pc}
 8018ef0:	20001240 	.word	0x20001240

08018ef4 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8018ef4:	b580      	push	{r7, lr}
 8018ef6:	b082      	sub	sp, #8
 8018ef8:	af00      	add	r7, sp, #0
 8018efa:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8018efc:	4b03      	ldr	r3, [pc, #12]	; (8018f0c <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8018efe:	681b      	ldr	r3, [r3, #0]
 8018f00:	2040      	movs	r0, #64	; 0x40
 8018f02:	4798      	blx	r3
}
 8018f04:	bf00      	nop
 8018f06:	3708      	adds	r7, #8
 8018f08:	46bd      	mov	sp, r7
 8018f0a:	bd80      	pop	{r7, pc}
 8018f0c:	20001240 	.word	0x20001240

08018f10 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8018f10:	b580      	push	{r7, lr}
 8018f12:	b082      	sub	sp, #8
 8018f14:	af00      	add	r7, sp, #0
 8018f16:	6078      	str	r0, [r7, #4]
 8018f18:	460b      	mov	r3, r1
 8018f1a:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 8018f1c:	78fb      	ldrb	r3, [r7, #3]
 8018f1e:	2b00      	cmp	r3, #0
 8018f20:	d002      	beq.n	8018f28 <HAL_SUBGHZ_CADStatusCallback+0x18>
 8018f22:	2b01      	cmp	r3, #1
 8018f24:	d005      	beq.n	8018f32 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 8018f26:	e00a      	b.n	8018f3e <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8018f28:	4b07      	ldr	r3, [pc, #28]	; (8018f48 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8018f2a:	681b      	ldr	r3, [r3, #0]
 8018f2c:	2080      	movs	r0, #128	; 0x80
 8018f2e:	4798      	blx	r3
            break;
 8018f30:	e005      	b.n	8018f3e <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8018f32:	4b05      	ldr	r3, [pc, #20]	; (8018f48 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8018f34:	681b      	ldr	r3, [r3, #0]
 8018f36:	f44f 7080 	mov.w	r0, #256	; 0x100
 8018f3a:	4798      	blx	r3
            break;
 8018f3c:	bf00      	nop
    }
}
 8018f3e:	bf00      	nop
 8018f40:	3708      	adds	r7, #8
 8018f42:	46bd      	mov	sp, r7
 8018f44:	bd80      	pop	{r7, pc}
 8018f46:	bf00      	nop
 8018f48:	20001240 	.word	0x20001240

08018f4c <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018f4c:	b580      	push	{r7, lr}
 8018f4e:	b082      	sub	sp, #8
 8018f50:	af00      	add	r7, sp, #0
 8018f52:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8018f54:	4b04      	ldr	r3, [pc, #16]	; (8018f68 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 8018f56:	681b      	ldr	r3, [r3, #0]
 8018f58:	f44f 7000 	mov.w	r0, #512	; 0x200
 8018f5c:	4798      	blx	r3
}
 8018f5e:	bf00      	nop
 8018f60:	3708      	adds	r7, #8
 8018f62:	46bd      	mov	sp, r7
 8018f64:	bd80      	pop	{r7, pc}
 8018f66:	bf00      	nop
 8018f68:	20001240 	.word	0x20001240

08018f6c <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018f6c:	b580      	push	{r7, lr}
 8018f6e:	b082      	sub	sp, #8
 8018f70:	af00      	add	r7, sp, #0
 8018f72:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8018f74:	4b03      	ldr	r3, [pc, #12]	; (8018f84 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8018f76:	681b      	ldr	r3, [r3, #0]
 8018f78:	2020      	movs	r0, #32
 8018f7a:	4798      	blx	r3
}
 8018f7c:	bf00      	nop
 8018f7e:	3708      	adds	r7, #8
 8018f80:	46bd      	mov	sp, r7
 8018f82:	bd80      	pop	{r7, pc}
 8018f84:	20001240 	.word	0x20001240

08018f88 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018f88:	b580      	push	{r7, lr}
 8018f8a:	b082      	sub	sp, #8
 8018f8c:	af00      	add	r7, sp, #0
 8018f8e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8018f90:	4b03      	ldr	r3, [pc, #12]	; (8018fa0 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 8018f92:	681b      	ldr	r3, [r3, #0]
 8018f94:	2004      	movs	r0, #4
 8018f96:	4798      	blx	r3
}
 8018f98:	bf00      	nop
 8018f9a:	3708      	adds	r7, #8
 8018f9c:	46bd      	mov	sp, r7
 8018f9e:	bd80      	pop	{r7, pc}
 8018fa0:	20001240 	.word	0x20001240

08018fa4 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018fa4:	b580      	push	{r7, lr}
 8018fa6:	b082      	sub	sp, #8
 8018fa8:	af00      	add	r7, sp, #0
 8018faa:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8018fac:	4b03      	ldr	r3, [pc, #12]	; (8018fbc <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8018fae:	681b      	ldr	r3, [r3, #0]
 8018fb0:	2008      	movs	r0, #8
 8018fb2:	4798      	blx	r3
}
 8018fb4:	bf00      	nop
 8018fb6:	3708      	adds	r7, #8
 8018fb8:	46bd      	mov	sp, r7
 8018fba:	bd80      	pop	{r7, pc}
 8018fbc:	20001240 	.word	0x20001240

08018fc0 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018fc0:	b580      	push	{r7, lr}
 8018fc2:	b082      	sub	sp, #8
 8018fc4:	af00      	add	r7, sp, #0
 8018fc6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8018fc8:	4b03      	ldr	r3, [pc, #12]	; (8018fd8 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8018fca:	681b      	ldr	r3, [r3, #0]
 8018fcc:	2010      	movs	r0, #16
 8018fce:	4798      	blx	r3
}
 8018fd0:	bf00      	nop
 8018fd2:	3708      	adds	r7, #8
 8018fd4:	46bd      	mov	sp, r7
 8018fd6:	bd80      	pop	{r7, pc}
 8018fd8:	20001240 	.word	0x20001240

08018fdc <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8018fdc:	b580      	push	{r7, lr}
 8018fde:	b084      	sub	sp, #16
 8018fe0:	af00      	add	r7, sp, #0
 8018fe2:	4603      	mov	r3, r0
 8018fe4:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 8018fe6:	f7e9 fe7c 	bl	8002ce2 <RBI_IsDCDC>
 8018fea:	4603      	mov	r3, r0
 8018fec:	2b01      	cmp	r3, #1
 8018fee:	d112      	bne.n	8019016 <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8018ff0:	f640 1023 	movw	r0, #2339	; 0x923
 8018ff4:	f7ff fe96 	bl	8018d24 <SUBGRF_ReadRegister>
 8018ff8:	4603      	mov	r3, r0
 8018ffa:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8018ffc:	7bfb      	ldrb	r3, [r7, #15]
 8018ffe:	f023 0306 	bic.w	r3, r3, #6
 8019002:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8019004:	7bfa      	ldrb	r2, [r7, #15]
 8019006:	79fb      	ldrb	r3, [r7, #7]
 8019008:	4313      	orrs	r3, r2
 801900a:	b2db      	uxtb	r3, r3
 801900c:	4619      	mov	r1, r3
 801900e:	f640 1023 	movw	r0, #2339	; 0x923
 8019012:	f7ff fe73 	bl	8018cfc <SUBGRF_WriteRegister>
  }
}
 8019016:	bf00      	nop
 8019018:	3710      	adds	r7, #16
 801901a:	46bd      	mov	sp, r7
 801901c:	bd80      	pop	{r7, pc}
	...

08019020 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 8019020:	b580      	push	{r7, lr}
 8019022:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 8019024:	2218      	movs	r2, #24
 8019026:	2100      	movs	r1, #0
 8019028:	4807      	ldr	r0, [pc, #28]	; (8019048 <UTIL_ADV_TRACE_Init+0x28>)
 801902a:	f000 fb50 	bl	80196ce <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801902e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8019032:	2100      	movs	r1, #0
 8019034:	4805      	ldr	r0, [pc, #20]	; (801904c <UTIL_ADV_TRACE_Init+0x2c>)
 8019036:	f000 fb4a 	bl	80196ce <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();
  
  /* Initialize the Low Level interface */  
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801903a:	4b05      	ldr	r3, [pc, #20]	; (8019050 <UTIL_ADV_TRACE_Init+0x30>)
 801903c:	681b      	ldr	r3, [r3, #0]
 801903e:	4805      	ldr	r0, [pc, #20]	; (8019054 <UTIL_ADV_TRACE_Init+0x34>)
 8019040:	4798      	blx	r3
 8019042:	4603      	mov	r3, r0
}
 8019044:	4618      	mov	r0, r3
 8019046:	bd80      	pop	{r7, pc}
 8019048:	20001244 	.word	0x20001244
 801904c:	2000125c 	.word	0x2000125c
 8019050:	0801af40 	.word	0x0801af40
 8019054:	080192a1 	.word	0x080192a1

08019058 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 8019058:	b408      	push	{r3}
 801905a:	b580      	push	{r7, lr}
 801905c:	b08d      	sub	sp, #52	; 0x34
 801905e:	af00      	add	r7, sp, #0
 8019060:	60f8      	str	r0, [r7, #12]
 8019062:	60b9      	str	r1, [r7, #8]
 8019064:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 8019066:	2300      	movs	r3, #0
 8019068:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801906a:	2300      	movs	r3, #0
 801906c:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if (!( ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801906e:	4b38      	ldr	r3, [pc, #224]	; (8019150 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8019070:	7a1b      	ldrb	r3, [r3, #8]
 8019072:	461a      	mov	r2, r3
 8019074:	68fb      	ldr	r3, [r7, #12]
 8019076:	4293      	cmp	r3, r2
 8019078:	d902      	bls.n	8019080 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801907a:	f06f 0304 	mvn.w	r3, #4
 801907e:	e05f      	b.n	8019140 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  if(( Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8019080:	4b33      	ldr	r3, [pc, #204]	; (8019150 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8019082:	68da      	ldr	r2, [r3, #12]
 8019084:	68bb      	ldr	r3, [r7, #8]
 8019086:	4013      	ands	r3, r2
 8019088:	68ba      	ldr	r2, [r7, #8]
 801908a:	429a      	cmp	r2, r3
 801908c:	d002      	beq.n	8019094 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801908e:	f06f 0305 	mvn.w	r3, #5
 8019092:	e055      	b.n	8019140 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8019094:	4b2e      	ldr	r3, [pc, #184]	; (8019150 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8019096:	685b      	ldr	r3, [r3, #4]
 8019098:	2b00      	cmp	r3, #0
 801909a:	d00a      	beq.n	80190b2 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801909c:	687b      	ldr	r3, [r7, #4]
 801909e:	2b00      	cmp	r3, #0
 80190a0:	d007      	beq.n	80190b2 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 80190a2:	4b2b      	ldr	r3, [pc, #172]	; (8019150 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 80190a4:	685b      	ldr	r3, [r3, #4]
 80190a6:	f107 0116 	add.w	r1, r7, #22
 80190aa:	f107 0218 	add.w	r2, r7, #24
 80190ae:	4610      	mov	r0, r2
 80190b0:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 80190b2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80190b6:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 80190b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80190ba:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80190bc:	f44f 7180 	mov.w	r1, #256	; 0x100
 80190c0:	4824      	ldr	r0, [pc, #144]	; (8019154 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 80190c2:	f001 f933 	bl	801a32c <tiny_vsnprintf_like>
 80190c6:	4603      	mov	r3, r0
 80190c8:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 80190ca:	f000 f9ef 	bl	80194ac <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 80190ce:	8afa      	ldrh	r2, [r7, #22]
 80190d0:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80190d2:	4413      	add	r3, r2
 80190d4:	b29b      	uxth	r3, r3
 80190d6:	f107 0214 	add.w	r2, r7, #20
 80190da:	4611      	mov	r1, r2
 80190dc:	4618      	mov	r0, r3
 80190de:	f000 f967 	bl	80193b0 <TRACE_AllocateBufer>
 80190e2:	4603      	mov	r3, r0
 80190e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80190e8:	d026      	beq.n	8019138 <UTIL_ADV_TRACE_COND_FSend+0xe0>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 80190ea:	2300      	movs	r3, #0
 80190ec:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80190ee:	e00f      	b.n	8019110 <UTIL_ADV_TRACE_COND_FSend+0xb8>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 80190f0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80190f2:	8aba      	ldrh	r2, [r7, #20]
 80190f4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 80190f8:	440b      	add	r3, r1
 80190fa:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 80190fe:	4b16      	ldr	r3, [pc, #88]	; (8019158 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 8019100:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 8019102:	8abb      	ldrh	r3, [r7, #20]
 8019104:	3301      	adds	r3, #1
 8019106:	b29b      	uxth	r3, r3
 8019108:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801910a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801910c:	3301      	adds	r3, #1
 801910e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8019110:	8afb      	ldrh	r3, [r7, #22]
 8019112:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8019114:	429a      	cmp	r2, r3
 8019116:	d3eb      	bcc.n	80190f0 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8019118:	8abb      	ldrh	r3, [r7, #20]
 801911a:	461a      	mov	r2, r3
 801911c:	4b0e      	ldr	r3, [pc, #56]	; (8019158 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 801911e:	18d0      	adds	r0, r2, r3
 8019120:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019122:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8019124:	f44f 7180 	mov.w	r1, #256	; 0x100
 8019128:	f001 f900 	bl	801a32c <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801912c:	f000 f9dc 	bl	80194e8 <TRACE_UnLock>

    return TRACE_Send();
 8019130:	f000 f832 	bl	8019198 <TRACE_Send>
 8019134:	4603      	mov	r3, r0
 8019136:	e003      	b.n	8019140 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 8019138:	f000 f9d6 	bl	80194e8 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801913c:	f06f 0302 	mvn.w	r3, #2
  buff_size+=(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 8019140:	4618      	mov	r0, r3
 8019142:	3734      	adds	r7, #52	; 0x34
 8019144:	46bd      	mov	sp, r7
 8019146:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801914a:	b001      	add	sp, #4
 801914c:	4770      	bx	lr
 801914e:	bf00      	nop
 8019150:	20001244 	.word	0x20001244
 8019154:	2000145c 	.word	0x2000145c
 8019158:	2000125c 	.word	0x2000125c

0801915c <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801915c:	b480      	push	{r7}
 801915e:	b083      	sub	sp, #12
 8019160:	af00      	add	r7, sp, #0
 8019162:	6078      	str	r0, [r7, #4]
	ADV_TRACE_Ctx.timestamp_func = *cb;
 8019164:	4a03      	ldr	r2, [pc, #12]	; (8019174 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 8019166:	687b      	ldr	r3, [r7, #4]
 8019168:	6053      	str	r3, [r2, #4]
}
 801916a:	bf00      	nop
 801916c:	370c      	adds	r7, #12
 801916e:	46bd      	mov	sp, r7
 8019170:	bc80      	pop	{r7}
 8019172:	4770      	bx	lr
 8019174:	20001244 	.word	0x20001244

08019178 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 8019178:	b480      	push	{r7}
 801917a:	b083      	sub	sp, #12
 801917c:	af00      	add	r7, sp, #0
 801917e:	4603      	mov	r3, r0
 8019180:	71fb      	strb	r3, [r7, #7]
	ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 8019182:	4a04      	ldr	r2, [pc, #16]	; (8019194 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 8019184:	79fb      	ldrb	r3, [r7, #7]
 8019186:	7213      	strb	r3, [r2, #8]
}
 8019188:	bf00      	nop
 801918a:	370c      	adds	r7, #12
 801918c:	46bd      	mov	sp, r7
 801918e:	bc80      	pop	{r7}
 8019190:	4770      	bx	lr
 8019192:	bf00      	nop
 8019194:	20001244 	.word	0x20001244

08019198 <TRACE_Send>:
/**
  * @brief send the data of the trace to low layer
  * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
  */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 8019198:	b580      	push	{r7, lr}
 801919a:	b088      	sub	sp, #32
 801919c:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;  
 801919e:	2300      	movs	r3, #0
 80191a0:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 80191a2:	2300      	movs	r3, #0
 80191a4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80191a6:	f3ef 8310 	mrs	r3, PRIMASK
 80191aa:	613b      	str	r3, [r7, #16]
  return(result);
 80191ac:	693b      	ldr	r3, [r7, #16]
  
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();  
 80191ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80191b0:	b672      	cpsid	i
}
 80191b2:	bf00      	nop
  
  if(TRACE_IsLocked() == 0u)
 80191b4:	f000 f9b6 	bl	8019524 <TRACE_IsLocked>
 80191b8:	4603      	mov	r3, r0
 80191ba:	2b00      	cmp	r3, #0
 80191bc:	d15d      	bne.n	801927a <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 80191be:	f000 f975 	bl	80194ac <TRACE_Lock>
	    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send overrun(%d)--\n", ADV_TRACE_Ctx.TraceSentSize);
	    return UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
	}
#endif

    if (ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 80191c2:	4b34      	ldr	r3, [pc, #208]	; (8019294 <TRACE_Send+0xfc>)
 80191c4:	8a1a      	ldrh	r2, [r3, #16]
 80191c6:	4b33      	ldr	r3, [pc, #204]	; (8019294 <TRACE_Send+0xfc>)
 80191c8:	8a5b      	ldrh	r3, [r3, #18]
 80191ca:	429a      	cmp	r2, r3
 80191cc:	d04d      	beq.n	801926a <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
   	  if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 80191ce:	4b31      	ldr	r3, [pc, #196]	; (8019294 <TRACE_Send+0xfc>)
 80191d0:	789b      	ldrb	r3, [r3, #2]
 80191d2:	2b01      	cmp	r3, #1
 80191d4:	d117      	bne.n	8019206 <TRACE_Send+0x6e>
   	  {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t)(ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 80191d6:	4b2f      	ldr	r3, [pc, #188]	; (8019294 <TRACE_Send+0xfc>)
 80191d8:	881a      	ldrh	r2, [r3, #0]
 80191da:	4b2e      	ldr	r3, [pc, #184]	; (8019294 <TRACE_Send+0xfc>)
 80191dc:	8a1b      	ldrh	r3, [r3, #16]
 80191de:	1ad3      	subs	r3, r2, r3
 80191e0:	b29a      	uxth	r2, r3
 80191e2:	4b2c      	ldr	r3, [pc, #176]	; (8019294 <TRACE_Send+0xfc>)
 80191e4:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 80191e6:	4b2b      	ldr	r3, [pc, #172]	; (8019294 <TRACE_Send+0xfc>)
 80191e8:	2202      	movs	r2, #2
 80191ea:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 80191ec:	4b29      	ldr	r3, [pc, #164]	; (8019294 <TRACE_Send+0xfc>)
 80191ee:	2200      	movs	r2, #0
 80191f0:	801a      	strh	r2, [r3, #0]
        
        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
        
        if (0u == ADV_TRACE_Ctx.TraceSentSize)
 80191f2:	4b28      	ldr	r3, [pc, #160]	; (8019294 <TRACE_Send+0xfc>)
 80191f4:	8a9b      	ldrh	r3, [r3, #20]
 80191f6:	2b00      	cmp	r3, #0
 80191f8:	d105      	bne.n	8019206 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80191fa:	4b26      	ldr	r3, [pc, #152]	; (8019294 <TRACE_Send+0xfc>)
 80191fc:	2200      	movs	r2, #0
 80191fe:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 8019200:	4b24      	ldr	r3, [pc, #144]	; (8019294 <TRACE_Send+0xfc>)
 8019202:	2200      	movs	r2, #0
 8019204:	821a      	strh	r2, [r3, #16]
        }
   	  }
      
   	  if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8019206:	4b23      	ldr	r3, [pc, #140]	; (8019294 <TRACE_Send+0xfc>)
 8019208:	789b      	ldrb	r3, [r3, #2]
 801920a:	2b00      	cmp	r3, #0
 801920c:	d115      	bne.n	801923a <TRACE_Send+0xa2>
   	  {
#endif
   	    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801920e:	4b21      	ldr	r3, [pc, #132]	; (8019294 <TRACE_Send+0xfc>)
 8019210:	8a5a      	ldrh	r2, [r3, #18]
 8019212:	4b20      	ldr	r3, [pc, #128]	; (8019294 <TRACE_Send+0xfc>)
 8019214:	8a1b      	ldrh	r3, [r3, #16]
 8019216:	429a      	cmp	r2, r3
 8019218:	d908      	bls.n	801922c <TRACE_Send+0x94>
        {
   	    	ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801921a:	4b1e      	ldr	r3, [pc, #120]	; (8019294 <TRACE_Send+0xfc>)
 801921c:	8a5a      	ldrh	r2, [r3, #18]
 801921e:	4b1d      	ldr	r3, [pc, #116]	; (8019294 <TRACE_Send+0xfc>)
 8019220:	8a1b      	ldrh	r3, [r3, #16]
 8019222:	1ad3      	subs	r3, r2, r3
 8019224:	b29a      	uxth	r2, r3
 8019226:	4b1b      	ldr	r3, [pc, #108]	; (8019294 <TRACE_Send+0xfc>)
 8019228:	829a      	strh	r2, [r3, #20]
 801922a:	e006      	b.n	801923a <TRACE_Send+0xa2>
        }
        else  /* TraceRdPtr > TraceWrPtr */
        {
        	ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801922c:	4b19      	ldr	r3, [pc, #100]	; (8019294 <TRACE_Send+0xfc>)
 801922e:	8a1b      	ldrh	r3, [r3, #16]
 8019230:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8019234:	b29a      	uxth	r2, r3
 8019236:	4b17      	ldr	r3, [pc, #92]	; (8019294 <TRACE_Send+0xfc>)
 8019238:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801923a:	4b16      	ldr	r3, [pc, #88]	; (8019294 <TRACE_Send+0xfc>)
 801923c:	8a1b      	ldrh	r3, [r3, #16]
 801923e:	461a      	mov	r2, r3
 8019240:	4b15      	ldr	r3, [pc, #84]	; (8019298 <TRACE_Send+0x100>)
 8019242:	4413      	add	r3, r2
 8019244:	61bb      	str	r3, [r7, #24]
 8019246:	697b      	ldr	r3, [r7, #20]
 8019248:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801924a:	68fb      	ldr	r3, [r7, #12]
 801924c:	f383 8810 	msr	PRIMASK, r3
}
 8019250:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook(); 
 8019252:	f7e8 ffa9 	bl	80021a8 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n",ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8019256:	4b11      	ldr	r3, [pc, #68]	; (801929c <TRACE_Send+0x104>)
 8019258:	68db      	ldr	r3, [r3, #12]
 801925a:	4a0e      	ldr	r2, [pc, #56]	; (8019294 <TRACE_Send+0xfc>)
 801925c:	8a92      	ldrh	r2, [r2, #20]
 801925e:	4611      	mov	r1, r2
 8019260:	69b8      	ldr	r0, [r7, #24]
 8019262:	4798      	blx	r3
 8019264:	4603      	mov	r3, r0
 8019266:	77fb      	strb	r3, [r7, #31]
 8019268:	e00d      	b.n	8019286 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801926a:	f000 f93d 	bl	80194e8 <TRACE_UnLock>
 801926e:	697b      	ldr	r3, [r7, #20]
 8019270:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019272:	68bb      	ldr	r3, [r7, #8]
 8019274:	f383 8810 	msr	PRIMASK, r3
}
 8019278:	e005      	b.n	8019286 <TRACE_Send+0xee>
 801927a:	697b      	ldr	r3, [r7, #20]
 801927c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801927e:	687b      	ldr	r3, [r7, #4]
 8019280:	f383 8810 	msr	PRIMASK, r3
}
 8019284:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  }
  
  return ret;
 8019286:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801928a:	4618      	mov	r0, r3
 801928c:	3720      	adds	r7, #32
 801928e:	46bd      	mov	sp, r7
 8019290:	bd80      	pop	{r7, pc}
 8019292:	bf00      	nop
 8019294:	20001244 	.word	0x20001244
 8019298:	2000125c 	.word	0x2000125c
 801929c:	0801af40 	.word	0x0801af40

080192a0 <TRACE_TxCpltCallback>:
  * @brief Tx callback called by the low layer level to inform a transfer complete
  * @param Ptr pointer not used only for HAL compatibility
  * @retval none
  */
static void TRACE_TxCpltCallback(void *Ptr)
{ 
 80192a0:	b580      	push	{r7, lr}
 80192a2:	b086      	sub	sp, #24
 80192a4:	af00      	add	r7, sp, #0
 80192a6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80192a8:	f3ef 8310 	mrs	r3, PRIMASK
 80192ac:	613b      	str	r3, [r7, #16]
  return(result);
 80192ae:	693b      	ldr	r3, [r7, #16]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80192b0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80192b2:	b672      	cpsid	i
}
 80192b4:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif
  
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 80192b6:	4b3b      	ldr	r3, [pc, #236]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 80192b8:	789b      	ldrb	r3, [r3, #2]
 80192ba:	2b02      	cmp	r3, #2
 80192bc:	d106      	bne.n	80192cc <TRACE_TxCpltCallback+0x2c>
  {
	  ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80192be:	4b39      	ldr	r3, [pc, #228]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 80192c0:	2200      	movs	r2, #0
 80192c2:	709a      	strb	r2, [r3, #2]
	  ADV_TRACE_Ctx.TraceRdPtr = 0;
 80192c4:	4b37      	ldr	r3, [pc, #220]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 80192c6:	2200      	movs	r2, #0
 80192c8:	821a      	strh	r2, [r3, #16]
 80192ca:	e00a      	b.n	80192e2 <TRACE_TxCpltCallback+0x42>
	  UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
	  ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 80192cc:	4b35      	ldr	r3, [pc, #212]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 80192ce:	8a1a      	ldrh	r2, [r3, #16]
 80192d0:	4b34      	ldr	r3, [pc, #208]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 80192d2:	8a9b      	ldrh	r3, [r3, #20]
 80192d4:	4413      	add	r3, r2
 80192d6:	b29b      	uxth	r3, r3
 80192d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80192dc:	b29a      	uxth	r2, r3
 80192de:	4b31      	ldr	r3, [pc, #196]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 80192e0:	821a      	strh	r2, [r3, #16]
		UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
	}
#endif
  
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 80192e2:	4b30      	ldr	r3, [pc, #192]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 80192e4:	8a1a      	ldrh	r2, [r3, #16]
 80192e6:	4b2f      	ldr	r3, [pc, #188]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 80192e8:	8a5b      	ldrh	r3, [r3, #18]
 80192ea:	429a      	cmp	r2, r3
 80192ec:	d04b      	beq.n	8019386 <TRACE_TxCpltCallback+0xe6>
 80192ee:	4b2d      	ldr	r3, [pc, #180]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 80192f0:	8adb      	ldrh	r3, [r3, #22]
 80192f2:	2b01      	cmp	r3, #1
 80192f4:	d147      	bne.n	8019386 <TRACE_TxCpltCallback+0xe6>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 80192f6:	4b2b      	ldr	r3, [pc, #172]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 80192f8:	789b      	ldrb	r3, [r3, #2]
 80192fa:	2b01      	cmp	r3, #1
 80192fc:	d117      	bne.n	801932e <TRACE_TxCpltCallback+0x8e>
    {
   		ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 80192fe:	4b29      	ldr	r3, [pc, #164]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 8019300:	881a      	ldrh	r2, [r3, #0]
 8019302:	4b28      	ldr	r3, [pc, #160]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 8019304:	8a1b      	ldrh	r3, [r3, #16]
 8019306:	1ad3      	subs	r3, r2, r3
 8019308:	b29a      	uxth	r2, r3
 801930a:	4b26      	ldr	r3, [pc, #152]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 801930c:	829a      	strh	r2, [r3, #20]
   		ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801930e:	4b25      	ldr	r3, [pc, #148]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 8019310:	2202      	movs	r2, #2
 8019312:	709a      	strb	r2, [r3, #2]
   		ADV_TRACE_Ctx.unchunk_enabled = 0;
 8019314:	4b23      	ldr	r3, [pc, #140]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 8019316:	2200      	movs	r2, #0
 8019318:	801a      	strh	r2, [r3, #0]
      
    	UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
      
    	if (0u == ADV_TRACE_Ctx.TraceSentSize)
 801931a:	4b22      	ldr	r3, [pc, #136]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 801931c:	8a9b      	ldrh	r3, [r3, #20]
 801931e:	2b00      	cmp	r3, #0
 8019320:	d105      	bne.n	801932e <TRACE_TxCpltCallback+0x8e>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8019322:	4b20      	ldr	r3, [pc, #128]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 8019324:	2200      	movs	r2, #0
 8019326:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 8019328:	4b1e      	ldr	r3, [pc, #120]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 801932a:	2200      	movs	r2, #0
 801932c:	821a      	strh	r2, [r3, #16]
      }
    }
    
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801932e:	4b1d      	ldr	r3, [pc, #116]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 8019330:	789b      	ldrb	r3, [r3, #2]
 8019332:	2b00      	cmp	r3, #0
 8019334:	d115      	bne.n	8019362 <TRACE_TxCpltCallback+0xc2>
    {
#endif
      if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8019336:	4b1b      	ldr	r3, [pc, #108]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 8019338:	8a5a      	ldrh	r2, [r3, #18]
 801933a:	4b1a      	ldr	r3, [pc, #104]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 801933c:	8a1b      	ldrh	r3, [r3, #16]
 801933e:	429a      	cmp	r2, r3
 8019340:	d908      	bls.n	8019354 <TRACE_TxCpltCallback+0xb4>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8019342:	4b18      	ldr	r3, [pc, #96]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 8019344:	8a5a      	ldrh	r2, [r3, #18]
 8019346:	4b17      	ldr	r3, [pc, #92]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 8019348:	8a1b      	ldrh	r3, [r3, #16]
 801934a:	1ad3      	subs	r3, r2, r3
 801934c:	b29a      	uxth	r2, r3
 801934e:	4b15      	ldr	r3, [pc, #84]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 8019350:	829a      	strh	r2, [r3, #20]
 8019352:	e006      	b.n	8019362 <TRACE_TxCpltCallback+0xc2>
      }
      else  /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8019354:	4b13      	ldr	r3, [pc, #76]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 8019356:	8a1b      	ldrh	r3, [r3, #16]
 8019358:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 801935c:	b29a      	uxth	r2, r3
 801935e:	4b11      	ldr	r3, [pc, #68]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 8019360:	829a      	strh	r2, [r3, #20]
 8019362:	697b      	ldr	r3, [r7, #20]
 8019364:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019366:	68fb      	ldr	r3, [r7, #12]
 8019368:	f383 8810 	msr	PRIMASK, r3
}
 801936c:	bf00      	nop
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(&ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr], ADV_TRACE_Ctx.TraceSentSize);
 801936e:	4b0e      	ldr	r3, [pc, #56]	; (80193a8 <TRACE_TxCpltCallback+0x108>)
 8019370:	68db      	ldr	r3, [r3, #12]
 8019372:	4a0c      	ldr	r2, [pc, #48]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 8019374:	8a12      	ldrh	r2, [r2, #16]
 8019376:	4611      	mov	r1, r2
 8019378:	4a0c      	ldr	r2, [pc, #48]	; (80193ac <TRACE_TxCpltCallback+0x10c>)
 801937a:	440a      	add	r2, r1
 801937c:	4909      	ldr	r1, [pc, #36]	; (80193a4 <TRACE_TxCpltCallback+0x104>)
 801937e:	8a89      	ldrh	r1, [r1, #20]
 8019380:	4610      	mov	r0, r2
 8019382:	4798      	blx	r3
 8019384:	e00a      	b.n	801939c <TRACE_TxCpltCallback+0xfc>
  }
  else
  {
    UTIL_ADV_TRACE_PostSendHook();      
 8019386:	f7e8 ff17 	bl	80021b8 <UTIL_ADV_TRACE_PostSendHook>
 801938a:	697b      	ldr	r3, [r7, #20]
 801938c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801938e:	68bb      	ldr	r3, [r7, #8]
 8019390:	f383 8810 	msr	PRIMASK, r3
}
 8019394:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    TRACE_UnLock();
 8019396:	f000 f8a7 	bl	80194e8 <TRACE_UnLock>
  }
}
 801939a:	bf00      	nop
 801939c:	bf00      	nop
 801939e:	3718      	adds	r7, #24
 80193a0:	46bd      	mov	sp, r7
 80193a2:	bd80      	pop	{r7, pc}
 80193a4:	20001244 	.word	0x20001244
 80193a8:	0801af40 	.word	0x0801af40
 80193ac:	2000125c 	.word	0x2000125c

080193b0 <TRACE_AllocateBufer>:
  * @param  Size to allocate within fifo
  * @param  Pos position within the fifo
  * @retval write position inside the buffer is -1 no space available.
  */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 80193b0:	b480      	push	{r7}
 80193b2:	b087      	sub	sp, #28
 80193b4:	af00      	add	r7, sp, #0
 80193b6:	4603      	mov	r3, r0
 80193b8:	6039      	str	r1, [r7, #0]
 80193ba:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 80193bc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80193c0:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80193c2:	f3ef 8310 	mrs	r3, PRIMASK
 80193c6:	60fb      	str	r3, [r7, #12]
  return(result);
 80193c8:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80193ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80193cc:	b672      	cpsid	i
}
 80193ce:	bf00      	nop

  if (ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 80193d0:	4b35      	ldr	r3, [pc, #212]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 80193d2:	8a5a      	ldrh	r2, [r3, #18]
 80193d4:	4b34      	ldr	r3, [pc, #208]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 80193d6:	8a1b      	ldrh	r3, [r3, #16]
 80193d8:	429a      	cmp	r2, r3
 80193da:	d11b      	bne.n	8019414 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 80193dc:	4b32      	ldr	r3, [pc, #200]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 80193de:	8a5b      	ldrh	r3, [r3, #18]
 80193e0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 80193e4:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 80193e6:	88fa      	ldrh	r2, [r7, #6]
 80193e8:	8afb      	ldrh	r3, [r7, #22]
 80193ea:	429a      	cmp	r2, r3
 80193ec:	d33a      	bcc.n	8019464 <TRACE_AllocateBufer+0xb4>
 80193ee:	4b2e      	ldr	r3, [pc, #184]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 80193f0:	8a1b      	ldrh	r3, [r3, #16]
 80193f2:	88fa      	ldrh	r2, [r7, #6]
 80193f4:	429a      	cmp	r2, r3
 80193f6:	d235      	bcs.n	8019464 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 80193f8:	4b2b      	ldr	r3, [pc, #172]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 80193fa:	2201      	movs	r2, #1
 80193fc:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 80193fe:	4b2a      	ldr	r3, [pc, #168]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 8019400:	8a5a      	ldrh	r2, [r3, #18]
 8019402:	4b29      	ldr	r3, [pc, #164]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 8019404:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8019406:	4b28      	ldr	r3, [pc, #160]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 8019408:	8a1b      	ldrh	r3, [r3, #16]
 801940a:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801940c:	4b26      	ldr	r3, [pc, #152]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 801940e:	2200      	movs	r2, #0
 8019410:	825a      	strh	r2, [r3, #18]
 8019412:	e027      	b.n	8019464 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8019414:	4b24      	ldr	r3, [pc, #144]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 8019416:	8a5a      	ldrh	r2, [r3, #18]
 8019418:	4b23      	ldr	r3, [pc, #140]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 801941a:	8a1b      	ldrh	r3, [r3, #16]
 801941c:	429a      	cmp	r2, r3
 801941e:	d91b      	bls.n	8019458 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8019420:	4b21      	ldr	r3, [pc, #132]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 8019422:	8a5b      	ldrh	r3, [r3, #18]
 8019424:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8019428:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801942a:	88fa      	ldrh	r2, [r7, #6]
 801942c:	8afb      	ldrh	r3, [r7, #22]
 801942e:	429a      	cmp	r2, r3
 8019430:	d318      	bcc.n	8019464 <TRACE_AllocateBufer+0xb4>
 8019432:	4b1d      	ldr	r3, [pc, #116]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 8019434:	8a1b      	ldrh	r3, [r3, #16]
 8019436:	88fa      	ldrh	r2, [r7, #6]
 8019438:	429a      	cmp	r2, r3
 801943a:	d213      	bcs.n	8019464 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801943c:	4b1a      	ldr	r3, [pc, #104]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 801943e:	2201      	movs	r2, #1
 8019440:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8019442:	4b19      	ldr	r3, [pc, #100]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 8019444:	8a5a      	ldrh	r2, [r3, #18]
 8019446:	4b18      	ldr	r3, [pc, #96]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 8019448:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801944a:	4b17      	ldr	r3, [pc, #92]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 801944c:	8a1b      	ldrh	r3, [r3, #16]
 801944e:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8019450:	4b15      	ldr	r3, [pc, #84]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 8019452:	2200      	movs	r2, #0
 8019454:	825a      	strh	r2, [r3, #18]
 8019456:	e005      	b.n	8019464 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 8019458:	4b13      	ldr	r3, [pc, #76]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 801945a:	8a1a      	ldrh	r2, [r3, #16]
 801945c:	4b12      	ldr	r3, [pc, #72]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 801945e:	8a5b      	ldrh	r3, [r3, #18]
 8019460:	1ad3      	subs	r3, r2, r3
 8019462:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }
  
  if (freesize > Size)
 8019464:	8afa      	ldrh	r2, [r7, #22]
 8019466:	88fb      	ldrh	r3, [r7, #6]
 8019468:	429a      	cmp	r2, r3
 801946a:	d90f      	bls.n	801948c <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801946c:	4b0e      	ldr	r3, [pc, #56]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 801946e:	8a5a      	ldrh	r2, [r3, #18]
 8019470:	683b      	ldr	r3, [r7, #0]
 8019472:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8019474:	4b0c      	ldr	r3, [pc, #48]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 8019476:	8a5a      	ldrh	r2, [r3, #18]
 8019478:	88fb      	ldrh	r3, [r7, #6]
 801947a:	4413      	add	r3, r2
 801947c:	b29b      	uxth	r3, r3
 801947e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8019482:	b29a      	uxth	r2, r3
 8019484:	4b08      	ldr	r3, [pc, #32]	; (80194a8 <TRACE_AllocateBufer+0xf8>)
 8019486:	825a      	strh	r2, [r3, #18]
    ret = 0;
 8019488:	2300      	movs	r3, #0
 801948a:	82bb      	strh	r3, [r7, #20]
 801948c:	693b      	ldr	r3, [r7, #16]
 801948e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019490:	68bb      	ldr	r3, [r7, #8]
 8019492:	f383 8810 	msr	PRIMASK, r3
}
 8019496:	bf00      	nop
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_AllocateBufer(%d-%d::%d-%d)--\n",freesize - Size, Size, ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceWrPtr);
#endif
  }

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  return ret;
 8019498:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801949c:	4618      	mov	r0, r3
 801949e:	371c      	adds	r7, #28
 80194a0:	46bd      	mov	sp, r7
 80194a2:	bc80      	pop	{r7}
 80194a4:	4770      	bx	lr
 80194a6:	bf00      	nop
 80194a8:	20001244 	.word	0x20001244

080194ac <TRACE_Lock>:
/**
  * @brief  Lock the trace buffer.
  * @retval None.
  */
static void TRACE_Lock(void)
{
 80194ac:	b480      	push	{r7}
 80194ae:	b085      	sub	sp, #20
 80194b0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80194b2:	f3ef 8310 	mrs	r3, PRIMASK
 80194b6:	607b      	str	r3, [r7, #4]
  return(result);
 80194b8:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80194ba:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80194bc:	b672      	cpsid	i
}
 80194be:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 80194c0:	4b08      	ldr	r3, [pc, #32]	; (80194e4 <TRACE_Lock+0x38>)
 80194c2:	8adb      	ldrh	r3, [r3, #22]
 80194c4:	3301      	adds	r3, #1
 80194c6:	b29a      	uxth	r2, r3
 80194c8:	4b06      	ldr	r3, [pc, #24]	; (80194e4 <TRACE_Lock+0x38>)
 80194ca:	82da      	strh	r2, [r3, #22]
 80194cc:	68fb      	ldr	r3, [r7, #12]
 80194ce:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80194d0:	68bb      	ldr	r3, [r7, #8]
 80194d2:	f383 8810 	msr	PRIMASK, r3
}
 80194d6:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 80194d8:	bf00      	nop
 80194da:	3714      	adds	r7, #20
 80194dc:	46bd      	mov	sp, r7
 80194de:	bc80      	pop	{r7}
 80194e0:	4770      	bx	lr
 80194e2:	bf00      	nop
 80194e4:	20001244 	.word	0x20001244

080194e8 <TRACE_UnLock>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static void TRACE_UnLock(void)
{
 80194e8:	b480      	push	{r7}
 80194ea:	b085      	sub	sp, #20
 80194ec:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80194ee:	f3ef 8310 	mrs	r3, PRIMASK
 80194f2:	607b      	str	r3, [r7, #4]
  return(result);
 80194f4:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80194f6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80194f8:	b672      	cpsid	i
}
 80194fa:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 80194fc:	4b08      	ldr	r3, [pc, #32]	; (8019520 <TRACE_UnLock+0x38>)
 80194fe:	8adb      	ldrh	r3, [r3, #22]
 8019500:	3b01      	subs	r3, #1
 8019502:	b29a      	uxth	r2, r3
 8019504:	4b06      	ldr	r3, [pc, #24]	; (8019520 <TRACE_UnLock+0x38>)
 8019506:	82da      	strh	r2, [r3, #22]
 8019508:	68fb      	ldr	r3, [r7, #12]
 801950a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801950c:	68bb      	ldr	r3, [r7, #8]
 801950e:	f383 8810 	msr	PRIMASK, r3
}
 8019512:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8019514:	bf00      	nop
 8019516:	3714      	adds	r7, #20
 8019518:	46bd      	mov	sp, r7
 801951a:	bc80      	pop	{r7}
 801951c:	4770      	bx	lr
 801951e:	bf00      	nop
 8019520:	20001244 	.word	0x20001244

08019524 <TRACE_IsLocked>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static uint32_t TRACE_IsLocked(void)
{
 8019524:	b480      	push	{r7}
 8019526:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 8019528:	4b05      	ldr	r3, [pc, #20]	; (8019540 <TRACE_IsLocked+0x1c>)
 801952a:	8adb      	ldrh	r3, [r3, #22]
 801952c:	2b00      	cmp	r3, #0
 801952e:	bf14      	ite	ne
 8019530:	2301      	movne	r3, #1
 8019532:	2300      	moveq	r3, #0
 8019534:	b2db      	uxtb	r3, r3
}
 8019536:	4618      	mov	r0, r3
 8019538:	46bd      	mov	sp, r7
 801953a:	bc80      	pop	{r7}
 801953c:	4770      	bx	lr
 801953e:	bf00      	nop
 8019540:	20001244 	.word	0x20001244

08019544 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8019544:	b480      	push	{r7}
 8019546:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8019548:	4b04      	ldr	r3, [pc, #16]	; (801955c <UTIL_LPM_Init+0x18>)
 801954a:	2200      	movs	r2, #0
 801954c:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801954e:	4b04      	ldr	r3, [pc, #16]	; (8019560 <UTIL_LPM_Init+0x1c>)
 8019550:	2200      	movs	r2, #0
 8019552:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8019554:	bf00      	nop
 8019556:	46bd      	mov	sp, r7
 8019558:	bc80      	pop	{r7}
 801955a:	4770      	bx	lr
 801955c:	2000155c 	.word	0x2000155c
 8019560:	20001560 	.word	0x20001560

08019564 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8019564:	b480      	push	{r7}
 8019566:	b087      	sub	sp, #28
 8019568:	af00      	add	r7, sp, #0
 801956a:	6078      	str	r0, [r7, #4]
 801956c:	460b      	mov	r3, r1
 801956e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019570:	f3ef 8310 	mrs	r3, PRIMASK
 8019574:	613b      	str	r3, [r7, #16]
  return(result);
 8019576:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8019578:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801957a:	b672      	cpsid	i
}
 801957c:	bf00      	nop
  
  switch( state )
 801957e:	78fb      	ldrb	r3, [r7, #3]
 8019580:	2b00      	cmp	r3, #0
 8019582:	d008      	beq.n	8019596 <UTIL_LPM_SetStopMode+0x32>
 8019584:	2b01      	cmp	r3, #1
 8019586:	d10e      	bne.n	80195a6 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8019588:	4b0d      	ldr	r3, [pc, #52]	; (80195c0 <UTIL_LPM_SetStopMode+0x5c>)
 801958a:	681a      	ldr	r2, [r3, #0]
 801958c:	687b      	ldr	r3, [r7, #4]
 801958e:	4313      	orrs	r3, r2
 8019590:	4a0b      	ldr	r2, [pc, #44]	; (80195c0 <UTIL_LPM_SetStopMode+0x5c>)
 8019592:	6013      	str	r3, [r2, #0]
      break;
 8019594:	e008      	b.n	80195a8 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 8019596:	687b      	ldr	r3, [r7, #4]
 8019598:	43da      	mvns	r2, r3
 801959a:	4b09      	ldr	r3, [pc, #36]	; (80195c0 <UTIL_LPM_SetStopMode+0x5c>)
 801959c:	681b      	ldr	r3, [r3, #0]
 801959e:	4013      	ands	r3, r2
 80195a0:	4a07      	ldr	r2, [pc, #28]	; (80195c0 <UTIL_LPM_SetStopMode+0x5c>)
 80195a2:	6013      	str	r3, [r2, #0]
      break;
 80195a4:	e000      	b.n	80195a8 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 80195a6:	bf00      	nop
 80195a8:	697b      	ldr	r3, [r7, #20]
 80195aa:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80195ac:	68fb      	ldr	r3, [r7, #12]
 80195ae:	f383 8810 	msr	PRIMASK, r3
}
 80195b2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 80195b4:	bf00      	nop
 80195b6:	371c      	adds	r7, #28
 80195b8:	46bd      	mov	sp, r7
 80195ba:	bc80      	pop	{r7}
 80195bc:	4770      	bx	lr
 80195be:	bf00      	nop
 80195c0:	2000155c 	.word	0x2000155c

080195c4 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 80195c4:	b480      	push	{r7}
 80195c6:	b087      	sub	sp, #28
 80195c8:	af00      	add	r7, sp, #0
 80195ca:	6078      	str	r0, [r7, #4]
 80195cc:	460b      	mov	r3, r1
 80195ce:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80195d0:	f3ef 8310 	mrs	r3, PRIMASK
 80195d4:	613b      	str	r3, [r7, #16]
  return(result);
 80195d6:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 80195d8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80195da:	b672      	cpsid	i
}
 80195dc:	bf00      	nop
  
  switch(state)
 80195de:	78fb      	ldrb	r3, [r7, #3]
 80195e0:	2b00      	cmp	r3, #0
 80195e2:	d008      	beq.n	80195f6 <UTIL_LPM_SetOffMode+0x32>
 80195e4:	2b01      	cmp	r3, #1
 80195e6:	d10e      	bne.n	8019606 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 80195e8:	4b0d      	ldr	r3, [pc, #52]	; (8019620 <UTIL_LPM_SetOffMode+0x5c>)
 80195ea:	681a      	ldr	r2, [r3, #0]
 80195ec:	687b      	ldr	r3, [r7, #4]
 80195ee:	4313      	orrs	r3, r2
 80195f0:	4a0b      	ldr	r2, [pc, #44]	; (8019620 <UTIL_LPM_SetOffMode+0x5c>)
 80195f2:	6013      	str	r3, [r2, #0]
      break;
 80195f4:	e008      	b.n	8019608 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 80195f6:	687b      	ldr	r3, [r7, #4]
 80195f8:	43da      	mvns	r2, r3
 80195fa:	4b09      	ldr	r3, [pc, #36]	; (8019620 <UTIL_LPM_SetOffMode+0x5c>)
 80195fc:	681b      	ldr	r3, [r3, #0]
 80195fe:	4013      	ands	r3, r2
 8019600:	4a07      	ldr	r2, [pc, #28]	; (8019620 <UTIL_LPM_SetOffMode+0x5c>)
 8019602:	6013      	str	r3, [r2, #0]
      break;
 8019604:	e000      	b.n	8019608 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8019606:	bf00      	nop
 8019608:	697b      	ldr	r3, [r7, #20]
 801960a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801960c:	68fb      	ldr	r3, [r7, #12]
 801960e:	f383 8810 	msr	PRIMASK, r3
}
 8019612:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8019614:	bf00      	nop
 8019616:	371c      	adds	r7, #28
 8019618:	46bd      	mov	sp, r7
 801961a:	bc80      	pop	{r7}
 801961c:	4770      	bx	lr
 801961e:	bf00      	nop
 8019620:	20001560 	.word	0x20001560

08019624 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 8019624:	b580      	push	{r7, lr}
 8019626:	b084      	sub	sp, #16
 8019628:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801962a:	f3ef 8310 	mrs	r3, PRIMASK
 801962e:	60bb      	str	r3, [r7, #8]
  return(result);
 8019630:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 8019632:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8019634:	b672      	cpsid	i
}
 8019636:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 8019638:	4b12      	ldr	r3, [pc, #72]	; (8019684 <UTIL_LPM_EnterLowPower+0x60>)
 801963a:	681b      	ldr	r3, [r3, #0]
 801963c:	2b00      	cmp	r3, #0
 801963e:	d006      	beq.n	801964e <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 8019640:	4b11      	ldr	r3, [pc, #68]	; (8019688 <UTIL_LPM_EnterLowPower+0x64>)
 8019642:	681b      	ldr	r3, [r3, #0]
 8019644:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 8019646:	4b10      	ldr	r3, [pc, #64]	; (8019688 <UTIL_LPM_EnterLowPower+0x64>)
 8019648:	685b      	ldr	r3, [r3, #4]
 801964a:	4798      	blx	r3
 801964c:	e010      	b.n	8019670 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801964e:	4b0f      	ldr	r3, [pc, #60]	; (801968c <UTIL_LPM_EnterLowPower+0x68>)
 8019650:	681b      	ldr	r3, [r3, #0]
 8019652:	2b00      	cmp	r3, #0
 8019654:	d006      	beq.n	8019664 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 8019656:	4b0c      	ldr	r3, [pc, #48]	; (8019688 <UTIL_LPM_EnterLowPower+0x64>)
 8019658:	689b      	ldr	r3, [r3, #8]
 801965a:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801965c:	4b0a      	ldr	r3, [pc, #40]	; (8019688 <UTIL_LPM_EnterLowPower+0x64>)
 801965e:	68db      	ldr	r3, [r3, #12]
 8019660:	4798      	blx	r3
 8019662:	e005      	b.n	8019670 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 8019664:	4b08      	ldr	r3, [pc, #32]	; (8019688 <UTIL_LPM_EnterLowPower+0x64>)
 8019666:	691b      	ldr	r3, [r3, #16]
 8019668:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801966a:	4b07      	ldr	r3, [pc, #28]	; (8019688 <UTIL_LPM_EnterLowPower+0x64>)
 801966c:	695b      	ldr	r3, [r3, #20]
 801966e:	4798      	blx	r3
 8019670:	68fb      	ldr	r3, [r7, #12]
 8019672:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019674:	687b      	ldr	r3, [r7, #4]
 8019676:	f383 8810 	msr	PRIMASK, r3
}
 801967a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801967c:	bf00      	nop
 801967e:	3710      	adds	r7, #16
 8019680:	46bd      	mov	sp, r7
 8019682:	bd80      	pop	{r7, pc}
 8019684:	2000155c 	.word	0x2000155c
 8019688:	0801aee8 	.word	0x0801aee8
 801968c:	20001560 	.word	0x20001560

08019690 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 8019690:	b480      	push	{r7}
 8019692:	b087      	sub	sp, #28
 8019694:	af00      	add	r7, sp, #0
 8019696:	60f8      	str	r0, [r7, #12]
 8019698:	60b9      	str	r1, [r7, #8]
 801969a:	4613      	mov	r3, r2
 801969c:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801969e:	68fb      	ldr	r3, [r7, #12]
 80196a0:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 80196a2:	68bb      	ldr	r3, [r7, #8]
 80196a4:	613b      	str	r3, [r7, #16]

  while( size-- )
 80196a6:	e007      	b.n	80196b8 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 80196a8:	693a      	ldr	r2, [r7, #16]
 80196aa:	1c53      	adds	r3, r2, #1
 80196ac:	613b      	str	r3, [r7, #16]
 80196ae:	697b      	ldr	r3, [r7, #20]
 80196b0:	1c59      	adds	r1, r3, #1
 80196b2:	6179      	str	r1, [r7, #20]
 80196b4:	7812      	ldrb	r2, [r2, #0]
 80196b6:	701a      	strb	r2, [r3, #0]
  while( size-- )
 80196b8:	88fb      	ldrh	r3, [r7, #6]
 80196ba:	1e5a      	subs	r2, r3, #1
 80196bc:	80fa      	strh	r2, [r7, #6]
 80196be:	2b00      	cmp	r3, #0
 80196c0:	d1f2      	bne.n	80196a8 <UTIL_MEM_cpy_8+0x18>
    }
}
 80196c2:	bf00      	nop
 80196c4:	bf00      	nop
 80196c6:	371c      	adds	r7, #28
 80196c8:	46bd      	mov	sp, r7
 80196ca:	bc80      	pop	{r7}
 80196cc:	4770      	bx	lr

080196ce <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 80196ce:	b480      	push	{r7}
 80196d0:	b085      	sub	sp, #20
 80196d2:	af00      	add	r7, sp, #0
 80196d4:	6078      	str	r0, [r7, #4]
 80196d6:	460b      	mov	r3, r1
 80196d8:	70fb      	strb	r3, [r7, #3]
 80196da:	4613      	mov	r3, r2
 80196dc:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 80196de:	687b      	ldr	r3, [r7, #4]
 80196e0:	60fb      	str	r3, [r7, #12]
  while( size-- )
 80196e2:	e004      	b.n	80196ee <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 80196e4:	68fb      	ldr	r3, [r7, #12]
 80196e6:	1c5a      	adds	r2, r3, #1
 80196e8:	60fa      	str	r2, [r7, #12]
 80196ea:	78fa      	ldrb	r2, [r7, #3]
 80196ec:	701a      	strb	r2, [r3, #0]
  while( size-- )
 80196ee:	883b      	ldrh	r3, [r7, #0]
 80196f0:	1e5a      	subs	r2, r3, #1
 80196f2:	803a      	strh	r2, [r7, #0]
 80196f4:	2b00      	cmp	r3, #0
 80196f6:	d1f5      	bne.n	80196e4 <UTIL_MEM_set_8+0x16>
  }
}
 80196f8:	bf00      	nop
 80196fa:	bf00      	nop
 80196fc:	3714      	adds	r7, #20
 80196fe:	46bd      	mov	sp, r7
 8019700:	bc80      	pop	{r7}
 8019702:	4770      	bx	lr

08019704 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8019704:	b580      	push	{r7, lr}
 8019706:	b08c      	sub	sp, #48	; 0x30
 8019708:	af00      	add	r7, sp, #0
 801970a:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801970c:	4b67      	ldr	r3, [pc, #412]	; (80198ac <UTIL_SEQ_Run+0x1a8>)
 801970e:	681b      	ldr	r3, [r3, #0]
 8019710:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 8019712:	4b66      	ldr	r3, [pc, #408]	; (80198ac <UTIL_SEQ_Run+0x1a8>)
 8019714:	681a      	ldr	r2, [r3, #0]
 8019716:	687b      	ldr	r3, [r7, #4]
 8019718:	4013      	ands	r3, r2
 801971a:	4a64      	ldr	r2, [pc, #400]	; (80198ac <UTIL_SEQ_Run+0x1a8>)
 801971c:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 801971e:	e083      	b.n	8019828 <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 8019720:	2300      	movs	r3, #0
 8019722:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8019724:	e002      	b.n	801972c <UTIL_SEQ_Run+0x28>
    {
      counter++;
 8019726:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019728:	3301      	adds	r3, #1
 801972a:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 801972c:	4a60      	ldr	r2, [pc, #384]	; (80198b0 <UTIL_SEQ_Run+0x1ac>)
 801972e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019730:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8019734:	4b5f      	ldr	r3, [pc, #380]	; (80198b4 <UTIL_SEQ_Run+0x1b0>)
 8019736:	681b      	ldr	r3, [r3, #0]
 8019738:	401a      	ands	r2, r3
 801973a:	4b5c      	ldr	r3, [pc, #368]	; (80198ac <UTIL_SEQ_Run+0x1a8>)
 801973c:	681b      	ldr	r3, [r3, #0]
 801973e:	4013      	ands	r3, r2
 8019740:	2b00      	cmp	r3, #0
 8019742:	d0f0      	beq.n	8019726 <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 8019744:	4a5a      	ldr	r2, [pc, #360]	; (80198b0 <UTIL_SEQ_Run+0x1ac>)
 8019746:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019748:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801974c:	4b59      	ldr	r3, [pc, #356]	; (80198b4 <UTIL_SEQ_Run+0x1b0>)
 801974e:	681b      	ldr	r3, [r3, #0]
 8019750:	401a      	ands	r2, r3
 8019752:	4b56      	ldr	r3, [pc, #344]	; (80198ac <UTIL_SEQ_Run+0x1a8>)
 8019754:	681b      	ldr	r3, [r3, #0]
 8019756:	4013      	ands	r3, r2
 8019758:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801975a:	4a55      	ldr	r2, [pc, #340]	; (80198b0 <UTIL_SEQ_Run+0x1ac>)
 801975c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801975e:	00db      	lsls	r3, r3, #3
 8019760:	4413      	add	r3, r2
 8019762:	685a      	ldr	r2, [r3, #4]
 8019764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019766:	4013      	ands	r3, r2
 8019768:	2b00      	cmp	r3, #0
 801976a:	d106      	bne.n	801977a <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801976c:	4a50      	ldr	r2, [pc, #320]	; (80198b0 <UTIL_SEQ_Run+0x1ac>)
 801976e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019770:	00db      	lsls	r3, r3, #3
 8019772:	4413      	add	r3, r2
 8019774:	f04f 32ff 	mov.w	r2, #4294967295
 8019778:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801977a:	4a4d      	ldr	r2, [pc, #308]	; (80198b0 <UTIL_SEQ_Run+0x1ac>)
 801977c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801977e:	00db      	lsls	r3, r3, #3
 8019780:	4413      	add	r3, r2
 8019782:	685a      	ldr	r2, [r3, #4]
 8019784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019786:	4013      	ands	r3, r2
 8019788:	4618      	mov	r0, r3
 801978a:	f000 f8f9 	bl	8019980 <SEQ_BitPosition>
 801978e:	4603      	mov	r3, r0
 8019790:	461a      	mov	r2, r3
 8019792:	4b49      	ldr	r3, [pc, #292]	; (80198b8 <UTIL_SEQ_Run+0x1b4>)
 8019794:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8019796:	4a46      	ldr	r2, [pc, #280]	; (80198b0 <UTIL_SEQ_Run+0x1ac>)
 8019798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801979a:	00db      	lsls	r3, r3, #3
 801979c:	4413      	add	r3, r2
 801979e:	685a      	ldr	r2, [r3, #4]
 80197a0:	4b45      	ldr	r3, [pc, #276]	; (80198b8 <UTIL_SEQ_Run+0x1b4>)
 80197a2:	681b      	ldr	r3, [r3, #0]
 80197a4:	2101      	movs	r1, #1
 80197a6:	fa01 f303 	lsl.w	r3, r1, r3
 80197aa:	43db      	mvns	r3, r3
 80197ac:	401a      	ands	r2, r3
 80197ae:	4940      	ldr	r1, [pc, #256]	; (80198b0 <UTIL_SEQ_Run+0x1ac>)
 80197b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80197b2:	00db      	lsls	r3, r3, #3
 80197b4:	440b      	add	r3, r1
 80197b6:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80197b8:	f3ef 8310 	mrs	r3, PRIMASK
 80197bc:	61bb      	str	r3, [r7, #24]
  return(result);
 80197be:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80197c0:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 80197c2:	b672      	cpsid	i
}
 80197c4:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 80197c6:	4b3c      	ldr	r3, [pc, #240]	; (80198b8 <UTIL_SEQ_Run+0x1b4>)
 80197c8:	681b      	ldr	r3, [r3, #0]
 80197ca:	2201      	movs	r2, #1
 80197cc:	fa02 f303 	lsl.w	r3, r2, r3
 80197d0:	43da      	mvns	r2, r3
 80197d2:	4b3a      	ldr	r3, [pc, #232]	; (80198bc <UTIL_SEQ_Run+0x1b8>)
 80197d4:	681b      	ldr	r3, [r3, #0]
 80197d6:	4013      	ands	r3, r2
 80197d8:	4a38      	ldr	r2, [pc, #224]	; (80198bc <UTIL_SEQ_Run+0x1b8>)
 80197da:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 80197dc:	2302      	movs	r3, #2
 80197de:	62fb      	str	r3, [r7, #44]	; 0x2c
 80197e0:	e013      	b.n	801980a <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 80197e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80197e4:	3b01      	subs	r3, #1
 80197e6:	4a32      	ldr	r2, [pc, #200]	; (80198b0 <UTIL_SEQ_Run+0x1ac>)
 80197e8:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 80197ec:	4b32      	ldr	r3, [pc, #200]	; (80198b8 <UTIL_SEQ_Run+0x1b4>)
 80197ee:	681b      	ldr	r3, [r3, #0]
 80197f0:	2201      	movs	r2, #1
 80197f2:	fa02 f303 	lsl.w	r3, r2, r3
 80197f6:	43da      	mvns	r2, r3
 80197f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80197fa:	3b01      	subs	r3, #1
 80197fc:	400a      	ands	r2, r1
 80197fe:	492c      	ldr	r1, [pc, #176]	; (80198b0 <UTIL_SEQ_Run+0x1ac>)
 8019800:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8019804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019806:	3b01      	subs	r3, #1
 8019808:	62fb      	str	r3, [r7, #44]	; 0x2c
 801980a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801980c:	2b00      	cmp	r3, #0
 801980e:	d1e8      	bne.n	80197e2 <UTIL_SEQ_Run+0xde>
 8019810:	6a3b      	ldr	r3, [r7, #32]
 8019812:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019814:	697b      	ldr	r3, [r7, #20]
 8019816:	f383 8810 	msr	PRIMASK, r3
}
 801981a:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801981c:	4b26      	ldr	r3, [pc, #152]	; (80198b8 <UTIL_SEQ_Run+0x1b4>)
 801981e:	681b      	ldr	r3, [r3, #0]
 8019820:	4a27      	ldr	r2, [pc, #156]	; (80198c0 <UTIL_SEQ_Run+0x1bc>)
 8019822:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8019826:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8019828:	4b24      	ldr	r3, [pc, #144]	; (80198bc <UTIL_SEQ_Run+0x1b8>)
 801982a:	681a      	ldr	r2, [r3, #0]
 801982c:	4b21      	ldr	r3, [pc, #132]	; (80198b4 <UTIL_SEQ_Run+0x1b0>)
 801982e:	681b      	ldr	r3, [r3, #0]
 8019830:	401a      	ands	r2, r3
 8019832:	4b1e      	ldr	r3, [pc, #120]	; (80198ac <UTIL_SEQ_Run+0x1a8>)
 8019834:	681b      	ldr	r3, [r3, #0]
 8019836:	4013      	ands	r3, r2
 8019838:	2b00      	cmp	r3, #0
 801983a:	d007      	beq.n	801984c <UTIL_SEQ_Run+0x148>
 801983c:	4b21      	ldr	r3, [pc, #132]	; (80198c4 <UTIL_SEQ_Run+0x1c0>)
 801983e:	681a      	ldr	r2, [r3, #0]
 8019840:	4b21      	ldr	r3, [pc, #132]	; (80198c8 <UTIL_SEQ_Run+0x1c4>)
 8019842:	681b      	ldr	r3, [r3, #0]
 8019844:	4013      	ands	r3, r2
 8019846:	2b00      	cmp	r3, #0
 8019848:	f43f af6a 	beq.w	8019720 <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801984c:	4b1a      	ldr	r3, [pc, #104]	; (80198b8 <UTIL_SEQ_Run+0x1b4>)
 801984e:	f04f 32ff 	mov.w	r2, #4294967295
 8019852:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 8019854:	f000 f888 	bl	8019968 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019858:	f3ef 8310 	mrs	r3, PRIMASK
 801985c:	613b      	str	r3, [r7, #16]
  return(result);
 801985e:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 8019860:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8019862:	b672      	cpsid	i
}
 8019864:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 8019866:	4b15      	ldr	r3, [pc, #84]	; (80198bc <UTIL_SEQ_Run+0x1b8>)
 8019868:	681a      	ldr	r2, [r3, #0]
 801986a:	4b12      	ldr	r3, [pc, #72]	; (80198b4 <UTIL_SEQ_Run+0x1b0>)
 801986c:	681b      	ldr	r3, [r3, #0]
 801986e:	401a      	ands	r2, r3
 8019870:	4b0e      	ldr	r3, [pc, #56]	; (80198ac <UTIL_SEQ_Run+0x1a8>)
 8019872:	681b      	ldr	r3, [r3, #0]
 8019874:	4013      	ands	r3, r2
 8019876:	2b00      	cmp	r3, #0
 8019878:	d108      	bne.n	801988c <UTIL_SEQ_Run+0x188>
 801987a:	4b12      	ldr	r3, [pc, #72]	; (80198c4 <UTIL_SEQ_Run+0x1c0>)
 801987c:	681a      	ldr	r2, [r3, #0]
 801987e:	4b12      	ldr	r3, [pc, #72]	; (80198c8 <UTIL_SEQ_Run+0x1c4>)
 8019880:	681b      	ldr	r3, [r3, #0]
 8019882:	4013      	ands	r3, r2
 8019884:	2b00      	cmp	r3, #0
 8019886:	d101      	bne.n	801988c <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 8019888:	f7e8 fbb4 	bl	8001ff4 <UTIL_SEQ_Idle>
 801988c:	69fb      	ldr	r3, [r7, #28]
 801988e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019890:	68fb      	ldr	r3, [r7, #12]
 8019892:	f383 8810 	msr	PRIMASK, r3
}
 8019896:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 8019898:	f000 f86c 	bl	8019974 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801989c:	4a03      	ldr	r2, [pc, #12]	; (80198ac <UTIL_SEQ_Run+0x1a8>)
 801989e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80198a0:	6013      	str	r3, [r2, #0]

  return;
 80198a2:	bf00      	nop
}
 80198a4:	3730      	adds	r7, #48	; 0x30
 80198a6:	46bd      	mov	sp, r7
 80198a8:	bd80      	pop	{r7, pc}
 80198aa:	bf00      	nop
 80198ac:	2000019c 	.word	0x2000019c
 80198b0:	200015f4 	.word	0x200015f4
 80198b4:	20000198 	.word	0x20000198
 80198b8:	20001570 	.word	0x20001570
 80198bc:	20001564 	.word	0x20001564
 80198c0:	20001574 	.word	0x20001574
 80198c4:	20001568 	.word	0x20001568
 80198c8:	2000156c 	.word	0x2000156c

080198cc <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 80198cc:	b580      	push	{r7, lr}
 80198ce:	b088      	sub	sp, #32
 80198d0:	af00      	add	r7, sp, #0
 80198d2:	60f8      	str	r0, [r7, #12]
 80198d4:	60b9      	str	r1, [r7, #8]
 80198d6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80198d8:	f3ef 8310 	mrs	r3, PRIMASK
 80198dc:	617b      	str	r3, [r7, #20]
  return(result);
 80198de:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 80198e0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80198e2:	b672      	cpsid	i
}
 80198e4:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 80198e6:	68f8      	ldr	r0, [r7, #12]
 80198e8:	f000 f84a 	bl	8019980 <SEQ_BitPosition>
 80198ec:	4603      	mov	r3, r0
 80198ee:	4619      	mov	r1, r3
 80198f0:	4a06      	ldr	r2, [pc, #24]	; (801990c <UTIL_SEQ_RegTask+0x40>)
 80198f2:	687b      	ldr	r3, [r7, #4]
 80198f4:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 80198f8:	69fb      	ldr	r3, [r7, #28]
 80198fa:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80198fc:	69bb      	ldr	r3, [r7, #24]
 80198fe:	f383 8810 	msr	PRIMASK, r3
}
 8019902:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8019904:	bf00      	nop
}
 8019906:	3720      	adds	r7, #32
 8019908:	46bd      	mov	sp, r7
 801990a:	bd80      	pop	{r7, pc}
 801990c:	20001574 	.word	0x20001574

08019910 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 8019910:	b480      	push	{r7}
 8019912:	b087      	sub	sp, #28
 8019914:	af00      	add	r7, sp, #0
 8019916:	6078      	str	r0, [r7, #4]
 8019918:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801991a:	f3ef 8310 	mrs	r3, PRIMASK
 801991e:	60fb      	str	r3, [r7, #12]
  return(result);
 8019920:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8019922:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8019924:	b672      	cpsid	i
}
 8019926:	bf00      	nop

  TaskSet |= TaskId_bm;
 8019928:	4b0d      	ldr	r3, [pc, #52]	; (8019960 <UTIL_SEQ_SetTask+0x50>)
 801992a:	681a      	ldr	r2, [r3, #0]
 801992c:	687b      	ldr	r3, [r7, #4]
 801992e:	4313      	orrs	r3, r2
 8019930:	4a0b      	ldr	r2, [pc, #44]	; (8019960 <UTIL_SEQ_SetTask+0x50>)
 8019932:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 8019934:	4a0b      	ldr	r2, [pc, #44]	; (8019964 <UTIL_SEQ_SetTask+0x54>)
 8019936:	683b      	ldr	r3, [r7, #0]
 8019938:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801993c:	687b      	ldr	r3, [r7, #4]
 801993e:	431a      	orrs	r2, r3
 8019940:	4908      	ldr	r1, [pc, #32]	; (8019964 <UTIL_SEQ_SetTask+0x54>)
 8019942:	683b      	ldr	r3, [r7, #0]
 8019944:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 8019948:	697b      	ldr	r3, [r7, #20]
 801994a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801994c:	693b      	ldr	r3, [r7, #16]
 801994e:	f383 8810 	msr	PRIMASK, r3
}
 8019952:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 8019954:	bf00      	nop
}
 8019956:	371c      	adds	r7, #28
 8019958:	46bd      	mov	sp, r7
 801995a:	bc80      	pop	{r7}
 801995c:	4770      	bx	lr
 801995e:	bf00      	nop
 8019960:	20001564 	.word	0x20001564
 8019964:	200015f4 	.word	0x200015f4

08019968 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 8019968:	b480      	push	{r7}
 801996a:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801996c:	bf00      	nop
}
 801996e:	46bd      	mov	sp, r7
 8019970:	bc80      	pop	{r7}
 8019972:	4770      	bx	lr

08019974 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8019974:	b480      	push	{r7}
 8019976:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8019978:	bf00      	nop
}
 801997a:	46bd      	mov	sp, r7
 801997c:	bc80      	pop	{r7}
 801997e:	4770      	bx	lr

08019980 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8019980:	b480      	push	{r7}
 8019982:	b085      	sub	sp, #20
 8019984:	af00      	add	r7, sp, #0
 8019986:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 8019988:	2300      	movs	r3, #0
 801998a:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 801998c:	687b      	ldr	r3, [r7, #4]
 801998e:	0c1b      	lsrs	r3, r3, #16
 8019990:	041b      	lsls	r3, r3, #16
 8019992:	2b00      	cmp	r3, #0
 8019994:	d104      	bne.n	80199a0 <SEQ_BitPosition+0x20>
 8019996:	2310      	movs	r3, #16
 8019998:	73fb      	strb	r3, [r7, #15]
 801999a:	687b      	ldr	r3, [r7, #4]
 801999c:	041b      	lsls	r3, r3, #16
 801999e:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 80199a0:	687b      	ldr	r3, [r7, #4]
 80199a2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 80199a6:	2b00      	cmp	r3, #0
 80199a8:	d105      	bne.n	80199b6 <SEQ_BitPosition+0x36>
 80199aa:	7bfb      	ldrb	r3, [r7, #15]
 80199ac:	3308      	adds	r3, #8
 80199ae:	73fb      	strb	r3, [r7, #15]
 80199b0:	687b      	ldr	r3, [r7, #4]
 80199b2:	021b      	lsls	r3, r3, #8
 80199b4:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 80199b6:	687b      	ldr	r3, [r7, #4]
 80199b8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80199bc:	2b00      	cmp	r3, #0
 80199be:	d105      	bne.n	80199cc <SEQ_BitPosition+0x4c>
 80199c0:	7bfb      	ldrb	r3, [r7, #15]
 80199c2:	3304      	adds	r3, #4
 80199c4:	73fb      	strb	r3, [r7, #15]
 80199c6:	687b      	ldr	r3, [r7, #4]
 80199c8:	011b      	lsls	r3, r3, #4
 80199ca:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 80199cc:	687b      	ldr	r3, [r7, #4]
 80199ce:	0f1b      	lsrs	r3, r3, #28
 80199d0:	4a06      	ldr	r2, [pc, #24]	; (80199ec <SEQ_BitPosition+0x6c>)
 80199d2:	5cd2      	ldrb	r2, [r2, r3]
 80199d4:	7bfb      	ldrb	r3, [r7, #15]
 80199d6:	4413      	add	r3, r2
 80199d8:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 80199da:	7bfb      	ldrb	r3, [r7, #15]
 80199dc:	f1c3 031f 	rsb	r3, r3, #31
 80199e0:	b2db      	uxtb	r3, r3
}
 80199e2:	4618      	mov	r0, r3
 80199e4:	3714      	adds	r7, #20
 80199e6:	46bd      	mov	sp, r7
 80199e8:	bc80      	pop	{r7}
 80199ea:	4770      	bx	lr
 80199ec:	0801b5b0 	.word	0x0801b5b0

080199f0 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 80199f0:	b082      	sub	sp, #8
 80199f2:	b480      	push	{r7}
 80199f4:	b087      	sub	sp, #28
 80199f6:	af00      	add	r7, sp, #0
 80199f8:	60f8      	str	r0, [r7, #12]
 80199fa:	1d38      	adds	r0, r7, #4
 80199fc:	e880 0006 	stmia.w	r0, {r1, r2}
 8019a00:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 8019a02:	2300      	movs	r3, #0
 8019a04:	613b      	str	r3, [r7, #16]
 8019a06:	2300      	movs	r3, #0
 8019a08:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 8019a0a:	687a      	ldr	r2, [r7, #4]
 8019a0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019a0e:	4413      	add	r3, r2
 8019a10:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 8019a12:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8019a16:	b29a      	uxth	r2, r3
 8019a18:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8019a1c:	b29b      	uxth	r3, r3
 8019a1e:	4413      	add	r3, r2
 8019a20:	b29b      	uxth	r3, r3
 8019a22:	b21b      	sxth	r3, r3
 8019a24:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 8019a26:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8019a2a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8019a2e:	db0a      	blt.n	8019a46 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 8019a30:	693b      	ldr	r3, [r7, #16]
 8019a32:	3301      	adds	r3, #1
 8019a34:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 8019a36:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8019a3a:	b29b      	uxth	r3, r3
 8019a3c:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 8019a40:	b29b      	uxth	r3, r3
 8019a42:	b21b      	sxth	r3, r3
 8019a44:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 8019a46:	68fb      	ldr	r3, [r7, #12]
 8019a48:	461a      	mov	r2, r3
 8019a4a:	f107 0310 	add.w	r3, r7, #16
 8019a4e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019a52:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019a56:	68f8      	ldr	r0, [r7, #12]
 8019a58:	371c      	adds	r7, #28
 8019a5a:	46bd      	mov	sp, r7
 8019a5c:	bc80      	pop	{r7}
 8019a5e:	b002      	add	sp, #8
 8019a60:	4770      	bx	lr

08019a62 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 8019a62:	b082      	sub	sp, #8
 8019a64:	b480      	push	{r7}
 8019a66:	b087      	sub	sp, #28
 8019a68:	af00      	add	r7, sp, #0
 8019a6a:	60f8      	str	r0, [r7, #12]
 8019a6c:	1d38      	adds	r0, r7, #4
 8019a6e:	e880 0006 	stmia.w	r0, {r1, r2}
 8019a72:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 8019a74:	2300      	movs	r3, #0
 8019a76:	613b      	str	r3, [r7, #16]
 8019a78:	2300      	movs	r3, #0
 8019a7a:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 8019a7c:	687a      	ldr	r2, [r7, #4]
 8019a7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019a80:	1ad3      	subs	r3, r2, r3
 8019a82:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 8019a84:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8019a88:	b29a      	uxth	r2, r3
 8019a8a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 8019a8e:	b29b      	uxth	r3, r3
 8019a90:	1ad3      	subs	r3, r2, r3
 8019a92:	b29b      	uxth	r3, r3
 8019a94:	b21b      	sxth	r3, r3
 8019a96:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 8019a98:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8019a9c:	2b00      	cmp	r3, #0
 8019a9e:	da0a      	bge.n	8019ab6 <SysTimeSub+0x54>
  {
    c.Seconds--;
 8019aa0:	693b      	ldr	r3, [r7, #16]
 8019aa2:	3b01      	subs	r3, #1
 8019aa4:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 8019aa6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8019aaa:	b29b      	uxth	r3, r3
 8019aac:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8019ab0:	b29b      	uxth	r3, r3
 8019ab2:	b21b      	sxth	r3, r3
 8019ab4:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 8019ab6:	68fb      	ldr	r3, [r7, #12]
 8019ab8:	461a      	mov	r2, r3
 8019aba:	f107 0310 	add.w	r3, r7, #16
 8019abe:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019ac2:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019ac6:	68f8      	ldr	r0, [r7, #12]
 8019ac8:	371c      	adds	r7, #28
 8019aca:	46bd      	mov	sp, r7
 8019acc:	bc80      	pop	{r7}
 8019ace:	b002      	add	sp, #8
 8019ad0:	4770      	bx	lr
	...

08019ad4 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 8019ad4:	b580      	push	{r7, lr}
 8019ad6:	b088      	sub	sp, #32
 8019ad8:	af02      	add	r7, sp, #8
 8019ada:	463b      	mov	r3, r7
 8019adc:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8019ae0:	2300      	movs	r3, #0
 8019ae2:	60bb      	str	r3, [r7, #8]
 8019ae4:	2300      	movs	r3, #0
 8019ae6:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8019ae8:	4b10      	ldr	r3, [pc, #64]	; (8019b2c <SysTimeSet+0x58>)
 8019aea:	691b      	ldr	r3, [r3, #16]
 8019aec:	f107 0208 	add.w	r2, r7, #8
 8019af0:	3204      	adds	r2, #4
 8019af2:	4610      	mov	r0, r2
 8019af4:	4798      	blx	r3
 8019af6:	4603      	mov	r3, r0
 8019af8:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 8019afa:	f107 0010 	add.w	r0, r7, #16
 8019afe:	68fb      	ldr	r3, [r7, #12]
 8019b00:	9300      	str	r3, [sp, #0]
 8019b02:	68bb      	ldr	r3, [r7, #8]
 8019b04:	463a      	mov	r2, r7
 8019b06:	ca06      	ldmia	r2, {r1, r2}
 8019b08:	f7ff ffab 	bl	8019a62 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 8019b0c:	4b07      	ldr	r3, [pc, #28]	; (8019b2c <SysTimeSet+0x58>)
 8019b0e:	681b      	ldr	r3, [r3, #0]
 8019b10:	693a      	ldr	r2, [r7, #16]
 8019b12:	4610      	mov	r0, r2
 8019b14:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 8019b16:	4b05      	ldr	r3, [pc, #20]	; (8019b2c <SysTimeSet+0x58>)
 8019b18:	689b      	ldr	r3, [r3, #8]
 8019b1a:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8019b1e:	4610      	mov	r0, r2
 8019b20:	4798      	blx	r3
}
 8019b22:	bf00      	nop
 8019b24:	3718      	adds	r7, #24
 8019b26:	46bd      	mov	sp, r7
 8019b28:	bd80      	pop	{r7, pc}
 8019b2a:	bf00      	nop
 8019b2c:	0801af2c 	.word	0x0801af2c

08019b30 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 8019b30:	b580      	push	{r7, lr}
 8019b32:	b08a      	sub	sp, #40	; 0x28
 8019b34:	af02      	add	r7, sp, #8
 8019b36:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8019b38:	2300      	movs	r3, #0
 8019b3a:	61bb      	str	r3, [r7, #24]
 8019b3c:	2300      	movs	r3, #0
 8019b3e:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 8019b40:	2300      	movs	r3, #0
 8019b42:	613b      	str	r3, [r7, #16]
 8019b44:	2300      	movs	r3, #0
 8019b46:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8019b48:	4b14      	ldr	r3, [pc, #80]	; (8019b9c <SysTimeGet+0x6c>)
 8019b4a:	691b      	ldr	r3, [r3, #16]
 8019b4c:	f107 0218 	add.w	r2, r7, #24
 8019b50:	3204      	adds	r2, #4
 8019b52:	4610      	mov	r0, r2
 8019b54:	4798      	blx	r3
 8019b56:	4603      	mov	r3, r0
 8019b58:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 8019b5a:	4b10      	ldr	r3, [pc, #64]	; (8019b9c <SysTimeGet+0x6c>)
 8019b5c:	68db      	ldr	r3, [r3, #12]
 8019b5e:	4798      	blx	r3
 8019b60:	4603      	mov	r3, r0
 8019b62:	b21b      	sxth	r3, r3
 8019b64:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 8019b66:	4b0d      	ldr	r3, [pc, #52]	; (8019b9c <SysTimeGet+0x6c>)
 8019b68:	685b      	ldr	r3, [r3, #4]
 8019b6a:	4798      	blx	r3
 8019b6c:	4603      	mov	r3, r0
 8019b6e:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 8019b70:	f107 0010 	add.w	r0, r7, #16
 8019b74:	69fb      	ldr	r3, [r7, #28]
 8019b76:	9300      	str	r3, [sp, #0]
 8019b78:	69bb      	ldr	r3, [r7, #24]
 8019b7a:	f107 0208 	add.w	r2, r7, #8
 8019b7e:	ca06      	ldmia	r2, {r1, r2}
 8019b80:	f7ff ff36 	bl	80199f0 <SysTimeAdd>

  return sysTime;
 8019b84:	687b      	ldr	r3, [r7, #4]
 8019b86:	461a      	mov	r2, r3
 8019b88:	f107 0310 	add.w	r3, r7, #16
 8019b8c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019b90:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019b94:	6878      	ldr	r0, [r7, #4]
 8019b96:	3720      	adds	r7, #32
 8019b98:	46bd      	mov	sp, r7
 8019b9a:	bd80      	pop	{r7, pc}
 8019b9c:	0801af2c 	.word	0x0801af2c

08019ba0 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 8019ba0:	b580      	push	{r7, lr}
 8019ba2:	b084      	sub	sp, #16
 8019ba4:	af00      	add	r7, sp, #0
 8019ba6:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8019ba8:	2300      	movs	r3, #0
 8019baa:	60bb      	str	r3, [r7, #8]
 8019bac:	2300      	movs	r3, #0
 8019bae:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8019bb0:	4b0a      	ldr	r3, [pc, #40]	; (8019bdc <SysTimeGetMcuTime+0x3c>)
 8019bb2:	691b      	ldr	r3, [r3, #16]
 8019bb4:	f107 0208 	add.w	r2, r7, #8
 8019bb8:	3204      	adds	r2, #4
 8019bba:	4610      	mov	r0, r2
 8019bbc:	4798      	blx	r3
 8019bbe:	4603      	mov	r3, r0
 8019bc0:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 8019bc2:	687b      	ldr	r3, [r7, #4]
 8019bc4:	461a      	mov	r2, r3
 8019bc6:	f107 0308 	add.w	r3, r7, #8
 8019bca:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019bce:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019bd2:	6878      	ldr	r0, [r7, #4]
 8019bd4:	3710      	adds	r7, #16
 8019bd6:	46bd      	mov	sp, r7
 8019bd8:	bd80      	pop	{r7, pc}
 8019bda:	bf00      	nop
 8019bdc:	0801af2c 	.word	0x0801af2c

08019be0 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 8019be0:	b580      	push	{r7, lr}
 8019be2:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8019be4:	4b04      	ldr	r3, [pc, #16]	; (8019bf8 <UTIL_TIMER_Init+0x18>)
 8019be6:	2200      	movs	r2, #0
 8019be8:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 8019bea:	4b04      	ldr	r3, [pc, #16]	; (8019bfc <UTIL_TIMER_Init+0x1c>)
 8019bec:	681b      	ldr	r3, [r3, #0]
 8019bee:	4798      	blx	r3
 8019bf0:	4603      	mov	r3, r0
}
 8019bf2:	4618      	mov	r0, r3
 8019bf4:	bd80      	pop	{r7, pc}
 8019bf6:	bf00      	nop
 8019bf8:	20001604 	.word	0x20001604
 8019bfc:	0801af00 	.word	0x0801af00

08019c00 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 8019c00:	b580      	push	{r7, lr}
 8019c02:	b084      	sub	sp, #16
 8019c04:	af00      	add	r7, sp, #0
 8019c06:	60f8      	str	r0, [r7, #12]
 8019c08:	60b9      	str	r1, [r7, #8]
 8019c0a:	603b      	str	r3, [r7, #0]
 8019c0c:	4613      	mov	r3, r2
 8019c0e:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 8019c10:	68fb      	ldr	r3, [r7, #12]
 8019c12:	2b00      	cmp	r3, #0
 8019c14:	d023      	beq.n	8019c5e <UTIL_TIMER_Create+0x5e>
 8019c16:	683b      	ldr	r3, [r7, #0]
 8019c18:	2b00      	cmp	r3, #0
 8019c1a:	d020      	beq.n	8019c5e <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 8019c1c:	68fb      	ldr	r3, [r7, #12]
 8019c1e:	2200      	movs	r2, #0
 8019c20:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 8019c22:	4b11      	ldr	r3, [pc, #68]	; (8019c68 <UTIL_TIMER_Create+0x68>)
 8019c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019c26:	68b8      	ldr	r0, [r7, #8]
 8019c28:	4798      	blx	r3
 8019c2a:	4602      	mov	r2, r0
 8019c2c:	68fb      	ldr	r3, [r7, #12]
 8019c2e:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 8019c30:	68fb      	ldr	r3, [r7, #12]
 8019c32:	2200      	movs	r2, #0
 8019c34:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 8019c36:	68fb      	ldr	r3, [r7, #12]
 8019c38:	2200      	movs	r2, #0
 8019c3a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8019c3c:	68fb      	ldr	r3, [r7, #12]
 8019c3e:	2200      	movs	r2, #0
 8019c40:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 8019c42:	68fb      	ldr	r3, [r7, #12]
 8019c44:	683a      	ldr	r2, [r7, #0]
 8019c46:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 8019c48:	68fb      	ldr	r3, [r7, #12]
 8019c4a:	69ba      	ldr	r2, [r7, #24]
 8019c4c:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 8019c4e:	68fb      	ldr	r3, [r7, #12]
 8019c50:	79fa      	ldrb	r2, [r7, #7]
 8019c52:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 8019c54:	68fb      	ldr	r3, [r7, #12]
 8019c56:	2200      	movs	r2, #0
 8019c58:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 8019c5a:	2300      	movs	r3, #0
 8019c5c:	e000      	b.n	8019c60 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 8019c5e:	2301      	movs	r3, #1
  }
}
 8019c60:	4618      	mov	r0, r3
 8019c62:	3710      	adds	r7, #16
 8019c64:	46bd      	mov	sp, r7
 8019c66:	bd80      	pop	{r7, pc}
 8019c68:	0801af00 	.word	0x0801af00

08019c6c <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 8019c6c:	b580      	push	{r7, lr}
 8019c6e:	b08a      	sub	sp, #40	; 0x28
 8019c70:	af00      	add	r7, sp, #0
 8019c72:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8019c74:	2300      	movs	r3, #0
 8019c76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 8019c7a:	687b      	ldr	r3, [r7, #4]
 8019c7c:	2b00      	cmp	r3, #0
 8019c7e:	d056      	beq.n	8019d2e <UTIL_TIMER_Start+0xc2>
 8019c80:	6878      	ldr	r0, [r7, #4]
 8019c82:	f000 f9a9 	bl	8019fd8 <TimerExists>
 8019c86:	4603      	mov	r3, r0
 8019c88:	f083 0301 	eor.w	r3, r3, #1
 8019c8c:	b2db      	uxtb	r3, r3
 8019c8e:	2b00      	cmp	r3, #0
 8019c90:	d04d      	beq.n	8019d2e <UTIL_TIMER_Start+0xc2>
 8019c92:	687b      	ldr	r3, [r7, #4]
 8019c94:	7a5b      	ldrb	r3, [r3, #9]
 8019c96:	2b00      	cmp	r3, #0
 8019c98:	d149      	bne.n	8019d2e <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019c9a:	f3ef 8310 	mrs	r3, PRIMASK
 8019c9e:	613b      	str	r3, [r7, #16]
  return(result);
 8019ca0:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8019ca2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8019ca4:	b672      	cpsid	i
}
 8019ca6:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 8019ca8:	687b      	ldr	r3, [r7, #4]
 8019caa:	685b      	ldr	r3, [r3, #4]
 8019cac:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 8019cae:	4b24      	ldr	r3, [pc, #144]	; (8019d40 <UTIL_TIMER_Start+0xd4>)
 8019cb0:	6a1b      	ldr	r3, [r3, #32]
 8019cb2:	4798      	blx	r3
 8019cb4:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 8019cb6:	6a3a      	ldr	r2, [r7, #32]
 8019cb8:	69bb      	ldr	r3, [r7, #24]
 8019cba:	429a      	cmp	r2, r3
 8019cbc:	d201      	bcs.n	8019cc2 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 8019cbe:	69bb      	ldr	r3, [r7, #24]
 8019cc0:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 8019cc2:	687b      	ldr	r3, [r7, #4]
 8019cc4:	6a3a      	ldr	r2, [r7, #32]
 8019cc6:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 8019cc8:	687b      	ldr	r3, [r7, #4]
 8019cca:	2200      	movs	r2, #0
 8019ccc:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 8019cce:	687b      	ldr	r3, [r7, #4]
 8019cd0:	2201      	movs	r2, #1
 8019cd2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8019cd4:	687b      	ldr	r3, [r7, #4]
 8019cd6:	2200      	movs	r2, #0
 8019cd8:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 8019cda:	4b1a      	ldr	r3, [pc, #104]	; (8019d44 <UTIL_TIMER_Start+0xd8>)
 8019cdc:	681b      	ldr	r3, [r3, #0]
 8019cde:	2b00      	cmp	r3, #0
 8019ce0:	d106      	bne.n	8019cf0 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 8019ce2:	4b17      	ldr	r3, [pc, #92]	; (8019d40 <UTIL_TIMER_Start+0xd4>)
 8019ce4:	691b      	ldr	r3, [r3, #16]
 8019ce6:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8019ce8:	6878      	ldr	r0, [r7, #4]
 8019cea:	f000 f9eb 	bl	801a0c4 <TimerInsertNewHeadTimer>
 8019cee:	e017      	b.n	8019d20 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8019cf0:	4b13      	ldr	r3, [pc, #76]	; (8019d40 <UTIL_TIMER_Start+0xd4>)
 8019cf2:	699b      	ldr	r3, [r3, #24]
 8019cf4:	4798      	blx	r3
 8019cf6:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 8019cf8:	687b      	ldr	r3, [r7, #4]
 8019cfa:	681a      	ldr	r2, [r3, #0]
 8019cfc:	697b      	ldr	r3, [r7, #20]
 8019cfe:	441a      	add	r2, r3
 8019d00:	687b      	ldr	r3, [r7, #4]
 8019d02:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8019d04:	687b      	ldr	r3, [r7, #4]
 8019d06:	681a      	ldr	r2, [r3, #0]
 8019d08:	4b0e      	ldr	r3, [pc, #56]	; (8019d44 <UTIL_TIMER_Start+0xd8>)
 8019d0a:	681b      	ldr	r3, [r3, #0]
 8019d0c:	681b      	ldr	r3, [r3, #0]
 8019d0e:	429a      	cmp	r2, r3
 8019d10:	d203      	bcs.n	8019d1a <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 8019d12:	6878      	ldr	r0, [r7, #4]
 8019d14:	f000 f9d6 	bl	801a0c4 <TimerInsertNewHeadTimer>
 8019d18:	e002      	b.n	8019d20 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 8019d1a:	6878      	ldr	r0, [r7, #4]
 8019d1c:	f000 f9a2 	bl	801a064 <TimerInsertTimer>
 8019d20:	69fb      	ldr	r3, [r7, #28]
 8019d22:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019d24:	68fb      	ldr	r3, [r7, #12]
 8019d26:	f383 8810 	msr	PRIMASK, r3
}
 8019d2a:	bf00      	nop
  {
 8019d2c:	e002      	b.n	8019d34 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 8019d2e:	2301      	movs	r3, #1
 8019d30:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 8019d34:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8019d38:	4618      	mov	r0, r3
 8019d3a:	3728      	adds	r7, #40	; 0x28
 8019d3c:	46bd      	mov	sp, r7
 8019d3e:	bd80      	pop	{r7, pc}
 8019d40:	0801af00 	.word	0x0801af00
 8019d44:	20001604 	.word	0x20001604

08019d48 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 8019d48:	b580      	push	{r7, lr}
 8019d4a:	b088      	sub	sp, #32
 8019d4c:	af00      	add	r7, sp, #0
 8019d4e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8019d50:	2300      	movs	r3, #0
 8019d52:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 8019d54:	687b      	ldr	r3, [r7, #4]
 8019d56:	2b00      	cmp	r3, #0
 8019d58:	d05b      	beq.n	8019e12 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019d5a:	f3ef 8310 	mrs	r3, PRIMASK
 8019d5e:	60fb      	str	r3, [r7, #12]
  return(result);
 8019d60:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8019d62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8019d64:	b672      	cpsid	i
}
 8019d66:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 8019d68:	4b2d      	ldr	r3, [pc, #180]	; (8019e20 <UTIL_TIMER_Stop+0xd8>)
 8019d6a:	681b      	ldr	r3, [r3, #0]
 8019d6c:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 8019d6e:	4b2c      	ldr	r3, [pc, #176]	; (8019e20 <UTIL_TIMER_Stop+0xd8>)
 8019d70:	681b      	ldr	r3, [r3, #0]
 8019d72:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 8019d74:	687b      	ldr	r3, [r7, #4]
 8019d76:	2201      	movs	r2, #1
 8019d78:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 8019d7a:	4b29      	ldr	r3, [pc, #164]	; (8019e20 <UTIL_TIMER_Stop+0xd8>)
 8019d7c:	681b      	ldr	r3, [r3, #0]
 8019d7e:	2b00      	cmp	r3, #0
 8019d80:	d041      	beq.n	8019e06 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 8019d82:	687b      	ldr	r3, [r7, #4]
 8019d84:	2200      	movs	r2, #0
 8019d86:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8019d88:	4b25      	ldr	r3, [pc, #148]	; (8019e20 <UTIL_TIMER_Stop+0xd8>)
 8019d8a:	681b      	ldr	r3, [r3, #0]
 8019d8c:	687a      	ldr	r2, [r7, #4]
 8019d8e:	429a      	cmp	r2, r3
 8019d90:	d134      	bne.n	8019dfc <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 8019d92:	4b23      	ldr	r3, [pc, #140]	; (8019e20 <UTIL_TIMER_Stop+0xd8>)
 8019d94:	681b      	ldr	r3, [r3, #0]
 8019d96:	2200      	movs	r2, #0
 8019d98:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 8019d9a:	4b21      	ldr	r3, [pc, #132]	; (8019e20 <UTIL_TIMER_Stop+0xd8>)
 8019d9c:	681b      	ldr	r3, [r3, #0]
 8019d9e:	695b      	ldr	r3, [r3, #20]
 8019da0:	2b00      	cmp	r3, #0
 8019da2:	d00a      	beq.n	8019dba <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 8019da4:	4b1e      	ldr	r3, [pc, #120]	; (8019e20 <UTIL_TIMER_Stop+0xd8>)
 8019da6:	681b      	ldr	r3, [r3, #0]
 8019da8:	695b      	ldr	r3, [r3, #20]
 8019daa:	4a1d      	ldr	r2, [pc, #116]	; (8019e20 <UTIL_TIMER_Stop+0xd8>)
 8019dac:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 8019dae:	4b1c      	ldr	r3, [pc, #112]	; (8019e20 <UTIL_TIMER_Stop+0xd8>)
 8019db0:	681b      	ldr	r3, [r3, #0]
 8019db2:	4618      	mov	r0, r3
 8019db4:	f000 f92c 	bl	801a010 <TimerSetTimeout>
 8019db8:	e023      	b.n	8019e02 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 8019dba:	4b1a      	ldr	r3, [pc, #104]	; (8019e24 <UTIL_TIMER_Stop+0xdc>)
 8019dbc:	68db      	ldr	r3, [r3, #12]
 8019dbe:	4798      	blx	r3
            TimerListHead = NULL;
 8019dc0:	4b17      	ldr	r3, [pc, #92]	; (8019e20 <UTIL_TIMER_Stop+0xd8>)
 8019dc2:	2200      	movs	r2, #0
 8019dc4:	601a      	str	r2, [r3, #0]
 8019dc6:	e01c      	b.n	8019e02 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 8019dc8:	697a      	ldr	r2, [r7, #20]
 8019dca:	687b      	ldr	r3, [r7, #4]
 8019dcc:	429a      	cmp	r2, r3
 8019dce:	d110      	bne.n	8019df2 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 8019dd0:	697b      	ldr	r3, [r7, #20]
 8019dd2:	695b      	ldr	r3, [r3, #20]
 8019dd4:	2b00      	cmp	r3, #0
 8019dd6:	d006      	beq.n	8019de6 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 8019dd8:	697b      	ldr	r3, [r7, #20]
 8019dda:	695b      	ldr	r3, [r3, #20]
 8019ddc:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 8019dde:	69bb      	ldr	r3, [r7, #24]
 8019de0:	697a      	ldr	r2, [r7, #20]
 8019de2:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 8019de4:	e00d      	b.n	8019e02 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 8019de6:	2300      	movs	r3, #0
 8019de8:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 8019dea:	69bb      	ldr	r3, [r7, #24]
 8019dec:	697a      	ldr	r2, [r7, #20]
 8019dee:	615a      	str	r2, [r3, #20]
            break;
 8019df0:	e007      	b.n	8019e02 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 8019df2:	697b      	ldr	r3, [r7, #20]
 8019df4:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 8019df6:	697b      	ldr	r3, [r7, #20]
 8019df8:	695b      	ldr	r3, [r3, #20]
 8019dfa:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 8019dfc:	697b      	ldr	r3, [r7, #20]
 8019dfe:	2b00      	cmp	r3, #0
 8019e00:	d1e2      	bne.n	8019dc8 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 8019e02:	2300      	movs	r3, #0
 8019e04:	77fb      	strb	r3, [r7, #31]
 8019e06:	693b      	ldr	r3, [r7, #16]
 8019e08:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019e0a:	68bb      	ldr	r3, [r7, #8]
 8019e0c:	f383 8810 	msr	PRIMASK, r3
}
 8019e10:	e001      	b.n	8019e16 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 8019e12:	2301      	movs	r3, #1
 8019e14:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 8019e16:	7ffb      	ldrb	r3, [r7, #31]
}
 8019e18:	4618      	mov	r0, r3
 8019e1a:	3720      	adds	r7, #32
 8019e1c:	46bd      	mov	sp, r7
 8019e1e:	bd80      	pop	{r7, pc}
 8019e20:	20001604 	.word	0x20001604
 8019e24:	0801af00 	.word	0x0801af00

08019e28 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 8019e28:	b580      	push	{r7, lr}
 8019e2a:	b084      	sub	sp, #16
 8019e2c:	af00      	add	r7, sp, #0
 8019e2e:	6078      	str	r0, [r7, #4]
 8019e30:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8019e32:	2300      	movs	r3, #0
 8019e34:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 8019e36:	687b      	ldr	r3, [r7, #4]
 8019e38:	2b00      	cmp	r3, #0
 8019e3a:	d102      	bne.n	8019e42 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 8019e3c:	2301      	movs	r3, #1
 8019e3e:	73fb      	strb	r3, [r7, #15]
 8019e40:	e014      	b.n	8019e6c <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 8019e42:	4b0d      	ldr	r3, [pc, #52]	; (8019e78 <UTIL_TIMER_SetPeriod+0x50>)
 8019e44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019e46:	6838      	ldr	r0, [r7, #0]
 8019e48:	4798      	blx	r3
 8019e4a:	4602      	mov	r2, r0
 8019e4c:	687b      	ldr	r3, [r7, #4]
 8019e4e:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 8019e50:	6878      	ldr	r0, [r7, #4]
 8019e52:	f000 f8c1 	bl	8019fd8 <TimerExists>
 8019e56:	4603      	mov	r3, r0
 8019e58:	2b00      	cmp	r3, #0
 8019e5a:	d007      	beq.n	8019e6c <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 8019e5c:	6878      	ldr	r0, [r7, #4]
 8019e5e:	f7ff ff73 	bl	8019d48 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 8019e62:	6878      	ldr	r0, [r7, #4]
 8019e64:	f7ff ff02 	bl	8019c6c <UTIL_TIMER_Start>
 8019e68:	4603      	mov	r3, r0
 8019e6a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 8019e6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8019e6e:	4618      	mov	r0, r3
 8019e70:	3710      	adds	r7, #16
 8019e72:	46bd      	mov	sp, r7
 8019e74:	bd80      	pop	{r7, pc}
 8019e76:	bf00      	nop
 8019e78:	0801af00 	.word	0x0801af00

08019e7c <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 8019e7c:	b590      	push	{r4, r7, lr}
 8019e7e:	b089      	sub	sp, #36	; 0x24
 8019e80:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019e82:	f3ef 8310 	mrs	r3, PRIMASK
 8019e86:	60bb      	str	r3, [r7, #8]
  return(result);
 8019e88:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8019e8a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 8019e8c:	b672      	cpsid	i
}
 8019e8e:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 8019e90:	4b38      	ldr	r3, [pc, #224]	; (8019f74 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8019e92:	695b      	ldr	r3, [r3, #20]
 8019e94:	4798      	blx	r3
 8019e96:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8019e98:	4b36      	ldr	r3, [pc, #216]	; (8019f74 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8019e9a:	691b      	ldr	r3, [r3, #16]
 8019e9c:	4798      	blx	r3
 8019e9e:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 8019ea0:	693a      	ldr	r2, [r7, #16]
 8019ea2:	697b      	ldr	r3, [r7, #20]
 8019ea4:	1ad3      	subs	r3, r2, r3
 8019ea6:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 8019ea8:	4b33      	ldr	r3, [pc, #204]	; (8019f78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019eaa:	681b      	ldr	r3, [r3, #0]
 8019eac:	2b00      	cmp	r3, #0
 8019eae:	d037      	beq.n	8019f20 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 8019eb0:	4b31      	ldr	r3, [pc, #196]	; (8019f78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019eb2:	681b      	ldr	r3, [r3, #0]
 8019eb4:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 8019eb6:	69fb      	ldr	r3, [r7, #28]
 8019eb8:	681b      	ldr	r3, [r3, #0]
 8019eba:	68fa      	ldr	r2, [r7, #12]
 8019ebc:	429a      	cmp	r2, r3
 8019ebe:	d206      	bcs.n	8019ece <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 8019ec0:	69fb      	ldr	r3, [r7, #28]
 8019ec2:	681a      	ldr	r2, [r3, #0]
 8019ec4:	68fb      	ldr	r3, [r7, #12]
 8019ec6:	1ad2      	subs	r2, r2, r3
 8019ec8:	69fb      	ldr	r3, [r7, #28]
 8019eca:	601a      	str	r2, [r3, #0]
 8019ecc:	e002      	b.n	8019ed4 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 8019ece:	69fb      	ldr	r3, [r7, #28]
 8019ed0:	2200      	movs	r2, #0
 8019ed2:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 8019ed4:	69fb      	ldr	r3, [r7, #28]
 8019ed6:	695b      	ldr	r3, [r3, #20]
 8019ed8:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 8019eda:	69fb      	ldr	r3, [r7, #28]
 8019edc:	2b00      	cmp	r3, #0
 8019ede:	d1ea      	bne.n	8019eb6 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8019ee0:	e01e      	b.n	8019f20 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 8019ee2:	4b25      	ldr	r3, [pc, #148]	; (8019f78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019ee4:	681b      	ldr	r3, [r3, #0]
 8019ee6:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 8019ee8:	4b23      	ldr	r3, [pc, #140]	; (8019f78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019eea:	681b      	ldr	r3, [r3, #0]
 8019eec:	695b      	ldr	r3, [r3, #20]
 8019eee:	4a22      	ldr	r2, [pc, #136]	; (8019f78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019ef0:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 8019ef2:	69fb      	ldr	r3, [r7, #28]
 8019ef4:	2200      	movs	r2, #0
 8019ef6:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 8019ef8:	69fb      	ldr	r3, [r7, #28]
 8019efa:	2200      	movs	r2, #0
 8019efc:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 8019efe:	69fb      	ldr	r3, [r7, #28]
 8019f00:	68db      	ldr	r3, [r3, #12]
 8019f02:	69fa      	ldr	r2, [r7, #28]
 8019f04:	6912      	ldr	r2, [r2, #16]
 8019f06:	4610      	mov	r0, r2
 8019f08:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 8019f0a:	69fb      	ldr	r3, [r7, #28]
 8019f0c:	7adb      	ldrb	r3, [r3, #11]
 8019f0e:	2b01      	cmp	r3, #1
 8019f10:	d106      	bne.n	8019f20 <UTIL_TIMER_IRQ_Handler+0xa4>
 8019f12:	69fb      	ldr	r3, [r7, #28]
 8019f14:	7a9b      	ldrb	r3, [r3, #10]
 8019f16:	2b00      	cmp	r3, #0
 8019f18:	d102      	bne.n	8019f20 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 8019f1a:	69f8      	ldr	r0, [r7, #28]
 8019f1c:	f7ff fea6 	bl	8019c6c <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8019f20:	4b15      	ldr	r3, [pc, #84]	; (8019f78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019f22:	681b      	ldr	r3, [r3, #0]
 8019f24:	2b00      	cmp	r3, #0
 8019f26:	d00d      	beq.n	8019f44 <UTIL_TIMER_IRQ_Handler+0xc8>
 8019f28:	4b13      	ldr	r3, [pc, #76]	; (8019f78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019f2a:	681b      	ldr	r3, [r3, #0]
 8019f2c:	681b      	ldr	r3, [r3, #0]
 8019f2e:	2b00      	cmp	r3, #0
 8019f30:	d0d7      	beq.n	8019ee2 <UTIL_TIMER_IRQ_Handler+0x66>
 8019f32:	4b11      	ldr	r3, [pc, #68]	; (8019f78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019f34:	681b      	ldr	r3, [r3, #0]
 8019f36:	681c      	ldr	r4, [r3, #0]
 8019f38:	4b0e      	ldr	r3, [pc, #56]	; (8019f74 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8019f3a:	699b      	ldr	r3, [r3, #24]
 8019f3c:	4798      	blx	r3
 8019f3e:	4603      	mov	r3, r0
 8019f40:	429c      	cmp	r4, r3
 8019f42:	d3ce      	bcc.n	8019ee2 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 8019f44:	4b0c      	ldr	r3, [pc, #48]	; (8019f78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019f46:	681b      	ldr	r3, [r3, #0]
 8019f48:	2b00      	cmp	r3, #0
 8019f4a:	d009      	beq.n	8019f60 <UTIL_TIMER_IRQ_Handler+0xe4>
 8019f4c:	4b0a      	ldr	r3, [pc, #40]	; (8019f78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019f4e:	681b      	ldr	r3, [r3, #0]
 8019f50:	7a1b      	ldrb	r3, [r3, #8]
 8019f52:	2b00      	cmp	r3, #0
 8019f54:	d104      	bne.n	8019f60 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 8019f56:	4b08      	ldr	r3, [pc, #32]	; (8019f78 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019f58:	681b      	ldr	r3, [r3, #0]
 8019f5a:	4618      	mov	r0, r3
 8019f5c:	f000 f858 	bl	801a010 <TimerSetTimeout>
 8019f60:	69bb      	ldr	r3, [r7, #24]
 8019f62:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019f64:	687b      	ldr	r3, [r7, #4]
 8019f66:	f383 8810 	msr	PRIMASK, r3
}
 8019f6a:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 8019f6c:	bf00      	nop
 8019f6e:	3724      	adds	r7, #36	; 0x24
 8019f70:	46bd      	mov	sp, r7
 8019f72:	bd90      	pop	{r4, r7, pc}
 8019f74:	0801af00 	.word	0x0801af00
 8019f78:	20001604 	.word	0x20001604

08019f7c <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 8019f7c:	b580      	push	{r7, lr}
 8019f7e:	b082      	sub	sp, #8
 8019f80:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8019f82:	4b06      	ldr	r3, [pc, #24]	; (8019f9c <UTIL_TIMER_GetCurrentTime+0x20>)
 8019f84:	69db      	ldr	r3, [r3, #28]
 8019f86:	4798      	blx	r3
 8019f88:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 8019f8a:	4b04      	ldr	r3, [pc, #16]	; (8019f9c <UTIL_TIMER_GetCurrentTime+0x20>)
 8019f8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8019f8e:	6878      	ldr	r0, [r7, #4]
 8019f90:	4798      	blx	r3
 8019f92:	4603      	mov	r3, r0
}
 8019f94:	4618      	mov	r0, r3
 8019f96:	3708      	adds	r7, #8
 8019f98:	46bd      	mov	sp, r7
 8019f9a:	bd80      	pop	{r7, pc}
 8019f9c:	0801af00 	.word	0x0801af00

08019fa0 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8019fa0:	b580      	push	{r7, lr}
 8019fa2:	b084      	sub	sp, #16
 8019fa4:	af00      	add	r7, sp, #0
 8019fa6:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8019fa8:	4b0a      	ldr	r3, [pc, #40]	; (8019fd4 <UTIL_TIMER_GetElapsedTime+0x34>)
 8019faa:	69db      	ldr	r3, [r3, #28]
 8019fac:	4798      	blx	r3
 8019fae:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8019fb0:	4b08      	ldr	r3, [pc, #32]	; (8019fd4 <UTIL_TIMER_GetElapsedTime+0x34>)
 8019fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019fb4:	6878      	ldr	r0, [r7, #4]
 8019fb6:	4798      	blx	r3
 8019fb8:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 8019fba:	4b06      	ldr	r3, [pc, #24]	; (8019fd4 <UTIL_TIMER_GetElapsedTime+0x34>)
 8019fbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8019fbe:	68f9      	ldr	r1, [r7, #12]
 8019fc0:	68ba      	ldr	r2, [r7, #8]
 8019fc2:	1a8a      	subs	r2, r1, r2
 8019fc4:	4610      	mov	r0, r2
 8019fc6:	4798      	blx	r3
 8019fc8:	4603      	mov	r3, r0
}
 8019fca:	4618      	mov	r0, r3
 8019fcc:	3710      	adds	r7, #16
 8019fce:	46bd      	mov	sp, r7
 8019fd0:	bd80      	pop	{r7, pc}
 8019fd2:	bf00      	nop
 8019fd4:	0801af00 	.word	0x0801af00

08019fd8 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 8019fd8:	b480      	push	{r7}
 8019fda:	b085      	sub	sp, #20
 8019fdc:	af00      	add	r7, sp, #0
 8019fde:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8019fe0:	4b0a      	ldr	r3, [pc, #40]	; (801a00c <TimerExists+0x34>)
 8019fe2:	681b      	ldr	r3, [r3, #0]
 8019fe4:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 8019fe6:	e008      	b.n	8019ffa <TimerExists+0x22>
  {
    if( cur == TimerObject )
 8019fe8:	68fa      	ldr	r2, [r7, #12]
 8019fea:	687b      	ldr	r3, [r7, #4]
 8019fec:	429a      	cmp	r2, r3
 8019fee:	d101      	bne.n	8019ff4 <TimerExists+0x1c>
    {
      return true;
 8019ff0:	2301      	movs	r3, #1
 8019ff2:	e006      	b.n	801a002 <TimerExists+0x2a>
    }
    cur = cur->Next;
 8019ff4:	68fb      	ldr	r3, [r7, #12]
 8019ff6:	695b      	ldr	r3, [r3, #20]
 8019ff8:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 8019ffa:	68fb      	ldr	r3, [r7, #12]
 8019ffc:	2b00      	cmp	r3, #0
 8019ffe:	d1f3      	bne.n	8019fe8 <TimerExists+0x10>
  }
  return false;
 801a000:	2300      	movs	r3, #0
}
 801a002:	4618      	mov	r0, r3
 801a004:	3714      	adds	r7, #20
 801a006:	46bd      	mov	sp, r7
 801a008:	bc80      	pop	{r7}
 801a00a:	4770      	bx	lr
 801a00c:	20001604 	.word	0x20001604

0801a010 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801a010:	b590      	push	{r4, r7, lr}
 801a012:	b085      	sub	sp, #20
 801a014:	af00      	add	r7, sp, #0
 801a016:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801a018:	4b11      	ldr	r3, [pc, #68]	; (801a060 <TimerSetTimeout+0x50>)
 801a01a:	6a1b      	ldr	r3, [r3, #32]
 801a01c:	4798      	blx	r3
 801a01e:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801a020:	687b      	ldr	r3, [r7, #4]
 801a022:	2201      	movs	r2, #1
 801a024:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801a026:	687b      	ldr	r3, [r7, #4]
 801a028:	681c      	ldr	r4, [r3, #0]
 801a02a:	4b0d      	ldr	r3, [pc, #52]	; (801a060 <TimerSetTimeout+0x50>)
 801a02c:	699b      	ldr	r3, [r3, #24]
 801a02e:	4798      	blx	r3
 801a030:	4602      	mov	r2, r0
 801a032:	68fb      	ldr	r3, [r7, #12]
 801a034:	4413      	add	r3, r2
 801a036:	429c      	cmp	r4, r3
 801a038:	d207      	bcs.n	801a04a <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801a03a:	4b09      	ldr	r3, [pc, #36]	; (801a060 <TimerSetTimeout+0x50>)
 801a03c:	699b      	ldr	r3, [r3, #24]
 801a03e:	4798      	blx	r3
 801a040:	4602      	mov	r2, r0
 801a042:	68fb      	ldr	r3, [r7, #12]
 801a044:	441a      	add	r2, r3
 801a046:	687b      	ldr	r3, [r7, #4]
 801a048:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801a04a:	4b05      	ldr	r3, [pc, #20]	; (801a060 <TimerSetTimeout+0x50>)
 801a04c:	689b      	ldr	r3, [r3, #8]
 801a04e:	687a      	ldr	r2, [r7, #4]
 801a050:	6812      	ldr	r2, [r2, #0]
 801a052:	4610      	mov	r0, r2
 801a054:	4798      	blx	r3
}
 801a056:	bf00      	nop
 801a058:	3714      	adds	r7, #20
 801a05a:	46bd      	mov	sp, r7
 801a05c:	bd90      	pop	{r4, r7, pc}
 801a05e:	bf00      	nop
 801a060:	0801af00 	.word	0x0801af00

0801a064 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801a064:	b480      	push	{r7}
 801a066:	b085      	sub	sp, #20
 801a068:	af00      	add	r7, sp, #0
 801a06a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801a06c:	4b14      	ldr	r3, [pc, #80]	; (801a0c0 <TimerInsertTimer+0x5c>)
 801a06e:	681b      	ldr	r3, [r3, #0]
 801a070:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801a072:	4b13      	ldr	r3, [pc, #76]	; (801a0c0 <TimerInsertTimer+0x5c>)
 801a074:	681b      	ldr	r3, [r3, #0]
 801a076:	695b      	ldr	r3, [r3, #20]
 801a078:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801a07a:	e012      	b.n	801a0a2 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801a07c:	687b      	ldr	r3, [r7, #4]
 801a07e:	681a      	ldr	r2, [r3, #0]
 801a080:	68bb      	ldr	r3, [r7, #8]
 801a082:	681b      	ldr	r3, [r3, #0]
 801a084:	429a      	cmp	r2, r3
 801a086:	d905      	bls.n	801a094 <TimerInsertTimer+0x30>
    {
        cur = next;
 801a088:	68bb      	ldr	r3, [r7, #8]
 801a08a:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801a08c:	68bb      	ldr	r3, [r7, #8]
 801a08e:	695b      	ldr	r3, [r3, #20]
 801a090:	60bb      	str	r3, [r7, #8]
 801a092:	e006      	b.n	801a0a2 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801a094:	68fb      	ldr	r3, [r7, #12]
 801a096:	687a      	ldr	r2, [r7, #4]
 801a098:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801a09a:	687b      	ldr	r3, [r7, #4]
 801a09c:	68ba      	ldr	r2, [r7, #8]
 801a09e:	615a      	str	r2, [r3, #20]
        return;
 801a0a0:	e009      	b.n	801a0b6 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801a0a2:	68fb      	ldr	r3, [r7, #12]
 801a0a4:	695b      	ldr	r3, [r3, #20]
 801a0a6:	2b00      	cmp	r3, #0
 801a0a8:	d1e8      	bne.n	801a07c <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801a0aa:	68fb      	ldr	r3, [r7, #12]
 801a0ac:	687a      	ldr	r2, [r7, #4]
 801a0ae:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801a0b0:	687b      	ldr	r3, [r7, #4]
 801a0b2:	2200      	movs	r2, #0
 801a0b4:	615a      	str	r2, [r3, #20]
}
 801a0b6:	3714      	adds	r7, #20
 801a0b8:	46bd      	mov	sp, r7
 801a0ba:	bc80      	pop	{r7}
 801a0bc:	4770      	bx	lr
 801a0be:	bf00      	nop
 801a0c0:	20001604 	.word	0x20001604

0801a0c4 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801a0c4:	b580      	push	{r7, lr}
 801a0c6:	b084      	sub	sp, #16
 801a0c8:	af00      	add	r7, sp, #0
 801a0ca:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801a0cc:	4b0b      	ldr	r3, [pc, #44]	; (801a0fc <TimerInsertNewHeadTimer+0x38>)
 801a0ce:	681b      	ldr	r3, [r3, #0]
 801a0d0:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801a0d2:	68fb      	ldr	r3, [r7, #12]
 801a0d4:	2b00      	cmp	r3, #0
 801a0d6:	d002      	beq.n	801a0de <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801a0d8:	68fb      	ldr	r3, [r7, #12]
 801a0da:	2200      	movs	r2, #0
 801a0dc:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801a0de:	687b      	ldr	r3, [r7, #4]
 801a0e0:	68fa      	ldr	r2, [r7, #12]
 801a0e2:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801a0e4:	4a05      	ldr	r2, [pc, #20]	; (801a0fc <TimerInsertNewHeadTimer+0x38>)
 801a0e6:	687b      	ldr	r3, [r7, #4]
 801a0e8:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801a0ea:	4b04      	ldr	r3, [pc, #16]	; (801a0fc <TimerInsertNewHeadTimer+0x38>)
 801a0ec:	681b      	ldr	r3, [r3, #0]
 801a0ee:	4618      	mov	r0, r3
 801a0f0:	f7ff ff8e 	bl	801a010 <TimerSetTimeout>
}
 801a0f4:	bf00      	nop
 801a0f6:	3710      	adds	r7, #16
 801a0f8:	46bd      	mov	sp, r7
 801a0fa:	bd80      	pop	{r7, pc}
 801a0fc:	20001604 	.word	0x20001604

0801a100 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801a100:	b480      	push	{r7}
 801a102:	b085      	sub	sp, #20
 801a104:	af00      	add	r7, sp, #0
 801a106:	6078      	str	r0, [r7, #4]
  int i = 0;
 801a108:	2300      	movs	r3, #0
 801a10a:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801a10c:	e00e      	b.n	801a12c <ee_skip_atoi+0x2c>
 801a10e:	68fa      	ldr	r2, [r7, #12]
 801a110:	4613      	mov	r3, r2
 801a112:	009b      	lsls	r3, r3, #2
 801a114:	4413      	add	r3, r2
 801a116:	005b      	lsls	r3, r3, #1
 801a118:	4618      	mov	r0, r3
 801a11a:	687b      	ldr	r3, [r7, #4]
 801a11c:	681b      	ldr	r3, [r3, #0]
 801a11e:	1c59      	adds	r1, r3, #1
 801a120:	687a      	ldr	r2, [r7, #4]
 801a122:	6011      	str	r1, [r2, #0]
 801a124:	781b      	ldrb	r3, [r3, #0]
 801a126:	4403      	add	r3, r0
 801a128:	3b30      	subs	r3, #48	; 0x30
 801a12a:	60fb      	str	r3, [r7, #12]
 801a12c:	687b      	ldr	r3, [r7, #4]
 801a12e:	681b      	ldr	r3, [r3, #0]
 801a130:	781b      	ldrb	r3, [r3, #0]
 801a132:	2b2f      	cmp	r3, #47	; 0x2f
 801a134:	d904      	bls.n	801a140 <ee_skip_atoi+0x40>
 801a136:	687b      	ldr	r3, [r7, #4]
 801a138:	681b      	ldr	r3, [r3, #0]
 801a13a:	781b      	ldrb	r3, [r3, #0]
 801a13c:	2b39      	cmp	r3, #57	; 0x39
 801a13e:	d9e6      	bls.n	801a10e <ee_skip_atoi+0xe>
  return i;
 801a140:	68fb      	ldr	r3, [r7, #12]
}
 801a142:	4618      	mov	r0, r3
 801a144:	3714      	adds	r7, #20
 801a146:	46bd      	mov	sp, r7
 801a148:	bc80      	pop	{r7}
 801a14a:	4770      	bx	lr

0801a14c <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801a14c:	b480      	push	{r7}
 801a14e:	b099      	sub	sp, #100	; 0x64
 801a150:	af00      	add	r7, sp, #0
 801a152:	60f8      	str	r0, [r7, #12]
 801a154:	60b9      	str	r1, [r7, #8]
 801a156:	607a      	str	r2, [r7, #4]
 801a158:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801a15a:	4b72      	ldr	r3, [pc, #456]	; (801a324 <ee_number+0x1d8>)
 801a15c:	681b      	ldr	r3, [r3, #0]
 801a15e:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801a160:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801a162:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801a166:	2b00      	cmp	r3, #0
 801a168:	d002      	beq.n	801a170 <ee_number+0x24>
 801a16a:	4b6f      	ldr	r3, [pc, #444]	; (801a328 <ee_number+0x1dc>)
 801a16c:	681b      	ldr	r3, [r3, #0]
 801a16e:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801a170:	683b      	ldr	r3, [r7, #0]
 801a172:	2b01      	cmp	r3, #1
 801a174:	dd02      	ble.n	801a17c <ee_number+0x30>
 801a176:	683b      	ldr	r3, [r7, #0]
 801a178:	2b24      	cmp	r3, #36	; 0x24
 801a17a:	dd01      	ble.n	801a180 <ee_number+0x34>
 801a17c:	2300      	movs	r3, #0
 801a17e:	e0cc      	b.n	801a31a <ee_number+0x1ce>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 801a180:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801a182:	f003 0301 	and.w	r3, r3, #1
 801a186:	2b00      	cmp	r3, #0
 801a188:	d001      	beq.n	801a18e <ee_number+0x42>
 801a18a:	2330      	movs	r3, #48	; 0x30
 801a18c:	e000      	b.n	801a190 <ee_number+0x44>
 801a18e:	2320      	movs	r3, #32
 801a190:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 801a194:	2300      	movs	r3, #0
 801a196:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 801a19a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801a19c:	f003 0302 	and.w	r3, r3, #2
 801a1a0:	2b00      	cmp	r3, #0
 801a1a2:	d00b      	beq.n	801a1bc <ee_number+0x70>
  {
    if (num < 0)
 801a1a4:	687b      	ldr	r3, [r7, #4]
 801a1a6:	2b00      	cmp	r3, #0
 801a1a8:	da08      	bge.n	801a1bc <ee_number+0x70>
    {
      sign = '-';
 801a1aa:	232d      	movs	r3, #45	; 0x2d
 801a1ac:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 801a1b0:	687b      	ldr	r3, [r7, #4]
 801a1b2:	425b      	negs	r3, r3
 801a1b4:	607b      	str	r3, [r7, #4]
      size--;
 801a1b6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801a1b8:	3b01      	subs	r3, #1
 801a1ba:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 801a1bc:	2300      	movs	r3, #0
 801a1be:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 801a1c0:	687b      	ldr	r3, [r7, #4]
 801a1c2:	2b00      	cmp	r3, #0
 801a1c4:	d120      	bne.n	801a208 <ee_number+0xbc>
    tmp[i++] = '0';
 801a1c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a1c8:	1c5a      	adds	r2, r3, #1
 801a1ca:	657a      	str	r2, [r7, #84]	; 0x54
 801a1cc:	f107 0260 	add.w	r2, r7, #96	; 0x60
 801a1d0:	4413      	add	r3, r2
 801a1d2:	2230      	movs	r2, #48	; 0x30
 801a1d4:	f803 2c50 	strb.w	r2, [r3, #-80]
 801a1d8:	e019      	b.n	801a20e <ee_number+0xc2>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801a1da:	687b      	ldr	r3, [r7, #4]
 801a1dc:	683a      	ldr	r2, [r7, #0]
 801a1de:	fbb3 f1f2 	udiv	r1, r3, r2
 801a1e2:	fb02 f201 	mul.w	r2, r2, r1
 801a1e6:	1a9b      	subs	r3, r3, r2
 801a1e8:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801a1ea:	441a      	add	r2, r3
 801a1ec:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a1ee:	1c59      	adds	r1, r3, #1
 801a1f0:	6579      	str	r1, [r7, #84]	; 0x54
 801a1f2:	7812      	ldrb	r2, [r2, #0]
 801a1f4:	f107 0160 	add.w	r1, r7, #96	; 0x60
 801a1f8:	440b      	add	r3, r1
 801a1fa:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801a1fe:	687a      	ldr	r2, [r7, #4]
 801a200:	683b      	ldr	r3, [r7, #0]
 801a202:	fbb2 f3f3 	udiv	r3, r2, r3
 801a206:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801a208:	687b      	ldr	r3, [r7, #4]
 801a20a:	2b00      	cmp	r3, #0
 801a20c:	d1e5      	bne.n	801a1da <ee_number+0x8e>
    }
  }

  if (i > precision) precision = i;
 801a20e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801a210:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801a212:	429a      	cmp	r2, r3
 801a214:	dd01      	ble.n	801a21a <ee_number+0xce>
 801a216:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a218:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 801a21a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801a21c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801a21e:	1ad3      	subs	r3, r2, r3
 801a220:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801a222:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801a224:	f003 0301 	and.w	r3, r3, #1
 801a228:	2b00      	cmp	r3, #0
 801a22a:	d112      	bne.n	801a252 <ee_number+0x106>
 801a22c:	e00c      	b.n	801a248 <ee_number+0xfc>
 801a22e:	68fb      	ldr	r3, [r7, #12]
 801a230:	1c5a      	adds	r2, r3, #1
 801a232:	60fa      	str	r2, [r7, #12]
 801a234:	2220      	movs	r2, #32
 801a236:	701a      	strb	r2, [r3, #0]
 801a238:	68bb      	ldr	r3, [r7, #8]
 801a23a:	3b01      	subs	r3, #1
 801a23c:	60bb      	str	r3, [r7, #8]
 801a23e:	68bb      	ldr	r3, [r7, #8]
 801a240:	2b00      	cmp	r3, #0
 801a242:	d101      	bne.n	801a248 <ee_number+0xfc>
 801a244:	68fb      	ldr	r3, [r7, #12]
 801a246:	e068      	b.n	801a31a <ee_number+0x1ce>
 801a248:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801a24a:	1e5a      	subs	r2, r3, #1
 801a24c:	66ba      	str	r2, [r7, #104]	; 0x68
 801a24e:	2b00      	cmp	r3, #0
 801a250:	dced      	bgt.n	801a22e <ee_number+0xe2>
  if (sign) ASSIGN_STR(sign);
 801a252:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801a256:	2b00      	cmp	r3, #0
 801a258:	d01b      	beq.n	801a292 <ee_number+0x146>
 801a25a:	68fb      	ldr	r3, [r7, #12]
 801a25c:	1c5a      	adds	r2, r3, #1
 801a25e:	60fa      	str	r2, [r7, #12]
 801a260:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 801a264:	701a      	strb	r2, [r3, #0]
 801a266:	68bb      	ldr	r3, [r7, #8]
 801a268:	3b01      	subs	r3, #1
 801a26a:	60bb      	str	r3, [r7, #8]
 801a26c:	68bb      	ldr	r3, [r7, #8]
 801a26e:	2b00      	cmp	r3, #0
 801a270:	d10f      	bne.n	801a292 <ee_number+0x146>
 801a272:	68fb      	ldr	r3, [r7, #12]
 801a274:	e051      	b.n	801a31a <ee_number+0x1ce>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801a276:	68fb      	ldr	r3, [r7, #12]
 801a278:	1c5a      	adds	r2, r3, #1
 801a27a:	60fa      	str	r2, [r7, #12]
 801a27c:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 801a280:	701a      	strb	r2, [r3, #0]
 801a282:	68bb      	ldr	r3, [r7, #8]
 801a284:	3b01      	subs	r3, #1
 801a286:	60bb      	str	r3, [r7, #8]
 801a288:	68bb      	ldr	r3, [r7, #8]
 801a28a:	2b00      	cmp	r3, #0
 801a28c:	d101      	bne.n	801a292 <ee_number+0x146>
 801a28e:	68fb      	ldr	r3, [r7, #12]
 801a290:	e043      	b.n	801a31a <ee_number+0x1ce>
 801a292:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801a294:	1e5a      	subs	r2, r3, #1
 801a296:	66ba      	str	r2, [r7, #104]	; 0x68
 801a298:	2b00      	cmp	r3, #0
 801a29a:	dcec      	bgt.n	801a276 <ee_number+0x12a>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801a29c:	e00c      	b.n	801a2b8 <ee_number+0x16c>
 801a29e:	68fb      	ldr	r3, [r7, #12]
 801a2a0:	1c5a      	adds	r2, r3, #1
 801a2a2:	60fa      	str	r2, [r7, #12]
 801a2a4:	2230      	movs	r2, #48	; 0x30
 801a2a6:	701a      	strb	r2, [r3, #0]
 801a2a8:	68bb      	ldr	r3, [r7, #8]
 801a2aa:	3b01      	subs	r3, #1
 801a2ac:	60bb      	str	r3, [r7, #8]
 801a2ae:	68bb      	ldr	r3, [r7, #8]
 801a2b0:	2b00      	cmp	r3, #0
 801a2b2:	d101      	bne.n	801a2b8 <ee_number+0x16c>
 801a2b4:	68fb      	ldr	r3, [r7, #12]
 801a2b6:	e030      	b.n	801a31a <ee_number+0x1ce>
 801a2b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801a2ba:	1e5a      	subs	r2, r3, #1
 801a2bc:	66fa      	str	r2, [r7, #108]	; 0x6c
 801a2be:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801a2c0:	429a      	cmp	r2, r3
 801a2c2:	dbec      	blt.n	801a29e <ee_number+0x152>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801a2c4:	e010      	b.n	801a2e8 <ee_number+0x19c>
 801a2c6:	68fb      	ldr	r3, [r7, #12]
 801a2c8:	1c5a      	adds	r2, r3, #1
 801a2ca:	60fa      	str	r2, [r7, #12]
 801a2cc:	f107 0110 	add.w	r1, r7, #16
 801a2d0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801a2d2:	440a      	add	r2, r1
 801a2d4:	7812      	ldrb	r2, [r2, #0]
 801a2d6:	701a      	strb	r2, [r3, #0]
 801a2d8:	68bb      	ldr	r3, [r7, #8]
 801a2da:	3b01      	subs	r3, #1
 801a2dc:	60bb      	str	r3, [r7, #8]
 801a2de:	68bb      	ldr	r3, [r7, #8]
 801a2e0:	2b00      	cmp	r3, #0
 801a2e2:	d101      	bne.n	801a2e8 <ee_number+0x19c>
 801a2e4:	68fb      	ldr	r3, [r7, #12]
 801a2e6:	e018      	b.n	801a31a <ee_number+0x1ce>
 801a2e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801a2ea:	1e5a      	subs	r2, r3, #1
 801a2ec:	657a      	str	r2, [r7, #84]	; 0x54
 801a2ee:	2b00      	cmp	r3, #0
 801a2f0:	dce9      	bgt.n	801a2c6 <ee_number+0x17a>
  while (size-- > 0) ASSIGN_STR(' ');
 801a2f2:	e00c      	b.n	801a30e <ee_number+0x1c2>
 801a2f4:	68fb      	ldr	r3, [r7, #12]
 801a2f6:	1c5a      	adds	r2, r3, #1
 801a2f8:	60fa      	str	r2, [r7, #12]
 801a2fa:	2220      	movs	r2, #32
 801a2fc:	701a      	strb	r2, [r3, #0]
 801a2fe:	68bb      	ldr	r3, [r7, #8]
 801a300:	3b01      	subs	r3, #1
 801a302:	60bb      	str	r3, [r7, #8]
 801a304:	68bb      	ldr	r3, [r7, #8]
 801a306:	2b00      	cmp	r3, #0
 801a308:	d101      	bne.n	801a30e <ee_number+0x1c2>
 801a30a:	68fb      	ldr	r3, [r7, #12]
 801a30c:	e005      	b.n	801a31a <ee_number+0x1ce>
 801a30e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801a310:	1e5a      	subs	r2, r3, #1
 801a312:	66ba      	str	r2, [r7, #104]	; 0x68
 801a314:	2b00      	cmp	r3, #0
 801a316:	dced      	bgt.n	801a2f4 <ee_number+0x1a8>

  return str;
 801a318:	68fb      	ldr	r3, [r7, #12]
}
 801a31a:	4618      	mov	r0, r3
 801a31c:	3764      	adds	r7, #100	; 0x64
 801a31e:	46bd      	mov	sp, r7
 801a320:	bc80      	pop	{r7}
 801a322:	4770      	bx	lr
 801a324:	200001a0 	.word	0x200001a0
 801a328:	200001a4 	.word	0x200001a4

0801a32c <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801a32c:	b580      	push	{r7, lr}
 801a32e:	b092      	sub	sp, #72	; 0x48
 801a330:	af04      	add	r7, sp, #16
 801a332:	60f8      	str	r0, [r7, #12]
 801a334:	60b9      	str	r1, [r7, #8]
 801a336:	607a      	str	r2, [r7, #4]
 801a338:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801a33a:	68bb      	ldr	r3, [r7, #8]
 801a33c:	2b00      	cmp	r3, #0
 801a33e:	dc01      	bgt.n	801a344 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801a340:	2300      	movs	r3, #0
 801a342:	e142      	b.n	801a5ca <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801a344:	68fb      	ldr	r3, [r7, #12]
 801a346:	62fb      	str	r3, [r7, #44]	; 0x2c
 801a348:	e12a      	b.n	801a5a0 <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 801a34a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a34c:	68fb      	ldr	r3, [r7, #12]
 801a34e:	1ad2      	subs	r2, r2, r3
 801a350:	68bb      	ldr	r3, [r7, #8]
 801a352:	3b01      	subs	r3, #1
 801a354:	429a      	cmp	r2, r3
 801a356:	f280 8131 	bge.w	801a5bc <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 801a35a:	687b      	ldr	r3, [r7, #4]
 801a35c:	781b      	ldrb	r3, [r3, #0]
 801a35e:	2b25      	cmp	r3, #37	; 0x25
 801a360:	d006      	beq.n	801a370 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801a362:	687a      	ldr	r2, [r7, #4]
 801a364:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a366:	1c59      	adds	r1, r3, #1
 801a368:	62f9      	str	r1, [r7, #44]	; 0x2c
 801a36a:	7812      	ldrb	r2, [r2, #0]
 801a36c:	701a      	strb	r2, [r3, #0]
      continue;
 801a36e:	e114      	b.n	801a59a <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 801a370:	2300      	movs	r3, #0
 801a372:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801a374:	687b      	ldr	r3, [r7, #4]
 801a376:	3301      	adds	r3, #1
 801a378:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801a37a:	687b      	ldr	r3, [r7, #4]
 801a37c:	781b      	ldrb	r3, [r3, #0]
 801a37e:	2b30      	cmp	r3, #48	; 0x30
 801a380:	d103      	bne.n	801a38a <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801a382:	6a3b      	ldr	r3, [r7, #32]
 801a384:	f043 0301 	orr.w	r3, r3, #1
 801a388:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 801a38a:	f04f 33ff 	mov.w	r3, #4294967295
 801a38e:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801a390:	687b      	ldr	r3, [r7, #4]
 801a392:	781b      	ldrb	r3, [r3, #0]
 801a394:	2b2f      	cmp	r3, #47	; 0x2f
 801a396:	d908      	bls.n	801a3aa <tiny_vsnprintf_like+0x7e>
 801a398:	687b      	ldr	r3, [r7, #4]
 801a39a:	781b      	ldrb	r3, [r3, #0]
 801a39c:	2b39      	cmp	r3, #57	; 0x39
 801a39e:	d804      	bhi.n	801a3aa <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801a3a0:	1d3b      	adds	r3, r7, #4
 801a3a2:	4618      	mov	r0, r3
 801a3a4:	f7ff feac 	bl	801a100 <ee_skip_atoi>
 801a3a8:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 801a3aa:	f04f 33ff 	mov.w	r3, #4294967295
 801a3ae:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 801a3b0:	f04f 33ff 	mov.w	r3, #4294967295
 801a3b4:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 801a3b6:	230a      	movs	r3, #10
 801a3b8:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 801a3ba:	687b      	ldr	r3, [r7, #4]
 801a3bc:	781b      	ldrb	r3, [r3, #0]
 801a3be:	3b58      	subs	r3, #88	; 0x58
 801a3c0:	2b20      	cmp	r3, #32
 801a3c2:	f200 8094 	bhi.w	801a4ee <tiny_vsnprintf_like+0x1c2>
 801a3c6:	a201      	add	r2, pc, #4	; (adr r2, 801a3cc <tiny_vsnprintf_like+0xa0>)
 801a3c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a3cc:	0801a4d7 	.word	0x0801a4d7
 801a3d0:	0801a4ef 	.word	0x0801a4ef
 801a3d4:	0801a4ef 	.word	0x0801a4ef
 801a3d8:	0801a4ef 	.word	0x0801a4ef
 801a3dc:	0801a4ef 	.word	0x0801a4ef
 801a3e0:	0801a4ef 	.word	0x0801a4ef
 801a3e4:	0801a4ef 	.word	0x0801a4ef
 801a3e8:	0801a4ef 	.word	0x0801a4ef
 801a3ec:	0801a4ef 	.word	0x0801a4ef
 801a3f0:	0801a4ef 	.word	0x0801a4ef
 801a3f4:	0801a4ef 	.word	0x0801a4ef
 801a3f8:	0801a45b 	.word	0x0801a45b
 801a3fc:	0801a4e5 	.word	0x0801a4e5
 801a400:	0801a4ef 	.word	0x0801a4ef
 801a404:	0801a4ef 	.word	0x0801a4ef
 801a408:	0801a4ef 	.word	0x0801a4ef
 801a40c:	0801a4ef 	.word	0x0801a4ef
 801a410:	0801a4e5 	.word	0x0801a4e5
 801a414:	0801a4ef 	.word	0x0801a4ef
 801a418:	0801a4ef 	.word	0x0801a4ef
 801a41c:	0801a4ef 	.word	0x0801a4ef
 801a420:	0801a4ef 	.word	0x0801a4ef
 801a424:	0801a4ef 	.word	0x0801a4ef
 801a428:	0801a4ef 	.word	0x0801a4ef
 801a42c:	0801a4ef 	.word	0x0801a4ef
 801a430:	0801a4ef 	.word	0x0801a4ef
 801a434:	0801a4ef 	.word	0x0801a4ef
 801a438:	0801a47b 	.word	0x0801a47b
 801a43c:	0801a4ef 	.word	0x0801a4ef
 801a440:	0801a53b 	.word	0x0801a53b
 801a444:	0801a4ef 	.word	0x0801a4ef
 801a448:	0801a4ef 	.word	0x0801a4ef
 801a44c:	0801a4df 	.word	0x0801a4df
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801a450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a452:	1c5a      	adds	r2, r3, #1
 801a454:	62fa      	str	r2, [r7, #44]	; 0x2c
 801a456:	2220      	movs	r2, #32
 801a458:	701a      	strb	r2, [r3, #0]
 801a45a:	69fb      	ldr	r3, [r7, #28]
 801a45c:	3b01      	subs	r3, #1
 801a45e:	61fb      	str	r3, [r7, #28]
 801a460:	69fb      	ldr	r3, [r7, #28]
 801a462:	2b00      	cmp	r3, #0
 801a464:	dcf4      	bgt.n	801a450 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801a466:	683b      	ldr	r3, [r7, #0]
 801a468:	1d1a      	adds	r2, r3, #4
 801a46a:	603a      	str	r2, [r7, #0]
 801a46c:	6819      	ldr	r1, [r3, #0]
 801a46e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a470:	1c5a      	adds	r2, r3, #1
 801a472:	62fa      	str	r2, [r7, #44]	; 0x2c
 801a474:	b2ca      	uxtb	r2, r1
 801a476:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801a478:	e08f      	b.n	801a59a <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 801a47a:	683b      	ldr	r3, [r7, #0]
 801a47c:	1d1a      	adds	r2, r3, #4
 801a47e:	603a      	str	r2, [r7, #0]
 801a480:	681b      	ldr	r3, [r3, #0]
 801a482:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 801a484:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a486:	2b00      	cmp	r3, #0
 801a488:	d101      	bne.n	801a48e <tiny_vsnprintf_like+0x162>
 801a48a:	4b52      	ldr	r3, [pc, #328]	; (801a5d4 <tiny_vsnprintf_like+0x2a8>)
 801a48c:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801a48e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a490:	f7e5 fe72 	bl	8000178 <strlen>
 801a494:	4603      	mov	r3, r0
 801a496:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801a498:	e004      	b.n	801a4a4 <tiny_vsnprintf_like+0x178>
 801a49a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a49c:	1c5a      	adds	r2, r3, #1
 801a49e:	62fa      	str	r2, [r7, #44]	; 0x2c
 801a4a0:	2220      	movs	r2, #32
 801a4a2:	701a      	strb	r2, [r3, #0]
 801a4a4:	69fb      	ldr	r3, [r7, #28]
 801a4a6:	1e5a      	subs	r2, r3, #1
 801a4a8:	61fa      	str	r2, [r7, #28]
 801a4aa:	693a      	ldr	r2, [r7, #16]
 801a4ac:	429a      	cmp	r2, r3
 801a4ae:	dbf4      	blt.n	801a49a <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801a4b0:	2300      	movs	r3, #0
 801a4b2:	62bb      	str	r3, [r7, #40]	; 0x28
 801a4b4:	e00a      	b.n	801a4cc <tiny_vsnprintf_like+0x1a0>
 801a4b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a4b8:	1c53      	adds	r3, r2, #1
 801a4ba:	627b      	str	r3, [r7, #36]	; 0x24
 801a4bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a4be:	1c59      	adds	r1, r3, #1
 801a4c0:	62f9      	str	r1, [r7, #44]	; 0x2c
 801a4c2:	7812      	ldrb	r2, [r2, #0]
 801a4c4:	701a      	strb	r2, [r3, #0]
 801a4c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801a4c8:	3301      	adds	r3, #1
 801a4ca:	62bb      	str	r3, [r7, #40]	; 0x28
 801a4cc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801a4ce:	693b      	ldr	r3, [r7, #16]
 801a4d0:	429a      	cmp	r2, r3
 801a4d2:	dbf0      	blt.n	801a4b6 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801a4d4:	e061      	b.n	801a59a <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 801a4d6:	6a3b      	ldr	r3, [r7, #32]
 801a4d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a4dc:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801a4de:	2310      	movs	r3, #16
 801a4e0:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 801a4e2:	e02d      	b.n	801a540 <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 801a4e4:	6a3b      	ldr	r3, [r7, #32]
 801a4e6:	f043 0302 	orr.w	r3, r3, #2
 801a4ea:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801a4ec:	e025      	b.n	801a53a <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801a4ee:	687b      	ldr	r3, [r7, #4]
 801a4f0:	781b      	ldrb	r3, [r3, #0]
 801a4f2:	2b25      	cmp	r3, #37	; 0x25
 801a4f4:	d004      	beq.n	801a500 <tiny_vsnprintf_like+0x1d4>
 801a4f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a4f8:	1c5a      	adds	r2, r3, #1
 801a4fa:	62fa      	str	r2, [r7, #44]	; 0x2c
 801a4fc:	2225      	movs	r2, #37	; 0x25
 801a4fe:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801a500:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a502:	68fb      	ldr	r3, [r7, #12]
 801a504:	1ad2      	subs	r2, r2, r3
 801a506:	68bb      	ldr	r3, [r7, #8]
 801a508:	3b01      	subs	r3, #1
 801a50a:	429a      	cmp	r2, r3
 801a50c:	da17      	bge.n	801a53e <tiny_vsnprintf_like+0x212>
        if (*fmt)
 801a50e:	687b      	ldr	r3, [r7, #4]
 801a510:	781b      	ldrb	r3, [r3, #0]
 801a512:	2b00      	cmp	r3, #0
 801a514:	d006      	beq.n	801a524 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801a516:	687a      	ldr	r2, [r7, #4]
 801a518:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a51a:	1c59      	adds	r1, r3, #1
 801a51c:	62f9      	str	r1, [r7, #44]	; 0x2c
 801a51e:	7812      	ldrb	r2, [r2, #0]
 801a520:	701a      	strb	r2, [r3, #0]
 801a522:	e002      	b.n	801a52a <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801a524:	687b      	ldr	r3, [r7, #4]
 801a526:	3b01      	subs	r3, #1
 801a528:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801a52a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a52c:	68fb      	ldr	r3, [r7, #12]
 801a52e:	1ad2      	subs	r2, r2, r3
 801a530:	68bb      	ldr	r3, [r7, #8]
 801a532:	3b01      	subs	r3, #1
 801a534:	429a      	cmp	r2, r3
 801a536:	db2f      	blt.n	801a598 <tiny_vsnprintf_like+0x26c>
 801a538:	e002      	b.n	801a540 <tiny_vsnprintf_like+0x214>
        break;
 801a53a:	bf00      	nop
 801a53c:	e000      	b.n	801a540 <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 801a53e:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801a540:	697b      	ldr	r3, [r7, #20]
 801a542:	2b6c      	cmp	r3, #108	; 0x6c
 801a544:	d105      	bne.n	801a552 <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 801a546:	683b      	ldr	r3, [r7, #0]
 801a548:	1d1a      	adds	r2, r3, #4
 801a54a:	603a      	str	r2, [r7, #0]
 801a54c:	681b      	ldr	r3, [r3, #0]
 801a54e:	637b      	str	r3, [r7, #52]	; 0x34
 801a550:	e00f      	b.n	801a572 <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 801a552:	6a3b      	ldr	r3, [r7, #32]
 801a554:	f003 0302 	and.w	r3, r3, #2
 801a558:	2b00      	cmp	r3, #0
 801a55a:	d005      	beq.n	801a568 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 801a55c:	683b      	ldr	r3, [r7, #0]
 801a55e:	1d1a      	adds	r2, r3, #4
 801a560:	603a      	str	r2, [r7, #0]
 801a562:	681b      	ldr	r3, [r3, #0]
 801a564:	637b      	str	r3, [r7, #52]	; 0x34
 801a566:	e004      	b.n	801a572 <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 801a568:	683b      	ldr	r3, [r7, #0]
 801a56a:	1d1a      	adds	r2, r3, #4
 801a56c:	603a      	str	r2, [r7, #0]
 801a56e:	681b      	ldr	r3, [r3, #0]
 801a570:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801a572:	68bb      	ldr	r3, [r7, #8]
 801a574:	1e5a      	subs	r2, r3, #1
 801a576:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801a578:	68fb      	ldr	r3, [r7, #12]
 801a57a:	1acb      	subs	r3, r1, r3
 801a57c:	1ad1      	subs	r1, r2, r3
 801a57e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801a580:	6a3b      	ldr	r3, [r7, #32]
 801a582:	9302      	str	r3, [sp, #8]
 801a584:	69bb      	ldr	r3, [r7, #24]
 801a586:	9301      	str	r3, [sp, #4]
 801a588:	69fb      	ldr	r3, [r7, #28]
 801a58a:	9300      	str	r3, [sp, #0]
 801a58c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a58e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801a590:	f7ff fddc 	bl	801a14c <ee_number>
 801a594:	62f8      	str	r0, [r7, #44]	; 0x2c
 801a596:	e000      	b.n	801a59a <tiny_vsnprintf_like+0x26e>
        continue;
 801a598:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801a59a:	687b      	ldr	r3, [r7, #4]
 801a59c:	3301      	adds	r3, #1
 801a59e:	607b      	str	r3, [r7, #4]
 801a5a0:	687b      	ldr	r3, [r7, #4]
 801a5a2:	781b      	ldrb	r3, [r3, #0]
 801a5a4:	2b00      	cmp	r3, #0
 801a5a6:	f47f aed0 	bne.w	801a34a <tiny_vsnprintf_like+0x1e>
 801a5aa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a5ac:	68fb      	ldr	r3, [r7, #12]
 801a5ae:	1ad2      	subs	r2, r2, r3
 801a5b0:	68bb      	ldr	r3, [r7, #8]
 801a5b2:	3b01      	subs	r3, #1
 801a5b4:	429a      	cmp	r2, r3
 801a5b6:	f6bf aec8 	bge.w	801a34a <tiny_vsnprintf_like+0x1e>
 801a5ba:	e000      	b.n	801a5be <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 801a5bc:	bf00      	nop
  }

  *str = '\0';
 801a5be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801a5c0:	2200      	movs	r2, #0
 801a5c2:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801a5c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801a5c6:	68fb      	ldr	r3, [r7, #12]
 801a5c8:	1ad3      	subs	r3, r2, r3
}
 801a5ca:	4618      	mov	r0, r3
 801a5cc:	3738      	adds	r7, #56	; 0x38
 801a5ce:	46bd      	mov	sp, r7
 801a5d0:	bd80      	pop	{r7, pc}
 801a5d2:	bf00      	nop
 801a5d4:	0801aedc 	.word	0x0801aedc

0801a5d8 <__libc_init_array>:
 801a5d8:	b570      	push	{r4, r5, r6, lr}
 801a5da:	4d0d      	ldr	r5, [pc, #52]	; (801a610 <__libc_init_array+0x38>)
 801a5dc:	4c0d      	ldr	r4, [pc, #52]	; (801a614 <__libc_init_array+0x3c>)
 801a5de:	1b64      	subs	r4, r4, r5
 801a5e0:	10a4      	asrs	r4, r4, #2
 801a5e2:	2600      	movs	r6, #0
 801a5e4:	42a6      	cmp	r6, r4
 801a5e6:	d109      	bne.n	801a5fc <__libc_init_array+0x24>
 801a5e8:	4d0b      	ldr	r5, [pc, #44]	; (801a618 <__libc_init_array+0x40>)
 801a5ea:	4c0c      	ldr	r4, [pc, #48]	; (801a61c <__libc_init_array+0x44>)
 801a5ec:	f000 f8a0 	bl	801a730 <_init>
 801a5f0:	1b64      	subs	r4, r4, r5
 801a5f2:	10a4      	asrs	r4, r4, #2
 801a5f4:	2600      	movs	r6, #0
 801a5f6:	42a6      	cmp	r6, r4
 801a5f8:	d105      	bne.n	801a606 <__libc_init_array+0x2e>
 801a5fa:	bd70      	pop	{r4, r5, r6, pc}
 801a5fc:	f855 3b04 	ldr.w	r3, [r5], #4
 801a600:	4798      	blx	r3
 801a602:	3601      	adds	r6, #1
 801a604:	e7ee      	b.n	801a5e4 <__libc_init_array+0xc>
 801a606:	f855 3b04 	ldr.w	r3, [r5], #4
 801a60a:	4798      	blx	r3
 801a60c:	3601      	adds	r6, #1
 801a60e:	e7f2      	b.n	801a5f6 <__libc_init_array+0x1e>
 801a610:	0801b5c8 	.word	0x0801b5c8
 801a614:	0801b5c8 	.word	0x0801b5c8
 801a618:	0801b5c8 	.word	0x0801b5c8
 801a61c:	0801b5cc 	.word	0x0801b5cc

0801a620 <memset>:
 801a620:	4402      	add	r2, r0
 801a622:	4603      	mov	r3, r0
 801a624:	4293      	cmp	r3, r2
 801a626:	d100      	bne.n	801a62a <memset+0xa>
 801a628:	4770      	bx	lr
 801a62a:	f803 1b01 	strb.w	r1, [r3], #1
 801a62e:	e7f9      	b.n	801a624 <memset+0x4>

0801a630 <floor>:
 801a630:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a634:	f3c1 580a 	ubfx	r8, r1, #20, #11
 801a638:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 801a63c:	2e13      	cmp	r6, #19
 801a63e:	4602      	mov	r2, r0
 801a640:	460b      	mov	r3, r1
 801a642:	4607      	mov	r7, r0
 801a644:	460c      	mov	r4, r1
 801a646:	4605      	mov	r5, r0
 801a648:	dc34      	bgt.n	801a6b4 <floor+0x84>
 801a64a:	2e00      	cmp	r6, #0
 801a64c:	da15      	bge.n	801a67a <floor+0x4a>
 801a64e:	a334      	add	r3, pc, #208	; (adr r3, 801a720 <floor+0xf0>)
 801a650:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a654:	f7e5 fd9e 	bl	8000194 <__adddf3>
 801a658:	2200      	movs	r2, #0
 801a65a:	2300      	movs	r3, #0
 801a65c:	f7e5 ffce 	bl	80005fc <__aeabi_dcmpgt>
 801a660:	b140      	cbz	r0, 801a674 <floor+0x44>
 801a662:	2c00      	cmp	r4, #0
 801a664:	da59      	bge.n	801a71a <floor+0xea>
 801a666:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801a66a:	ea57 0503 	orrs.w	r5, r7, r3
 801a66e:	d001      	beq.n	801a674 <floor+0x44>
 801a670:	4c2d      	ldr	r4, [pc, #180]	; (801a728 <floor+0xf8>)
 801a672:	2500      	movs	r5, #0
 801a674:	4623      	mov	r3, r4
 801a676:	462f      	mov	r7, r5
 801a678:	e025      	b.n	801a6c6 <floor+0x96>
 801a67a:	4a2c      	ldr	r2, [pc, #176]	; (801a72c <floor+0xfc>)
 801a67c:	fa42 f806 	asr.w	r8, r2, r6
 801a680:	ea01 0208 	and.w	r2, r1, r8
 801a684:	4302      	orrs	r2, r0
 801a686:	d01e      	beq.n	801a6c6 <floor+0x96>
 801a688:	a325      	add	r3, pc, #148	; (adr r3, 801a720 <floor+0xf0>)
 801a68a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a68e:	f7e5 fd81 	bl	8000194 <__adddf3>
 801a692:	2200      	movs	r2, #0
 801a694:	2300      	movs	r3, #0
 801a696:	f7e5 ffb1 	bl	80005fc <__aeabi_dcmpgt>
 801a69a:	2800      	cmp	r0, #0
 801a69c:	d0ea      	beq.n	801a674 <floor+0x44>
 801a69e:	2c00      	cmp	r4, #0
 801a6a0:	bfbe      	ittt	lt
 801a6a2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801a6a6:	fa43 f606 	asrlt.w	r6, r3, r6
 801a6aa:	19a4      	addlt	r4, r4, r6
 801a6ac:	ea24 0408 	bic.w	r4, r4, r8
 801a6b0:	2500      	movs	r5, #0
 801a6b2:	e7df      	b.n	801a674 <floor+0x44>
 801a6b4:	2e33      	cmp	r6, #51	; 0x33
 801a6b6:	dd0a      	ble.n	801a6ce <floor+0x9e>
 801a6b8:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 801a6bc:	d103      	bne.n	801a6c6 <floor+0x96>
 801a6be:	f7e5 fd69 	bl	8000194 <__adddf3>
 801a6c2:	4607      	mov	r7, r0
 801a6c4:	460b      	mov	r3, r1
 801a6c6:	4638      	mov	r0, r7
 801a6c8:	4619      	mov	r1, r3
 801a6ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a6ce:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 801a6d2:	f04f 32ff 	mov.w	r2, #4294967295
 801a6d6:	fa22 f808 	lsr.w	r8, r2, r8
 801a6da:	ea18 0f00 	tst.w	r8, r0
 801a6de:	d0f2      	beq.n	801a6c6 <floor+0x96>
 801a6e0:	a30f      	add	r3, pc, #60	; (adr r3, 801a720 <floor+0xf0>)
 801a6e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a6e6:	f7e5 fd55 	bl	8000194 <__adddf3>
 801a6ea:	2200      	movs	r2, #0
 801a6ec:	2300      	movs	r3, #0
 801a6ee:	f7e5 ff85 	bl	80005fc <__aeabi_dcmpgt>
 801a6f2:	2800      	cmp	r0, #0
 801a6f4:	d0be      	beq.n	801a674 <floor+0x44>
 801a6f6:	2c00      	cmp	r4, #0
 801a6f8:	da02      	bge.n	801a700 <floor+0xd0>
 801a6fa:	2e14      	cmp	r6, #20
 801a6fc:	d103      	bne.n	801a706 <floor+0xd6>
 801a6fe:	3401      	adds	r4, #1
 801a700:	ea25 0508 	bic.w	r5, r5, r8
 801a704:	e7b6      	b.n	801a674 <floor+0x44>
 801a706:	2301      	movs	r3, #1
 801a708:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 801a70c:	fa03 f606 	lsl.w	r6, r3, r6
 801a710:	4435      	add	r5, r6
 801a712:	42bd      	cmp	r5, r7
 801a714:	bf38      	it	cc
 801a716:	18e4      	addcc	r4, r4, r3
 801a718:	e7f2      	b.n	801a700 <floor+0xd0>
 801a71a:	2500      	movs	r5, #0
 801a71c:	462c      	mov	r4, r5
 801a71e:	e7a9      	b.n	801a674 <floor+0x44>
 801a720:	8800759c 	.word	0x8800759c
 801a724:	7e37e43c 	.word	0x7e37e43c
 801a728:	bff00000 	.word	0xbff00000
 801a72c:	000fffff 	.word	0x000fffff

0801a730 <_init>:
 801a730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a732:	bf00      	nop
 801a734:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a736:	bc08      	pop	{r3}
 801a738:	469e      	mov	lr, r3
 801a73a:	4770      	bx	lr

0801a73c <_fini>:
 801a73c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a73e:	bf00      	nop
 801a740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801a742:	bc08      	pop	{r3}
 801a744:	469e      	mov	lr, r3
 801a746:	4770      	bx	lr
