Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot led_uart_tb_behav xil_defaultlib.led_uart_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/qingteng/Projects/LED_counter_uarttx/src/led_uart_top.v" Line 5. Module led_uart_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/qingteng/Projects/LED_counter_uarttx/src/led_counter.v" Line 4. Module led_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/qingteng/Projects/LED_counter_uarttx/src/uart_tx.v" Line 4. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/qingteng/Projects/LED_counter_uarttx/src/led_uart_top.v" Line 5. Module led_uart_top doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/qingteng/Projects/LED_counter_uarttx/src/led_counter.v" Line 4. Module led_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/qingteng/Projects/LED_counter_uarttx/src/uart_tx.v" Line 4. Module uart_tx doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.led_counter
Compiling module xil_defaultlib.uart_tx
Compiling module xil_defaultlib.led_uart_top
Compiling module xil_defaultlib.led_uart_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot led_uart_tb_behav
