{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1454927181230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1454927181230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 08 11:26:21 2016 " "Processing started: Mon Feb 08 11:26:21 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1454927181230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1454927181230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LFSR -c LFSR --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off LFSR -c LFSR --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1454927181230 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1454927181970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_raz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_raz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_raz-one " "Found design unit 1: DFF_raz-one" {  } { { "DFF_raz.vhd" "" { Text "G:/Altera/LFSR/DFF_raz.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454927182570 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_raz " "Found entity 1: DFF_raz" {  } { { "DFF_raz.vhd" "" { Text "G:/Altera/LFSR/DFF_raz.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454927182570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454927182570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff_sr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dff_sr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DFF_SR-one " "Found design unit 1: DFF_SR-one" {  } { { "DFF_SR.vhd" "" { Text "G:/Altera/LFSR/DFF_SR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454927182580 ""} { "Info" "ISGN_ENTITY_NAME" "1 DFF_SR " "Found entity 1: DFF_SR" {  } { { "DFF_SR.vhd" "" { Text "G:/Altera/LFSR/DFF_SR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454927182580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454927182580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lfsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LFSR-one1 " "Found design unit 1: LFSR-one1" {  } { { "LFSR.vhd" "" { Text "G:/Altera/LFSR/LFSR.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454927182580 ""} { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.vhd" "" { Text "G:/Altera/LFSR/LFSR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1454927182580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1454927182580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LFSR " "Elaborating entity \"LFSR\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1454927182640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFF_SR DFF_SR:\\GE:1:G2 " "Elaborating entity \"DFF_SR\" for hierarchy \"DFF_SR:\\GE:1:G2\"" {  } { { "LFSR.vhd" "\\GE:1:G2" { Text "G:/Altera/LFSR/LFSR.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1454927182650 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset DFF_SR.vhd(15) " "VHDL Process Statement warning at DFF_SR.vhd(15): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DFF_SR.vhd" "" { Text "G:/Altera/LFSR/DFF_SR.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1454927182790 "|LFSR|DFF_SR:\GE:1:G2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "set DFF_SR.vhd(17) " "VHDL Process Statement warning at DFF_SR.vhd(17): signal \"set\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "DFF_SR.vhd" "" { Text "G:/Altera/LFSR/DFF_SR.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1454927182790 "|LFSR|DFF_SR:\GE:1:G2"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "544 " "Peak virtual memory: 544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1454927182940 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 08 11:26:22 2016 " "Processing ended: Mon Feb 08 11:26:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1454927182940 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1454927182940 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1454927182940 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1454927182940 ""}
