#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001736104edf0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001736108bf10_0 .net "PC", 31 0, v0000017361085ee0_0;  1 drivers
v000001736108a930_0 .var "clk", 0 0;
v000001736108b830_0 .net "clkout", 0 0, L_00000173610cee10;  1 drivers
v000001736108b8d0_0 .net "cycles_consumed", 31 0, v000001736108a2f0_0;  1 drivers
v000001736108a4d0_0 .var "rst", 0 0;
S_0000017360ff5d10 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_000001736104edf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_0000017361063190 .param/l "RType" 0 4 2, C4<000000>;
P_00000173610631c8 .param/l "add" 0 4 5, C4<100000>;
P_0000017361063200 .param/l "addi" 0 4 8, C4<001000>;
P_0000017361063238 .param/l "addu" 0 4 5, C4<100001>;
P_0000017361063270 .param/l "and_" 0 4 5, C4<100100>;
P_00000173610632a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000173610632e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000017361063318 .param/l "bne" 0 4 10, C4<000101>;
P_0000017361063350 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000017361063388 .param/l "j" 0 4 12, C4<000010>;
P_00000173610633c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000173610633f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000017361063430 .param/l "lw" 0 4 8, C4<100011>;
P_0000017361063468 .param/l "nor_" 0 4 5, C4<100111>;
P_00000173610634a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000173610634d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000017361063510 .param/l "sgt" 0 4 6, C4<101011>;
P_0000017361063548 .param/l "sll" 0 4 6, C4<000000>;
P_0000017361063580 .param/l "slt" 0 4 5, C4<101010>;
P_00000173610635b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000173610635f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000017361063628 .param/l "sub" 0 4 5, C4<100010>;
P_0000017361063660 .param/l "subu" 0 4 5, C4<100011>;
P_0000017361063698 .param/l "sw" 0 4 8, C4<101011>;
P_00000173610636d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000017361063708 .param/l "xori" 0 4 8, C4<001110>;
L_00000173610cebe0 .functor NOT 1, v000001736108a4d0_0, C4<0>, C4<0>, C4<0>;
L_00000173610cf0b0 .functor NOT 1, v000001736108a4d0_0, C4<0>, C4<0>, C4<0>;
L_00000173610cf350 .functor NOT 1, v000001736108a4d0_0, C4<0>, C4<0>, C4<0>;
L_00000173610ce630 .functor NOT 1, v000001736108a4d0_0, C4<0>, C4<0>, C4<0>;
L_00000173610cee80 .functor NOT 1, v000001736108a4d0_0, C4<0>, C4<0>, C4<0>;
L_00000173610ced30 .functor NOT 1, v000001736108a4d0_0, C4<0>, C4<0>, C4<0>;
L_00000173610ceef0 .functor NOT 1, v000001736108a4d0_0, C4<0>, C4<0>, C4<0>;
L_00000173610cf2e0 .functor NOT 1, v000001736108a4d0_0, C4<0>, C4<0>, C4<0>;
L_00000173610cee10 .functor OR 1, v000001736108a930_0, v0000017361056ce0_0, C4<0>, C4<0>;
L_00000173610cefd0 .functor OR 1, L_000001736108c3a0, L_000001736108c300, C4<0>, C4<0>;
L_00000173610ce9b0 .functor AND 1, L_000001736108d520, L_000001736108dc00, C4<1>, C4<1>;
L_00000173610cf120 .functor NOT 1, v000001736108a4d0_0, C4<0>, C4<0>, C4<0>;
L_00000173610cef60 .functor OR 1, L_000001736108d660, L_000001736108c620, C4<0>, C4<0>;
L_00000173610ce8d0 .functor OR 1, L_00000173610cef60, L_000001736108d840, C4<0>, C4<0>;
L_00000173610cf190 .functor OR 1, L_000001736108cd00, L_0000017361127c00, C4<0>, C4<0>;
L_00000173610cec50 .functor AND 1, L_000001736108de80, L_00000173610cf190, C4<1>, C4<1>;
L_00000173610cf4a0 .functor OR 1, L_00000173611277a0, L_0000017361127d40, C4<0>, C4<0>;
L_00000173610ce940 .functor AND 1, L_0000017361127ca0, L_00000173610cf4a0, C4<1>, C4<1>;
L_00000173610ceb70 .functor NOT 1, L_00000173610cee10, C4<0>, C4<0>, C4<0>;
v0000017361086020_0 .net "ALUOp", 3 0, v0000017361057280_0;  1 drivers
v00000173610860c0_0 .net "ALUResult", 31 0, v0000017361085120_0;  1 drivers
v0000017361086160_0 .net "ALUSrc", 0 0, v0000017361056420_0;  1 drivers
v00000173610880d0_0 .net "ALUin2", 31 0, L_0000017361128100;  1 drivers
v0000017361086ff0_0 .net "MemReadEn", 0 0, v0000017361057b40_0;  1 drivers
v00000173610862d0_0 .net "MemWriteEn", 0 0, v0000017361057d20_0;  1 drivers
v0000017361086eb0_0 .net "MemtoReg", 0 0, v0000017361057c80_0;  1 drivers
v00000173610876d0_0 .net "PC", 31 0, v0000017361085ee0_0;  alias, 1 drivers
v0000017361086cd0_0 .net "PCPlus1", 31 0, L_000001736108c940;  1 drivers
v0000017361086d70_0 .net "PCsrc", 0 0, v0000017361085d00_0;  1 drivers
v0000017361086410_0 .net "RegDst", 0 0, v0000017361056c40_0;  1 drivers
v0000017361087e50_0 .net "RegWriteEn", 0 0, v00000173610575a0_0;  1 drivers
v0000017361086f50_0 .net "WriteRegister", 4 0, L_000001736108da20;  1 drivers
v0000017361087590_0 .net *"_ivl_0", 0 0, L_00000173610cebe0;  1 drivers
L_00000173610cf640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000173610878b0_0 .net/2u *"_ivl_10", 4 0, L_00000173610cf640;  1 drivers
L_00000173610cfa30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017361087090_0 .net *"_ivl_101", 15 0, L_00000173610cfa30;  1 drivers
v0000017361087810_0 .net *"_ivl_102", 31 0, L_000001736108d020;  1 drivers
L_00000173610cfa78 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017361086a50_0 .net *"_ivl_105", 25 0, L_00000173610cfa78;  1 drivers
L_00000173610cfac0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017361086370_0 .net/2u *"_ivl_106", 31 0, L_00000173610cfac0;  1 drivers
v0000017361087770_0 .net *"_ivl_108", 0 0, L_000001736108d520;  1 drivers
L_00000173610cfb08 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v00000173610864b0_0 .net/2u *"_ivl_110", 5 0, L_00000173610cfb08;  1 drivers
v00000173610874f0_0 .net *"_ivl_112", 0 0, L_000001736108dc00;  1 drivers
v0000017361087270_0 .net *"_ivl_115", 0 0, L_00000173610ce9b0;  1 drivers
v0000017361087ef0_0 .net *"_ivl_116", 47 0, L_000001736108ca80;  1 drivers
L_00000173610cfb50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017361087950_0 .net *"_ivl_119", 15 0, L_00000173610cfb50;  1 drivers
L_00000173610cf688 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000173610879f0_0 .net/2u *"_ivl_12", 5 0, L_00000173610cf688;  1 drivers
v0000017361087c70_0 .net *"_ivl_120", 47 0, L_000001736108cbc0;  1 drivers
L_00000173610cfb98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017361086550_0 .net *"_ivl_123", 15 0, L_00000173610cfb98;  1 drivers
v0000017361087b30_0 .net *"_ivl_125", 0 0, L_000001736108db60;  1 drivers
v0000017361087130_0 .net *"_ivl_126", 31 0, L_000001736108e1a0;  1 drivers
v0000017361086e10_0 .net *"_ivl_128", 47 0, L_000001736108ce40;  1 drivers
v0000017361088030_0 .net *"_ivl_130", 47 0, L_000001736108d160;  1 drivers
v0000017361087a90_0 .net *"_ivl_132", 47 0, L_000001736108d5c0;  1 drivers
v0000017361087bd0_0 .net *"_ivl_134", 47 0, L_000001736108d7a0;  1 drivers
v0000017361087d10_0 .net *"_ivl_14", 0 0, L_000001736108c050;  1 drivers
v0000017361087310_0 .net *"_ivl_140", 0 0, L_00000173610cf120;  1 drivers
L_00000173610cfc28 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017361087db0_0 .net/2u *"_ivl_142", 31 0, L_00000173610cfc28;  1 drivers
L_00000173610cfd00 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000173610871d0_0 .net/2u *"_ivl_146", 5 0, L_00000173610cfd00;  1 drivers
v0000017361086910_0 .net *"_ivl_148", 0 0, L_000001736108d660;  1 drivers
L_00000173610cfd48 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000017361087f90_0 .net/2u *"_ivl_150", 5 0, L_00000173610cfd48;  1 drivers
v0000017361088170_0 .net *"_ivl_152", 0 0, L_000001736108c620;  1 drivers
v00000173610865f0_0 .net *"_ivl_155", 0 0, L_00000173610cef60;  1 drivers
L_00000173610cfd90 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000017361086690_0 .net/2u *"_ivl_156", 5 0, L_00000173610cfd90;  1 drivers
v0000017361086730_0 .net *"_ivl_158", 0 0, L_000001736108d840;  1 drivers
L_00000173610cf6d0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000017361087630_0 .net/2u *"_ivl_16", 4 0, L_00000173610cf6d0;  1 drivers
v00000173610867d0_0 .net *"_ivl_161", 0 0, L_00000173610ce8d0;  1 drivers
L_00000173610cfdd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173610873b0_0 .net/2u *"_ivl_162", 15 0, L_00000173610cfdd8;  1 drivers
v0000017361086870_0 .net *"_ivl_164", 31 0, L_000001736108c9e0;  1 drivers
v0000017361086af0_0 .net *"_ivl_167", 0 0, L_000001736108dac0;  1 drivers
v0000017361087450_0 .net *"_ivl_168", 15 0, L_000001736108cc60;  1 drivers
v00000173610869b0_0 .net *"_ivl_170", 31 0, L_000001736108c440;  1 drivers
v0000017361086b90_0 .net *"_ivl_174", 31 0, L_000001736108dca0;  1 drivers
L_00000173610cfe20 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017361086c30_0 .net *"_ivl_177", 25 0, L_00000173610cfe20;  1 drivers
L_00000173610cfe68 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017361088c40_0 .net/2u *"_ivl_178", 31 0, L_00000173610cfe68;  1 drivers
v0000017361088ec0_0 .net *"_ivl_180", 0 0, L_000001736108de80;  1 drivers
L_00000173610cfeb0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017361088880_0 .net/2u *"_ivl_182", 5 0, L_00000173610cfeb0;  1 drivers
v0000017361089140_0 .net *"_ivl_184", 0 0, L_000001736108cd00;  1 drivers
L_00000173610cfef8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017361089b40_0 .net/2u *"_ivl_186", 5 0, L_00000173610cfef8;  1 drivers
v0000017361089780_0 .net *"_ivl_188", 0 0, L_0000017361127c00;  1 drivers
v0000017361088740_0 .net *"_ivl_19", 4 0, L_000001736108bc90;  1 drivers
v0000017361089e60_0 .net *"_ivl_191", 0 0, L_00000173610cf190;  1 drivers
v0000017361089aa0_0 .net *"_ivl_193", 0 0, L_00000173610cec50;  1 drivers
L_00000173610cff40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000173610882e0_0 .net/2u *"_ivl_194", 5 0, L_00000173610cff40;  1 drivers
v0000017361088380_0 .net *"_ivl_196", 0 0, L_0000017361128ec0;  1 drivers
L_00000173610cff88 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000017361089320_0 .net/2u *"_ivl_198", 31 0, L_00000173610cff88;  1 drivers
L_00000173610cf5f8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017361088f60_0 .net/2u *"_ivl_2", 5 0, L_00000173610cf5f8;  1 drivers
v0000017361088e20_0 .net *"_ivl_20", 4 0, L_000001736108bdd0;  1 drivers
v0000017361088b00_0 .net *"_ivl_200", 31 0, L_00000173611286a0;  1 drivers
v0000017361089000_0 .net *"_ivl_204", 31 0, L_0000017361127700;  1 drivers
L_00000173610cffd0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017361089640_0 .net *"_ivl_207", 25 0, L_00000173610cffd0;  1 drivers
L_00000173610d0018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017361089960_0 .net/2u *"_ivl_208", 31 0, L_00000173610d0018;  1 drivers
v00000173610890a0_0 .net *"_ivl_210", 0 0, L_0000017361127ca0;  1 drivers
L_00000173610d0060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000017361088560_0 .net/2u *"_ivl_212", 5 0, L_00000173610d0060;  1 drivers
v0000017361089820_0 .net *"_ivl_214", 0 0, L_00000173611277a0;  1 drivers
L_00000173610d00a8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000017361088ba0_0 .net/2u *"_ivl_216", 5 0, L_00000173610d00a8;  1 drivers
v0000017361088420_0 .net *"_ivl_218", 0 0, L_0000017361127d40;  1 drivers
v00000173610891e0_0 .net *"_ivl_221", 0 0, L_00000173610cf4a0;  1 drivers
v0000017361089460_0 .net *"_ivl_223", 0 0, L_00000173610ce940;  1 drivers
L_00000173610d00f0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v00000173610889c0_0 .net/2u *"_ivl_224", 5 0, L_00000173610d00f0;  1 drivers
v0000017361089280_0 .net *"_ivl_226", 0 0, L_0000017361127660;  1 drivers
v00000173610884c0_0 .net *"_ivl_228", 31 0, L_0000017361127840;  1 drivers
v0000017361088ce0_0 .net *"_ivl_24", 0 0, L_00000173610cf350;  1 drivers
L_00000173610cf718 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000173610898c0_0 .net/2u *"_ivl_26", 4 0, L_00000173610cf718;  1 drivers
v0000017361089d20_0 .net *"_ivl_29", 4 0, L_000001736108a9d0;  1 drivers
v0000017361088600_0 .net *"_ivl_32", 0 0, L_00000173610ce630;  1 drivers
L_00000173610cf760 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000017361089be0_0 .net/2u *"_ivl_34", 4 0, L_00000173610cf760;  1 drivers
v00000173610893c0_0 .net *"_ivl_37", 4 0, L_000001736108ab10;  1 drivers
v0000017361088d80_0 .net *"_ivl_40", 0 0, L_00000173610cee80;  1 drivers
L_00000173610cf7a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736108a0e0_0 .net/2u *"_ivl_42", 15 0, L_00000173610cf7a8;  1 drivers
v0000017361089a00_0 .net *"_ivl_45", 15 0, L_000001736108cf80;  1 drivers
v0000017361089c80_0 .net *"_ivl_48", 0 0, L_00000173610ced30;  1 drivers
v0000017361089dc0_0 .net *"_ivl_5", 5 0, L_000001736108bfb0;  1 drivers
L_00000173610cf7f0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017361089f00_0 .net/2u *"_ivl_50", 36 0, L_00000173610cf7f0;  1 drivers
L_00000173610cf838 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001736108a180_0 .net/2u *"_ivl_52", 31 0, L_00000173610cf838;  1 drivers
v000001736108a040_0 .net *"_ivl_55", 4 0, L_000001736108d0c0;  1 drivers
v0000017361088920_0 .net *"_ivl_56", 36 0, L_000001736108c8a0;  1 drivers
v00000173610887e0_0 .net *"_ivl_58", 36 0, L_000001736108d200;  1 drivers
v0000017361089500_0 .net *"_ivl_62", 0 0, L_00000173610ceef0;  1 drivers
L_00000173610cf880 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v00000173610886a0_0 .net/2u *"_ivl_64", 5 0, L_00000173610cf880;  1 drivers
v00000173610895a0_0 .net *"_ivl_67", 5 0, L_000001736108c4e0;  1 drivers
v0000017361088a60_0 .net *"_ivl_70", 0 0, L_00000173610cf2e0;  1 drivers
L_00000173610cf8c8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173610896e0_0 .net/2u *"_ivl_72", 57 0, L_00000173610cf8c8;  1 drivers
L_00000173610cf910 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000017361089fa0_0 .net/2u *"_ivl_74", 31 0, L_00000173610cf910;  1 drivers
v000001736108a610_0 .net *"_ivl_77", 25 0, L_000001736108c6c0;  1 drivers
v000001736108b3d0_0 .net *"_ivl_78", 57 0, L_000001736108c800;  1 drivers
v000001736108bbf0_0 .net *"_ivl_8", 0 0, L_00000173610cf0b0;  1 drivers
v000001736108b790_0 .net *"_ivl_80", 57 0, L_000001736108d980;  1 drivers
L_00000173610cf958 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001736108a570_0 .net/2u *"_ivl_84", 31 0, L_00000173610cf958;  1 drivers
L_00000173610cf9a0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001736108ac50_0 .net/2u *"_ivl_88", 5 0, L_00000173610cf9a0;  1 drivers
v000001736108b010_0 .net *"_ivl_90", 0 0, L_000001736108c3a0;  1 drivers
L_00000173610cf9e8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001736108b970_0 .net/2u *"_ivl_92", 5 0, L_00000173610cf9e8;  1 drivers
v000001736108b1f0_0 .net *"_ivl_94", 0 0, L_000001736108c300;  1 drivers
v000001736108b150_0 .net *"_ivl_97", 0 0, L_00000173610cefd0;  1 drivers
v000001736108ae30_0 .net *"_ivl_98", 47 0, L_000001736108d3e0;  1 drivers
v000001736108be70_0 .net "adderResult", 31 0, L_000001736108df20;  1 drivers
v000001736108ba10_0 .net "address", 31 0, L_000001736108e100;  1 drivers
v000001736108abb0_0 .net "clk", 0 0, L_00000173610cee10;  alias, 1 drivers
v000001736108a2f0_0 .var "cycles_consumed", 31 0;
v000001736108a7f0_0 .net "extImm", 31 0, L_000001736108c760;  1 drivers
v000001736108acf0_0 .net "funct", 5 0, L_000001736108d2a0;  1 drivers
v000001736108a6b0_0 .net "hlt", 0 0, v0000017361056ce0_0;  1 drivers
v000001736108a750_0 .net "imm", 15 0, L_000001736108d8e0;  1 drivers
v000001736108b330_0 .net "immediate", 31 0, L_0000017361128e20;  1 drivers
v000001736108bd30_0 .net "input_clk", 0 0, v000001736108a930_0;  1 drivers
v000001736108aed0_0 .net "instruction", 31 0, L_000001736108d480;  1 drivers
v000001736108af70_0 .net "memoryReadData", 31 0, v0000017361084680_0;  1 drivers
v000001736108a890_0 .net "nextPC", 31 0, L_000001736108dde0;  1 drivers
v000001736108b290_0 .net "opcode", 5 0, L_000001736108bab0;  1 drivers
v000001736108b0b0_0 .net "rd", 4 0, L_000001736108c0f0;  1 drivers
v000001736108b470_0 .net "readData1", 31 0, L_00000173610ceda0;  1 drivers
v000001736108c190_0 .net "readData1_w", 31 0, L_0000017361128240;  1 drivers
v000001736108bb50_0 .net "readData2", 31 0, L_00000173610cf430;  1 drivers
v000001736108a390_0 .net "rs", 4 0, L_000001736108aa70;  1 drivers
v000001736108a430_0 .net "rst", 0 0, v000001736108a4d0_0;  1 drivers
v000001736108b510_0 .net "rt", 4 0, L_000001736108cda0;  1 drivers
v000001736108b5b0_0 .net "shamt", 31 0, L_000001736108d700;  1 drivers
v000001736108b650_0 .net "wire_instruction", 31 0, L_00000173610cf040;  1 drivers
v000001736108ad90_0 .net "writeData", 31 0, L_0000017361128560;  1 drivers
v000001736108b6f0_0 .net "zero", 0 0, L_0000017361127980;  1 drivers
L_000001736108bfb0 .part L_000001736108d480, 26, 6;
L_000001736108bab0 .functor MUXZ 6, L_000001736108bfb0, L_00000173610cf5f8, L_00000173610cebe0, C4<>;
L_000001736108c050 .cmp/eq 6, L_000001736108bab0, L_00000173610cf688;
L_000001736108bc90 .part L_000001736108d480, 11, 5;
L_000001736108bdd0 .functor MUXZ 5, L_000001736108bc90, L_00000173610cf6d0, L_000001736108c050, C4<>;
L_000001736108c0f0 .functor MUXZ 5, L_000001736108bdd0, L_00000173610cf640, L_00000173610cf0b0, C4<>;
L_000001736108a9d0 .part L_000001736108d480, 21, 5;
L_000001736108aa70 .functor MUXZ 5, L_000001736108a9d0, L_00000173610cf718, L_00000173610cf350, C4<>;
L_000001736108ab10 .part L_000001736108d480, 16, 5;
L_000001736108cda0 .functor MUXZ 5, L_000001736108ab10, L_00000173610cf760, L_00000173610ce630, C4<>;
L_000001736108cf80 .part L_000001736108d480, 0, 16;
L_000001736108d8e0 .functor MUXZ 16, L_000001736108cf80, L_00000173610cf7a8, L_00000173610cee80, C4<>;
L_000001736108d0c0 .part L_000001736108d480, 6, 5;
L_000001736108c8a0 .concat [ 5 32 0 0], L_000001736108d0c0, L_00000173610cf838;
L_000001736108d200 .functor MUXZ 37, L_000001736108c8a0, L_00000173610cf7f0, L_00000173610ced30, C4<>;
L_000001736108d700 .part L_000001736108d200, 0, 32;
L_000001736108c4e0 .part L_000001736108d480, 0, 6;
L_000001736108d2a0 .functor MUXZ 6, L_000001736108c4e0, L_00000173610cf880, L_00000173610ceef0, C4<>;
L_000001736108c6c0 .part L_000001736108d480, 0, 26;
L_000001736108c800 .concat [ 26 32 0 0], L_000001736108c6c0, L_00000173610cf910;
L_000001736108d980 .functor MUXZ 58, L_000001736108c800, L_00000173610cf8c8, L_00000173610cf2e0, C4<>;
L_000001736108e100 .part L_000001736108d980, 0, 32;
L_000001736108c940 .arith/sum 32, v0000017361085ee0_0, L_00000173610cf958;
L_000001736108c3a0 .cmp/eq 6, L_000001736108bab0, L_00000173610cf9a0;
L_000001736108c300 .cmp/eq 6, L_000001736108bab0, L_00000173610cf9e8;
L_000001736108d3e0 .concat [ 32 16 0 0], L_000001736108e100, L_00000173610cfa30;
L_000001736108d020 .concat [ 6 26 0 0], L_000001736108bab0, L_00000173610cfa78;
L_000001736108d520 .cmp/eq 32, L_000001736108d020, L_00000173610cfac0;
L_000001736108dc00 .cmp/eq 6, L_000001736108d2a0, L_00000173610cfb08;
L_000001736108ca80 .concat [ 32 16 0 0], L_00000173610ceda0, L_00000173610cfb50;
L_000001736108cbc0 .concat [ 32 16 0 0], v0000017361085ee0_0, L_00000173610cfb98;
L_000001736108db60 .part L_000001736108d8e0, 15, 1;
LS_000001736108e1a0_0_0 .concat [ 1 1 1 1], L_000001736108db60, L_000001736108db60, L_000001736108db60, L_000001736108db60;
LS_000001736108e1a0_0_4 .concat [ 1 1 1 1], L_000001736108db60, L_000001736108db60, L_000001736108db60, L_000001736108db60;
LS_000001736108e1a0_0_8 .concat [ 1 1 1 1], L_000001736108db60, L_000001736108db60, L_000001736108db60, L_000001736108db60;
LS_000001736108e1a0_0_12 .concat [ 1 1 1 1], L_000001736108db60, L_000001736108db60, L_000001736108db60, L_000001736108db60;
LS_000001736108e1a0_0_16 .concat [ 1 1 1 1], L_000001736108db60, L_000001736108db60, L_000001736108db60, L_000001736108db60;
LS_000001736108e1a0_0_20 .concat [ 1 1 1 1], L_000001736108db60, L_000001736108db60, L_000001736108db60, L_000001736108db60;
LS_000001736108e1a0_0_24 .concat [ 1 1 1 1], L_000001736108db60, L_000001736108db60, L_000001736108db60, L_000001736108db60;
LS_000001736108e1a0_0_28 .concat [ 1 1 1 1], L_000001736108db60, L_000001736108db60, L_000001736108db60, L_000001736108db60;
LS_000001736108e1a0_1_0 .concat [ 4 4 4 4], LS_000001736108e1a0_0_0, LS_000001736108e1a0_0_4, LS_000001736108e1a0_0_8, LS_000001736108e1a0_0_12;
LS_000001736108e1a0_1_4 .concat [ 4 4 4 4], LS_000001736108e1a0_0_16, LS_000001736108e1a0_0_20, LS_000001736108e1a0_0_24, LS_000001736108e1a0_0_28;
L_000001736108e1a0 .concat [ 16 16 0 0], LS_000001736108e1a0_1_0, LS_000001736108e1a0_1_4;
L_000001736108ce40 .concat [ 16 32 0 0], L_000001736108d8e0, L_000001736108e1a0;
L_000001736108d160 .arith/sum 48, L_000001736108cbc0, L_000001736108ce40;
L_000001736108d5c0 .functor MUXZ 48, L_000001736108d160, L_000001736108ca80, L_00000173610ce9b0, C4<>;
L_000001736108d7a0 .functor MUXZ 48, L_000001736108d5c0, L_000001736108d3e0, L_00000173610cefd0, C4<>;
L_000001736108df20 .part L_000001736108d7a0, 0, 32;
L_000001736108dde0 .functor MUXZ 32, L_000001736108c940, L_000001736108df20, v0000017361085d00_0, C4<>;
L_000001736108d480 .functor MUXZ 32, L_00000173610cf040, L_00000173610cfc28, L_00000173610cf120, C4<>;
L_000001736108d660 .cmp/eq 6, L_000001736108bab0, L_00000173610cfd00;
L_000001736108c620 .cmp/eq 6, L_000001736108bab0, L_00000173610cfd48;
L_000001736108d840 .cmp/eq 6, L_000001736108bab0, L_00000173610cfd90;
L_000001736108c9e0 .concat [ 16 16 0 0], L_000001736108d8e0, L_00000173610cfdd8;
L_000001736108dac0 .part L_000001736108d8e0, 15, 1;
LS_000001736108cc60_0_0 .concat [ 1 1 1 1], L_000001736108dac0, L_000001736108dac0, L_000001736108dac0, L_000001736108dac0;
LS_000001736108cc60_0_4 .concat [ 1 1 1 1], L_000001736108dac0, L_000001736108dac0, L_000001736108dac0, L_000001736108dac0;
LS_000001736108cc60_0_8 .concat [ 1 1 1 1], L_000001736108dac0, L_000001736108dac0, L_000001736108dac0, L_000001736108dac0;
LS_000001736108cc60_0_12 .concat [ 1 1 1 1], L_000001736108dac0, L_000001736108dac0, L_000001736108dac0, L_000001736108dac0;
L_000001736108cc60 .concat [ 4 4 4 4], LS_000001736108cc60_0_0, LS_000001736108cc60_0_4, LS_000001736108cc60_0_8, LS_000001736108cc60_0_12;
L_000001736108c440 .concat [ 16 16 0 0], L_000001736108d8e0, L_000001736108cc60;
L_000001736108c760 .functor MUXZ 32, L_000001736108c440, L_000001736108c9e0, L_00000173610ce8d0, C4<>;
L_000001736108dca0 .concat [ 6 26 0 0], L_000001736108bab0, L_00000173610cfe20;
L_000001736108de80 .cmp/eq 32, L_000001736108dca0, L_00000173610cfe68;
L_000001736108cd00 .cmp/eq 6, L_000001736108d2a0, L_00000173610cfeb0;
L_0000017361127c00 .cmp/eq 6, L_000001736108d2a0, L_00000173610cfef8;
L_0000017361128ec0 .cmp/eq 6, L_000001736108bab0, L_00000173610cff40;
L_00000173611286a0 .functor MUXZ 32, L_000001736108c760, L_00000173610cff88, L_0000017361128ec0, C4<>;
L_0000017361128e20 .functor MUXZ 32, L_00000173611286a0, L_000001736108d700, L_00000173610cec50, C4<>;
L_0000017361127700 .concat [ 6 26 0 0], L_000001736108bab0, L_00000173610cffd0;
L_0000017361127ca0 .cmp/eq 32, L_0000017361127700, L_00000173610d0018;
L_00000173611277a0 .cmp/eq 6, L_000001736108d2a0, L_00000173610d0060;
L_0000017361127d40 .cmp/eq 6, L_000001736108d2a0, L_00000173610d00a8;
L_0000017361127660 .cmp/eq 6, L_000001736108bab0, L_00000173610d00f0;
L_0000017361127840 .functor MUXZ 32, L_00000173610ceda0, v0000017361085ee0_0, L_0000017361127660, C4<>;
L_0000017361128240 .functor MUXZ 32, L_0000017361127840, L_00000173610cf430, L_00000173610ce940, C4<>;
S_0000017360ff5ea0 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_0000017360ff5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017361045f20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000173610cf200 .functor NOT 1, v0000017361056420_0, C4<0>, C4<0>, C4<0>;
v0000017361056ec0_0 .net *"_ivl_0", 0 0, L_00000173610cf200;  1 drivers
v0000017361057a00_0 .net "in1", 31 0, L_00000173610cf430;  alias, 1 drivers
v00000173610561a0_0 .net "in2", 31 0, L_0000017361128e20;  alias, 1 drivers
v0000017361057000_0 .net "out", 31 0, L_0000017361128100;  alias, 1 drivers
v0000017361056a60_0 .net "s", 0 0, v0000017361056420_0;  alias, 1 drivers
L_0000017361128100 .functor MUXZ 32, L_0000017361128e20, L_00000173610cf430, L_00000173610cf200, C4<>;
S_0000017360f169c0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_0000017360ff5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_00000173610c0090 .param/l "RType" 0 4 2, C4<000000>;
P_00000173610c00c8 .param/l "add" 0 4 5, C4<100000>;
P_00000173610c0100 .param/l "addi" 0 4 8, C4<001000>;
P_00000173610c0138 .param/l "addu" 0 4 5, C4<100001>;
P_00000173610c0170 .param/l "and_" 0 4 5, C4<100100>;
P_00000173610c01a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000173610c01e0 .param/l "beq" 0 4 10, C4<000100>;
P_00000173610c0218 .param/l "bne" 0 4 10, C4<000101>;
P_00000173610c0250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000173610c0288 .param/l "j" 0 4 12, C4<000010>;
P_00000173610c02c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000173610c02f8 .param/l "jr" 0 4 6, C4<001000>;
P_00000173610c0330 .param/l "lw" 0 4 8, C4<100011>;
P_00000173610c0368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000173610c03a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000173610c03d8 .param/l "ori" 0 4 8, C4<001101>;
P_00000173610c0410 .param/l "sgt" 0 4 6, C4<101011>;
P_00000173610c0448 .param/l "sll" 0 4 6, C4<000000>;
P_00000173610c0480 .param/l "slt" 0 4 5, C4<101010>;
P_00000173610c04b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000173610c04f0 .param/l "srl" 0 4 6, C4<000010>;
P_00000173610c0528 .param/l "sub" 0 4 5, C4<100010>;
P_00000173610c0560 .param/l "subu" 0 4 5, C4<100011>;
P_00000173610c0598 .param/l "sw" 0 4 8, C4<101011>;
P_00000173610c05d0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000173610c0608 .param/l "xori" 0 4 8, C4<001110>;
v0000017361057280_0 .var "ALUOp", 3 0;
v0000017361056420_0 .var "ALUSrc", 0 0;
v0000017361057b40_0 .var "MemReadEn", 0 0;
v0000017361057d20_0 .var "MemWriteEn", 0 0;
v0000017361057c80_0 .var "MemtoReg", 0 0;
v0000017361056c40_0 .var "RegDst", 0 0;
v00000173610575a0_0 .var "RegWriteEn", 0 0;
v0000017361056560_0 .net "funct", 5 0, L_000001736108d2a0;  alias, 1 drivers
v0000017361056ce0_0 .var "hlt", 0 0;
v00000173610562e0_0 .net "opcode", 5 0, L_000001736108bab0;  alias, 1 drivers
v0000017361056d80_0 .net "rst", 0 0, v000001736108a4d0_0;  alias, 1 drivers
E_0000017361046060 .event anyedge, v0000017361056d80_0, v00000173610562e0_0, v0000017361056560_0;
S_0000017360f16b50 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_0000017360ff5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000173610460e0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000173610cf040 .functor BUFZ 32, L_000001736108c580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017361056240_0 .net "Data_Out", 31 0, L_00000173610cf040;  alias, 1 drivers
v00000173610564c0 .array "InstMem", 0 1023, 31 0;
v0000017361057460_0 .net *"_ivl_0", 31 0, L_000001736108c580;  1 drivers
v0000017361057640_0 .net *"_ivl_3", 9 0, L_000001736108cb20;  1 drivers
v0000017361055f20_0 .net *"_ivl_4", 11 0, L_000001736108d340;  1 drivers
L_00000173610cfbe0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000173610570a0_0 .net *"_ivl_7", 1 0, L_00000173610cfbe0;  1 drivers
v00000173610576e0_0 .net "addr", 31 0, v0000017361085ee0_0;  alias, 1 drivers
v0000017361056b00_0 .var/i "i", 31 0;
L_000001736108c580 .array/port v00000173610564c0, L_000001736108d340;
L_000001736108cb20 .part v0000017361085ee0_0, 0, 10;
L_000001736108d340 .concat [ 10 2 0 0], L_000001736108cb20, L_00000173610cfbe0;
S_0000017360ff53d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_0000017360ff5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_00000173610ceda0 .functor BUFZ 32, L_000001736108cee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000173610cf430 .functor BUFZ 32, L_000001736108dfc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000017361056e20_0 .net *"_ivl_0", 31 0, L_000001736108cee0;  1 drivers
v0000017361056f60_0 .net *"_ivl_10", 6 0, L_000001736108e060;  1 drivers
L_00000173610cfcb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017361034200_0 .net *"_ivl_13", 1 0, L_00000173610cfcb8;  1 drivers
v0000017361034b60_0 .net *"_ivl_2", 6 0, L_000001736108dd40;  1 drivers
L_00000173610cfc70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000017361084900_0 .net *"_ivl_5", 1 0, L_00000173610cfc70;  1 drivers
v00000173610849a0_0 .net *"_ivl_8", 31 0, L_000001736108dfc0;  1 drivers
v0000017361084e00_0 .net "clk", 0 0, L_00000173610cee10;  alias, 1 drivers
v0000017361084a40_0 .var/i "i", 31 0;
v0000017361084ea0_0 .net "readData1", 31 0, L_00000173610ceda0;  alias, 1 drivers
v0000017361084f40_0 .net "readData2", 31 0, L_00000173610cf430;  alias, 1 drivers
v0000017361085760_0 .net "readRegister1", 4 0, L_000001736108aa70;  alias, 1 drivers
v00000173610853a0_0 .net "readRegister2", 4 0, L_000001736108cda0;  alias, 1 drivers
v0000017361085080 .array "registers", 31 0, 31 0;
v0000017361085a80_0 .net "rst", 0 0, v000001736108a4d0_0;  alias, 1 drivers
v00000173610854e0_0 .net "we", 0 0, v00000173610575a0_0;  alias, 1 drivers
v00000173610842c0_0 .net "writeData", 31 0, L_0000017361128560;  alias, 1 drivers
v0000017361085300_0 .net "writeRegister", 4 0, L_000001736108da20;  alias, 1 drivers
E_0000017361045160/0 .event negedge, v0000017361056d80_0;
E_0000017361045160/1 .event posedge, v0000017361084e00_0;
E_0000017361045160 .event/or E_0000017361045160/0, E_0000017361045160/1;
L_000001736108cee0 .array/port v0000017361085080, L_000001736108dd40;
L_000001736108dd40 .concat [ 5 2 0 0], L_000001736108aa70, L_00000173610cfc70;
L_000001736108dfc0 .array/port v0000017361085080, L_000001736108e060;
L_000001736108e060 .concat [ 5 2 0 0], L_000001736108cda0, L_00000173610cfcb8;
S_0000017360ff5560 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000017360ff53d0;
 .timescale 0 0;
v0000017361056380_0 .var/i "i", 31 0;
S_0000017360fde550 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_0000017360ff5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000017361045320 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_00000173610cf3c0 .functor NOT 1, v0000017361056c40_0, C4<0>, C4<0>, C4<0>;
v0000017361084d60_0 .net *"_ivl_0", 0 0, L_00000173610cf3c0;  1 drivers
v0000017361084fe0_0 .net "in1", 4 0, L_000001736108cda0;  alias, 1 drivers
v00000173610847c0_0 .net "in2", 4 0, L_000001736108c0f0;  alias, 1 drivers
v00000173610856c0_0 .net "out", 4 0, L_000001736108da20;  alias, 1 drivers
v0000017361085620_0 .net "s", 0 0, v0000017361056c40_0;  alias, 1 drivers
L_000001736108da20 .functor MUXZ 5, L_000001736108c0f0, L_000001736108cda0, L_00000173610cf3c0, C4<>;
S_0000017360fde6e0 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_0000017360ff5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000017361046f20 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_00000173610cecc0 .functor NOT 1, v0000017361057c80_0, C4<0>, C4<0>, C4<0>;
v0000017361084400_0 .net *"_ivl_0", 0 0, L_00000173610cecc0;  1 drivers
v0000017361084ae0_0 .net "in1", 31 0, v0000017361085120_0;  alias, 1 drivers
v0000017361084360_0 .net "in2", 31 0, v0000017361084680_0;  alias, 1 drivers
v00000173610844a0_0 .net "out", 31 0, L_0000017361128560;  alias, 1 drivers
v0000017361084540_0 .net "s", 0 0, v0000017361057c80_0;  alias, 1 drivers
L_0000017361128560 .functor MUXZ 32, v0000017361084680_0, v0000017361085120_0, L_00000173610cecc0, C4<>;
S_0000017361023200 .scope module, "alu" "ALU" 3 81, 9 1 0, S_0000017360ff5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000017361023390 .param/l "ADD" 0 9 12, C4<0000>;
P_00000173610233c8 .param/l "AND" 0 9 12, C4<0010>;
P_0000017361023400 .param/l "NOR" 0 9 12, C4<0101>;
P_0000017361023438 .param/l "OR" 0 9 12, C4<0011>;
P_0000017361023470 .param/l "SGT" 0 9 12, C4<0111>;
P_00000173610234a8 .param/l "SLL" 0 9 12, C4<1000>;
P_00000173610234e0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000017361023518 .param/l "SRL" 0 9 12, C4<1001>;
P_0000017361023550 .param/l "SUB" 0 9 12, C4<0001>;
P_0000017361023588 .param/l "XOR" 0 9 12, C4<0100>;
P_00000173610235c0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_00000173610235f8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_00000173610d0138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000173610845e0_0 .net/2u *"_ivl_0", 31 0, L_00000173610d0138;  1 drivers
v0000017361085440_0 .net "opSel", 3 0, v0000017361057280_0;  alias, 1 drivers
v0000017361084860_0 .net "operand1", 31 0, L_0000017361128240;  alias, 1 drivers
v00000173610858a0_0 .net "operand2", 31 0, L_0000017361128100;  alias, 1 drivers
v0000017361085120_0 .var "result", 31 0;
v0000017361084b80_0 .net "zero", 0 0, L_0000017361127980;  alias, 1 drivers
E_0000017361046420 .event anyedge, v0000017361057280_0, v0000017361084860_0, v0000017361057000_0;
L_0000017361127980 .cmp/eq 32, v0000017361085120_0, L_00000173610d0138;
S_000001736100b890 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_0000017360ff5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_00000173610c1660 .param/l "RType" 0 4 2, C4<000000>;
P_00000173610c1698 .param/l "add" 0 4 5, C4<100000>;
P_00000173610c16d0 .param/l "addi" 0 4 8, C4<001000>;
P_00000173610c1708 .param/l "addu" 0 4 5, C4<100001>;
P_00000173610c1740 .param/l "and_" 0 4 5, C4<100100>;
P_00000173610c1778 .param/l "andi" 0 4 8, C4<001100>;
P_00000173610c17b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000173610c17e8 .param/l "bne" 0 4 10, C4<000101>;
P_00000173610c1820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000173610c1858 .param/l "j" 0 4 12, C4<000010>;
P_00000173610c1890 .param/l "jal" 0 4 12, C4<000011>;
P_00000173610c18c8 .param/l "jr" 0 4 6, C4<001000>;
P_00000173610c1900 .param/l "lw" 0 4 8, C4<100011>;
P_00000173610c1938 .param/l "nor_" 0 4 5, C4<100111>;
P_00000173610c1970 .param/l "or_" 0 4 5, C4<100101>;
P_00000173610c19a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000173610c19e0 .param/l "sgt" 0 4 6, C4<101011>;
P_00000173610c1a18 .param/l "sll" 0 4 6, C4<000000>;
P_00000173610c1a50 .param/l "slt" 0 4 5, C4<101010>;
P_00000173610c1a88 .param/l "slti" 0 4 8, C4<101010>;
P_00000173610c1ac0 .param/l "srl" 0 4 6, C4<000010>;
P_00000173610c1af8 .param/l "sub" 0 4 5, C4<100010>;
P_00000173610c1b30 .param/l "subu" 0 4 5, C4<100011>;
P_00000173610c1b68 .param/l "sw" 0 4 8, C4<101011>;
P_00000173610c1ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_00000173610c1bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000017361085d00_0 .var "PCsrc", 0 0;
v00000173610851c0_0 .net "funct", 5 0, L_000001736108d2a0;  alias, 1 drivers
v0000017361084c20_0 .net "opcode", 5 0, L_000001736108bab0;  alias, 1 drivers
v0000017361085260_0 .net "operand1", 31 0, L_00000173610ceda0;  alias, 1 drivers
v0000017361085580_0 .net "operand2", 31 0, L_0000017361128100;  alias, 1 drivers
v0000017361084cc0_0 .net "rst", 0 0, v000001736108a4d0_0;  alias, 1 drivers
E_0000017361046f60/0 .event anyedge, v0000017361056d80_0, v00000173610562e0_0, v0000017361084ea0_0, v0000017361057000_0;
E_0000017361046f60/1 .event anyedge, v0000017361056560_0;
E_0000017361046f60 .event/or E_0000017361046f60/0, E_0000017361046f60/1;
S_000001736100ba20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_0000017360ff5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000017361085800 .array "DataMem", 0 1023, 31 0;
v0000017361085940_0 .net "address", 31 0, v0000017361085120_0;  alias, 1 drivers
v00000173610859e0_0 .net "clock", 0 0, L_00000173610ceb70;  1 drivers
v0000017361085da0_0 .net "data", 31 0, L_00000173610cf430;  alias, 1 drivers
v0000017361085b20_0 .var/i "i", 31 0;
v0000017361084680_0 .var "q", 31 0;
v0000017361085bc0_0 .net "rden", 0 0, v0000017361057b40_0;  alias, 1 drivers
v0000017361085c60_0 .net "wren", 0 0, v0000017361057d20_0;  alias, 1 drivers
E_00000173610463a0 .event posedge, v00000173610859e0_0;
S_00000173610c1c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_0000017360ff5d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000173610463e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000017361085e40_0 .net "PCin", 31 0, L_000001736108dde0;  alias, 1 drivers
v0000017361085ee0_0 .var "PCout", 31 0;
v0000017361085f80_0 .net "clk", 0 0, L_00000173610cee10;  alias, 1 drivers
v0000017361084720_0 .net "rst", 0 0, v000001736108a4d0_0;  alias, 1 drivers
    .scope S_000001736100b890;
T_0 ;
    %wait E_0000017361046f60;
    %load/vec4 v0000017361084cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017361085d00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000017361084c20_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000017361085260_0;
    %load/vec4 v0000017361085580_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000017361084c20_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000017361085260_0;
    %load/vec4 v0000017361085580_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000017361084c20_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000017361084c20_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000017361084c20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v00000173610851c0_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000017361085d00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000173610c1c20;
T_1 ;
    %wait E_0000017361045160;
    %load/vec4 v0000017361084720_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017361085ee0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000017361085e40_0;
    %assign/vec4 v0000017361085ee0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017360f16b50;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017361056b00_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000017361056b00_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017361056b00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %load/vec4 v0000017361056b00_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017361056b00_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001979, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 537067525, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 537133079, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 272826371, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 201326596, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 339935233, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 2160682, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 201326601, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 4257834, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 333447171, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 201326605, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 201326609, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 8388616, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 201326612, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000173610564c0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000017360f169c0;
T_3 ;
    %wait E_0000017361046060;
    %load/vec4 v0000017361056d80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000017361056ce0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000017361057280_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017361056420_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000173610575a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017361057d20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017361057c80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000017361057b40_0, 0;
    %assign/vec4 v0000017361056c40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000017361056ce0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000017361057280_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000017361056420_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000173610575a0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017361057d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017361057c80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000017361057b40_0, 0, 1;
    %store/vec4 v0000017361056c40_0, 0, 1;
    %load/vec4 v00000173610562e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361056ce0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361056c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173610575a0_0, 0;
    %load/vec4 v0000017361056560_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361056420_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361056420_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173610575a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361056c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361056420_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173610575a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000017361056c40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361056420_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173610575a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361056420_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173610575a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361056420_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173610575a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361056420_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173610575a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361056420_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361057b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000173610575a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361056420_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361057c80_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361057d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000017361056420_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000017361057280_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000017360ff53d0;
T_4 ;
    %wait E_0000017361045160;
    %fork t_1, S_0000017360ff5560;
    %jmp t_0;
    .scope S_0000017360ff5560;
t_1 ;
    %load/vec4 v0000017361085a80_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017361056380_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000017361056380_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017361056380_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017361085080, 0, 4;
    %load/vec4 v0000017361056380_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017361056380_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000173610854e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000173610842c0_0;
    %load/vec4 v0000017361085300_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017361085080, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017361085080, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000017360ff53d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000017360ff53d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017361084a40_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000017361084a40_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000017361084a40_0;
    %ix/getv/s 4, v0000017361084a40_0;
    %load/vec4a v0000017361085080, 4;
    %ix/getv/s 4, v0000017361084a40_0;
    %load/vec4a v0000017361085080, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000017361084a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017361084a40_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000017361023200;
T_6 ;
    %wait E_0000017361046420;
    %load/vec4 v0000017361085440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000017361085120_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000017361084860_0;
    %load/vec4 v00000173610858a0_0;
    %add;
    %assign/vec4 v0000017361085120_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000017361084860_0;
    %load/vec4 v00000173610858a0_0;
    %sub;
    %assign/vec4 v0000017361085120_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000017361084860_0;
    %load/vec4 v00000173610858a0_0;
    %and;
    %assign/vec4 v0000017361085120_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000017361084860_0;
    %load/vec4 v00000173610858a0_0;
    %or;
    %assign/vec4 v0000017361085120_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000017361084860_0;
    %load/vec4 v00000173610858a0_0;
    %xor;
    %assign/vec4 v0000017361085120_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000017361084860_0;
    %load/vec4 v00000173610858a0_0;
    %or;
    %inv;
    %assign/vec4 v0000017361085120_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000017361084860_0;
    %load/vec4 v00000173610858a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000017361085120_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v00000173610858a0_0;
    %load/vec4 v0000017361084860_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000017361085120_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000017361084860_0;
    %ix/getv 4, v00000173610858a0_0;
    %shiftl 4;
    %assign/vec4 v0000017361085120_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000017361084860_0;
    %ix/getv 4, v00000173610858a0_0;
    %shiftr 4;
    %assign/vec4 v0000017361085120_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001736100ba20;
T_7 ;
    %wait E_00000173610463a0;
    %load/vec4 v0000017361085bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000017361085940_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000017361085800, 4;
    %assign/vec4 v0000017361084680_0, 0;
T_7.0 ;
    %load/vec4 v0000017361085c60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000017361085da0_0;
    %ix/getv 3, v0000017361085940_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017361085800, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001736100ba20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017361085b20_0, 0, 32;
T_8.0 ;
    %load/vec4 v0000017361085b20_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000017361085b20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000017361085800, 0, 4;
    %load/vec4 v0000017361085b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017361085b20_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001736100ba20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000017361085b20_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000017361085b20_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000017361085b20_0;
    %load/vec4a v0000017361085800, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v0000017361085b20_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000017361085b20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000017361085b20_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000017360ff5d10;
T_10 ;
    %wait E_0000017361045160;
    %load/vec4 v000001736108a430_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001736108a2f0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001736108a2f0_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001736108a2f0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001736104edf0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001736108a930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001736108a4d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001736104edf0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001736108a930_0;
    %inv;
    %assign/vec4 v000001736108a930_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001736104edf0;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./ControlFlowInstructions/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001736108a4d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001736108a4d0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001736108b8d0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
