module RipplecarryAdder_tb;
    wire [3:0] Sum;
    wire Cout;
    reg [3:0] A;
    reg [3:0] B;        
    reg Cin;
    
    RCA_4bit dut(.Sum(Sum), .Cout(Cout), .A(A), .B(B), .Cin(Cin));
  //dut = design under test
    initial begin
       	A = 4'b0000;B = 4'b0000;Cin=0;
		    #10; 
		    A = 4'b0101;B = 4'b1010;Cin=0;
		    #10; 
		    A = 4'b1100;B = 4'b1010;Cin=0;
	      #10; 
	      A = 4'b0011;B = 4'b0111;Cin=1;
	      #10;
	      $finish;
        end
endmodule
