\doxysection{GPIO\+\_\+\+P\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_g_p_i_o___p___type_def}{}\label{struct_g_p_i_o___p___type_def}\index{GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}}


GPIO\+\_\+P EFM32\+GG GPIO P.  




{\ttfamily \#include $<$efm32gg\+\_\+gpio\+\_\+p.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___p___type_def_a473a74fcee9b697cf642c887f167e900}{CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___p___type_def_a5418724025e260191444b876c75da4bb}{MODEL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___p___type_def_a4ee759a562af28eccb7c297bfc618855}{MODEH}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___p___type_def_ad49eb368c1fb770c9b3873f27d7f3cf0}{DOUT}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___p___type_def_a621cfc6fd02e0d852be38d0d66f0a6e9}{DOUTSET}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___p___type_def_a48b9bb92719a589c4983c4115d3aab1f}{DOUTCLR}}
\item 
\+\_\+\+\_\+\+OM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___p___type_def_ac71a9aad29711f2a75831535cbd2848e}{DOUTTGL}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___p___type_def_a8d6bab03ea08dc3e2408dbead3f69e99}{DIN}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_g_p_i_o___p___type_def_ae2004e79e252f39747bd7ab68d4d2022}{PINLOCKN}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
GPIO\+\_\+P EFM32\+GG GPIO P. 

\doxysubsection{Field Documentation}
\Hypertarget{struct_g_p_i_o___p___type_def_a473a74fcee9b697cf642c887f167e900}\index{GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___p___type_def_a473a74fcee9b697cf642c887f167e900} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+P\+\_\+\+Type\+Def\+::\+CTRL}

Port Control Register ~\newline
 \Hypertarget{struct_g_p_i_o___p___type_def_a8d6bab03ea08dc3e2408dbead3f69e99}\index{GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}!DIN@{DIN}}
\index{DIN@{DIN}!GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DIN}{DIN}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___p___type_def_a8d6bab03ea08dc3e2408dbead3f69e99} 
\+\_\+\+\_\+\+IM uint32\+\_\+t GPIO\+\_\+\+P\+\_\+\+Type\+Def\+::\+DIN}

Port Data In Register ~\newline
 \Hypertarget{struct_g_p_i_o___p___type_def_ad49eb368c1fb770c9b3873f27d7f3cf0}\index{GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}!DOUT@{DOUT}}
\index{DOUT@{DOUT}!GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DOUT}{DOUT}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___p___type_def_ad49eb368c1fb770c9b3873f27d7f3cf0} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+P\+\_\+\+Type\+Def\+::\+DOUT}

Port Data Out Register ~\newline
 \Hypertarget{struct_g_p_i_o___p___type_def_a48b9bb92719a589c4983c4115d3aab1f}\index{GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}!DOUTCLR@{DOUTCLR}}
\index{DOUTCLR@{DOUTCLR}!GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DOUTCLR}{DOUTCLR}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___p___type_def_a48b9bb92719a589c4983c4115d3aab1f} 
\+\_\+\+\_\+\+OM uint32\+\_\+t GPIO\+\_\+\+P\+\_\+\+Type\+Def\+::\+DOUTCLR}

Port Data Out Clear Register ~\newline
 \Hypertarget{struct_g_p_i_o___p___type_def_a621cfc6fd02e0d852be38d0d66f0a6e9}\index{GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}!DOUTSET@{DOUTSET}}
\index{DOUTSET@{DOUTSET}!GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DOUTSET}{DOUTSET}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___p___type_def_a621cfc6fd02e0d852be38d0d66f0a6e9} 
\+\_\+\+\_\+\+OM uint32\+\_\+t GPIO\+\_\+\+P\+\_\+\+Type\+Def\+::\+DOUTSET}

Port Data Out Set Register ~\newline
 \Hypertarget{struct_g_p_i_o___p___type_def_ac71a9aad29711f2a75831535cbd2848e}\index{GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}!DOUTTGL@{DOUTTGL}}
\index{DOUTTGL@{DOUTTGL}!GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}}
\doxysubsubsection{\texorpdfstring{DOUTTGL}{DOUTTGL}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___p___type_def_ac71a9aad29711f2a75831535cbd2848e} 
\+\_\+\+\_\+\+OM uint32\+\_\+t GPIO\+\_\+\+P\+\_\+\+Type\+Def\+::\+DOUTTGL}

Port Data Out Toggle Register ~\newline
 \Hypertarget{struct_g_p_i_o___p___type_def_a4ee759a562af28eccb7c297bfc618855}\index{GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}!MODEH@{MODEH}}
\index{MODEH@{MODEH}!GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MODEH}{MODEH}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___p___type_def_a4ee759a562af28eccb7c297bfc618855} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+P\+\_\+\+Type\+Def\+::\+MODEH}

Port Pin Mode High Register ~\newline
 \Hypertarget{struct_g_p_i_o___p___type_def_a5418724025e260191444b876c75da4bb}\index{GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}!MODEL@{MODEL}}
\index{MODEL@{MODEL}!GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}}
\doxysubsubsection{\texorpdfstring{MODEL}{MODEL}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___p___type_def_a5418724025e260191444b876c75da4bb} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+P\+\_\+\+Type\+Def\+::\+MODEL}

Port Pin Mode Low Register ~\newline
 \Hypertarget{struct_g_p_i_o___p___type_def_ae2004e79e252f39747bd7ab68d4d2022}\index{GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}!PINLOCKN@{PINLOCKN}}
\index{PINLOCKN@{PINLOCKN}!GPIO\_P\_TypeDef@{GPIO\_P\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PINLOCKN}{PINLOCKN}}
{\footnotesize\ttfamily \label{struct_g_p_i_o___p___type_def_ae2004e79e252f39747bd7ab68d4d2022} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t GPIO\+\_\+\+P\+\_\+\+Type\+Def\+::\+PINLOCKN}

Port Unlocked Pins Register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__gpio__p_8h}{efm32gg\+\_\+gpio\+\_\+p.\+h}}\end{DoxyCompactItemize}
