Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Xilinx/Projects/ControlUnit/Control_Tester_isim_beh.exe -prj C:/Xilinx/Projects/ControlUnit/Control_Tester_beh.prj work.Control_Tester work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/Projects/ControlUnit/Control.v" into library work
Analyzing Verilog file "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" into library work
WARNING:HDLCompiler:568 - "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 41: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 45: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 49: Constant value is truncated to fit in <6> bits.
WARNING:HDLCompiler:568 - "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 57: Constant value is truncated to fit in <6> bits.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 24: Size mismatch in connection of port <RegDst>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 25: Size mismatch in connection of port <ALUSrc>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 26: Size mismatch in connection of port <MemtoReg>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 27: Size mismatch in connection of port <RegWrite>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 28: Size mismatch in connection of port <MemRead>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 29: Size mismatch in connection of port <MemWrite>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 30: Size mismatch in connection of port <Branch>. Formal port size is 2-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "C:/Xilinx/Projects/ControlUnit/Control_Tester.v" Line 31: Size mismatch in connection of port <Jump>. Formal port size is 2-bit while actual signal size is 1-bit.
Completed static elaboration
Compiling module Control
Compiling module Control_Tester
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable C:/Xilinx/Projects/ControlUnit/Control_Tester_isim_beh.exe
Fuse Memory Usage: 27980 KB
Fuse CPU Usage: 483 ms
