"/home/vlad/efinity/2021.1/bin/efx_map" --project "level" --root "level" --write-efx-verilog "/home/vlad/Documents/level_project/original_design/outflow/level.map.v" --write-premap-module "/home/vlad/Documents/level_project/original_design/outflow/level.elab.vdb" --binary-db "/home/vlad/Documents/level_project/original_design/level.vdb" --device "T8F81" --family "Trion" --mode "speed" --max_ram "-1" --max_mult "-1" --infer-clk-enable "3" --infer-sync-set-reset "1" --fanout-limit "0" --bram_output_regs_packing "1" --retiming "1" --seq_opt "1" --blast_const_operand_adders "1" --mult_input_regs_packing "1" --mult_output_regs_packing "1" --veri_option "verilog_mode=sv_09,vhdl_mode=vhdl_2008" --work-dir "/home/vlad/Documents/level_project/original_design/work_syn" --output-dir "/home/vlad/Documents/level_project/original_design/outflow" --project-xml "/home/vlad/Documents/level_project/original_design/level.xml" --I "/home/vlad/Documents/level_project/original_design" --I "/home/vlad/Documents/level_project/original_design/ip/i2c_interface"