--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 8.700 ns
From           : UART_RX2
To             : uartRx:instRX2|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 25.800 ns
From           : UARTTXBIG:instTX4|tx
To             : UART_TX4
From Clock     : clk100MHz
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.400 ns
From           : UART_RX5
To             : uartRx:instRX5|syncRx[0]
From Clock     : --
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk100MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 52.63 MHz ( period = 19.000 ns )
From           : answerLCS:instTempRQ|syncSW[1]
To             : answerLCS:instTempRQ|lpm_counter:shiftByte_rtl_34|alt_counter_f10ke:wysi_counter|counter_cell[4]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 0

Type           : Clock Setup: 'clk80MHz'
Slack          : N/A
Required Time  : None
Actual Time    : 58.48 MHz ( period = 17.100 ns )
From           : romRqAdr:instRomAdr1|lpm_rom:lpm_rom_component|altrom:srom|q[1]
To             : SlowPacker:instSlowPACK1|WrAddr[4]
From Clock     : clk80MHz
To Clock       : clk80MHz
Failed Paths   : 0

Type           : Clock Hold: 'clk100MHz'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : M16:instM16|RqFast
To             : UARTTXBIG:instTX5|rqsync[0]
From Clock     : clk100MHz
To Clock       : clk100MHz
Failed Paths   : 44

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 44

--------------------------------------------------------------------------------------

