[["The Named-State Register File: Implementation and Performance.", ["Peter R. Nuth", "William J. Dally"], "https://doi.org/10.1109/HPCA.1995.386560", 10], ["Implementing Register Interlocks in Parallel-Pipeline Multiple Instruction Queue, Superscalar Processors.", ["Shlomo Weiss"], "https://doi.org/10.1109/HPCA.1995.386559", 8], ["Non-Consistent Dual Register Files to Reduce Register Pressure.", ["Josep Llosa", "Mateo Valero", "Eduard Ayguade"], "https://doi.org/10.1109/HPCA.1995.386558", 10], ["Reducing Communication Latency with Path Multiplexing in Optically Interconnected Multiprocessor Systems.", ["Chunming Qiao", "Rami G. Melhem"], "https://doi.org/10.1109/HPCA.1995.386557", 10], ["Toward High Communication Performance through Compiled Communications on a Circuit Switched Interconnection Network.", ["Franck Cappello", "Cecile Germain"], "https://doi.org/10.1109/HPCA.1995.386556", 10], ["Abstracting Network Characteristics and Locality Properties of Parallel Systems.", ["Anand Sivasubramaniam", "Aman Singla", "Umakishore Ramachandran", "H. Venkateswaran"], "https://doi.org/10.1109/HPCA.1995.386555", 10], ["Effectiveness of Hardware-Based Stride and Sequential Prefetching in Shared-Memory Multiprocessors.", ["Fredrik Dahlgren", "Per Stenstrom"], "https://doi.org/10.1109/HPCA.1995.386554", 10], ["How Useful Are Non-Blocking Loads, Stream Buffers and Speculative Execution in Multiple Issue Processors?", ["Keith I. Farkas", "Norman P. Jouppi", "Paul Chow"], "https://doi.org/10.1109/HPCA.1995.386553", 12], ["Creating a Wider Bus Using Caching Techniques.", ["Daniel Citron", "Larry Rudolph"], "https://doi.org/10.1109/HPCA.1995.386552", 10], ["Origin-Based Fault-Tolerant routing in the Mesh.", ["Ran Libeskind-Hadas", "Eli Brandt"], "https://doi.org/10.1109/HPCA.1995.386551", 10], ["Efficient and Balanced Adaptive Routing in Two-Dimensional Meshes.", ["Jatin Upadhyay", "Vara Varavithya", "Prasant Mohapatra"], "https://doi.org/10.1109/HPCA.1995.386550", 10], ["Fault-Tolerant Adaptive Routing for Two-Dimensional Meshes.", ["Chris M. Cunningham", "Dimiter R. Avresky"], "https://doi.org/10.1109/HPCA.1995.386549", 10], ["DASC Cache.", ["Andre Seznec"], "https://doi.org/10.1109/HPCA.1995.386548", 10], ["A Design Frame for Hybrid Access Caches.", ["Kevin B. Theobald", "Herbert H. J. Hum", "Guang R. Gao"], "https://doi.org/10.1109/HPCA.1995.386547", 10], ["Software Assistance for Data Caches.", ["Olivier Temam", "Nathalie Drach"], "https://doi.org/10.1109/HPCA.1995.386546", 10], ["Modeling Virtual Channel Flow Control in Hypercubes.", ["Younes M. Boura", "Chita R. Das"], "https://doi.org/10.1109/HPCA.1995.386545", 10], ["An Initial Evaluation of the Convex SPP-1000 for Earth and Space Science Application.", ["Thomas L. Sterling", "Daniel Savarese", "Phillip Merkey", "Jeffrey P. Gardner"], "https://doi.org/10.1109/HPCA.1995.386544", 10], ["Simulation Study of Cached RAID5 Designs.", ["Kent Treiber", "Jai Menon"], "https://doi.org/10.1109/HPCA.1995.386543", 12], ["Fast Barrier Synchronization in Wormhole k-ary n-cube Networks with Multidestination Worms.", ["Dhabaleswar K. Panda"], "https://doi.org/10.1109/HPCA.1995.386542", 10], ["Thread Prioritization: A Thread Scheduling Mechanism for Multiple-Context Parallel Processors.", ["Stuart Fiske", "William J. Dally"], "https://doi.org/10.1109/HPCA.1995.386541", 12], ["Implementation of Atomic Primitives on Distributed Shared Memory Multiprocessors.", ["Maged M. Michael", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.1995.386540", 10], ["Improving Performance by Cache Driven Memory Management.", ["Karl Westerholz", "Stephen Honal", "Josef Plankl", "Christian Hafer"], "https://doi.org/10.1109/HPCA.1995.386539", 9], ["U-Cache: A Cost-Effective Solution to the Synonym Problem.", ["Jesung Kim", "Sang Lyul Min", "Sanghoon Jeon", "ByoungChul Ahn", "Deog-Kyoon Jeong", "Chong-Sang Kim"], "https://doi.org/10.1109/HPCA.1995.386538", 10], ["Access Ordering and Memory-Conscious Cache Utilization.", ["Sally A. McKee", "William A. Wulf"], "https://doi.org/10.1109/HPCA.1995.386537", 10], ["Two Techniques for Improving Performance on Bus-Based Multiprocessors.", ["Craig Anderson", "Jean-Loup Baer"], "https://doi.org/10.1109/HPCA.1995.386536", 12], ["An Argument for Simple COMA.", ["Ashley Saulsbury", "Tim Wilkinson", "John B. Carter", "Anders Landin"], "https://doi.org/10.1109/HPCA.1995.386535", 10], ["Software Cache Coherence for Large Scale Multiprocessors.", ["Leonidas I. Kontothanassis", "Michael L. Scott"], "https://doi.org/10.1109/HPCA.1995.386534", 10], ["Design and Performance Evaluation of a Multithreaded Architecture.", ["Ramaswamy Govindarajan", "Shashank S. Nemawarkar", "Philip LeNir"], "https://doi.org/10.1109/HPCA.1995.386533", 10], ["Fine-Grain Multi-Thread Processor Architecture for Massively Parallel Processing.", ["Tetsuo Kawano", "Shigeru Kusakabe", "Rin-ichiro Taniguchi", "Makoto Amamiya"], "https://doi.org/10.1109/HPCA.1995.386532", 10], ["The Effects of STEF in Finely Parallel Multithreaded Processors.", ["Yamin Li", "Wanming Chu"], "https://doi.org/10.1109/HPCA.1995.386531", 8], ["A VLSI Architecture for Computer the Tree-to-Tree Distance.", ["Raghu Sastry", "N. Ranganathan"], "https://doi.org/10.1109/HPCA.1995.386530", 10], ["Massively Parallel Array Processor for Logic, Fault, and Design Error Simulation.", ["Youngmin Hur", "Stephen A. Szygenda", "E. Scott Fehr", "Granville E. Ott", "Sungho Kang"], "https://doi.org/10.1109/HPCA.1995.386529", 8], ["Architectural Support for Inter-Stream Communication in a MSIMD System.", ["Vivek Garg", "David E. Schimmel"], "https://doi.org/10.1109/HPCA.1995.386528", 10], ["Optimizing Instruction Cache Performance for Operating System Intensive Workloads.", ["Josep Torrellas", "Chun Xia", "Russell L. Daigle"], "https://doi.org/10.1109/HPCA.1995.386527", 10], ["Program Balance and Its Impact on High Performance RISC Architectures.", ["Lizy Kurian John", "Vinod Reddy", "Paul T. Hulina", "Lee D. Coraor"], "https://doi.org/10.1109/HPCA.1995.386526", 10], ["Memory Access Reordering in Vector Processors.", ["De-Lei Lee"], "https://doi.org/10.1109/HPCA.1995.386525", 10]]