

================================================================
== Vitis HLS Report for 'decoder_Pipeline_decoder_label2'
================================================================
* Date:           Sat Nov  9 22:01:41 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        POSIT_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a12ti-csg325-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.197 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   75|   75|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pow_generic_double_s_fu_93  |pow_generic_double_s  |       34|       34|  0.340 us|  0.340 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- decoder_label2  |       73|       73|        58|         16|          1|     2|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 16, depth = 58


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 58
* Pipeline : 1
  Pipeline-0 : II = 16, D = 58, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.02>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 61 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%exponent1 = alloca i32 1"   --->   Operation 62 'alloca' 'exponent1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%expo1_V_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %expo1_V"   --->   Operation 63 'read' 'expo1_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %exponent1"   --->   Operation 64 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 65 [1/1] (1.61ns)   --->   "%store_ln0 = store i2 0, i2 %y"   --->   Operation 65 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc54"   --->   Operation 66 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%y_3 = load i2 %y"   --->   Operation 67 'load' 'y_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.93ns)   --->   "%icmp_ln111 = icmp_eq  i2 %y_3, i2 2" [decoder.cpp:111]   --->   Operation 68 'icmp' 'icmp_ln111' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln111 = br i1 %icmp_ln111, void %for.inc54.split, void %decoder_label3.exitStub" [decoder.cpp:111]   --->   Operation 69 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%y_cast = zext i2 %y_3"   --->   Operation 70 'zext' 'y_cast' <Predicate = (!icmp_ln111)> <Delay = 0.00>
ST_1 : Operation 71 [6/6] (6.02ns)   --->   "%y_assign = sitodp i32 %y_cast" [decoder.cpp:113]   --->   Operation 71 'sitodp' 'y_assign' <Predicate = (!icmp_ln111)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.02>
ST_2 : Operation 72 [5/6] (6.02ns)   --->   "%y_assign = sitodp i32 %y_cast" [decoder.cpp:113]   --->   Operation 72 'sitodp' 'y_assign' <Predicate = (!icmp_ln111)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.02>
ST_3 : Operation 73 [4/6] (6.02ns)   --->   "%y_assign = sitodp i32 %y_cast" [decoder.cpp:113]   --->   Operation 73 'sitodp' 'y_assign' <Predicate = (!icmp_ln111)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.02>
ST_4 : Operation 74 [3/6] (6.02ns)   --->   "%y_assign = sitodp i32 %y_cast" [decoder.cpp:113]   --->   Operation 74 'sitodp' 'y_assign' <Predicate = (!icmp_ln111)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.02>
ST_5 : Operation 75 [2/6] (6.02ns)   --->   "%y_assign = sitodp i32 %y_cast" [decoder.cpp:113]   --->   Operation 75 'sitodp' 'y_assign' <Predicate = (!icmp_ln111)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.02>
ST_6 : Operation 76 [1/6] (6.02ns)   --->   "%y_assign = sitodp i32 %y_cast" [decoder.cpp:113]   --->   Operation 76 'sitodp' 'y_assign' <Predicate = (!icmp_ln111)> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.65>
ST_7 : Operation 77 [35/35] (4.65ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 77 'call' 'tmp' <Predicate = (!icmp_ln111)> <Delay = 4.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 7.19>
ST_8 : Operation 78 [34/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 78 'call' 'tmp' <Predicate = (!icmp_ln111)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.19>
ST_9 : Operation 79 [33/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 79 'call' 'tmp' <Predicate = (!icmp_ln111)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 7.19>
ST_10 : Operation 80 [32/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 80 'call' 'tmp' <Predicate = (!icmp_ln111)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 7.19>
ST_11 : Operation 81 [31/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 81 'call' 'tmp' <Predicate = (!icmp_ln111)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.19>
ST_12 : Operation 82 [30/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 82 'call' 'tmp' <Predicate = (!icmp_ln111)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 7.19>
ST_13 : Operation 83 [29/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 83 'call' 'tmp' <Predicate = (!icmp_ln111)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 7.19>
ST_14 : Operation 84 [28/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 84 'call' 'tmp' <Predicate = (!icmp_ln111)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.19>
ST_15 : Operation 85 [27/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 85 'call' 'tmp' <Predicate = (!icmp_ln111)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 7.19>
ST_16 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 86 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 88 [1/1] (1.58ns)   --->   "%y_4 = add i2 %y_3, i2 1" [decoder.cpp:111]   --->   Operation 88 'add' 'y_4' <Predicate = true> <Delay = 1.58> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 89 [26/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 89 'call' 'tmp' <Predicate = (!icmp_ln111)> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 90 [1/1] (1.61ns)   --->   "%store_ln111 = store i2 %y_4, i2 %y" [decoder.cpp:111]   --->   Operation 90 'store' 'store_ln111' <Predicate = (!icmp_ln111)> <Delay = 1.61>

State 17 <SV = 16> <Delay = 7.19>
ST_17 : Operation 91 [25/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 91 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 7.19>
ST_18 : Operation 92 [24/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 92 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 7.19>
ST_19 : Operation 93 [23/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 93 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 7.19>
ST_20 : Operation 94 [22/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 94 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 7.19>
ST_21 : Operation 95 [21/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 95 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 7.19>
ST_22 : Operation 96 [20/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 96 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 7.19>
ST_23 : Operation 97 [19/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 97 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 24 <SV = 23> <Delay = 7.19>
ST_24 : Operation 98 [18/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 98 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 25 <SV = 24> <Delay = 7.19>
ST_25 : Operation 99 [17/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 99 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 26 <SV = 25> <Delay = 7.19>
ST_26 : Operation 100 [16/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 100 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 27 <SV = 26> <Delay = 7.19>
ST_27 : Operation 101 [15/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 101 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 28 <SV = 27> <Delay = 7.19>
ST_28 : Operation 102 [14/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 102 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 28> <Delay = 7.19>
ST_29 : Operation 103 [13/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 103 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 29> <Delay = 7.19>
ST_30 : Operation 104 [12/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 104 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 30> <Delay = 7.19>
ST_31 : Operation 105 [11/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 105 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 31> <Delay = 7.19>
ST_32 : Operation 106 [10/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 106 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 33 <SV = 32> <Delay = 7.19>
ST_33 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%trunc_ln779 = trunc i2 %y_3"   --->   Operation 107 'trunc' 'trunc_ln779' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%zext_ln779 = zext i1 %trunc_ln779"   --->   Operation 108 'zext' 'zext_ln779' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%shl_ln779 = shl i2 1, i2 %zext_ln779"   --->   Operation 109 'shl' 'shl_ln779' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.85> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln779 = and i2 %shl_ln779, i2 %expo1_V_read"   --->   Operation 110 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 111 [1/1] (1.85ns) (out node of the LUT)   --->   "%p_Result_s = icmp_ne  i2 %and_ln779, i2 0"   --->   Operation 111 'icmp' 'p_Result_s' <Predicate = true> <Delay = 1.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 112 [9/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 112 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 7.19>
ST_34 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i1 %p_Result_s" [decoder.cpp:113]   --->   Operation 113 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 114 [6/6] (6.02ns)   --->   "%conv = sitodp i32 %zext_ln113" [decoder.cpp:113]   --->   Operation 114 'sitodp' 'conv' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_34 : Operation 115 [8/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 115 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.19>
ST_35 : Operation 116 [5/6] (6.02ns)   --->   "%conv = sitodp i32 %zext_ln113" [decoder.cpp:113]   --->   Operation 116 'sitodp' 'conv' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_35 : Operation 117 [7/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 117 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 35> <Delay = 7.19>
ST_36 : Operation 118 [4/6] (6.02ns)   --->   "%conv = sitodp i32 %zext_ln113" [decoder.cpp:113]   --->   Operation 118 'sitodp' 'conv' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_36 : Operation 119 [6/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 119 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 36> <Delay = 7.19>
ST_37 : Operation 120 [3/6] (6.02ns)   --->   "%conv = sitodp i32 %zext_ln113" [decoder.cpp:113]   --->   Operation 120 'sitodp' 'conv' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_37 : Operation 121 [5/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 121 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 37> <Delay = 7.19>
ST_38 : Operation 122 [2/6] (6.02ns)   --->   "%conv = sitodp i32 %zext_ln113" [decoder.cpp:113]   --->   Operation 122 'sitodp' 'conv' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_38 : Operation 123 [4/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 123 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 38> <Delay = 7.19>
ST_39 : Operation 124 [1/6] (6.02ns)   --->   "%conv = sitodp i32 %zext_ln113" [decoder.cpp:113]   --->   Operation 124 'sitodp' 'conv' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_39 : Operation 125 [3/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 125 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 39> <Delay = 7.19>
ST_40 : Operation 126 [2/35] (7.19ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 126 'call' 'tmp' <Predicate = true> <Delay = 7.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 40> <Delay = 6.96>
ST_41 : Operation 127 [1/35] (6.96ns)   --->   "%tmp = call i64 @pow_generic<double>, i64 %y_assign, i58 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V, i26 %pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V, i42 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib\hlsmath\src\c\powdouble.cpp:7]   --->   Operation 127 'call' 'tmp' <Predicate = true> <Delay = 6.96> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 6.82>
ST_42 : Operation 128 [7/7] (6.82ns)   --->   "%mul = dmul i64 %conv, i64 %tmp" [decoder.cpp:113]   --->   Operation 128 'dmul' 'mul' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 175 [1/1] (0.00ns)   --->   "%exponent1_load = load i32 %exponent1"   --->   Operation 175 'load' 'exponent1_load' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_42 : Operation 176 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %exponent1_out, i32 %exponent1_load"   --->   Operation 176 'write' 'write_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>
ST_42 : Operation 177 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 177 'ret' 'ret_ln0' <Predicate = (icmp_ln111)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 6.82>
ST_43 : Operation 129 [1/1] (0.00ns)   --->   "%exponent1_load_1 = load i32 %exponent1" [decoder.cpp:113]   --->   Operation 129 'load' 'exponent1_load_1' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 130 [6/7] (6.82ns)   --->   "%mul = dmul i64 %conv, i64 %tmp" [decoder.cpp:113]   --->   Operation 130 'dmul' 'mul' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 131 [6/6] (6.02ns)   --->   "%conv2 = sitodp i32 %exponent1_load_1" [decoder.cpp:113]   --->   Operation 131 'sitodp' 'conv2' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.82>
ST_44 : Operation 132 [5/7] (6.82ns)   --->   "%mul = dmul i64 %conv, i64 %tmp" [decoder.cpp:113]   --->   Operation 132 'dmul' 'mul' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 133 [5/6] (6.02ns)   --->   "%conv2 = sitodp i32 %exponent1_load_1" [decoder.cpp:113]   --->   Operation 133 'sitodp' 'conv2' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.82>
ST_45 : Operation 134 [4/7] (6.82ns)   --->   "%mul = dmul i64 %conv, i64 %tmp" [decoder.cpp:113]   --->   Operation 134 'dmul' 'mul' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 135 [4/6] (6.02ns)   --->   "%conv2 = sitodp i32 %exponent1_load_1" [decoder.cpp:113]   --->   Operation 135 'sitodp' 'conv2' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.82>
ST_46 : Operation 136 [3/7] (6.82ns)   --->   "%mul = dmul i64 %conv, i64 %tmp" [decoder.cpp:113]   --->   Operation 136 'dmul' 'mul' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 137 [3/6] (6.02ns)   --->   "%conv2 = sitodp i32 %exponent1_load_1" [decoder.cpp:113]   --->   Operation 137 'sitodp' 'conv2' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.82>
ST_47 : Operation 138 [2/7] (6.82ns)   --->   "%mul = dmul i64 %conv, i64 %tmp" [decoder.cpp:113]   --->   Operation 138 'dmul' 'mul' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 139 [2/6] (6.02ns)   --->   "%conv2 = sitodp i32 %exponent1_load_1" [decoder.cpp:113]   --->   Operation 139 'sitodp' 'conv2' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.82>
ST_48 : Operation 140 [1/7] (6.82ns)   --->   "%mul = dmul i64 %conv, i64 %tmp" [decoder.cpp:113]   --->   Operation 140 'dmul' 'mul' <Predicate = true> <Delay = 6.82> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 6> <II = 1> <Delay = 6.82> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 141 [1/6] (6.02ns)   --->   "%conv2 = sitodp i32 %exponent1_load_1" [decoder.cpp:113]   --->   Operation 141 'sitodp' 'conv2' <Predicate = true> <Delay = 6.02> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.02> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 48> <Delay = 5.65>
ST_49 : Operation 142 [8/8] (5.65ns)   --->   "%dc = dadd i64 %conv2, i64 %mul" [decoder.cpp:113]   --->   Operation 142 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 5.65>
ST_50 : Operation 143 [7/8] (5.65ns)   --->   "%dc = dadd i64 %conv2, i64 %mul" [decoder.cpp:113]   --->   Operation 143 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 5.65>
ST_51 : Operation 144 [6/8] (5.65ns)   --->   "%dc = dadd i64 %conv2, i64 %mul" [decoder.cpp:113]   --->   Operation 144 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 5.65>
ST_52 : Operation 145 [5/8] (5.65ns)   --->   "%dc = dadd i64 %conv2, i64 %mul" [decoder.cpp:113]   --->   Operation 145 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 5.65>
ST_53 : Operation 146 [4/8] (5.65ns)   --->   "%dc = dadd i64 %conv2, i64 %mul" [decoder.cpp:113]   --->   Operation 146 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 5.65>
ST_54 : Operation 147 [3/8] (5.65ns)   --->   "%dc = dadd i64 %conv2, i64 %mul" [decoder.cpp:113]   --->   Operation 147 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 5.65>
ST_55 : Operation 148 [2/8] (5.65ns)   --->   "%dc = dadd i64 %conv2, i64 %mul" [decoder.cpp:113]   --->   Operation 148 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 5.65>
ST_56 : Operation 149 [1/8] (5.65ns)   --->   "%dc = dadd i64 %conv2, i64 %mul" [decoder.cpp:113]   --->   Operation 149 'dadd' 'dc' <Predicate = true> <Delay = 5.65> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 5.65> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.09>
ST_57 : Operation 150 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:488]   --->   Operation 150 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 151 'bitselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 152 [1/1] (0.00ns)   --->   "%xs_exp_V = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 152 'partselect' 'xs_exp_V' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_45 = trunc i64 %data_V"   --->   Operation 153 'trunc' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 154 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %p_Result_45, i1 0" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 154 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15]   --->   Operation 155 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln515 = zext i11 %xs_exp_V" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 156 'zext' 'zext_ln515' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 157 [1/1] (2.12ns)   --->   "%add_ln515 = add i12 %zext_ln515, i12 3073" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:515]   --->   Operation 157 'add' 'add_ln515' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 158 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln515, i32 11"   --->   Operation 158 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 159 [1/1] (2.12ns)   --->   "%sub_ln1512 = sub i11 1023, i11 %xs_exp_V"   --->   Operation 159 'sub' 'sub_ln1512' <Predicate = true> <Delay = 2.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln1512 = sext i11 %sub_ln1512"   --->   Operation 160 'sext' 'sext_ln1512' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 161 [1/1] (0.68ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1512, i12 %add_ln515"   --->   Operation 161 'select' 'ush' <Predicate = true> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_57 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1488 = sext i12 %ush"   --->   Operation 162 'sext' 'sext_ln1488' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln1488 = zext i32 %sext_ln1488"   --->   Operation 163 'zext' 'zext_ln1488' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %zext_ln1488"   --->   Operation 164 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_21 = shl i137 %zext_ln15, i137 %zext_ln1488"   --->   Operation 165 'shl' 'r_V_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.28> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 166 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln818 = zext i1 %tmp_22"   --->   Operation 167 'zext' 'zext_ln818' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_s = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_21, i32 53, i32 84"   --->   Operation 168 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 169 [1/1] (4.28ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln818, i32 %tmp_s"   --->   Operation 169 'select' 'val' <Predicate = true> <Delay = 4.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 58 <SV = 57> <Delay = 5.10>
ST_58 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln779 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15"   --->   Operation 170 'specloopname' 'specloopname_ln779' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 171 [1/1] (2.70ns)   --->   "%result_V_4 = sub i32 0, i32 %val"   --->   Operation 171 'sub' 'result_V_4' <Predicate = (p_Result_44)> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 172 [1/1] (0.79ns)   --->   "%result_V = select i1 %p_Result_44, i32 %result_V_4, i32 %val" [C:\scratch\2022.2\hls_product\608\2022.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59]   --->   Operation 172 'select' 'result_V' <Predicate = true> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_58 : Operation 173 [1/1] (1.61ns)   --->   "%store_ln111 = store i32 %result_V, i32 %exponent1" [decoder.cpp:111]   --->   Operation 173 'store' 'store_ln111' <Predicate = true> <Delay = 1.61>
ST_58 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln111 = br void %for.inc54" [decoder.cpp:111]   --->   Operation 174 'br' 'br_ln111' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ expo1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ exponent1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                     (alloca           ) [ 01111111111111111000000000000000000000000000000000000000000]
exponent1             (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111]
expo1_V_read          (read             ) [ 01111111111111111111111111111111110000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
store_ln0             (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
y_3                   (load             ) [ 01111111111111111111111111111111110000000000000000000000000]
icmp_ln111            (icmp             ) [ 01111111111111111111111111111111111111111110000000000000000]
br_ln111              (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
y_cast                (zext             ) [ 00111110000000000000000000000000000000000000000000000000000]
y_assign              (sitodp           ) [ 00000001000000000000000000000000000000000000000000000000000]
specpipeline_ln0      (specpipeline     ) [ 00000000000000000000000000000000000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000]
y_4                   (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
store_ln111           (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
trunc_ln779           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln779            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
shl_ln779             (shl              ) [ 00000000000000000000000000000000000000000000000000000000000]
and_ln779             (and              ) [ 00000000000000000000000000000000000000000000000000000000000]
p_Result_s            (icmp             ) [ 00100000000000000000000000000000001000000000000000000000000]
zext_ln113            (zext             ) [ 00011111000000000000000000000000000111110000000000000000000]
conv                  (sitodp           ) [ 00000000111111111000000000000000000000001111111110000000000]
tmp                   (call             ) [ 00000000001111111000000000000000000000000011111110000000000]
exponent1_load_1      (load             ) [ 00000000000011111000000000000000000000000000111110000000000]
mul                   (dmul             ) [ 01111111100000000000000000000000000000000000000001111111100]
conv2                 (sitodp           ) [ 01111111100000000000000000000000000000000000000001111111100]
dc                    (dadd             ) [ 00000000010000000000000000000000000000000000000000000000010]
data_V                (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000]
p_Result_44           (bitselect        ) [ 00000000001000000000000000000000000000000000000000000000001]
xs_exp_V              (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000]
p_Result_45           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000]
mantissa              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln15             (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln515            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
add_ln515             (add              ) [ 00000000000000000000000000000000000000000000000000000000000]
isNeg                 (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000]
sub_ln1512            (sub              ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln1512           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
ush                   (select           ) [ 00000000000000000000000000000000000000000000000000000000000]
sext_ln1488           (sext             ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln1488           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
r_V                   (lshr             ) [ 00000000000000000000000000000000000000000000000000000000000]
r_V_21                (shl              ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_22                (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000]
zext_ln818            (zext             ) [ 00000000000000000000000000000000000000000000000000000000000]
tmp_s                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000]
val                   (select           ) [ 00000000001000000000000000000000000000000000000000000000001]
specloopname_ln779    (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000]
result_V_4            (sub              ) [ 00000000000000000000000000000000000000000000000000000000000]
result_V              (select           ) [ 00000000000000000000000000000000000000000000000000000000000]
store_ln111           (store            ) [ 00000000000000000000000000000000000000000000000000000000000]
br_ln111              (br               ) [ 00000000000000000000000000000000000000000000000000000000000]
exponent1_load        (load             ) [ 00000000000000000000000000000000000000000000000000000000000]
write_ln0             (write            ) [ 00000000000000000000000000000000000000000000000000000000000]
ret_ln0               (ret              ) [ 00000000000000000000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="expo1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="expo1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="exponent1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exponent1_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<double>"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="y_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="exponent1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exponent1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="expo1_V_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="2" slack="0"/>
<pin id="82" dir="0" index="1" bw="2" slack="0"/>
<pin id="83" dir="1" index="2" bw="2" slack="32"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="expo1_V_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln0_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/42 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_pow_generic_double_s_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="64" slack="0"/>
<pin id="95" dir="0" index="1" bw="64" slack="1"/>
<pin id="96" dir="0" index="2" bw="58" slack="0"/>
<pin id="97" dir="0" index="3" bw="26" slack="0"/>
<pin id="98" dir="0" index="4" bw="42" slack="0"/>
<pin id="99" dir="1" index="5" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/7 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="1"/>
<pin id="106" dir="0" index="1" bw="64" slack="1"/>
<pin id="107" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="dc/49 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="64" slack="3"/>
<pin id="110" dir="0" index="1" bw="64" slack="1"/>
<pin id="111" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul/42 "/>
</bind>
</comp>

<comp id="112" class="1004" name="grp_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="y_assign/1 conv/34 conv2/43 "/>
</bind>
</comp>

<comp id="115" class="1005" name="reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="1"/>
<pin id="117" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_assign conv "/>
</bind>
</comp>

<comp id="121" class="1004" name="store_ln0_store_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="1" slack="0"/>
<pin id="123" dir="0" index="1" bw="32" slack="0"/>
<pin id="124" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="store_ln0_store_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="2" slack="0"/>
<pin id="129" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="y_3_load_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_3/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="icmp_ln111_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="2" slack="0"/>
<pin id="136" dir="0" index="1" bw="2" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln111/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="y_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="2" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="y_cast/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="y_4_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="2" slack="15"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_4/16 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln111_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="15"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/16 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln779_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="2" slack="32"/>
<pin id="157" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln779/33 "/>
</bind>
</comp>

<comp id="158" class="1004" name="zext_ln779_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln779/33 "/>
</bind>
</comp>

<comp id="162" class="1004" name="shl_ln779_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln779/33 "/>
</bind>
</comp>

<comp id="168" class="1004" name="and_ln779_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="2" slack="0"/>
<pin id="170" dir="0" index="1" bw="2" slack="32"/>
<pin id="171" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln779/33 "/>
</bind>
</comp>

<comp id="173" class="1004" name="p_Result_s_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="p_Result_s/33 "/>
</bind>
</comp>

<comp id="179" class="1004" name="zext_ln113_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln113/34 "/>
</bind>
</comp>

<comp id="183" class="1004" name="exponent1_load_1_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="42"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exponent1_load_1/43 "/>
</bind>
</comp>

<comp id="187" class="1004" name="data_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="1"/>
<pin id="189" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/57 "/>
</bind>
</comp>

<comp id="190" class="1004" name="p_Result_44_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="64" slack="0"/>
<pin id="193" dir="0" index="2" bw="7" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_44/57 "/>
</bind>
</comp>

<comp id="198" class="1004" name="xs_exp_V_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="0" index="2" bw="7" slack="0"/>
<pin id="202" dir="0" index="3" bw="7" slack="0"/>
<pin id="203" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="xs_exp_V/57 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_Result_45_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="p_Result_45/57 "/>
</bind>
</comp>

<comp id="212" class="1004" name="mantissa_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="54" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="52" slack="0"/>
<pin id="216" dir="0" index="3" bw="1" slack="0"/>
<pin id="217" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/57 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln15_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="54" slack="0"/>
<pin id="224" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/57 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln515_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="0"/>
<pin id="228" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln515/57 "/>
</bind>
</comp>

<comp id="230" class="1004" name="add_ln515_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="11" slack="0"/>
<pin id="233" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln515/57 "/>
</bind>
</comp>

<comp id="236" class="1004" name="isNeg_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="12" slack="0"/>
<pin id="239" dir="0" index="2" bw="5" slack="0"/>
<pin id="240" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/57 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sub_ln1512_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="11" slack="0"/>
<pin id="247" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1512/57 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln1512_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="11" slack="0"/>
<pin id="252" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1512/57 "/>
</bind>
</comp>

<comp id="254" class="1004" name="ush_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="11" slack="0"/>
<pin id="257" dir="0" index="2" bw="12" slack="0"/>
<pin id="258" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/57 "/>
</bind>
</comp>

<comp id="262" class="1004" name="sext_ln1488_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="12" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1488/57 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln1488_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="12" slack="0"/>
<pin id="268" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1488/57 "/>
</bind>
</comp>

<comp id="270" class="1004" name="r_V_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="54" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/57 "/>
</bind>
</comp>

<comp id="276" class="1004" name="r_V_21_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="54" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="0"/>
<pin id="279" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_21/57 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_22_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="137" slack="0"/>
<pin id="285" dir="0" index="2" bw="7" slack="0"/>
<pin id="286" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_22/57 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln818_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln818/57 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_s_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="137" slack="0"/>
<pin id="297" dir="0" index="2" bw="7" slack="0"/>
<pin id="298" dir="0" index="3" bw="8" slack="0"/>
<pin id="299" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/57 "/>
</bind>
</comp>

<comp id="304" class="1004" name="val_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="32" slack="0"/>
<pin id="308" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/57 "/>
</bind>
</comp>

<comp id="312" class="1004" name="result_V_4_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="1"/>
<pin id="315" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_4/58 "/>
</bind>
</comp>

<comp id="317" class="1004" name="result_V_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="1"/>
<pin id="319" dir="0" index="1" bw="32" slack="0"/>
<pin id="320" dir="0" index="2" bw="32" slack="1"/>
<pin id="321" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/58 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln111_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="32" slack="57"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln111/58 "/>
</bind>
</comp>

<comp id="328" class="1004" name="exponent1_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="41"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exponent1_load/42 "/>
</bind>
</comp>

<comp id="332" class="1005" name="y_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="2" slack="0"/>
<pin id="334" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="339" class="1005" name="exponent1_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="exponent1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="expo1_V_read_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="32"/>
<pin id="349" dir="1" index="1" bw="2" slack="32"/>
</pin_list>
<bind>
<opset="expo1_V_read "/>
</bind>
</comp>

<comp id="352" class="1005" name="y_3_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="15"/>
<pin id="354" dir="1" index="1" bw="2" slack="15"/>
</pin_list>
<bind>
<opset="y_3 "/>
</bind>
</comp>

<comp id="358" class="1005" name="icmp_ln111_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="1"/>
<pin id="360" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln111 "/>
</bind>
</comp>

<comp id="362" class="1005" name="y_cast_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="y_cast "/>
</bind>
</comp>

<comp id="367" class="1005" name="p_Result_s_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="1" slack="1"/>
<pin id="369" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="372" class="1005" name="zext_ln113_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="1"/>
<pin id="374" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln113 "/>
</bind>
</comp>

<comp id="377" class="1005" name="tmp_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="64" slack="1"/>
<pin id="379" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="382" class="1005" name="exponent1_load_1_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exponent1_load_1 "/>
</bind>
</comp>

<comp id="387" class="1005" name="mul_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="64" slack="1"/>
<pin id="389" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="392" class="1005" name="conv2_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="dc_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="64" slack="1"/>
<pin id="399" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dc "/>
</bind>
</comp>

<comp id="402" class="1005" name="p_Result_44_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="1"/>
<pin id="404" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_44 "/>
</bind>
</comp>

<comp id="407" class="1005" name="val_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="32" slack="1"/>
<pin id="409" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="10" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="70" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="2" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="93" pin=3"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="93" pin=4"/></net>

<net id="118"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="125"><net_src comp="14" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="130"><net_src comp="16" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="138"><net_src comp="131" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="131" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="149"><net_src comp="32" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="145" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="161"><net_src comp="155" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="32" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="158" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="162" pin="2"/><net_sink comp="168" pin=0"/></net>

<net id="177"><net_src comp="168" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="182"><net_src comp="179" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="195"><net_src comp="34" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="187" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="36" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="187" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="206"><net_src comp="40" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="207"><net_src comp="42" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="211"><net_src comp="187" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="44" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="48" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="225"><net_src comp="212" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="198" pin="4"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="241"><net_src comp="52" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="248"><net_src comp="56" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="198" pin="4"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="236" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="250" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="261"><net_src comp="230" pin="2"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="222" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="222" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="266" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="58" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="270" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="60" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="293"><net_src comp="282" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="62" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="301"><net_src comp="276" pin="2"/><net_sink comp="294" pin=1"/></net>

<net id="302"><net_src comp="60" pin="0"/><net_sink comp="294" pin=2"/></net>

<net id="303"><net_src comp="64" pin="0"/><net_sink comp="294" pin=3"/></net>

<net id="309"><net_src comp="236" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="290" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="294" pin="4"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="14" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="322"><net_src comp="312" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="331"><net_src comp="328" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="335"><net_src comp="72" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="338"><net_src comp="332" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="342"><net_src comp="76" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="121" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="346"><net_src comp="339" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="350"><net_src comp="80" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="355"><net_src comp="131" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="357"><net_src comp="352" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="361"><net_src comp="134" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="365"><net_src comp="140" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="370"><net_src comp="173" pin="2"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="375"><net_src comp="179" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="380"><net_src comp="93" pin="5"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="385"><net_src comp="183" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="390"><net_src comp="108" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="395"><net_src comp="112" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="400"><net_src comp="104" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="405"><net_src comp="190" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="410"><net_src comp="304" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="412"><net_src comp="407" pin="1"/><net_sink comp="317" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: exponent1_out | {42 }
 - Input state : 
	Port: decoder_Pipeline_decoder_label2 : expo1_V | {1 }
	Port: decoder_Pipeline_decoder_label2 : pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_V | {33 34 }
	Port: decoder_Pipeline_decoder_label2 : pow_reduce_anonymous_namespace_table_f_Z3_ap_ufixed_array_V | {23 24 }
	Port: decoder_Pipeline_decoder_label2 : pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_V | {27 28 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		y_3 : 1
		icmp_ln111 : 2
		br_ln111 : 3
		y_cast : 2
		y_assign : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
		store_ln111 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
		zext_ln779 : 1
		shl_ln779 : 2
		and_ln779 : 3
		p_Result_s : 3
	State 34
		conv : 1
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
		write_ln0 : 1
	State 43
		conv2 : 1
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
		p_Result_44 : 1
		xs_exp_V : 1
		p_Result_45 : 1
		mantissa : 2
		zext_ln15 : 3
		zext_ln515 : 2
		add_ln515 : 3
		isNeg : 4
		sub_ln1512 : 2
		sext_ln1512 : 3
		ush : 5
		sext_ln1488 : 6
		zext_ln1488 : 7
		r_V : 8
		r_V_21 : 8
		tmp_22 : 9
		zext_ln818 : 10
		tmp_s : 9
		val : 11
	State 58
		result_V : 1
		store_ln111 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_pow_generic_double_s_fu_93 |    25   | 20.9624 |   4183  |   5796  |
|----------|--------------------------------|---------|---------|---------|---------|
|   dadd   |           grp_fu_104           |    3    |    0    |   685   |   708   |
|----------|--------------------------------|---------|---------|---------|---------|
|   dmul   |           grp_fu_108           |    11   |    0    |   342   |   218   |
|----------|--------------------------------|---------|---------|---------|---------|
|    shl   |        shl_ln779_fu_162        |    0    |    0    |    0    |    6    |
|          |          r_V_21_fu_276         |    0    |    0    |    0    |   161   |
|----------|--------------------------------|---------|---------|---------|---------|
|   lshr   |           r_V_fu_270           |    0    |    0    |    0    |   161   |
|----------|--------------------------------|---------|---------|---------|---------|
|          |           ush_fu_254           |    0    |    0    |    0    |    12   |
|  select  |           val_fu_304           |    0    |    0    |    0    |    32   |
|          |         result_V_fu_317        |    0    |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|---------|
|    sub   |        sub_ln1512_fu_244       |    0    |    0    |    0    |    18   |
|          |        result_V_4_fu_312       |    0    |    0    |    0    |    39   |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |           y_4_fu_145           |    0    |    0    |    0    |    10   |
|          |        add_ln515_fu_230        |    0    |    0    |    0    |    18   |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln111_fu_134       |    0    |    0    |    0    |    8    |
|          |        p_Result_s_fu_173       |    0    |    0    |    0    |    8    |
|----------|--------------------------------|---------|---------|---------|---------|
|    and   |        and_ln779_fu_168        |    0    |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|---------|
|   read   |     expo1_V_read_read_fu_80    |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   write  |      write_ln0_write_fu_86     |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|  sitodp  |           grp_fu_112           |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |          y_cast_fu_140         |    0    |    0    |    0    |    0    |
|          |        zext_ln779_fu_158       |    0    |    0    |    0    |    0    |
|          |        zext_ln113_fu_179       |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln15_fu_222        |    0    |    0    |    0    |    0    |
|          |        zext_ln515_fu_226       |    0    |    0    |    0    |    0    |
|          |       zext_ln1488_fu_266       |    0    |    0    |    0    |    0    |
|          |        zext_ln818_fu_290       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   trunc  |       trunc_ln779_fu_155       |    0    |    0    |    0    |    0    |
|          |       p_Result_45_fu_208       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|          |       p_Result_44_fu_190       |    0    |    0    |    0    |    0    |
| bitselect|          isNeg_fu_236          |    0    |    0    |    0    |    0    |
|          |          tmp_22_fu_282         |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|partselect|         xs_exp_V_fu_198        |    0    |    0    |    0    |    0    |
|          |          tmp_s_fu_294          |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|bitconcatenate|         mantissa_fu_212        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   sext   |       sext_ln1512_fu_250       |    0    |    0    |    0    |    0    |
|          |       sext_ln1488_fu_262       |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    39   | 20.9624 |   5210  |   7229  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      conv2_reg_392     |   64   |
|       dc_reg_397       |   64   |
|  expo1_V_read_reg_347  |    2   |
|exponent1_load_1_reg_382|   32   |
|    exponent1_reg_339   |   32   |
|   icmp_ln111_reg_358   |    1   |
|       mul_reg_387      |   64   |
|   p_Result_44_reg_402  |    1   |
|   p_Result_s_reg_367   |    1   |
|         reg_115        |   64   |
|       tmp_reg_377      |   64   |
|       val_reg_407      |   32   |
|       y_3_reg_352      |    2   |
|     y_cast_reg_362     |   32   |
|        y_reg_332       |    2   |
|   zext_ln113_reg_372   |   32   |
+------------------------+--------+
|          Total         |   489  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_112 |  p0  |   6  |  32  |   192  ||    25   |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   192  || 1.73971 ||    25   |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   39   |   20   |  5210  |  7229  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   25   |
|  Register |    -   |    -   |   489  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   39   |   22   |  5699  |  7254  |
+-----------+--------+--------+--------+--------+
