<module id="EQEP_REGS" HW_revision="">
  <register id="QPOSCNT" width="32" page="1" offset="0x0" internal="0" description="Position Counter ">
    <bitfield id="QPOSCNT" description="Position Counter " begin="31" end="0" width="32" rwaccess="R/W"/>
  </register>
  <register id="QPOSINIT" width="32" page="1" offset="0x2" internal="0" description="Position Counter Init ">
    <bitfield id="QPOSINIT" description="Position Counter Init" begin="31" end="0" width="32" rwaccess="R/W"/>
  </register>
  <register id="QPOSMAX" width="32" page="1" offset="0x4" internal="0" description="Maximum Position Count ">
    <bitfield id="QPOSMAX" description="Maximum Position Count " begin="31" end="0" width="32" rwaccess="R/W"/>
  </register>
  <register id="QPOSCMP" width="32" page="1" offset="0x6" internal="0" description="Position Compare ">
    <bitfield id="QPOSCMP" description="Position Compare " begin="31" end="0" width="32" rwaccess="R/W"/>
  </register>
  <register id="QPOSILAT" width="32" page="1" offset="0x8" internal="0" description="Index Position Latch ">
    <bitfield id="QPOSILAT" description="Index Position Latch " begin="31" end="0" width="32" rwaccess="R/W"/>
  </register>
  <register id="QPOSSLAT" width="32" page="1" offset="0xa" internal="0" description="Strobe Position Latch">
    <bitfield id="QPOSSLAT" description="Strobe Position Latch " begin="31" end="0" width="32" rwaccess="R/W"/>
  </register>
  <register id="QPOSLAT" width="32" page="1" offset="0xc" internal="0" description="Position Latch ">
    <bitfield id="QPOSLAT" description="Position Latch" begin="31" end="0" width="32" rwaccess="R/W"/>
  </register>
  <register id="QUTMR" width="32" page="1" offset="0xe" internal="0" description="QEP Unit Timer ">
    <bitfield id="QUTMR" description="QEP Unit Timer" begin="31" end="0" width="32" rwaccess="R/W"/>
  </register>
  <register id="QUPRD" width="32" page="1" offset="0x10" internal="0" description="QEP Unit Period ">
    <bitfield id="QUPRD" description="QEP Unit Period" begin="31" end="0" width="32" rwaccess="R/W"/>
  </register>
  <register id="QWDTMR" width="16" page="1" offset="0x12" internal="0" description="QEP Watchdog Timer ">
    <bitfield id="QWDTMR" description="QEP Watchdog Timer " begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="QWDPRD" width="16" page="1" offset="0x13" internal="0" description="QEP Watchdog Period ">
    <bitfield id="QWDPRD" description="QEP Watchdog Period " begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="QDECCTL" width="16" page="1" offset="0x14" internal="0" description="Quadrature Decoder Control ">
    <bitfield id="QSP" description="QEPS input polarity" begin="5" end="5" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Negates QEPS input"/>
    </bitfield>
    <bitfield id="QIP" description="QEPI input polarity" begin="6" end="6" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Negates QEPI input"/>
    </bitfield>
    <bitfield id="QBP" description="QEPB input polarity" begin="7" end="7" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Negates QEPB input"/>
    </bitfield>
    <bitfield id="QAP" description="QEPA input polarity" begin="8" end="8" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Negates QEPA input"/>
    </bitfield>
    <bitfield id="IGATE" description="Index pulse gating option" begin="9" end="9" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Disable gating of Index pulse"/>
      <bitenum id="__1" value="1" description="Gate the index pin with strobe"/>
    </bitfield>
    <bitfield id="SWAP" description="CLK/DIR Signal Source for Position Counter " begin="10" end="10" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Quadrature-clock inputs are not swapped"/>
      <bitenum id="__1" value="1" description="Quadrature-clock inputs are swapped"/>
    </bitfield>
    <bitfield id="XCR" description="External Clock Rate" begin="11" end="11" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="2x resolution: Count the rising/falling edge"/>
      <bitenum id="__1" value="1" description="1x resolution: Count the rising edge only"/>
    </bitfield>
    <bitfield id="SPSEL" description="Sync output pin selection" begin="12" end="12" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Index pin is used for sync output"/>
      <bitenum id="__1" value="1" description="Strobe pin is used for sync output"/>
    </bitfield>
    <bitfield id="SOEN" description="Sync output-enable" begin="13" end="13" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Disable position-compare sync output"/>
      <bitenum id="__1" value="1" description="Enable position-compare sync output"/>
    </bitfield>
    <bitfield id="QSRC" description="Position-counter source selection" begin="15" end="14" width="2" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Quadrature count mode (QCLK = iCLK, QDIR = iDIR)"/>
      <bitenum id="__1" value="1" description="Direction-count mode (QCLK = xCLK, QDIR = xDIR)"/>
      <bitenum id="__2" value="2" description="UP count mode for frequency measurement (QCLK = xCLK, QDIR = 1)"/>
      <bitenum id="__3" value="3" description="DOWN count mode for frequency measurement (QCLK = xCLK, QDIR = "/>
    </bitfield>
  </register>
  <register id="QEPCTL" width="16" page="1" offset="0x15" internal="0" description="QEP Control ">
    <bitfield id="WDE" description="QEP watchdog enable " begin="0" end="0" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Disable the eQEP watchdog timer"/>
      <bitenum id="__1" value="1" description="Enable the eQEP watchdog timer"/>
    </bitfield>
    <bitfield id="UTE" description="QEP unit timer enable" begin="1" end="1" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Disable eQEP unit timer"/>
      <bitenum id="__1" value="1" description="Enable unit timer"/>
    </bitfield>
    <bitfield id="QCLM" description="QEP capture latch mode " begin="2" end="2" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Latch on position counter read by CPU"/>
      <bitenum id="__1" value="1" description="Latch on unit time out"/>
    </bitfield>
    <bitfield id="QPEN" description="Quadrature postotion counter enable " begin="3" end="3" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Reset the eQEP peripheral internal operating flags/read-only re"/>
      <bitenum id="__1" value="1" description="eQEP position counter is enabled"/>
    </bitfield>
    <bitfield id="IEL" description="Index event latch " begin="5" end="4" width="2" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Reserved"/>
      <bitenum id="__1" value="1" description="Latches position counter on rising edge of the index signal"/>
      <bitenum id="__2" value="2" description="Latches position counter on falling edge of the index signal"/>
      <bitenum id="__3" value="3" description="Software index marker"/>
    </bitfield>
    <bitfield id="SEL" description="Strobe event latch " begin="6" end="6" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="The position counter is latched on the rising edge of QEPS stro"/>
      <bitenum id="__1" value="1" description="Clockwise Direction:[[br]]Position counter is latched on rising"/>
    </bitfield>
    <bitfield id="SWI" description="Software init position counter" begin="7" end="7" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Do nothing (action disabled)"/>
      <bitenum id="__1" value="1" description="Initialize position counter (QPOSCNT=QPOSINIT)"/>
    </bitfield>
    <bitfield id="IEI" description="Index event init of position count " begin="9" end="8" width="2" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Do nothing (action disabled)"/>
      <bitenum id="__1" value="1" description="Do nothing (action disabled)"/>
      <bitenum id="__2" value="2" description="Initializes the position counter on the rising edge of the QEPI"/>
      <bitenum id="__3" value="3" description="Initializes the position counter on the falling edge of QEPI si"/>
    </bitfield>
    <bitfield id="SEI" description="Strobe event init " begin="11" end="10" width="2" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Does nothing (action disabled)"/>
      <bitenum id="__1" value="1" description="Does nothing (action disabled)"/>
      <bitenum id="__2" value="2" description="Initializes the position counter on rising edge of the QEPS sig"/>
      <bitenum id="__3" value="3" description="Clockwise Direction:[[br]]Initializes the position counter on t"/>
    </bitfield>
    <bitfield id="PCRM" description="Postion counter reset " begin="13" end="12" width="2" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Position counter reset on an index event"/>
      <bitenum id="__1" value="1" description="Position counter reset on the maximum position"/>
      <bitenum id="__2" value="2" description="Position counter reset on the first index event"/>
      <bitenum id="__3" value="3" description="Position counter reset on a unit time event"/>
    </bitfield>
    <bitfield id="FREE_SOFT" description="Emulation mode " begin="15" end="14" width="2" rwaccess="R/W">
      <bitenum id="__0" value="0" description="QPOSCNT behavior[[br]]Position counter stops immediately on emu"/>
      <bitenum id="__1" value="1" description="QPOSCNT behavior[[br]]Position counter continues to count until"/>
      <bitenum id="__2" value="2" description="QPOSCNT behavior[[br]]Position counter is unaffected by emulati"/>
      <bitenum id="__3" value="3" description="Same as FREE_SOFT_2"/>
    </bitfield>
  </register>
  <register id="QCAPCTL" width="16" page="1" offset="0x16" internal="0" description="Qaudrature Capture Control ">
    <bitfield id="UPPS" description="Unit position event prescaler" begin="3" end="0" width="4" rwaccess="R/W">
      <bitenum id="__0" value="0" description="UPEVNT = QCLK/1"/>
      <bitenum id="__1" value="1" description="UPEVNT = QCLK/2"/>
      <bitenum id="__2" value="2" description="UPEVNT = QCLK/4"/>
      <bitenum id="__3" value="3" description="UPEVNT = QCLK/8"/>
      <bitenum id="__4" value="4" description="UPEVNT = QCLK/16"/>
      <bitenum id="__5" value="5" description="UPEVNT = QCLK/32"/>
      <bitenum id="__6" value="6" description="UPEVNT = QCLK/64"/>
      <bitenum id="__7" value="7" description="UPEVNT = QCLK/128"/>
      <bitenum id="__8" value="8" description="UPEVNT = QCLK/256"/>
      <bitenum id="__9" value="9" description="UPEVNT = QCLK/512"/>
      <bitenum id="__16" value="10" description="UPEVNT = QCLK/1024"/>
      <bitenum id="__17" value="11" description="UPEVNT = QCLK/2048"/>
      <bitenum id="__18" value="12" description="Reserved"/>
      <bitenum id="__19" value="13" description="Reserved"/>
      <bitenum id="__20" value="14" description="Reserved"/>
      <bitenum id="__21" value="15" description="Reserved"/>
    </bitfield>
    <bitfield id="CCPS" description="eQEP capture timer clock prescaler" begin="6" end="4" width="3" rwaccess="R/W">
      <bitenum id="__0" value="0" description="CAPCLK = SYSCLKOUT/1"/>
      <bitenum id="__1" value="1" description="CAPCLK = SYSCLKOUT/2"/>
      <bitenum id="__2" value="2" description="CAPCLK = SYSCLKOUT/4"/>
      <bitenum id="__3" value="3" description="CAPCLK = SYSCLKOUT/8"/>
      <bitenum id="__4" value="4" description="CAPCLK = SYSCLKOUT/16"/>
      <bitenum id="__5" value="5" description="CAPCLK = SYSCLKOUT/32"/>
      <bitenum id="__6" value="6" description="CAPCLK = SYSCLKOUT/64"/>
      <bitenum id="__7" value="7" description="CAPCLK = SYSCLKOUT/128"/>
    </bitfield>
    <bitfield id="CEN" description="Enable eQEP capture" begin="15" end="15" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="eQEP capture unit is disabled"/>
      <bitenum id="__1" value="1" description="eQEP capture unit is enabled"/>
    </bitfield>
  </register>
  <register id="QPOSCTL" width="16" page="1" offset="0x17" internal="0" description="Position Compare Control ">
    <bitfield id="PCSPW" description="Position compare sync pulse width " begin="11" end="0" width="12" rwaccess="R/W">
      <bitenum id="__0" value="0" description="1 * 4 * SYSCLKOUT cycles"/>
      <bitenum id="__1" value="1" description="2 * 4 * SYSCLKOUT cycles"/>
      <bitenum id="__16533" value="4095" description="4096 * 4 * SYSCLKOUT cycles"/>
    </bitfield>
    <bitfield id="PCE" description="Position compare enable/disable " begin="12" end="12" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Disable position compare unit"/>
      <bitenum id="__1" value="1" description="Enable position compare unit"/>
    </bitfield>
    <bitfield id="PCPOL" description="Polarity of sync output " begin="13" end="13" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Active HIGH pulse output"/>
      <bitenum id="__1" value="1" description="Active LOW pulse output"/>
    </bitfield>
    <bitfield id="PCLOAD" description="Position compare of shadow load " begin="14" end="14" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Load on QPOSCNT = 0"/>
      <bitenum id="__1" value="1" description="Load when QPOSCNT = QPOSCMP"/>
    </bitfield>
    <bitfield id="PCSHDW" description="Position compare of shadow enable" begin="15" end="15" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Shadow disabled, load Immediate"/>
      <bitenum id="__1" value="1" description="Shadow enabled"/>
    </bitfield>
  </register>
  <register id="QEINT" width="16" page="1" offset="0x18" internal="0" description="QEP Interrupt Control ">
    <bitfield id="PCE" description="Position counter error interrupt enable" begin="1" end="1" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Interrupt is disabled"/>
      <bitenum id="__1" value="1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="QPE" description="Quadrature phase error interrupt enable" begin="2" end="2" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Interrupt is disabled"/>
      <bitenum id="__1" value="1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="QDC" description="Quadrature direction change interrupt enable" begin="3" end="3" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Interrupt is disabled"/>
      <bitenum id="__1" value="1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="WTO" description="Watchdog time out interrupt enable" begin="4" end="4" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Interrupt is disabled"/>
      <bitenum id="__1" value="1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="PCU" description="Position counter underflow interrupt enable" begin="5" end="5" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Interrupt is disabled"/>
      <bitenum id="__1" value="1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="PCO" description="Position counter overflow interrupt enable" begin="6" end="6" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Interrupt is disabled"/>
      <bitenum id="__1" value="1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="PCR" description="Position-compare ready interrupt enable" begin="7" end="7" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Interrupt is disabled"/>
      <bitenum id="__1" value="1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="PCM" description="Position-compare match interrupt enable" begin="8" end="8" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Interrupt is disabled"/>
      <bitenum id="__1" value="1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="SEL" description="Strobe event latch interrupt enable" begin="9" end="9" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Interrupt is disabled"/>
      <bitenum id="__1" value="1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="IEL" description="Index event latch interrupt enable" begin="10" end="10" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Interrupt is disabled"/>
      <bitenum id="__1" value="1" description="Interrupt is enabled"/>
    </bitfield>
    <bitfield id="UTO" description="Unit time out interrupt enable" begin="11" end="11" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Interrupt is disabled"/>
      <bitenum id="__1" value="1" description="Interrupt is enabled"/>
    </bitfield>
  </register>
  <register id="QFLG" width="16" page="1" offset="0x19" internal="0" description="QEP Interrupt Flag ">
    <bitfield id="INT" description="Global interrupt status flag" begin="0" end="0" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No interrupt generated"/>
      <bitenum id="__1" value="1" description="Interrupt was generated"/>
    </bitfield>
    <bitfield id="PCE" description="Position counter error interrupt flag" begin="1" end="1" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No interrupt generated"/>
      <bitenum id="__1" value="1" description="Interrupt was generated"/>
    </bitfield>
    <bitfield id="PHE" description="Quadrature phase error interrupt flag" begin="2" end="2" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No interrupt generated"/>
      <bitenum id="__1" value="1" description="Interrupt was generated"/>
    </bitfield>
    <bitfield id="QDC" description="Quadrature direction change interrupt flag" begin="3" end="3" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No interrupt generated"/>
      <bitenum id="__1" value="1" description="Interrupt was generated"/>
    </bitfield>
    <bitfield id="WTO" description="Watchdog timeout interrupt flag" begin="4" end="4" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No interrupt generated"/>
      <bitenum id="__1" value="1" description="Interrupt was generated"/>
    </bitfield>
    <bitfield id="PCU" description="Position counter underflow interrupt flag" begin="5" end="5" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No interrupt generated"/>
      <bitenum id="__1" value="1" description="Interrupt was generated"/>
    </bitfield>
    <bitfield id="PCO" description="Position counter overflow interrupt flag" begin="6" end="6" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No interrupt generated"/>
      <bitenum id="__1" value="1" description="Interrupt was generated"/>
    </bitfield>
    <bitfield id="PCR" description="Position-compare ready interrupt flag" begin="7" end="7" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No interrupt generated"/>
      <bitenum id="__1" value="1" description="Interrupt was generated"/>
    </bitfield>
    <bitfield id="PCM" description="eQEP compare match event interrupt flag" begin="8" end="8" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No interrupt generated"/>
      <bitenum id="__1" value="1" description="Interrupt was generated"/>
    </bitfield>
    <bitfield id="SEL" description="Strobe event latch interrupt flag" begin="9" end="9" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No interrupt generated"/>
      <bitenum id="__1" value="1" description="Interrupt was generated"/>
    </bitfield>
    <bitfield id="IEL" description="Index event latch interrupt flag" begin="10" end="10" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No interrupt generated"/>
      <bitenum id="__1" value="1" description="Interrupt was generated"/>
    </bitfield>
    <bitfield id="UTO" description="Unit time out interrupt flag" begin="11" end="11" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No interrupt generated"/>
      <bitenum id="__1" value="1" description="Interrupt was generated"/>
    </bitfield>
  </register>
  <register id="QCLR" width="16" page="1" offset="0x1a" internal="0" description="QEP Interrupt Clear ">
    <bitfield id="INT" description="Global interrupt clear flag" begin="0" end="0" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Clears the interrupt flag"/>
    </bitfield>
    <bitfield id="PCE" description="Clear position counter error interrupt flag" begin="1" end="1" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Clears the interrupt flag"/>
    </bitfield>
    <bitfield id="PHE" description="Clear quadrature phase error interrupt flag" begin="2" end="2" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Clears the interrupt flag"/>
    </bitfield>
    <bitfield id="QDC" description="Clear quadrature direction change interrupt flag" begin="3" end="3" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Clears the interrupt flag"/>
    </bitfield>
    <bitfield id="WTO" description="Clear watchdog timeout interrupt flag" begin="4" end="4" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Clears the interrupt flag"/>
    </bitfield>
    <bitfield id="PCU" description="Clear position counter underflow interrupt flag" begin="5" end="5" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Clears the interrupt flag"/>
    </bitfield>
    <bitfield id="PCO" description="Clear position counter overflow interrupt flag" begin="6" end="6" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Clears the interrupt flag"/>
    </bitfield>
    <bitfield id="PCR" description="Clear position-compare ready interrupt flag" begin="7" end="7" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Clears the interrupt flag"/>
    </bitfield>
    <bitfield id="PCM" description="Clear eQEP compare match event interrupt flag" begin="8" end="8" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Clears the interrupt flag"/>
    </bitfield>
    <bitfield id="SEL" description="Clear strobe event latch interrupt flag" begin="9" end="9" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Clears the interrupt flag"/>
    </bitfield>
    <bitfield id="IEL" description="Clear index event latch interrupt flag" begin="10" end="10" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Clears the interrupt flag"/>
    </bitfield>
    <bitfield id="UTO" description="Clear unit time out interrupt flag" begin="11" end="11" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Clears the interrupt flag"/>
    </bitfield>
  </register>
  <register id="QFRC" width="16" page="1" offset="0x1b" internal="0" description="QEP Interrupt Force ">
    <bitfield id="PCE" description="Force position counter error interrupt" begin="1" end="1" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Force the interrupt"/>
    </bitfield>
    <bitfield id="PHE" description="Force quadrature phase error interrupt" begin="2" end="2" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Force the interrupt"/>
    </bitfield>
    <bitfield id="QDC" description="Force quadrature direction change interrupt" begin="3" end="3" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Force the interrupt"/>
    </bitfield>
    <bitfield id="WTO" description="Force watchdog time out interrupt" begin="4" end="4" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Force the interrupt"/>
    </bitfield>
    <bitfield id="PCU" description="Force position counter underflow interrupt" begin="5" end="5" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Force the interrupt"/>
    </bitfield>
    <bitfield id="PCO" description="Force position counter overflow interrupt" begin="6" end="6" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Force the interrupt"/>
    </bitfield>
    <bitfield id="PCR" description="Force position-compare ready interrupt" begin="7" end="7" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Force the interrupt"/>
    </bitfield>
    <bitfield id="PCM" description="Force position-compare match interrupt" begin="8" end="8" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Force the interrupt"/>
    </bitfield>
    <bitfield id="SEL" description="Force strobe event latch interrupt" begin="9" end="9" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Force the interrupt"/>
    </bitfield>
    <bitfield id="IEL" description="Force index event latch interrupt" begin="10" end="10" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Force the interrupt"/>
    </bitfield>
    <bitfield id="UTO" description="Force unit time out interrupt" begin="11" end="11" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No effect"/>
      <bitenum id="__1" value="1" description="Force the interrupt"/>
    </bitfield>
  </register>
  <register id="QEPSTS" width="16" page="1" offset="0x1c" internal="0" description="QEP Status ">
    <bitfield id="PCEF" description="Position counter error flag." begin="0" end="0" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No error occurred during the last index transition"/>
      <bitenum id="__1" value="1" description="Position counter error"/>
    </bitfield>
    <bitfield id="FIMF" description="First index marker flag" begin="1" end="1" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Sticky bit, cleared by writing 1"/>
      <bitenum id="__1" value="1" description="Set by first occurrence of index pulse"/>
    </bitfield>
    <bitfield id="CDEF" description="Capture direction error flag" begin="2" end="2" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Sticky bit, cleared by writing 1"/>
      <bitenum id="__1" value="1" description="Direction change occurred between the capture position event."/>
    </bitfield>
    <bitfield id="COEF" description="Capture overflow error flag" begin="3" end="3" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Sticky bit, cleared by writing 1"/>
      <bitenum id="__1" value="1" description="Overflow occurred in eQEP Capture timer (QEPCTMR)"/>
    </bitfield>
    <bitfield id="QDLF" description="eQEP direction latch flag" begin="4" end="4" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Counter-clockwise rotation (or reverse movement) on index event"/>
      <bitenum id="__1" value="1" description="Clockwise rotation (or forward movement) on index event marker"/>
    </bitfield>
    <bitfield id="QDF" description="Quadrature direction flag" begin="5" end="5" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Counter-clockwise rotation (or reverse movement)"/>
      <bitenum id="__1" value="1" description="Clockwise rotation (or forward movement)"/>
    </bitfield>
    <bitfield id="FIDF" description="The first index marker" begin="6" end="6" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="Counter-clockwise rotation (or reverse movement) on the first i"/>
      <bitenum id="__1" value="1" description="Clockwise rotation (or forward movement) on the first index eve"/>
    </bitfield>
    <bitfield id="UPEVNT" description="Unit position event flag" begin="7" end="7" width="1" rwaccess="R/W">
      <bitenum id="__0" value="0" description="No unit position event detected"/>
      <bitenum id="__1" value="1" description="Unit position event detected. Write 1 to clear"/>
    </bitfield>
  </register>
  <register id="QCTMR" width="16" page="1" offset="0x1d" internal="0" description="QEP Capture Timer ">
    <bitfield id="QCTMR" description="This register provides time base for edge capture unit." begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="QCPRD" width="16" page="1" offset="0x1e" internal="0" description="QEP Capture Period ">
    <bitfield id="QCPRD" description="Period count value between  eQEP position events" begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="QCTMRLAT" width="16" page="1" offset="0x1f" internal="0" description="QEP Capture Latch ">
    <bitfield id="QCTMRLAT" description="The eQEP capture timer latch value" begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
  <register id="QCPRDLAT" width="16" page="1" offset="0x20" internal="0" description="QEP Capture Period Latch ">
    <bitfield id="QCPRDLAT" description="eQEP capture period latch value" begin="15" end="0" width="16" rwaccess="R/W"/>
  </register>
</module>