verilog

paramset vs vsource
  parameter voltage
//comment
// comment
 .dc=voltage
endparamset

module main(1,2);
  parameter v
  vs #(.voltage(v)) v1(1 2)
endmodule

main #(.v(1)) m1(1 0)
main #(.v(2)) m2(2 0)

list

print dc v(nodes)
dc
print tran v(nodes)
tr 1
tr 1

options nobypass

print tran v(nodes)
tr 2
