Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  Gate
Family                :  cycloneive
Quartus root          :  c:/intelfpga_lite/22.1std/quartus/bin64/
Quartus sim root      :  c:/intelfpga_lite/22.1std/quartus/eda/sim_lib
Simulation Tool       :  modelsim
Simulation Language   :  vhdl
Version               :  93
Simulation Mode       :  GUI
Sim Output File       :  compas.vho
Sim SDF file          :  compas__vhdl.sdo
Sim dir               :  simulation\modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim software
Sourced NativeLink script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File compas_run_msim_gate_vhdl.do already exists - backing up current file as compas_run_msim_gate_vhdl.do.bak1
Probing transcript
ModelSim Info: # Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
Info: NativeLink simulation flow was successful
