#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23c8580 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23c8200 .scope module, "tb" "tb" 3 63;
 .timescale -12 -12;
L_0x23d65d0 .functor NOT 1, L_0x242e010, C4<0>, C4<0>, C4<0>;
L_0x242ddc0 .functor XOR 2, L_0x242db60, L_0x242dd20, C4<00>, C4<00>;
L_0x242df00 .functor XOR 2, L_0x242ddc0, L_0x242de30, C4<00>, C4<00>;
v0x241bea0_0 .net *"_ivl_10", 1 0, L_0x242de30;  1 drivers
v0x241bfa0_0 .net *"_ivl_12", 1 0, L_0x242df00;  1 drivers
v0x241c080_0 .net *"_ivl_2", 1 0, L_0x242dac0;  1 drivers
v0x241c140_0 .net *"_ivl_4", 1 0, L_0x242db60;  1 drivers
v0x241c220_0 .net *"_ivl_6", 1 0, L_0x242dd20;  1 drivers
v0x241c350_0 .net *"_ivl_8", 1 0, L_0x242ddc0;  1 drivers
v0x241c430_0 .var "clk", 0 0;
v0x241c4d0_0 .net "f_dut", 0 0, v0x241b520_0;  1 drivers
v0x241c570_0 .net "f_ref", 0 0, L_0x242cf60;  1 drivers
v0x241c6a0_0 .net "g_dut", 0 0, v0x241b680_0;  1 drivers
v0x241c740_0 .net "g_ref", 0 0, L_0x23cc2b0;  1 drivers
v0x241c7e0_0 .net "resetn", 0 0, v0x241ad90_0;  1 drivers
v0x241c880_0 .var/2u "stats1", 223 0;
v0x241c920_0 .var/2u "strobe", 0 0;
v0x241c9c0_0 .net "tb_match", 0 0, L_0x242e010;  1 drivers
v0x241ca60_0 .net "tb_mismatch", 0 0, L_0x23d65d0;  1 drivers
v0x241cb20_0 .net "x", 0 0, v0x241ae60_0;  1 drivers
v0x241ccd0_0 .net "y", 0 0, v0x241af60_0;  1 drivers
E_0x23dfec0/0 .event negedge, v0x241a3d0_0;
E_0x23dfec0/1 .event posedge, v0x241a3d0_0;
E_0x23dfec0 .event/or E_0x23dfec0/0, E_0x23dfec0/1;
L_0x242dac0 .concat [ 1 1 0 0], L_0x23cc2b0, L_0x242cf60;
L_0x242db60 .concat [ 1 1 0 0], L_0x23cc2b0, L_0x242cf60;
L_0x242dd20 .concat [ 1 1 0 0], v0x241b680_0, v0x241b520_0;
L_0x242de30 .concat [ 1 1 0 0], L_0x23cc2b0, L_0x242cf60;
L_0x242e010 .cmp/eeq 2, L_0x242dac0, L_0x242df00;
S_0x23e7e90 .scope module, "good1" "reference_module" 3 110, 3 4 0, S_0x23c8200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
P_0x23e8070 .param/l "A" 0 3 12, +C4<00000000000000000000000000000000>;
P_0x23e80b0 .param/l "B" 0 3 12, +C4<00000000000000000000000000000001>;
P_0x23e80f0 .param/l "G1" 0 3 12, +C4<00000000000000000000000000000101>;
P_0x23e8130 .param/l "G2" 0 3 12, +C4<00000000000000000000000000000110>;
P_0x23e8170 .param/l "P0" 0 3 12, +C4<00000000000000000000000000000111>;
P_0x23e81b0 .param/l "P1" 0 3 12, +C4<00000000000000000000000000001000>;
P_0x23e81f0 .param/l "S0" 0 3 12, +C4<00000000000000000000000000000010>;
P_0x23e8230 .param/l "S1" 0 3 12, +C4<00000000000000000000000000000011>;
P_0x23e8270 .param/l "S10" 0 3 12, +C4<00000000000000000000000000000100>;
L_0x23cc0d0 .functor OR 1, L_0x242d230, L_0x242d4e0, C4<0>, C4<0>;
L_0x23cc2b0 .functor OR 1, L_0x23cc0d0, L_0x242d7a0, C4<0>, C4<0>;
v0x23d66e0_0 .net *"_ivl_0", 31 0, L_0x241cdf0;  1 drivers
L_0x7f91427930a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x23d67e0_0 .net *"_ivl_11", 27 0, L_0x7f91427930a8;  1 drivers
L_0x7f91427930f0 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x23cc140_0 .net/2u *"_ivl_12", 31 0, L_0x7f91427930f0;  1 drivers
v0x23cc320_0 .net *"_ivl_14", 0 0, L_0x242d230;  1 drivers
v0x2419960_0 .net *"_ivl_16", 31 0, L_0x242d3a0;  1 drivers
L_0x7f9142793138 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2419a90_0 .net *"_ivl_19", 27 0, L_0x7f9142793138;  1 drivers
L_0x7f9142793180 .functor BUFT 1, C4<00000000000000000000000000000110>, C4<0>, C4<0>, C4<0>;
v0x2419b70_0 .net/2u *"_ivl_20", 31 0, L_0x7f9142793180;  1 drivers
v0x2419c50_0 .net *"_ivl_22", 0 0, L_0x242d4e0;  1 drivers
v0x2419d10_0 .net *"_ivl_25", 0 0, L_0x23cc0d0;  1 drivers
v0x2419dd0_0 .net *"_ivl_26", 31 0, L_0x242d700;  1 drivers
L_0x7f91427931c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2419eb0_0 .net *"_ivl_29", 27 0, L_0x7f91427931c8;  1 drivers
L_0x7f9142793018 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2419f90_0 .net *"_ivl_3", 27 0, L_0x7f9142793018;  1 drivers
L_0x7f9142793210 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x241a070_0 .net/2u *"_ivl_30", 31 0, L_0x7f9142793210;  1 drivers
v0x241a150_0 .net *"_ivl_32", 0 0, L_0x242d7a0;  1 drivers
L_0x7f9142793060 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x241a210_0 .net/2u *"_ivl_4", 31 0, L_0x7f9142793060;  1 drivers
v0x241a2f0_0 .net *"_ivl_8", 31 0, L_0x242d0f0;  1 drivers
v0x241a3d0_0 .net "clk", 0 0, v0x241c430_0;  1 drivers
v0x241a490_0 .net "f", 0 0, L_0x242cf60;  alias, 1 drivers
v0x241a550_0 .net "g", 0 0, L_0x23cc2b0;  alias, 1 drivers
v0x241a610_0 .var "next", 3 0;
v0x241a6f0_0 .net "resetn", 0 0, v0x241ad90_0;  alias, 1 drivers
v0x241a7b0_0 .var "state", 3 0;
v0x241a890_0 .net "x", 0 0, v0x241ae60_0;  alias, 1 drivers
v0x241a950_0 .net "y", 0 0, v0x241af60_0;  alias, 1 drivers
E_0x23e05d0 .event anyedge, v0x241a7b0_0, v0x241a890_0, v0x241a950_0;
E_0x23c49f0 .event posedge, v0x241a3d0_0;
L_0x241cdf0 .concat [ 4 28 0 0], v0x241a7b0_0, L_0x7f9142793018;
L_0x242cf60 .cmp/eq 32, L_0x241cdf0, L_0x7f9142793060;
L_0x242d0f0 .concat [ 4 28 0 0], v0x241a7b0_0, L_0x7f91427930a8;
L_0x242d230 .cmp/eq 32, L_0x242d0f0, L_0x7f91427930f0;
L_0x242d3a0 .concat [ 4 28 0 0], v0x241a7b0_0, L_0x7f9142793138;
L_0x242d4e0 .cmp/eq 32, L_0x242d3a0, L_0x7f9142793180;
L_0x242d700 .concat [ 4 28 0 0], v0x241a7b0_0, L_0x7f91427931c8;
L_0x242d7a0 .cmp/eq 32, L_0x242d700, L_0x7f9142793210;
S_0x241aad0 .scope module, "stim1" "stimulus_gen" 3 104, 3 40 0, S_0x23c8200;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "resetn";
    .port_info 2 /OUTPUT 1 "x";
    .port_info 3 /OUTPUT 1 "y";
v0x241aca0_0 .net "clk", 0 0, v0x241c430_0;  alias, 1 drivers
v0x241ad90_0 .var "resetn", 0 0;
v0x241ae60_0 .var "x", 0 0;
v0x241af60_0 .var "y", 0 0;
E_0x23e0120 .event negedge, v0x241a3d0_0;
S_0x241b060 .scope module, "top_module1" "top_module" 3 118, 4 1 0, S_0x23c8200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "resetn";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "f";
    .port_info 5 /OUTPUT 1 "g";
v0x241b370_0 .net "clk", 0 0, v0x241c430_0;  alias, 1 drivers
v0x241b460_0 .net "f", 0 0, v0x241b520_0;  alias, 1 drivers
v0x241b520_0 .var "f_reg", 0 0;
v0x241b5c0_0 .net "g", 0 0, v0x241b680_0;  alias, 1 drivers
v0x241b680_0 .var "g_reg", 0 0;
v0x241b790_0 .net "resetn", 0 0, v0x241ad90_0;  alias, 1 drivers
v0x241b880_0 .var "state", 1 0;
v0x241b960_0 .net "x", 0 0, v0x241ae60_0;  alias, 1 drivers
v0x241ba50_0 .net "y", 0 0, v0x241af60_0;  alias, 1 drivers
E_0x241b310/0 .event negedge, v0x241a6f0_0;
E_0x241b310/1 .event posedge, v0x241a3d0_0;
E_0x241b310 .event/or E_0x241b310/0, E_0x241b310/1;
S_0x241bc80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 128, 3 128 0, S_0x23c8200;
 .timescale -12 -12;
E_0x23fb990 .event anyedge, v0x241c920_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x241c920_0;
    %nor/r;
    %assign/vec4 v0x241c920_0, 0;
    %wait E_0x23fb990;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x241aad0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x241ad90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x241ae60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x241af60_0, 0, 1;
    %wait E_0x23c49f0;
    %wait E_0x23c49f0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x241ad90_0, 0, 1;
    %pushi/vec4 500, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23e0120;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v0x241ad90_0, 0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x241af60_0, 0;
    %assign/vec4 v0x241ae60_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 58 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x23e7e90;
T_2 ;
    %wait E_0x23c49f0;
    %load/vec4 v0x241a6f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x241a7b0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x241a610_0;
    %assign/vec4 v0x241a7b0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x23e7e90;
T_3 ;
Ewait_0 .event/or E_0x23e05d0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x241a7b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x241a610_0, 0, 4;
    %jmp T_3.10;
T_3.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x241a610_0, 0, 4;
    %jmp T_3.10;
T_3.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x241a610_0, 0, 4;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v0x241a890_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.11, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.12, 8;
T_3.11 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.12, 8;
 ; End of false expr.
    %blend;
T_3.12;
    %pad/s 4;
    %store/vec4 v0x241a610_0, 0, 4;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v0x241a890_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.13, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_3.14, 8;
T_3.13 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_3.14, 8;
 ; End of false expr.
    %blend;
T_3.14;
    %pad/s 4;
    %store/vec4 v0x241a610_0, 0, 4;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v0x241a890_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.15, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_3.16, 8;
T_3.15 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_3.16, 8;
 ; End of false expr.
    %blend;
T_3.16;
    %pad/s 4;
    %store/vec4 v0x241a610_0, 0, 4;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v0x241a950_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.17, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.18, 8;
T_3.17 ; End of true expr.
    %pushi/vec4 6, 0, 32;
    %jmp/0 T_3.18, 8;
 ; End of false expr.
    %blend;
T_3.18;
    %pad/s 4;
    %store/vec4 v0x241a610_0, 0, 4;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v0x241a950_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.19, 8;
    %pushi/vec4 8, 0, 32;
    %jmp/1 T_3.20, 8;
T_3.19 ; End of true expr.
    %pushi/vec4 7, 0, 32;
    %jmp/0 T_3.20, 8;
 ; End of false expr.
    %blend;
T_3.20;
    %pad/s 4;
    %store/vec4 v0x241a610_0, 0, 4;
    %jmp T_3.10;
T_3.7 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x241a610_0, 0, 4;
    %jmp T_3.10;
T_3.8 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x241a610_0, 0, 4;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x241b060;
T_4 ;
    %wait E_0x241b310;
    %load/vec4 v0x241b790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x241b520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x241b680_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x241b880_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x241b880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x241b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x241b880_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x241b960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x241b880_0, 0;
T_4.9 ;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x241b960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0x241b880_0, 0;
T_4.11 ;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x241b960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x241b520_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x241b880_0, 0;
T_4.13 ;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x241b060;
T_5 ;
    %wait E_0x241b310;
    %load/vec4 v0x241b790_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x241b680_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x241b880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x241ba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x241b680_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x241b680_0, 0;
T_5.6 ;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x241ba50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x241b680_0, 0;
T_5.7 ;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x23c8200;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x241c430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x241c920_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x23c8200;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x241c430_0;
    %inv;
    %store/vec4 v0x241c430_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x23c8200;
T_8 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x241aca0_0, v0x241ca60_0, v0x241c430_0, v0x241c7e0_0, v0x241cb20_0, v0x241ccd0_0, v0x241c570_0, v0x241c4d0_0, v0x241c740_0, v0x241c6a0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x23c8200;
T_9 ;
    %load/vec4 v0x241c880_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x241c880_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x241c880_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 137 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 138 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_9.1 ;
    %load/vec4 v0x241c880_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x241c880_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x241c880_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 139 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "g", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 140 "$display", "Hint: Output '%s' has no mismatches.", "g" {0 0 0};
T_9.3 ;
    %load/vec4 v0x241c880_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x241c880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 142 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 143 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x241c880_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x241c880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 144 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x23c8200;
T_10 ;
    %wait E_0x23dfec0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x241c880_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241c880_0, 4, 32;
    %load/vec4 v0x241c9c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x241c880_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241c880_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x241c880_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241c880_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x241c570_0;
    %load/vec4 v0x241c570_0;
    %load/vec4 v0x241c4d0_0;
    %xor;
    %load/vec4 v0x241c570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x241c880_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 159 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241c880_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x241c880_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241c880_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x241c740_0;
    %load/vec4 v0x241c740_0;
    %load/vec4 v0x241c6a0_0;
    %xor;
    %load/vec4 v0x241c740_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x241c880_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241c880_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x241c880_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x241c880_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2013_q2bfsm/2013_q2bfsm_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/2013_q2bfsm/iter0/response7/top_module.sv";
