{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651814013303 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651814013304 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May  6 00:13:33 2022 " "Processing started: Fri May  6 00:13:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651814013304 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651814013304 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pila -c Pila " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pila -c Pila" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651814013304 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651814013652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651814013652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/sumador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file codes/sumador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pila-Asumador " "Found design unit 1: Pila-Asumador" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651814022122 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pila " "Found entity 1: Pila" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651814022122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651814022122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "codes/ctrl_lcd.vhd 2 0 " "Found 2 design units, including 0 entities, in source file codes/ctrl_lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl_LCD " "Found design unit 1: ctrl_LCD" {  } { { "codes/ctrl_LCD.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/ctrl_LCD.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651814022125 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ctrl_LCD-body " "Found design unit 2: ctrl_LCD-body" {  } { { "codes/ctrl_LCD.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/ctrl_LCD.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651814022125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651814022125 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1651814022159 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1651814022159 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1651814022159 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pila " "Elaborating entity \"Pila\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651814022163 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D4 sumador.vhd(8) " "VHDL Signal Declaration warning at sumador.vhd(8): used implicit default value for signal \"D4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651814022165 "|Pila"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D5 sumador.vhd(8) " "VHDL Signal Declaration warning at sumador.vhd(8): used implicit default value for signal \"D5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651814022165 "|Pila"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "RW sumador.vhd(12) " "VHDL Signal Declaration warning at sumador.vhd(12): used implicit default value for signal \"RW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1651814022165 "|Pila"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SP sumador.vhd(21) " "Verilog HDL or VHDL warning at sumador.vhd(21): object \"SP\" assigned a value but never read" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1651814022166 "|Pila"}
{ "Error" "EVRFX_VHDL_ERROR_INDEX_VALUE_IS_OUTSIDE_ARRAY_RANGE" "8 7 downto 0 resultado ctrl_LCD.vhd(293) " "VHDL error at ctrl_LCD.vhd(293): index value 8 is outside the range (7 downto 0) of object \"resultado\"" {  } { { "codes/ctrl_LCD.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/ctrl_LCD.vhd" 293 0 0 } }  } 0 10385 "VHDL error at %4!s!: index value %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651814022171 ""}
{ "Error" "EVRFX_VHDL_OPERATOR_CALL_FAILED" "\"=\" ctrl_LCD.vhd(293) " "VHDL Operator error at ctrl_LCD.vhd(293): failed to evaluate call to operator \"\"=\"\"" {  } { { "codes/ctrl_LCD.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/ctrl_LCD.vhd" 293 0 0 } }  } 0 10658 "VHDL Operator error at %2!s!: failed to evaluate call to operator \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651814022171 ""}
{ "Error" "EVRFX_VHDL_SUBPROGRAM_CALL_FAILED" "MensajeL2 sumador.vhd(270) " "VHDL Subprogram error at sumador.vhd(270):  failed to elaborate call to subprogram \"MensajeL2\"" {  } { { "codes/sumador.vhd" "" { Text "C:/Users/link0/Desktop/Escuela/Arqui/Quartus/Pila/codes/sumador.vhd" 270 0 0 } }  } 0 10657 "VHDL Subprogram error at %2!s!:  failed to elaborate call to subprogram \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1651814022172 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1651814022173 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651814022299 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri May  6 00:13:42 2022 " "Processing ended: Fri May  6 00:13:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651814022299 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651814022299 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651814022299 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651814022299 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651814022915 ""}
