// Seed: 2408598571
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [1 : -1] id_6;
  ;
  logic id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd48
) (
    _id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  module_0 modCall_1 (
      id_2,
      id_3,
      id_3,
      id_3,
      id_2
  );
  input wire id_2;
  input wire _id_1;
  assign id_3 = id_1;
  wire [id_1 : -1] id_5;
  final $signed(37);
  ;
  logic [-1 : -1] id_6;
endmodule
