Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/xilinx_fpga/USART_updated_3may/test_usart_test_usart_sch_tb_isim_beh.exe -prj D:/xilinx_fpga/USART_updated_3may/test_usart_test_usart_sch_tb_beh.prj work.test_usart_test_usart_sch_tb work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/xilinx_fpga/USART_updated_3may/Reg_4bit.vf" into library work
Analyzing Verilog file "D:/xilinx_fpga/USART_updated_3may/Add_sub_4bit.vf" into library work
Analyzing Verilog file "D:/xilinx_fpga/USART_updated_3may/SIPO_reg.vf" into library work
Analyzing Verilog file "D:/xilinx_fpga/USART_updated_3may/Parity_gen.vf" into library work
Analyzing Verilog file "D:/xilinx_fpga/USART_updated_3may/nin_counter.vf" into library work
Analyzing Verilog file "D:/xilinx_fpga/USART_updated_3may/decade_counter_new.vf" into library work
Analyzing Verilog file "D:/xilinx_fpga/USART_updated_3may/bit10datareg_to_transmit.vf" into library work
Analyzing Verilog file "D:/xilinx_fpga/USART_updated_3may/usart_transmiter.vf" into library work
Analyzing Verilog file "D:/xilinx_fpga/USART_updated_3may/usart_receiver.vf" into library work
Analyzing Verilog file "D:/xilinx_fpga/USART_updated_3may/test_usart.vf" into library work
Analyzing Verilog file "D:/xilinx_fpga/USART_updated_3may/test_usart_1.v" into library work
Analyzing Verilog file "D:/xilinx_fpga/USART_updated_3may/bit_11.vf" into library work
Analyzing Verilog file "D:/xilinx_fpga/USART_updated_3may/decade_counter.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "D:/xilinx_fpga/USART_updated_3may/test_usart.vf" Line 439: Port cllr is not connected to this instance
Completed static elaboration
Compiling module XOR2
Compiling module Parity_gen_MUSER_test_usart
Compiling module GND
Compiling module NOR2
Compiling module FDRE
Compiling module SIPO_reg_MUSER_test_usart
Compiling module INV
Compiling module AND2
Compiling module Add_sub_4bit_MUSER_test_usart
Compiling module NAND4
Compiling module FDCE
Compiling module Reg_4bit_MUSER_test_usart
Compiling module FD
Compiling module nin_counter_MUSER_test_usart
Compiling module usart_receiver_MUSER_test_usart
Compiling module VCC
Compiling module decade_counter_new_MUSER_test_us...
Compiling module MUXCY
Compiling module bit10datareg_to_transmit_MUSER_t...
Compiling module usart_transmiter_MUSER_test_usar...
Compiling module test_usart
Compiling module test_usart_test_usart_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 16 sub-compilation(s) to finish...
Compiled 23 Verilog Units
Built simulation executable D:/xilinx_fpga/USART_updated_3may/test_usart_test_usart_sch_tb_isim_beh.exe
Fuse Memory Usage: 27788 KB
Fuse CPU Usage: 1953 ms
