{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1507683925463 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1507683925465 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 10 21:05:25 2017 " "Processing started: Tue Oct 10 21:05:25 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1507683925465 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1507683925465 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab_4a_bcd -c Lab_4a_bcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab_4a_bcd -c Lab_4a_bcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1507683925466 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1507683925837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/seven_seg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507683926044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507683926044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OneBitAdder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file OneBitAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OneBitAdder " "Found entity 1: OneBitAdder" {  } { { "OneBitAdder.bdf" "" { Schematic "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/OneBitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507683926049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507683926049 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Lab_4a_Verilog.v(24) " "Verilog HDL Module Instantiation warning at Lab_4a_Verilog.v(24): ignored dangling comma in List of Port Connections" {  } { { "Lab_4a_Verilog.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/Lab_4a_Verilog.v" 24 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1507683926052 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Lab_4a_Verilog.v(29) " "Verilog HDL Module Instantiation warning at Lab_4a_Verilog.v(29): ignored dangling comma in List of Port Connections" {  } { { "Lab_4a_Verilog.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/Lab_4a_Verilog.v" 29 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1507683926053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lab_4a_Verilog.v 1 1 " "Found 1 design units, including 1 entities, in source file Lab_4a_Verilog.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab_4a_Verilog " "Found entity 1: Lab_4a_Verilog" {  } { { "Lab_4a_Verilog.v" "" { Text "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/Lab_4a_Verilog.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507683926053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507683926053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FiveBitAdder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FiveBitAdder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FiveBitAdder " "Found entity 1: FiveBitAdder" {  } { { "FiveBitAdder.bdf" "" { Schematic "/home/tim/Rowan/DigitalSystems/Projects/Lab_4a_bcd/FiveBitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1507683926054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1507683926054 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "Lab_4a_bcd " "Top-level design entity \"Lab_4a_bcd\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Quartus II" 0 -1 1507683926201 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "541 " "Peak virtual memory: 541 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1507683926333 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 10 21:05:26 2017 " "Processing ended: Tue Oct 10 21:05:26 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1507683926333 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1507683926333 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1507683926333 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507683926333 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1507683926503 ""}
