BSIM. http://www-device.eecs.berkeley.edu/ bsim3/.
Chin-Chih Chang , Jason Cong, Pseudo pin assignment with crosstalk noise control, Proceedings of the 2000 international symposium on Physical design, p.41-47, May 2000, San Diego, California, USA[doi>10.1145/332357.332372]
Jun Chen , Lei He, Determination of worst-case crosstalk noise for non-switching victims in GHz+ buses, Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems, December 02-03, 2002, Monterey, California, USA[doi>10.1145/589411.589430]
Olivier Coudert, Exact coloring of real-life graphs is easy, Proceedings of the 34th annual Design Automation Conference, p.121-126, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266047]
Tong Gao , C. L. Liu, Minimum crosstalk channel routing, Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design, p.692-696, November 07-11, 1993, Santa Clara, California, USA
Tong Gao , C. L. Liu, Minimum crosstalk switchbox routing, Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design, p.610-615, November 06-10, 1994, San Jose, California, USA
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
He, L., Chang, N., Lin, S., and Nakagawa, O. S. 1999. An efficient inductance modeling for on-chip interconnects. In Proceedings of the IEEE Custom Integrated Circuits Conference (May), pp. 457--460.
Kamon, M., Tsuk, M., and White, J. 1994. FastHenry: A multipole-accelerated 3d inductance extraction program. IEEE Trans. on MIT.
Rony Kay , Rob A. Rutenbar, Wire packing: a strong formulation of crosstalk-aware chip-level track/layer assignment with an efficient integer programming solution, Proceedings of the 2000 international symposium on Physical design, p.61-68, May 2000, San Diego, California, USA[doi>10.1145/332357.332375]
Darko Kirovski , Miodrag Potkonjak, Efficient coloring of a large spectrum of graphs, Proceedings of the 35th annual Design Automation Conference, p.427-432, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277165]
Lei He , Kevin M. Lepak, Simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization, Proceedings of the 2000 international symposium on Physical design, p.55-60, May 2000, San Diego, California, USA[doi>10.1145/332357.332374]
Kevin M. Lepak , Irwan Luwandi , Lei He, Simultaneous shield insertion and net ordering under explicit RLC noise constraint, Proceedings of the 38th annual Design Automation Conference, p.199-202, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378463]
Lillis, J., Cheng, C., Lin, S., and Chang, N. 1999. High-performance interconnect analysis and synthesis. Wiley, New York.
Ruehli, A. 1974. Equivalent circuit models for three-dimensional multiconductor systems. IEEE Trans. on MIT.
Sechen, C. 1997. An improved simulated annealing algorithm for row-based placement. In Proceedings of the International Conference on Computer Aided Design, pp. 478--481.
Semiconductor Industry Association. 2000. International Technology Roadmap for Semiconductors. Semiconductor Industry Association.
Naveed A. Sherwani, Algorithms for VLSI Physcial Design Automation, Kluwer Academic Publishers, Norwell, MA, 1998
Jinjun Xiong , Lei He, Full-chip routing optimization with RLC crosstalk budgeting, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.23 n.3, p.366-377, November 2006[doi>10.1109/TCAD.2004.823347]
T. Xue , E. S. Kuh , D. Wang, Post global routing crosstalk synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.16 n.12, p.1418-1430, November 2006[doi>10.1109/43.664224]
Joon-Seo Yim , Chong-Min Kyung, Reducing cross-coupling among interconnect wires in deep-submicron datapath design, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.485-490, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.309984]
