INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_003/project_1/project_1.srcs/sources_1/new/gate_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gate_level
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_003/project_1/project_1.srcs/sim_1/new/gate_level_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gate_level_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/itzzinfinity/Cozy Drive/100daysofRTL/day_003/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
