Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Sep 26 17:41:52 2024
| Host         : cma-81nh running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file gcd_top_timing_summary_routed.rpt -pb gcd_top_timing_summary_routed.pb -rpx gcd_top_timing_summary_routed.rpx -warn_on_violation
| Design       : gcd_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (18)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.276        0.000                      0                   95        0.180        0.000                      0                   95        4.500        0.000                       0                    61  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.276        0.000                      0                   95        0.180        0.000                      0                   95        4.500        0.000                       0                    61  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.276ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.276ns  (required time - arrival time)
  Source:                 u1/sw_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.677ns  (logic 1.963ns (41.973%)  route 2.714ns (58.027%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.720     5.323    u1/CLK
    SLICE_X2Y86          FDCE                                         r  u1/sw_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  u1/sw_reg2_reg/Q
                         net (fo=42, routed)          0.855     6.696    u1/sw_reg2
    SLICE_X7Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.820 r  u1/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.820    u1/minusOp_carry_i_4_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.352 r  u1/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.352    u1/minusOp_carry_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.591 r  u1/minusOp_carry__0/O[2]
                         net (fo=1, routed)           0.950     8.541    u1/q_next[6]
    SLICE_X5Y88          LUT4 (Prop_lut4_I1_O)        0.302     8.843 r  u1/FSM_sequential_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.403     9.246    u1/FSM_sequential_state_reg[1]_i_6_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.370 r  u1/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=2, routed)           0.505     9.875    u1/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I1_O)        0.124     9.999 r  u1/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.999    u1/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X4Y88          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600    15.023    u1/CLK
    SLICE_X4Y88          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)        0.029    15.275    u1/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.999    
  -------------------------------------------------------------------
                         slack                                  5.276    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 u1/sw_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 1.989ns (42.294%)  route 2.714ns (57.706%))
  Logic Levels:           6  (CARRY4=2 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.720     5.323    u1/CLK
    SLICE_X2Y86          FDCE                                         r  u1/sw_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.518     5.841 r  u1/sw_reg2_reg/Q
                         net (fo=42, routed)          0.855     6.696    u1/sw_reg2
    SLICE_X7Y86          LUT4 (Prop_lut4_I2_O)        0.124     6.820 r  u1/minusOp_carry_i_4/O
                         net (fo=1, routed)           0.000     6.820    u1/minusOp_carry_i_4_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.352 r  u1/minusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.352    u1/minusOp_carry_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.591 r  u1/minusOp_carry__0/O[2]
                         net (fo=1, routed)           0.950     8.541    u1/q_next[6]
    SLICE_X5Y88          LUT4 (Prop_lut4_I1_O)        0.302     8.843 r  u1/FSM_sequential_state_reg[1]_i_6/O
                         net (fo=1, routed)           0.403     9.246    u1/FSM_sequential_state_reg[1]_i_6_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I5_O)        0.124     9.370 r  u1/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=2, routed)           0.505     9.875    u1/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X4Y88          LUT5 (Prop_lut5_I1_O)        0.150    10.025 r  u1/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.025    u1/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X4Y88          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600    15.023    u1/CLK
    SLICE_X4Y88          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X4Y88          FDCE (Setup_fdce_C_D)        0.075    15.321    u1/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                         -10.025    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.617ns  (required time - arrival time)
  Source:                 u2/reg_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.076ns (24.804%)  route 3.262ns (75.196%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.718     5.321    u2/CLK
    SLICE_X0Y84          FDCE                                         r  u2/reg_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 f  u2/reg_a_reg[8]/Q
                         net (fo=8, routed)           1.007     6.784    u2/reg_a_reg_n_0_[8]
    SLICE_X4Y83          LUT4 (Prop_lut4_I0_O)        0.124     6.908 f  u2/reg_a[15]_i_6/O
                         net (fo=1, routed)           0.444     7.352    u2/reg_a[15]_i_6_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.124     7.476 f  u2/reg_a[15]_i_5/O
                         net (fo=1, routed)           0.440     7.915    u2/reg_a[15]_i_5_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.039 r  u2/reg_a[15]_i_3/O
                         net (fo=2, routed)           0.620     8.659    u2/reg_a[15]_i_3_n_0
    SLICE_X6Y84          LUT2 (Prop_lut2_I0_O)        0.124     8.783 f  u2/FSM_sequential_state[3]_i_3/O
                         net (fo=4, routed)           0.752     9.535    u2/FSM_sequential_state[3]_i_3_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I0_O)        0.124     9.659 r  u2/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.659    u2/FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.598    15.021    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.031    15.275    u2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.659    
  -------------------------------------------------------------------
                         slack                                  5.617    

Slack (MET) :             5.818ns  (required time - arrival time)
  Source:                 u2/reg_b_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/FSM_sequential_state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 1.875ns (45.327%)  route 2.262ns (54.673%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.718     5.321    u2/CLK
    SLICE_X3Y84          FDCE                                         r  u2/reg_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.419     5.740 r  u2/reg_b_reg[3]/Q
                         net (fo=8, routed)           1.239     6.979    u2/reg_b_reg_n_0_[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.296     7.275 r  u2/next_state1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.275    u2/next_state1_carry_i_3_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.825 r  u2/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.825    u2/next_state1_carry_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.982 f  u2/next_state1_carry__0/CO[1]
                         net (fo=2, routed)           0.592     8.574    u2/next_state1_carry__0_n_2
    SLICE_X6Y85          LUT2 (Prop_lut2_I1_O)        0.329     8.903 f  u2/FSM_sequential_state[3]_i_4/O
                         net (fo=3, routed)           0.431     9.333    u2/FSM_sequential_state[3]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I5_O)        0.124     9.457 r  u2/FSM_sequential_state[3]_i_2/O
                         net (fo=1, routed)           0.000     9.457    u2/FSM_sequential_state[3]_i_2_n_0
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.598    15.021    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[3]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.031    15.275    u2/FSM_sequential_state_reg[3]
  -------------------------------------------------------------------
                         required time                         15.275    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  5.818    

Slack (MET) :             5.820ns  (required time - arrival time)
  Source:                 u2/reg_b_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/FSM_sequential_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.133ns  (logic 1.875ns (45.371%)  route 2.258ns (54.629%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.718     5.321    u2/CLK
    SLICE_X3Y84          FDCE                                         r  u2/reg_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.419     5.740 r  u2/reg_b_reg[3]/Q
                         net (fo=8, routed)           1.239     6.979    u2/reg_b_reg_n_0_[3]
    SLICE_X3Y82          LUT6 (Prop_lut6_I5_O)        0.296     7.275 r  u2/next_state1_carry_i_3/O
                         net (fo=1, routed)           0.000     7.275    u2/next_state1_carry_i_3_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.825 r  u2/next_state1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.825    u2/next_state1_carry_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.982 r  u2/next_state1_carry__0/CO[1]
                         net (fo=2, routed)           0.592     8.574    u2/next_state1_carry__0_n_2
    SLICE_X6Y85          LUT2 (Prop_lut2_I1_O)        0.329     8.903 r  u2/FSM_sequential_state[3]_i_4/O
                         net (fo=3, routed)           0.427     9.329    u2/FSM_sequential_state[3]_i_4_n_0
    SLICE_X5Y86          LUT6 (Prop_lut6_I2_O)        0.124     9.453 r  u2/FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     9.453    u2/FSM_sequential_state[2]_i_1_n_0
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.598    15.021    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[2]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDCE (Setup_fdce_C_D)        0.029    15.273    u2/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  5.820    

Slack (MET) :             5.978ns  (required time - arrival time)
  Source:                 u2/reg_b_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_b_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.039ns  (logic 1.938ns (47.982%)  route 2.101ns (52.018%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.718     5.321    u2/CLK
    SLICE_X2Y84          FDCE                                         r  u2/reg_b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.478     5.799 r  u2/reg_b_reg[6]/Q
                         net (fo=8, routed)           1.140     6.939    u2/reg_b_reg_n_0_[6]
    SLICE_X4Y85          LUT2 (Prop_lut2_I0_O)        0.301     7.240 r  u2/next_reg_b0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.240    u2/next_reg_b0_carry__0_i_2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.638 r  u2/next_reg_b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.638    u2/next_reg_b0_carry__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.752 r  u2/next_reg_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.752    u2/next_reg_b0_carry__1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.065 r  u2/next_reg_b0_carry__2/O[3]
                         net (fo=1, routed)           0.961     9.026    u2/in8[15]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.334     9.360 r  u2/reg_b[15]_i_2/O
                         net (fo=1, routed)           0.000     9.360    u2/next_reg_b[15]
    SLICE_X3Y85          FDCE                                         r  u2/reg_b_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600    15.023    u2/CLK
    SLICE_X3Y85          FDCE                                         r  u2/reg_b_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.075    15.337    u2/reg_b_reg[15]
  -------------------------------------------------------------------
                         required time                         15.337    
                         arrival time                          -9.360    
  -------------------------------------------------------------------
                         slack                                  5.978    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 u2/reg_b_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_a_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.980ns  (logic 2.170ns (54.522%)  route 1.810ns (45.478%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.718     5.321    u2/CLK
    SLICE_X2Y84          FDCE                                         r  u2/reg_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.478     5.799 r  u2/reg_b_reg[1]/Q
                         net (fo=8, routed)           1.151     6.950    u2/reg_b_reg_n_0_[1]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.295     7.245 r  u2/next_reg_a0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.245    u2/next_reg_a0_carry_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.795 r  u2/next_reg_a0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.795    u2/next_reg_a0_carry_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  u2/next_reg_a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.909    u2/next_reg_a0_carry__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  u2/next_reg_a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.023    u2/next_reg_a0_carry__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.336 r  u2/next_reg_a0_carry__2/O[3]
                         net (fo=1, routed)           0.659     8.995    u2/in10[15]
    SLICE_X0Y85          LUT5 (Prop_lut5_I0_O)        0.306     9.301 r  u2/reg_a[15]_i_2/O
                         net (fo=1, routed)           0.000     9.301    u2/reg_a[15]_i_2_n_0
    SLICE_X0Y85          FDCE                                         r  u2/reg_a_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600    15.023    u2/CLK
    SLICE_X0Y85          FDCE                                         r  u2/reg_a_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDCE (Setup_fdce_C_D)        0.029    15.291    u2/reg_a_reg[15]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.301    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             5.997ns  (required time - arrival time)
  Source:                 u2/reg_b_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_a_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.022ns  (logic 2.072ns (51.522%)  route 1.950ns (48.478%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.718     5.321    u2/CLK
    SLICE_X2Y84          FDCE                                         r  u2/reg_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.478     5.799 r  u2/reg_b_reg[1]/Q
                         net (fo=8, routed)           1.151     6.950    u2/reg_b_reg_n_0_[1]
    SLICE_X1Y82          LUT2 (Prop_lut2_I1_O)        0.295     7.245 r  u2/next_reg_a0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.245    u2/next_reg_a0_carry_i_3_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.795 r  u2/next_reg_a0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.795    u2/next_reg_a0_carry_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.909 r  u2/next_reg_a0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.909    u2/next_reg_a0_carry__0_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.023 r  u2/next_reg_a0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.023    u2/next_reg_a0_carry__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.245 r  u2/next_reg_a0_carry__2/O[0]
                         net (fo=1, routed)           0.799     9.043    u2/in10[12]
    SLICE_X2Y85          LUT5 (Prop_lut5_I0_O)        0.299     9.342 r  u2/reg_a[12]_i_1/O
                         net (fo=1, routed)           0.000     9.342    u2/reg_a[12]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  u2/reg_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600    15.023    u2/CLK
    SLICE_X2Y85          FDCE                                         r  u2/reg_a_reg[12]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y85          FDCE (Setup_fdce_C_D)        0.077    15.339    u2/reg_a_reg[12]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  5.997    

Slack (MET) :             6.015ns  (required time - arrival time)
  Source:                 u2/reg_b_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_b_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.955ns  (logic 1.928ns (48.746%)  route 2.027ns (51.254%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.718     5.321    u2/CLK
    SLICE_X2Y84          FDCE                                         r  u2/reg_b_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.478     5.799 r  u2/reg_b_reg[6]/Q
                         net (fo=8, routed)           1.140     6.939    u2/reg_b_reg_n_0_[6]
    SLICE_X4Y85          LUT2 (Prop_lut2_I0_O)        0.301     7.240 r  u2/next_reg_b0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     7.240    u2/next_reg_b0_carry__0_i_2_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.638 r  u2/next_reg_b0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.638    u2/next_reg_b0_carry__0_n_0
    SLICE_X4Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.752 r  u2/next_reg_b0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.752    u2/next_reg_b0_carry__1_n_0
    SLICE_X4Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.086 r  u2/next_reg_b0_carry__2/O[1]
                         net (fo=1, routed)           0.887     8.973    u2/in8[13]
    SLICE_X3Y85          LUT3 (Prop_lut3_I0_O)        0.303     9.276 r  u2/reg_b[13]_i_1/O
                         net (fo=1, routed)           0.000     9.276    u2/next_reg_b[13]
    SLICE_X3Y85          FDCE                                         r  u2/reg_b_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600    15.023    u2/CLK
    SLICE_X3Y85          FDCE                                         r  u2/reg_b_reg[13]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDCE (Setup_fdce_C_D)        0.029    15.291    u2/reg_b_reg[13]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.276    
  -------------------------------------------------------------------
                         slack                                  6.015    

Slack (MET) :             6.051ns  (required time - arrival time)
  Source:                 u2/reg_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_a_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.686ns  (logic 0.952ns (25.830%)  route 2.734ns (74.170%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.321ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.718     5.321    u2/CLK
    SLICE_X0Y84          FDCE                                         r  u2/reg_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.456     5.777 f  u2/reg_a_reg[8]/Q
                         net (fo=8, routed)           1.007     6.784    u2/reg_a_reg_n_0_[8]
    SLICE_X4Y83          LUT4 (Prop_lut4_I0_O)        0.124     6.908 f  u2/reg_a[15]_i_6/O
                         net (fo=1, routed)           0.444     7.352    u2/reg_a[15]_i_6_n_0
    SLICE_X4Y83          LUT5 (Prop_lut5_I4_O)        0.124     7.476 f  u2/reg_a[15]_i_5/O
                         net (fo=1, routed)           0.440     7.915    u2/reg_a[15]_i_5_n_0
    SLICE_X3Y84          LUT6 (Prop_lut6_I5_O)        0.124     8.039 r  u2/reg_a[15]_i_3/O
                         net (fo=2, routed)           0.316     8.355    u2/reg_a[15]_i_3_n_0
    SLICE_X6Y84          LUT5 (Prop_lut5_I0_O)        0.124     8.479 r  u2/reg_a[15]_i_1/O
                         net (fo=16, routed)          0.527     9.006    u2/next_reg_a
    SLICE_X0Y85          FDCE                                         r  u2/reg_a_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600    15.023    u2/CLK
    SLICE_X0Y85          FDCE                                         r  u2/reg_a_reg[15]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y85          FDCE (Setup_fdce_C_CE)      -0.205    15.057    u2/reg_a_reg[15]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -9.006    
  -------------------------------------------------------------------
                         slack                                  6.051    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u2/reg_b_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_a_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.305%)  route 0.128ns (40.695%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u2/CLK
    SLICE_X3Y85          FDCE                                         r  u2/reg_b_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u2/reg_b_reg[13]/Q
                         net (fo=8, routed)           0.128     1.788    u2/reg_b_reg_n_0_[13]
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.045     1.833 r  u2/reg_a[13]_i_1/O
                         net (fo=1, routed)           0.000     1.833    u2/reg_a[13]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  u2/reg_a_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    u2/CLK
    SLICE_X2Y85          FDCE                                         r  u2/reg_a_reg[13]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.121     1.653    u2/reg_a_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 u2/reg_b_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_a_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.288%)  route 0.144ns (43.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u2/CLK
    SLICE_X3Y86          FDCE                                         r  u2/reg_b_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u2/reg_b_reg[12]/Q
                         net (fo=8, routed)           0.144     1.805    u2/reg_b_reg_n_0_[12]
    SLICE_X2Y85          LUT5 (Prop_lut5_I2_O)        0.045     1.850 r  u2/reg_a[12]_i_1/O
                         net (fo=1, routed)           0.000     1.850    u2/reg_a[12]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  u2/reg_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    u2/CLK
    SLICE_X2Y85          FDCE                                         r  u2/reg_a_reg[12]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.120     1.654    u2/reg_a_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 u2/reg_b_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_a_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.227ns (63.240%)  route 0.132ns (36.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u2/CLK
    SLICE_X3Y84          FDCE                                         r  u2/reg_b_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.128     1.647 r  u2/reg_b_reg[9]/Q
                         net (fo=8, routed)           0.132     1.779    u2/reg_b_reg_n_0_[9]
    SLICE_X0Y84          LUT5 (Prop_lut5_I2_O)        0.099     1.878 r  u2/reg_a[9]_i_1/O
                         net (fo=1, routed)           0.000     1.878    u2/reg_a[9]_i_1_n_0
    SLICE_X0Y84          FDCE                                         r  u2/reg_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.871     2.036    u2/CLK
    SLICE_X0Y84          FDCE                                         r  u2/reg_a_reg[9]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X0Y84          FDCE (Hold_fdce_C_D)         0.092     1.625    u2/reg_a_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u2/reg_b_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_a_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.828%)  route 0.202ns (49.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u2/CLK
    SLICE_X2Y84          FDCE                                         r  u2/reg_b_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  u2/reg_b_reg[0]/Q
                         net (fo=8, routed)           0.202     1.886    u2/reg_b_reg_n_0_[0]
    SLICE_X2Y82          LUT5 (Prop_lut5_I2_O)        0.045     1.931 r  u2/reg_a[0]_i_1/O
                         net (fo=1, routed)           0.000     1.931    u2/reg_a[0]_i_1_n_0
    SLICE_X2Y82          FDCE                                         r  u2/reg_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.869     2.034    u2/CLK
    SLICE_X2Y82          FDCE                                         r  u2/reg_a_reg[0]/C
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y82          FDCE (Hold_fdce_C_D)         0.121     1.652    u2/reg_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 u2/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_b_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.190ns (44.679%)  route 0.235ns (55.321%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.599     1.518    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  u2/FSM_sequential_state_reg[3]/Q
                         net (fo=40, routed)          0.235     1.895    u2/state[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.049     1.944 r  u2/reg_b[8]_i_1/O
                         net (fo=1, routed)           0.000     1.944    u2/next_reg_b[8]
    SLICE_X3Y86          FDCE                                         r  u2/reg_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    u2/CLK
    SLICE_X3Y86          FDCE                                         r  u2/reg_b_reg[8]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.107     1.664    u2/reg_b_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 u2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.519%)  route 0.190ns (50.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.599     1.518    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  u2/FSM_sequential_state_reg[1]/Q
                         net (fo=40, routed)          0.190     1.849    u2/state[1]
    SLICE_X5Y86          LUT6 (Prop_lut6_I4_O)        0.045     1.894 r  u2/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.894    u2/FSM_sequential_state[1]_i_1_n_0
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.869     2.034    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X5Y86          FDCE (Hold_fdce_C_D)         0.092     1.610    u2/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 u2/reg_b_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_a_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.424%)  route 0.233ns (55.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u2/CLK
    SLICE_X3Y85          FDCE                                         r  u2/reg_b_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u2/reg_b_reg[5]/Q
                         net (fo=8, routed)           0.233     1.893    u2/reg_b_reg_n_0_[5]
    SLICE_X2Y83          LUT5 (Prop_lut5_I2_O)        0.045     1.938 r  u2/reg_a[5]_i_1/O
                         net (fo=1, routed)           0.000     1.938    u2/reg_a[5]_i_1_n_0
    SLICE_X2Y83          FDCE                                         r  u2/reg_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.870     2.035    u2/CLK
    SLICE_X2Y83          FDCE                                         r  u2/reg_a_reg[5]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y83          FDCE (Hold_fdce_C_D)         0.120     1.652    u2/reg_a_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 u1/q_reg_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/q_reg_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.602     1.521    u1/CLK
    SLICE_X6Y90          FDCE                                         r  u1/q_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.164     1.685 r  u1/q_reg_reg[19]/Q
                         net (fo=2, routed)           0.148     1.834    u1/q_reg_reg[19]
    SLICE_X6Y90          LUT4 (Prop_lut4_I3_O)        0.045     1.879 r  u1/q_reg[16]_i_5/O
                         net (fo=1, routed)           0.000     1.879    u1/q_reg[16]_i_5_n_0
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.943 r  u1/q_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.943    u1/q_reg_reg[16]_i_1_n_4
    SLICE_X6Y90          FDCE                                         r  u1/q_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.873     2.038    u1/CLK
    SLICE_X6Y90          FDCE                                         r  u1/q_reg_reg[19]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y90          FDCE (Hold_fdce_C_D)         0.134     1.655    u1/q_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u1/sw_reg2_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.212ns (48.939%)  route 0.221ns (51.061%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u1/CLK
    SLICE_X2Y86          FDCE                                         r  u1/sw_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y86          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  u1/sw_reg2_reg/Q
                         net (fo=42, routed)          0.221     1.905    u1/sw_reg2
    SLICE_X4Y88          LUT5 (Prop_lut5_I3_O)        0.048     1.953 r  u1/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.953    u1/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X4Y88          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    u1/CLK
    SLICE_X4Y88          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X4Y88          FDCE (Hold_fdce_C_D)         0.107     1.664    u1/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u2/FSM_sequential_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/reg_b_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.186ns (44.154%)  route 0.235ns (55.846%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.599     1.518    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  u2/FSM_sequential_state_reg[3]/Q
                         net (fo=40, routed)          0.235     1.895    u2/state[3]
    SLICE_X3Y86          LUT3 (Prop_lut3_I1_O)        0.045     1.940 r  u2/reg_b[10]_i_1/O
                         net (fo=1, routed)           0.000     1.940    u2/next_reg_b[10]
    SLICE_X3Y86          FDCE                                         r  u2/reg_b_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    u2/CLK
    SLICE_X3Y86          FDCE                                         r  u2/reg_b_reg[10]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y86          FDCE (Hold_fdce_C_D)         0.092     1.649    u2/reg_b_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.290    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     u1/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y88     u1/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y86     u1/q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     u1/q_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y88     u1/q_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89     u1/q_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89     u1/q_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89     u1/q_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y89     u1/q_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     u1/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     u1/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     u1/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     u1/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     u1/q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     u1/q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     u1/q_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     u1/q_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     u1/q_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     u1/q_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     u1/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     u1/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     u1/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y88     u1/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     u1/q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y86     u1/q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     u1/q_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     u1/q_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     u1/q_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y88     u1/q_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AB[8]
                            (input port)
  Destination:            C[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.381ns  (logic 5.169ns (41.746%)  route 7.212ns (58.254%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  AB[8] (IN)
                         net (fo=0)                   0.000     0.000    AB[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  AB_IBUF[8]_inst/O
                         net (fo=3, routed)           5.058     6.555    u2/AB_IBUF[8]
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     6.679 r  u2/C_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.155     8.834    C_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    12.381 r  C_OBUF[8]_inst/O
                         net (fo=0)                   0.000    12.381    C[8]
    V16                                                               r  C[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[9]
                            (input port)
  Destination:            C[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.941ns  (logic 5.160ns (43.216%)  route 6.780ns (56.784%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  AB[9] (IN)
                         net (fo=0)                   0.000     0.000    AB[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  AB_IBUF[9]_inst/O
                         net (fo=3, routed)           4.821     6.303    u2/AB_IBUF[9]
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     6.427 r  u2/C_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.959     8.386    C_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         3.554    11.941 r  C_OBUF[9]_inst/O
                         net (fo=0)                   0.000    11.941    C[9]
    T15                                                               r  C[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[12]
                            (input port)
  Destination:            C[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.395ns  (logic 5.142ns (45.127%)  route 6.253ns (54.873%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  AB[12] (IN)
                         net (fo=0)                   0.000     0.000    AB[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  AB_IBUF[12]_inst/O
                         net (fo=3, routed)           3.949     5.416    u2/AB_IBUF[12]
    SLICE_X2Y85          LUT6 (Prop_lut6_I5_O)        0.124     5.540 r  u2/C_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           2.304     7.844    C_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         3.552    11.395 r  C_OBUF[12]_inst/O
                         net (fo=0)                   0.000    11.395    C[12]
    V15                                                               r  C[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[14]
                            (input port)
  Destination:            C[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.773ns  (logic 5.204ns (53.250%)  route 4.569ns (46.750%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  AB[14] (IN)
                         net (fo=0)                   0.000     0.000    AB[14]
    U11                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  AB_IBUF[14]_inst/O
                         net (fo=3, routed)           2.058     3.568    u2/AB_IBUF[14]
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     3.692 r  u2/C_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.511     6.203    C_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570     9.773 r  C_OBUF[14]_inst/O
                         net (fo=0)                   0.000     9.773    C[14]
    V12                                                               r  C[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[13]
                            (input port)
  Destination:            C[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.728ns  (logic 5.202ns (53.470%)  route 4.526ns (46.530%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  AB[13] (IN)
                         net (fo=0)                   0.000     0.000    AB[13]
    U12                  IBUF (Prop_ibuf_I_O)         1.523     1.523 r  AB_IBUF[13]_inst/O
                         net (fo=3, routed)           1.965     3.489    u2/AB_IBUF[13]
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     3.613 r  u2/C_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.561     6.174    C_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554     9.728 r  C_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.728    C[13]
    V14                                                               r  C[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[15]
                            (input port)
  Destination:            C[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.471ns  (logic 5.217ns (55.083%)  route 4.254ns (44.917%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  AB[15] (IN)
                         net (fo=0)                   0.000     0.000    AB[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  AB_IBUF[15]_inst/O
                         net (fo=3, routed)           1.894     3.418    u2/AB_IBUF[15]
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     3.542 r  u2/C_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.360     5.902    C_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569     9.471 r  C_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.471    C[15]
    V11                                                               r  C[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[10]
                            (input port)
  Destination:            C[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.368ns  (logic 5.159ns (55.065%)  route 4.210ns (44.935%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  AB[10] (IN)
                         net (fo=0)                   0.000     0.000    AB[10]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  AB_IBUF[10]_inst/O
                         net (fo=3, routed)           1.529     3.011    u2/AB_IBUF[10]
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.124     3.135 r  u2/C_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.681     5.816    C_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552     9.368 r  C_OBUF[10]_inst/O
                         net (fo=0)                   0.000     9.368    C[10]
    U14                                                               r  C[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[11]
                            (input port)
  Destination:            C[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.261ns  (logic 5.157ns (55.687%)  route 4.104ns (44.313%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  AB[11] (IN)
                         net (fo=0)                   0.000     0.000    AB[11]
    T13                  IBUF (Prop_ibuf_I_O)         1.502     1.502 r  AB_IBUF[11]_inst/O
                         net (fo=3, routed)           1.996     3.498    u2/AB_IBUF[11]
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.124     3.622 r  u2/C_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.108     5.730    C_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531     9.261 r  C_OBUF[11]_inst/O
                         net (fo=0)                   0.000     9.261    C[11]
    T16                                                               r  C[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[7]
                            (input port)
  Destination:            C[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.108ns  (logic 5.187ns (56.954%)  route 3.920ns (43.046%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  AB[7] (IN)
                         net (fo=0)                   0.000     0.000    AB[7]
    R13                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  AB_IBUF[7]_inst/O
                         net (fo=3, routed)           1.466     2.974    u2/AB_IBUF[7]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     3.098 r  u2/C_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.455     5.552    C_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555     9.108 r  C_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.108    C[7]
    U16                                                               r  C[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[6]
                            (input port)
  Destination:            C[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.100ns  (logic 5.173ns (56.848%)  route 3.927ns (43.152%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  AB[6] (IN)
                         net (fo=0)                   0.000     0.000    AB[6]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  AB_IBUF[6]_inst/O
                         net (fo=3, routed)           1.764     3.258    u2/AB_IBUF[6]
    SLICE_X1Y81          LUT6 (Prop_lut6_I5_O)        0.124     3.382 r  u2/C_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.163     5.545    C_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555     9.100 r  C_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.100    C[6]
    U17                                                               r  C[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AB[3]
                            (input port)
  Destination:            C[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.567ns  (logic 1.541ns (60.037%)  route 1.026ns (39.963%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  AB[3] (IN)
                         net (fo=0)                   0.000     0.000    AB[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  AB_IBUF[3]_inst/O
                         net (fo=3, routed)           0.681     0.926    u2/AB_IBUF[3]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.045     0.971 r  u2/C_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.345     1.316    C_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     2.567 r  C_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.567    C[3]
    N14                                                               r  C[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[4]
                            (input port)
  Destination:            C[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.613ns  (logic 1.558ns (59.609%)  route 1.055ns (40.391%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  AB[4] (IN)
                         net (fo=0)                   0.000     0.000    AB[4]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  AB_IBUF[4]_inst/O
                         net (fo=3, routed)           0.711     0.971    u2/AB_IBUF[4]
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.045     1.016 r  u2/C_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.345     1.361    C_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     2.613 r  C_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.613    C[4]
    R18                                                               r  C[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[2]
                            (input port)
  Destination:            C[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.631ns  (logic 1.551ns (58.961%)  route 1.080ns (41.039%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  AB[2] (IN)
                         net (fo=0)                   0.000     0.000    AB[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  AB_IBUF[2]_inst/O
                         net (fo=3, routed)           0.381     0.634    u2/AB_IBUF[2]
    SLICE_X0Y85          LUT6 (Prop_lut6_I5_O)        0.045     0.679 r  u2/C_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.698     1.378    C_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     2.631 r  C_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.631    C[2]
    J13                                                               r  C[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[5]
                            (input port)
  Destination:            C[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.563ns (58.966%)  route 1.087ns (41.034%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  AB[5] (IN)
                         net (fo=0)                   0.000     0.000    AB[5]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  AB_IBUF[5]_inst/O
                         net (fo=3, routed)           0.406     0.671    u2/AB_IBUF[5]
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.045     0.716 r  u2/C_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.682     1.397    C_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.252     2.650 r  C_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.650    C[5]
    V17                                                               r  C[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[1]
                            (input port)
  Destination:            C[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.718ns  (logic 1.529ns (56.247%)  route 1.189ns (43.753%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  AB[1] (IN)
                         net (fo=0)                   0.000     0.000    AB[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  AB_IBUF[1]_inst/O
                         net (fo=3, routed)           0.607     0.854    u2/AB_IBUF[1]
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.045     0.899 r  u2/C_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.582     1.481    C_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     2.718 r  C_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.718    C[1]
    K15                                                               r  C[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[0]
                            (input port)
  Destination:            C[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.772ns  (logic 1.512ns (54.543%)  route 1.260ns (45.457%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  AB[0] (IN)
                         net (fo=0)                   0.000     0.000    AB[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  AB_IBUF[0]_inst/O
                         net (fo=3, routed)           0.686     0.932    u2/AB_IBUF[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I5_O)        0.045     0.977 r  u2/C_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.574     1.550    C_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     2.772 r  C_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.772    C[0]
    H17                                                               r  C[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[6]
                            (input port)
  Destination:            C[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.826ns  (logic 1.562ns (55.283%)  route 1.264ns (44.717%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  AB[6] (IN)
                         net (fo=0)                   0.000     0.000    AB[6]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  AB_IBUF[6]_inst/O
                         net (fo=3, routed)           0.712     0.973    u2/AB_IBUF[6]
    SLICE_X1Y81          LUT6 (Prop_lut6_I5_O)        0.045     1.018 r  u2/C_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.552     1.571    C_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     2.826 r  C_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.826    C[6]
    U17                                                               r  C[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[7]
                            (input port)
  Destination:            C[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.831ns  (logic 1.576ns (55.687%)  route 1.254ns (44.313%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  AB[7] (IN)
                         net (fo=0)                   0.000     0.000    AB[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  AB_IBUF[7]_inst/O
                         net (fo=3, routed)           0.573     0.848    u2/AB_IBUF[7]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.045     0.893 r  u2/C_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.682     1.575    C_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         1.256     2.831 r  C_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.831    C[7]
    U16                                                               r  C[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[11]
                            (input port)
  Destination:            C[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.869ns  (logic 1.547ns (53.920%)  route 1.322ns (46.080%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  AB[11] (IN)
                         net (fo=0)                   0.000     0.000    AB[11]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  AB_IBUF[11]_inst/O
                         net (fo=3, routed)           0.786     1.056    u2/AB_IBUF[11]
    SLICE_X0Y82          LUT6 (Prop_lut6_I5_O)        0.045     1.101 r  u2/C_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.536     1.637    C_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     2.869 r  C_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.869    C[11]
    T16                                                               r  C[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 AB[10]
                            (input port)
  Destination:            C[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.941ns  (logic 1.548ns (52.643%)  route 1.393ns (47.357%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  AB[10] (IN)
                         net (fo=0)                   0.000     0.000    AB[10]
    R16                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  AB_IBUF[10]_inst/O
                         net (fo=3, routed)           0.628     0.878    u2/AB_IBUF[10]
    SLICE_X0Y81          LUT6 (Prop_lut6_I5_O)        0.045     0.923 r  u2/C_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.765     1.687    C_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     2.941 r  C_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.941    C[10]
    U14                                                               r  C[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.754ns  (logic 4.132ns (47.204%)  route 4.622ns (52.796%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.719     5.322    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  u2/FSM_sequential_state_reg[1]/Q
                         net (fo=40, routed)          1.941     7.719    u2/state[1]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.843 r  u2/C_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.681    10.524    C_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         3.552    14.076 r  C_OBUF[10]_inst/O
                         net (fo=0)                   0.000    14.076    C[10]
    U14                                                               r  C[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.453ns  (logic 4.134ns (48.907%)  route 4.319ns (51.093%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.719     5.322    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  u2/FSM_sequential_state_reg[1]/Q
                         net (fo=40, routed)          1.758     7.536    u2/state[1]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.660 r  u2/C_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           2.561    10.221    C_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         3.554    13.775 r  C_OBUF[13]_inst/O
                         net (fo=0)                   0.000    13.775    C[13]
    V14                                                               r  C[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.443ns  (logic 4.149ns (49.139%)  route 4.294ns (50.861%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.719     5.322    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  u2/FSM_sequential_state_reg[1]/Q
                         net (fo=40, routed)          1.934     7.712    u2/state[1]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.836 r  u2/C_OBUF[15]_inst_i_1/O
                         net (fo=1, routed)           2.360    10.196    C_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         3.569    13.765 r  C_OBUF[15]_inst/O
                         net (fo=0)                   0.000    13.765    C[15]
    V11                                                               r  C[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.230ns  (logic 4.135ns (50.241%)  route 4.095ns (49.759%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.719     5.322    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  u2/FSM_sequential_state_reg[1]/Q
                         net (fo=40, routed)          1.932     7.710    u2/state[1]
    SLICE_X1Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.834 r  u2/C_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.163     9.997    C_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         3.555    13.552 r  C_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.552    C[6]
    U17                                                               r  C[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.051ns  (logic 4.128ns (51.266%)  route 3.924ns (48.734%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.719     5.322    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  u2/FSM_sequential_state_reg[1]/Q
                         net (fo=40, routed)          1.769     7.547    u2/state[1]
    SLICE_X0Y81          LUT6 (Prop_lut6_I3_O)        0.124     7.671 r  u2/C_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           2.155     9.825    C_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         3.548    13.373 r  C_OBUF[8]_inst/O
                         net (fo=0)                   0.000    13.373    C[8]
    V16                                                               r  C[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.032ns  (logic 4.150ns (51.671%)  route 3.882ns (48.329%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.719     5.322    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  u2/FSM_sequential_state_reg[1]/Q
                         net (fo=40, routed)          1.371     7.148    u2/state[1]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.272 r  u2/C_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           2.511     9.784    C_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         3.570    13.354 r  C_OBUF[14]_inst/O
                         net (fo=0)                   0.000    13.354    C[14]
    V12                                                               r  C[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.032ns  (logic 4.197ns (52.259%)  route 3.834ns (47.741%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.719     5.322    u2/CLK
    SLICE_X6Y85          FDPE                                         r  u2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDPE (Prop_fdpe_C_Q)         0.518     5.840 r  u2/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          1.380     7.219    u2/state[0]
    SLICE_X0Y83          LUT6 (Prop_lut6_I1_O)        0.124     7.343 r  u2/C_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.455     9.798    C_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.555    13.353 r  C_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.353    C[7]
    U16                                                               r  C[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.986ns  (logic 4.133ns (51.751%)  route 3.853ns (48.249%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.719     5.322    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  u2/FSM_sequential_state_reg[2]/Q
                         net (fo=40, routed)          1.343     7.120    u2/state[2]
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.124     7.244 r  u2/C_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.510     9.755    C_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553    13.307 r  C_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.307    C[2]
    J13                                                               r  C[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.984ns  (logic 4.111ns (51.494%)  route 3.873ns (48.506%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.719     5.322    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  u2/FSM_sequential_state_reg[1]/Q
                         net (fo=40, routed)          1.765     7.543    u2/state[1]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.667 r  u2/C_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.108     9.775    C_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         3.531    13.306 r  C_OBUF[11]_inst/O
                         net (fo=0)                   0.000    13.306    C[11]
    T16                                                               r  C[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.952ns  (logic 4.132ns (51.956%)  route 3.821ns (48.044%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.719     5.322    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.456     5.778 r  u2/FSM_sequential_state_reg[1]/Q
                         net (fo=40, routed)          1.366     7.144    u2/state[1]
    SLICE_X0Y82          LUT6 (Prop_lut6_I3_O)        0.124     7.268 r  u2/C_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.455     9.722    C_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         3.552    13.274 r  C_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.274    C[5]
    V17                                                               r  C[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.044ns  (logic 1.438ns (70.366%)  route 0.606ns (29.634%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.599     1.518    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  u2/FSM_sequential_state_reg[2]/Q
                         net (fo=40, routed)          0.261     1.921    u2/state[2]
    SLICE_X0Y85          LUT6 (Prop_lut6_I2_O)        0.045     1.966 r  u2/C_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.310    C_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.252     3.562 r  C_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.562    C[4]
    R18                                                               r  C[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ack
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.454ns (69.840%)  route 0.628ns (30.160%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.599     1.518    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  u2/FSM_sequential_state_reg[2]/Q
                         net (fo=40, routed)          0.282     1.942    u2/state[2]
    SLICE_X3Y86          LUT5 (Prop_lut5_I0_O)        0.045     1.987 r  u2/ack_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.346     2.332    ack_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.268     3.600 r  ack_OBUF_inst/O
                         net (fo=0)                   0.000     3.600    ack
    R12                                                               r  ack (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.460ns (67.617%)  route 0.699ns (32.383%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.599     1.518    u2/CLK
    SLICE_X6Y85          FDPE                                         r  u2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDPE (Prop_fdpe_C_Q)         0.164     1.682 r  u2/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.355     2.037    u2/state[0]
    SLICE_X0Y83          LUT6 (Prop_lut6_I1_O)        0.045     2.082 r  u2/C_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.345     2.427    C_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     3.678 r  C_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.678    C[3]
    N14                                                               r  C[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/reg_a_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.418ns (64.895%)  route 0.767ns (35.105%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u2/CLK
    SLICE_X0Y84          FDCE                                         r  u2/reg_a_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u2/reg_a_reg[11]/Q
                         net (fo=8, routed)           0.232     1.892    u2/reg_a_reg_n_0_[11]
    SLICE_X0Y82          LUT6 (Prop_lut6_I0_O)        0.045     1.937 r  u2/C_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.536     2.473    C_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     3.705 r  C_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.705    C[11]
    T16                                                               r  C[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/reg_a_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.250ns  (logic 1.465ns (65.105%)  route 0.785ns (34.895%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.599     1.518    u2/CLK
    SLICE_X2Y83          FDCE                                         r  u2/reg_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  u2/reg_a_reg[6]/Q
                         net (fo=8, routed)           0.233     1.915    u2/reg_a_reg_n_0_[6]
    SLICE_X1Y81          LUT6 (Prop_lut6_I0_O)        0.045     1.960 r  u2/C_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.552     2.512    C_OBUF[6]
    U17                  OBUF (Prop_obuf_I_O)         1.256     3.768 r  C_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.768    C[6]
    U17                                                               r  C[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/reg_a_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.255ns  (logic 1.441ns (63.909%)  route 0.814ns (36.091%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u2/CLK
    SLICE_X0Y84          FDCE                                         r  u2/reg_a_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u2/reg_a_reg[9]/Q
                         net (fo=8, routed)           0.330     1.990    u2/reg_a_reg_n_0_[9]
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.045     2.035 r  u2/C_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.484     2.519    C_OBUF[9]
    T15                  OBUF (Prop_obuf_I_O)         1.255     3.774 r  C_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.774    C[9]
    T15                                                               r  C[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/reg_a_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.434ns (63.578%)  route 0.822ns (36.422%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u2/CLK
    SLICE_X0Y84          FDCE                                         r  u2/reg_a_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  u2/reg_a_reg[8]/Q
                         net (fo=8, routed)           0.260     1.920    u2/reg_a_reg_n_0_[8]
    SLICE_X0Y81          LUT6 (Prop_lut6_I0_O)        0.045     1.965 r  u2/C_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.562     2.527    C_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     3.775 r  C_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.775    C[8]
    V16                                                               r  C[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.290ns  (logic 1.430ns (62.469%)  route 0.859ns (37.531%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.599     1.518    u2/CLK
    SLICE_X6Y85          FDPE                                         r  u2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDPE (Prop_fdpe_C_Q)         0.164     1.682 r  u2/FSM_sequential_state_reg[0]/Q
                         net (fo=24, routed)          0.286     1.968    u2/state[0]
    SLICE_X0Y86          LUT6 (Prop_lut6_I1_O)        0.045     2.013 r  u2/C_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.574     2.587    C_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     3.808 r  C_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.808    C[0]
    H17                                                               r  C[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.291ns  (logic 1.422ns (62.087%)  route 0.868ns (37.913%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.599     1.518    u2/CLK
    SLICE_X5Y86          FDCE                                         r  u2/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  u2/FSM_sequential_state_reg[2]/Q
                         net (fo=40, routed)          0.286     1.946    u2/state[2]
    SLICE_X0Y86          LUT6 (Prop_lut6_I2_O)        0.045     1.991 r  u2/C_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.582     2.573    C_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     3.809 r  C_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.809    C[1]
    K15                                                               r  C[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/reg_a_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            C[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.461ns (63.318%)  route 0.847ns (36.682%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.600     1.519    u2/CLK
    SLICE_X2Y85          FDCE                                         r  u2/reg_a_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  u2/reg_a_reg[12]/Q
                         net (fo=8, routed)           0.240     1.923    u2/reg_a_reg_n_0_[12]
    SLICE_X2Y85          LUT6 (Prop_lut6_I0_O)        0.045     1.968 r  u2/C_OBUF[12]_inst_i_1/O
                         net (fo=1, routed)           0.607     2.575    C_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     3.827 r  C_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.827    C[12]
    V15                                                               r  C[12] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            93 Endpoints
Min Delay            93 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 AB[8]
                            (input port)
  Destination:            u2/reg_b_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.113ns  (logic 1.649ns (23.182%)  route 5.464ns (76.818%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  AB[8] (IN)
                         net (fo=0)                   0.000     0.000    AB[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  AB_IBUF[8]_inst/O
                         net (fo=3, routed)           5.464     6.961    u2/AB_IBUF[8]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.152     7.113 r  u2/reg_b[8]_i_1/O
                         net (fo=1, routed)           0.000     7.113    u2/next_reg_b[8]
    SLICE_X3Y86          FDCE                                         r  u2/reg_b_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600     5.023    u2/CLK
    SLICE_X3Y86          FDCE                                         r  u2/reg_b_reg[8]/C

Slack:                    inf
  Source:                 AB[8]
                            (input port)
  Destination:            u2/reg_a_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.972ns  (logic 1.621ns (23.251%)  route 5.351ns (76.749%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  AB[8] (IN)
                         net (fo=0)                   0.000     0.000    AB[8]
    T8                   IBUF (Prop_ibuf_I_O)         1.497     1.497 r  AB_IBUF[8]_inst/O
                         net (fo=3, routed)           5.351     6.848    u2/AB_IBUF[8]
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     6.972 r  u2/reg_a[8]_i_1/O
                         net (fo=1, routed)           0.000     6.972    u2/reg_a[8]_i_1_n_0
    SLICE_X0Y84          FDCE                                         r  u2/reg_a_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.599     5.022    u2/CLK
    SLICE_X0Y84          FDCE                                         r  u2/reg_a_reg[8]/C

Slack:                    inf
  Source:                 AB[9]
                            (input port)
  Destination:            u2/reg_a_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.441ns  (logic 1.606ns (24.934%)  route 4.835ns (75.066%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  AB[9] (IN)
                         net (fo=0)                   0.000     0.000    AB[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  AB_IBUF[9]_inst/O
                         net (fo=3, routed)           4.835     6.317    u2/AB_IBUF[9]
    SLICE_X0Y84          LUT5 (Prop_lut5_I4_O)        0.124     6.441 r  u2/reg_a[9]_i_1/O
                         net (fo=1, routed)           0.000     6.441    u2/reg_a[9]_i_1_n_0
    SLICE_X0Y84          FDCE                                         r  u2/reg_a_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.599     5.022    u2/CLK
    SLICE_X0Y84          FDCE                                         r  u2/reg_a_reg[9]/C

Slack:                    inf
  Source:                 AB[9]
                            (input port)
  Destination:            u2/reg_b_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.378ns  (logic 1.632ns (25.589%)  route 4.746ns (74.411%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  AB[9] (IN)
                         net (fo=0)                   0.000     0.000    AB[9]
    U8                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  AB_IBUF[9]_inst/O
                         net (fo=3, routed)           4.746     6.228    u2/AB_IBUF[9]
    SLICE_X3Y84          LUT3 (Prop_lut3_I2_O)        0.150     6.378 r  u2/reg_b[9]_i_1/O
                         net (fo=1, routed)           0.000     6.378    u2/next_reg_b[9]
    SLICE_X3Y84          FDCE                                         r  u2/reg_b_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.599     5.022    u2/CLK
    SLICE_X3Y84          FDCE                                         r  u2/reg_b_reg[9]/C

Slack:                    inf
  Source:                 AB[12]
                            (input port)
  Destination:            u2/reg_b_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.174ns  (logic 1.591ns (25.764%)  route 4.583ns (74.236%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  AB[12] (IN)
                         net (fo=0)                   0.000     0.000    AB[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  AB_IBUF[12]_inst/O
                         net (fo=3, routed)           4.583     6.050    u2/AB_IBUF[12]
    SLICE_X3Y86          LUT3 (Prop_lut3_I2_O)        0.124     6.174 r  u2/reg_b[12]_i_1/O
                         net (fo=1, routed)           0.000     6.174    u2/next_reg_b[12]
    SLICE_X3Y86          FDCE                                         r  u2/reg_b_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600     5.023    u2/CLK
    SLICE_X3Y86          FDCE                                         r  u2/reg_b_reg[12]/C

Slack:                    inf
  Source:                 AB[12]
                            (input port)
  Destination:            u2/reg_a_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.821ns  (logic 1.591ns (27.326%)  route 4.230ns (72.674%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  AB[12] (IN)
                         net (fo=0)                   0.000     0.000    AB[12]
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  AB_IBUF[12]_inst/O
                         net (fo=3, routed)           4.230     5.697    u2/AB_IBUF[12]
    SLICE_X2Y85          LUT5 (Prop_lut5_I4_O)        0.124     5.821 r  u2/reg_a[12]_i_1/O
                         net (fo=1, routed)           0.000     5.821    u2/reg_a[12]_i_1_n_0
    SLICE_X2Y85          FDCE                                         r  u2/reg_a_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.600     5.023    u2/CLK
    SLICE_X2Y85          FDCE                                         r  u2/reg_a_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/reg_a_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.401ns  (logic 1.486ns (33.762%)  route 2.915ns (66.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.915     4.401    u2/AR[0]
    SLICE_X2Y83          FDCE                                         f  u2/reg_a_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.598     5.021    u2/CLK
    SLICE_X2Y83          FDCE                                         r  u2/reg_a_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/reg_a_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.401ns  (logic 1.486ns (33.762%)  route 2.915ns (66.238%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.915     4.401    u2/AR[0]
    SLICE_X2Y83          FDCE                                         f  u2/reg_a_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.598     5.021    u2/CLK
    SLICE_X2Y83          FDCE                                         r  u2/reg_a_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/reg_a_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.262ns  (logic 1.486ns (34.858%)  route 2.777ns (65.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.777     4.262    u2/AR[0]
    SLICE_X2Y82          FDCE                                         f  u2/reg_a_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.597     5.020    u2/CLK
    SLICE_X2Y82          FDCE                                         r  u2/reg_a_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/reg_a_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.262ns  (logic 1.486ns (34.858%)  route 2.777ns (65.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  reset_IBUF_inst/O
                         net (fo=60, routed)          2.777     4.262    u2/AR[0]
    SLICE_X2Y82          FDCE                                         f  u2/reg_a_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          1.597     5.020    u2/CLK
    SLICE_X2Y82          FDCE                                         r  u2/reg_a_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 req
                            (input port)
  Destination:            u1/sw_reg1_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.655ns  (logic 0.235ns (35.962%)  route 0.419ns (64.038%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  req (IN)
                         net (fo=0)                   0.000     0.000    req
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  req_IBUF_inst/O
                         net (fo=1, routed)           0.419     0.655    u1/req_IBUF
    SLICE_X2Y86          FDCE                                         r  u1/sw_reg1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    u1/CLK
    SLICE_X2Y86          FDCE                                         r  u1/sw_reg1_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/q_reg_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.254ns (38.149%)  route 0.411ns (61.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.411     0.665    u1/AR[0]
    SLICE_X6Y90          FDCE                                         f  u1/q_reg_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.873     2.038    u1/CLK
    SLICE_X6Y90          FDCE                                         r  u1/q_reg_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/q_reg_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.254ns (38.149%)  route 0.411ns (61.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.411     0.665    u1/AR[0]
    SLICE_X6Y90          FDCE                                         f  u1/q_reg_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.873     2.038    u1/CLK
    SLICE_X6Y90          FDCE                                         r  u1/q_reg_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/q_reg_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.254ns (38.149%)  route 0.411ns (61.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.411     0.665    u1/AR[0]
    SLICE_X6Y90          FDCE                                         f  u1/q_reg_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.873     2.038    u1/CLK
    SLICE_X6Y90          FDCE                                         r  u1/q_reg_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/q_reg_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.665ns  (logic 0.254ns (38.149%)  route 0.411ns (61.851%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.411     0.665    u1/AR[0]
    SLICE_X6Y90          FDCE                                         f  u1/q_reg_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.873     2.038    u1/CLK
    SLICE_X6Y90          FDCE                                         r  u1/q_reg_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/q_reg_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.254ns (34.859%)  route 0.474ns (65.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.474     0.727    u1/AR[0]
    SLICE_X6Y89          FDCE                                         f  u1/q_reg_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    u1/CLK
    SLICE_X6Y89          FDCE                                         r  u1/q_reg_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/q_reg_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.254ns (34.859%)  route 0.474ns (65.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.474     0.727    u1/AR[0]
    SLICE_X6Y89          FDCE                                         f  u1/q_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    u1/CLK
    SLICE_X6Y89          FDCE                                         r  u1/q_reg_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/q_reg_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.254ns (34.859%)  route 0.474ns (65.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.474     0.727    u1/AR[0]
    SLICE_X6Y89          FDCE                                         f  u1/q_reg_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    u1/CLK
    SLICE_X6Y89          FDCE                                         r  u1/q_reg_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/q_reg_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.254ns (34.859%)  route 0.474ns (65.141%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  reset_IBUF_inst/O
                         net (fo=60, routed)          0.474     0.727    u1/AR[0]
    SLICE_X6Y89          FDCE                                         f  u1/q_reg_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.872     2.037    u1/CLK
    SLICE_X6Y89          FDCE                                         r  u1/q_reg_reg[15]/C

Slack:                    inf
  Source:                 AB[7]
                            (input port)
  Destination:            u2/reg_a_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.768ns  (logic 0.320ns (41.736%)  route 0.447ns (58.264%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  AB[7] (IN)
                         net (fo=0)                   0.000     0.000    AB[7]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  AB_IBUF[7]_inst/O
                         net (fo=3, routed)           0.447     0.723    u2/AB_IBUF[7]
    SLICE_X0Y83          LUT5 (Prop_lut5_I4_O)        0.045     0.768 r  u2/reg_a[7]_i_1/O
                         net (fo=1, routed)           0.000     0.768    u2/reg_a[7]_i_1_n_0
    SLICE_X0Y83          FDCE                                         r  u2/reg_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=60, routed)          0.870     2.035    u2/CLK
    SLICE_X0Y83          FDCE                                         r  u2/reg_a_reg[7]/C





