INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sources_1/new/clk_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sources_1/new/count_1s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module count_1s
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sources_1/new/counter_1h.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_1h
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sources_1/new/counter_bcd_60.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_bcd_60
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sources_1/new/counter_enable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_enable
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sources_1/new/data_store_read.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_store_read
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sources_1/new/decode_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sources_1/new/digi_clock_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digi_clock_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sources_1/new/disp_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sources_1/new/drive_74hc595.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module drive_74hc595
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sources_1/new/key_filter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module key_filter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sources_1/new/seg_ex_drive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_ex_drive
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic_Design/Digital_Design_and_IC/IC_Prj/FPGA_ASIC_Prj/FPGA_ASIC_Prj/EDA_Experiment/digital_clock/digital_clock.srcs/sim_1/new/digi_clock_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module digi_clock_tb
