TimeQuest Timing Analyzer report for memory
Mon Jul 07 12:25:13 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'clk'
 12. Slow Model Hold: 'clk'
 13. Slow Model Minimum Pulse Width: 'clk'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Propagation Delay
 19. Minimum Propagation Delay
 20. Fast Model Setup Summary
 21. Fast Model Hold Summary
 22. Fast Model Recovery Summary
 23. Fast Model Removal Summary
 24. Fast Model Minimum Pulse Width Summary
 25. Fast Model Setup: 'clk'
 26. Fast Model Hold: 'clk'
 27. Fast Model Minimum Pulse Width: 'clk'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Propagation Delay
 33. Minimum Propagation Delay
 34. Multicorner Timing Analysis Summary
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Progagation Delay
 40. Minimum Progagation Delay
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; memory                                                            ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C35F672C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 240.67 MHz ; 235.07 MHz      ; clk        ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------+
; Slow Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -3.155 ; -434.582      ;
+-------+--------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.522 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.627 ; -1451.108             ;
+-------+--------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clk'                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg0  ; mdr[4]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg0  ; mdr[5]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg1  ; mdr[4]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg2  ; mdr[4]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg3  ; mdr[4]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg4  ; mdr[4]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg5  ; mdr[4]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg6  ; mdr[4]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg7  ; mdr[4]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg8  ; mdr[4]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg9  ; mdr[4]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg10 ; mdr[4]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg11 ; mdr[4]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg1  ; mdr[5]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg2  ; mdr[5]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg3  ; mdr[5]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg4  ; mdr[5]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg5  ; mdr[5]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg6  ; mdr[5]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg7  ; mdr[5]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg8  ; mdr[5]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg9  ; mdr[5]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg10 ; mdr[5]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.155 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg11 ; mdr[5]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.107      ;
; -3.153 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg0  ; mdr[3]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.105      ;
; -3.153 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg1  ; mdr[3]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.105      ;
; -3.153 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg2  ; mdr[3]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.105      ;
; -3.153 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg3  ; mdr[3]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.105      ;
; -3.153 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg4  ; mdr[3]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.105      ;
; -3.153 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg5  ; mdr[3]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.105      ;
; -3.153 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg6  ; mdr[3]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.105      ;
; -3.153 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg7  ; mdr[3]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.105      ;
; -3.153 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg8  ; mdr[3]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.105      ;
; -3.153 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg9  ; mdr[3]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.105      ;
; -3.153 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg10 ; mdr[3]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.105      ;
; -3.153 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg11 ; mdr[3]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.105      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg0  ; mdr[2]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.099      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; mdr[6]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.100      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg1  ; mdr[2]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.099      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg2  ; mdr[2]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.099      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg3  ; mdr[2]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.099      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg4  ; mdr[2]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.099      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg5  ; mdr[2]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.099      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg6  ; mdr[2]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.099      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg7  ; mdr[2]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.099      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg8  ; mdr[2]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.099      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg9  ; mdr[2]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.099      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg10 ; mdr[2]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.099      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg11 ; mdr[2]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.099      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; mdr[6]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.100      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; mdr[6]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.100      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; mdr[6]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.100      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; mdr[6]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.100      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; mdr[6]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.100      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; mdr[6]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.100      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; mdr[6]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.100      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; mdr[6]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.100      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; mdr[6]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.100      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; mdr[6]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.100      ;
; -3.147 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; mdr[6]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.100      ;
; -3.145 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg0  ; mdr[0]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.097      ;
; -3.145 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg1  ; mdr[0]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.097      ;
; -3.145 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg2  ; mdr[0]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.097      ;
; -3.145 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg3  ; mdr[0]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.097      ;
; -3.145 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg4  ; mdr[0]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.097      ;
; -3.145 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg5  ; mdr[0]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.097      ;
; -3.145 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg6  ; mdr[0]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.097      ;
; -3.145 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg7  ; mdr[0]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.097      ;
; -3.145 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg8  ; mdr[0]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.097      ;
; -3.145 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg9  ; mdr[0]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.097      ;
; -3.145 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg10 ; mdr[0]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.097      ;
; -3.145 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg11 ; mdr[0]  ; clk          ; clk         ; 1.000        ; -0.084     ; 4.097      ;
; -3.144 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg0  ; mdr[1]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.097      ;
; -3.144 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg1  ; mdr[1]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.097      ;
; -3.144 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg2  ; mdr[1]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.097      ;
; -3.144 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg3  ; mdr[1]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.097      ;
; -3.144 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg4  ; mdr[1]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.097      ;
; -3.144 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg5  ; mdr[1]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.097      ;
; -3.144 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg6  ; mdr[1]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.097      ;
; -3.144 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg7  ; mdr[1]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.097      ;
; -3.144 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg8  ; mdr[1]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.097      ;
; -3.144 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg9  ; mdr[1]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.097      ;
; -3.144 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg10 ; mdr[1]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.097      ;
; -3.144 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg11 ; mdr[1]  ; clk          ; clk         ; 1.000        ; -0.083     ; 4.097      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg0  ; mdr[7]  ; clk          ; clk         ; 1.000        ; -0.088     ; 3.842      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a8~portb_address_reg0  ; mdr[8]  ; clk          ; clk         ; 1.000        ; -0.088     ; 3.842      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a9~portb_address_reg0  ; mdr[9]  ; clk          ; clk         ; 1.000        ; -0.088     ; 3.842      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg0 ; mdr[10] ; clk          ; clk         ; 1.000        ; -0.088     ; 3.842      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~portb_address_reg0 ; mdr[12] ; clk          ; clk         ; 1.000        ; -0.089     ; 3.841      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a13~portb_address_reg0 ; mdr[13] ; clk          ; clk         ; 1.000        ; -0.088     ; 3.842      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a14~portb_address_reg0 ; mdr[14] ; clk          ; clk         ; 1.000        ; -0.088     ; 3.842      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg1  ; mdr[7]  ; clk          ; clk         ; 1.000        ; -0.088     ; 3.842      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg2  ; mdr[7]  ; clk          ; clk         ; 1.000        ; -0.088     ; 3.842      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg3  ; mdr[7]  ; clk          ; clk         ; 1.000        ; -0.088     ; 3.842      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg4  ; mdr[7]  ; clk          ; clk         ; 1.000        ; -0.088     ; 3.842      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg5  ; mdr[7]  ; clk          ; clk         ; 1.000        ; -0.088     ; 3.842      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg6  ; mdr[7]  ; clk          ; clk         ; 1.000        ; -0.088     ; 3.842      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg7  ; mdr[7]  ; clk          ; clk         ; 1.000        ; -0.088     ; 3.842      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg8  ; mdr[7]  ; clk          ; clk         ; 1.000        ; -0.088     ; 3.842      ;
; -2.894 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg9  ; mdr[7]  ; clk          ; clk         ; 1.000        ; -0.088     ; 3.842      ;
+--------+-----------------------------------------------------------------------------------------------------------+---------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clk'                                                                                                                                                                                ;
+-------+------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.522 ; mdr[1]     ; dataIn[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; mdr[2]     ; dataIn[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; mdr[4]     ; dataIn[4]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; mdr[0]     ; dataIn[0]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; mdr[3]     ; dataIn[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.789      ;
; 0.523 ; mdr[14]    ; dataIn[14]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; mdr[11]    ; dataIn[11]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; mdr[12]    ; dataIn[12]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.790      ;
; 0.526 ; mdr[5]     ; dataIn[5]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.792      ;
; 0.529 ; mdr[15]    ; dataIn[15]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.795      ;
; 0.631 ; dataIn[12] ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.060      ; 0.925      ;
; 0.632 ; dataIn[10] ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.059      ; 0.925      ;
; 0.632 ; dataIn[9]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a9~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.059      ; 0.925      ;
; 0.632 ; dataIn[8]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a8~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.059      ; 0.925      ;
; 0.632 ; dataIn[13] ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a13~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.059      ; 0.925      ;
; 0.632 ; dataIn[14] ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a14~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.059      ; 0.925      ;
; 0.632 ; dataIn[15] ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a15~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.059      ; 0.925      ;
; 0.642 ; dataIn[11] ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a11~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.059      ; 0.935      ;
; 0.642 ; dataIn[7]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.059      ; 0.935      ;
; 0.664 ; mdr[7]     ; dataIn[7]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; mdr[8]     ; dataIn[8]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; mdr[9]     ; dataIn[9]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; mdr[10]    ; dataIn[10]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; mdr[13]    ; dataIn[13]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.930      ;
; 0.693 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6   ; clk          ; clk         ; 0.000        ; 0.083      ; 1.010      ;
; 0.721 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~porta_address_reg6   ; clk          ; clk         ; 0.000        ; 0.055      ; 1.010      ;
; 0.846 ; mdr[6]     ; dataIn[6]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 1.112      ;
; 0.885 ; dataIn[3]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.174      ;
; 0.886 ; dataIn[1]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.054      ; 1.174      ;
; 0.889 ; dataIn[2]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.178      ;
; 0.895 ; dataIn[0]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.184      ;
; 0.895 ; dataIn[5]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.184      ;
; 0.904 ; dataIn[4]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.055      ; 1.193      ;
; 0.905 ; dataIn[6]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.054      ; 1.193      ;
; 0.922 ; mar[8]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg8   ; clk          ; clk         ; 0.000        ; 0.089      ; 1.245      ;
; 0.924 ; mar[7]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg7   ; clk          ; clk         ; 0.000        ; 0.089      ; 1.247      ;
; 0.926 ; mar[9]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg9   ; clk          ; clk         ; 0.000        ; 0.089      ; 1.249      ;
; 0.931 ; mar[11]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg11  ; clk          ; clk         ; 0.000        ; 0.089      ; 1.254      ;
; 0.933 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5   ; clk          ; clk         ; 0.000        ; 0.083      ; 1.250      ;
; 0.936 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1   ; clk          ; clk         ; 0.000        ; 0.083      ; 1.253      ;
; 0.950 ; mar[8]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~porta_address_reg8   ; clk          ; clk         ; 0.000        ; 0.061      ; 1.245      ;
; 0.952 ; mar[7]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~porta_address_reg7   ; clk          ; clk         ; 0.000        ; 0.061      ; 1.247      ;
; 0.954 ; mar[9]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~porta_address_reg9   ; clk          ; clk         ; 0.000        ; 0.061      ; 1.249      ;
; 0.959 ; mar[11]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~porta_address_reg11  ; clk          ; clk         ; 0.000        ; 0.061      ; 1.254      ;
; 0.961 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~porta_address_reg5   ; clk          ; clk         ; 0.000        ; 0.055      ; 1.250      ;
; 0.966 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg5   ; clk          ; clk         ; 0.000        ; 0.091      ; 1.291      ;
; 0.986 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg6   ; clk          ; clk         ; 0.000        ; 0.091      ; 1.311      ;
; 0.993 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg5   ; clk          ; clk         ; 0.000        ; 0.096      ; 1.323      ;
; 0.994 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg5   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.291      ;
; 0.997 ; mar[2]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2   ; clk          ; clk         ; 0.000        ; 0.083      ; 1.314      ;
; 1.002 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg5   ; clk          ; clk         ; 0.000        ; 0.075      ; 1.311      ;
; 1.005 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg6   ; clk          ; clk         ; 0.000        ; 0.100      ; 1.339      ;
; 1.009 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg6   ; clk          ; clk         ; 0.000        ; 0.075      ; 1.318      ;
; 1.014 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg6   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.311      ;
; 1.020 ; mar[2]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~porta_address_reg2   ; clk          ; clk         ; 0.000        ; 0.055      ; 1.309      ;
; 1.020 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg6   ; clk          ; clk         ; 0.000        ; 0.066      ; 1.320      ;
; 1.021 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~porta_address_reg5   ; clk          ; clk         ; 0.000        ; 0.068      ; 1.323      ;
; 1.027 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg5   ; clk          ; clk         ; 0.000        ; 0.066      ; 1.327      ;
; 1.030 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~porta_address_reg5   ; clk          ; clk         ; 0.000        ; 0.047      ; 1.311      ;
; 1.033 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~porta_address_reg6   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.339      ;
; 1.037 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~porta_address_reg6   ; clk          ; clk         ; 0.000        ; 0.047      ; 1.318      ;
; 1.044 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg5   ; clk          ; clk         ; 0.000        ; 0.075      ; 1.353      ;
; 1.048 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~porta_address_reg6   ; clk          ; clk         ; 0.000        ; 0.038      ; 1.320      ;
; 1.051 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg6   ; clk          ; clk         ; 0.000        ; 0.075      ; 1.360      ;
; 1.055 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~porta_address_reg5   ; clk          ; clk         ; 0.000        ; 0.038      ; 1.327      ;
; 1.072 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~porta_address_reg5   ; clk          ; clk         ; 0.000        ; 0.047      ; 1.353      ;
; 1.079 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~porta_address_reg6   ; clk          ; clk         ; 0.000        ; 0.047      ; 1.360      ;
; 1.223 ; mar[4]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg4   ; clk          ; clk         ; 0.000        ; 0.075      ; 1.532      ;
; 1.234 ; mar[7]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~portb_address_reg7  ; clk          ; clk         ; 0.000        ; 0.085      ; 1.553      ;
; 1.235 ; mar[9]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~portb_address_reg9  ; clk          ; clk         ; 0.000        ; 0.085      ; 1.554      ;
; 1.238 ; mar[11]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~portb_address_reg11 ; clk          ; clk         ; 0.000        ; 0.085      ; 1.557      ;
; 1.239 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg6   ; clk          ; clk         ; 0.000        ; 0.096      ; 1.569      ;
; 1.241 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg1   ; clk          ; clk         ; 0.000        ; 0.075      ; 1.550      ;
; 1.243 ; mar[4]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~porta_address_reg4   ; clk          ; clk         ; 0.000        ; 0.047      ; 1.524      ;
; 1.246 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg1   ; clk          ; clk         ; 0.000        ; 0.075      ; 1.555      ;
; 1.250 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg1   ; clk          ; clk         ; 0.000        ; 0.091      ; 1.575      ;
; 1.250 ; mar[10]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~portb_address_reg10 ; clk          ; clk         ; 0.000        ; 0.085      ; 1.569      ;
; 1.256 ; mar[10]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a13~portb_address_reg10 ; clk          ; clk         ; 0.000        ; 0.079      ; 1.569      ;
; 1.259 ; mar[3]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg3   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.556      ;
; 1.261 ; mar[0]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.075      ; 1.570      ;
; 1.262 ; mar[7]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~porta_address_reg7  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.553      ;
; 1.263 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg1   ; clk          ; clk         ; 0.000        ; 0.063      ; 1.560      ;
; 1.263 ; mar[9]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~porta_address_reg9  ; clk          ; clk         ; 0.000        ; 0.057      ; 1.554      ;
; 1.266 ; mar[0]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.066      ; 1.566      ;
; 1.266 ; mar[11]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~porta_address_reg11 ; clk          ; clk         ; 0.000        ; 0.057      ; 1.557      ;
; 1.267 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~porta_address_reg6   ; clk          ; clk         ; 0.000        ; 0.068      ; 1.569      ;
; 1.269 ; mar[8]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a9~portb_address_reg8   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.575      ;
; 1.269 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg1   ; clk          ; clk         ; 0.000        ; 0.100      ; 1.603      ;
; 1.269 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~porta_address_reg1   ; clk          ; clk         ; 0.000        ; 0.047      ; 1.550      ;
; 1.269 ; mar[11]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a13~portb_address_reg11 ; clk          ; clk         ; 0.000        ; 0.079      ; 1.582      ;
; 1.271 ; mar[8]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a13~portb_address_reg8  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.584      ;
; 1.272 ; mar[3]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg3   ; clk          ; clk         ; 0.000        ; 0.100      ; 1.606      ;
; 1.274 ; mar[11]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a9~portb_address_reg11  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.580      ;
; 1.274 ; mar[3]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg3   ; clk          ; clk         ; 0.000        ; 0.066      ; 1.574      ;
; 1.276 ; mar[4]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg4   ; clk          ; clk         ; 0.000        ; 0.075      ; 1.585      ;
; 1.276 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg1   ; clk          ; clk         ; 0.000        ; 0.066      ; 1.576      ;
; 1.276 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~porta_address_reg1   ; clk          ; clk         ; 0.000        ; 0.047      ; 1.557      ;
; 1.276 ; mar[9]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a13~portb_address_reg9  ; clk          ; clk         ; 0.000        ; 0.079      ; 1.589      ;
; 1.278 ; mar[10]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~porta_address_reg10 ; clk          ; clk         ; 0.000        ; 0.057      ; 1.569      ;
; 1.279 ; mar[9]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a9~portb_address_reg9   ; clk          ; clk         ; 0.000        ; 0.072      ; 1.585      ;
+-------+------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MAR_load     ; clk        ; 6.916 ; 6.916 ; Rise       ; clk             ;
; MDR_load     ; clk        ; 7.030 ; 7.030 ; Rise       ; clk             ;
; MEM_bus[*]   ; clk        ; 3.992 ; 3.992 ; Rise       ; clk             ;
;  MEM_bus[0]  ; clk        ; 3.624 ; 3.624 ; Rise       ; clk             ;
;  MEM_bus[1]  ; clk        ; 3.801 ; 3.801 ; Rise       ; clk             ;
;  MEM_bus[2]  ; clk        ; 3.992 ; 3.992 ; Rise       ; clk             ;
;  MEM_bus[3]  ; clk        ; 3.937 ; 3.937 ; Rise       ; clk             ;
;  MEM_bus[4]  ; clk        ; 3.482 ; 3.482 ; Rise       ; clk             ;
;  MEM_bus[5]  ; clk        ; 3.736 ; 3.736 ; Rise       ; clk             ;
;  MEM_bus[6]  ; clk        ; 3.805 ; 3.805 ; Rise       ; clk             ;
;  MEM_bus[7]  ; clk        ; 3.681 ; 3.681 ; Rise       ; clk             ;
;  MEM_bus[8]  ; clk        ; 3.766 ; 3.766 ; Rise       ; clk             ;
;  MEM_bus[9]  ; clk        ; 3.603 ; 3.603 ; Rise       ; clk             ;
;  MEM_bus[10] ; clk        ; 3.698 ; 3.698 ; Rise       ; clk             ;
;  MEM_bus[11] ; clk        ; 3.823 ; 3.823 ; Rise       ; clk             ;
;  MEM_bus[12] ; clk        ; 3.714 ; 3.714 ; Rise       ; clk             ;
;  MEM_bus[13] ; clk        ; 3.766 ; 3.766 ; Rise       ; clk             ;
;  MEM_bus[14] ; clk        ; 3.814 ; 3.814 ; Rise       ; clk             ;
;  MEM_bus[15] ; clk        ; 3.649 ; 3.649 ; Rise       ; clk             ;
; MEM_en       ; clk        ; 6.766 ; 6.766 ; Rise       ; clk             ;
; MEM_rw       ; clk        ; 3.082 ; 3.082 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MAR_load     ; clk        ; -3.587 ; -3.587 ; Rise       ; clk             ;
; MDR_load     ; clk        ; -3.689 ; -3.689 ; Rise       ; clk             ;
; MEM_bus[*]   ; clk        ; -2.958 ; -2.958 ; Rise       ; clk             ;
;  MEM_bus[0]  ; clk        ; -3.275 ; -3.275 ; Rise       ; clk             ;
;  MEM_bus[1]  ; clk        ; -3.425 ; -3.425 ; Rise       ; clk             ;
;  MEM_bus[2]  ; clk        ; -3.607 ; -3.607 ; Rise       ; clk             ;
;  MEM_bus[3]  ; clk        ; -3.568 ; -3.568 ; Rise       ; clk             ;
;  MEM_bus[4]  ; clk        ; -3.065 ; -3.065 ; Rise       ; clk             ;
;  MEM_bus[5]  ; clk        ; -3.269 ; -3.269 ; Rise       ; clk             ;
;  MEM_bus[6]  ; clk        ; -3.269 ; -3.269 ; Rise       ; clk             ;
;  MEM_bus[7]  ; clk        ; -3.184 ; -3.184 ; Rise       ; clk             ;
;  MEM_bus[8]  ; clk        ; -2.968 ; -2.968 ; Rise       ; clk             ;
;  MEM_bus[9]  ; clk        ; -2.959 ; -2.959 ; Rise       ; clk             ;
;  MEM_bus[10] ; clk        ; -2.958 ; -2.958 ; Rise       ; clk             ;
;  MEM_bus[11] ; clk        ; -2.958 ; -2.958 ; Rise       ; clk             ;
;  MEM_bus[12] ; clk        ; -3.484 ; -3.484 ; Rise       ; clk             ;
;  MEM_bus[13] ; clk        ; -3.536 ; -3.536 ; Rise       ; clk             ;
;  MEM_bus[14] ; clk        ; -3.584 ; -3.584 ; Rise       ; clk             ;
;  MEM_bus[15] ; clk        ; -3.419 ; -3.419 ; Rise       ; clk             ;
; MEM_en       ; clk        ; -4.433 ; -4.433 ; Rise       ; clk             ;
; MEM_rw       ; clk        ; 0.585  ; 0.585  ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MEM_bus[*]   ; clk        ; 7.258 ; 7.258 ; Rise       ; clk             ;
;  MEM_bus[0]  ; clk        ; 6.686 ; 6.686 ; Rise       ; clk             ;
;  MEM_bus[1]  ; clk        ; 7.004 ; 7.004 ; Rise       ; clk             ;
;  MEM_bus[2]  ; clk        ; 7.208 ; 7.208 ; Rise       ; clk             ;
;  MEM_bus[3]  ; clk        ; 7.243 ; 7.243 ; Rise       ; clk             ;
;  MEM_bus[4]  ; clk        ; 6.430 ; 6.430 ; Rise       ; clk             ;
;  MEM_bus[5]  ; clk        ; 6.671 ; 6.671 ; Rise       ; clk             ;
;  MEM_bus[6]  ; clk        ; 7.054 ; 7.054 ; Rise       ; clk             ;
;  MEM_bus[7]  ; clk        ; 6.672 ; 6.672 ; Rise       ; clk             ;
;  MEM_bus[8]  ; clk        ; 6.722 ; 6.722 ; Rise       ; clk             ;
;  MEM_bus[9]  ; clk        ; 6.697 ; 6.697 ; Rise       ; clk             ;
;  MEM_bus[10] ; clk        ; 6.951 ; 6.951 ; Rise       ; clk             ;
;  MEM_bus[11] ; clk        ; 6.919 ; 6.919 ; Rise       ; clk             ;
;  MEM_bus[12] ; clk        ; 6.649 ; 6.649 ; Rise       ; clk             ;
;  MEM_bus[13] ; clk        ; 6.915 ; 6.915 ; Rise       ; clk             ;
;  MEM_bus[14] ; clk        ; 7.258 ; 7.258 ; Rise       ; clk             ;
;  MEM_bus[15] ; clk        ; 7.209 ; 7.209 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MEM_bus[*]   ; clk        ; 6.430 ; 6.430 ; Rise       ; clk             ;
;  MEM_bus[0]  ; clk        ; 6.686 ; 6.686 ; Rise       ; clk             ;
;  MEM_bus[1]  ; clk        ; 7.004 ; 7.004 ; Rise       ; clk             ;
;  MEM_bus[2]  ; clk        ; 7.208 ; 7.208 ; Rise       ; clk             ;
;  MEM_bus[3]  ; clk        ; 7.243 ; 7.243 ; Rise       ; clk             ;
;  MEM_bus[4]  ; clk        ; 6.430 ; 6.430 ; Rise       ; clk             ;
;  MEM_bus[5]  ; clk        ; 6.671 ; 6.671 ; Rise       ; clk             ;
;  MEM_bus[6]  ; clk        ; 7.054 ; 7.054 ; Rise       ; clk             ;
;  MEM_bus[7]  ; clk        ; 6.672 ; 6.672 ; Rise       ; clk             ;
;  MEM_bus[8]  ; clk        ; 6.722 ; 6.722 ; Rise       ; clk             ;
;  MEM_bus[9]  ; clk        ; 6.697 ; 6.697 ; Rise       ; clk             ;
;  MEM_bus[10] ; clk        ; 6.951 ; 6.951 ; Rise       ; clk             ;
;  MEM_bus[11] ; clk        ; 6.919 ; 6.919 ; Rise       ; clk             ;
;  MEM_bus[12] ; clk        ; 6.649 ; 6.649 ; Rise       ; clk             ;
;  MEM_bus[13] ; clk        ; 6.915 ; 6.915 ; Rise       ; clk             ;
;  MEM_bus[14] ; clk        ; 7.258 ; 7.258 ; Rise       ; clk             ;
;  MEM_bus[15] ; clk        ; 7.209 ; 7.209 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; MEM_valid  ; MEM_bus[0]  ; 8.800 ; 8.800 ; 8.800 ; 8.800 ;
; MEM_valid  ; MEM_bus[1]  ; 8.786 ; 8.786 ; 8.786 ; 8.786 ;
; MEM_valid  ; MEM_bus[2]  ; 8.796 ; 8.796 ; 8.796 ; 8.796 ;
; MEM_valid  ; MEM_bus[3]  ; 8.786 ; 8.786 ; 8.786 ; 8.786 ;
; MEM_valid  ; MEM_bus[4]  ; 8.779 ; 8.779 ; 8.779 ; 8.779 ;
; MEM_valid  ; MEM_bus[5]  ; 8.800 ; 8.800 ; 8.800 ; 8.800 ;
; MEM_valid  ; MEM_bus[6]  ; 8.779 ; 8.779 ; 8.779 ; 8.779 ;
; MEM_valid  ; MEM_bus[7]  ; 9.133 ; 9.133 ; 9.133 ; 9.133 ;
; MEM_valid  ; MEM_bus[8]  ; 9.127 ; 9.127 ; 9.127 ; 9.127 ;
; MEM_valid  ; MEM_bus[9]  ; 9.127 ; 9.127 ; 9.127 ; 9.127 ;
; MEM_valid  ; MEM_bus[10] ; 9.117 ; 9.117 ; 9.117 ; 9.117 ;
; MEM_valid  ; MEM_bus[11] ; 9.117 ; 9.117 ; 9.117 ; 9.117 ;
; MEM_valid  ; MEM_bus[12] ; 9.113 ; 9.113 ; 9.113 ; 9.113 ;
; MEM_valid  ; MEM_bus[13] ; 9.133 ; 9.133 ; 9.133 ; 9.133 ;
; MEM_valid  ; MEM_bus[14] ; 9.111 ; 9.111 ; 9.111 ; 9.111 ;
; MEM_valid  ; MEM_bus[15] ; 9.093 ; 9.093 ; 9.093 ; 9.093 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; MEM_valid  ; MEM_bus[0]  ; 8.800 ; 8.800 ; 8.800 ; 8.800 ;
; MEM_valid  ; MEM_bus[1]  ; 8.786 ; 8.786 ; 8.786 ; 8.786 ;
; MEM_valid  ; MEM_bus[2]  ; 8.796 ; 8.796 ; 8.796 ; 8.796 ;
; MEM_valid  ; MEM_bus[3]  ; 8.786 ; 8.786 ; 8.786 ; 8.786 ;
; MEM_valid  ; MEM_bus[4]  ; 8.779 ; 8.779 ; 8.779 ; 8.779 ;
; MEM_valid  ; MEM_bus[5]  ; 8.800 ; 8.800 ; 8.800 ; 8.800 ;
; MEM_valid  ; MEM_bus[6]  ; 8.779 ; 8.779 ; 8.779 ; 8.779 ;
; MEM_valid  ; MEM_bus[7]  ; 9.133 ; 9.133 ; 9.133 ; 9.133 ;
; MEM_valid  ; MEM_bus[8]  ; 9.127 ; 9.127 ; 9.127 ; 9.127 ;
; MEM_valid  ; MEM_bus[9]  ; 9.127 ; 9.127 ; 9.127 ; 9.127 ;
; MEM_valid  ; MEM_bus[10] ; 9.117 ; 9.117 ; 9.117 ; 9.117 ;
; MEM_valid  ; MEM_bus[11] ; 9.117 ; 9.117 ; 9.117 ; 9.117 ;
; MEM_valid  ; MEM_bus[12] ; 9.113 ; 9.113 ; 9.113 ; 9.113 ;
; MEM_valid  ; MEM_bus[13] ; 9.133 ; 9.133 ; 9.133 ; 9.133 ;
; MEM_valid  ; MEM_bus[14] ; 9.111 ; 9.111 ; 9.111 ; 9.111 ;
; MEM_valid  ; MEM_bus[15] ; 9.093 ; 9.093 ; 9.093 ; 9.093 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clk   ; -1.483 ; -55.471       ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clk   ; 0.238 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clk   ; -1.627 ; -1451.108             ;
+-------+--------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clk'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                 ; To Node                                                                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg0  ; mdr[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.449      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg0  ; mdr[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.450      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg1  ; mdr[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.449      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg2  ; mdr[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.449      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg3  ; mdr[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.449      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg4  ; mdr[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.449      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg5  ; mdr[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.449      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg6  ; mdr[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.449      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg7  ; mdr[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.449      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg8  ; mdr[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.449      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg9  ; mdr[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.449      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg10 ; mdr[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.449      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg11 ; mdr[3]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.449      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg1  ; mdr[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.450      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg2  ; mdr[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.450      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg3  ; mdr[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.450      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg4  ; mdr[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.450      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg5  ; mdr[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.450      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg6  ; mdr[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.450      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg7  ; mdr[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.450      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg8  ; mdr[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.450      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg9  ; mdr[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.450      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg10 ; mdr[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.450      ;
; -1.483 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg11 ; mdr[5]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.450      ;
; -1.482 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg0  ; mdr[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.449      ;
; -1.482 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg1  ; mdr[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.449      ;
; -1.482 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg2  ; mdr[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.449      ;
; -1.482 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg3  ; mdr[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.449      ;
; -1.482 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg4  ; mdr[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.449      ;
; -1.482 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg5  ; mdr[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.449      ;
; -1.482 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg6  ; mdr[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.449      ;
; -1.482 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg7  ; mdr[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.449      ;
; -1.482 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg8  ; mdr[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.449      ;
; -1.482 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg9  ; mdr[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.449      ;
; -1.482 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg10 ; mdr[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.449      ;
; -1.482 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg11 ; mdr[4]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.449      ;
; -1.480 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg0  ; mdr[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.446      ;
; -1.480 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1  ; mdr[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.446      ;
; -1.480 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2  ; mdr[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.446      ;
; -1.480 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg3  ; mdr[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.446      ;
; -1.480 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg4  ; mdr[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.446      ;
; -1.480 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5  ; mdr[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.446      ;
; -1.480 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6  ; mdr[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.446      ;
; -1.480 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg7  ; mdr[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.446      ;
; -1.480 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg8  ; mdr[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.446      ;
; -1.480 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg9  ; mdr[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.446      ;
; -1.480 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg10 ; mdr[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.446      ;
; -1.480 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg11 ; mdr[6]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.446      ;
; -1.479 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg0  ; mdr[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.446      ;
; -1.479 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg1  ; mdr[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.446      ;
; -1.479 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg2  ; mdr[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.446      ;
; -1.479 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg3  ; mdr[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.446      ;
; -1.479 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg4  ; mdr[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.446      ;
; -1.479 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg5  ; mdr[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.446      ;
; -1.479 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg6  ; mdr[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.446      ;
; -1.479 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg7  ; mdr[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.446      ;
; -1.479 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg8  ; mdr[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.446      ;
; -1.479 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg9  ; mdr[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.446      ;
; -1.479 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg10 ; mdr[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.446      ;
; -1.479 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg11 ; mdr[2]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.065     ; 2.446      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg0  ; mdr[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg0  ; mdr[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg1  ; mdr[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg2  ; mdr[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg3  ; mdr[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg4  ; mdr[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg5  ; mdr[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg6  ; mdr[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg7  ; mdr[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg8  ; mdr[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg9  ; mdr[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg10 ; mdr[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg11 ; mdr[0]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg1  ; mdr[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg2  ; mdr[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg3  ; mdr[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg4  ; mdr[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg5  ; mdr[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg6  ; mdr[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg7  ; mdr[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg8  ; mdr[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg9  ; mdr[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg10 ; mdr[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.477 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg11 ; mdr[1]                                                                                                   ; clk          ; clk         ; 1.000        ; -0.066     ; 2.443      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_datain_reg0   ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a11~porta_datain_reg0  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a11~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_datain_reg0  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a9~porta_datain_reg0   ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a9~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a8~porta_datain_reg0   ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a8~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~porta_datain_reg0   ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~porta_datain_reg0   ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~porta_datain_reg0   ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~porta_datain_reg0   ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~porta_datain_reg0   ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~porta_datain_reg0   ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~porta_datain_reg0   ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~porta_memory_reg0  ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~porta_datain_reg0  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a13~porta_datain_reg0  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a13~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a14~porta_datain_reg0  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a14~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a15~porta_datain_reg0  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a15~porta_memory_reg0 ; clk          ; clk         ; 1.000        ; -0.017     ; 2.442      ;
+--------+-----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clk'                                                                                                                                                                                ;
+-------+------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node  ; To Node                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.238 ; mdr[1]     ; dataIn[1]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mdr[2]     ; dataIn[2]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mdr[4]     ; dataIn[4]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mdr[0]     ; dataIn[0]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.390      ;
; 0.240 ; mdr[3]     ; dataIn[3]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mdr[14]    ; dataIn[14]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; mdr[5]     ; dataIn[5]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mdr[11]    ; dataIn[11]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mdr[12]    ; dataIn[12]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.393      ;
; 0.244 ; mdr[15]    ; dataIn[15]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.396      ;
; 0.249 ; dataIn[10] ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.065      ; 0.452      ;
; 0.249 ; dataIn[9]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a9~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.065      ; 0.452      ;
; 0.249 ; dataIn[8]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a8~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.065      ; 0.452      ;
; 0.249 ; dataIn[12] ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.065      ; 0.452      ;
; 0.249 ; dataIn[13] ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a13~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.065      ; 0.452      ;
; 0.249 ; dataIn[14] ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a14~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.065      ; 0.452      ;
; 0.249 ; dataIn[15] ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a15~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.065      ; 0.452      ;
; 0.254 ; dataIn[11] ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a11~porta_datain_reg0   ; clk          ; clk         ; 0.000        ; 0.065      ; 0.457      ;
; 0.254 ; dataIn[7]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.065      ; 0.457      ;
; 0.301 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg6   ; clk          ; clk         ; 0.000        ; 0.066      ; 0.505      ;
; 0.305 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~porta_address_reg6   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.505      ;
; 0.326 ; mdr[7]     ; dataIn[7]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; mdr[8]     ; dataIn[8]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; mdr[9]     ; dataIn[9]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; mdr[10]    ; dataIn[10]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; mdr[13]    ; dataIn[13]                                                                                                 ; clk          ; clk         ; 0.000        ; 0.000      ; 0.478      ;
; 0.372 ; dataIn[3]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.061      ; 0.571      ;
; 0.372 ; dataIn[1]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.061      ; 0.571      ;
; 0.376 ; dataIn[2]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.060      ; 0.574      ;
; 0.377 ; dataIn[0]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.061      ; 0.576      ;
; 0.378 ; dataIn[5]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.060      ; 0.576      ;
; 0.382 ; dataIn[6]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.061      ; 0.581      ;
; 0.383 ; dataIn[4]  ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~porta_datain_reg0    ; clk          ; clk         ; 0.000        ; 0.060      ; 0.581      ;
; 0.409 ; mar[8]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg8   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.618      ;
; 0.409 ; mdr[6]     ; dataIn[6]                                                                                                  ; clk          ; clk         ; 0.000        ; 0.000      ; 0.561      ;
; 0.411 ; mar[9]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg9   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.620      ;
; 0.411 ; mar[7]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg7   ; clk          ; clk         ; 0.000        ; 0.071      ; 0.620      ;
; 0.413 ; mar[8]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~porta_address_reg8   ; clk          ; clk         ; 0.000        ; 0.067      ; 0.618      ;
; 0.413 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg5   ; clk          ; clk         ; 0.000        ; 0.066      ; 0.617      ;
; 0.414 ; mar[11]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~portb_address_reg11  ; clk          ; clk         ; 0.000        ; 0.071      ; 0.623      ;
; 0.415 ; mar[9]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~porta_address_reg9   ; clk          ; clk         ; 0.000        ; 0.067      ; 0.620      ;
; 0.415 ; mar[7]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~porta_address_reg7   ; clk          ; clk         ; 0.000        ; 0.067      ; 0.620      ;
; 0.417 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~porta_address_reg5   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.617      ;
; 0.418 ; mar[11]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a7~porta_address_reg11  ; clk          ; clk         ; 0.000        ; 0.067      ; 0.623      ;
; 0.419 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg1   ; clk          ; clk         ; 0.000        ; 0.066      ; 0.623      ;
; 0.421 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg5   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.631      ;
; 0.425 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg5   ; clk          ; clk         ; 0.000        ; 0.068      ; 0.631      ;
; 0.432 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg6   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.642      ;
; 0.436 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg6   ; clk          ; clk         ; 0.000        ; 0.068      ; 0.642      ;
; 0.437 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg5   ; clk          ; clk         ; 0.000        ; 0.077      ; 0.652      ;
; 0.441 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~porta_address_reg5   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.652      ;
; 0.444 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg5   ; clk          ; clk         ; 0.000        ; 0.058      ; 0.640      ;
; 0.446 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg6   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.665      ;
; 0.448 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~porta_address_reg5   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.640      ;
; 0.450 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~porta_address_reg6   ; clk          ; clk         ; 0.000        ; 0.077      ; 0.665      ;
; 0.450 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg6   ; clk          ; clk         ; 0.000        ; 0.058      ; 0.646      ;
; 0.454 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~porta_address_reg6   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.646      ;
; 0.460 ; mar[2]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~portb_address_reg2   ; clk          ; clk         ; 0.000        ; 0.066      ; 0.664      ;
; 0.460 ; mar[2]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a6~porta_address_reg2   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.660      ;
; 0.465 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg6   ; clk          ; clk         ; 0.000        ; 0.049      ; 0.652      ;
; 0.468 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~portb_address_reg5   ; clk          ; clk         ; 0.000        ; 0.049      ; 0.655      ;
; 0.469 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~porta_address_reg6   ; clk          ; clk         ; 0.000        ; 0.045      ; 0.652      ;
; 0.472 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~porta_address_reg5   ; clk          ; clk         ; 0.000        ; 0.045      ; 0.655      ;
; 0.477 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg5   ; clk          ; clk         ; 0.000        ; 0.058      ; 0.673      ;
; 0.481 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg6   ; clk          ; clk         ; 0.000        ; 0.058      ; 0.677      ;
; 0.481 ; mar[5]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~porta_address_reg5   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.673      ;
; 0.485 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~porta_address_reg6   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.677      ;
; 0.549 ; mar[4]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg4   ; clk          ; clk         ; 0.000        ; 0.058      ; 0.745      ;
; 0.550 ; mar[4]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~porta_address_reg4   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.742      ;
; 0.550 ; mar[7]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~portb_address_reg7  ; clk          ; clk         ; 0.000        ; 0.067      ; 0.755      ;
; 0.551 ; mar[9]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~portb_address_reg9  ; clk          ; clk         ; 0.000        ; 0.067      ; 0.756      ;
; 0.552 ; mar[3]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg3   ; clk          ; clk         ; 0.000        ; 0.068      ; 0.758      ;
; 0.554 ; mar[7]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~porta_address_reg7  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.755      ;
; 0.555 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~portb_address_reg6   ; clk          ; clk         ; 0.000        ; 0.077      ; 0.770      ;
; 0.555 ; mar[11]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~portb_address_reg11 ; clk          ; clk         ; 0.000        ; 0.067      ; 0.760      ;
; 0.555 ; mar[9]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~porta_address_reg9  ; clk          ; clk         ; 0.000        ; 0.063      ; 0.756      ;
; 0.557 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg1   ; clk          ; clk         ; 0.000        ; 0.068      ; 0.763      ;
; 0.557 ; mar[10]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~portb_address_reg10 ; clk          ; clk         ; 0.000        ; 0.067      ; 0.762      ;
; 0.559 ; mar[6]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~porta_address_reg6   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.770      ;
; 0.559 ; mar[11]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~porta_address_reg11 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.760      ;
; 0.561 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg1   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.771      ;
; 0.561 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~portb_address_reg1   ; clk          ; clk         ; 0.000        ; 0.058      ; 0.757      ;
; 0.561 ; mar[10]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a12~porta_address_reg10 ; clk          ; clk         ; 0.000        ; 0.063      ; 0.762      ;
; 0.568 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a1~porta_address_reg1   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.760      ;
; 0.569 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg1   ; clk          ; clk         ; 0.000        ; 0.058      ; 0.765      ;
; 0.570 ; mar[10]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a13~portb_address_reg10 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.770      ;
; 0.572 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a5~porta_address_reg1   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.783      ;
; 0.573 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~porta_address_reg1   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.765      ;
; 0.574 ; mar[10]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a13~porta_address_reg10 ; clk          ; clk         ; 0.000        ; 0.058      ; 0.770      ;
; 0.577 ; mar[1]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg1   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.796      ;
; 0.578 ; mar[11]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a13~portb_address_reg11 ; clk          ; clk         ; 0.000        ; 0.062      ; 0.778      ;
; 0.579 ; mar[3]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~porta_address_reg3   ; clk          ; clk         ; 0.000        ; 0.077      ; 0.794      ;
; 0.580 ; mar[3]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a4~portb_address_reg3   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.799      ;
; 0.580 ; mar[0]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~portb_address_reg0   ; clk          ; clk         ; 0.000        ; 0.058      ; 0.776      ;
; 0.580 ; mar[8]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a13~portb_address_reg8  ; clk          ; clk         ; 0.000        ; 0.062      ; 0.780      ;
; 0.581 ; mar[9]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a13~portb_address_reg9  ; clk          ; clk         ; 0.000        ; 0.062      ; 0.781      ;
; 0.582 ; mar[11]    ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a13~porta_address_reg11 ; clk          ; clk         ; 0.000        ; 0.058      ; 0.778      ;
; 0.583 ; mar[8]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a9~portb_address_reg8   ; clk          ; clk         ; 0.000        ; 0.056      ; 0.777      ;
; 0.583 ; mar[0]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a2~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.045      ; 0.766      ;
; 0.584 ; mar[0]     ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a3~porta_address_reg0   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.776      ;
+-------+------------+------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk'                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_datain_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_memory_reg0    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~porta_we_reg         ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg1   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg10  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg11  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg2   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg3   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg4   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg5   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg6   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg7   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg8   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a0~portb_address_reg9   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_address_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_datain_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_memory_reg0   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~porta_we_reg        ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; clk   ; Rise       ; ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ram_block1a10~portb_address_reg5  ;
+--------+--------------+----------------+------------------+-------+------------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MAR_load     ; clk        ; 3.534 ; 3.534 ; Rise       ; clk             ;
; MDR_load     ; clk        ; 3.603 ; 3.603 ; Rise       ; clk             ;
; MEM_bus[*]   ; clk        ; 2.135 ; 2.135 ; Rise       ; clk             ;
;  MEM_bus[0]  ; clk        ; 1.937 ; 1.937 ; Rise       ; clk             ;
;  MEM_bus[1]  ; clk        ; 2.028 ; 2.028 ; Rise       ; clk             ;
;  MEM_bus[2]  ; clk        ; 2.135 ; 2.135 ; Rise       ; clk             ;
;  MEM_bus[3]  ; clk        ; 2.094 ; 2.094 ; Rise       ; clk             ;
;  MEM_bus[4]  ; clk        ; 1.872 ; 1.872 ; Rise       ; clk             ;
;  MEM_bus[5]  ; clk        ; 1.975 ; 1.975 ; Rise       ; clk             ;
;  MEM_bus[6]  ; clk        ; 2.008 ; 2.008 ; Rise       ; clk             ;
;  MEM_bus[7]  ; clk        ; 1.951 ; 1.951 ; Rise       ; clk             ;
;  MEM_bus[8]  ; clk        ; 2.009 ; 2.009 ; Rise       ; clk             ;
;  MEM_bus[9]  ; clk        ; 1.934 ; 1.934 ; Rise       ; clk             ;
;  MEM_bus[10] ; clk        ; 1.983 ; 1.983 ; Rise       ; clk             ;
;  MEM_bus[11] ; clk        ; 2.047 ; 2.047 ; Rise       ; clk             ;
;  MEM_bus[12] ; clk        ; 1.961 ; 1.961 ; Rise       ; clk             ;
;  MEM_bus[13] ; clk        ; 2.008 ; 2.008 ; Rise       ; clk             ;
;  MEM_bus[14] ; clk        ; 2.043 ; 2.043 ; Rise       ; clk             ;
;  MEM_bus[15] ; clk        ; 1.948 ; 1.948 ; Rise       ; clk             ;
; MEM_en       ; clk        ; 3.485 ; 3.485 ; Rise       ; clk             ;
; MEM_rw       ; clk        ; 1.249 ; 1.249 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MAR_load     ; clk        ; -1.984 ; -1.984 ; Rise       ; clk             ;
; MDR_load     ; clk        ; -1.966 ; -1.966 ; Rise       ; clk             ;
; MEM_bus[*]   ; clk        ; -1.610 ; -1.610 ; Rise       ; clk             ;
;  MEM_bus[0]  ; clk        ; -1.774 ; -1.774 ; Rise       ; clk             ;
;  MEM_bus[1]  ; clk        ; -1.842 ; -1.842 ; Rise       ; clk             ;
;  MEM_bus[2]  ; clk        ; -1.938 ; -1.938 ; Rise       ; clk             ;
;  MEM_bus[3]  ; clk        ; -1.921 ; -1.921 ; Rise       ; clk             ;
;  MEM_bus[4]  ; clk        ; -1.643 ; -1.643 ; Rise       ; clk             ;
;  MEM_bus[5]  ; clk        ; -1.770 ; -1.770 ; Rise       ; clk             ;
;  MEM_bus[6]  ; clk        ; -1.763 ; -1.763 ; Rise       ; clk             ;
;  MEM_bus[7]  ; clk        ; -1.718 ; -1.718 ; Rise       ; clk             ;
;  MEM_bus[8]  ; clk        ; -1.621 ; -1.621 ; Rise       ; clk             ;
;  MEM_bus[9]  ; clk        ; -1.616 ; -1.616 ; Rise       ; clk             ;
;  MEM_bus[10] ; clk        ; -1.611 ; -1.611 ; Rise       ; clk             ;
;  MEM_bus[11] ; clk        ; -1.610 ; -1.610 ; Rise       ; clk             ;
;  MEM_bus[12] ; clk        ; -1.841 ; -1.841 ; Rise       ; clk             ;
;  MEM_bus[13] ; clk        ; -1.888 ; -1.888 ; Rise       ; clk             ;
;  MEM_bus[14] ; clk        ; -1.923 ; -1.923 ; Rise       ; clk             ;
;  MEM_bus[15] ; clk        ; -1.828 ; -1.828 ; Rise       ; clk             ;
; MEM_en       ; clk        ; -2.383 ; -2.383 ; Rise       ; clk             ;
; MEM_rw       ; clk        ; 0.403  ; 0.403  ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MEM_bus[*]   ; clk        ; 4.071 ; 4.071 ; Rise       ; clk             ;
;  MEM_bus[0]  ; clk        ; 3.800 ; 3.800 ; Rise       ; clk             ;
;  MEM_bus[1]  ; clk        ; 3.957 ; 3.957 ; Rise       ; clk             ;
;  MEM_bus[2]  ; clk        ; 4.039 ; 4.039 ; Rise       ; clk             ;
;  MEM_bus[3]  ; clk        ; 4.058 ; 4.058 ; Rise       ; clk             ;
;  MEM_bus[4]  ; clk        ; 3.684 ; 3.684 ; Rise       ; clk             ;
;  MEM_bus[5]  ; clk        ; 3.796 ; 3.796 ; Rise       ; clk             ;
;  MEM_bus[6]  ; clk        ; 3.974 ; 3.974 ; Rise       ; clk             ;
;  MEM_bus[7]  ; clk        ; 3.797 ; 3.797 ; Rise       ; clk             ;
;  MEM_bus[8]  ; clk        ; 3.812 ; 3.812 ; Rise       ; clk             ;
;  MEM_bus[9]  ; clk        ; 3.800 ; 3.800 ; Rise       ; clk             ;
;  MEM_bus[10] ; clk        ; 3.910 ; 3.910 ; Rise       ; clk             ;
;  MEM_bus[11] ; clk        ; 3.888 ; 3.888 ; Rise       ; clk             ;
;  MEM_bus[12] ; clk        ; 3.774 ; 3.774 ; Rise       ; clk             ;
;  MEM_bus[13] ; clk        ; 3.901 ; 3.901 ; Rise       ; clk             ;
;  MEM_bus[14] ; clk        ; 4.071 ; 4.071 ; Rise       ; clk             ;
;  MEM_bus[15] ; clk        ; 4.026 ; 4.026 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MEM_bus[*]   ; clk        ; 3.684 ; 3.684 ; Rise       ; clk             ;
;  MEM_bus[0]  ; clk        ; 3.800 ; 3.800 ; Rise       ; clk             ;
;  MEM_bus[1]  ; clk        ; 3.957 ; 3.957 ; Rise       ; clk             ;
;  MEM_bus[2]  ; clk        ; 4.039 ; 4.039 ; Rise       ; clk             ;
;  MEM_bus[3]  ; clk        ; 4.058 ; 4.058 ; Rise       ; clk             ;
;  MEM_bus[4]  ; clk        ; 3.684 ; 3.684 ; Rise       ; clk             ;
;  MEM_bus[5]  ; clk        ; 3.796 ; 3.796 ; Rise       ; clk             ;
;  MEM_bus[6]  ; clk        ; 3.974 ; 3.974 ; Rise       ; clk             ;
;  MEM_bus[7]  ; clk        ; 3.797 ; 3.797 ; Rise       ; clk             ;
;  MEM_bus[8]  ; clk        ; 3.812 ; 3.812 ; Rise       ; clk             ;
;  MEM_bus[9]  ; clk        ; 3.800 ; 3.800 ; Rise       ; clk             ;
;  MEM_bus[10] ; clk        ; 3.910 ; 3.910 ; Rise       ; clk             ;
;  MEM_bus[11] ; clk        ; 3.888 ; 3.888 ; Rise       ; clk             ;
;  MEM_bus[12] ; clk        ; 3.774 ; 3.774 ; Rise       ; clk             ;
;  MEM_bus[13] ; clk        ; 3.901 ; 3.901 ; Rise       ; clk             ;
;  MEM_bus[14] ; clk        ; 4.071 ; 4.071 ; Rise       ; clk             ;
;  MEM_bus[15] ; clk        ; 4.026 ; 4.026 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; MEM_valid  ; MEM_bus[0]  ; 4.994 ; 4.994 ; 4.994 ; 4.994 ;
; MEM_valid  ; MEM_bus[1]  ; 4.978 ; 4.978 ; 4.978 ; 4.978 ;
; MEM_valid  ; MEM_bus[2]  ; 4.988 ; 4.988 ; 4.988 ; 4.988 ;
; MEM_valid  ; MEM_bus[3]  ; 4.978 ; 4.978 ; 4.978 ; 4.978 ;
; MEM_valid  ; MEM_bus[4]  ; 4.972 ; 4.972 ; 4.972 ; 4.972 ;
; MEM_valid  ; MEM_bus[5]  ; 4.994 ; 4.994 ; 4.994 ; 4.994 ;
; MEM_valid  ; MEM_bus[6]  ; 4.972 ; 4.972 ; 4.972 ; 4.972 ;
; MEM_valid  ; MEM_bus[7]  ; 5.166 ; 5.166 ; 5.166 ; 5.166 ;
; MEM_valid  ; MEM_bus[8]  ; 5.159 ; 5.159 ; 5.159 ; 5.159 ;
; MEM_valid  ; MEM_bus[9]  ; 5.159 ; 5.159 ; 5.159 ; 5.159 ;
; MEM_valid  ; MEM_bus[10] ; 5.149 ; 5.149 ; 5.149 ; 5.149 ;
; MEM_valid  ; MEM_bus[11] ; 5.149 ; 5.149 ; 5.149 ; 5.149 ;
; MEM_valid  ; MEM_bus[12] ; 5.146 ; 5.146 ; 5.146 ; 5.146 ;
; MEM_valid  ; MEM_bus[13] ; 5.166 ; 5.166 ; 5.166 ; 5.166 ;
; MEM_valid  ; MEM_bus[14] ; 5.146 ; 5.146 ; 5.146 ; 5.146 ;
; MEM_valid  ; MEM_bus[15] ; 5.126 ; 5.126 ; 5.126 ; 5.126 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; MEM_valid  ; MEM_bus[0]  ; 4.994 ; 4.994 ; 4.994 ; 4.994 ;
; MEM_valid  ; MEM_bus[1]  ; 4.978 ; 4.978 ; 4.978 ; 4.978 ;
; MEM_valid  ; MEM_bus[2]  ; 4.988 ; 4.988 ; 4.988 ; 4.988 ;
; MEM_valid  ; MEM_bus[3]  ; 4.978 ; 4.978 ; 4.978 ; 4.978 ;
; MEM_valid  ; MEM_bus[4]  ; 4.972 ; 4.972 ; 4.972 ; 4.972 ;
; MEM_valid  ; MEM_bus[5]  ; 4.994 ; 4.994 ; 4.994 ; 4.994 ;
; MEM_valid  ; MEM_bus[6]  ; 4.972 ; 4.972 ; 4.972 ; 4.972 ;
; MEM_valid  ; MEM_bus[7]  ; 5.166 ; 5.166 ; 5.166 ; 5.166 ;
; MEM_valid  ; MEM_bus[8]  ; 5.159 ; 5.159 ; 5.159 ; 5.159 ;
; MEM_valid  ; MEM_bus[9]  ; 5.159 ; 5.159 ; 5.159 ; 5.159 ;
; MEM_valid  ; MEM_bus[10] ; 5.149 ; 5.149 ; 5.149 ; 5.149 ;
; MEM_valid  ; MEM_bus[11] ; 5.149 ; 5.149 ; 5.149 ; 5.149 ;
; MEM_valid  ; MEM_bus[12] ; 5.146 ; 5.146 ; 5.146 ; 5.146 ;
; MEM_valid  ; MEM_bus[13] ; 5.166 ; 5.166 ; 5.166 ; 5.166 ;
; MEM_valid  ; MEM_bus[14] ; 5.146 ; 5.146 ; 5.146 ; 5.146 ;
; MEM_valid  ; MEM_bus[15] ; 5.126 ; 5.126 ; 5.126 ; 5.126 ;
+------------+-------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -3.155   ; 0.238 ; N/A      ; N/A     ; -1.627              ;
;  clk             ; -3.155   ; 0.238 ; N/A      ; N/A     ; -1.627              ;
; Design-wide TNS  ; -434.582 ; 0.0   ; 0.0      ; 0.0     ; -1451.108           ;
;  clk             ; -434.582 ; 0.000 ; N/A      ; N/A     ; -1451.108           ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Setup Times                                                              ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MAR_load     ; clk        ; 6.916 ; 6.916 ; Rise       ; clk             ;
; MDR_load     ; clk        ; 7.030 ; 7.030 ; Rise       ; clk             ;
; MEM_bus[*]   ; clk        ; 3.992 ; 3.992 ; Rise       ; clk             ;
;  MEM_bus[0]  ; clk        ; 3.624 ; 3.624 ; Rise       ; clk             ;
;  MEM_bus[1]  ; clk        ; 3.801 ; 3.801 ; Rise       ; clk             ;
;  MEM_bus[2]  ; clk        ; 3.992 ; 3.992 ; Rise       ; clk             ;
;  MEM_bus[3]  ; clk        ; 3.937 ; 3.937 ; Rise       ; clk             ;
;  MEM_bus[4]  ; clk        ; 3.482 ; 3.482 ; Rise       ; clk             ;
;  MEM_bus[5]  ; clk        ; 3.736 ; 3.736 ; Rise       ; clk             ;
;  MEM_bus[6]  ; clk        ; 3.805 ; 3.805 ; Rise       ; clk             ;
;  MEM_bus[7]  ; clk        ; 3.681 ; 3.681 ; Rise       ; clk             ;
;  MEM_bus[8]  ; clk        ; 3.766 ; 3.766 ; Rise       ; clk             ;
;  MEM_bus[9]  ; clk        ; 3.603 ; 3.603 ; Rise       ; clk             ;
;  MEM_bus[10] ; clk        ; 3.698 ; 3.698 ; Rise       ; clk             ;
;  MEM_bus[11] ; clk        ; 3.823 ; 3.823 ; Rise       ; clk             ;
;  MEM_bus[12] ; clk        ; 3.714 ; 3.714 ; Rise       ; clk             ;
;  MEM_bus[13] ; clk        ; 3.766 ; 3.766 ; Rise       ; clk             ;
;  MEM_bus[14] ; clk        ; 3.814 ; 3.814 ; Rise       ; clk             ;
;  MEM_bus[15] ; clk        ; 3.649 ; 3.649 ; Rise       ; clk             ;
; MEM_en       ; clk        ; 6.766 ; 6.766 ; Rise       ; clk             ;
; MEM_rw       ; clk        ; 3.082 ; 3.082 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Hold Times                                                                 ;
+--------------+------------+--------+--------+------------+-----------------+
; Data Port    ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------+------------+--------+--------+------------+-----------------+
; MAR_load     ; clk        ; -1.984 ; -1.984 ; Rise       ; clk             ;
; MDR_load     ; clk        ; -1.966 ; -1.966 ; Rise       ; clk             ;
; MEM_bus[*]   ; clk        ; -1.610 ; -1.610 ; Rise       ; clk             ;
;  MEM_bus[0]  ; clk        ; -1.774 ; -1.774 ; Rise       ; clk             ;
;  MEM_bus[1]  ; clk        ; -1.842 ; -1.842 ; Rise       ; clk             ;
;  MEM_bus[2]  ; clk        ; -1.938 ; -1.938 ; Rise       ; clk             ;
;  MEM_bus[3]  ; clk        ; -1.921 ; -1.921 ; Rise       ; clk             ;
;  MEM_bus[4]  ; clk        ; -1.643 ; -1.643 ; Rise       ; clk             ;
;  MEM_bus[5]  ; clk        ; -1.770 ; -1.770 ; Rise       ; clk             ;
;  MEM_bus[6]  ; clk        ; -1.763 ; -1.763 ; Rise       ; clk             ;
;  MEM_bus[7]  ; clk        ; -1.718 ; -1.718 ; Rise       ; clk             ;
;  MEM_bus[8]  ; clk        ; -1.621 ; -1.621 ; Rise       ; clk             ;
;  MEM_bus[9]  ; clk        ; -1.616 ; -1.616 ; Rise       ; clk             ;
;  MEM_bus[10] ; clk        ; -1.611 ; -1.611 ; Rise       ; clk             ;
;  MEM_bus[11] ; clk        ; -1.610 ; -1.610 ; Rise       ; clk             ;
;  MEM_bus[12] ; clk        ; -1.841 ; -1.841 ; Rise       ; clk             ;
;  MEM_bus[13] ; clk        ; -1.888 ; -1.888 ; Rise       ; clk             ;
;  MEM_bus[14] ; clk        ; -1.923 ; -1.923 ; Rise       ; clk             ;
;  MEM_bus[15] ; clk        ; -1.828 ; -1.828 ; Rise       ; clk             ;
; MEM_en       ; clk        ; -2.383 ; -2.383 ; Rise       ; clk             ;
; MEM_rw       ; clk        ; 0.585  ; 0.585  ; Rise       ; clk             ;
+--------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MEM_bus[*]   ; clk        ; 7.258 ; 7.258 ; Rise       ; clk             ;
;  MEM_bus[0]  ; clk        ; 6.686 ; 6.686 ; Rise       ; clk             ;
;  MEM_bus[1]  ; clk        ; 7.004 ; 7.004 ; Rise       ; clk             ;
;  MEM_bus[2]  ; clk        ; 7.208 ; 7.208 ; Rise       ; clk             ;
;  MEM_bus[3]  ; clk        ; 7.243 ; 7.243 ; Rise       ; clk             ;
;  MEM_bus[4]  ; clk        ; 6.430 ; 6.430 ; Rise       ; clk             ;
;  MEM_bus[5]  ; clk        ; 6.671 ; 6.671 ; Rise       ; clk             ;
;  MEM_bus[6]  ; clk        ; 7.054 ; 7.054 ; Rise       ; clk             ;
;  MEM_bus[7]  ; clk        ; 6.672 ; 6.672 ; Rise       ; clk             ;
;  MEM_bus[8]  ; clk        ; 6.722 ; 6.722 ; Rise       ; clk             ;
;  MEM_bus[9]  ; clk        ; 6.697 ; 6.697 ; Rise       ; clk             ;
;  MEM_bus[10] ; clk        ; 6.951 ; 6.951 ; Rise       ; clk             ;
;  MEM_bus[11] ; clk        ; 6.919 ; 6.919 ; Rise       ; clk             ;
;  MEM_bus[12] ; clk        ; 6.649 ; 6.649 ; Rise       ; clk             ;
;  MEM_bus[13] ; clk        ; 6.915 ; 6.915 ; Rise       ; clk             ;
;  MEM_bus[14] ; clk        ; 7.258 ; 7.258 ; Rise       ; clk             ;
;  MEM_bus[15] ; clk        ; 7.209 ; 7.209 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; MEM_bus[*]   ; clk        ; 3.684 ; 3.684 ; Rise       ; clk             ;
;  MEM_bus[0]  ; clk        ; 3.800 ; 3.800 ; Rise       ; clk             ;
;  MEM_bus[1]  ; clk        ; 3.957 ; 3.957 ; Rise       ; clk             ;
;  MEM_bus[2]  ; clk        ; 4.039 ; 4.039 ; Rise       ; clk             ;
;  MEM_bus[3]  ; clk        ; 4.058 ; 4.058 ; Rise       ; clk             ;
;  MEM_bus[4]  ; clk        ; 3.684 ; 3.684 ; Rise       ; clk             ;
;  MEM_bus[5]  ; clk        ; 3.796 ; 3.796 ; Rise       ; clk             ;
;  MEM_bus[6]  ; clk        ; 3.974 ; 3.974 ; Rise       ; clk             ;
;  MEM_bus[7]  ; clk        ; 3.797 ; 3.797 ; Rise       ; clk             ;
;  MEM_bus[8]  ; clk        ; 3.812 ; 3.812 ; Rise       ; clk             ;
;  MEM_bus[9]  ; clk        ; 3.800 ; 3.800 ; Rise       ; clk             ;
;  MEM_bus[10] ; clk        ; 3.910 ; 3.910 ; Rise       ; clk             ;
;  MEM_bus[11] ; clk        ; 3.888 ; 3.888 ; Rise       ; clk             ;
;  MEM_bus[12] ; clk        ; 3.774 ; 3.774 ; Rise       ; clk             ;
;  MEM_bus[13] ; clk        ; 3.901 ; 3.901 ; Rise       ; clk             ;
;  MEM_bus[14] ; clk        ; 4.071 ; 4.071 ; Rise       ; clk             ;
;  MEM_bus[15] ; clk        ; 4.026 ; 4.026 ; Rise       ; clk             ;
+--------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Progagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; MEM_valid  ; MEM_bus[0]  ; 8.800 ; 8.800 ; 8.800 ; 8.800 ;
; MEM_valid  ; MEM_bus[1]  ; 8.786 ; 8.786 ; 8.786 ; 8.786 ;
; MEM_valid  ; MEM_bus[2]  ; 8.796 ; 8.796 ; 8.796 ; 8.796 ;
; MEM_valid  ; MEM_bus[3]  ; 8.786 ; 8.786 ; 8.786 ; 8.786 ;
; MEM_valid  ; MEM_bus[4]  ; 8.779 ; 8.779 ; 8.779 ; 8.779 ;
; MEM_valid  ; MEM_bus[5]  ; 8.800 ; 8.800 ; 8.800 ; 8.800 ;
; MEM_valid  ; MEM_bus[6]  ; 8.779 ; 8.779 ; 8.779 ; 8.779 ;
; MEM_valid  ; MEM_bus[7]  ; 9.133 ; 9.133 ; 9.133 ; 9.133 ;
; MEM_valid  ; MEM_bus[8]  ; 9.127 ; 9.127 ; 9.127 ; 9.127 ;
; MEM_valid  ; MEM_bus[9]  ; 9.127 ; 9.127 ; 9.127 ; 9.127 ;
; MEM_valid  ; MEM_bus[10] ; 9.117 ; 9.117 ; 9.117 ; 9.117 ;
; MEM_valid  ; MEM_bus[11] ; 9.117 ; 9.117 ; 9.117 ; 9.117 ;
; MEM_valid  ; MEM_bus[12] ; 9.113 ; 9.113 ; 9.113 ; 9.113 ;
; MEM_valid  ; MEM_bus[13] ; 9.133 ; 9.133 ; 9.133 ; 9.133 ;
; MEM_valid  ; MEM_bus[14] ; 9.111 ; 9.111 ; 9.111 ; 9.111 ;
; MEM_valid  ; MEM_bus[15] ; 9.093 ; 9.093 ; 9.093 ; 9.093 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; MEM_valid  ; MEM_bus[0]  ; 4.994 ; 4.994 ; 4.994 ; 4.994 ;
; MEM_valid  ; MEM_bus[1]  ; 4.978 ; 4.978 ; 4.978 ; 4.978 ;
; MEM_valid  ; MEM_bus[2]  ; 4.988 ; 4.988 ; 4.988 ; 4.988 ;
; MEM_valid  ; MEM_bus[3]  ; 4.978 ; 4.978 ; 4.978 ; 4.978 ;
; MEM_valid  ; MEM_bus[4]  ; 4.972 ; 4.972 ; 4.972 ; 4.972 ;
; MEM_valid  ; MEM_bus[5]  ; 4.994 ; 4.994 ; 4.994 ; 4.994 ;
; MEM_valid  ; MEM_bus[6]  ; 4.972 ; 4.972 ; 4.972 ; 4.972 ;
; MEM_valid  ; MEM_bus[7]  ; 5.166 ; 5.166 ; 5.166 ; 5.166 ;
; MEM_valid  ; MEM_bus[8]  ; 5.159 ; 5.159 ; 5.159 ; 5.159 ;
; MEM_valid  ; MEM_bus[9]  ; 5.159 ; 5.159 ; 5.159 ; 5.159 ;
; MEM_valid  ; MEM_bus[10] ; 5.149 ; 5.149 ; 5.149 ; 5.149 ;
; MEM_valid  ; MEM_bus[11] ; 5.149 ; 5.149 ; 5.149 ; 5.149 ;
; MEM_valid  ; MEM_bus[12] ; 5.146 ; 5.146 ; 5.146 ; 5.146 ;
; MEM_valid  ; MEM_bus[13] ; 5.166 ; 5.166 ; 5.166 ; 5.166 ;
; MEM_valid  ; MEM_bus[14] ; 5.146 ; 5.146 ; 5.146 ; 5.146 ;
; MEM_valid  ; MEM_bus[15] ; 5.126 ; 5.126 ; 5.126 ; 5.126 ;
+------------+-------------+-------+-------+-------+-------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 624      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 624      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 244   ; 244  ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 32    ; 32   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jul 07 12:25:10 2014
Info: Command: quartus_sta memory -c memory
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'memory.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.155
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.155      -434.582 clk 
Info (332146): Worst-case hold slack is 0.522
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.522         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1451.108 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.483
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.483       -55.471 clk 
Info (332146): Worst-case hold slack is 0.238
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.238         0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1451.108 clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 398 megabytes
    Info: Processing ended: Mon Jul 07 12:25:13 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


