Classic Timing Analyzer report for course-project
Fri Apr 21 00:59:46 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. tpd
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                           ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                                                      ; To                                                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 3.942 ns    ; WRITE                                                     ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0] ; --         ; CLC      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.499 ns    ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8] ; DBUS_OUT[8]                                               ; CLC        ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.827 ns   ; READ                                                      ; DBUS_OUT[8]                                               ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.282 ns   ; DBUS_IN[9]                                                ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9] ; --         ; CLC      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                                                           ;                                                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------------------------------------------------------+-----------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLC             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                     ;
+-------+--------------+------------+-------------+------------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                                         ; To Clock ;
+-------+--------------+------------+-------------+------------------------------------------------------------+----------+
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] ; CLC      ;
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14] ; CLC      ;
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13] ; CLC      ;
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12] ; CLC      ;
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[11] ; CLC      ;
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC      ;
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]  ; CLC      ;
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]  ; CLC      ;
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLC      ;
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLC      ;
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLC      ;
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLC      ;
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC      ;
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLC      ;
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLC      ;
; N/A   ; None         ; 3.942 ns   ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLC      ;
; N/A   ; None         ; 3.377 ns   ; DBUS_IN[15] ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] ; CLC      ;
; N/A   ; None         ; 3.280 ns   ; DBUS_IN[1]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLC      ;
; N/A   ; None         ; 3.148 ns   ; DBUS_IN[11] ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[11] ; CLC      ;
; N/A   ; None         ; 2.950 ns   ; DBUS_IN[8]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]  ; CLC      ;
; N/A   ; None         ; 2.844 ns   ; DBUS_IN[7]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLC      ;
; N/A   ; None         ; 2.762 ns   ; DBUS_IN[0]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLC      ;
; N/A   ; None         ; 2.728 ns   ; DBUS_IN[6]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLC      ;
; N/A   ; None         ; 2.700 ns   ; DBUS_IN[10] ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC      ;
; N/A   ; None         ; 2.693 ns   ; DBUS_IN[4]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLC      ;
; N/A   ; None         ; 2.679 ns   ; DBUS_IN[2]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLC      ;
; N/A   ; None         ; 2.571 ns   ; DBUS_IN[12] ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12] ; CLC      ;
; N/A   ; None         ; 2.569 ns   ; DBUS_IN[14] ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14] ; CLC      ;
; N/A   ; None         ; 2.542 ns   ; DBUS_IN[3]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC      ;
; N/A   ; None         ; 2.538 ns   ; DBUS_IN[13] ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13] ; CLC      ;
; N/A   ; None         ; 2.528 ns   ; DBUS_IN[5]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLC      ;
; N/A   ; None         ; 2.521 ns   ; DBUS_IN[9]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]  ; CLC      ;
+-------+--------------+------------+-------------+------------------------------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                        ;
+-------+--------------+------------+------------------------------------------------------------+--------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                       ; To           ; From Clock ;
+-------+--------------+------------+------------------------------------------------------------+--------------+------------+
; N/A   ; None         ; 7.499 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]  ; DBUS_OUT[8]  ; CLC        ;
; N/A   ; None         ; 7.412 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; DBUS_OUT[0]  ; CLC        ;
; N/A   ; None         ; 7.129 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]  ; DBUS_OUT[9]  ; CLC        ;
; N/A   ; None         ; 7.087 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; DBUS_OUT[2]  ; CLC        ;
; N/A   ; None         ; 6.597 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; DBUS_OUT[7]  ; CLC        ;
; N/A   ; None         ; 6.373 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; DBUS_OUT[3]  ; CLC        ;
; N/A   ; None         ; 6.273 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] ; DBUS_OUT[15] ; CLC        ;
; N/A   ; None         ; 6.267 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; DBUS_OUT[4]  ; CLC        ;
; N/A   ; None         ; 6.262 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; DBUS_OUT[6]  ; CLC        ;
; N/A   ; None         ; 6.069 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14] ; DBUS_OUT[14] ; CLC        ;
; N/A   ; None         ; 6.048 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13] ; DBUS_OUT[13] ; CLC        ;
; N/A   ; None         ; 6.037 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12] ; DBUS_OUT[12] ; CLC        ;
; N/A   ; None         ; 5.669 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; DBUS_OUT[5]  ; CLC        ;
; N/A   ; None         ; 5.647 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; DBUS_OUT[10] ; CLC        ;
; N/A   ; None         ; 5.459 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[11] ; DBUS_OUT[11] ; CLC        ;
; N/A   ; None         ; 5.422 ns   ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; DBUS_OUT[1]  ; CLC        ;
+-------+--------------+------------+------------------------------------------------------------+--------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+------+--------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To           ;
+-------+-------------------+-----------------+------+--------------+
; N/A   ; None              ; 10.827 ns       ; READ ; DBUS_OUT[8]  ;
; N/A   ; None              ; 10.746 ns       ; READ ; DBUS_OUT[0]  ;
; N/A   ; None              ; 10.462 ns       ; READ ; DBUS_OUT[9]  ;
; N/A   ; None              ; 10.416 ns       ; READ ; DBUS_OUT[2]  ;
; N/A   ; None              ; 9.934 ns        ; READ ; DBUS_OUT[7]  ;
; N/A   ; None              ; 9.702 ns        ; READ ; DBUS_OUT[3]  ;
; N/A   ; None              ; 9.601 ns        ; READ ; DBUS_OUT[15] ;
; N/A   ; None              ; 9.599 ns        ; READ ; DBUS_OUT[6]  ;
; N/A   ; None              ; 9.594 ns        ; READ ; DBUS_OUT[4]  ;
; N/A   ; None              ; 9.405 ns        ; READ ; DBUS_OUT[14] ;
; N/A   ; None              ; 9.384 ns        ; READ ; DBUS_OUT[13] ;
; N/A   ; None              ; 9.373 ns        ; READ ; DBUS_OUT[12] ;
; N/A   ; None              ; 8.996 ns        ; READ ; DBUS_OUT[5]  ;
; N/A   ; None              ; 8.980 ns        ; READ ; DBUS_OUT[10] ;
; N/A   ; None              ; 8.795 ns        ; READ ; DBUS_OUT[11] ;
; N/A   ; None              ; 8.756 ns        ; READ ; DBUS_OUT[1]  ;
+-------+-------------------+-----------------+------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                            ;
+---------------+-------------+-----------+-------------+------------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                                         ; To Clock ;
+---------------+-------------+-----------+-------------+------------------------------------------------------------+----------+
; N/A           ; None        ; -2.282 ns ; DBUS_IN[9]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]  ; CLC      ;
; N/A           ; None        ; -2.289 ns ; DBUS_IN[5]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLC      ;
; N/A           ; None        ; -2.299 ns ; DBUS_IN[13] ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13] ; CLC      ;
; N/A           ; None        ; -2.303 ns ; DBUS_IN[3]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC      ;
; N/A           ; None        ; -2.330 ns ; DBUS_IN[14] ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14] ; CLC      ;
; N/A           ; None        ; -2.332 ns ; DBUS_IN[12] ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12] ; CLC      ;
; N/A           ; None        ; -2.440 ns ; DBUS_IN[2]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLC      ;
; N/A           ; None        ; -2.454 ns ; DBUS_IN[4]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLC      ;
; N/A           ; None        ; -2.461 ns ; DBUS_IN[10] ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC      ;
; N/A           ; None        ; -2.489 ns ; DBUS_IN[6]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLC      ;
; N/A           ; None        ; -2.523 ns ; DBUS_IN[0]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLC      ;
; N/A           ; None        ; -2.605 ns ; DBUS_IN[7]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLC      ;
; N/A           ; None        ; -2.711 ns ; DBUS_IN[8]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]  ; CLC      ;
; N/A           ; None        ; -2.909 ns ; DBUS_IN[11] ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[11] ; CLC      ;
; N/A           ; None        ; -3.041 ns ; DBUS_IN[1]  ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLC      ;
; N/A           ; None        ; -3.138 ns ; DBUS_IN[15] ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15] ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[14] ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[13] ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[12] ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[11] ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[10] ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]  ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]  ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[7]  ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[6]  ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[5]  ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[4]  ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[3]  ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[2]  ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1]  ; CLC      ;
; N/A           ; None        ; -3.703 ns ; WRITE       ; CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[0]  ; CLC      ;
+---------------+-------------+-----------+-------------+------------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Fri Apr 21 00:59:46 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off course-project -c course-project --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLC" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLC"
Info: tsu for register "CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]" (data pin = "WRITE", clock pin = "CLC") is 3.942 ns
    Info: + Longest pin to register delay is 6.319 ns
        Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y13; Fanout = 16; PIN Node = 'WRITE'
        Info: 2: + IC(4.736 ns) + CELL(0.746 ns) = 6.319 ns; Loc. = LCFF_X13_Y23_N19; Fanout = 1; REG Node = 'CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]'
        Info: Total cell delay = 1.583 ns ( 25.05 % )
        Info: Total interconnect delay = 4.736 ns ( 74.95 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "CLC" to destination register is 2.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLC~clkctrl'
        Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X13_Y23_N19; Fanout = 1; REG Node = 'CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[15]'
        Info: Total cell delay = 1.472 ns ( 59.67 % )
        Info: Total interconnect delay = 0.995 ns ( 40.33 % )
Info: tco from clock "CLC" to destination pin "DBUS_OUT[8]" through register "CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]" is 7.499 ns
    Info: + Longest clock path from clock "CLC" to source register is 2.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLC~clkctrl'
        Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X13_Y23_N17; Fanout = 1; REG Node = 'CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]'
        Info: Total cell delay = 1.472 ns ( 59.67 % )
        Info: Total interconnect delay = 0.995 ns ( 40.33 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y23_N17; Fanout = 1; REG Node = 'CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[8]'
        Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X13_Y23_N16; Fanout = 1; COMB Node = 'CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23'
        Info: 3: + IC(2.461 ns) + CELL(2.144 ns) = 4.938 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'DBUS_OUT[8]'
        Info: Total cell delay = 2.477 ns ( 50.16 % )
        Info: Total interconnect delay = 2.461 ns ( 49.84 % )
Info: Longest tpd from source pin "READ" to destination pin "DBUS_OUT[8]" is 10.827 ns
    Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_AB8; Fanout = 32; PIN Node = 'READ'
    Info: 2: + IC(5.019 ns) + CELL(0.346 ns) = 6.222 ns; Loc. = LCCOMB_X13_Y23_N16; Fanout = 1; COMB Node = 'CELL:inst20|lpm_bustri1:inst13|lpm_bustri:lpm_bustri_component|dout[8]~23'
    Info: 3: + IC(2.461 ns) + CELL(2.144 ns) = 10.827 ns; Loc. = PIN_L3; Fanout = 0; PIN Node = 'DBUS_OUT[8]'
    Info: Total cell delay = 3.347 ns ( 30.91 % )
    Info: Total interconnect delay = 7.480 ns ( 69.09 % )
Info: th for register "CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]" (data pin = "DBUS_IN[9]", clock pin = "CLC") is -2.282 ns
    Info: + Longest clock path from clock "CLC" to destination register is 2.467 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLC'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 16; COMB Node = 'CLC~clkctrl'
        Info: 3: + IC(0.652 ns) + CELL(0.618 ns) = 2.467 ns; Loc. = LCFF_X13_Y23_N29; Fanout = 1; REG Node = 'CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]'
        Info: Total cell delay = 1.472 ns ( 59.67 % )
        Info: Total interconnect delay = 0.995 ns ( 40.33 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 4.898 ns
        Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_A15; Fanout = 1; PIN Node = 'DBUS_IN[9]'
        Info: 2: + IC(3.732 ns) + CELL(0.309 ns) = 4.898 ns; Loc. = LCFF_X13_Y23_N29; Fanout = 1; REG Node = 'CELL:inst20|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[9]'
        Info: Total cell delay = 1.166 ns ( 23.81 % )
        Info: Total interconnect delay = 3.732 ns ( 76.19 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 206 megabytes
    Info: Processing ended: Fri Apr 21 00:59:46 2017
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


