Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ced6039ebf2f424d83075630db9363b4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot index_selector_tb_behav xil_defaultlib.index_selector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3813] value in initialization depends on signal 'v0' [C:/Users/Amteo/Desktop/Universidad/SEP/Proyecto1/IndexSelector/IndexSelector.srcs/sources_1/new/index_selector.vhd:29]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.index_selector [index_selector_default]
Compiling architecture behavior of entity xil_defaultlib.index_selector_tb
Built simulation snapshot index_selector_tb_behav
