#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Apr 27 16:59:19 2023
# Process ID: 53293
# Current directory: /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1
# Command line: vivado -log tdoa.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source tdoa.tcl -notrace
# Log file: /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa.vdi
# Journal file: /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/vivado.jou
# Running On: theo-ubuntu, OS: Linux, CPU Frequency: 2592.000 MHz, CPU Physical cores: 2, Host memory: 8328 MB
#-----------------------------------------------------------
source tdoa.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1263.652 ; gain = 0.023 ; free physical = 1333 ; free virtual = 3596
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_xadc_sampler_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_sdft_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_channel_demux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/led_debug'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/theo/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top tdoa -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1707.520 ; gain = 0.000 ; free physical = 864 ; free virtual = 3136
INFO: [Netlist 29-17] Analyzing 1966 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_processing_system7_0_2/tdoa_processing_system7_0_2.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_processing_system7_0_2/tdoa_processing_system7_0_2.xdc] for cell 'processing_system7_0/inst'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_proc_sys_reset_0_0/tdoa_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_proc_sys_reset_0_0/tdoa_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_proc_sys_reset_0_0/tdoa_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_proc_sys_reset_0_0/tdoa_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_axi_xadc_sampler_0_3/src/xadc_wiz_0_3/xadc_wiz_0.xdc] for cell 'axi_xadc_sampler_0/inst/xadc/inst'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_axi_xadc_sampler_0_3/src/xadc_wiz_0_3/xadc_wiz_0.xdc] for cell 'axi_xadc_sampler_0/inst/xadc/inst'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1854.781 ; gain = 0.000 ; free physical = 743 ; free virtual = 3017
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 664 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 568 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1854.781 ; gain = 511.855 ; free physical = 743 ; free virtual = 3017
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1897.531 ; gain = 42.750 ; free physical = 724 ; free virtual = 2999

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 212e207d7

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2370.391 ; gain = 472.859 ; free physical = 285 ; free virtual = 2574

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = c363300abeb4feb8.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2688.969 ; gain = 0.000 ; free physical = 595 ; free virtual = 2332
Phase 1 Generate And Synthesize Debug Cores | Checksum: 19af43b17

Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 2688.969 ; gain = 30.719 ; free physical = 595 ; free virtual = 2332

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_3, which resulted in an inversion of 16 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1ff4aec79

Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 2688.969 ; gain = 30.719 ; free physical = 616 ; free virtual = 2354
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 11b68670d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 2688.969 ; gain = 30.719 ; free physical = 616 ; free virtual = 2354
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 13e9b8608

Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2688.969 ; gain = 30.719 ; free physical = 611 ; free virtual = 2349
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 42 cells
INFO: [Opt 31-1021] In phase Sweep, 1563 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 13e9b8608

Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2720.984 ; gain = 62.734 ; free physical = 611 ; free virtual = 2349
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 13e9b8608

Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2720.984 ; gain = 62.734 ; free physical = 611 ; free virtual = 2349
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 13e9b8608

Time (s): cpu = 00:00:27 ; elapsed = 00:00:32 . Memory (MB): peak = 2720.984 ; gain = 62.734 ; free physical = 611 ; free virtual = 2350
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 59 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              37  |                                             67  |
|  Constant propagation         |               0  |              16  |                                             51  |
|  Sweep                        |               0  |              42  |                                           1563  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             59  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2720.984 ; gain = 0.000 ; free physical = 613 ; free virtual = 2351
Ending Logic Optimization Task | Checksum: 2b27da644

Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2720.984 ; gain = 62.734 ; free physical = 613 ; free virtual = 2351

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 40 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 40 newly gated: 0 Total Ports: 80
Ending PowerOpt Patch Enables Task | Checksum: 1e01783ee

Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2887.629 ; gain = 0.000 ; free physical = 552 ; free virtual = 2296
Ending Power Optimization Task | Checksum: 1e01783ee

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2887.629 ; gain = 166.645 ; free physical = 564 ; free virtual = 2309

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1e01783ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2887.629 ; gain = 0.000 ; free physical = 564 ; free virtual = 2309

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2887.629 ; gain = 0.000 ; free physical = 564 ; free virtual = 2309
Ending Netlist Obfuscation Task | Checksum: 200e4c487

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2887.629 ; gain = 0.000 ; free physical = 564 ; free virtual = 2309
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:53 . Memory (MB): peak = 2887.629 ; gain = 1032.848 ; free physical = 564 ; free virtual = 2309
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2919.645 ; gain = 32.016 ; free physical = 553 ; free virtual = 2303
INFO: [Common 17-1381] The checkpoint '/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2919.645 ; gain = 32.016 ; free physical = 529 ; free virtual = 2295
INFO: [runtcl-4] Executing : report_drc -file tdoa_drc_opted.rpt -pb tdoa_drc_opted.pb -rpx tdoa_drc_opted.rpx
Command: report_drc -file tdoa_drc_opted.rpt -pb tdoa_drc_opted.pb -rpx tdoa_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 515 ; free virtual = 2284
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1c15c6847

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 515 ; free virtual = 2284
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 515 ; free virtual = 2284

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1101b3391

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 508 ; free virtual = 2281

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1680627b4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 492 ; free virtual = 2273

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1680627b4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 520 ; free virtual = 2301
Phase 1 Placer Initialization | Checksum: 1680627b4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 518 ; free virtual = 2299

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15f33daaf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 498 ; free virtual = 2280

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: d3215f02

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 495 ; free virtual = 2277

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: d3215f02

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 495 ; free virtual = 2277

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 128e0dc38

Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 391 ; free virtual = 2261

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 302 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 139 nets or LUTs. Breaked 0 LUT, combined 139 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 392 ; free virtual = 2265

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            139  |                   139  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            139  |                   139  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 27ab42970

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 391 ; free virtual = 2264
Phase 2.4 Global Placement Core | Checksum: 1d315750f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 391 ; free virtual = 2265
Phase 2 Global Placement | Checksum: 1d315750f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 391 ; free virtual = 2265

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ccbc3502

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 379 ; free virtual = 2266

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12c9dd13f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:27 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 379 ; free virtual = 2265

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 14d1062e6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 379 ; free virtual = 2265

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2133998fa

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 379 ; free virtual = 2265

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e2623351

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 220 ; free virtual = 2205

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 198b60670

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 220 ; free virtual = 2205

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: ffa13d09

Time (s): cpu = 00:00:38 ; elapsed = 00:00:33 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 220 ; free virtual = 2205
Phase 3 Detail Placement | Checksum: ffa13d09

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 220 ; free virtual = 2205

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 149cf3ede

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.515 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 175dc6fb2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 193 ; free virtual = 2174
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 104e7fd1f

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 193 ; free virtual = 2174
Phase 4.1.1.1 BUFG Insertion | Checksum: 149cf3ede

Time (s): cpu = 00:00:48 ; elapsed = 00:00:41 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 193 ; free virtual = 2174

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.515. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 11b76d098

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 193 ; free virtual = 2174

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 193 ; free virtual = 2174
Phase 4.1 Post Commit Optimization | Checksum: 11b76d098

Time (s): cpu = 00:00:49 ; elapsed = 00:00:41 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 193 ; free virtual = 2174

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 11b76d098

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 193 ; free virtual = 2174

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 11b76d098

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 193 ; free virtual = 2174
Phase 4.3 Placer Reporting | Checksum: 11b76d098

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 193 ; free virtual = 2174

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 193 ; free virtual = 2174

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 193 ; free virtual = 2174
Phase 4 Post Placement Optimization and Clean-Up | Checksum: de46ce58

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 193 ; free virtual = 2174
Ending Placer Task | Checksum: 882f9e9f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:42 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 193 ; free virtual = 2174
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 210 ; free virtual = 2191
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 199 ; free virtual = 2210
INFO: [Common 17-1381] The checkpoint '/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 205 ; free virtual = 2225
INFO: [runtcl-4] Executing : report_io -file tdoa_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 199 ; free virtual = 2219
INFO: [runtcl-4] Executing : report_utilization -file tdoa_utilization_placed.rpt -pb tdoa_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tdoa_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 199 ; free virtual = 2219
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 164 ; free virtual = 2184
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 128 ; free virtual = 2178
INFO: [Common 17-1381] The checkpoint '/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 118 ; free virtual = 2177
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 137b2b6c ConstDB: 0 ShapeSum: 74b47333 RouteDB: 0
Post Restoration Checksum: NetGraph: e5e60c97 NumContArr: 40e6c5d1 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 126ccd268

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 118 ; free virtual = 2065

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 126ccd268

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 134 ; free virtual = 2066

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 126ccd268

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2943.656 ; gain = 0.000 ; free physical = 134 ; free virtual = 2066
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: faba24b5

Time (s): cpu = 00:00:38 ; elapsed = 00:00:30 . Memory (MB): peak = 2983.742 ; gain = 40.086 ; free physical = 132 ; free virtual = 2041
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.618  | TNS=0.000  | WHS=-0.233 | THS=-378.200|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: d15daf95

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 2990.742 ; gain = 47.086 ; free physical = 123 ; free virtual = 2000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.618  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 119a31175

Time (s): cpu = 00:00:43 ; elapsed = 00:00:34 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 123 ; free virtual = 2004

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23351
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23351
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: d82feef3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 123 ; free virtual = 2004

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d82feef3

Time (s): cpu = 00:00:44 ; elapsed = 00:00:34 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 123 ; free virtual = 2004
Phase 3 Initial Routing | Checksum: 1009d528d

Time (s): cpu = 00:00:47 ; elapsed = 00:00:36 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 120 ; free virtual = 2001

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 636
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 38
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.068  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 20d227199

Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 118 ; free virtual = 2000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.068  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1adf1f31c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 118 ; free virtual = 2000
Phase 4 Rip-up And Reroute | Checksum: 1adf1f31c

Time (s): cpu = 00:00:58 ; elapsed = 00:00:47 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 118 ; free virtual = 2000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 139aeb3c4

Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 118 ; free virtual = 2000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.099  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 153bbe00d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 118 ; free virtual = 2000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 153bbe00d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 118 ; free virtual = 2000
Phase 5 Delay and Skew Optimization | Checksum: 153bbe00d

Time (s): cpu = 00:01:00 ; elapsed = 00:00:48 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 118 ; free virtual = 2000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 177d36c48

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 118 ; free virtual = 2000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.099  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 18b7d6014

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 118 ; free virtual = 2000
Phase 6 Post Hold Fix | Checksum: 18b7d6014

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 118 ; free virtual = 2000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.39324 %
  Global Horizontal Routing Utilization  = 4.7396 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1184d9cdf

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 118 ; free virtual = 2000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1184d9cdf

Time (s): cpu = 00:01:02 ; elapsed = 00:00:50 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 118 ; free virtual = 2000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: b0c86acb

Time (s): cpu = 00:01:04 ; elapsed = 00:00:51 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 118 ; free virtual = 2000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.099  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: b0c86acb

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 118 ; free virtual = 2000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:05 ; elapsed = 00:00:52 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 120 ; free virtual = 2002

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
111 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:08 ; elapsed = 00:00:54 . Memory (MB): peak = 3006.742 ; gain = 63.086 ; free physical = 120 ; free virtual = 2002
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3022.750 ; gain = 8.004 ; free physical = 119 ; free virtual = 2023
INFO: [Common 17-1381] The checkpoint '/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 3022.750 ; gain = 16.008 ; free physical = 129 ; free virtual = 2042
INFO: [runtcl-4] Executing : report_drc -file tdoa_drc_routed.rpt -pb tdoa_drc_routed.pb -rpx tdoa_drc_routed.rpx
Command: report_drc -file tdoa_drc_routed.rpt -pb tdoa_drc_routed.pb -rpx tdoa_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file tdoa_methodology_drc_routed.rpt -pb tdoa_methodology_drc_routed.pb -rpx tdoa_methodology_drc_routed.rpx
Command: report_methodology -file tdoa_methodology_drc_routed.rpt -pb tdoa_methodology_drc_routed.pb -rpx tdoa_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3022.750 ; gain = 0.000 ; free physical = 140 ; free virtual = 2024
INFO: [runtcl-4] Executing : report_power -file tdoa_power_routed.rpt -pb tdoa_power_summary_routed.pb -rpx tdoa_power_routed.rpx
Command: report_power -file tdoa_power_routed.rpt -pb tdoa_power_summary_routed.pb -rpx tdoa_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
124 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3022.750 ; gain = 0.000 ; free physical = 130 ; free virtual = 1994
INFO: [runtcl-4] Executing : report_route_status -file tdoa_route_status.rpt -pb tdoa_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file tdoa_timing_summary_routed.rpt -pb tdoa_timing_summary_routed.pb -rpx tdoa_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file tdoa_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file tdoa_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file tdoa_bus_skew_routed.rpt -pb tdoa_bus_skew_routed.pb -rpx tdoa_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 17:03:18 2023...
