{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676202435989 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676202435990 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 12 17:17:15 2023 " "Processing started: Sun Feb 12 17:17:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676202435990 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1676202435990 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor2 -c v2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off SingleCycleProcessor2 -c v2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1676202435990 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1676202437175 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1676202437175 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "priority direct_mapped_cache_with_victim.v(26) " "Verilog HDL Declaration warning at direct_mapped_cache_with_victim.v(26): \"priority\" is SystemVerilog-2005 keyword" {  } { { "direct_mapped_cache_with_victim.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/direct_mapped_cache_with_victim.v" 26 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Design Software" 0 -1 1676202466381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "direct_mapped_cache_with_victim.v 1 1 " "Found 1 design units, including 1 entities, in source file direct_mapped_cache_with_victim.v" { { "Info" "ISGN_ENTITY_NAME" "1 direct_mapped_cache_with_victim " "Found entity 1: direct_mapped_cache_with_victim" {  } { { "direct_mapped_cache_with_victim.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/direct_mapped_cache_with_victim.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file controlsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlSignal " "Found entity 1: ControlSignal" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory_controller " "Found entity 1: data_memory_controller" {  } { { "data_memory_controller.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_bit_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file two_bit_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_bit_mux " "Found entity 1: two_bit_mux" {  } { { "two_bit_mux.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/two_bit_mux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "singlecycleprocessor2.v 1 1 " "Found 1 design units, including 1 entities, in source file singlecycleprocessor2.v" { { "Info" "ISGN_ENTITY_NAME" "1 SingleCycleProcessor2 " "Found entity 1: SingleCycleProcessor2" {  } { { "SingleCycleProcessor2.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file program_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/program_counter.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_bit_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file one_bit_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 one_bit_mux " "Found entity 1: one_bit_mux" {  } { { "one_bit_mux.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/one_bit_mux.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "increment_pc_by_4.v 1 1 " "Found 1 design units, including 1 entities, in source file increment_pc_by_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 increment_pc_by_4 " "Found entity 1: increment_pc_by_4" {  } { { "increment_pc_by_4.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/increment_pc_by_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file immediate_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 immediate_generator " "Found entity 1: immediate_generator" {  } { { "immediate_generator.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/immediate_generator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem_loader.v 1 1 " "Found 1 design units, including 1 entities, in source file data_mem_loader.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem_loader " "Found entity 1: data_mem_loader" {  } { { "data_mem_loader.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_mem_loader.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "branchcmp.v 1 1 " "Found 1 design units, including 1 entities, in source file branchcmp.v" { { "Info" "ISGN_ENTITY_NAME" "1 BranchCmp " "Found entity 1: BranchCmp" {  } { { "BranchCmp.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_32bit " "Found entity 1: ALU_32bit" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit " "Found entity 1: adder_32_bit" {  } { { "adder_32_bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/adder_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/counter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202466815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202466815 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SingleCycleProcessor2 " "Elaborating entity \"SingleCycleProcessor2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1676202466919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_1 " "Elaborating entity \"counter\" for hierarchy \"counter:counter_1\"" {  } { { "SingleCycleProcessor2.v" "counter_1" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202466962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:counter_1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:counter_1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "LPM_COUNTER_component" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/counter.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:counter_1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:counter_1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/counter.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1676202467273 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:counter_1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:counter_1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467273 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467273 ""}  } { { "counter.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/counter.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1676202467273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dph " "Found entity 1: cntr_dph" {  } { { "db/cntr_dph.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/cntr_dph.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202467399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202467399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_dph counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated " "Elaborating entity \"cntr_dph\" for hierarchy \"counter:counter_1\|lpm_counter:LPM_COUNTER_component\|cntr_dph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_bit_mux one_bit_mux:PCSel_Mux " "Elaborating entity \"one_bit_mux\" for hierarchy \"one_bit_mux:PCSel_Mux\"" {  } { { "SingleCycleProcessor2.v" "PCSel_Mux" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "increment_pc_by_4 increment_pc_by_4:PC_Adder " "Elaborating entity \"increment_pc_by_4\" for hierarchy \"increment_pc_by_4:PC_Adder\"" {  } { { "SingleCycleProcessor2.v" "PC_Adder" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:PC " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:PC\"" {  } { { "SingleCycleProcessor2.v" "PC" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:Instruction_Mem " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:Instruction_Mem\"" {  } { { "SingleCycleProcessor2.v" "Instruction_Mem" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467452 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 instruction_memory.v(31) " "Net \"memory.data_a\" at instruction_memory.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202467472 "|SingleCycleProcessor2|instruction_memory:Instruction_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 instruction_memory.v(31) " "Net \"memory.waddr_a\" at instruction_memory.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202467472 "|SingleCycleProcessor2|instruction_memory:Instruction_Mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 instruction_memory.v(31) " "Net \"memory.we_a\" at instruction_memory.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "instruction_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/instruction_memory.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202467473 "|SingleCycleProcessor2|instruction_memory:Instruction_Mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:Register_File " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:Register_File\"" {  } { { "SingleCycleProcessor2.v" "Register_File" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467487 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467500 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467500 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467501 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467501 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467501 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467501 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467502 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467502 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467502 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467503 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467503 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467503 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467503 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467504 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467504 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467504 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467504 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467504 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467504 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467505 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467505 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467505 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467505 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467505 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467505 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467506 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467506 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467506 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467506 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467506 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467507 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[15\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[15\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467507 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467507 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467507 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467507 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467507 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467508 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467508 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467508 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467508 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467508 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467508 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467508 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467508 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467508 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467509 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467509 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467509 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467509 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467509 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467509 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467509 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467509 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467509 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467509 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467510 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467510 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467510 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467510 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467510 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467510 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467510 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467510 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[14\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[14\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467510 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467510 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467511 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467511 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467511 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467511 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467511 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467511 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467511 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467511 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467511 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467511 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467511 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467512 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467512 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467512 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467512 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467512 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467512 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467512 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467512 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467512 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467512 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467512 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467512 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467512 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467512 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467514 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467514 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467514 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467514 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467514 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[13\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[13\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467514 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467514 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467514 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467514 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467514 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467514 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467515 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467515 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467515 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467515 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467515 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467515 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467515 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467515 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467515 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467516 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467516 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467516 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467516 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467516 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467516 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467516 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467516 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467516 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467516 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467517 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467517 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467517 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467517 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467517 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467518 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467518 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[12\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[12\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467518 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467518 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467518 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467519 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467519 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467519 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467519 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467519 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467519 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467520 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467520 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467520 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467520 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467520 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467520 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467520 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467521 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467521 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467521 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467521 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467521 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467521 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467521 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467521 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467522 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467522 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467522 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467522 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467522 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467522 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467522 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467522 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[11\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[11\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467523 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467523 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467523 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467523 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467523 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467523 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467523 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467524 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467524 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467524 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467524 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467524 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467524 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467524 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467524 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467524 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467524 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467524 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467524 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467525 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467525 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467525 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467525 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467525 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467525 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467525 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467525 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467526 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467526 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467526 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467526 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467526 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[10\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[10\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467526 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467526 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467526 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467527 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467527 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467527 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467527 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467527 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467527 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467527 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467528 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467528 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467528 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467528 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467528 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467528 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467528 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467528 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467529 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467529 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467529 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467529 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467529 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467529 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467529 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467529 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467530 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467530 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467530 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467530 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467530 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467530 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[9\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[9\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467530 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467530 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467530 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467530 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467531 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467531 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467531 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467531 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467531 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467531 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467531 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467531 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467531 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467532 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467532 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467532 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467532 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467532 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467532 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467532 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467532 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467532 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467532 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467532 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467534 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467534 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467534 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467534 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467534 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467534 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467534 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467534 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[8\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[8\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467534 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467534 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467535 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467535 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467535 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467535 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467535 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467535 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467535 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467535 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467535 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467535 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467535 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467536 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467536 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467536 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467536 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467536 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467536 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467536 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467536 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467536 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467536 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467537 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467537 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467537 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467537 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467537 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467537 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467537 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467537 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467537 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[7\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[7\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467537 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467538 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467538 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467538 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467538 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467538 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467538 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467538 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467538 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467538 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467538 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467538 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467538 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467539 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467539 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467539 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467539 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467539 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467539 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467539 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467539 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467540 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467540 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467540 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467540 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467540 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467540 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467540 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467540 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467540 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467540 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467540 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[6\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[6\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467541 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467541 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467541 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467541 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467541 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467541 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467541 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467541 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467541 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467541 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467541 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467541 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467541 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467542 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467542 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467542 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467542 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467542 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467542 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467542 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467542 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467542 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467542 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467542 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467542 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467542 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467543 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467543 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467543 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467543 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467543 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467543 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[5\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[5\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467543 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467543 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467543 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467543 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467543 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467543 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467543 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467544 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467545 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467545 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467545 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467545 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467545 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[4\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[4\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467545 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467545 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467545 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467545 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467545 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467545 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467545 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467546 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467546 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467546 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467546 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467546 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467546 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467546 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467546 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467546 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467546 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467546 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467546 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467547 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467547 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467547 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467547 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467547 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467547 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467547 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467547 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467547 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467547 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467547 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467547 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467548 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[3\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[3\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467548 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467548 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467548 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467548 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467548 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467549 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467549 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467549 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467549 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467549 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467549 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467549 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467549 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467549 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467549 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467550 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467550 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467550 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467550 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467550 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467550 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467550 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467550 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467550 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467551 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467551 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467551 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467551 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467551 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467551 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467551 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467551 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[2\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[2\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467551 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[0\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[0\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467551 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[1\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[1\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467552 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[2\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[2\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467552 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[3\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[3\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467552 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[4\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[4\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467552 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[5\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[5\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467552 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[6\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[6\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467552 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[7\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[7\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467552 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[8\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[8\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467552 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[9\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[9\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467553 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[10\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[10\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467553 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[11\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[11\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467553 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[12\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[12\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467553 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[13\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[13\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467554 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[14\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[14\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467554 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[15\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[15\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467554 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[16\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[16\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467554 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[17\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[17\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467554 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[18\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[18\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467554 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[19\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[19\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467554 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[20\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[20\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467555 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[21\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[21\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467555 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[22\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[22\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467555 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[23\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[23\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467555 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[24\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[24\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467555 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[25\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[25\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467555 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[26\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[26\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467556 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[27\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[27\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467556 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[28\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[28\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467556 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[29\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[29\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467556 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[30\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[30\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467556 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "register_list\[1\]\[31\] RegisterFile.v(14) " "Inferred latch for \"register_list\[1\]\[31\]\" at RegisterFile.v(14)" {  } { { "RegisterFile.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/RegisterFile.v" 14 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467556 "|SingleCycleProcessor2|RegisterFile:Register_File"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate_generator immediate_generator:Imm_Generator " "Elaborating entity \"immediate_generator\" for hierarchy \"immediate_generator:Imm_Generator\"" {  } { { "SingleCycleProcessor2.v" "Imm_Generator" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BranchCmp BranchCmp:Branch_Compare_Unit " "Elaborating entity \"BranchCmp\" for hierarchy \"BranchCmp:Branch_Compare_Unit\"" {  } { { "SingleCycleProcessor2.v" "Branch_Compare_Unit" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467633 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 BranchCmp.v(17) " "Verilog HDL assignment warning at BranchCmp.v(17): truncated value with size 32 to match size of target (1)" {  } { { "BranchCmp.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1676202467634 "|SingleCycleProcessor2|BranchCmp:Branch_Compare_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 BranchCmp.v(22) " "Verilog HDL assignment warning at BranchCmp.v(22): truncated value with size 32 to match size of target (1)" {  } { { "BranchCmp.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1676202467634 "|SingleCycleProcessor2|BranchCmp:Branch_Compare_Unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 BranchCmp.v(24) " "Verilog HDL assignment warning at BranchCmp.v(24): truncated value with size 32 to match size of target (1)" {  } { { "BranchCmp.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/BranchCmp.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1676202467634 "|SingleCycleProcessor2|BranchCmp:Branch_Compare_Unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_32bit ALU_32bit:ALU " "Elaborating entity \"ALU_32bit\" for hierarchy \"ALU_32bit:ALU\"" {  } { { "SingleCycleProcessor2.v" "ALU" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467646 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU_32bit.v(11) " "Verilog HDL Case Statement warning at ALU_32bit.v(11): incomplete case statement has no default case item" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1676202467648 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o ALU_32bit.v(9) " "Verilog HDL Always Construct warning at ALU_32bit.v(9): inferring latch(es) for variable \"o\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1676202467648 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ALU_32bit.v(9) " "Verilog HDL Always Construct warning at ALU_32bit.v(9): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1676202467649 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[0\] ALU_32bit.v(9) " "Inferred latch for \"o\[0\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467650 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[1\] ALU_32bit.v(9) " "Inferred latch for \"o\[1\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467650 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[2\] ALU_32bit.v(9) " "Inferred latch for \"o\[2\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467650 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[3\] ALU_32bit.v(9) " "Inferred latch for \"o\[3\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467650 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[4\] ALU_32bit.v(9) " "Inferred latch for \"o\[4\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467650 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[5\] ALU_32bit.v(9) " "Inferred latch for \"o\[5\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467651 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[6\] ALU_32bit.v(9) " "Inferred latch for \"o\[6\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467651 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[7\] ALU_32bit.v(9) " "Inferred latch for \"o\[7\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467651 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[8\] ALU_32bit.v(9) " "Inferred latch for \"o\[8\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467651 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[9\] ALU_32bit.v(9) " "Inferred latch for \"o\[9\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467651 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[10\] ALU_32bit.v(9) " "Inferred latch for \"o\[10\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467651 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[11\] ALU_32bit.v(9) " "Inferred latch for \"o\[11\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467651 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[12\] ALU_32bit.v(9) " "Inferred latch for \"o\[12\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467651 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[13\] ALU_32bit.v(9) " "Inferred latch for \"o\[13\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467651 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[14\] ALU_32bit.v(9) " "Inferred latch for \"o\[14\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467652 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[15\] ALU_32bit.v(9) " "Inferred latch for \"o\[15\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467652 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[16\] ALU_32bit.v(9) " "Inferred latch for \"o\[16\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467652 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[17\] ALU_32bit.v(9) " "Inferred latch for \"o\[17\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467652 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[18\] ALU_32bit.v(9) " "Inferred latch for \"o\[18\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467652 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[19\] ALU_32bit.v(9) " "Inferred latch for \"o\[19\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467652 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[20\] ALU_32bit.v(9) " "Inferred latch for \"o\[20\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467652 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[21\] ALU_32bit.v(9) " "Inferred latch for \"o\[21\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467652 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[22\] ALU_32bit.v(9) " "Inferred latch for \"o\[22\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467652 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[23\] ALU_32bit.v(9) " "Inferred latch for \"o\[23\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467652 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[24\] ALU_32bit.v(9) " "Inferred latch for \"o\[24\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467652 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[25\] ALU_32bit.v(9) " "Inferred latch for \"o\[25\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467653 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[26\] ALU_32bit.v(9) " "Inferred latch for \"o\[26\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467653 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[27\] ALU_32bit.v(9) " "Inferred latch for \"o\[27\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467653 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[28\] ALU_32bit.v(9) " "Inferred latch for \"o\[28\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467653 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[29\] ALU_32bit.v(9) " "Inferred latch for \"o\[29\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467653 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[30\] ALU_32bit.v(9) " "Inferred latch for \"o\[30\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467653 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o\[31\] ALU_32bit.v(9) " "Inferred latch for \"o\[31\]\" at ALU_32bit.v(9)" {  } { { "ALU_32bit.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ALU_32bit.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202467653 "|SingleCycleProcessor2|ALU_32bit:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory_controller data_memory_controller:Data_Mem " "Elaborating entity \"data_memory_controller\" for hierarchy \"data_memory_controller:Data_Mem\"" {  } { { "SingleCycleProcessor2.v" "Data_Mem" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "direct_mapped_cache_with_victim data_memory_controller:Data_Mem\|direct_mapped_cache_with_victim:cache " "Elaborating entity \"direct_mapped_cache_with_victim\" for hierarchy \"data_memory_controller:Data_Mem\|direct_mapped_cache_with_victim:cache\"" {  } { { "data_memory_controller.v" "cache" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202467718 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 direct_mapped_cache_with_victim.v(182) " "Verilog HDL assignment warning at direct_mapped_cache_with_victim.v(182): truncated value with size 9 to match size of target (8)" {  } { { "direct_mapped_cache_with_victim.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/direct_mapped_cache_with_victim.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1676202467885 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|direct_mapped_cache_with_victim:cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory_controller:Data_Mem\|data_memory:Data_Memory " "Elaborating entity \"data_memory\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\"" {  } { { "data_memory_controller.v" "Data_Memory" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory_controller.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470471 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470493 ""}  } { { "data_memory.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1676202470493 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 63 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1676202470609 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 64 memory words in side A specified but total number of address lines is 16" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 66 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1676202470609 ""}
{ "Warning" "WTDFX_ASSERTION" "Not using extra address lines in altsyncram megafunction design -- 64 memory words in side B specified but total number of address lines is 16 " "Assertion warning: Not using extra address lines in altsyncram megafunction design -- 64 memory words in side B specified but total number of address lines is 16" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 69 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Design Software" 0 -1 1676202470609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gfk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gfk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gfk1 " "Found entity 1: altsyncram_gfk1" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202470610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202470610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gfk1 data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated " "Elaborating entity \"altsyncram_gfk1\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dra2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dra2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dra2 " "Found entity 1: altsyncram_dra2" {  } { { "db/altsyncram_dra2.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_dra2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202470782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202470782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dra2 data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1 " "Elaborating entity \"altsyncram_dra2\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|altsyncram_dra2:altsyncram1\"" {  } { { "db/altsyncram_gfk1.tdf" "altsyncram1" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202470783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gfk1.tdf" "mgl_prim2" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202472891 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1676202472971 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202472971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202472971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202472971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202472971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202472971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 8 " "Parameter \"SHIFT_COUNT_BITS\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202472971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 128 " "Parameter \"WIDTH_WORD\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202472971 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 16 " "Parameter \"WIDTHAD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202472971 ""}  } { { "db/altsyncram_gfk1.tdf" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/altsyncram_gfk1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1676202472971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202473276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202473558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"data_memory_controller:Data_Mem\|data_memory:Data_Memory\|altsyncram:altsyncram_component\|altsyncram_gfk1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202473780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem_loader data_mem_loader:Data_Memory_Loader " "Elaborating entity \"data_mem_loader\" for hierarchy \"data_mem_loader:Data_Memory_Loader\"" {  } { { "SingleCycleProcessor2.v" "Data_Memory_Loader" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202473867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_bit_mux two_bit_mux:WBSel_Mux " "Elaborating entity \"two_bit_mux\" for hierarchy \"two_bit_mux:WBSel_Mux\"" {  } { { "SingleCycleProcessor2.v" "WBSel_Mux" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202473881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlSignal ControlSignal:Control_Signal_Unit " "Elaborating entity \"ControlSignal\" for hierarchy \"ControlSignal:Control_Signal_Unit\"" {  } { { "SingleCycleProcessor2.v" "Control_Signal_Unit" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/SingleCycleProcessor2.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1676202473899 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ControlSignal.v(87) " "Verilog HDL Case Statement warning at ControlSignal.v(87): incomplete case statement has no default case item" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1676202473995 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp ControlSignal.v(87) " "Verilog HDL Always Construct warning at ControlSignal.v(87): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1676202474000 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.data_a 0 ControlSignal.v(20) " "Net \"ROM0.data_a\" at ControlSignal.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474006 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.waddr_a\[0\] 0 ControlSignal.v(20) " "Net \"ROM0.waddr_a\[0\]\" at ControlSignal.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474007 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.data_a 0 ControlSignal.v(21) " "Net \"ROM1.data_a\" at ControlSignal.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474007 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.waddr_a 0 ControlSignal.v(21) " "Net \"ROM1.waddr_a\" at ControlSignal.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474007 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.data_a 0 ControlSignal.v(22) " "Net \"ROM2.data_a\" at ControlSignal.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474007 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.waddr_a 0 ControlSignal.v(22) " "Net \"ROM2.waddr_a\" at ControlSignal.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474007 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.data_a 0 ControlSignal.v(23) " "Net \"ROM3.data_a\" at ControlSignal.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474007 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.waddr_a 0 ControlSignal.v(23) " "Net \"ROM3.waddr_a\" at ControlSignal.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474007 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.data_a 0 ControlSignal.v(24) " "Net \"ROM4.data_a\" at ControlSignal.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474008 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.waddr_a 0 ControlSignal.v(24) " "Net \"ROM4.waddr_a\" at ControlSignal.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474008 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM5.data_a 0 ControlSignal.v(25) " "Net \"ROM5.data_a\" at ControlSignal.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474008 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM5.waddr_a 0 ControlSignal.v(25) " "Net \"ROM5.waddr_a\" at ControlSignal.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474008 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM6.data_a 0 ControlSignal.v(26) " "Net \"ROM6.data_a\" at ControlSignal.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474008 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM6.waddr_a 0 ControlSignal.v(26) " "Net \"ROM6.waddr_a\" at ControlSignal.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474009 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM0.we_a 0 ControlSignal.v(20) " "Net \"ROM0.we_a\" at ControlSignal.v(20) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 20 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474009 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM1.we_a 0 ControlSignal.v(21) " "Net \"ROM1.we_a\" at ControlSignal.v(21) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 21 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474009 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM2.we_a 0 ControlSignal.v(22) " "Net \"ROM2.we_a\" at ControlSignal.v(22) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 22 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474010 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM3.we_a 0 ControlSignal.v(23) " "Net \"ROM3.we_a\" at ControlSignal.v(23) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 23 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474010 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM4.we_a 0 ControlSignal.v(24) " "Net \"ROM4.we_a\" at ControlSignal.v(24) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 24 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474010 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM5.we_a 0 ControlSignal.v(25) " "Net \"ROM5.we_a\" at ControlSignal.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474010 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ROM6.we_a 0 ControlSignal.v(26) " "Net \"ROM6.we_a\" at ControlSignal.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1676202474010 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] ControlSignal.v(87) " "Inferred latch for \"temp\[0\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474012 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] ControlSignal.v(87) " "Inferred latch for \"temp\[1\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474012 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] ControlSignal.v(87) " "Inferred latch for \"temp\[2\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474012 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] ControlSignal.v(87) " "Inferred latch for \"temp\[3\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474013 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] ControlSignal.v(87) " "Inferred latch for \"temp\[4\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474013 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] ControlSignal.v(87) " "Inferred latch for \"temp\[5\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474013 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] ControlSignal.v(87) " "Inferred latch for \"temp\[6\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474013 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] ControlSignal.v(87) " "Inferred latch for \"temp\[7\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474014 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] ControlSignal.v(87) " "Inferred latch for \"temp\[8\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474014 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] ControlSignal.v(87) " "Inferred latch for \"temp\[9\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474014 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] ControlSignal.v(87) " "Inferred latch for \"temp\[10\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474015 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] ControlSignal.v(87) " "Inferred latch for \"temp\[11\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474015 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] ControlSignal.v(87) " "Inferred latch for \"temp\[12\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474015 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] ControlSignal.v(87) " "Inferred latch for \"temp\[13\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474016 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] ControlSignal.v(87) " "Inferred latch for \"temp\[14\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474016 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] ControlSignal.v(87) " "Inferred latch for \"temp\[15\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474016 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] ControlSignal.v(87) " "Inferred latch for \"temp\[16\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474016 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] ControlSignal.v(87) " "Inferred latch for \"temp\[17\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474017 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] ControlSignal.v(87) " "Inferred latch for \"temp\[18\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474017 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] ControlSignal.v(87) " "Inferred latch for \"temp\[19\]\" at ControlSignal.v(87)" {  } { { "ControlSignal.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/ControlSignal.v" 87 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1676202474017 "|SingleCycleProcessor2|ControlSignal:Control_Signal_Unit"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "address_a altsyncram_component 6 16 " "Port \"address_a\" on the entity instantiation of \"altsyncram_component\" is connected to a signal of width 6. The formal width of the signal in the module is 16.  The extra bits will be driven by GND." {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/data_memory.v" 89 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Design Software" 0 -1 1676202474812 "|SingleCycleProcessor2|data_memory_controller:Data_Mem|data_memory:Data_Memory|altsyncram:altsyncram_component"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1676202475552 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.02.12.17:18:01 Progress: Loading sld7b9f9813/alt_sld_fab_wrapper_hw.tcl " "2023.02.12.17:18:01 Progress: Loading sld7b9f9813/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1676202481082 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1676202484956 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1676202485147 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1676202489102 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1676202489363 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1676202489572 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1676202489868 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1676202489900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Design Software" 0 -1 1676202489902 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Design Software" 0 -1 1676202490730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b9f9813/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7b9f9813/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld7b9f9813/alt_sld_fab.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202491137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202491137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202491326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202491326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202491375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202491375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202491499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202491499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202491687 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202491687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202491687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/supun/OneDrive/Documents/Quartus_Prime/Projects/Single Cycle Processor Design/SingleCycleProcessor2/SingleCycleProcessor2/db/ip/sld7b9f9813/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676202491846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1676202491846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676202494515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Feb 12 17:18:14 2023 " "Processing ended: Sun Feb 12 17:18:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676202494515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676202494515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676202494515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1676202494515 ""}
