// Seed: 2725835197
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  supply0 id_9 = 1, id_10;
  always @(negedge id_10) begin
    $display;
  end
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    output wire id_3,
    input wire id_4,
    input wor id_5,
    output wand id_6
);
  integer id_8;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8
  );
  always @(1'b0 or posedge 1) #1;
endmodule
