// Seed: 1061412650
module module_0 (
    input uwire id_0,
    input tri0 id_1,
    output wor id_2,
    input tri0 id_3,
    output wand id_4,
    output tri id_5,
    input wire id_6,
    input uwire id_7,
    input tri0 id_8,
    input wand id_9,
    input supply0 id_10,
    input wor id_11,
    input tri1 id_12,
    output uwire id_13,
    output wor id_14,
    input tri0 id_15,
    input wor id_16,
    input uwire id_17,
    output tri1 id_18,
    input tri id_19,
    input supply0 id_20,
    output wire id_21,
    output tri0 id_22,
    output wor id_23
);
  wire id_25, id_26, id_27;
  wire id_28;
  ;
  wire id_29;
  wire id_30, id_31;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    output tri0 id_2,
    input wire id_3,
    input wor id_4,
    inout supply1 id_5,
    input tri0 id_6,
    output uwire id_7,
    input supply1 id_8,
    input tri id_9,
    input tri1 id_10,
    input wire id_11,
    output uwire id_12
);
  module_0 modCall_1 (
      id_11,
      id_5,
      id_1,
      id_5,
      id_2,
      id_12,
      id_9,
      id_10,
      id_10,
      id_8,
      id_5,
      id_10,
      id_6,
      id_5,
      id_5,
      id_4,
      id_9,
      id_8,
      id_7,
      id_4,
      id_6,
      id_1,
      id_0,
      id_1
  );
  assign modCall_1.id_21 = 0;
  uwire id_14 = -1;
  wire  id_15;
  ;
  logic id_16;
  ;
  wire id_17, id_18, id_19;
endmodule
