<?xml version="1.0" encoding="UTF-8"?><!DOCTYPE article  PUBLIC "-//NLM//DTD Journal Publishing DTD v3.0 20080202//EN" "http://dtd.nlm.nih.gov/publishing/3.0/journalpublishing3.dtd"><article xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink" dtd-version="3.0" xml:lang="en" article-type="research article"><front><journal-meta><journal-id journal-id-type="publisher-id">OJCS</journal-id><journal-title-group><journal-title>Open Journal of Circuits and Systems</journal-title></journal-title-group><issn pub-type="epub">2327-0853</issn><publisher><publisher-name>Scientific Research Publishing</publisher-name></publisher></journal-meta><article-meta><article-id pub-id-type="doi">10.12677/OJCS.2020.93008</article-id><article-id pub-id-type="publisher-id">OJCS-37887</article-id><article-categories><subj-group subj-group-type="heading"><subject>OJCS20200300000_81539101.pdf</subject></subj-group><subj-group subj-group-type="Discipline-v2"><subject>信息通讯</subject><subject> 工程技术</subject></subj-group></article-categories><title-group><article-title>
 
 
  三维集成电路中硅通孔电阻参数计算解析式提取的研究
  Study on Extracting Analytical Formula for TSV Resistance Parameter Calculation in 3D IC
 
</article-title></title-group><contrib-group><contrib contrib-type="author" xlink:type="simple"><name name-style="western"><surname>鞠</surname><given-names>艳杰</given-names></name><xref ref-type="aff" rid="aff1"><sup>1</sup></xref><xref ref-type="aff" rid="aff2"><sup>2</sup></xref></contrib></contrib-group><aff id="aff1"><label>1</label><addr-line>null</addr-line></aff><aff id="aff2"><label>1</label><addr-line>大连交通大学电气信息工程学院，辽宁 大连</addr-line></aff><pub-date pub-type="epub"><day>15</day><month>09</month><year>2020</year></pub-date><volume>09</volume><issue>03</issue><fpage>55</fpage><lpage>60</lpage><permissions><copyright-statement>&#169; Copyright  2014 by authors and Scientific Research Publishing Inc. </copyright-statement><copyright-year>2014</copyright-year><license><license-p>This work is licensed under the Creative Commons Attribution International License (CC BY). http://creativecommons.org/licenses/by/4.0/</license-p></license></permissions><abstract><p>
 
 
  硅通孔技术是三维集成电路实现层间垂直互连的关键，使三维集成电路具有连线短、尺寸小、功耗低、可异构等优点。作为三维集成电路中互连的硅通孔，其寄生参数的提取将直接影响到集成电路功耗，时延，噪声等方面的性能，因此硅通孔寄生参数提取对高性能芯片的成功设计具有十分重要意义。本文以高面率比圆柱硅通孔为研究对象，通过对不同尺寸参数下的圆柱硅通孔进行仿真，得到其电阻参数值，使用电磁场理论、曲线拟合方法，推导出高精度的电阻参数提取解析式。解析式可快速准确计算硅通孔的电阻参数值，大大提高了参数提取效率。
   TSV technology is the key factor of realizing interlayer vertical interconnection in 3D IC and it brings such advantages to 3D IC as short wiring, small size, low power consumption and heterogeneous feature, etc. As the interconnected TSV in 3D IC, its parasitic parameter extraction will directly in-fluence IC performance in power consumption, time delay and noise, etc. Therefore, extracting TSV parasitic parameter is significant for successful design of a high-performance chip. This paper uses the cylinder TSV with high surface ratio as study subject. By simulating cylinder TSV of different dimension parameters, we obtain a resistance parameter value. The high-precision analytical formula for resistance parameter extraction is derived from electromagnetic field theory and curve fitting method. The analytic formula is able to rapidly and precisely calculate TSV resistance parameter value to largely improve parameter extraction efficiency.
 
</p></abstract><kwd-group><kwd>TSV，3D IC，参数提取, TSV</kwd><kwd> 3D IC</kwd><kwd> Parameter Extraction</kwd></kwd-group></article-meta></front><body><sec id="s1"><title>摘要</title><p>硅通孔技术是三维集成电路实现层间垂直互连的关键，使三维集成电路具有连线短、尺寸小、功耗低、可异构等优点。作为三维集成电路中互连的硅通孔，其寄生参数的提取将直接影响到集成电路功耗，时延，噪声等方面的性能，因此硅通孔寄生参数提取对高性能芯片的成功设计具有十分重要意义。本文以高面率比圆柱硅通孔为研究对象，通过对不同尺寸参数下的圆柱硅通孔进行仿真，得到其电阻参数值，使用电磁场理论、曲线拟合方法，推导出高精度的电阻参数提取解析式。解析式可快速准确计算硅通孔的电阻参数值，大大提高了参数提取效率。</p></sec><sec id="s2"><title>关键词</title><p>TSV，3D IC，参数提取</p></sec><sec id="s3"><title>Study on Extracting Analytical Formula for TSV Resistance Parameter Calculation in 3D IC</title><p>Yanjie Ju</p><p>School of Electronics and Information Engineering, Dalian Jiaotong University, Dalian Liaoning</p><p><img src="//html.hanspub.org/file/3-2780146x4_hanspub.png" /></p><p>Received: Sep. 5<sup>th</sup>, 2020; accepted: Sep. 20<sup>th</sup>, 2020; published: Sep. 27<sup>th</sup>, 2020</p><p><img src="//html.hanspub.org/file/3-2780146x5_hanspub.png" /></p></sec><sec id="s4"><title>ABSTRACT</title><p>TSV technology is the key factor of realizing interlayer vertical interconnection in 3D IC and it brings such advantages to 3D IC as short wiring, small size, low power consumption and heterogeneous feature, etc. As the interconnected TSV in 3D IC, its parasitic parameter extraction will directly influence IC performance in power consumption, time delay and noise, etc. Therefore, extracting TSV parasitic parameter is significant for successful design of a high-performance chip. This paper uses the cylinder TSV with high surface ratio as study subject. By simulating cylinder TSV of different dimension parameters, we obtain a resistance parameter value. The high-precision analytical formula for resistance parameter extraction is derived from electromagnetic field theory and curve fitting method. The analytic formula is able to rapidly and precisely calculate TSV resistance parameter value to largely improve parameter extraction efficiency.</p><p>Keywords:TSV, 3D IC, Parameter Extraction</p><disp-formula id="hanspub.37887-formula23"><graphic xlink:href="//html.hanspub.org/file/3-2780146x6_hanspub.png"  xlink:type="simple"/></disp-formula><p>Copyright &#169; 2020 by author(s) and Hans Publishers Inc.</p><p>This work is licensed under the Creative Commons Attribution International License (CC BY 4.0).</p><p>http://creativecommons.org/licenses/by/4.0/</p><p><img src="//html.hanspub.org/file/3-2780146x7_hanspub.png" /> <img src="//html.hanspub.org/file/3-2780146x8_hanspub.png" /></p></sec><sec id="s5"><title>1. 引言</title><p>集成电路一直遵循摩尔定律发展，特征尺寸不断减小，功能不断提高。三维集成(3D)作为一种新的封装技术将多芯片集成 [<xref ref-type="bibr" rid="hanspub.37887-ref1">1</xref>]，实现器件小型化、高密度、多功能化，推动着半导体工业向“延续摩尔定律”和“超越摩尔定律”发展 [<xref ref-type="bibr" rid="hanspub.37887-ref2">2</xref>] [<xref ref-type="bibr" rid="hanspub.37887-ref3">3</xref>]。</p><p>硅通孔(TSV)技术是3D封装技术的核心，该方法主要作用是将竖直堆叠起来的芯片互连起来，起到信号导通和传热作用 [<xref ref-type="bibr" rid="hanspub.37887-ref4">4</xref>] [<xref ref-type="bibr" rid="hanspub.37887-ref5">5</xref>] [<xref ref-type="bibr" rid="hanspub.37887-ref6">6</xref>]。集成电路中所有功能模块均通过互连线连接，完成模块之间的信息传输。然而随着电路频率的升高、互连线尺寸的不断减小，由互连线导致的信号延迟、能耗升高、带宽变窄等互连效应仍然非常突出，互连线特性已成为当前集成电路和器件性能的主要瓶颈 [<xref ref-type="bibr" rid="hanspub.37887-ref7">7</xref>] [<xref ref-type="bibr" rid="hanspub.37887-ref8">8</xref>] [<xref ref-type="bibr" rid="hanspub.37887-ref9">9</xref>] [<xref ref-type="bibr" rid="hanspub.37887-ref10">10</xref>]。作为三维集成电路中互连的硅通孔，其电特性将直接影响到集成电路功耗，时延，噪声等方面的性能。而硅通孔自身的电阻、电感和电容将是分析它对整个集成电路的基本要素，因此对硅通孔电特性的分析对高性能芯片的成功设计具有十分重要意义。</p><p>对于硅通孔参数计算解析式的推导已有学者进行研究 [<xref ref-type="bibr" rid="hanspub.37887-ref11">11</xref>] [<xref ref-type="bibr" rid="hanspub.37887-ref12">12</xref>] [<xref ref-type="bibr" rid="hanspub.37887-ref13">13</xref>] [<xref ref-type="bibr" rid="hanspub.37887-ref14">14</xref>]，本文以高面率比圆柱硅通孔为研究对象，通过对不同尺寸参数下的圆柱硅通孔进行仿真，得到其寄生电阻、电感参数值，使用电磁场理论、曲线拟合方法，推导出高精度的电阻、电感参数提取解析式。解析式可快速准确地计算高面率比硅通孔的电阻电感参数值，大大提高了参数提取效率。</p><p>图1. 圆柱硅通孔模型</p></sec><sec id="s6"><title>2. 圆柱硅通孔建模</title><p>目前，最常见的硅通孔结构呈圆柱体，如图1所示。</p><p>使用Q3D软件对不同尺寸的硅通孔进行仿真，得到半径为10 um时电阻参数值如图2所示。由图中数据可知，当频率低于10<sup>7</sup> Hz时，硅通孔的电阻值不发生变化，为直流电阻值，而随着频率的增加电阻值也随之增加，并且阻值增加的速率与硅通孔的尺寸有关。</p><p>图2. 高面率比圆柱硅通孔电阻参数仿真结果电阻</p></sec><sec id="s7"><title>3. 电阻参数提取解析式</title><sec id="s7_1"><title>3.1. 公式推导</title><p>圆柱形硅通孔电阻随频率变化可用公式(1)计算：</p><p>R ( f ) = ( R − 1 GHz R D C ) f f 1 GHz + R D C (1)</p><p>其中， R D C 为硅通孔的直流电阻值，计算公式为：</p><p>R D C = 1 σ L π r 2 (2)</p><p>σ 为硅通孔中金属的电导率，L为硅通孔高度，r为硅通孔半径。</p><p>R 1 GHz 是频率为1 GHz时的电阻值，根据公式(1)可知，要想求出任意频率下的电阻值，需要先对频率为1 GHZ时的电阻值以及直流电阻进行求解，对于 R 1 GHz 的求解如下。</p><p>对于圆柱硅通孔，假定其内填充的金属导体是均匀、线性、各向同性的以及导体内部没有自由电荷，传导电流方向均沿Z轴，根据麦克斯韦–法拉第方程可得：</p><p>∇ &#215; ∇ &#215; E = ∇ &#215; ( − μ ∂ H ∂ t ) = − μ ∂ ∂ t ( ∇ &#215; H ) (3)</p><p>根据高斯定律，闭合曲面内总磁通量为零，结合旋度表示方法，电场的拉普拉斯算子可表达如下：</p><p>∇ 2 E = ∇ ( ∇ ⋅ E ) − ∇ &#215; ∇ &#215; E = μ ∂ ∂ t ( σ E + ∂ ( ε E ) ∂ t ) (4)</p><p>当传输信号为时谐场时，电场强度可表示为：</p><p>E = E 0 e j ω t (5)</p><p>代入到式(4)中可以得到：</p><p>∇ 2 E = j ω μ σ E − ω 2 μ σ ε E (6)</p><p>在圆柱硅通孔中，电场强度沿通孔方向，矢量方程可化为标量方程，进一步展开上述公式可得：</p><p>j ω μ J z ( r ) = 1 r d d r ( r d d r E z ( r ) ) (7)</p><p>将式(7)展开之后得到齐次贝塞尔方程，根据电流密度的连续性，可知方程具有一阶贝塞尔函数性质：</p><p>J z ( r ) = c 1 I 0 ( ( 1 + j ) r δ ) (8)</p><p>其中， c 1 为系数，和硅通孔尺寸参数有关，可以通过求解电流密度的积分得到； I 0 是零阶第一类修正贝塞尔函数； δ 为趋肤深度，表达式分别为：</p><p>δ = 1 π f μ 0 σ (9)</p><p>c 1 I = ( 1 + j ) [ 2 π r δ I 1 ( ( 1 + j ) r / δ ) ] − 1 (10)</p><p>其中，I是在某一频率下，通过硅通孔的总电流，I<sub>1</sub>是一阶第一类修正贝塞尔函数，μ<sub>0</sub>为磁导率。</p><p>得出电场强度之后，就可以根据电流密度来计算硅通孔中电阻参数。</p><p>结合式(8)和(10)可得：</p><p>J z ( r ) = 1 I c 2 π r z I 1 ( c r z ) I 0 ( c r z ) (11)</p><p>其中c为随趋肤深度度变化的常数，表达式为：</p><p>c = j ω μ σ = 1 + j δ (12)</p><p>因为圆柱硅通孔金属导体内部只有沿Z轴的电流密度，通过对 J z 进行积分便可得到电阻公式如下：</p><p>R = ∫ 0 L ∫ 0 r | J z | 2 ⋅ 2 π r d r d z I 2 σ (13)</p><p>通过计算式(8)-(13)可得出：</p><p>R = ∫ 0 L 1 2 π r z σ Re c I 0 ( c r z ) I 1 ( c r z ) d z (14)</p><p>为了进一步求解积分表达式的近似值，结合修正贝塞尔函数的近似表示可得：</p><p>R = 1 σ L π [ r 2 − ( r − δ ) 2 ] (15)</p><p>式(15)为通过电、磁场强度以及麦克斯韦方程求解出的高频下电阻公式。</p><p>为了提高高频时电阻参数提取公式准确度，需要给定一个调整系数α。可以通过给定一个调整系数，从而使计算值和仿真值基本吻合，观察数据之间的关系，可给出频率为1 GHZ时电阻参数提取的调整系数 α 1 的表达式结构为：</p><p>α = a 1 D a 2 ⋅ ln L D + α 3 D a 4 (16)</p><p>式(16)中的未知数 a 1 , a 2 , a 3 以及 a 4 可通过曲线拟合的方法给出：</p><p>α = 0.2652 D 0.2831 ⋅ ln L D + 2.9435 D − 0.269 (17)</p><p>将式(17)与式(15)相乘，可以得到在频率为1 GHZ时，圆柱硅通孔的电阻表达式为：</p><p>R 1GHz = α ⋅ 1 σ ⋅ L π [ r 2 − ( r − δ ) 2 ] (18)</p><p>将圆柱硅通孔模型尺寸参数代入到式(18)中，得到1 GHZ时的电阻计算值，与仿真值进行对比，发现误差极小，与仿真值对比发现两者基本吻合。</p></sec><sec id="s7_2"><title>3.2. 解析式提取参数结果对比</title><p>将硅通孔模型尺寸参数分别代入到式(1)和(18)中，得到计算值，与仿真结果进行对比。高面率比下硅通孔电阻计算值和仿真值的对比结果如图3，图中数字代表的是面率比值。</p><p>图3. 解析式计算电阻值与仿真值对比</p><p>由图3中可以看出，根据公式(1)和(18)计算得出的电阻值与仿真结果之间有较好的契合度，且误差保持在5%以内，说明高面率比下圆柱硅通孔电阻参数提取公式有较高的准确度。</p></sec></sec><sec id="s8"><title>4. 结论</title><p>本文以高面率比圆柱硅通孔为研究对象，通过对不同尺寸参数下的圆柱硅通孔进行仿真，得到其寄生电阻参数值，使用拟合方法得到了高面率比圆柱形硅通孔的电阻参数解析式，解析式计算结果准确，误差在5%以内，满足精度要求。</p></sec><sec id="s9"><title>文章引用</title><p>鞠艳杰. 三维集成电路中硅通孔电阻参数计算解析式提取的研究Study on Extracting Analytical Formula for TSV Resistance Parameter Calculation in 3D IC[J]. 电路与系统, 2020, 09(03): 55-60. https://doi.org/10.12677/OJCS.2020.93008</p></sec><sec id="s10"><title>参考文献</title></sec></body><back><ref-list><title>References</title><ref id="hanspub.37887-ref1"><label>1</label><mixed-citation publication-type="other" xlink:type="simple">邱碧秀. 微系统封装原理与技术[M]. 北京: 电子工业出版社, 2006.</mixed-citation></ref><ref id="hanspub.37887-ref2"><label>2</label><mixed-citation publication-type="other" xlink:type="simple">Guarini, K.W. and TOPol, A.W. (2002) Electrical Integrity of State-of-the-Art 0.13 um SOI CMOS Devices and Circuits Transferred for Three-Dimensional (3D) Integrated Circuit (IC) Fabrication. The International Electron Devices Meeting, Hong Kong, 22 June 2002, 943-945.</mixed-citation></ref><ref id="hanspub.37887-ref3"><label>3</label><mixed-citation publication-type="other" xlink:type="simple">Sakuma, K., Andry, P.S. and Tsang, C.K. (2008) 3D Chip-Stacking Technology with Through-Silicon Vias and Low-Volume Lead-Free Interconnections. IBM Journal of Research and Development, 52, 614-622.  
&lt;br&gt;https://doi.org/10.1147/JRD.2008.5388567</mixed-citation></ref><ref id="hanspub.37887-ref4"><label>4</label><mixed-citation publication-type="other" xlink:type="simple">Motoyoshi, M. (2009) Through-Silicon Via (TSV). Proceedings of the IEEE, 97, 43-48.  
&lt;br&gt;https://doi.org/10.1109/JPROC.2008.2007462</mixed-citation></ref><ref id="hanspub.37887-ref5"><label>5</label><mixed-citation publication-type="other" xlink:type="simple">Koyanagi, M. and Fukushima, T. (2009) High-Density through Silicon Vias for 3-D LSIs. Proceedings of the IEEE, 97, 49-59. &lt;br&gt;https://doi.org/10.1109/JPROC.2008.2007463</mixed-citation></ref><ref id="hanspub.37887-ref6"><label>6</label><mixed-citation publication-type="other" xlink:type="simple">Pavlidis, V.F. and Friedman, E.G. (2009) Interconnect-Based Design Methodologies for Three-Dimensional Integrated Circuits. Proceedings of the IEEE, 97, 123-139. &lt;br&gt;https://doi.org/10.1109/JPROC.2008.2007473</mixed-citation></ref><ref id="hanspub.37887-ref7"><label>7</label><mixed-citation publication-type="other" xlink:type="simple">Wong, B.P., Anurang, M. and Cao, Y. (2004) Nano-Cmos Circuit and Physical Design. John Wiley &amp; Sons, New York.  
&lt;br&gt;https://doi.org/10.1002/0471653829</mixed-citation></ref><ref id="hanspub.37887-ref8"><label>8</label><mixed-citation publication-type="other" xlink:type="simple">Micael, J.T. and Jin, K. (1991) A Hybrid Method for the Calculation of the Resistance and Inductance of Transmission Lines with Arbitrary Cross Sections. Microwave Theory and Techniques, 39, 1338-1342.  
&lt;br&gt;https://doi.org/10.1109/22.85409</mixed-citation></ref><ref id="hanspub.37887-ref9"><label>9</label><mixed-citation publication-type="other" xlink:type="simple">Clayton, R.P. (1994) Analysis of Multiconductor Transmission Lines. John Wiley &amp; Sons, New York.</mixed-citation></ref><ref id="hanspub.37887-ref10"><label>10</label><mixed-citation publication-type="other" xlink:type="simple">Khalil, D.E., Ismail, Y., Khellah, M. and Karnik, T. (2008) Analytical Model for the Propagation Delay of Through Silicon Vias. 9th International Symposium on Quality Electronic Design, San Jose, CA, 17-19 March 2008, 553-556.  
&lt;br&gt;https://doi.org/10.1109/ISQED.2008.4479795</mixed-citation></ref><ref id="hanspub.37887-ref11"><label>11</label><mixed-citation publication-type="other" xlink:type="simple">Savidis, I. and Friedman, E.G. (2009) Closed-Form Expres-sions of 3-D Via Resistance, Inductance and Capacitance. IEEE Transactions on Electron Devices, 56, 1873-1881. &lt;br&gt;https://doi.org/10.1109/TED.2009.2026200</mixed-citation></ref><ref id="hanspub.37887-ref12"><label>12</label><mixed-citation publication-type="other" xlink:type="simple">Liang, Y.J. and Li, Y. (2011) Closed-Form Expressions for the Resistance and the Inductance of Different Profiles of Through-Silicon Vias. IEEE Electron Device Letters, 32, 393-395. &lt;br&gt;https://doi.org/10.1109/LED.2010.2099203</mixed-citation></ref><ref id="hanspub.37887-ref13"><label>13</label><mixed-citation publication-type="other" xlink:type="simple">Khaled, S., Ragai, H., Amin, K., et al. (2011) Compact Lumped Element Model for TSV in 3D-ICS. IEEE, 2321-2324.</mixed-citation></ref><ref id="hanspub.37887-ref14"><label>14</label><mixed-citation publication-type="other" xlink:type="simple">Salah, K., El Rouby, A., Ragai, H., et al. (2012) A Closed Form Expression for TSV Based on Chip Spiralinductor. 2012 IEEE International Symposium on Circuits and Systems (ISCAS), Seoul, 20-23 May 2012, 2325-2328.  
&lt;br&gt;https://doi.org/10.1109/ISCAS.2012.6271760</mixed-citation></ref></ref-list></back></article>