# EE-Logical-Design-Project

This is final project of SNUEE logical design lecture (430.201A).  

## Objective
Remort controller containing 4 mode
 - Mode 1 : channel control  
 - Mode 2 : sound control  
 - Mode 3 : prefered channel choice  
 - Mode 4 : lock mode

## Infos
- Program :  Xilinx Spartan 3 program  
- FPGA board : Spartan 3, 3A, 3E

## Result
- Mode 1 schematic  
![mode1](https://user-images.githubusercontent.com/26185179/100887168-ff510b80-34f7-11eb-965f-8737633088cf.png)  

- Mode 2 schematic  
![mode2](https://user-images.githubusercontent.com/26185179/100887170-00823880-34f8-11eb-98a1-9756a0f81c10.png)  

- Mode 3 schematic  
![mode3](https://user-images.githubusercontent.com/26185179/100887175-011acf00-34f8-11eb-8a3d-e031039c59d1.png)  

- Mode 4 schematic  
![mode4](https://user-images.githubusercontent.com/26185179/100887177-01b36580-34f8-11eb-96aa-01eaabde2fe9.png)  

- Mode switch schematic  
![mode_switch](https://user-images.githubusercontent.com/26185179/100887182-02e49280-34f8-11eb-9693-99034ffcf06c.png)  

- Top schematic  
![top_schematic](https://user-images.githubusercontent.com/26185179/100887190-0415bf80-34f8-11eb-8428-cb8e5af0f3ae.png)
