(wiring 
# Wiring file created by Allegro PCB Router v16-3-85 made 2009/11/03 at 11:55:32
 (resolution MIL 1000)
# Net COMMON_SHIELD 
 (wire (path TOP 9000  1338110 -902480 1338110 -619020 1390980 -619020))
 (wire (path TOP 9000  -1561000 -640000 -1468500 -640000 -1468500 -518260
     -1081660 -518260))
 (wire (path TOP 9000  24340 -518260 -564340 -518260))
 (wire (path TOP 9000  541660 -518260 24340 -518260))
 (wire (path TOP 9000  -564340 -518260 -1081660 -518260))
 (wire (path TOP 9000  1013020 -619020 656120 -619020 656120 -518260
     541660 -518260))
 (wire (path TOP 9000  1065890 -902480 1065890 -619020 1013020 -619020))
 (wire (path TOP 9000  1065890 -902480 1338110 -902480))
 (wire (path TOP 9000  1013020 -902480 1065890 -902480))
 (wire (path TOP 9000  1338110 -902480 1390980 -902480))
# Net GND 
 (wire (path TOP 9000  799580 227280 1569980 227280))
 (wire (path TOP 9000  1569980 227280 1569980 447760))
 (wire (path TOP 9000  1569980 447760 799580 447760))
 (wire (path TOP 9000  1569980 447760 1569980 755260))
 (wire (path TOP 9000  -708420 731220 -848890 731220))
 (wire (path TOP 9000  -708420 258780 -767470 258780 -767480 258770))
 (wire (path BOTTOM 9000  -685200 -197500 -685200 -323130))
 (wire (path TOP 9000  389000 -171000 389000 -218990 420800 -218990
     420800 -323130))
 (wire (path TOP 9000  1334500 -361000 1627070 -361000 1627070 157140
     1569980 157140))
 (wire (path TOP 9000  1334500 -430740 1334500 -452240 1264990 -521750
     1264990 -587520))
 (wire (path TOP 9000  -685200 -323130 420800 -323130))
 (wire (path BOTTOM 9000  -685200 -323130 -685200 -411570))
 (wire (path TOP 9000  420800 -323130 420800 -411570))
 (wire (path BOTTOM 9000  1334500 -430740 1334500 -522730 1242510 -614720
     522380 -614720 420800 -513140 420800 -411570))
 (wire (path TOP 9000  -848890 731220 -848890 773480 -891150 815740
     -1563630 815740))
 (wire (path TOP 9000  1569980 157140 1569980 227280))
 (wire (path BOTTOM 9000  1569980 755260 1663000 755260))
 (wire (path BOTTOM 9000  -848890 731220 -848890 637890 -767480 556480
     -767480 258770))
 (wire (path BOTTOM 9000  -1563630 116370 -1602820 155560 -1602820 435550
     -1569630 468740))
 (wire (path TOP 9000  -1366000 -640000 -685200 -640000))
 (wire (path BOTTOM 9000  -685200 -640000 -685200 -411570))
 (wire (path TOP 9000  1334500 -361000 1334500 -430740))
 (wire (path TOP 9000  -729000 -176000 -729000 -197500 -771000 -197500))
 (wire (path BOTTOM 9000  -685200 -197500 -771000 -197500))
 (wire (path TOP 9000  1296000 -361000 1334500 -361000))
 (wire (path TOP 9000  -1569630 468740 -1512440 525930 -1512440 764550
     -1563630 815740))
 (wire (path BOTTOM 9000  -685200 -197500 -767480 -115220 -767480 258770))
 (wire (path TOP 9000  1392020 157140 1569980 157140))
   (via VIA -685200 -323130)
   (via VIA 1334500 -430740)
   (via VIA 1569980 755260)
   (via VIA -685200 -640000)
   (via VIA -771000 -197500)
   (via VIA -848890 731220)
   (via VIA -767480 258770)
# Net GPIO18 
 (wire (path TOP 9000  -885580 258780 -1500440 258780 -1500440 311260
     -1569630 311260))
# Net GPIO19 
 (wire (path TOP 9000  -885580 227280 -1615180 227280 -1615180 356810
     -1648370 390000))
# Net GPIO20 
 (wire (path TOP 9000  -885580 274530 -806130 274530 -806130 169490
     -1648370 169490))
 (wire (path BOTTOM 9000  -1648370 169490 -1648370 311260))
   (via VIA -1648370 169490)
# Net GPIO21 
 (wire (path TOP 9000  -885580 243030 -835890 243030))
 (wire (path BOTTOM 9000  -835890 243030 -1316130 243030 -1463100 390000
     -1569630 390000))
   (via VIA -835890 243030)
# Net GPIO165_IR_RXD3 
 (wire (path BOTTOM 9000  1663000 834000 724560 834000))
   (via VIA 724560 834000)
# Net GPIO166_IR_TXD3 
 (wire (path TOP 9000  622420 620980 571230 620980 571230 766860
     717110 912740 1663000 912740))
# Net N00742 
 (wire (path TOP 9000  622420 227280 722520 227280 722520 -175140
     1392020 -175140))
 (wire (path TOP 9000  1392020 -175140 1569980 -175140))
# Net SPI_CLOCK_1.8V 
 (wire (path TOP 9000  -885580 337520 -848890 337520))
 (wire (path BOTTOM 9000  -848890 337520 -1153210 337520 -1371620 555930
     -1540040 555930 -1642370 658260))
   (via VIA -848890 337520)
# Net SPI_CS_1.8V 
 (wire (path TOP 9000  -885580 321770 -1255720 321770 -1255720 658260))
 (wire (path BOTTOM 9000  -1255720 658260 -1563630 658260))
   (via VIA -1255720 658260)
# Net SPI_INTERRUPT_1.8V 
 (wire (path TOP 9000  -885580 306020 -848890 306020))
 (wire (path BOTTOM 9000  -848890 306020 -1210700 306020 -1406610 501930
     -1559430 501930 -1693560 636060 -1693560 734550 -1657920 770190
     -1622280 770190 -1589090 737000 -1563630 737000))
   (via VIA -848890 306020)
# Net SPI_MISO_1.8V 
 (wire (path TOP 9000  -885580 369020 -830890 369020))
 (wire (path BOTTOM 9000  -830890 369020 -1244420 782550 -1609180 782550
     -1642370 815740))
   (via VIA -830890 369020)
# Net SPI_MOSI_1.8V 
 (wire (path TOP 9000  -885580 353270 -1141440 353270 -1226730 438560
     -1226730 703810))
 (wire (path BOTTOM 9000  -1226730 703810 -1609180 703810 -1642370 737000))
   (via VIA -1226730 703810)
# Net USB_OTG_DM 
 (wire (path TOP 9000  1170500 -587520 1170500 -525240))
 (wire (path BOTTOM 9000  1170500 -525240 1170500 786500))
 (wire (path TOP 9000  1170500 786500 832770 786500 832770 746970
     799580 746970))
   (via VIA 1170500 -525240)
   (via VIA 1170500 786500)
# Net USB_OTG_DP 
 (wire (path TOP 9000  1202000 -587520 1202000 -525240))
 (wire (path BOTTOM 9000  1202000 -525240 1202000 808000))
 (wire (path TOP 9000  1202000 808000 796760 808000 796760 765000
     766390 765000 766390 762720 799580 762720))
   (via VIA 1202000 -525240)
   (via VIA 1202000 808000)
# Net USB_OTG_ID 
 (wire (path TOP 9000  1233500 -587520 1233500 -268000 1609070 -268000
     1609070 -76230 1545140 -12300 817720 -12300 740520 64900
     740520 605240 799580 605240))
# Net USB_OTG_VBUS 
 (wire (path TOP 9000  1101000 -361000 857770 -361000))
 (wire (path BOTTOM 9000  857770 -361000 857770 479250))
 (wire (path TOP 9000  857770 479250 799580 479250))
 (wire (path TOP 9000  1101000 -361000 1101000 -408990 1139010 -408990
     1139010 -587520))
   (via VIA 857770 -361000)
   (via VIA 857770 479250)
# Net USBH_DM 
 (wire (path TOP 9000  -708420 227280 -741610 227280 -741610 170910))
 (wire (path BOTTOM 9000  -741610 170910 -705600 134900 -705600 -105140
     -671730 -139010 243630 -139010 243630 -411570))
   (via VIA -741610 170910)
# Net USBH_DP 
 (wire (path TOP 9000  -708420 243030 -653730 243030))
 (wire (path BOTTOM 9000  -653730 243030 -653730 84440 -495130 -74160
     280190 -74160 322370 -116340 322370 -411570))
   (via VIA -653730 243030)
# Net USBH_VBUS 
 (wire (path TOP 9000  -708420 274530 -555860 274530 -555860 -130640))
 (wire (path TOP 9000  -965300 -233000 -965300 -340130 -960800 -344630
     -960800 -411570))
 (wire (path TOP 9000  -1563630 37630 -1350000 -176000 -965300 -176000))
 (wire (path TOP 9000  -555860 -130640 104840 -130640 145200 -171000))
 (wire (path TOP 9000  -555860 -130640 -658220 -233000 -965300 -233000))
 (wire (path TOP 9000  -965300 -176000 -965300 -233000))
 (wire (path TOP 9000  194000 -171000 145200 -171000))
 (wire (path BOTTOM 9000  145200 -171000 145200 -411570))
 (wire (path TOP 9000  -965300 -176000 -924000 -176000))
   (via VIA 145200 -171000)
# Net VCC_1.8 
 (wire (path TOP 9000  -1642370 116370 -1699560 173560 -1699560 417550
     -1648370 468740))
# Net VCC_3.3 
 (wire (path BOTTOM 9000  762890 250750 -595360 250750))
 (wire (path TOP 9000  -595360 250750 -775290 70820 -1609180 70820
     -1642370 37630))
 (wire (path TOP 9000  -708420 762720 -595360 762720))
 (wire (path BOTTOM 9000  -595360 762720 -595360 250750))
 (wire (path TOP 9000  799580 274530 762890 274530))
 (wire (path BOTTOM 9000  762890 274530 762890 250750))
 (wire (path TOP 9000  799580 290280 836270 290280))
 (wire (path BOTTOM 9000  836270 290280 796740 250750 762890 250750))
 (wire (path TOP 9000  -708420 762720 -708420 749250 -675230 749250
     -675230 746970 -708420 746970))
   (via VIA -595360 762720)
   (via VIA 762890 274530)
   (via VIA 836270 290280)
   (via VIA -595360 250750)
)
