
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
"http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="./styles.css" />

<title>Publications</title>
</head>
<body>
<table summary="Table for page layout." id="tlayout">
<tr valign="top">
<td id="layout-menu">
<div class="menu-category">Menu</div>
<div class="menu-item"><a href="index.html" >Home</a></div>
<div class="menu-item"><a href="./research.html">Research</a></div>
<div class="menu-item"><a href="./publications.html" class="current">Publications</a></div>
<div class="menu-item"><a href="./award.html">Awards</a></div>
<div class="menu-item"><a href="./teaching.html">Teaching</a></div>
<div class="menu-item"><a href="./services.html">Services</a></div>
<td id="layout-content">
<div id="toptitle">
<h1><b>Publications</b></h1>
</div>
<h1>Summary of Publications - Temp</h1>
<ul>
<li><p>1 book</p>
</li>
<li><p>2 book chapters</p>
</li>
<li><p>35 journal articles</p>
</li>
<li><p>61 referred conference papers and workshop proceedings</p>
</li>
<li><p>2 patents</p>
</li>
<li><p>1 tutorial</p>
</li>
</ul>
<p>For full list of publications, please see my <a href="https://scholar.google.com/citations?user=q0PDoH8AAAAJ&amp;hl=en"><b>Google Scholar profile</b></a></p>
<h1>Books</h1>
<p>[1] Deepraj Soni, <i>Kanad Basu</i>, Mohammed Nabeel, Najwa Aaraj, Marc Manzano and Ramesh Karri. Hardware Architectures for Post-Quantum Digital Signature Schemes. Springer, 2020.</p>
<h1>Book Chapters</h1>
<p>[2] <i>Kanad Basu</i>. Structural Signal Selection for Post-Silicon Validation, In: Post-Silicon Validation and Debug, Springer, 2018.</p>
<p>[1] Nirmalya Bandyopadhyay, <i>Kanad Basu</i> and Prabhat Mishra. HMDES, ISDL and Other Contemporary ADLs, In: Processor Description Languages: Applications and Methodologies, Morgan Kaufmann Publishers, 2008.</p>
<h1>Journal Articles</h1>
<p>[35] Ioannis Zografopoulos, Abraham Peedikayil Kuruvila, Charalambos Konstantinou, <i>Kanad Basu</i>. Time Series-based Detection and Impact Analysis of Firmware Attacks in Microgrids. Elsevier Energy Reports, 2022.</p>
<p>[34] Shakya Chakrabarti, Akshay Wali, Harikrishnan Ravichandran, Shamik Kundu, Thomas Schranghamer, <i>Kanad Basu</i>, Saptarshi Das. Logic Locking of Integrated Circuits Enabled by Nanoscale MoS2 Based Memtransistors. ACS Applied Nano Materials, 2022. </p>
<p>[33] Rajesh Datta, Guangwei Zhao, <i>Kanad Basu</i>, Kaveh Shamsi. A Security Analysis of Circuit Clock Obfuscation. MDPI Cryptography, 2022.</p>
<p>[32] Ayush Arunachalam, Shamik Kundu, Arnab Raha, Suvadeep Banerjee, Suriyaprakash Natarajan, <i>Kanad Basu</i>. A Novel Low-power Compression Scheme for Systolic Array-based Deep Learning Accelerators. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2022.</p>
<p>[31] Seetal Potluri, Shamik Kundu, <i>Kanad Basu</i>, Aydin Aysu. SeqL+: Secure Scan-Obfuscation with Theoretical and Empirical Validation. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2022.</p>
<p>[30] Shamik Kundu, Arnab Raha, Suvadeep Banerjee, Suriyaprakash Natarajan, <i>Kanad Basu</i>. Analysis and Mitigation of DRAM Faults in Sparse-DNN Accelerators. IEEE Design and Test Journal (D&amp;T), 2022.</p>
<p>[29] Xingyu Meng, Kshitij Raj, Sandip Ray, <i>Kanad Basu</i>. SEVNOC: Security Validation of System-on-Chip Designs with NoC Fabrics. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2022.</p>
<p>[28] Debjani SIhi, Biswanath Dari, Abraham Peedikayil Kuruvila, Gaurav Jha, <i>Kanad Basu</i>. Explainable Machine Learning Approach Quantified the Long-term (1981-2015) Impact of Climate and Soil Properties on Yields of Major Agricultural Crops across CONUS.  Frontiers in Sustainable Food Systems Journal, 2022.</p>
<p>[27] Abraham Kuruvila, Xingyu Meng, Shamik Kundu, Gaurav Pandey, <i>Kanad Basu</i>. Explainable Machine Learning for Intrusion Detection via Hardware Performance Counters. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2022.</p>
<p>[26] Ayush Arunachalam, S. Novia Berriel, Corbin Feit, Udit  Kumar, Sudipta Seal, <i>Kanad Basu</i>, Parag Banerjee. A machine learning approach to thickness prediction from in situ spectroscopic ellipsometry data for atomic layer deposition processes. AVS Journal of Vacuum Science and Technology A, 2022.</p>
<p>[25]  Udit  Kumar, Corbin Feit, S. Novia Berriel, Ayush Arunachalam, <i>Kanad Basu</i>, Parag Banerjee, Sudipta Seal. In situ Ellipsometry aided Rapid ALD Process Development and Parameter Space Visualization of Cerium Oxide Nano-films. AVS Journal of Vacuum Science and Technology A, 2021.</p>
<p>[24] Sanjeev Tannirkulam Chandrasekaran, Abraham Kuruvila, <i>Kanad Basu</i> and Arindam Sanyal. Real-Time Hardware Based Malware and Micro-architectural Attack Detection Utilizing CMOS Reservoir Computing. IEEE Transactions on Circuits and Systems II: Express Briefs (TCASII), 2021.</p>
<p>[23] Abraham Kuruvila, Anushree Mahapatra, Ramesh Karri, <i>Kanad Basu</i>. Hardware Performance Counters: Ready-Made vs Tailor-Made. ACM Journal on Emerging Technologies in Computing Systems (JETC), 2021.</p>
<p>[22] Nimisha Limaye, Nikhil Rangarajan, Satwik Patnaik, Ozgur Sinanoglu, <i>Kanad Basu</i>. PolyWorm: Leveraging Polymorphic Behavior to Implant Hardware Trojans. IEEE Transactions on Emerging Topics in Computing (TETC), 2021.</p>
<p>[21] Abraham Peedikayil Kuruvila, Ioannis Zografopoulos, <i>Kanad Basu</i>, Charalambos Konstantinou. Hardware-Assisted Detection of Firmware Attacks in Inverter-Based Cyberphysical Microgrids. Elsevier International Journal of Electrical Power and Energy Systems (JEPE), 2021.</p>
<p>[20] Wenye Liu, Chip-Hong Chang, Xueyang Wang, Chen Liu, Jason Fung, Mohammad Ebrahimabadi, Naghmeh Karimi, Xingyu Meng, <i>Kanad Basu</i>. Two Sides of the Same Coin: Boons and Banes of Machine Learning in Hardware Security. IEEE Journal on Emerging and Selected Topics in Circuits and Systems (JETCAS), 2021.</p>
<p>[19] Xingyu Meng, Shamik Kundu, Arun Kanuparthi, <i>Kanad Basu</i>. RTL-ConTest: Concolic Testing on RTL for Detecting Security Vulnerabilities. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2021.</p>
<p>[18] Akshay Wali, Shamik Kundu, Andrew Arnold, Guangwei Zhao, <i>Kanad Basu</i>, and Saptarshi Das. Satisfiability Attack Resistant Camouflaged Two-Dimensional Heterostructure Devices. ACS Nano, 2021.</p>
<p>[17] Rana Elnaggar, <i>Kanad Basu</i>,  Krishnendu Chakrabarty, and Ramesh Karri. Run-time Malware Detection Using Embedded Trace Buffers. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2021.</p>
<p>[16] Shamik Kundu, Suvadeep Banerjee, Arnab Raha, Suriyaprakash Natarajan and <i>Kanad Basu</i>, Towards Functional Safety of Systolic Array-based Deep Learning Hardware Accelerators. IEEE Transactions on VLSI Systems (TVLSI), 2021.</p>
<p>[15] Siddhartha Sankar Rout, Sujay Deub and <i>Kanad Basu</i>, WiND: An Efficient Post-Silicon Debug Strategy for Network-on-Chip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2021.</p>
<p>[14] Abraham Kuruvila, Shamik Kundi and <i>Kanad Basu</i>, Defending Hardware-based Malware Detectors against Adversarial Attacks. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD), 2021.</p>
<p>[13] Virinchi Roy Surabhi, Prashanth Krishnamurthy, Hussam Amrouch, <i>Kanad Basu</i>, Jorg Henkel, Ramesh Karri and Farshad Khorrami, Hardware Trojan Detection Using Controlled Circuit Aging. IEEE Access, 2020.</p>
<p>[12] <i>Kanad Basu</i>, Suha Hussain, Ujjwal Gupta and Ramesh Karri. COPPTCHA: COPPA Tracking by Checking Hardware-level Activity. IEEE Transactions on Information Forensics and Security (TIFS), 2020.</p>
<p>[11] Binod Kumar, Jay Adhaduk, <i>Kanad Basu</i>, Masahiro Fujita and Virendra Singh. A Methodology to Capture Fine-grained Internal Visibility during Multi-session Silicon Debug. IEEE Transactions on VLSI Systems (TVLSI), 2020.</p>
<p>[10] <i>Kanad Basu</i>, Prashanth Krishnamurthy, Farshad Khorrami and Ramesh Karri. A Theoretical Study of Hardware Performance Counters-based Malware Detection. IEEE Transactions on Information Forensics and Security (TIFS), 2020.</p>
<p>[9] <i>Kanad Basu</i>, Samah Saeed, Christian Pilato, Mohammad Ashraf, Mohammad Nabeel, Krishnendu Chakraborty and Ramesh Karri. CAD-Base: An Attack Vector into the Electronics Supply Chain. Accepted for publication at ACM Transactions on Design Automation of Embedded Systems (TODAES), 2019.</p>
<p>[8] Jeff Zhang, <i>Kanad Basu</i> and Siddharth Garg. Fault-tolerant Systolic Array Based Accelerators for Deep Neural Network Execution. IEEE Design and Test of Computer (DNT), 2019.</p>
<p>[7] Mohammad Shayan, <i>Kanad Basu</i> and Ramesh Karri. Hardware Trojans Inspired IP Watermarks. IEEE Design and Test of Computer (DNT), 2019.</p>
<p>[6] Christian Pilato, <i>Kanad Basu</i> and Ramesh Karri. Black-Hat High-Level Synthesis: Myth or Reality? Accepted at IEEE Transactions on Very Large Scale Integration (VLSI) Systems (TVLSI), 2019.</p>
<p>[5] Harshit Kumar, Tahereh Jabberi, Gleb Krylov, <i>Kanad Basu</i>, Eby Friedman, and Ramesh Karri. Super secure? security analysis of superconducting electronics. Accepted for publication at IEEE Transactions on Applied Superconductivity, 2019.</p>
<p>[4] Binod Kumar, <i>Kanad Basu</i>, Masahiro Fujita and Virendra Singh. Post-Silicon Gate-Level Error Localization with Effective &amp; Combined Trace Signal Selection. Accepted for publication in IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems (TCAD), 2018.</p>
<p>[3] <i>Kanad Basu</i>, Chetan Murthy and Prabhat Mishra. Bitmask aware compression of NISC Control Words. Integration, the VLSI Journal (Elsevier), 2013.</p>
<p>[2] <i>Kanad Basu</i> and Prabhat Mishra. Restoration Aware Trace Signal Selection for Post-silicon Validation. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (TVLSI), 2013.</p>
<p>[1] <i>Kanad Basu</i> and Prabhat Mishra. Test Data Compression using Efficient Bitmask and Dictionary Selection Methods. IEEE Transactions on Very Large Scale Integration (VLSI) Systems (TVLSI), 2009.</p>
<h1>Prominent Peer-Reviewed Conference and Workshop Proceedings</h1>
<p>[51] Chao Lu, Utsav Banerjee, <i>Kanad Basu</i>. Design and Analysis of a Scalable and Efficient Quantum Circuit for LWE Matrix Arithmetic. IEEE International Conference on Computer Design (ICCD), 2022.</p>
<p>[50] Shamik Kundu, <i>Kanad Basu</i>. Detecting Functional Safety Violation in Online AI Accelerators. At IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS), 2022.</p>
<p>[49] Ayush Arunachalam, Shamik Kundu, Fei Su, Suvadeep Banerjee, Robert Jin, Arnab Raha, Suriyaprakash Natarajan, <i>Kanad Basu</i>. Unsupervised Learning-based Early Anomaly Detection in AMS Circuits of Automotive SoCs. At International Test Conference (ITC), 2022.</p>
<p>[48] Shamik Kundu, Akul Malhotra, Arnab Raha, Sumeet Gupta, <i>Kanad Basu</i>. RIBoNN: Designing Robust In-Memory Binary Neural Network Accelerators. At International Test Conference (ITC), 2022.</p>
<p>[47] Chao Lu, Shamik Kundu, Abraham Peedikayil Kuruvila, Supriya Margabandhu Ravichandran, <i>Kanad Basu</i>. Design and Logic Synthesis of a Scalable, Efficient Quantum Number Theoretic Transform. At ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED), 2022.</p>
<p>[46] Ayush Arunachalam, Shamik Kundu, Fei Su, Suvadeep Banerjee, Robert Jin, Arnab Raha, Suriyaprakash Natarajan, <i>Kanad Basu</i>. A Novel Unsupervised Learning Framework for Early Anomaly Detection of AMS Circuits in Automotive SoCs. At TECHCON 2022.</p>
<p>[45] Ayush Arunachalam, Shamik Kundu, Arnab Raha, Suvadeep Banerjee, <i>Kanad Basu</i>. Fault Resilience of DNN Accelerators for Compressed Sensor Inputs. At ISVLSI 2022.</p>
<p>[44] Chao Lu, Ayush Arunachalam, Shamik Kundu, <i>Kanad Basu</i>. Survey on Quantum Noise-Aware Machine Learning. At Dallas CAS 2022.</p>
<p>[43] X. Meng, M. Hassan, <i>K. Basu</i>, T. Hoque. A Semi-formal Information Flow Validation for Analyzing Secret Asset Propagation in COTS IC Integrated Systems. At Great Lakes Symposium on VLSI (GLSVLSI), 2022.</p>
<p>[42] S. Kundu, S. Banerjee, A. Raha, <i>Kanad Basu</i>. Special Session: Effective In-field Testing of Deep Neural Network Hardware Accelerators. At VLSI Test Symposium (VTS), 2022.</p>
<p>[41] Ayush Arunachalam, S. Novia Berriel, Parag Banerjee, <i>Kanad Basu</i>. Machine Learning-enhanced Efficient Spectroscopic Ellipsometry Modeling. At AAAI Workshop on AI to Accelerate Science and Engineering (AI2ASE), 2022.</p>
<p>[40] Purab Ranjan Sutradhar, <i>Kanad Basu</i>, Sai Manoj Pudukotai Dinakarrao, Amlan Ganguly. An Ultra-efficient Look-up Table based Programmable Processing in Memory Architecture for Data Encryption. At IEEE International Conference on Computer Design (ICCD), 2022.</p>
<p>[39] Sudipta Seal, Udit  Kumar, Corbin Feit, S. Novia Berriel, Ayush Arunachalam, <i>Kanad Basu</i>, Parag Banerjee. ALD deposited functional hetero-nano structured ceria films. At TMS Annual Meeting &amp; Exhibition, 2022.</p>
<p>[38] Abraham Kuruvila, Sayar Karmakar and <i>Kanad Basu</i>. Time Series-based Malware Detection using Hardware Performance Counters. At IEEE International Symposium on Hardware Oriented Security and Trust (HOST), 2021.</p>
<p>[37] Shamik Kundu, <i>Kanad Basu</i>, Mehdi Sadi, Twisha Titirsha, Shihao Song, Anup Das, Ujjwal Guin. Special Session: Reliability Analysis for ML/AI Hardware. At IEEE VLSI Test Symposium (VTS), 2021.</p>
<p>[36] Xingyu Meng, Kshitij Raj, Atul Prasad Deb Nath, <i>Kanad Basu</i> and Sandip Ray. SoCCAR: Detecting SoC Security Violations Under Asynchronous Resets. At ACM/IEEE Design Automation Conference (DAC), 2021.</p>
<p>[35] Naimul Hassan, Alexander J. Edwards, Dhritiman Bhattacharya, Mustafa Munawar Shihab, Varun Venkat, Peng Zhou, Xuan Hu, Shamik Kundu, Abraham Peedikayil Kuruvila, <i>Kanad Basu</i>, Jayasimha Atulasimha, Yiorgos Makris and Joseph S. Friedman. Secure Logic Locking with Strain-Protected Nanomagnet Logic. At ACM/IEEE Design Automation Conference (DAC), 2021.</p>
<p>[34] M Meraj Ahmed, Abhijitt Dhavlle, Naseef Mansoor, Purab Sutradhar, Sai Manoj P D, <i>Kanad Basu</i> and Amlan Ganguly. What Can a Remote Access Hardware Trojan do to a Network-on-Chip? At IEEE International Symposium on Circuits and Systems (ISCAS), 2021.</p>
<p>[33] Xingyu Meng, Rakibul Hassan, Sai Manoj PD and <i>Kanad Basu</i>.  Can Overclocking Detect Hardware Trojans? At IEEE International Symposium on Circuits and Systems (ISCAS), 2021.</p>
<p>[32] Ayush Arunachalam, Shamik Kundu, Arnab Raha, Suvadeep Banerjee, Suriya Natarajan and <i>Kanad Basu</i>. HardCompress: A Novel Hardware-based Low Power Compression Scheme for DNN Accelerators. At International Symposium on Quality Electronic Design (ISQED), 2021.</p>
<p>[31] Ayesha Siddique, <i>Kanad Basu</i> and Khaza Anuarul Hoque. Exploring Fault-Energy Trade-offs in Approximate DNN Hardware Accelerators. At International Symposium on Quality Electronic Design (ISQED), 2021.</p>
<p>[30] Shamik Kundu, Xingyu Meng and <i>Kanad Basu</i>. Application of Machine Learning in Hardware Trojan Detection. At International Symposium on Quality Electronic Design (ISQED), 2021.</p>
<p>[29] Pandy Kalimathy, <i>Kanad Basu</i> and Benjamin Carrion Schaefer. Efficient Hierarchical Post-Silicon Validation and Debug. At International Conference on VLSI Design (VLSID), 2021.</p>
<p>[28] Yug Pratap Singh, Abraham Kuruvila and <i>Kanad Basu</i>. Hardware-assisted Detection of Malware in Automotive-Based Systems. At Design, Automation and Test in Europe Conference (DATE), 2021.</p>
<p>[27] Abraham Kuruvila, Ayush Arunachalam and <i>Kanad Basu</i>. Benefits and Challenges of Utilizing Hardware Performance Counters for COPPA Violation Detection. At IEEE International Conference on PHYSICAL ASSURANCE and INSPECTION of ELECTRONICS (PAINE), 2020.</p>
<p>[26] M Meraj Ahmed, Abhijitt Dhavlle, Naseef Mansoor, Purab Sutradhar, Sai Manoj Pudukotai Dinakarrao, <i>Kanad Basu</i> and Amlan Ganguly. Defense against On-Chip Trojans Enabling Traffic Analysis Attacks. At ACM Asian Hardware Oriented Security and Trust Symposium (AsianHOST), 2020.</p>
<p>[25] Shohidul Islam, Abraham Kuruvila, <i>Kanad Basu</i> and Khaled Khasawneh. 
ND-HMDs: Non-Differentiable Hardware Malware Detectors against Evasive Transient Execution Attacks. At IEEE International Conference on Computer Design (ICCD), 2020.</p>
<p>[24] Shamik Kundu, Ahmet SoyyiÄŸit, Khaza Hoque and <i>Kanad Basu</i>. High-level Modeling of Manufacturing Faults in Deep Neural Network Accelerators. At IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS), 2020.</p>
<p>[23] Abraham Kuruvila, Shamik Kundu, and <i>Kanad Basu</i>. Analyzing the Efficiency of Machine Learning Classifiers in Hardware-based Malware Detectors. At  IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 2020.</p>
<p>[22] Jiafeng Xie, <i>Kanad Basu</i>, Kris Gaj and Ujjwal Guin. Special Session: The Recent Advance in Hardware Implementation of Post-Quantum Cryptography. At VLSI Test Symposium (VTS), 2020.</p>
<p>[21] Aditya Rohan, <i>Kanad Basu</i>, and Ramesh Karri. Can Monitoring System State + Instruction Sequences aid Malware Detection? At IEEE Asian Test Symposium (ATS), 2019.</p>
<p>[20] Deepraj Soni, <i>Kanad Basu</i>, Mohammed Nabeel, and Ramesh Karri. A Hardware Evaluation Study of NIST Post-Quantum Cryptographic Signature schemes. At NIST PQC Standardization Conference, 2019. </p>
<p>[19] <i>Kanad Basu</i>, Rana Elnaggar, Krishnendu Chakrabarty, and Ramesh Karri. Preempt: PReempting malware by Examining Embedded Processor Traces. At ACM/IEEE Design Automation Conference (DAC), 2019.</p>
<p>[18] Chistian Pilato, <i>Kanad Basu</i>, Mohammed Shayan, Francesco Regazzoni and Ramesh Karri. High-Level Synthesis of Benevolent Hardware Trojans for IP Watermarking. At Design, Automation and Test in Europe Conference (DATE), 2019.</p>
<p>[17] Sidhartha Sankar Rout, <i>Kanad Basu</i> and Sujay Deb. Efficient Post-Silicon Validation of Network-on-Chip using Wireless Links. IEEE International Conference on VLSI Design (VLSID), 2019.</p>
<p>[16] Jeff Zhang, Tianyu Gu, <i>Kanad Basu</i> and Siddharth Garg. Analyzing and mitigating the impact of permanent faults on a systolic array based neural network accelerator. IEEE VLSI Test Symposium (VTS), 2018.</p>
<p>[15] Binod Kumar, <i>Kanad Basu</i> and Virendra Singh. A Technique for Electrical Error Localization with Learning Methods During Post-silicon Debugging. IEEE International Conference on Green and Sustainable Computing (IGSCC), 2018.</p>
<p>[14] Sourav Das, <i>Kanad Basu</i>, Janardhan Rao Doppa, Partha Pratim Pande, Ramesh Karri, Krishnendu Chakrabarty. Abetting Planned Obsolescence by Aging 3D Networks-on-Chip. IEEE International Symposium on Network on Chips (NOCS), 2018.</p>
<p>[13] Ankit Jindal, Binod Kumar, <i>Kanad Basu</i>, and Masahiro Fujita. ELURA: A Methodology for Post-silicon Gate-level Error Localization using Regression Analysis. IEEE International Conference on VLSI Design (VLSID), 2018.</p>
<p>[12] Binod Kumar, <i>Kanad Basu</i>, Masahiro Fujita and Virendra Singh. RTL Level Trace Signal Selection and Coverage Estimation During Post-Silicon Validation. IEEE International High Level Design Validation and Test Workshop (HLDVT), 2017.</p>
<p>[11] Binod Kumar, <i>Kanad Basu</i>, Ankit Jindal, Masahiro Fujita, and Virendra Singh. Improving post-silicon error detection with topological selection of trace signals. IEEE/IFIP International Conference on on Very Large Scale Integration (VLSI-SoC), 2017.</p>
<p>[10] <i>Kanad Basu</i>, Rishi Kumar, Santosh Kulkarni and Rohit Kapoor. Deterministic Shift Power Reduction in Test Compression. IEEE International Symopsium on VLSI Design and Test (VDAT), 2017.</p>
<p>[9] Binod Kumar, <i>Kanad Basu</i>, Ankit Jindal, Brajesh Pandey and Masahiro Fujita. A Formal Perspective on Effective Post-Silicon Debug and Trace Signal Selection. IEEE International Symopsium on VLSI Design and Test (VDAT), 2017.</p>
<p>[8] Subhadip Kundu, <i>Kanad Basu</i> and Rohit Kapur. Observation-Point identification based on Signal Selection Methods for improving Diagnostic Resolution. International Test Conference â€“ India (ITC-India), 2017.</p>
<p>[7] <i>Kanad Basu</i>, Prabhat Mishra, Priyadarsan Patra, Amir Nahir, Allon Adir. Dynamic Selection of Trace Signals for Post-Silicon Debug. International Workshop on Microprocessor Test and Verification (MTV), 2013.</p>
<p>[6] <i>Kanad Basu</i>, Prabhat Mishra and Priyadarsan Patra. Observability-aware Directed Test Generation for Soft Errors and Crosstalk Faults. IEEE International Conference on VLSI Design (VLSID), 2013.</p>
<p>[5] <i>Kanad Basu</i>, Prabhat Mishra and Priyadarsan Patra. Constrained Signal Selection for Post Silicon   Validation. IEEE International High Level Design, Validation and Test Workshop (HLDVT), 2012.</p>
<p>[4] <i>Kanad Basu</i>, Prabhat Mishra and Priyadarsan Patra. Efficient Combination of Trace and Scan Signals for Post-Silicon Validation and Debug. IEEE International Test Conference (ITC), 2011.</p>
<p>[3] <i>Kanad Basu</i> and Prabhat Mishra. Efficient Trace Data Compression using Statically Selected Dictionary. IEEE VLSI Test Symposium (VTS), 2011.</p>
<p>[2] <i>Kanad Basu</i> and Prabhat Mishra. Efficient Trace Signal Selection for Post Silicon Validation and Debug. International Conference on VLSI Design (VLSID), 2011 (<b>Best Paper Award</b>).</p>
<p>[1] <i>Kanad Basu</i> and Prabhat Mishra. A Novel Test-Data Compression Technique using Application-Aware Bitmask and Dictionary Selection Methods. ACM Great Lakes Symposium on VLSI (GLSVLSI), 2008.</p>
<h1>Patents</h1>
<p>[2] <i>Kanad Basu</i>, Raghu Gaurav Gopalakrishnasetty and Hari Krishnan Rajeev. Automatic test pattern generation (ATPG) considering crosstalk effects. US9218447B2</p>
<p>[1] Prabhat Mishra, Seok-won Seong, <i>Kanad Basu</i>, Weixun Wang, Xiaoke Qin. Bitmaksk-based Code Compression Technique and Decompression Mechanism. Provisional Patent UF 12654, 2007.</p>
<div id="footer">
<div id="footer-text">
Page generated 2022-09-01 14:09:50 CDT, by <a href="http://jemdoc.jaboc.net/">jemdoc</a>.
</div>
</div>
</td>
</tr>
</table>
</body>
</html>
