Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/artem/.Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 282a47f063ff47199c7603e05838f7af --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot lab_6_2_TB_behav xil_defaultlib.lab_6_2_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture a of entity xil_defaultlib.lab_6_2 [lab_6_2_default]
Compiling architecture behavioral of entity xil_defaultlib.lab_6_2_tb
Built simulation snapshot lab_6_2_TB_behav
