[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/RangeInf/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 192
LIB: work
FILE: ${SURELOG_DIR}/tests/RangeInf/dut.sv
n<> u<191> t<Top_level_rule> c<1> l<1:1> el<13:1>
  n<> u<1> t<Null_rule> p<191> s<190> l<1:1>
  n<> u<190> t<Source_text> p<191> c<189> l<1:1> el<10:10>
    n<> u<189> t<Description> p<190> c<188> l<1:1> el<10:10>
      n<> u<188> t<Module_declaration> p<189> c<35> l<1:1> el<10:10>
        n<> u<35> t<Module_nonansi_header> p<188> c<2> s<53> l<1:1> el<1:36>
          n<module> u<2> t<Module_keyword> p<35> s<3> l<1:1> el<1:7>
          n<FullAdder> u<3> t<STRING_CONST> p<35> s<34> l<1:8> el<1:17>
          n<> u<34> t<List_of_ports> p<35> c<9> l<1:17> el<1:35>
            n<> u<9> t<Port> p<34> c<8> s<15> l<1:18> el<1:19>
              n<> u<8> t<Port_expression> p<9> c<7> l<1:18> el<1:19>
                n<> u<7> t<Port_reference> p<8> c<4> l<1:18> el<1:19>
                  n<A> u<4> t<STRING_CONST> p<7> s<6> l<1:18> el<1:19>
                  n<> u<6> t<Constant_select> p<7> c<5> l<1:19> el<1:19>
                    n<> u<5> t<Constant_bit_select> p<6> l<1:19> el<1:19>
            n<> u<15> t<Port> p<34> c<14> s<21> l<1:20> el<1:21>
              n<> u<14> t<Port_expression> p<15> c<13> l<1:20> el<1:21>
                n<> u<13> t<Port_reference> p<14> c<10> l<1:20> el<1:21>
                  n<B> u<10> t<STRING_CONST> p<13> s<12> l<1:20> el<1:21>
                  n<> u<12> t<Constant_select> p<13> c<11> l<1:21> el<1:21>
                    n<> u<11> t<Constant_bit_select> p<12> l<1:21> el<1:21>
            n<> u<21> t<Port> p<34> c<20> s<27> l<1:22> el<1:25>
              n<> u<20> t<Port_expression> p<21> c<19> l<1:22> el<1:25>
                n<> u<19> t<Port_reference> p<20> c<16> l<1:22> el<1:25>
                  n<Cin> u<16> t<STRING_CONST> p<19> s<18> l<1:22> el<1:25>
                  n<> u<18> t<Constant_select> p<19> c<17> l<1:25> el<1:25>
                    n<> u<17> t<Constant_bit_select> p<18> l<1:25> el<1:25>
            n<> u<27> t<Port> p<34> c<26> s<33> l<1:26> el<1:29>
              n<> u<26> t<Port_expression> p<27> c<25> l<1:26> el<1:29>
                n<> u<25> t<Port_reference> p<26> c<22> l<1:26> el<1:29>
                  n<Sum> u<22> t<STRING_CONST> p<25> s<24> l<1:26> el<1:29>
                  n<> u<24> t<Constant_select> p<25> c<23> l<1:29> el<1:29>
                    n<> u<23> t<Constant_bit_select> p<24> l<1:29> el<1:29>
            n<> u<33> t<Port> p<34> c<32> l<1:30> el<1:34>
              n<> u<32> t<Port_expression> p<33> c<31> l<1:30> el<1:34>
                n<> u<31> t<Port_reference> p<32> c<28> l<1:30> el<1:34>
                  n<Cout> u<28> t<STRING_CONST> p<31> s<30> l<1:30> el<1:34>
                  n<> u<30> t<Constant_select> p<31> c<29> l<1:34> el<1:34>
                    n<> u<29> t<Constant_bit_select> p<30> l<1:34> el<1:34>
        n<> u<53> t<Module_item> p<188> c<52> s<60> l<2:4> el<2:19>
          n<> u<52> t<Port_declaration> p<53> c<51> l<2:4> el<2:18>
            n<> u<51> t<Input_declaration> p<52> c<47> l<2:4> el<2:18>
              n<> u<47> t<Net_port_type> p<51> c<46> s<50> l<2:10> el<2:15>
                n<> u<46> t<Data_type_or_implicit> p<47> c<45> l<2:10> el<2:15>
                  n<> u<45> t<Packed_dimension> p<46> c<44> l<2:10> el<2:15>
                    n<> u<44> t<Constant_range> p<45> c<39> l<2:11> el<2:14>
                      n<> u<39> t<Constant_expression> p<44> c<38> s<43> l<2:11> el<2:12>
                        n<> u<38> t<Constant_primary> p<39> c<37> l<2:11> el<2:12>
                          n<> u<37> t<Primary_literal> p<38> c<36> l<2:11> el<2:12>
                            n<3> u<36> t<INT_CONST> p<37> l<2:11> el<2:12>
                      n<> u<43> t<Constant_expression> p<44> c<42> l<2:13> el<2:14>
                        n<> u<42> t<Constant_primary> p<43> c<41> l<2:13> el<2:14>
                          n<> u<41> t<Primary_literal> p<42> c<40> l<2:13> el<2:14>
                            n<0> u<40> t<INT_CONST> p<41> l<2:13> el<2:14>
              n<> u<50> t<List_of_port_identifiers> p<51> c<48> l<2:15> el<2:18>
                n<A> u<48> t<STRING_CONST> p<50> s<49> l<2:15> el<2:16>
                n<B> u<49> t<STRING_CONST> p<50> l<2:17> el<2:18>
        n<> u<60> t<Module_item> p<188> c<59> s<78> l<3:4> el<3:14>
          n<> u<59> t<Port_declaration> p<60> c<58> l<3:4> el<3:13>
            n<> u<58> t<Input_declaration> p<59> c<55> l<3:4> el<3:13>
              n<> u<55> t<Net_port_type> p<58> c<54> s<57> l<3:10> el<3:10>
                n<> u<54> t<Data_type_or_implicit> p<55> l<3:10> el<3:10>
              n<> u<57> t<List_of_port_identifiers> p<58> c<56> l<3:10> el<3:13>
                n<Cin> u<56> t<STRING_CONST> p<57> l<3:10> el<3:13>
        n<> u<78> t<Module_item> p<188> c<77> s<86> l<4:4> el<4:25>
          n<> u<77> t<Port_declaration> p<78> c<76> l<4:4> el<4:24>
            n<> u<76> t<Output_declaration> p<77> c<73> l<4:4> el<4:24>
              n<> u<73> t<Net_port_type> p<76> c<61> s<75> l<4:11> el<4:21>
                n<> u<61> t<NetType_Wire> p<73> s<72> l<4:11> el<4:15>
                n<> u<72> t<Data_type_or_implicit> p<73> c<71> l<4:16> el<4:21>
                  n<> u<71> t<Packed_dimension> p<72> c<70> l<4:16> el<4:21>
                    n<> u<70> t<Constant_range> p<71> c<65> l<4:17> el<4:20>
                      n<> u<65> t<Constant_expression> p<70> c<64> s<69> l<4:17> el<4:18>
                        n<> u<64> t<Constant_primary> p<65> c<63> l<4:17> el<4:18>
                          n<> u<63> t<Primary_literal> p<64> c<62> l<4:17> el<4:18>
                            n<3> u<62> t<INT_CONST> p<63> l<4:17> el<4:18>
                      n<> u<69> t<Constant_expression> p<70> c<68> l<4:19> el<4:20>
                        n<> u<68> t<Constant_primary> p<69> c<67> l<4:19> el<4:20>
                          n<> u<67> t<Primary_literal> p<68> c<66> l<4:19> el<4:20>
                            n<0> u<66> t<INT_CONST> p<67> l<4:19> el<4:20>
              n<> u<75> t<List_of_port_identifiers> p<76> c<74> l<4:21> el<4:24>
                n<Sum> u<74> t<STRING_CONST> p<75> l<4:21> el<4:24>
        n<> u<86> t<Module_item> p<188> c<85> s<108> l<5:4> el<5:21>
          n<> u<85> t<Port_declaration> p<86> c<84> l<5:4> el<5:20>
            n<> u<84> t<Output_declaration> p<85> c<81> l<5:4> el<5:20>
              n<> u<81> t<Net_port_type> p<84> c<79> s<83> l<5:11> el<5:15>
                n<> u<79> t<NetType_Wire> p<81> s<80> l<5:11> el<5:15>
                n<> u<80> t<Data_type_or_implicit> p<81> l<5:16> el<5:16>
              n<> u<83> t<List_of_port_identifiers> p<84> c<82> l<5:16> el<5:20>
                n<Cout> u<82> t<STRING_CONST> p<83> l<5:16> el<5:20>
        n<> u<108> t<Module_item> p<188> c<107> s<136> l<6:4> el<6:19>
          n<> u<107> t<Non_port_module_item> p<108> c<106> l<6:4> el<6:19>
            n<> u<106> t<Module_or_generate_item> p<107> c<105> l<6:4> el<6:19>
              n<> u<105> t<Module_common_item> p<106> c<104> l<6:4> el<6:19>
                n<> u<104> t<Module_or_generate_item_declaration> p<105> c<103> l<6:4> el<6:19>
                  n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> l<6:4> el<6:19>
                    n<> u<102> t<Net_declaration> p<103> c<87> l<6:4> el<6:19>
                      n<> u<87> t<NetType_Wire> p<102> s<98> l<6:4> el<6:8>
                      n<> u<98> t<Data_type_or_implicit> p<102> c<97> s<101> l<6:9> el<6:14>
                        n<> u<97> t<Packed_dimension> p<98> c<96> l<6:9> el<6:14>
                          n<> u<96> t<Constant_range> p<97> c<91> l<6:10> el<6:13>
                            n<> u<91> t<Constant_expression> p<96> c<90> s<95> l<6:10> el<6:11>
                              n<> u<90> t<Constant_primary> p<91> c<89> l<6:10> el<6:11>
                                n<> u<89> t<Primary_literal> p<90> c<88> l<6:10> el<6:11>
                                  n<4> u<88> t<INT_CONST> p<89> l<6:10> el<6:11>
                            n<> u<95> t<Constant_expression> p<96> c<94> l<6:12> el<6:13>
                              n<> u<94> t<Constant_primary> p<95> c<93> l<6:12> el<6:13>
                                n<> u<93> t<Primary_literal> p<94> c<92> l<6:12> el<6:13>
                                  n<0> u<92> t<INT_CONST> p<93> l<6:12> el<6:13>
                      n<> u<101> t<List_of_net_decl_assignments> p<102> c<100> l<6:14> el<6:18>
                        n<> u<100> t<Net_decl_assignment> p<101> c<99> l<6:14> el<6:18>
                          n<temp> u<99> t<STRING_CONST> p<100> l<6:14> el<6:18>
        n<> u<136> t<Module_item> p<188> c<135> s<164> l<7:4> el<7:24>
          n<> u<135> t<Non_port_module_item> p<136> c<134> l<7:4> el<7:24>
            n<> u<134> t<Module_or_generate_item> p<135> c<133> l<7:4> el<7:24>
              n<> u<133> t<Module_common_item> p<134> c<132> l<7:4> el<7:24>
                n<> u<132> t<Continuous_assign> p<133> c<131> l<7:4> el<7:24>
                  n<> u<131> t<List_of_net_assignments> p<132> c<130> l<7:11> el<7:23>
                    n<> u<130> t<Net_assignment> p<131> c<113> l<7:11> el<7:23>
                      n<> u<113> t<Net_lvalue> p<130> c<110> s<129> l<7:11> el<7:15>
                        n<> u<110> t<Ps_or_hierarchical_identifier> p<113> c<109> s<112> l<7:11> el<7:15>
                          n<temp> u<109> t<STRING_CONST> p<110> l<7:11> el<7:15>
                        n<> u<112> t<Constant_select> p<113> c<111> l<7:15> el<7:15>
                          n<> u<111> t<Constant_bit_select> p<112> l<7:15> el<7:15>
                      n<> u<129> t<Expression> p<130> c<123> l<7:16> el<7:23>
                        n<> u<123> t<Expression> p<129> c<117> s<128> l<7:16> el<7:19>
                          n<> u<117> t<Expression> p<123> c<116> s<122> l<7:16> el<7:17>
                            n<> u<116> t<Primary> p<117> c<115> l<7:16> el<7:17>
                              n<> u<115> t<Primary_literal> p<116> c<114> l<7:16> el<7:17>
                                n<A> u<114> t<STRING_CONST> p<115> l<7:16> el<7:17>
                          n<> u<122> t<BinOp_Plus> p<123> s<121> l<7:17> el<7:18>
                          n<> u<121> t<Expression> p<123> c<120> l<7:18> el<7:19>
                            n<> u<120> t<Primary> p<121> c<119> l<7:18> el<7:19>
                              n<> u<119> t<Primary_literal> p<120> c<118> l<7:18> el<7:19>
                                n<B> u<118> t<STRING_CONST> p<119> l<7:18> el<7:19>
                        n<> u<128> t<BinOp_Plus> p<129> s<127> l<7:19> el<7:20>
                        n<> u<127> t<Expression> p<129> c<126> l<7:20> el<7:23>
                          n<> u<126> t<Primary> p<127> c<125> l<7:20> el<7:23>
                            n<> u<125> t<Primary_literal> p<126> c<124> l<7:20> el<7:23>
                              n<Cin> u<124> t<STRING_CONST> p<125> l<7:20> el<7:23>
        n<> u<164> t<Module_item> p<188> c<163> s<186> l<8:4> el<8:25>
          n<> u<163> t<Non_port_module_item> p<164> c<162> l<8:4> el<8:25>
            n<> u<162> t<Module_or_generate_item> p<163> c<161> l<8:4> el<8:25>
              n<> u<161> t<Module_common_item> p<162> c<160> l<8:4> el<8:25>
                n<> u<160> t<Continuous_assign> p<161> c<159> l<8:4> el<8:25>
                  n<> u<159> t<List_of_net_assignments> p<160> c<158> l<8:11> el<8:24>
                    n<> u<158> t<Net_assignment> p<159> c<141> l<8:11> el<8:24>
                      n<> u<141> t<Net_lvalue> p<158> c<138> s<157> l<8:11> el<8:14>
                        n<> u<138> t<Ps_or_hierarchical_identifier> p<141> c<137> s<140> l<8:11> el<8:14>
                          n<Sum> u<137> t<STRING_CONST> p<138> l<8:11> el<8:14>
                        n<> u<140> t<Constant_select> p<141> c<139> l<8:14> el<8:14>
                          n<> u<139> t<Constant_bit_select> p<140> l<8:14> el<8:14>
                      n<> u<157> t<Expression> p<158> c<156> l<8:15> el<8:24>
                        n<> u<156> t<Primary> p<157> c<155> l<8:15> el<8:24>
                          n<> u<155> t<Complex_func_call> p<156> c<142> l<8:15> el<8:24>
                            n<temp> u<142> t<STRING_CONST> p<155> s<154> l<8:15> el<8:19>
                            n<> u<154> t<Select> p<155> c<143> l<8:19> el<8:24>
                              n<> u<143> t<Bit_select> p<154> s<153> l<8:19> el<8:19>
                              n<> u<153> t<Part_select_range> p<154> c<152> l<8:20> el<8:23>
                                n<> u<152> t<Constant_range> p<153> c<147> l<8:20> el<8:23>
                                  n<> u<147> t<Constant_expression> p<152> c<146> s<151> l<8:20> el<8:21>
                                    n<> u<146> t<Constant_primary> p<147> c<145> l<8:20> el<8:21>
                                      n<> u<145> t<Primary_literal> p<146> c<144> l<8:20> el<8:21>
                                        n<3> u<144> t<INT_CONST> p<145> l<8:20> el<8:21>
                                  n<> u<151> t<Constant_expression> p<152> c<150> l<8:22> el<8:23>
                                    n<> u<150> t<Constant_primary> p<151> c<149> l<8:22> el<8:23>
                                      n<> u<149> t<Primary_literal> p<150> c<148> l<8:22> el<8:23>
                                        n<0> u<148> t<INT_CONST> p<149> l<8:22> el<8:23>
        n<> u<186> t<Module_item> p<188> c<185> s<187> l<9:4> el<9:24>
          n<> u<185> t<Non_port_module_item> p<186> c<184> l<9:4> el<9:24>
            n<> u<184> t<Module_or_generate_item> p<185> c<183> l<9:4> el<9:24>
              n<> u<183> t<Module_common_item> p<184> c<182> l<9:4> el<9:24>
                n<> u<182> t<Continuous_assign> p<183> c<181> l<9:4> el<9:24>
                  n<> u<181> t<List_of_net_assignments> p<182> c<180> l<9:11> el<9:23>
                    n<> u<180> t<Net_assignment> p<181> c<169> l<9:11> el<9:23>
                      n<> u<169> t<Net_lvalue> p<180> c<166> s<179> l<9:11> el<9:15>
                        n<> u<166> t<Ps_or_hierarchical_identifier> p<169> c<165> s<168> l<9:11> el<9:15>
                          n<Cout> u<165> t<STRING_CONST> p<166> l<9:11> el<9:15>
                        n<> u<168> t<Constant_select> p<169> c<167> l<9:15> el<9:15>
                          n<> u<167> t<Constant_bit_select> p<168> l<9:15> el<9:15>
                      n<> u<179> t<Expression> p<180> c<178> l<9:16> el<9:23>
                        n<> u<178> t<Primary> p<179> c<177> l<9:16> el<9:23>
                          n<> u<177> t<Complex_func_call> p<178> c<170> l<9:16> el<9:23>
                            n<temp> u<170> t<STRING_CONST> p<177> s<176> l<9:16> el<9:20>
                            n<> u<176> t<Select> p<177> c<175> l<9:20> el<9:23>
                              n<> u<175> t<Bit_select> p<176> c<174> l<9:20> el<9:23>
                                n<> u<174> t<Expression> p<175> c<173> l<9:21> el<9:22>
                                  n<> u<173> t<Primary> p<174> c<172> l<9:21> el<9:22>
                                    n<> u<172> t<Primary_literal> p<173> c<171> l<9:21> el<9:22>
                                      n<4> u<171> t<INT_CONST> p<172> l<9:21> el<9:22>
        n<> u<187> t<ENDMODULE> p<188> l<10:1> el<10:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/RangeInf/dut.sv:1:1: No timescale set for "FullAdder".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/RangeInf/dut.sv:1:1: Compile module "work@FullAdder".
[INF:CP0302] Compile class "builtin::mailbox".
[INF:CP0302] Compile class "builtin::process".
[INF:CP0302] Compile class "builtin::semaphore".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
BitSelect                                              1
ClassDefn                                              8
ClassTypespec                                          1
Constant                                              22
ContAssign                                             3
Design                                                 1
EnumConst                                              5
EnumTypespec                                           1
Function                                               9
IODecl                                                11
IntTypespec                                            9
LogicNet                                               6
LogicTypespec                                         10
Module                                                 1
Operation                                              2
Package                                                1
PartSelect                                             1
Port                                                   5
Range                                                  7
RefObj                                                 6
RefTypespec                                           22
Task                                                   9
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/RangeInf/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllPackages:
\_Package: (builtin)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:builtin
  |vpiInternalScope:
  \_ClassDefn: (builtin::array)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiInternalScope:
  \_ClassDefn: (builtin::queue)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiInternalScope:
  \_ClassDefn: (builtin::string)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiInternalScope:
  \_ClassDefn: (builtin::system)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:system
    |vpiFullName:builtin::system
  |vpiInternalScope:
  \_ClassDefn: (builtin::any_sverilog_class)
    |vpiParent:
    \_Package: (builtin)
    |vpiName:any_sverilog_class
    |vpiFullName:builtin::any_sverilog_class
  |vpiInternalScope:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:1:3, endln:27:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:mailbox
    |vpiFullName:builtin::mailbox
    |vpiInternalScope:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:1:3, endln:27:11
      |vpiName:new
      |vpiFullName:builtin::mailbox::new
      |vpiTypedef:
      \_IntTypespec: , line:3:19, endln:3:22
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:3:19, endln:3:22
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (bound), line:3:23, endln:3:28
        |vpiParent:
        \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
        |vpiDirection:1
        |vpiName:bound
        |vpiExpr:
        \_Constant: , line:3:31, endln:3:32
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::mailbox::new::bound), line:3:19, endln:3:22
          |vpiParent:
          \_IODecl: (bound), line:3:23, endln:3:28
          |vpiFullName:builtin::mailbox::new::bound
          |vpiActual:
          \_IntTypespec: , line:3:19, endln:3:22
    |vpiInternalScope:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:1:3, endln:27:11
      |vpiName:num
      |vpiFullName:builtin::mailbox::num
      |vpiTypedef:
      \_IntTypespec: , line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:6:14, endln:6:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::num), line:6:14, endln:6:17
        |vpiParent:
        \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
        |vpiFullName:builtin::mailbox::num
        |vpiActual:
        \_IntTypespec: , line:6:14, endln:6:17
    |vpiInternalScope:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:1:3, endln:27:11
      |vpiName:put
      |vpiFullName:builtin::mailbox::put
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:9:15, endln:9:22
        |vpiParent:
        \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_put
      |vpiFullName:builtin::mailbox::try_put
      |vpiTypedef:
      \_LogicTypespec: 
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
      |vpiImportTypespec:
      \_LogicTypespec: 
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_put)
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiFullName:builtin::mailbox::try_put
        |vpiActual:
        \_LogicTypespec: 
      |vpiIODecl:
      \_IODecl: (message), line:12:23, endln:12:30
        |vpiParent:
        \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
        |vpiDirection:1
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:1:3, endln:27:11
      |vpiName:get
      |vpiFullName:builtin::mailbox::get
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:15:19, endln:15:26
        |vpiParent:
        \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_get
      |vpiFullName:builtin::mailbox::try_get
      |vpiTypedef:
      \_IntTypespec: , line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:18:14, endln:18:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_get), line:18:14, endln:18:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiFullName:builtin::mailbox::try_get
        |vpiActual:
        \_IntTypespec: , line:18:14, endln:18:17
      |vpiIODecl:
      \_IODecl: (message), line:18:31, endln:18:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:1:3, endln:27:11
      |vpiName:peek
      |vpiFullName:builtin::mailbox::peek
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (message), line:21:20, endln:21:27
        |vpiParent:
        \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
        |vpiDirection:6
        |vpiName:message
    |vpiInternalScope:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
      |vpiParent:
      \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:1:3, endln:27:11
      |vpiName:try_peek
      |vpiFullName:builtin::mailbox::try_peek
      |vpiTypedef:
      \_IntTypespec: , line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:24:14, endln:24:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::mailbox::try_peek), line:24:14, endln:24:17
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiFullName:builtin::mailbox::try_peek
        |vpiActual:
        \_IntTypespec: , line:24:14, endln:24:17
      |vpiIODecl:
      \_IODecl: (message), line:24:31, endln:24:38
        |vpiParent:
        \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
        |vpiDirection:6
        |vpiName:message
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiImportTypespec:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiImportTypespec:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
    |vpiMethod:
    \_Function: (builtin::mailbox::new), line:3:5, endln:4:16
    |vpiMethod:
    \_Function: (builtin::mailbox::num), line:6:5, endln:7:16
    |vpiMethod:
    \_Task: (builtin::mailbox::put), line:9:5, endln:10:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_put), line:12:5, endln:13:16
    |vpiMethod:
    \_Task: (builtin::mailbox::get), line:15:5, endln:16:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_get), line:18:5, endln:19:16
    |vpiMethod:
    \_Task: (builtin::mailbox::peek), line:21:5, endln:22:12
    |vpiMethod:
    \_Function: (builtin::mailbox::try_peek), line:24:5, endln:25:16
  |vpiInternalScope:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:30:3, endln:52:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:process
    |vpiFullName:builtin::process
    |vpiInternalScope:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:30:3, endln:52:11
      |vpiName:self
      |vpiFullName:builtin::process::self
      |vpiTypedef:
      \_ClassTypespec: (process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiClassDefn:
        \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:30:3, endln:52:11
      |vpiImportTypespec:
      \_ClassTypespec: (process), line:34:21, endln:34:28
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::self::process), line:34:21, endln:34:28
        |vpiParent:
        \_Function: (builtin::process::self), line:34:5, endln:35:16
        |vpiName:process
        |vpiFullName:builtin::process::self::process
        |vpiActual:
        \_ClassTypespec: (process), line:34:21, endln:34:28
    |vpiInternalScope:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:30:3, endln:52:11
      |vpiName:status
      |vpiFullName:builtin::process::status
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::process::status::state), line:37:14, endln:37:19
        |vpiParent:
        \_Function: (builtin::process::status), line:37:5, endln:38:16
        |vpiName:state
        |vpiFullName:builtin::process::status::state
        |vpiActual:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiInternalScope:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:30:3, endln:52:11
      |vpiName:kill
      |vpiFullName:builtin::process::kill
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:30:3, endln:52:11
      |vpiName:await
      |vpiFullName:builtin::process::await
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:30:3, endln:52:11
      |vpiName:suspend
      |vpiFullName:builtin::process::suspend
      |vpiMethod:1
      |vpiVisibility:1
    |vpiInternalScope:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:30:3, endln:52:11
      |vpiName:resume
      |vpiFullName:builtin::process::resume
      |vpiMethod:1
      |vpiVisibility:1
    |vpiTypedef:
    \_EnumTypespec: , line:32:13, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:30:3, endln:52:11
      |vpiEnumConst:
      \_EnumConst: (FINISHED), line:32:20, endln:32:28
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:FINISHED
        |INT:0
        |vpiDecompile:0
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (RUNNING), line:32:30, endln:32:37
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:RUNNING
        |INT:1
        |vpiDecompile:1
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (WAITING), line:32:39, endln:32:46
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:WAITING
        |INT:2
        |vpiDecompile:2
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (SUSPENDED), line:32:48, endln:32:57
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:SUSPENDED
        |INT:3
        |vpiDecompile:3
        |vpiSize:64
      |vpiEnumConst:
      \_EnumConst: (KILLED), line:32:59, endln:32:65
        |vpiParent:
        \_EnumTypespec: , line:32:13, endln:32:73
        |vpiName:KILLED
        |INT:4
        |vpiDecompile:4
        |vpiSize:64
    |vpiTypedef:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
      |vpiParent:
      \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:30:3, endln:52:11
      |vpiName:state
      |vpiTypedefAlias:
      \_RefTypespec: (builtin::process::state), line:32:13, endln:32:67
        |vpiParent:
        \_TypedefTypespec: (state), line:32:68, endln:32:73
        |vpiFullName:builtin::process::state
        |vpiActual:
        \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_EnumTypespec: , line:32:13, endln:32:73
    |vpiImportTypespec:
    \_TypedefTypespec: (state), line:32:68, endln:32:73
    |vpiImportTypespec:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiImportTypespec:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiImportTypespec:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiImportTypespec:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiImportTypespec:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiImportTypespec:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
    |vpiMethod:
    \_Function: (builtin::process::self), line:34:5, endln:35:16
    |vpiMethod:
    \_Function: (builtin::process::status), line:37:5, endln:38:16
    |vpiMethod:
    \_Task: (builtin::process::kill), line:40:5, endln:41:12
    |vpiMethod:
    \_Task: (builtin::process::await), line:43:5, endln:44:12
    |vpiMethod:
    \_Task: (builtin::process::suspend), line:46:5, endln:47:12
    |vpiMethod:
    \_Task: (builtin::process::resume), line:49:5, endln:50:12
  |vpiInternalScope:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:55:3, endln:69:11
    |vpiParent:
    \_Package: (builtin)
    |vpiName:semaphore
    |vpiFullName:builtin::semaphore
    |vpiInternalScope:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:55:3, endln:69:11
      |vpiName:new
      |vpiFullName:builtin::semaphore::new
      |vpiTypedef:
      \_IntTypespec: , line:57:18, endln:57:21
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:57:18, endln:57:21
      |vpiMethod:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:57:22, endln:57:30
        |vpiParent:
        \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:57:33, endln:57:34
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::new::keyCount), line:57:18, endln:57:21
          |vpiParent:
          \_IODecl: (keyCount), line:57:22, endln:57:30
          |vpiFullName:builtin::semaphore::new::keyCount
          |vpiActual:
          \_IntTypespec: , line:57:18, endln:57:21
    |vpiInternalScope:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:55:3, endln:69:11
      |vpiName:put
      |vpiFullName:builtin::semaphore::put
      |vpiTypedef:
      \_IntTypespec: , line:60:14, endln:60:17
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:60:14, endln:60:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:60:18, endln:60:26
        |vpiParent:
        \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:60:29, endln:60:30
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::put::keyCount), line:60:14, endln:60:17
          |vpiParent:
          \_IODecl: (keyCount), line:60:18, endln:60:26
          |vpiFullName:builtin::semaphore::put::keyCount
          |vpiActual:
          \_IntTypespec: , line:60:14, endln:60:17
    |vpiInternalScope:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:55:3, endln:69:11
      |vpiName:get
      |vpiFullName:builtin::semaphore::get
      |vpiTypedef:
      \_IntTypespec: , line:63:14, endln:63:17
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:63:14, endln:63:17
      |vpiMethod:1
      |vpiVisibility:1
      |vpiIODecl:
      \_IODecl: (keyCount), line:63:18, endln:63:26
        |vpiParent:
        \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:63:29, endln:63:30
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::get::keyCount), line:63:14, endln:63:17
          |vpiParent:
          \_IODecl: (keyCount), line:63:18, endln:63:26
          |vpiFullName:builtin::semaphore::get::keyCount
          |vpiActual:
          \_IntTypespec: , line:63:14, endln:63:17
    |vpiInternalScope:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
      |vpiParent:
      \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:55:3, endln:69:11
      |vpiName:try_get
      |vpiFullName:builtin::semaphore::try_get
      |vpiTypedef:
      \_IntTypespec: , line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiTypedef:
      \_IntTypespec: , line:66:26, endln:66:29
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiSigned:1
      |vpiImportTypespec:
      \_IntTypespec: , line:66:14, endln:66:17
      |vpiImportTypespec:
      \_IntTypespec: , line:66:26, endln:66:29
      |vpiMethod:1
      |vpiVisibility:1
      |vpiReturn:
      \_RefTypespec: (builtin::semaphore::try_get), line:66:14, endln:66:17
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiFullName:builtin::semaphore::try_get
        |vpiActual:
        \_IntTypespec: , line:66:14, endln:66:17
      |vpiIODecl:
      \_IODecl: (keyCount), line:66:30, endln:66:38
        |vpiParent:
        \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
        |vpiDirection:1
        |vpiName:keyCount
        |vpiExpr:
        \_Constant: , line:66:41, endln:66:42
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiTypedef:
        \_RefTypespec: (builtin::semaphore::try_get::keyCount), line:66:26, endln:66:29
          |vpiParent:
          \_IODecl: (keyCount), line:66:30, endln:66:38
          |vpiFullName:builtin::semaphore::try_get::keyCount
          |vpiActual:
          \_IntTypespec: , line:66:26, endln:66:29
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiImportTypespec:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiImportTypespec:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
    |vpiMethod:
    \_Function: (builtin::semaphore::new), line:57:5, endln:58:16
    |vpiMethod:
    \_Task: (builtin::semaphore::put), line:60:5, endln:61:12
    |vpiMethod:
    \_Task: (builtin::semaphore::get), line:63:5, endln:64:12
    |vpiMethod:
    \_Function: (builtin::semaphore::try_get), line:66:5, endln:67:16
  |vpiImportTypespec:
  \_ClassDefn: (builtin::array)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::queue)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::string)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::system)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiImportTypespec:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:1:3, endln:27:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:30:3, endln:52:11
  |vpiImportTypespec:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:55:3, endln:69:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::array)
  |vpiClassDefn:
  \_ClassDefn: (builtin::queue)
  |vpiClassDefn:
  \_ClassDefn: (builtin::string)
  |vpiClassDefn:
  \_ClassDefn: (builtin::system)
  |vpiClassDefn:
  \_ClassDefn: (builtin::any_sverilog_class)
  |vpiClassDefn:
  \_ClassDefn: (builtin::mailbox), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:1:3, endln:27:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::process), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:30:3, endln:52:11
  |vpiClassDefn:
  \_ClassDefn: (builtin::semaphore), file:${SURELOG_DIR}/tests/RangeInf/builtin.sv, line:55:3, endln:69:11
|vpiAllModules:
\_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@FullAdder
  |vpiTypedef:
  \_LogicTypespec: , line:2:10, endln:2:15
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiRange:
    \_Range: , line:2:10, endln:2:15
      |vpiParent:
      \_LogicTypespec: , line:2:10, endln:2:15
      |vpiLeftRange:
      \_Constant: , line:2:11, endln:2:12
        |vpiParent:
        \_Range: , line:2:10, endln:2:15
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:13, endln:2:14
        |vpiParent:
        \_Range: , line:2:10, endln:2:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:2:10, endln:2:15
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiRange:
    \_Range: , line:2:10, endln:2:15
      |vpiParent:
      \_LogicTypespec: , line:2:10, endln:2:15
      |vpiLeftRange:
      \_Constant: , line:2:11, endln:2:12
        |vpiParent:
        \_Range: , line:2:10, endln:2:15
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:13, endln:2:14
        |vpiParent:
        \_Range: , line:2:10, endln:2:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:4:11, endln:4:21
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiRange:
    \_Range: , line:4:16, endln:4:21
      |vpiParent:
      \_LogicTypespec: , line:4:11, endln:4:21
      |vpiLeftRange:
      \_Constant: , line:4:17, endln:4:18
        |vpiParent:
        \_Range: , line:4:16, endln:4:21
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:19, endln:4:20
        |vpiParent:
        \_Range: , line:4:16, endln:4:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:5:11, endln:5:15
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
  |vpiTypedef:
  \_LogicTypespec: , line:6:4, endln:6:14
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiRange:
    \_Range: , line:6:9, endln:6:14
      |vpiParent:
      \_LogicTypespec: , line:6:4, endln:6:14
      |vpiLeftRange:
      \_Constant: , line:6:10, endln:6:11
        |vpiParent:
        \_Range: , line:6:9, endln:6:14
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:12, endln:6:13
        |vpiParent:
        \_Range: , line:6:9, endln:6:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:2:10, endln:2:15
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiRange:
    \_Range: , line:2:10, endln:2:15
      |vpiParent:
      \_LogicTypespec: , line:2:10, endln:2:15
      |vpiLeftRange:
      \_Constant: , line:2:11, endln:2:12
        |vpiParent:
        \_Range: , line:2:10, endln:2:15
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:13, endln:2:14
        |vpiParent:
        \_Range: , line:2:10, endln:2:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:2:10, endln:2:15
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiRange:
    \_Range: , line:2:10, endln:2:15
      |vpiParent:
      \_LogicTypespec: , line:2:10, endln:2:15
      |vpiLeftRange:
      \_Constant: , line:2:11, endln:2:12
        |vpiParent:
        \_Range: , line:2:10, endln:2:15
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:13, endln:2:14
        |vpiParent:
        \_Range: , line:2:10, endln:2:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:4:11, endln:4:21
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiRange:
    \_Range: , line:4:16, endln:4:21
      |vpiParent:
      \_LogicTypespec: , line:4:11, endln:4:21
      |vpiLeftRange:
      \_Constant: , line:4:17, endln:4:18
        |vpiParent:
        \_Range: , line:4:16, endln:4:21
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:4:19, endln:4:20
        |vpiParent:
        \_Range: , line:4:16, endln:4:21
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: , line:5:11, endln:5:15
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:10, endln:2:15
  |vpiImportTypespec:
  \_LogicNet: (work@FullAdder.A), line:1:18, endln:1:19
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@FullAdder.A), line:2:10, endln:2:15
      |vpiParent:
      \_LogicNet: (work@FullAdder.A), line:1:18, endln:1:19
      |vpiFullName:work@FullAdder.A
      |vpiActual:
      \_LogicTypespec: , line:2:10, endln:2:15
    |vpiName:A
    |vpiFullName:work@FullAdder.A
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:10, endln:2:15
  |vpiImportTypespec:
  \_LogicNet: (work@FullAdder.B), line:1:20, endln:1:21
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@FullAdder.B), line:2:10, endln:2:15
      |vpiParent:
      \_LogicNet: (work@FullAdder.B), line:1:20, endln:1:21
      |vpiFullName:work@FullAdder.B
      |vpiActual:
      \_LogicTypespec: , line:2:10, endln:2:15
    |vpiName:B
    |vpiFullName:work@FullAdder.B
  |vpiImportTypespec:
  \_LogicNet: (work@FullAdder.Cin), line:1:22, endln:1:25
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiName:Cin
    |vpiFullName:work@FullAdder.Cin
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:11, endln:4:21
  |vpiImportTypespec:
  \_LogicNet: (work@FullAdder.Sum), line:1:26, endln:1:29
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@FullAdder.Sum), line:4:11, endln:4:15
      |vpiParent:
      \_LogicNet: (work@FullAdder.Sum), line:1:26, endln:1:29
      |vpiFullName:work@FullAdder.Sum
      |vpiActual:
      \_LogicTypespec: , line:4:11, endln:4:21
    |vpiName:Sum
    |vpiFullName:work@FullAdder.Sum
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:11, endln:5:15
  |vpiImportTypespec:
  \_LogicNet: (work@FullAdder.Cout), line:1:30, endln:1:34
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@FullAdder.Cout), line:5:11, endln:5:15
      |vpiParent:
      \_LogicNet: (work@FullAdder.Cout), line:1:30, endln:1:34
      |vpiFullName:work@FullAdder.Cout
      |vpiActual:
      \_LogicTypespec: , line:5:11, endln:5:15
    |vpiName:Cout
    |vpiFullName:work@FullAdder.Cout
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:6:4, endln:6:14
  |vpiImportTypespec:
  \_LogicNet: (work@FullAdder.temp), line:6:14, endln:6:18
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiTypespec:
    \_RefTypespec: (work@FullAdder.temp), line:6:4, endln:6:8
      |vpiParent:
      \_LogicNet: (work@FullAdder.temp), line:6:14, endln:6:18
      |vpiFullName:work@FullAdder.temp
      |vpiActual:
      \_LogicTypespec: , line:6:4, endln:6:14
    |vpiName:temp
    |vpiFullName:work@FullAdder.temp
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:10, endln:2:15
  |vpiImportTypespec:
  \_LogicTypespec: , line:2:10, endln:2:15
  |vpiImportTypespec:
  \_LogicTypespec: , line:4:11, endln:4:21
  |vpiImportTypespec:
  \_LogicTypespec: , line:5:11, endln:5:15
  |vpiDefName:work@FullAdder
  |vpiNet:
  \_LogicNet: (work@FullAdder.A), line:1:18, endln:1:19
  |vpiNet:
  \_LogicNet: (work@FullAdder.B), line:1:20, endln:1:21
  |vpiNet:
  \_LogicNet: (work@FullAdder.Cin), line:1:22, endln:1:25
  |vpiNet:
  \_LogicNet: (work@FullAdder.Sum), line:1:26, endln:1:29
  |vpiNet:
  \_LogicNet: (work@FullAdder.Cout), line:1:30, endln:1:34
  |vpiNet:
  \_LogicNet: (work@FullAdder.temp), line:6:14, endln:6:18
  |vpiPort:
  \_Port: (A), line:1:18, endln:1:19
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiName:A
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@FullAdder.A), line:2:10, endln:2:15
      |vpiParent:
      \_Port: (A), line:1:18, endln:1:19
      |vpiFullName:work@FullAdder.A
      |vpiActual:
      \_LogicTypespec: , line:2:10, endln:2:15
  |vpiPort:
  \_Port: (B), line:1:20, endln:1:21
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiName:B
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@FullAdder.B), line:2:10, endln:2:15
      |vpiParent:
      \_Port: (B), line:1:20, endln:1:21
      |vpiFullName:work@FullAdder.B
      |vpiActual:
      \_LogicTypespec: , line:2:10, endln:2:15
  |vpiPort:
  \_Port: (Cin), line:1:22, endln:1:25
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiName:Cin
    |vpiDirection:1
  |vpiPort:
  \_Port: (Sum), line:1:26, endln:1:29
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiName:Sum
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@FullAdder.Sum), line:4:11, endln:4:15
      |vpiParent:
      \_Port: (Sum), line:1:26, endln:1:29
      |vpiFullName:work@FullAdder.Sum
      |vpiActual:
      \_LogicTypespec: , line:4:11, endln:4:21
  |vpiPort:
  \_Port: (Cout), line:1:30, endln:1:34
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiName:Cout
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@FullAdder.Cout), line:5:11, endln:5:15
      |vpiParent:
      \_Port: (Cout), line:1:30, endln:1:34
      |vpiFullName:work@FullAdder.Cout
      |vpiActual:
      \_LogicTypespec: , line:5:11, endln:5:15
  |vpiContAssign:
  \_ContAssign: , line:7:11, endln:7:23
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_Operation: , line:7:16, endln:7:23
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:23
      |vpiOpType:24
      |vpiOperand:
      \_Operation: , line:7:16, endln:7:19
        |vpiParent:
        \_Operation: , line:7:16, endln:7:23
        |vpiOpType:24
        |vpiOperand:
        \_RefObj: (work@FullAdder.A), line:7:16, endln:7:17
          |vpiParent:
          \_Operation: , line:7:16, endln:7:19
          |vpiName:A
          |vpiFullName:work@FullAdder.A
          |vpiActual:
          \_LogicNet: (work@FullAdder.A), line:1:18, endln:1:19
        |vpiOperand:
        \_RefObj: (work@FullAdder.B), line:7:18, endln:7:19
          |vpiParent:
          \_Operation: , line:7:16, endln:7:19
          |vpiName:B
          |vpiFullName:work@FullAdder.B
          |vpiActual:
          \_LogicNet: (work@FullAdder.B), line:1:20, endln:1:21
      |vpiOperand:
      \_RefObj: (work@FullAdder.Cin), line:7:20, endln:7:23
        |vpiParent:
        \_Operation: , line:7:16, endln:7:23
        |vpiName:Cin
        |vpiFullName:work@FullAdder.Cin
        |vpiActual:
        \_LogicNet: (work@FullAdder.Cin), line:1:22, endln:1:25
    |vpiLhs:
    \_RefObj: (work@FullAdder.temp), line:7:11, endln:7:15
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:23
      |vpiName:temp
      |vpiFullName:work@FullAdder.temp
      |vpiActual:
      \_LogicNet: (work@FullAdder.temp), line:6:14, endln:6:18
  |vpiContAssign:
  \_ContAssign: , line:8:11, endln:8:24
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_PartSelect: temp (work@FullAdder.temp), line:8:15, endln:8:24
      |vpiParent:
      \_ContAssign: , line:8:11, endln:8:24
      |vpiName:temp
      |vpiFullName:work@FullAdder.temp
      |vpiDefName:temp
      |vpiActual:
      \_LogicNet: (work@FullAdder.temp), line:6:14, endln:6:18
      |vpiConstantSelect:1
      |vpiLeftRange:
      \_Constant: , line:8:20, endln:8:21
        |vpiParent:
        \_PartSelect: temp (work@FullAdder.temp), line:8:15, endln:8:24
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:8:22, endln:8:23
        |vpiParent:
        \_PartSelect: temp (work@FullAdder.temp), line:8:15, endln:8:24
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@FullAdder.Sum), line:8:11, endln:8:14
      |vpiParent:
      \_ContAssign: , line:8:11, endln:8:24
      |vpiName:Sum
      |vpiFullName:work@FullAdder.Sum
      |vpiActual:
      \_LogicNet: (work@FullAdder.Sum), line:1:26, endln:1:29
  |vpiContAssign:
  \_ContAssign: , line:9:11, endln:9:23
    |vpiParent:
    \_Module: work@FullAdder (work@FullAdder), file:${SURELOG_DIR}/tests/RangeInf/dut.sv, line:1:1, endln:10:10
    |vpiRhs:
    \_BitSelect: (work@FullAdder.temp), line:9:20, endln:9:23
      |vpiParent:
      \_ContAssign: , line:9:11, endln:9:23
      |vpiName:temp
      |vpiFullName:work@FullAdder.temp
      |vpiActual:
      \_LogicNet: (work@FullAdder.temp), line:6:14, endln:6:18
      |vpiIndex:
      \_Constant: , line:9:21, endln:9:22
        |vpiParent:
        \_BitSelect: (work@FullAdder.temp), line:9:20, endln:9:23
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiLhs:
    \_RefObj: (work@FullAdder.Cout), line:9:11, endln:9:15
      |vpiParent:
      \_ContAssign: , line:9:11, endln:9:23
      |vpiName:Cout
      |vpiFullName:work@FullAdder.Cout
      |vpiActual:
      \_LogicNet: (work@FullAdder.Cout), line:1:30, endln:1:34
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
