use core::{any::Any, fmt::Debug};

use alloc::sync::{Arc, Weak};

use crate::libs::spinlock::SpinLock;

use super::{
    irqchip::{IrqChip, IrqChipData},
    irqdomain::IrqDomain,
    msi::MsiDesc,
    HardwareIrqNumber, IrqNumber,
};

/// per irq chip data passed down to chip functions
///
/// è¯¥ç»“æ„ä½“ç”¨äºè¡¨ç¤ºæ¯ä¸ªIrqçš„ç§æœ‰æ•°æ®ï¼Œä¸”ä¸å…·ä½“çš„ä¸­æ–­èŠ¯ç‰‡ç»‘å®š
///
/// å‚è€ƒï¼š https://code.dragonos.org.cn/xref/linux-6.1.9/include/linux/irq.h#179
#[allow(dead_code)]
#[derive(Debug)]
pub struct IrqData {
    /// ä¸­æ–­å·, ç”¨äºè¡¨ç¤ºè½¯ä»¶é€»è¾‘è§†è§’çš„ä¸­æ–­å·ï¼Œå…¨å±€å”¯ä¸€
    irq: IrqNumber,
    /// ç¡¬ä»¶ä¸­æ–­å·, ç”¨äºè¡¨ç¤ºåœ¨æŸä¸ªIrqDomainä¸­çš„ä¸­æ–­å·
    hwirq: HardwareIrqNumber,
    /// åœ¨ğŸ¤irqä¸‹ï¼Œæ¶‰åŠçš„æ‰€æœ‰irqchipä¹‹é—´å…±äº«çš„æ•°æ®
    common_data: Arc<IrqCommonData>,
    /// ç»‘å®šåˆ°çš„ä¸­æ–­èŠ¯ç‰‡
    chip: Arc<dyn IrqChip>,
    /// ä¸­æ–­èŠ¯ç‰‡çš„ç§æœ‰æ•°æ®ï¼ˆä¸å½“å‰irqç›¸å…³ï¼‰
    chip_data: Arc<dyn IrqChipData>,
    /// ä¸­æ–­åŸŸ
    domain: Arc<IrqDomain>,
    /// ä¸­æ–­çš„çˆ¶ä¸­æ–­ï¼ˆå¦‚æœå…·æœ‰ä¸­æ–­åŸŸç»§æ‰¿çš„è¯ï¼‰
    parent_data: Option<Weak<IrqData>>,
}

/// per irq data shared by all irqchips
///
/// å‚è€ƒ https://code.dragonos.org.cn/xref/linux-6.1.9/include/linux/irq.h#147
#[allow(dead_code)]
#[derive(Debug)]
pub struct IrqCommonData {
    inner: SpinLock<InnerIrqCommonData>,
}

#[allow(dead_code)]
#[derive(Debug)]
struct InnerIrqCommonData {
    /// status information for irq chip functions.
    state: IrqStatus,
    /// per-IRQ data for the irq_chip methods
    handler_data: Option<Arc<dyn IrqHandlerData>>,
    msi_desc: Option<Arc<MsiDesc>>,
    // todo: affinity
}

pub trait IrqHandlerData: Send + Sync + Any + Debug {}

bitflags! {
    /// ä¸­æ–­çº¿çŠ¶æ€
    /// https://code.dragonos.org.cn/xref/linux-6.1.9/include/linux/irq.h?fi=IRQ_TYPE_PROBE#77
    pub struct IrqLineStatus: u32 {
        /// é»˜è®¤ï¼ŒæœªæŒ‡æ˜ç±»å‹
        const IRQ_TYPE_NONE     = 0x00000000;
        /// ä¸Šå‡æ²¿è§¦å‘
        const IRQ_TYPE_EDGE_RISING  = 0x00000001;
        /// ä¸‹é™æ²¿è§¦å‘
        const IRQ_TYPE_EDGE_FALLING = 0x00000002;
        /// ä¸Šå‡æ²¿å’Œä¸‹é™æ²¿è§¦å‘
        const IRQ_TYPE_EDGE_BOTH    = Self::IRQ_TYPE_EDGE_RISING.bits | Self::IRQ_TYPE_EDGE_FALLING.bits;
        /// é«˜ç”µå¹³è§¦å‘
        const IRQ_TYPE_LEVEL_HIGH   = 0x00000004;
        /// ä½ç”µå¹³è§¦å‘
        const IRQ_TYPE_LEVEL_LOW    = 0x00000008;
        /// è¿‡æ»¤æ‰ç”µå¹³ä½çš„æ©ç 
        const IRQ_TYPE_LEVEL_MASK   = Self::IRQ_TYPE_LEVEL_LOW.bits | Self::IRQ_TYPE_LEVEL_HIGH.bits;
        /// ä¸Šè¿°ä½æ©ç çš„æ©ç 
        const IRQ_TYPE_SENSE_MASK   = 0x0000000f;
        /// æŸäº›PICsä½¿ç”¨æ­¤ç±»å‹è¦æ±‚ `IrqChip::irq_set_type()` è®¾ç½®ç¡¬ä»¶åˆ°ä¸€ä¸ªåˆç†çš„é»˜è®¤å€¼
        /// ï¼ˆç”±irqdomainçš„map()å›è°ƒä½¿ç”¨ï¼Œä»¥ä¾¿ä¸ºæ–°åˆ†é…çš„æè¿°ç¬¦åŒæ­¥ç¡¬ä»¶çŠ¶æ€å’Œè½¯ä»¶æ ‡å¿—ä½ï¼‰ã€‚
        const IRQ_TYPE_DEFAULT      = Self::IRQ_TYPE_SENSE_MASK.bits;

        /// ç‰¹å®šäºæ¢æµ‹çš„è¿‡ç¨‹ä¸­çš„ç‰¹æ®Šæ ‡å¿—
        const IRQ_TYPE_PROBE        = 0x00000010;

        /// ä¸­æ–­æ˜¯ç”µå¹³ç±»å‹ã€‚å½“ä¸Šè¿°è§¦å‘ä½é€šè¿‡`IrqChip::irq_set_type()` ä¿®æ”¹æ—¶ï¼Œä¹Ÿä¼šåœ¨ä»£ç ä¸­æ›´æ–°
        const IRQ_LEVEL     = 1 << 8;
        /// æ ‡è®°ä¸€ä¸ªPER_CPUçš„ä¸­æ–­ã€‚å°†ä¿æŠ¤å…¶å…å—äº²å’Œæ€§è®¾ç½®çš„å½±å“
        const IRQ_PER_CPU       = 1 << 9;
        /// ä¸­æ–­ä¸èƒ½è¢«è‡ªåŠ¨æ¢æµ‹
        const IRQ_NOPROBE       = 1 << 10;
        /// ä¸­æ–­ä¸èƒ½é€šè¿‡request_irq()è¯·æ±‚
        const IRQ_NOREQUEST     = 1 << 11;
        /// ä¸­æ–­åœ¨request/setup_irq()ä¸­ä¸ä¼šè‡ªåŠ¨å¯ç”¨
        const IRQ_NOAUTOEN      = 1 << 12;
        /// ä¸­æ–­ä¸èƒ½è¢«å¹³è¡¡ï¼ˆäº²å’Œæ€§è®¾ç½®ï¼‰
        const IRQ_NO_BALANCING      = 1 << 13;
        /// ä¸­æ–­å¯ä»¥ä»è¿›ç¨‹ä¸Šä¸‹æ–‡ä¸­è¿ç§»
        const IRQ_MOVE_PCNTXT       = 1 << 14;
        /// ä¸­æ–­åµŒå¥—åœ¨å¦ä¸€ä¸ªçº¿ç¨‹ä¸­
        const IRQ_NESTED_THREAD = 1 << 15;
        /// ä¸­æ–­ä¸èƒ½è¢«çº¿ç¨‹åŒ–
        const IRQ_NOTHREAD      = 1 << 16;
        /// Dev_idæ˜¯ä¸€ä¸ªper-CPUå˜é‡
        const IRQ_PER_CPU_DEVID = 1 << 17;
        /// æ€»æ˜¯ç”±å¦ä¸€ä¸ªä¸­æ–­è½®è¯¢ã€‚å°†å…¶ä»é”™è¯¯çš„ä¸­æ–­æ£€æµ‹æœºåˆ¶å’Œæ ¸å¿ƒä¾§è½®è¯¢ä¸­æ’é™¤
        const IRQ_IS_POLLED     = 1 << 18;
        /// ç¦ç”¨å»¶è¿Ÿçš„ä¸­æ–­ç¦ç”¨ (Disable lazy irq disable)
        const IRQ_DISABLE_UNLAZY    = 1 << 19;
        /// åœ¨/proc/interruptsä¸­ä¸æ˜¾ç¤º
        const IRQ_HIDDEN        = 1 << 20;
        /// ä»note_interrupt()è°ƒè¯•ä¸­æ’é™¤
        const IRQ_NO_DEBUG      = 1 << 21;
    }



}
bitflags! {
    /// ä¸­æ–­çŠ¶æ€ï¼ˆå­˜å‚¨åœ¨IrqCommonData)
    ///
    /// å‚è€ƒï¼š https://code.dragonos.org.cn/xref/linux-6.1.9/include/linux/irq.h#227
    pub struct IrqStatus: u32 {
        /// è§¦å‘ç±»å‹ä½çš„æ©ç 
        const IRQD_TRIGGER_MASK = 0xf;
        /// äº²å’Œæ€§è®¾ç½®å¾…å¤„ç†
        const IRQD_SETAFFINITY_PENDING = 1 << 8;
        /// ä¸­æ–­å·²æ¿€æ´»
        const IRQD_ACTIVATED = 1 << 9;
        /// å¯¹æ­¤IRQç¦ç”¨å¹³è¡¡
        const IRQD_NO_BALANCING = 1 << 10;
        /// ä¸­æ–­æ˜¯æ¯ä¸ªCPUç‰¹å®šçš„
        const IRQD_PER_CPU = 1 << 11;
        /// ä¸­æ–­äº²å’Œæ€§å·²è®¾ç½®
        const IRQD_AFFINITY_SET = 1 << 12;
        /// ä¸­æ–­æ˜¯ç”µå¹³è§¦å‘
        const IRQD_LEVEL = 1 << 13;
        /// ä¸­æ–­é…ç½®ä¸ºä»æŒ‚èµ·çŠ¶æ€å”¤é†’
        const IRQD_WAKEUP_STATE = 1 << 14;
        /// ä¸­æ–­å¯ä»¥åœ¨è¿›ç¨‹ä¸Šä¸‹æ–‡ä¸­ç§»åŠ¨
        const IRQD_MOVE_PCNTXT = 1 << 15;
        /// ä¸­æ–­è¢«ç¦ç”¨
        const IRQD_IRQ_DISABLED = 1 << 16;
        /// ä¸­æ–­è¢«å±è”½
        const IRQD_IRQ_MASKED = 1 << 17;
        /// ä¸­æ–­æ­£åœ¨å¤„ç†ä¸­
        const IRQD_IRQ_INPROGRESS = 1 << 18;
        /// å”¤é†’æ¨¡å¼å·²å‡†å¤‡å°±ç»ª
        const IRQD_WAKEUP_ARMED = 1 << 19;
        /// ä¸­æ–­è¢«è½¬å‘åˆ°ä¸€ä¸ªè™šæ‹ŸCPU
        const IRQD_FORWARDED_TO_VCPU = 1 << 20;
        /// äº²å’Œæ€§ç”±å†…æ ¸è‡ªåŠ¨ç®¡ç†
        const IRQD_AFFINITY_MANAGED = 1 << 21;
        /// ä¸­æ–­å·²å¯åŠ¨
        const IRQD_IRQ_STARTED = 1 << 22;
        /// ç”±äºç©ºäº²å’Œæ€§æ©ç è€Œå…³é—­çš„ä¸­æ–­ã€‚ä»…é€‚ç”¨äºäº²å’Œæ€§ç®¡ç†çš„ä¸­æ–­ã€‚
        const IRQD_MANAGED_SHUTDOWN = 1 << 23;
        /// IRQåªå…è®¸å•ä¸ªäº²å’Œæ€§ç›®æ ‡
        const IRQD_SINGLE_TARGET = 1 << 24;
        /// é¢„æœŸçš„è§¦å‘å™¨å·²è®¾ç½®
        const IRQD_DEFAULT_TRIGGER_SET = 1 << 25;
        /// å¯ä»¥ä½¿ç”¨ä¿ç•™æ¨¡å¼
        const IRQD_CAN_RESERVE = 1 << 26;
        /// Non-maskable MSI quirk for affinity change required
        const IRQD_MSI_NOMASK_QUIRK = 1 << 27;
        /// å¼ºåˆ¶è¦æ±‚`handle_irq_()`åªèƒ½åœ¨çœŸå®çš„ä¸­æ–­ä¸Šä¸‹æ–‡ä¸­è°ƒç”¨
        const IRQD_HANDLE_ENFORCE_IRQCTX = 1 << 28;
        /// æ¿€æ´»æ—¶è®¾ç½®äº²å’Œæ€§ã€‚åœ¨ç¦ç”¨æ—¶ä¸è¦è°ƒç”¨irq_chip::irq_set_affinity()ã€‚
        const IRQD_AFFINITY_ON_ACTIVATE = 1 << 29;
        /// å¦‚æœirqpmå…·æœ‰æ ‡å¿— IRQCHIP_ENABLE_WAKEUP_ON_SUSPENDï¼Œåˆ™åœ¨æŒ‚èµ·æ—¶ä¸­æ–­è¢«å¯ç”¨ã€‚
        const IRQD_IRQ_ENABLED_ON_SUSPEND = 1 << 30;
    }
}

#[allow(dead_code)]
impl IrqStatus {
    pub const fn is_set_affinity_pending(&self) -> bool {
        self.contains(Self::IRQD_SETAFFINITY_PENDING)
    }

    pub const fn is_per_cpu(&self) -> bool {
        self.contains(Self::IRQD_PER_CPU)
    }

    pub const fn can_balance(&self) -> bool {
        !((self.bits & (Self::IRQD_PER_CPU.bits | Self::IRQD_NO_BALANCING.bits)) != 0)
    }

    pub const fn affinity_was_set(&self) -> bool {
        self.contains(Self::IRQD_AFFINITY_SET)
    }

    pub fn mark_affinity_set(&mut self) {
        self.insert(Self::IRQD_AFFINITY_SET);
    }

    pub const fn trigger_type_was_set(&self) -> bool {
        self.contains(Self::IRQD_DEFAULT_TRIGGER_SET)
    }

    pub fn mark_trigger_type_set(&mut self) {
        self.insert(Self::IRQD_DEFAULT_TRIGGER_SET);
    }

    pub const fn trigger_type(&self) -> IrqLineStatus {
        IrqLineStatus::from_bits_truncate(self.bits & Self::IRQD_TRIGGER_MASK.bits)
    }

    /// Must only be called inside irq_chip.irq_set_type() functions or
    /// from the DT/ACPI setup code.
    pub const fn set_trigger_type(&mut self, trigger: IrqLineStatus) {
        self.bits &= !Self::IRQD_TRIGGER_MASK.bits;
        self.bits |= trigger.bits & Self::IRQD_TRIGGER_MASK.bits;

        self.bits |= Self::IRQD_DEFAULT_TRIGGER_SET.bits;
    }

    pub const fn is_level_type(&self) -> bool {
        self.contains(Self::IRQD_LEVEL)
    }

    /// Must only be called of irqchip.irq_set_affinity() or low level
    /// hierarchy domain allocation functions.
    pub fn set_single_target(&mut self) {
        self.insert(Self::IRQD_SINGLE_TARGET);
    }

    pub const fn is_single_target(&self) -> bool {
        self.contains(Self::IRQD_SINGLE_TARGET)
    }

    pub fn set_handle_enforce_irqctx(&mut self) {
        self.insert(Self::IRQD_HANDLE_ENFORCE_IRQCTX);
    }

    pub const fn is_handle_enforce_irqctx(&self) -> bool {
        self.contains(Self::IRQD_HANDLE_ENFORCE_IRQCTX)
    }

    pub const fn is_enabled_on_suspend(&self) -> bool {
        self.contains(Self::IRQD_IRQ_ENABLED_ON_SUSPEND)
    }

    pub const fn is_wakeup_set(&self) -> bool {
        self.contains(Self::IRQD_WAKEUP_STATE)
    }

    pub const fn can_move_in_process_context(&self) -> bool {
        self.contains(Self::IRQD_MOVE_PCNTXT)
    }

    pub const fn is_irq_disabled(&self) -> bool {
        self.contains(Self::IRQD_IRQ_DISABLED)
    }

    pub const fn is_irq_masked(&self) -> bool {
        self.contains(Self::IRQD_IRQ_MASKED)
    }

    pub const fn is_irq_in_progress(&self) -> bool {
        self.contains(Self::IRQD_IRQ_INPROGRESS)
    }

    pub const fn is_wakeup_armed(&self) -> bool {
        self.contains(Self::IRQD_WAKEUP_ARMED)
    }

    pub const fn is_forwarded_to_vcpu(&self) -> bool {
        self.contains(Self::IRQD_FORWARDED_TO_VCPU)
    }

    pub fn set_forwarded_to_vcpu(&mut self) {
        self.insert(Self::IRQD_FORWARDED_TO_VCPU);
    }

    pub const fn is_affinity_managed(&self) -> bool {
        self.contains(Self::IRQD_AFFINITY_MANAGED)
    }

    pub const fn is_activated(&self) -> bool {
        self.contains(Self::IRQD_ACTIVATED)
    }

    pub fn set_activated(&mut self) {
        self.insert(Self::IRQD_ACTIVATED);
    }

    pub fn clear_activated(&mut self) {
        self.remove(Self::IRQD_ACTIVATED);
    }

    pub const fn is_started(&self) -> bool {
        self.contains(Self::IRQD_IRQ_STARTED)
    }

    pub const fn is_managed_and_shutdown(&self) -> bool {
        self.contains(Self::IRQD_MANAGED_SHUTDOWN)
    }

    pub fn set_can_reserve(&mut self) {
        self.insert(Self::IRQD_CAN_RESERVE);
    }

    pub const fn can_reserve(&self) -> bool {
        self.contains(Self::IRQD_CAN_RESERVE)
    }

    pub fn clear_can_reserve(&mut self) {
        self.remove(Self::IRQD_CAN_RESERVE);
    }

    pub fn set_msi_nomask_quirk(&mut self) {
        self.insert(Self::IRQD_MSI_NOMASK_QUIRK);
    }

    pub fn clear_msi_nomask_quirk(&mut self) {
        self.remove(Self::IRQD_MSI_NOMASK_QUIRK);
    }

    pub const fn is_msi_nomask_quirk(&self) -> bool {
        self.contains(Self::IRQD_MSI_NOMASK_QUIRK)
    }

    pub fn set_affinity_on_activate(&mut self) {
        self.insert(Self::IRQD_AFFINITY_ON_ACTIVATE);
    }

    pub const fn is_affinity_on_activate(&self) -> bool {
        self.contains(Self::IRQD_AFFINITY_ON_ACTIVATE)
    }
}
