<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-16723</identifier><datestamp>2014-12-28T14:13:18Z</datestamp><dc:title>Investigation of the Subthreshold Swing in Vertical Tunnel-FETs Using H-2 and D-2 Anneals</dc:title><dc:creator>VANDOOREN, A</dc:creator><dc:creator>WALKE, AM</dc:creator><dc:creator>VERHULST, AS</dc:creator><dc:creator>ROOYACKERS, R</dc:creator><dc:creator>COLLAERT, N</dc:creator><dc:creator>THEAN, AVY</dc:creator><dc:subject>Gate-controlled leakage</dc:subject><dc:subject>heterojunction</dc:subject><dc:subject>interface traps</dc:subject><dc:subject>trap-assisted tunneling (TAT)</dc:subject><dc:subject>tunnel FET (TFET)</dc:subject><dc:subject>ACTIVATION-ENERGY ANALYSIS</dc:subject><dc:subject>INTERFACE TRAPS</dc:subject><dc:subject>LEAKAGE CURRENT</dc:subject><dc:subject>MOSFETS</dc:subject><dc:subject>SILICON</dc:subject><dc:subject>TRANSISTORS</dc:subject><dc:subject>INSULATOR</dc:subject><dc:subject>JUNCTIONS</dc:subject><dc:subject>FIELD</dc:subject><dc:subject>MODEL</dc:subject><dc:description>This paper analyzes both experimentally and by simulation the impact of traps on the transfer characteristics of tunnel-FETs (TFETs). The interface trap density in vertical heterojunction TFETs is varied by annealing in hydrogen or deuterium ambient. We show that a high-interface trap density (similar to 2 x 10(12)/cm(2)) results in a peak current in the device transfer characteristic at low-gate bias due to surface generation of carriers. The passivation of interface traps to state-of-the-art densities near 1-2 x 10(11)/cm(2) reduces this peak, but improves only marginally the overall subthreshold swing, indicating that the trap-assisted tunneling responsible for the swing degradation is mainly occurring through bulk traps in these devices.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2014-12-28T14:13:18Z</dc:date><dc:date>2014-12-28T14:13:18Z</dc:date><dc:date>2014</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 61(2)359-364</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>1557-9646</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2013.2294535</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/jspui/handle/100/16723</dc:identifier><dc:language>English</dc:language></oai_dc:dc>