# AHB2APB BRIDGE RTL DESIGN USING VERILOG HDL
 Implemented AHB2APB Bridge using VERILOG HDL and simulated in Xilinix and intel quartus prime
