Classic Timing Analyzer report for PONG
Thu Jun 19 16:34:53 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
  7. Clock Setup: 'clk27M'
  8. Clock Hold: 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
  9. Clock Hold: 'clk27M'
 10. tsu
 11. tco
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+
; Type                                                                                                    ; Slack     ; Required Time                    ; Actual Time                      ; From                                                                                                                                                                                    ; To                                                                                                                                                                                      ; From Clock                                                                               ; To Clock                                                                                 ; Failed Paths ;
+---------------------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                                          ; N/A       ; None                             ; 5.017 ns                         ; PS2_CLK                                                                                                                                                                                 ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[4]                                                                                                                                       ; --                                                                                       ; clk27M                                                                                   ; 0            ;
; Worst-case tco                                                                                          ; N/A       ; None                             ; 12.774 ns                        ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ; blue[0]                                                                                                                                                                                 ; clk27M                                                                                   ; --                                                                                       ; 0            ;
; Worst-case th                                                                                           ; N/A       ; None                             ; -1.871 ns                        ; PS2_DAT                                                                                                                                                                                 ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[5]                                                                                                                                        ; --                                                                                       ; clk27M                                                                                   ; 0            ;
; Clock Setup: 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0' ; 12.406 ns ; 25.20 MHz ( period = 39.682 ns ) ; 36.66 MHz ( period = 27.276 ns ) ; display_ctrl:display|vgacon:vga_controller|v_count[7]                                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'clk27M'                                                                                   ; 30.845 ns ; 27.00 MHz ( period = 37.037 ns ) ; 161.50 MHz ( period = 6.192 ns ) ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]                                                                                                                                       ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[4]                                                                                                                                        ; clk27M                                                                                   ; clk27M                                                                                   ; 0            ;
; Clock Hold: 'clk27M'                                                                                    ; -1.744 ns ; 27.00 MHz ( period = 37.037 ns ) ; N/A                              ; kbdex_ctrl:kbd_ctrl|hdata[7]                                                                                                                                                            ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[7]                                                                                                                                        ; clk27M                                                                                   ; clk27M                                                                                   ; 2            ;
; Clock Hold: 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'  ; 0.770 ns  ; 25.20 MHz ( period = 39.682 ns ) ; N/A                              ; display_ctrl:display|vgacon:vga_controller|h_count[5]                                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|h_count_d[5]                                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0            ;
; Total number of failed paths                                                                            ;           ;                                  ;                                  ;                                                                                                                                                                                         ;                                                                                                                                                                                         ;                                                                                          ;                                                                                          ; 2            ;
+---------------------------------------------------------------------------------------------------------+-----------+----------------------------------+----------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                                          ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ;                    ; PLL output ; 25.2 MHz         ; 0.000 ns      ; 0.000 ns     ; clk27M   ; 14                    ; 15                  ; -2.443 ns ;              ;
; clk27M                                                                                   ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+------------------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                  ; To                                                                                                                                                                                      ; From Clock                                                                               ; To Clock                                                                                 ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 12.406 ns                               ; 36.66 MHz ( period = 27.276 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.029 ns               ;
; 12.406 ns                               ; 36.66 MHz ( period = 27.276 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.029 ns               ;
; 12.406 ns                               ; 36.66 MHz ( period = 27.276 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.029 ns               ;
; 12.406 ns                               ; 36.66 MHz ( period = 27.276 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.029 ns               ;
; 12.406 ns                               ; 36.66 MHz ( period = 27.276 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.029 ns               ;
; 12.406 ns                               ; 36.66 MHz ( period = 27.276 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.029 ns               ;
; 12.406 ns                               ; 36.66 MHz ( period = 27.276 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.029 ns               ;
; 12.406 ns                               ; 36.66 MHz ( period = 27.276 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.029 ns               ;
; 12.406 ns                               ; 36.66 MHz ( period = 27.276 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.029 ns               ;
; 12.406 ns                               ; 36.66 MHz ( period = 27.276 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.029 ns               ;
; 12.406 ns                               ; 36.66 MHz ( period = 27.276 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.029 ns               ;
; 12.406 ns                               ; 36.66 MHz ( period = 27.276 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 27.029 ns               ;
; 12.415 ns                               ; 36.67 MHz ( period = 27.267 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 27.016 ns               ;
; 12.415 ns                               ; 36.67 MHz ( period = 27.267 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 27.016 ns               ;
; 12.415 ns                               ; 36.67 MHz ( period = 27.267 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 27.016 ns               ;
; 12.415 ns                               ; 36.67 MHz ( period = 27.267 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 27.016 ns               ;
; 12.415 ns                               ; 36.67 MHz ( period = 27.267 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 27.016 ns               ;
; 12.415 ns                               ; 36.67 MHz ( period = 27.267 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 27.016 ns               ;
; 12.415 ns                               ; 36.67 MHz ( period = 27.267 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 27.016 ns               ;
; 12.415 ns                               ; 36.67 MHz ( period = 27.267 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 27.016 ns               ;
; 12.415 ns                               ; 36.67 MHz ( period = 27.267 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 27.016 ns               ;
; 12.415 ns                               ; 36.67 MHz ( period = 27.267 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 27.016 ns               ;
; 12.415 ns                               ; 36.67 MHz ( period = 27.267 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 27.016 ns               ;
; 12.415 ns                               ; 36.67 MHz ( period = 27.267 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 27.016 ns               ;
; 12.724 ns                               ; 37.09 MHz ( period = 26.958 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.714 ns               ;
; 12.724 ns                               ; 37.09 MHz ( period = 26.958 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.714 ns               ;
; 12.724 ns                               ; 37.09 MHz ( period = 26.958 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.714 ns               ;
; 12.724 ns                               ; 37.09 MHz ( period = 26.958 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.714 ns               ;
; 12.724 ns                               ; 37.09 MHz ( period = 26.958 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.714 ns               ;
; 12.724 ns                               ; 37.09 MHz ( period = 26.958 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.714 ns               ;
; 12.724 ns                               ; 37.09 MHz ( period = 26.958 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.714 ns               ;
; 12.724 ns                               ; 37.09 MHz ( period = 26.958 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.714 ns               ;
; 12.724 ns                               ; 37.09 MHz ( period = 26.958 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.714 ns               ;
; 12.724 ns                               ; 37.09 MHz ( period = 26.958 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.714 ns               ;
; 12.724 ns                               ; 37.09 MHz ( period = 26.958 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.714 ns               ;
; 12.724 ns                               ; 37.09 MHz ( period = 26.958 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.714 ns               ;
; 12.749 ns                               ; 37.13 MHz ( period = 26.933 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.686 ns               ;
; 12.749 ns                               ; 37.13 MHz ( period = 26.933 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.686 ns               ;
; 12.749 ns                               ; 37.13 MHz ( period = 26.933 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.686 ns               ;
; 12.749 ns                               ; 37.13 MHz ( period = 26.933 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.686 ns               ;
; 12.749 ns                               ; 37.13 MHz ( period = 26.933 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.686 ns               ;
; 12.749 ns                               ; 37.13 MHz ( period = 26.933 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.686 ns               ;
; 12.749 ns                               ; 37.13 MHz ( period = 26.933 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.686 ns               ;
; 12.749 ns                               ; 37.13 MHz ( period = 26.933 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.686 ns               ;
; 12.749 ns                               ; 37.13 MHz ( period = 26.933 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.686 ns               ;
; 12.749 ns                               ; 37.13 MHz ( period = 26.933 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.686 ns               ;
; 12.749 ns                               ; 37.13 MHz ( period = 26.933 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.686 ns               ;
; 12.749 ns                               ; 37.13 MHz ( period = 26.933 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.686 ns               ;
; 12.752 ns                               ; 37.13 MHz ( period = 26.930 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.673 ns               ;
; 12.752 ns                               ; 37.13 MHz ( period = 26.930 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.673 ns               ;
; 12.752 ns                               ; 37.13 MHz ( period = 26.930 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.673 ns               ;
; 12.752 ns                               ; 37.13 MHz ( period = 26.930 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.673 ns               ;
; 12.752 ns                               ; 37.13 MHz ( period = 26.930 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.673 ns               ;
; 12.752 ns                               ; 37.13 MHz ( period = 26.930 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.673 ns               ;
; 12.752 ns                               ; 37.13 MHz ( period = 26.930 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.673 ns               ;
; 12.752 ns                               ; 37.13 MHz ( period = 26.930 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.673 ns               ;
; 12.752 ns                               ; 37.13 MHz ( period = 26.930 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.673 ns               ;
; 12.752 ns                               ; 37.13 MHz ( period = 26.930 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.673 ns               ;
; 12.752 ns                               ; 37.13 MHz ( period = 26.930 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.673 ns               ;
; 12.752 ns                               ; 37.13 MHz ( period = 26.930 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.673 ns               ;
; 12.758 ns                               ; 37.14 MHz ( period = 26.924 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.673 ns               ;
; 12.758 ns                               ; 37.14 MHz ( period = 26.924 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.673 ns               ;
; 12.758 ns                               ; 37.14 MHz ( period = 26.924 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.673 ns               ;
; 12.758 ns                               ; 37.14 MHz ( period = 26.924 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.673 ns               ;
; 12.758 ns                               ; 37.14 MHz ( period = 26.924 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.673 ns               ;
; 12.758 ns                               ; 37.14 MHz ( period = 26.924 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.673 ns               ;
; 12.758 ns                               ; 37.14 MHz ( period = 26.924 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.673 ns               ;
; 12.758 ns                               ; 37.14 MHz ( period = 26.924 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.673 ns               ;
; 12.758 ns                               ; 37.14 MHz ( period = 26.924 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.673 ns               ;
; 12.758 ns                               ; 37.14 MHz ( period = 26.924 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.673 ns               ;
; 12.758 ns                               ; 37.14 MHz ( period = 26.924 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.673 ns               ;
; 12.758 ns                               ; 37.14 MHz ( period = 26.924 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.673 ns               ;
; 12.885 ns                               ; 37.32 MHz ( period = 26.797 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.550 ns               ;
; 12.885 ns                               ; 37.32 MHz ( period = 26.797 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.550 ns               ;
; 12.885 ns                               ; 37.32 MHz ( period = 26.797 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.550 ns               ;
; 12.885 ns                               ; 37.32 MHz ( period = 26.797 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.550 ns               ;
; 12.885 ns                               ; 37.32 MHz ( period = 26.797 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.550 ns               ;
; 12.885 ns                               ; 37.32 MHz ( period = 26.797 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.550 ns               ;
; 12.885 ns                               ; 37.32 MHz ( period = 26.797 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.550 ns               ;
; 12.885 ns                               ; 37.32 MHz ( period = 26.797 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.550 ns               ;
; 12.885 ns                               ; 37.32 MHz ( period = 26.797 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.550 ns               ;
; 12.885 ns                               ; 37.32 MHz ( period = 26.797 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.550 ns               ;
; 12.885 ns                               ; 37.32 MHz ( period = 26.797 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.550 ns               ;
; 12.885 ns                               ; 37.32 MHz ( period = 26.797 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.435 ns                 ; 26.550 ns               ;
; 12.894 ns                               ; 37.33 MHz ( period = 26.788 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.537 ns               ;
; 12.894 ns                               ; 37.33 MHz ( period = 26.788 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.537 ns               ;
; 12.894 ns                               ; 37.33 MHz ( period = 26.788 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.537 ns               ;
; 12.894 ns                               ; 37.33 MHz ( period = 26.788 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.537 ns               ;
; 12.894 ns                               ; 37.33 MHz ( period = 26.788 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.537 ns               ;
; 12.894 ns                               ; 37.33 MHz ( period = 26.788 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.537 ns               ;
; 12.894 ns                               ; 37.33 MHz ( period = 26.788 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.537 ns               ;
; 12.894 ns                               ; 37.33 MHz ( period = 26.788 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.537 ns               ;
; 12.894 ns                               ; 37.33 MHz ( period = 26.788 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.537 ns               ;
; 12.894 ns                               ; 37.33 MHz ( period = 26.788 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.537 ns               ;
; 12.894 ns                               ; 37.33 MHz ( period = 26.788 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.537 ns               ;
; 12.894 ns                               ; 37.33 MHz ( period = 26.788 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 26.537 ns               ;
; 13.067 ns                               ; 37.57 MHz ( period = 26.615 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.371 ns               ;
; 13.067 ns                               ; 37.57 MHz ( period = 26.615 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.371 ns               ;
; 13.067 ns                               ; 37.57 MHz ( period = 26.615 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.371 ns               ;
; 13.067 ns                               ; 37.57 MHz ( period = 26.615 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.371 ns               ;
; 13.067 ns                               ; 37.57 MHz ( period = 26.615 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.371 ns               ;
; 13.067 ns                               ; 37.57 MHz ( period = 26.615 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.371 ns               ;
; 13.067 ns                               ; 37.57 MHz ( period = 26.615 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.371 ns               ;
; 13.067 ns                               ; 37.57 MHz ( period = 26.615 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.371 ns               ;
; 13.067 ns                               ; 37.57 MHz ( period = 26.615 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.371 ns               ;
; 13.067 ns                               ; 37.57 MHz ( period = 26.615 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.371 ns               ;
; 13.067 ns                               ; 37.57 MHz ( period = 26.615 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.371 ns               ;
; 13.067 ns                               ; 37.57 MHz ( period = 26.615 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.371 ns               ;
; 13.095 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.330 ns               ;
; 13.095 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.330 ns               ;
; 13.095 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.330 ns               ;
; 13.095 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.330 ns               ;
; 13.095 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.330 ns               ;
; 13.095 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.330 ns               ;
; 13.095 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.330 ns               ;
; 13.095 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.330 ns               ;
; 13.095 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.330 ns               ;
; 13.095 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.330 ns               ;
; 13.095 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.330 ns               ;
; 13.095 ns                               ; 37.61 MHz ( period = 26.587 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.330 ns               ;
; 13.203 ns                               ; 37.77 MHz ( period = 26.479 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.235 ns               ;
; 13.203 ns                               ; 37.77 MHz ( period = 26.479 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.235 ns               ;
; 13.203 ns                               ; 37.77 MHz ( period = 26.479 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.235 ns               ;
; 13.203 ns                               ; 37.77 MHz ( period = 26.479 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.235 ns               ;
; 13.203 ns                               ; 37.77 MHz ( period = 26.479 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.235 ns               ;
; 13.203 ns                               ; 37.77 MHz ( period = 26.479 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.235 ns               ;
; 13.203 ns                               ; 37.77 MHz ( period = 26.479 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.235 ns               ;
; 13.203 ns                               ; 37.77 MHz ( period = 26.479 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.235 ns               ;
; 13.203 ns                               ; 37.77 MHz ( period = 26.479 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.235 ns               ;
; 13.203 ns                               ; 37.77 MHz ( period = 26.479 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.235 ns               ;
; 13.203 ns                               ; 37.77 MHz ( period = 26.479 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.235 ns               ;
; 13.203 ns                               ; 37.77 MHz ( period = 26.479 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.438 ns                 ; 26.235 ns               ;
; 13.231 ns                               ; 37.81 MHz ( period = 26.451 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.194 ns               ;
; 13.231 ns                               ; 37.81 MHz ( period = 26.451 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.194 ns               ;
; 13.231 ns                               ; 37.81 MHz ( period = 26.451 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.194 ns               ;
; 13.231 ns                               ; 37.81 MHz ( period = 26.451 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.194 ns               ;
; 13.231 ns                               ; 37.81 MHz ( period = 26.451 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.194 ns               ;
; 13.231 ns                               ; 37.81 MHz ( period = 26.451 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.194 ns               ;
; 13.231 ns                               ; 37.81 MHz ( period = 26.451 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.194 ns               ;
; 13.231 ns                               ; 37.81 MHz ( period = 26.451 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.194 ns               ;
; 13.231 ns                               ; 37.81 MHz ( period = 26.451 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.194 ns               ;
; 13.231 ns                               ; 37.81 MHz ( period = 26.451 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.194 ns               ;
; 13.231 ns                               ; 37.81 MHz ( period = 26.451 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.194 ns               ;
; 13.231 ns                               ; 37.81 MHz ( period = 26.451 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.425 ns                 ; 26.194 ns               ;
; 13.766 ns                               ; 38.59 MHz ( period = 25.916 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.656 ns               ;
; 13.766 ns                               ; 38.59 MHz ( period = 25.916 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.656 ns               ;
; 13.766 ns                               ; 38.59 MHz ( period = 25.916 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.656 ns               ;
; 13.766 ns                               ; 38.59 MHz ( period = 25.916 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.656 ns               ;
; 13.766 ns                               ; 38.59 MHz ( period = 25.916 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.656 ns               ;
; 13.766 ns                               ; 38.59 MHz ( period = 25.916 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.656 ns               ;
; 13.766 ns                               ; 38.59 MHz ( period = 25.916 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.656 ns               ;
; 13.766 ns                               ; 38.59 MHz ( period = 25.916 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.656 ns               ;
; 13.766 ns                               ; 38.59 MHz ( period = 25.916 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.656 ns               ;
; 13.766 ns                               ; 38.59 MHz ( period = 25.916 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.656 ns               ;
; 13.766 ns                               ; 38.59 MHz ( period = 25.916 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.656 ns               ;
; 13.766 ns                               ; 38.59 MHz ( period = 25.916 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.656 ns               ;
; 13.800 ns                               ; 38.64 MHz ( period = 25.882 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 25.631 ns               ;
; 13.800 ns                               ; 38.64 MHz ( period = 25.882 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 25.631 ns               ;
; 13.800 ns                               ; 38.64 MHz ( period = 25.882 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 25.631 ns               ;
; 13.800 ns                               ; 38.64 MHz ( period = 25.882 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 25.631 ns               ;
; 13.800 ns                               ; 38.64 MHz ( period = 25.882 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 25.631 ns               ;
; 13.800 ns                               ; 38.64 MHz ( period = 25.882 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 25.631 ns               ;
; 13.800 ns                               ; 38.64 MHz ( period = 25.882 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 25.631 ns               ;
; 13.800 ns                               ; 38.64 MHz ( period = 25.882 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 25.631 ns               ;
; 13.800 ns                               ; 38.64 MHz ( period = 25.882 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 25.631 ns               ;
; 13.800 ns                               ; 38.64 MHz ( period = 25.882 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 25.631 ns               ;
; 13.800 ns                               ; 38.64 MHz ( period = 25.882 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 25.631 ns               ;
; 13.800 ns                               ; 38.64 MHz ( period = 25.882 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.431 ns                 ; 25.631 ns               ;
; 13.821 ns                               ; 38.67 MHz ( period = 25.861 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.436 ns                 ; 25.615 ns               ;
; 13.821 ns                               ; 38.67 MHz ( period = 25.861 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.436 ns                 ; 25.615 ns               ;
; 13.821 ns                               ; 38.67 MHz ( period = 25.861 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.436 ns                 ; 25.615 ns               ;
; 13.821 ns                               ; 38.67 MHz ( period = 25.861 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.436 ns                 ; 25.615 ns               ;
; 13.821 ns                               ; 38.67 MHz ( period = 25.861 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.436 ns                 ; 25.615 ns               ;
; 13.821 ns                               ; 38.67 MHz ( period = 25.861 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.436 ns                 ; 25.615 ns               ;
; 13.821 ns                               ; 38.67 MHz ( period = 25.861 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.436 ns                 ; 25.615 ns               ;
; 13.821 ns                               ; 38.67 MHz ( period = 25.861 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.436 ns                 ; 25.615 ns               ;
; 13.821 ns                               ; 38.67 MHz ( period = 25.861 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.436 ns                 ; 25.615 ns               ;
; 13.821 ns                               ; 38.67 MHz ( period = 25.861 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.436 ns                 ; 25.615 ns               ;
; 13.821 ns                               ; 38.67 MHz ( period = 25.861 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.436 ns                 ; 25.615 ns               ;
; 13.821 ns                               ; 38.67 MHz ( period = 25.861 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.436 ns                 ; 25.615 ns               ;
; 13.919 ns                               ; 38.82 MHz ( period = 25.763 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 25.525 ns               ;
; 13.919 ns                               ; 38.82 MHz ( period = 25.763 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 25.525 ns               ;
; 13.919 ns                               ; 38.82 MHz ( period = 25.763 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 25.525 ns               ;
; 13.919 ns                               ; 38.82 MHz ( period = 25.763 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 25.525 ns               ;
; 13.919 ns                               ; 38.82 MHz ( period = 25.763 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 25.525 ns               ;
; 13.919 ns                               ; 38.82 MHz ( period = 25.763 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 25.525 ns               ;
; 13.919 ns                               ; 38.82 MHz ( period = 25.763 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 25.525 ns               ;
; 13.919 ns                               ; 38.82 MHz ( period = 25.763 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 25.525 ns               ;
; 13.919 ns                               ; 38.82 MHz ( period = 25.763 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg3  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 25.525 ns               ;
; 13.919 ns                               ; 38.82 MHz ( period = 25.763 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg2  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 25.525 ns               ;
; 13.919 ns                               ; 38.82 MHz ( period = 25.763 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg1  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 25.525 ns               ;
; 13.919 ns                               ; 38.82 MHz ( period = 25.763 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~porta_address_reg0  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.444 ns                 ; 25.525 ns               ;
; 14.109 ns                               ; 39.10 MHz ( period = 25.573 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg11 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.313 ns               ;
; 14.109 ns                               ; 39.10 MHz ( period = 25.573 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg10 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.313 ns               ;
; 14.109 ns                               ; 39.10 MHz ( period = 25.573 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg9  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.313 ns               ;
; 14.109 ns                               ; 39.10 MHz ( period = 25.573 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg8  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.313 ns               ;
; 14.109 ns                               ; 39.10 MHz ( period = 25.573 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg7  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.313 ns               ;
; 14.109 ns                               ; 39.10 MHz ( period = 25.573 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg6  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.313 ns               ;
; 14.109 ns                               ; 39.10 MHz ( period = 25.573 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.313 ns               ;
; 14.109 ns                               ; 39.10 MHz ( period = 25.573 ns )                    ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 39.682 ns                   ; 39.422 ns                 ; 25.313 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                       ;                                                                                                                                                                                         ;                                                                                          ;                                                                                          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk27M'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                 ; To                                                                                                                                                                                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 30.845 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[4]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.953 ns                ;
; 30.845 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.953 ns                ;
; 30.845 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.953 ns                ;
; 30.845 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[8]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.953 ns                ;
; 30.845 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[7]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.953 ns                ;
; 30.845 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.953 ns                ;
; 30.845 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.953 ns                ;
; 30.845 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[11]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.953 ns                ;
; 30.845 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.953 ns                ;
; 30.845 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[6]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.953 ns                ;
; 30.845 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[0]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.953 ns                ;
; 30.845 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[1]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.953 ns                ;
; 31.126 ns                               ; 169.18 MHz ( period = 5.911 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[4]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.672 ns                ;
; 31.126 ns                               ; 169.18 MHz ( period = 5.911 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.672 ns                ;
; 31.126 ns                               ; 169.18 MHz ( period = 5.911 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.672 ns                ;
; 31.126 ns                               ; 169.18 MHz ( period = 5.911 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[8]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.672 ns                ;
; 31.126 ns                               ; 169.18 MHz ( period = 5.911 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[7]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.672 ns                ;
; 31.126 ns                               ; 169.18 MHz ( period = 5.911 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.672 ns                ;
; 31.126 ns                               ; 169.18 MHz ( period = 5.911 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.672 ns                ;
; 31.126 ns                               ; 169.18 MHz ( period = 5.911 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[11]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.672 ns                ;
; 31.126 ns                               ; 169.18 MHz ( period = 5.911 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.672 ns                ;
; 31.126 ns                               ; 169.18 MHz ( period = 5.911 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[6]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.672 ns                ;
; 31.126 ns                               ; 169.18 MHz ( period = 5.911 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[0]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.672 ns                ;
; 31.126 ns                               ; 169.18 MHz ( period = 5.911 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[1]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 5.672 ns                ;
; 31.569 ns                               ; 182.88 MHz ( period = 5.468 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[0]     ; kbdex_ctrl:kbd_ctrl|cmdstate.SETLIGHTS                                                                                                                                                  ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 2.874 ns                ;
; 31.629 ns                               ; 184.91 MHz ( period = 5.408 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[10]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.435 ns                 ; 2.806 ns                ;
; 31.629 ns                               ; 184.91 MHz ( period = 5.408 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[11]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.435 ns                 ; 2.806 ns                ;
; 31.629 ns                               ; 184.91 MHz ( period = 5.408 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[13]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.435 ns                 ; 2.806 ns                ;
; 31.629 ns                               ; 184.91 MHz ( period = 5.408 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[14]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.435 ns                 ; 2.806 ns                ;
; 31.629 ns                               ; 184.91 MHz ( period = 5.408 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[12]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.435 ns                 ; 2.806 ns                ;
; 31.629 ns                               ; 184.91 MHz ( period = 5.408 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[15]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.435 ns                 ; 2.806 ns                ;
; 31.629 ns                               ; 184.91 MHz ( period = 5.408 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[16]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.435 ns                 ; 2.806 ns                ;
; 31.629 ns                               ; 184.91 MHz ( period = 5.408 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[17]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.435 ns                 ; 2.806 ns                ;
; 31.629 ns                               ; 184.91 MHz ( period = 5.408 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[18]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.435 ns                 ; 2.806 ns                ;
; 31.649 ns                               ; 185.60 MHz ( period = 5.388 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[0]     ; kbdex_ctrl:kbd_ctrl|cmdstate.SETCMD                                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 2.794 ns                ;
; 31.842 ns                               ; 192.49 MHz ( period = 5.195 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[1]     ; kbdex_ctrl:kbd_ctrl|cmdstate.SETLIGHTS                                                                                                                                                  ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 2.601 ns                ;
; 31.843 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg11 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.989 ns                ;
; 31.843 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg10 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.989 ns                ;
; 31.843 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg9  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.989 ns                ;
; 31.843 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg8  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.989 ns                ;
; 31.843 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg7  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.989 ns                ;
; 31.843 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg6  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.989 ns                ;
; 31.843 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg5  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.989 ns                ;
; 31.843 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg4  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.989 ns                ;
; 31.843 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg3  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.989 ns                ;
; 31.843 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg2  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.989 ns                ;
; 31.843 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg1  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.989 ns                ;
; 31.843 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg0  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.989 ns                ;
; 31.843 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_datain_reg0   ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.814 ns                 ; 4.971 ns                ;
; 31.843 ns                               ; 192.53 MHz ( period = 5.194 ns )                    ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_we_reg        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.989 ns                ;
; 31.891 ns                               ; 194.33 MHz ( period = 5.146 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[4]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.422 ns                 ; 2.531 ns                ;
; 31.891 ns                               ; 194.33 MHz ( period = 5.146 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.422 ns                 ; 2.531 ns                ;
; 31.891 ns                               ; 194.33 MHz ( period = 5.146 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.422 ns                 ; 2.531 ns                ;
; 31.891 ns                               ; 194.33 MHz ( period = 5.146 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[8]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.422 ns                 ; 2.531 ns                ;
; 31.891 ns                               ; 194.33 MHz ( period = 5.146 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[7]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.422 ns                 ; 2.531 ns                ;
; 31.891 ns                               ; 194.33 MHz ( period = 5.146 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.422 ns                 ; 2.531 ns                ;
; 31.891 ns                               ; 194.33 MHz ( period = 5.146 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.422 ns                 ; 2.531 ns                ;
; 31.891 ns                               ; 194.33 MHz ( period = 5.146 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[11]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.422 ns                 ; 2.531 ns                ;
; 31.891 ns                               ; 194.33 MHz ( period = 5.146 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.422 ns                 ; 2.531 ns                ;
; 31.891 ns                               ; 194.33 MHz ( period = 5.146 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[6]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.422 ns                 ; 2.531 ns                ;
; 31.891 ns                               ; 194.33 MHz ( period = 5.146 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[0]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.422 ns                 ; 2.531 ns                ;
; 31.891 ns                               ; 194.33 MHz ( period = 5.146 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[1]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.422 ns                 ; 2.531 ns                ;
; 31.922 ns                               ; 195.50 MHz ( period = 5.115 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[1]     ; kbdex_ctrl:kbd_ctrl|cmdstate.SETCMD                                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 2.521 ns                ;
; 32.043 ns                               ; 200.24 MHz ( period = 4.994 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkreleased                                                                                                                                  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.817 ns                 ; 4.774 ns                ;
; 32.044 ns                               ; 200.28 MHz ( period = 4.993 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[0]     ; kbdex_ctrl:kbd_ctrl|cmdstate.CLEAR                                                                                                                                                      ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 2.399 ns                ;
; 32.045 ns                               ; 200.32 MHz ( period = 4.992 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkheld                                                                                                                                      ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.817 ns                 ; 4.772 ns                ;
; 32.076 ns                               ; 201.57 MHz ( period = 4.961 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[3]     ; kbdex_ctrl:kbd_ctrl|cmdstate.SETLIGHTS                                                                                                                                                  ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 2.367 ns                ;
; 32.152 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg11 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.846 ns                 ; 4.694 ns                ;
; 32.152 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg10 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.846 ns                 ; 4.694 ns                ;
; 32.152 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg9  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.846 ns                 ; 4.694 ns                ;
; 32.152 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg8  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.846 ns                 ; 4.694 ns                ;
; 32.152 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg7  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.846 ns                 ; 4.694 ns                ;
; 32.152 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg6  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.846 ns                 ; 4.694 ns                ;
; 32.152 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg5  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.846 ns                 ; 4.694 ns                ;
; 32.152 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg4  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.846 ns                 ; 4.694 ns                ;
; 32.152 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg3  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.846 ns                 ; 4.694 ns                ;
; 32.152 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg2  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.846 ns                 ; 4.694 ns                ;
; 32.152 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg1  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.846 ns                 ; 4.694 ns                ;
; 32.152 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_address_reg0  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.846 ns                 ; 4.694 ns                ;
; 32.152 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_datain_reg0   ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.828 ns                 ; 4.676 ns                ;
; 32.152 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a5~portb_we_reg        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.846 ns                 ; 4.694 ns                ;
; 32.155 ns                               ; 204.83 MHz ( period = 4.882 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[4]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.643 ns                ;
; 32.155 ns                               ; 204.83 MHz ( period = 4.882 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.643 ns                ;
; 32.155 ns                               ; 204.83 MHz ( period = 4.882 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.643 ns                ;
; 32.155 ns                               ; 204.83 MHz ( period = 4.882 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[8]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.643 ns                ;
; 32.155 ns                               ; 204.83 MHz ( period = 4.882 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[7]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.643 ns                ;
; 32.155 ns                               ; 204.83 MHz ( period = 4.882 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.643 ns                ;
; 32.155 ns                               ; 204.83 MHz ( period = 4.882 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.643 ns                ;
; 32.155 ns                               ; 204.83 MHz ( period = 4.882 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[11]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.643 ns                ;
; 32.155 ns                               ; 204.83 MHz ( period = 4.882 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.643 ns                ;
; 32.155 ns                               ; 204.83 MHz ( period = 4.882 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[6]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.643 ns                ;
; 32.155 ns                               ; 204.83 MHz ( period = 4.882 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[0]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.643 ns                ;
; 32.155 ns                               ; 204.83 MHz ( period = 4.882 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[1]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.643 ns                ;
; 32.156 ns                               ; 204.88 MHz ( period = 4.881 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[3]     ; kbdex_ctrl:kbd_ctrl|cmdstate.SETCMD                                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 2.287 ns                ;
; 32.167 ns                               ; 205.34 MHz ( period = 4.870 ns )                    ; display_ctrl:display|contador[9]                     ; display_ctrl:display|contador[11]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.631 ns                ;
; 32.185 ns                               ; 206.10 MHz ( period = 4.852 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[8]                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.440 ns                 ; 2.255 ns                ;
; 32.185 ns                               ; 206.10 MHz ( period = 4.852 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[9]                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.440 ns                 ; 2.255 ns                ;
; 32.185 ns                               ; 206.10 MHz ( period = 4.852 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[7]                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.440 ns                 ; 2.255 ns                ;
; 32.185 ns                               ; 206.10 MHz ( period = 4.852 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[4]                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.440 ns                 ; 2.255 ns                ;
; 32.185 ns                               ; 206.10 MHz ( period = 4.852 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[5]                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.440 ns                 ; 2.255 ns                ;
; 32.185 ns                               ; 206.10 MHz ( period = 4.852 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[6]                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.440 ns                 ; 2.255 ns                ;
; 32.185 ns                               ; 206.10 MHz ( period = 4.852 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[3]                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.440 ns                 ; 2.255 ns                ;
; 32.185 ns                               ; 206.10 MHz ( period = 4.852 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[1]                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.440 ns                 ; 2.255 ns                ;
; 32.185 ns                               ; 206.10 MHz ( period = 4.852 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[2]                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.440 ns                 ; 2.255 ns                ;
; 32.234 ns                               ; 208.20 MHz ( period = 4.803 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[5]     ; kbdex_ctrl:kbd_ctrl|cmdstate.SETLIGHTS                                                                                                                                                  ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 2.209 ns                ;
; 32.234 ns                               ; 208.20 MHz ( period = 4.803 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[5]     ; kbdex_ctrl:kbd_ctrl|cmdstate.SETCMD                                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 2.209 ns                ;
; 32.241 ns                               ; 208.51 MHz ( period = 4.796 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[2]     ; kbdex_ctrl:kbd_ctrl|cmdstate.SETLIGHTS                                                                                                                                                  ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 2.202 ns                ;
; 32.258 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[6]     ; kbdex_ctrl:kbd_ctrl|cmdstate.SETLIGHTS                                                                                                                                                  ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 2.185 ns                ;
; 32.258 ns                               ; 209.25 MHz ( period = 4.779 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[6]     ; kbdex_ctrl:kbd_ctrl|cmdstate.SETCMD                                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 2.185 ns                ;
; 32.316 ns                               ; 211.82 MHz ( period = 4.721 ns )                    ; display_ctrl:display|contador[9]                     ; display_ctrl:display|contador[12]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.482 ns                ;
; 32.316 ns                               ; 211.82 MHz ( period = 4.721 ns )                    ; display_ctrl:display|contador[9]                     ; display_ctrl:display|contador[18]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.482 ns                ;
; 32.316 ns                               ; 211.82 MHz ( period = 4.721 ns )                    ; display_ctrl:display|contador[9]                     ; display_ctrl:display|contador[10]                                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.482 ns                ;
; 32.317 ns                               ; 211.86 MHz ( period = 4.720 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[1]     ; kbdex_ctrl:kbd_ctrl|cmdstate.CLEAR                                                                                                                                                      ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 2.126 ns                ;
; 32.319 ns                               ; 211.95 MHz ( period = 4.718 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|parchecked   ; kbdex_ctrl:kbd_ctrl|cmdstate.CLEAR                                                                                                                                                      ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 2.124 ns                ;
; 32.319 ns                               ; 211.95 MHz ( period = 4.718 ns )                    ; display_ctrl:display|contador[9]                     ; display_ctrl:display|contador[9]                                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.479 ns                ;
; 32.320 ns                               ; 212.00 MHz ( period = 4.717 ns )                    ; display_ctrl:display|contador[9]                     ; display_ctrl:display|estado.constroi_quadro                                                                                                                                             ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.478 ns                ;
; 32.321 ns                               ; 212.04 MHz ( period = 4.716 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[2]     ; kbdex_ctrl:kbd_ctrl|cmdstate.SETCMD                                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 2.122 ns                ;
; 32.324 ns                               ; 212.18 MHz ( period = 4.713 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkreleased                                                                                                                                  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.817 ns                 ; 4.493 ns                ;
; 32.325 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|addr[13]                        ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg11 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.507 ns                ;
; 32.325 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|addr[13]                        ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg10 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.507 ns                ;
; 32.325 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|addr[13]                        ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg9  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.507 ns                ;
; 32.325 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|addr[13]                        ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg8  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.507 ns                ;
; 32.325 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|addr[13]                        ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg7  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.507 ns                ;
; 32.325 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|addr[13]                        ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg6  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.507 ns                ;
; 32.325 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|addr[13]                        ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg5  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.507 ns                ;
; 32.325 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|addr[13]                        ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg4  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.507 ns                ;
; 32.325 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|addr[13]                        ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg3  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.507 ns                ;
; 32.325 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|addr[13]                        ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg2  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.507 ns                ;
; 32.325 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|addr[13]                        ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg1  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.507 ns                ;
; 32.325 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|addr[13]                        ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_address_reg0  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.507 ns                ;
; 32.325 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|addr[13]                        ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_datain_reg0   ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.814 ns                 ; 4.489 ns                ;
; 32.325 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|addr[13]                        ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~portb_we_reg        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.832 ns                 ; 4.507 ns                ;
; 32.326 ns                               ; 212.27 MHz ( period = 4.711 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkheld                                                                                                                                      ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.817 ns                 ; 4.491 ns                ;
; 32.367 ns                               ; 214.13 MHz ( period = 4.670 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[4]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.431 ns                ;
; 32.367 ns                               ; 214.13 MHz ( period = 4.670 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.431 ns                ;
; 32.367 ns                               ; 214.13 MHz ( period = 4.670 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.431 ns                ;
; 32.367 ns                               ; 214.13 MHz ( period = 4.670 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[8]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.431 ns                ;
; 32.367 ns                               ; 214.13 MHz ( period = 4.670 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[7]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.431 ns                ;
; 32.367 ns                               ; 214.13 MHz ( period = 4.670 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.431 ns                ;
; 32.367 ns                               ; 214.13 MHz ( period = 4.670 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.431 ns                ;
; 32.367 ns                               ; 214.13 MHz ( period = 4.670 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[11]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.431 ns                ;
; 32.367 ns                               ; 214.13 MHz ( period = 4.670 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.431 ns                ;
; 32.367 ns                               ; 214.13 MHz ( period = 4.670 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[6]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.431 ns                ;
; 32.367 ns                               ; 214.13 MHz ( period = 4.670 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[0]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.431 ns                ;
; 32.367 ns                               ; 214.13 MHz ( period = 4.670 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[1]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.431 ns                ;
; 32.390 ns                               ; 215.19 MHz ( period = 4.647 ns )                    ; display_ctrl:display|contador[9]                     ; display_ctrl:display|estado.inicio                                                                                                                                                      ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.790 ns                 ; 4.400 ns                ;
; 32.415 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[14] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[10]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.383 ns                ;
; 32.415 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[14] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[11]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.383 ns                ;
; 32.415 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[14] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[13]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.383 ns                ;
; 32.415 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[14] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[14]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.383 ns                ;
; 32.415 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[14] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[12]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.383 ns                ;
; 32.415 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[14] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[15]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.383 ns                ;
; 32.415 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[14] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[16]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.383 ns                ;
; 32.415 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[14] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[17]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.383 ns                ;
; 32.415 ns                               ; 216.36 MHz ( period = 4.622 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[14] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[18]                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.383 ns                ;
; 32.443 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg11 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.841 ns                 ; 4.398 ns                ;
; 32.443 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg10 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.841 ns                 ; 4.398 ns                ;
; 32.443 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg9  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.841 ns                 ; 4.398 ns                ;
; 32.443 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg8  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.841 ns                 ; 4.398 ns                ;
; 32.443 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg7  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.841 ns                 ; 4.398 ns                ;
; 32.443 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg6  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.841 ns                 ; 4.398 ns                ;
; 32.443 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg5  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.841 ns                 ; 4.398 ns                ;
; 32.443 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg4  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.841 ns                 ; 4.398 ns                ;
; 32.443 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg3  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.841 ns                 ; 4.398 ns                ;
; 32.443 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg2  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.841 ns                 ; 4.398 ns                ;
; 32.443 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg1  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.841 ns                 ; 4.398 ns                ;
; 32.443 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_address_reg0  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.841 ns                 ; 4.398 ns                ;
; 32.443 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_datain_reg0   ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.823 ns                 ; 4.380 ns                ;
; 32.443 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a4~portb_we_reg        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.841 ns                 ; 4.398 ns                ;
; 32.445 ns                               ; 217.77 MHz ( period = 4.592 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[4]     ; kbdex_ctrl:kbd_ctrl|cmdstate.SETLIGHTS                                                                                                                                                  ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 1.998 ns                ;
; 32.445 ns                               ; 217.77 MHz ( period = 4.592 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[4]     ; kbdex_ctrl:kbd_ctrl|cmdstate.SETCMD                                                                                                                                                     ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 1.998 ns                ;
; 32.449 ns                               ; 217.96 MHz ( period = 4.588 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|parchecked   ; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK1                                                                                                                                                   ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 1.994 ns                ;
; 32.450 ns                               ; 218.01 MHz ( period = 4.587 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|parchecked   ; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK                                                                                                                                                    ; clk27M     ; clk27M   ; 37.037 ns                   ; 34.443 ns                 ; 1.993 ns                ;
; 32.491 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_address_reg11 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.854 ns                 ; 4.363 ns                ;
; 32.491 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_address_reg10 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.854 ns                 ; 4.363 ns                ;
; 32.491 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_address_reg9  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.854 ns                 ; 4.363 ns                ;
; 32.491 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_address_reg8  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.854 ns                 ; 4.363 ns                ;
; 32.491 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_address_reg7  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.854 ns                 ; 4.363 ns                ;
; 32.491 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_address_reg6  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.854 ns                 ; 4.363 ns                ;
; 32.491 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_address_reg5  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.854 ns                 ; 4.363 ns                ;
; 32.491 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_address_reg4  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.854 ns                 ; 4.363 ns                ;
; 32.491 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_address_reg3  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.854 ns                 ; 4.363 ns                ;
; 32.491 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_address_reg2  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.854 ns                 ; 4.363 ns                ;
; 32.491 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_address_reg1  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.854 ns                 ; 4.363 ns                ;
; 32.491 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_address_reg0  ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.854 ns                 ; 4.363 ns                ;
; 32.491 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_datain_reg0   ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.836 ns                 ; 4.345 ns                ;
; 32.491 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a7~portb_we_reg        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.854 ns                 ; 4.363 ns                ;
; 32.514 ns                               ; 221.09 MHz ( period = 4.523 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[4]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.284 ns                ;
; 32.514 ns                               ; 221.09 MHz ( period = 4.523 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.284 ns                ;
; 32.514 ns                               ; 221.09 MHz ( period = 4.523 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.284 ns                ;
; 32.514 ns                               ; 221.09 MHz ( period = 4.523 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[8]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.284 ns                ;
; 32.514 ns                               ; 221.09 MHz ( period = 4.523 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[7]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.284 ns                ;
; 32.514 ns                               ; 221.09 MHz ( period = 4.523 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.284 ns                ;
; 32.514 ns                               ; 221.09 MHz ( period = 4.523 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.284 ns                ;
; 32.514 ns                               ; 221.09 MHz ( period = 4.523 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[11]                                                                                                                                       ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.284 ns                ;
; 32.514 ns                               ; 221.09 MHz ( period = 4.523 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.284 ns                ;
; 32.514 ns                               ; 221.09 MHz ( period = 4.523 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[6]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.284 ns                ;
; 32.514 ns                               ; 221.09 MHz ( period = 4.523 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[0]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.284 ns                ;
; 32.514 ns                               ; 221.09 MHz ( period = 4.523 ns )                    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]     ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[1]                                                                                                                                        ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.798 ns                 ; 4.284 ns                ;
; 32.528 ns                               ; Restricted to 195.01 MHz ( period = 5.13 ns )       ; display_ctrl:display|estado.constroi_quadro          ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a6~portb_address_reg11 ; clk27M     ; clk27M   ; 37.037 ns                   ; 36.851 ns                 ; 4.323 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                      ;                                                                                                                                                                                         ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                  ; To                                                                                                                                                                      ; From Clock                                                                               ; To Clock                                                                                 ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.770 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[5] ; display_ctrl:display|vgacon:vga_controller|h_count_d[5]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.779 ns                 ;
; 0.797 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[4] ; display_ctrl:display|vgacon:vga_controller|h_count_d[4]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.807 ns                 ;
; 0.858 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[2] ; display_ctrl:display|vgacon:vga_controller|h_count_d[2]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 0.868 ns                 ;
; 0.982 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[1]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 0.991 ns                 ;
; 0.992 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[4] ; display_ctrl:display|vgacon:vga_controller|h_count[4]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.001 ns                 ;
; 0.996 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|h_count[1]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.005 ns                 ;
; 1.014 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|h_count_d[0]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.023 ns                 ;
; 1.040 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[3] ; display_ctrl:display|vgacon:vga_controller|h_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.049 ns                 ;
; 1.043 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[2] ; display_ctrl:display|vgacon:vga_controller|h_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.052 ns                 ;
; 1.046 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|h_count[0]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.055 ns                 ;
; 1.196 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count_d[6]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.209 ns                 ;
; 1.209 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[3] ; display_ctrl:display|vgacon:vga_controller|v_count_d[3]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.002 ns                  ; 1.207 ns                 ;
; 1.219 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[5] ; display_ctrl:display|vgacon:vga_controller|v_count_d[5]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.013 ns                   ; 1.232 ns                 ;
; 1.270 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|h_count_d[6]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.280 ns                 ;
; 1.273 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|h_count_d[1]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.283 ns                 ;
; 1.279 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[3] ; display_ctrl:display|vgacon:vga_controller|h_count_d[3]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.289 ns                 ;
; 1.376 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count_d[4]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.381 ns                 ;
; 1.380 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count_d[0]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.385 ns                 ;
; 1.412 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[1]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.421 ns                 ;
; 1.428 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|h_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.437 ns                 ;
; 1.460 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count_d[1]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.465 ns                 ;
; 1.473 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[3] ; display_ctrl:display|vgacon:vga_controller|h_count[4]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.482 ns                 ;
; 1.476 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|h_count[1]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.485 ns                 ;
; 1.476 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[2] ; display_ctrl:display|vgacon:vga_controller|h_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.485 ns                 ;
; 1.508 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|h_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.517 ns                 ;
; 1.512 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|v_count_d[7]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.517 ns                 ;
; 1.532 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[9] ; display_ctrl:display|vgacon:vga_controller|h_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.541 ns                 ;
; 1.546 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[8] ; display_ctrl:display|vgacon:vga_controller|h_count_d[8]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.551 ns                 ;
; 1.556 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[2] ; display_ctrl:display|vgacon:vga_controller|h_count[4]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.565 ns                 ;
; 1.556 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|h_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.565 ns                 ;
; 1.588 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|h_count[4]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.597 ns                 ;
; 1.594 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[7] ; display_ctrl:display|vgacon:vga_controller|h_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.603 ns                 ;
; 1.598 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[9] ; display_ctrl:display|vgacon:vga_controller|h_count_d[9]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.603 ns                 ;
; 1.622 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[2] ; display_ctrl:display|vgacon:vga_controller|v_count_d[2]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.627 ns                 ;
; 1.636 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|h_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.645 ns                 ;
; 1.665 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|v_count_d[9]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.003 ns                  ; 1.662 ns                 ;
; 1.674 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|v_count_d[8]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.005 ns                   ; 1.679 ns                 ;
; 1.716 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|h_count[4]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.725 ns                 ;
; 1.778 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|h_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.788 ns                 ;
; 1.778 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|h_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.788 ns                 ;
; 1.778 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|h_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.788 ns                 ;
; 1.821 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[7] ; display_ctrl:display|vgacon:vga_controller|h_count_d[7]                                                                                                                 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.006 ns                   ; 1.827 ns                 ;
; 1.824 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[5] ; display_ctrl:display|vgacon:vga_controller|v_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.833 ns                 ;
; 1.889 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.898 ns                 ;
; 1.894 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|h_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.904 ns                 ;
; 1.894 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|h_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.904 ns                 ;
; 1.894 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|h_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 1.904 ns                 ;
; 1.915 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[5] ; display_ctrl:display|vgacon:vga_controller|h_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 1.924 ns                 ;
; 1.949 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.965 ns                 ;
; 1.994 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|h_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.004 ns                 ;
; 1.994 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|h_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.004 ns                 ;
; 1.994 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|h_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.004 ns                 ;
; 2.054 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|h_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.063 ns                 ;
; 2.056 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 2.073 ns                 ;
; 2.095 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[0]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.104 ns                 ;
; 2.108 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[7] ; display_ctrl:display|vgacon:vga_controller|h_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.118 ns                 ;
; 2.163 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count[4]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.172 ns                 ;
; 2.186 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|v_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.195 ns                 ;
; 2.211 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[7] ; display_ctrl:display|vgacon:vga_controller|h_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.221 ns                 ;
; 2.215 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[4] ; display_ctrl:display|vgacon:vga_controller|h_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.225 ns                 ;
; 2.222 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[8] ; display_ctrl:display|vgacon:vga_controller|h_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.231 ns                 ;
; 2.255 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.264 ns                 ;
; 2.257 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|h_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.266 ns                 ;
; 2.267 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[9] ; display_ctrl:display|vgacon:vga_controller|h_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.276 ns                 ;
; 2.267 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[9] ; display_ctrl:display|vgacon:vga_controller|h_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.276 ns                 ;
; 2.270 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.279 ns                 ;
; 2.290 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.299 ns                 ;
; 2.295 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[4] ; display_ctrl:display|vgacon:vga_controller|h_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.304 ns                 ;
; 2.315 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.331 ns                 ;
; 2.330 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.346 ns                 ;
; 2.337 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[3] ; display_ctrl:display|vgacon:vga_controller|h_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.347 ns                 ;
; 2.347 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[5] ; display_ctrl:display|vgacon:vga_controller|h_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.355 ns                 ;
; 2.376 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.385 ns                 ;
; 2.405 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[4] ; display_ctrl:display|vgacon:vga_controller|h_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.415 ns                 ;
; 2.405 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[4] ; display_ctrl:display|vgacon:vga_controller|h_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.415 ns                 ;
; 2.417 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[3] ; display_ctrl:display|vgacon:vga_controller|h_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.426 ns                 ;
; 2.420 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[2] ; display_ctrl:display|vgacon:vga_controller|h_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.430 ns                 ;
; 2.422 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 2.439 ns                 ;
; 2.437 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 2.454 ns                 ;
; 2.444 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[4] ; display_ctrl:display|vgacon:vga_controller|h_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.453 ns                 ;
; 2.452 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[2] ; display_ctrl:display|vgacon:vga_controller|v_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.461 ns                 ;
; 2.454 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[2] ; display_ctrl:display|vgacon:vga_controller|v_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.463 ns                 ;
; 2.454 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[3] ; display_ctrl:display|vgacon:vga_controller|h_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.464 ns                 ;
; 2.454 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[3] ; display_ctrl:display|vgacon:vga_controller|h_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.464 ns                 ;
; 2.461 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count[0]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.470 ns                 ;
; 2.476 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[0]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.485 ns                 ;
; 2.496 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[5] ; display_ctrl:display|vgacon:vga_controller|h_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 2.504 ns                 ;
; 2.497 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.506 ns                 ;
; 2.500 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[2] ; display_ctrl:display|vgacon:vga_controller|h_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.509 ns                 ;
; 2.509 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[5] ; display_ctrl:display|vgacon:vga_controller|h_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.518 ns                 ;
; 2.532 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|h_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.541 ns                 ;
; 2.561 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[5] ; display_ctrl:display|vgacon:vga_controller|v_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.570 ns                 ;
; 2.566 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[3] ; display_ctrl:display|vgacon:vga_controller|h_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.575 ns                 ;
; 2.575 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.584 ns                 ;
; 2.612 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[5] ; display_ctrl:display|vgacon:vga_controller|h_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.621 ns                 ;
; 2.647 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[5] ; display_ctrl:display|vgacon:vga_controller|v_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 2.664 ns                 ;
; 2.649 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[2] ; display_ctrl:display|vgacon:vga_controller|h_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.658 ns                 ;
; 2.660 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|h_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.669 ns                 ;
; 2.662 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[2] ; display_ctrl:display|vgacon:vga_controller|h_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.672 ns                 ;
; 2.675 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.684 ns                 ;
; 2.678 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[2] ; display_ctrl:display|vgacon:vga_controller|v_count[4]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.687 ns                 ;
; 2.678 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[8] ; display_ctrl:display|vgacon:vga_controller|h_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.687 ns                 ;
; 2.681 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|h_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.690 ns                 ;
; 2.692 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[5] ; display_ctrl:display|vgacon:vga_controller|v_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.701 ns                 ;
; 2.706 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[7] ; display_ctrl:display|vgacon:vga_controller|h_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.716 ns                 ;
; 2.723 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[4]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.732 ns                 ;
; 2.745 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|v_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.754 ns                 ;
; 2.746 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[5] ; display_ctrl:display|vgacon:vga_controller|v_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 2.763 ns                 ;
; 2.752 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[5] ; display_ctrl:display|vgacon:vga_controller|v_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.768 ns                 ;
; 2.761 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 2.778 ns                 ;
; 2.765 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[2] ; display_ctrl:display|vgacon:vga_controller|h_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 2.775 ns                 ;
; 2.801 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[4]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.810 ns                 ;
; 2.809 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|h_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.818 ns                 ;
; 2.814 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 2.831 ns                 ;
; 2.837 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[2] ; display_ctrl:display|vgacon:vga_controller|v_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.846 ns                 ;
; 2.843 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[2] ; display_ctrl:display|vgacon:vga_controller|v_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.859 ns                 ;
; 2.882 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.891 ns                 ;
; 2.885 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[0]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.887 ns                 ;
; 2.885 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[1]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.887 ns                 ;
; 2.885 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.887 ns                 ;
; 2.885 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.887 ns                 ;
; 2.885 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[4]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.887 ns                 ;
; 2.885 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 2.887 ns                 ;
; 2.898 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[5] ; display_ctrl:display|vgacon:vga_controller|v_count[0]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.907 ns                 ;
; 2.913 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 2.930 ns                 ;
; 2.923 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[2] ; display_ctrl:display|vgacon:vga_controller|v_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 2.940 ns                 ;
; 2.959 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[2] ; display_ctrl:display|vgacon:vga_controller|v_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 2.976 ns                 ;
; 2.960 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 2.969 ns                 ;
; 2.968 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 2.985 ns                 ;
; 2.998 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[2] ; display_ctrl:display|vgacon:vga_controller|v_count[0]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.007 ns                 ;
; 2.998 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[0]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.000 ns                 ;
; 2.998 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[1]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.000 ns                 ;
; 2.998 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.000 ns                 ;
; 2.998 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.000 ns                 ;
; 2.998 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[4]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.000 ns                 ;
; 2.998 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.007 ns                 ;
; 2.998 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.000 ns                 ;
; 3.046 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 3.063 ns                 ;
; 3.058 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 3.074 ns                 ;
; 3.063 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|v_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 3.064 ns                 ;
; 3.076 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[8] ; display_ctrl:display|vgacon:vga_controller|h_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.085 ns                 ;
; 3.088 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[5] ; display_ctrl:display|vgacon:vga_controller|v_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 3.105 ns                 ;
; 3.100 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[0]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.102 ns                 ;
; 3.100 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[1]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.102 ns                 ;
; 3.100 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.102 ns                 ;
; 3.100 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.102 ns                 ;
; 3.100 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[4]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.102 ns                 ;
; 3.100 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.102 ns                 ;
; 3.123 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|v_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.131 ns                 ;
; 3.154 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.163 ns                 ;
; 3.179 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.189 ns                 ;
; 3.179 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.189 ns                 ;
; 3.179 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.189 ns                 ;
; 3.202 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 3.219 ns                 ;
; 3.204 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[0]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.213 ns                 ;
; 3.206 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|v_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.215 ns                 ;
; 3.220 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[6] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|address_reg_a[1] ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.230 ns                 ;
; 3.240 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|address_reg_a[1] ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.242 ns                 ;
; 3.255 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 3.272 ns                 ;
; 3.267 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.276 ns                 ;
; 3.269 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[9] ; display_ctrl:display|vgacon:vga_controller|v_count[0]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 3.270 ns                 ;
; 3.279 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|v_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.288 ns                 ;
; 3.290 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|v_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.299 ns                 ;
; 3.292 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.302 ns                 ;
; 3.292 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.302 ns                 ;
; 3.292 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[6] ; display_ctrl:display|vgacon:vga_controller|v_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.302 ns                 ;
; 3.316 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[3] ; display_ctrl:display|vgacon:vga_controller|v_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.318 ns                 ;
; 3.319 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|address_reg_a[1] ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.321 ns                 ;
; 3.354 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[3] ; display_ctrl:display|vgacon:vga_controller|v_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.363 ns                 ;
; 3.364 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[2] ; display_ctrl:display|vgacon:vga_controller|v_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 3.381 ns                 ;
; 3.369 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.378 ns                 ;
; 3.371 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[9] ; display_ctrl:display|vgacon:vga_controller|v_count[0]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 3.372 ns                 ;
; 3.371 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[9] ; display_ctrl:display|vgacon:vga_controller|v_count[1]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 3.372 ns                 ;
; 3.371 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[9] ; display_ctrl:display|vgacon:vga_controller|v_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 3.372 ns                 ;
; 3.371 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[9] ; display_ctrl:display|vgacon:vga_controller|v_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 3.372 ns                 ;
; 3.371 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[9] ; display_ctrl:display|vgacon:vga_controller|v_count[4]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 3.372 ns                 ;
; 3.371 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[9] ; display_ctrl:display|vgacon:vga_controller|v_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 3.372 ns                 ;
; 3.374 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|v_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 3.375 ns                 ;
; 3.386 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[3] ; display_ctrl:display|vgacon:vga_controller|v_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.388 ns                 ;
; 3.394 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[7]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.404 ns                 ;
; 3.394 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.404 ns                 ;
; 3.394 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.404 ns                 ;
; 3.409 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[1] ; display_ctrl:display|vgacon:vga_controller|v_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 3.426 ns                 ;
; 3.434 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|v_count[3]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.008 ns                   ; 3.442 ns                 ;
; 3.487 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[0] ; display_ctrl:display|vgacon:vga_controller|v_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 3.504 ns                 ;
; 3.499 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[8] ; display_ctrl:display|vgacon:vga_controller|v_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.001 ns                   ; 3.500 ns                 ;
; 3.509 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count[0]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.511 ns                 ;
; 3.509 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count[1]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.511 ns                 ;
; 3.509 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.511 ns                 ;
; 3.509 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count[5]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.511 ns                 ;
; 3.509 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count[4]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.511 ns                 ;
; 3.509 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[4] ; display_ctrl:display|vgacon:vga_controller|v_count[2]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.511 ns                 ;
; 3.511 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|address_reg_a[1] ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.513 ns                 ;
; 3.542 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[3] ; display_ctrl:display|vgacon:vga_controller|v_count[4]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.544 ns                 ;
; 3.548 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[7] ; display_ctrl:display|vgacon:vga_controller|v_count[8]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.009 ns                   ; 3.557 ns                 ;
; 3.551 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[0] ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|address_reg_a[0] ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.561 ns                 ;
; 3.553 ns                                ; display_ctrl:display|vgacon:vga_controller|v_count[3] ; display_ctrl:display|vgacon:vga_controller|v_count[9]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.010 ns                   ; 3.563 ns                 ;
; 3.558 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[3] ; display_ctrl:display|vgacon:vga_controller|v_count[0]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.560 ns                 ;
; 3.558 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[3] ; display_ctrl:display|vgacon:vga_controller|v_count[1]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.560 ns                 ;
; 3.558 ns                                ; display_ctrl:display|vgacon:vga_controller|h_count[3] ; display_ctrl:display|vgacon:vga_controller|v_count[6]                                                                                                                   ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.002 ns                   ; 3.560 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)   ;                                                                                                                                                                         ;                                                                                          ;                                                                                          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk27M'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                      ; To                                                                                                                                                                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; -1.744 ns                               ; kbdex_ctrl:kbd_ctrl|hdata[7]                              ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[7]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 2.366 ns                   ; 0.622 ns                 ;
; -1.591 ns                               ; kbdex_ctrl:kbd_ctrl|hdata[1]                              ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[1]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 2.366 ns                   ; 0.775 ns                 ;
; 0.119 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkreleased    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~en_emulated                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 2.343 ns                   ; 2.462 ns                 ;
; 0.119 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkreleased    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~reg0                                                                                                                                   ; clk27M     ; clk27M   ; 0.000 ns                   ; 2.343 ns                   ; 2.462 ns                 ;
; 0.263 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkreleased    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[2]                                                                                                                                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 2.343 ns                   ; 2.606 ns                 ;
; 0.352 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkreleased    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[0]                                                                                                                                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 2.343 ns                   ; 2.695 ns                 ;
; 0.352 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkreleased    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[3]                                                                                                                                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 2.343 ns                   ; 2.695 ns                 ;
; 0.352 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkreleased    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[1]                                                                                                                                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 2.343 ns                   ; 2.695 ns                 ;
; 0.352 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigclkreleased    ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsendend                                                                                                                                      ; clk27M     ; clk27M   ; 0.000 ns                   ; 2.343 ns                   ; 2.695 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.CLEAR                        ; kbdex_ctrl:kbd_ctrl|cmdstate.CLEAR                                                                                                                                                      ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[2] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[2]                                                                                                                               ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[1] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[1]                                                                                                                               ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[3] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[3]                                                                                                                               ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[0] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[0]                                                                                                                               ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[7]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[7]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[4]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[4]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[6]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[6]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[5]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[5]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[2]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[2]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[3]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[3]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[1]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[1]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[0]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[0]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[0]       ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[0]                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK1                     ; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK1                                                                                                                                                   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK                      ; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK                                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|parchecked        ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|parchecked                                                                                                                                      ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.SETLIGHTS                    ; kbdex_ctrl:kbd_ctrl|cmdstate.SETLIGHTS                                                                                                                                                  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.SETCMD                       ; kbdex_ctrl:kbd_ctrl|cmdstate.SETCMD                                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|send_rdy          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|send_rdy                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[2]   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[2]                                                                                                                                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[0]   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[0]                                                                                                                                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[3]   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[3]                                                                                                                                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[1]   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[1]                                                                                                                                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger        ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger                                                                                                                                      ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsendend        ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsendend                                                                                                                                      ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.445 ns                                ; display_ctrl:display|estado.inicio                        ; display_ctrl:display|estado.inicio                                                                                                                                                      ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.454 ns                 ;
; 0.628 ns                                ; display_ctrl:display|col[6]                               ; display_ctrl:display|col[6]                                                                                                                                                             ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.637 ns                 ;
; 0.629 ns                                ; display_ctrl:display|col[6]                               ; display_ctrl:display|addr[6]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.638 ns                 ;
; 0.635 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.SETLIGHTS                    ; kbdex_ctrl:kbd_ctrl|cmdstate.SEND                                                                                                                                                       ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.644 ns                 ;
; 0.637 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.SETLIGHTS                    ; kbdex_ctrl:kbd_ctrl|cmdstate.SENDVAL                                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.646 ns                 ;
; 0.641 ns                                ; display_ctrl:display|line[3]                              ; display_ctrl:display|addr[10]                                                                                                                                                           ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.650 ns                 ;
; 0.641 ns                                ; display_ctrl:display|line[1]                              ; display_ctrl:display|addr[8]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.650 ns                 ;
; 0.643 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[1]   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[3]                                                                                                                                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.652 ns                 ;
; 0.646 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[0] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[2]                                                                                                                               ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.655 ns                 ;
; 0.649 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[0] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|parchecked                                                                                                                                      ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.658 ns                 ;
; 0.654 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[2] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[3]                                                                                                                               ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.663 ns                 ;
; 0.655 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[2] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[1]                                                                                                                               ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.664 ns                 ;
; 0.656 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[2] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[0]                                                                                                                               ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.665 ns                 ;
; 0.658 ns                                ; display_ctrl:display|col[0]                               ; display_ctrl:display|addr[0]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.667 ns                 ;
; 0.659 ns                                ; display_ctrl:display|col[2]                               ; display_ctrl:display|addr[2]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.668 ns                 ;
; 0.661 ns                                ; display_ctrl:display|col[3]                               ; display_ctrl:display|addr[3]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.670 ns                 ;
; 0.772 ns                                ; display_ctrl:display|addr[10]                             ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg10 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.088 ns                   ; 0.860 ns                 ;
; 0.779 ns                                ; display_ctrl:display|col[5]                               ; display_ctrl:display|addr[5]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.788 ns                 ;
; 0.784 ns                                ; display_ctrl:display|line[5]                              ; display_ctrl:display|addr[12]                                                                                                                                                           ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.793 ns                 ;
; 0.786 ns                                ; display_ctrl:display|line[6]                              ; display_ctrl:display|addr[13]                                                                                                                                                           ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.795 ns                 ;
; 0.788 ns                                ; display_ctrl:display|col[4]                               ; display_ctrl:display|addr[4]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.797 ns                 ;
; 0.790 ns                                ; display_ctrl:display|line[2]                              ; display_ctrl:display|addr[9]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.799 ns                 ;
; 0.791 ns                                ; display_ctrl:display|col[1]                               ; display_ctrl:display|addr[1]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.800 ns                 ;
; 0.792 ns                                ; display_ctrl:display|addr[8]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg8  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.088 ns                   ; 0.880 ns                 ;
; 0.792 ns                                ; display_ctrl:display|line[0]                              ; display_ctrl:display|addr[7]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.801 ns                 ;
; 0.793 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[11]         ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_clk~en                                                                                                                                      ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.802 ns                 ;
; 0.875 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[0]   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[1]                                                                                                                                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.884 ns                 ;
; 0.942 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.SENDVAL                      ; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK                                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.951 ns                 ;
; 0.965 ns                                ; display_ctrl:display|estado.show_splash                   ; display_ctrl:display|estado.inicio                                                                                                                                                      ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.974 ns                 ;
; 0.968 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[10]      ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[10]                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.968 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[11]      ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[11]                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.977 ns                 ;
; 0.971 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[0]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[0]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.980 ns                 ;
; 0.971 ns                                ; display_ctrl:display|contador[2]                          ; display_ctrl:display|contador[2]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.980 ns                 ;
; 0.972 ns                                ; display_ctrl:display|contador[16]                         ; display_ctrl:display|contador[16]                                                                                                                                                       ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.981 ns                 ;
; 0.976 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[12]      ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[12]                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.976 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[8]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[8]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.985 ns                 ;
; 0.977 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[14]      ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[14]                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.977 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[17]      ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[17]                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.986 ns                 ;
; 0.979 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[3]       ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[3]                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.988 ns                 ;
; 0.980 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[5]       ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[5]                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.989 ns                 ;
; 0.980 ns                                ; display_ctrl:display|contador[6]                          ; display_ctrl:display|contador[6]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.989 ns                 ;
; 0.981 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]         ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]                                                                                                                                       ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.981 ns                                ; display_ctrl:display|contador[8]                          ; display_ctrl:display|contador[8]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.981 ns                                ; display_ctrl:display|contador[0]                          ; display_ctrl:display|contador[0]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.990 ns                 ;
; 0.983 ns                                ; display_ctrl:display|line[1]                              ; display_ctrl:display|line[1]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.992 ns                 ;
; 0.984 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[8]       ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[8]                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[7]       ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[7]                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.984 ns                                ; display_ctrl:display|line[3]                              ; display_ctrl:display|line[3]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.993 ns                 ;
; 0.985 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[9]       ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[9]                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.994 ns                 ;
; 0.985 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[1]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[1]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.994 ns                 ;
; 0.988 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.997 ns                 ;
; 0.988 ns                                ; display_ctrl:display|col[4]                               ; display_ctrl:display|col[4]                                                                                                                                                             ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.997 ns                 ;
; 0.989 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[1]   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[2]                                                                                                                                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.998 ns                 ;
; 0.989 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[6]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[6]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 0.998 ns                 ;
; 0.991 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[0] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[1]                                                                                                                               ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.000 ns                 ;
; 0.992 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[0] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[3]                                                                                                                               ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.001 ns                 ;
; 0.992 ns                                ; display_ctrl:display|col[1]                               ; display_ctrl:display|col[1]                                                                                                                                                             ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.001 ns                 ;
; 0.994 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[2]   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[3]                                                                                                                                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.003 ns                 ;
; 0.997 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[2]   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[1]                                                                                                                                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.006 ns                 ;
; 1.006 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[18]      ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[18]                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.015 ns                 ;
; 1.007 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.SENDVAL                      ; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK1                                                                                                                                                   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.016 ns                 ;
; 1.009 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.SETCMD                       ; kbdex_ctrl:kbd_ctrl|cmdstate.SEND                                                                                                                                                       ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.018 ns                 ;
; 1.013 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[3]   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[1]                                                                                                                                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.022 ns                 ;
; 1.014 ns                                ; display_ctrl:display|contador[3]                          ; display_ctrl:display|contador[3]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.023 ns                 ;
; 1.014 ns                                ; display_ctrl:display|contador[17]                         ; display_ctrl:display|contador[17]                                                                                                                                                       ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.023 ns                 ;
; 1.014 ns                                ; display_ctrl:display|contador[1]                          ; display_ctrl:display|contador[1]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.023 ns                 ;
; 1.014 ns                                ; display_ctrl:display|col[5]                               ; display_ctrl:display|col[5]                                                                                                                                                             ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.023 ns                 ;
; 1.016 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[13]      ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[13]                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[15]      ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[15]                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[16]      ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[16]                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; display_ctrl:display|contador[14]                         ; display_ctrl:display|contador[14]                                                                                                                                                       ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.016 ns                                ; display_ctrl:display|contador[15]                         ; display_ctrl:display|contador[15]                                                                                                                                                       ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.025 ns                 ;
; 1.018 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[7]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[7]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.027 ns                 ;
; 1.021 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[2]       ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[2]                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.030 ns                 ;
; 1.022 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[4]       ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[4]                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.031 ns                 ;
; 1.022 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[6]       ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[6]                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.031 ns                 ;
; 1.024 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.033 ns                 ;
; 1.024 ns                                ; display_ctrl:display|line[4]                              ; display_ctrl:display|line[4]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.033 ns                 ;
; 1.026 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.SEND                         ; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK                                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.035 ns                 ;
; 1.027 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[4]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[4]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.036 ns                 ;
; 1.027 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[11]         ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[11]                                                                                                                                       ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.036 ns                 ;
; 1.027 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[5]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.036 ns                 ;
; 1.027 ns                                ; display_ctrl:display|line[2]                              ; display_ctrl:display|line[2]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.036 ns                 ;
; 1.029 ns                                ; display_ctrl:display|line[0]                              ; display_ctrl:display|line[0]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.038 ns                 ;
; 1.030 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.SEND                         ; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK1                                                                                                                                                   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.039 ns                 ;
; 1.032 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.041 ns                 ;
; 1.039 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[1] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[0]                                                                                                                               ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.048 ns                 ;
; 1.041 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[3] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[1]                                                                                                                               ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.050 ns                 ;
; 1.041 ns                                ; display_ctrl:display|col[0]                               ; display_ctrl:display|col[0]                                                                                                                                                             ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.050 ns                 ;
; 1.042 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[1] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[3]                                                                                                                               ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.051 ns                 ;
; 1.043 ns                                ; display_ctrl:display|col[3]                               ; display_ctrl:display|col[3]                                                                                                                                                             ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.052 ns                 ;
; 1.043 ns                                ; display_ctrl:display|col[2]                               ; display_ctrl:display|col[2]                                                                                                                                                             ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.052 ns                 ;
; 1.044 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[1] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[2]                                                                                                                               ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.053 ns                 ;
; 1.065 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[0]   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~en_emulated                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.074 ns                 ;
; 1.070 ns                                ; display_ctrl:display|addr[11]                             ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg11 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.086 ns                   ; 1.156 ns                 ;
; 1.070 ns                                ; display_ctrl:display|pixel[0]                             ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_datain_reg0   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.069 ns                   ; 1.139 ns                 ;
; 1.073 ns                                ; display_ctrl:display|addr[1]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg1  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.087 ns                   ; 1.160 ns                 ;
; 1.090 ns                                ; display_ctrl:display|addr[4]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg4  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.087 ns                   ; 1.177 ns                 ;
; 1.092 ns                                ; display_ctrl:display|addr[0]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg0  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.087 ns                   ; 1.179 ns                 ;
; 1.094 ns                                ; display_ctrl:display|estado.inicio                        ; display_ctrl:display|contador[4]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.103 ns                 ;
; 1.094 ns                                ; display_ctrl:display|estado.inicio                        ; display_ctrl:display|contador[5]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.103 ns                 ;
; 1.126 ns                                ; display_ctrl:display|addr[10]                             ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg10 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.094 ns                   ; 1.220 ns                 ;
; 1.131 ns                                ; display_ctrl:display|line[4]                              ; display_ctrl:display|addr[11]                                                                                                                                                           ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.011 ns                   ; 1.142 ns                 ;
; 1.131 ns                                ; display_ctrl:display|addr[10]                             ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~portb_address_reg10 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.101 ns                   ; 1.232 ns                 ;
; 1.135 ns                                ; display_ctrl:display|addr[8]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg8  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.094 ns                   ; 1.229 ns                 ;
; 1.136 ns                                ; display_ctrl:display|addr[10]                             ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg10 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.098 ns                   ; 1.234 ns                 ;
; 1.138 ns                                ; display_ctrl:display|addr[9]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg9  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.098 ns                   ; 1.236 ns                 ;
; 1.139 ns                                ; display_ctrl:display|addr[8]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~portb_address_reg8  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.101 ns                   ; 1.240 ns                 ;
; 1.145 ns                                ; display_ctrl:display|addr[8]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~portb_address_reg8  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.098 ns                   ; 1.243 ns                 ;
; 1.157 ns                                ; display_ctrl:display|addr[9]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg9  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.088 ns                   ; 1.245 ns                 ;
; 1.181 ns                                ; display_ctrl:display|estado.move_bola                     ; display_ctrl:display|estado.inicio                                                                                                                                                      ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.000 ns                   ; 1.181 ns                 ;
; 1.197 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[3] ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\FROMPS2:count[0]                                                                                                                               ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.206 ns                 ;
; 1.206 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.SENDVAL                      ; kbdex_ctrl:kbd_ctrl|sigsend                                                                                                                                                             ; clk27M     ; clk27M   ; 0.000 ns                   ; -0.429 ns                  ; 0.777 ns                 ;
; 1.207 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[0]       ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[1]                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.216 ns                 ;
; 1.218 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|send_rdy          ; kbdex_ctrl:kbd_ctrl|cmdstate.SENDVAL                                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.227 ns                 ;
; 1.219 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|send_rdy          ; kbdex_ctrl:kbd_ctrl|cmdstate.SETLIGHTS                                                                                                                                                  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.228 ns                 ;
; 1.241 ns                                ; display_ctrl:display|contador[13]                         ; display_ctrl:display|contador[13]                                                                                                                                                       ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.250 ns                 ;
; 1.242 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|send_rdy          ; kbdex_ctrl:kbd_ctrl|cmdstate.SETCMD                                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.251 ns                 ;
; 1.248 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|send_rdy          ; kbdex_ctrl:kbd_ctrl|cmdstate.SEND                                                                                                                                                       ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.257 ns                 ;
; 1.258 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[7]         ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[7]                                                                                                                                       ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.267 ns                 ;
; 1.267 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[0]   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[3]                                                                                                                                 ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.276 ns                 ;
; 1.272 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK1                     ; kbdex_ctrl:kbd_ctrl|cmdstate.SETLIGHTS                                                                                                                                                  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.281 ns                 ;
; 1.273 ns                                ; display_ctrl:display|contador[0]                          ; display_ctrl:display|contador[7]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.282 ns                 ;
; 1.275 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[6]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_clk~en                                                                                                                                      ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.284 ns                 ;
; 1.290 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[1]   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~en_emulated                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.299 ns                 ;
; 1.296 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[3]   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~reg0                                                                                                                                   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.305 ns                 ;
; 1.343 ns                                ; display_ctrl:display|estado.inicio                        ; display_ctrl:display|contador[6]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.008 ns                   ; 1.351 ns                 ;
; 1.343 ns                                ; display_ctrl:display|estado.inicio                        ; display_ctrl:display|contador[3]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.008 ns                   ; 1.351 ns                 ;
; 1.343 ns                                ; display_ctrl:display|estado.inicio                        ; display_ctrl:display|contador[8]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.008 ns                   ; 1.351 ns                 ;
; 1.343 ns                                ; display_ctrl:display|estado.inicio                        ; display_ctrl:display|contador[7]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.008 ns                   ; 1.351 ns                 ;
; 1.343 ns                                ; display_ctrl:display|estado.inicio                        ; display_ctrl:display|contador[0]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.008 ns                   ; 1.351 ns                 ;
; 1.343 ns                                ; display_ctrl:display|estado.inicio                        ; display_ctrl:display|contador[2]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.008 ns                   ; 1.351 ns                 ;
; 1.343 ns                                ; display_ctrl:display|estado.inicio                        ; display_ctrl:display|contador[1]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.008 ns                   ; 1.351 ns                 ;
; 1.359 ns                                ; display_ctrl:display|col[6]                               ; display_ctrl:display|pixel[0]                                                                                                                                                           ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.368 ns                 ;
; 1.363 ns                                ; display_ctrl:display|col[6]                               ; display_ctrl:display|estado.move_bola                                                                                                                                                   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.372 ns                 ;
; 1.372 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.SETLIGHTS                    ; kbdex_ctrl:kbd_ctrl|hdata[1]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; -0.001 ns                  ; 1.371 ns                 ;
; 1.375 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.SETCMD                       ; kbdex_ctrl:kbd_ctrl|hdata[7]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; -0.001 ns                  ; 1.374 ns                 ;
; 1.383 ns                                ; display_ctrl:display|addr[9]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg9  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.094 ns                   ; 1.477 ns                 ;
; 1.396 ns                                ; display_ctrl:display|addr[6]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg6  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.087 ns                   ; 1.483 ns                 ;
; 1.396 ns                                ; display_ctrl:display|addr[9]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~portb_address_reg9  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.101 ns                   ; 1.497 ns                 ;
; 1.400 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[10]      ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[11]                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.409 ns                 ;
; 1.400 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[11]      ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[12]                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.409 ns                 ;
; 1.403 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[0]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[1]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.412 ns                 ;
; 1.403 ns                                ; display_ctrl:display|contador[2]                          ; display_ctrl:display|contador[3]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.412 ns                 ;
; 1.408 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[12]      ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[13]                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.417 ns                 ;
; 1.408 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[8]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[9]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.417 ns                 ;
; 1.409 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[14]      ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[15]                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.418 ns                 ;
; 1.410 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.CLEAR                        ; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK                                                                                                                                                    ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.419 ns                 ;
; 1.411 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[3]       ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[4]                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.420 ns                 ;
; 1.411 ns                                ; kbdex_ctrl:kbd_ctrl|cmdstate.CLEAR                        ; kbdex_ctrl:kbd_ctrl|cmdstate.WAITACK1                                                                                                                                                   ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.420 ns                 ;
; 1.412 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[5]       ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[6]                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.421 ns                 ;
; 1.413 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]         ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[11]                                                                                                                                       ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.422 ns                 ;
; 1.415 ns                                ; display_ctrl:display|line[1]                              ; display_ctrl:display|line[2]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.424 ns                 ;
; 1.416 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[7]       ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[8]                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.425 ns                 ;
; 1.416 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[8]       ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|countclk[9]                                                                                                                                     ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.425 ns                 ;
; 1.416 ns                                ; display_ctrl:display|contador[7]                          ; display_ctrl:display|contador[8]                                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.425 ns                 ;
; 1.416 ns                                ; display_ctrl:display|line[3]                              ; display_ctrl:display|line[4]                                                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.425 ns                 ;
; 1.417 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[1]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[2]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.426 ns                 ;
; 1.419 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|\TOPS2:count[3]   ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~en_emulated                                                                                                                            ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.428 ns                 ;
; 1.420 ns                                ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[3]          ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[4]                                                                                                                                        ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.009 ns                   ; 1.429 ns                 ;
; 1.420 ns                                ; display_ctrl:display|addr[1]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg1  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.093 ns                   ; 1.513 ns                 ;
; 1.421 ns                                ; display_ctrl:display|addr[6]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg6  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.093 ns                   ; 1.514 ns                 ;
; 1.423 ns                                ; display_ctrl:display|addr[3]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~portb_address_reg3  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.087 ns                   ; 1.510 ns                 ;
; 1.423 ns                                ; display_ctrl:display|addr[0]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~portb_address_reg0  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.093 ns                   ; 1.516 ns                 ;
; 1.423 ns                                ; display_ctrl:display|addr[2]                              ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~portb_address_reg2  ; clk27M     ; clk27M   ; 0.000 ns                   ; 0.100 ns                   ; 1.523 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)       ;                                                                                                                                                                                         ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                         ;
+-------+--------------+------------+---------+----------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                 ; To Clock ;
+-------+--------------+------------+---------+----------------------------------------------------+----------+
; N/A   ; None         ; 5.017 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[4]  ; clk27M   ;
; N/A   ; None         ; 5.016 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[2]  ; clk27M   ;
; N/A   ; None         ; 5.015 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[6]  ; clk27M   ;
; N/A   ; None         ; 4.902 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger ; clk27M   ;
; N/A   ; None         ; 4.777 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[3]  ; clk27M   ;
; N/A   ; None         ; 4.776 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[0]  ; clk27M   ;
; N/A   ; None         ; 4.775 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[5]  ; clk27M   ;
; N/A   ; None         ; 4.772 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[7]  ; clk27M   ;
; N/A   ; None         ; 4.579 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[2]  ; clk27M   ;
; N/A   ; None         ; 4.579 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[1]  ; clk27M   ;
; N/A   ; None         ; 4.579 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[1]  ; clk27M   ;
; N/A   ; None         ; 4.491 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[7]  ; clk27M   ;
; N/A   ; None         ; 4.491 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[3]  ; clk27M   ;
; N/A   ; None         ; 4.486 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[5]  ; clk27M   ;
; N/A   ; None         ; 4.486 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[4]  ; clk27M   ;
; N/A   ; None         ; 4.486 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[0]  ; clk27M   ;
; N/A   ; None         ; 4.482 ns   ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[6]  ; clk27M   ;
; N/A   ; None         ; 3.965 ns   ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|parchecked ; clk27M   ;
; N/A   ; None         ; 2.126 ns   ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[0]   ; clk27M   ;
; N/A   ; None         ; 2.125 ns   ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[6]   ; clk27M   ;
; N/A   ; None         ; 2.124 ns   ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[1]   ; clk27M   ;
; N/A   ; None         ; 2.124 ns   ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[4]   ; clk27M   ;
; N/A   ; None         ; 2.124 ns   ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[7]   ; clk27M   ;
; N/A   ; None         ; 2.123 ns   ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[2]   ; clk27M   ;
; N/A   ; None         ; 2.120 ns   ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[3]   ; clk27M   ;
; N/A   ; None         ; 2.119 ns   ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[5]   ; clk27M   ;
+-------+--------------+------------+---------+----------------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                                                                                                                                                                    ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+------------+
; N/A                                     ; None                                                ; 12.774 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.774 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.774 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.774 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.774 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.774 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.774 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.774 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.774 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.774 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.774 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.774 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.468 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.468 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.468 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.468 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.468 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.468 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.468 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.468 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.468 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.468 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.468 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.468 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ; blue[2]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.443 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.443 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.443 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.443 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.443 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.443 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.443 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.443 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.443 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.443 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.443 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.443 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ; blue[1]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.433 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.433 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.433 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.433 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.433 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.433 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.433 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.433 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.433 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.433 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.433 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.433 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.428 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.428 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg1  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.428 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg2  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.428 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg3  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.428 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg4  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.428 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg5  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.428 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg6  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.428 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg7  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.428 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg8  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.428 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg9  ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.428 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg10 ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.428 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg11 ; blue[3]  ; clk27M     ;
; N/A                                     ; None                                                ; 12.406 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.406 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.406 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.406 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.406 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.406 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.406 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.406 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.406 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.406 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.406 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.406 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.405 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.405 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.405 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.405 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.405 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.405 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.405 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.405 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.405 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.405 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.405 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.405 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.403 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg0  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.403 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg1  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.403 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg2  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.403 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg3  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.403 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg4  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.403 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg5  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.403 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg6  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.403 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg7  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.403 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg8  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.403 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg9  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.403 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg10 ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.403 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a8~porta_address_reg11 ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.236 ns  ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigsending                                                                                                                                      ; PS2_DAT  ; clk27M     ;
; N/A                                     ; None                                                ; 12.202 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg0  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.202 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg1  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.202 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg2  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.202 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg3  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.202 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg4  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.202 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg5  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.202 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg6  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.202 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg7  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.202 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg8  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.202 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg9  ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.202 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg10 ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.202 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg11 ; red[2]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.175 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg0  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.175 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg1  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.175 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg2  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.175 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg3  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.175 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg4  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.175 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg5  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.175 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg6  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.175 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg7  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.175 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg8  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.175 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg9  ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.175 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg10 ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.175 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg11 ; red[1]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.174 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg0  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.174 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg1  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.174 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg2  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.174 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg3  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.174 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg4  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.174 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg5  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.174 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg6  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.174 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg7  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.174 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg8  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.174 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg9  ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.174 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg10 ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.174 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg11 ; red[0]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.172 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg0  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.172 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg1  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.172 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg2  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.172 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg3  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.172 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg4  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.172 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg5  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.172 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg6  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.172 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg7  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.172 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg8  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.172 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg9  ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.172 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg10 ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.172 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a2~porta_address_reg11 ; red[3]   ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; green[3] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 12.160 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; green[0] ; clk27M     ;
; N/A                                     ; None                                                ; 11.883 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 11.883 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 11.883 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 11.883 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 11.883 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 11.883 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 11.883 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 11.883 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 11.883 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 11.883 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 11.883 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 11.883 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; green[2] ; clk27M     ;
; N/A                                     ; None                                                ; 11.867 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg0  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 11.867 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg1  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 11.867 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg2  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 11.867 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg3  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 11.867 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg4  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 11.867 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg5  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 11.867 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg6  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 11.867 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg7  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 11.867 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg8  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 11.867 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg9  ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 11.867 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg10 ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 11.867 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11 ; green[1] ; clk27M     ;
; N/A                                     ; None                                                ; 11.819 ns  ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~en_emulated                                                                                                                            ; PS2_DAT  ; clk27M     ;
; N/A                                     ; None                                                ; 11.390 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg0  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 11.390 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg1  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 11.390 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg2  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 11.390 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg3  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 11.390 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg4  ; blue[0]  ; clk27M     ;
; N/A                                     ; None                                                ; 11.390 ns  ; display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a3~porta_address_reg5  ; blue[0]  ; clk27M     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                                                                                                                                                         ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+------------+


+-------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                ;
+---------------+-------------+-----------+---------+----------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                 ; To Clock ;
+---------------+-------------+-----------+---------+----------------------------------------------------+----------+
; N/A           ; None        ; -1.871 ns ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[5]   ; clk27M   ;
; N/A           ; None        ; -1.872 ns ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[3]   ; clk27M   ;
; N/A           ; None        ; -1.875 ns ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[2]   ; clk27M   ;
; N/A           ; None        ; -1.876 ns ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[1]   ; clk27M   ;
; N/A           ; None        ; -1.876 ns ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[4]   ; clk27M   ;
; N/A           ; None        ; -1.876 ns ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[7]   ; clk27M   ;
; N/A           ; None        ; -1.877 ns ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[6]   ; clk27M   ;
; N/A           ; None        ; -1.878 ns ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[0]   ; clk27M   ;
; N/A           ; None        ; -3.717 ns ; PS2_DAT ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|parchecked ; clk27M   ;
; N/A           ; None        ; -4.234 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[6]  ; clk27M   ;
; N/A           ; None        ; -4.238 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[5]  ; clk27M   ;
; N/A           ; None        ; -4.238 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[4]  ; clk27M   ;
; N/A           ; None        ; -4.238 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[0]  ; clk27M   ;
; N/A           ; None        ; -4.243 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[7]  ; clk27M   ;
; N/A           ; None        ; -4.243 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[3]  ; clk27M   ;
; N/A           ; None        ; -4.331 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[2]  ; clk27M   ;
; N/A           ; None        ; -4.331 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[1]  ; clk27M   ;
; N/A           ; None        ; -4.331 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|fcount[1]  ; clk27M   ;
; N/A           ; None        ; -4.524 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[7]  ; clk27M   ;
; N/A           ; None        ; -4.527 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[5]  ; clk27M   ;
; N/A           ; None        ; -4.528 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[0]  ; clk27M   ;
; N/A           ; None        ; -4.529 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[3]  ; clk27M   ;
; N/A           ; None        ; -4.654 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger ; clk27M   ;
; N/A           ; None        ; -4.767 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[6]  ; clk27M   ;
; N/A           ; None        ; -4.768 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[2]  ; clk27M   ;
; N/A           ; None        ; -4.769 ns ; PS2_CLK ; kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[4]  ; clk27M   ;
+---------------+-------------+-----------+---------+----------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Jun 19 16:34:53 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PONG -c PONG --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_data~enlatch" is a latch
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "kbdex_ctrl:kbd_ctrl|sigsend" as buffer
    Info: Detected ripple clock "kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 12.406 ns for clock "display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" between source register "display_ctrl:display|vgacon:vga_controller|v_count[7]" and destination memory "display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11"
    Info: Fmax is 36.66 MHz (period= 27.276 ns)
    Info: + Largest register to memory requirement is 39.435 ns
        Info: + Setup relationship between source and destination is 39.682 ns
            Info: + Latch edge is 37.239 ns
                Info: Clock period of Destination clock "display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.443 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.443 ns
                Info: Clock period of Source clock "display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.443 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.070 ns
            Info: + Shortest clock path from clock "display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" to destination memory is 2.580 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.915 ns) + CELL(0.747 ns) = 2.580 ns; Loc. = M4K_X17_Y23; Fanout = 1; MEM Node = 'display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11'
                Info: Total cell delay = 0.747 ns ( 28.95 % )
                Info: Total interconnect delay = 1.833 ns ( 71.05 % )
            Info: - Longest clock path from clock "display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" to source register is 2.510 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.510 ns; Loc. = LCFF_X43_Y23_N29; Fanout = 8; REG Node = 'display_ctrl:display|vgacon:vga_controller|v_count[7]'
                Info: Total cell delay = 0.602 ns ( 23.98 % )
                Info: Total interconnect delay = 1.908 ns ( 76.02 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is 0.040 ns
    Info: - Longest register to memory delay is 27.029 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y23_N29; Fanout = 8; REG Node = 'display_ctrl:display|vgacon:vga_controller|v_count[7]'
        Info: 2: + IC(0.620 ns) + CELL(0.517 ns) = 1.137 ns; Loc. = LCCOMB_X43_Y23_N0; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_1~1'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.217 ns; Loc. = LCCOMB_X43_Y23_N2; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_1~3'
        Info: 4: + IC(0.000 ns) + CELL(0.458 ns) = 1.675 ns; Loc. = LCCOMB_X43_Y23_N4; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_1~4'
        Info: 5: + IC(0.305 ns) + CELL(0.521 ns) = 2.501 ns; Loc. = LCCOMB_X43_Y23_N26; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[10]~67'
        Info: 6: + IC(0.538 ns) + CELL(0.517 ns) = 3.556 ns; Loc. = LCCOMB_X43_Y23_N22; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_2~7'
        Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 4.014 ns; Loc. = LCCOMB_X43_Y23_N24; Fanout = 9; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_2~8'
        Info: 8: + IC(1.190 ns) + CELL(0.322 ns) = 5.526 ns; Loc. = LCCOMB_X40_Y24_N22; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[14]~101'
        Info: 9: + IC(1.193 ns) + CELL(0.517 ns) = 7.236 ns; Loc. = LCCOMB_X43_Y22_N12; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_3~7'
        Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 7.694 ns; Loc. = LCCOMB_X43_Y22_N14; Fanout = 10; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_3~8'
        Info: 11: + IC(0.344 ns) + CELL(0.521 ns) = 8.559 ns; Loc. = LCCOMB_X43_Y22_N22; Fanout = 3; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[17]~103'
        Info: 12: + IC(0.538 ns) + CELL(0.495 ns) = 9.592 ns; Loc. = LCCOMB_X42_Y22_N8; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_4~5'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 9.672 ns; Loc. = LCCOMB_X42_Y22_N10; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_4~7'
        Info: 14: + IC(0.000 ns) + CELL(0.458 ns) = 10.130 ns; Loc. = LCCOMB_X42_Y22_N12; Fanout = 10; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_4~8'
        Info: 15: + IC(0.362 ns) + CELL(0.545 ns) = 11.037 ns; Loc. = LCCOMB_X42_Y22_N28; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[22]~97'
        Info: 16: + IC(0.552 ns) + CELL(0.517 ns) = 12.106 ns; Loc. = LCCOMB_X42_Y22_N22; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_5~7'
        Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 12.564 ns; Loc. = LCCOMB_X42_Y22_N24; Fanout = 10; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_5~8'
        Info: 18: + IC(0.914 ns) + CELL(0.521 ns) = 13.999 ns; Loc. = LCCOMB_X40_Y22_N10; Fanout = 3; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[25]~105'
        Info: 19: + IC(0.524 ns) + CELL(0.495 ns) = 15.018 ns; Loc. = LCCOMB_X39_Y22_N4; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_6~5'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 15.098 ns; Loc. = LCCOMB_X39_Y22_N6; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_6~7'
        Info: 21: + IC(0.000 ns) + CELL(0.458 ns) = 15.556 ns; Loc. = LCCOMB_X39_Y22_N8; Fanout = 10; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_6~8'
        Info: 22: + IC(0.628 ns) + CELL(0.545 ns) = 16.729 ns; Loc. = LCCOMB_X40_Y22_N12; Fanout = 3; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[29]~106'
        Info: 23: + IC(0.528 ns) + CELL(0.495 ns) = 17.752 ns; Loc. = LCCOMB_X39_Y22_N20; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_7~5'
        Info: 24: + IC(0.000 ns) + CELL(0.080 ns) = 17.832 ns; Loc. = LCCOMB_X39_Y22_N22; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_7~7'
        Info: 25: + IC(0.000 ns) + CELL(0.458 ns) = 18.290 ns; Loc. = LCCOMB_X39_Y22_N24; Fanout = 8; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_7~8'
        Info: 26: + IC(0.875 ns) + CELL(0.319 ns) = 19.484 ns; Loc. = LCCOMB_X39_Y23_N26; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|StageOut[32]~94'
        Info: 27: + IC(0.813 ns) + CELL(0.517 ns) = 20.814 ns; Loc. = LCCOMB_X40_Y23_N18; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~3'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 20.894 ns; Loc. = LCCOMB_X40_Y23_N20; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~5'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 20.974 ns; Loc. = LCCOMB_X40_Y23_N22; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~7'
        Info: 30: + IC(0.000 ns) + CELL(0.458 ns) = 21.432 ns; Loc. = LCCOMB_X40_Y23_N24; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|lpm_divide:Div1|lpm_divide_9em:auto_generated|sign_div_unsign_jlh:divider|alt_u_div_82f:divider|op_8~8'
        Info: 31: + IC(0.310 ns) + CELL(0.517 ns) = 22.259 ns; Loc. = LCCOMB_X40_Y23_N0; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|Add2~1'
        Info: 32: + IC(0.000 ns) + CELL(0.080 ns) = 22.339 ns; Loc. = LCCOMB_X40_Y23_N2; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|Add2~3'
        Info: 33: + IC(0.000 ns) + CELL(0.080 ns) = 22.419 ns; Loc. = LCCOMB_X40_Y23_N4; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|Add2~5'
        Info: 34: + IC(0.000 ns) + CELL(0.080 ns) = 22.499 ns; Loc. = LCCOMB_X40_Y23_N6; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|Add2~7'
        Info: 35: + IC(0.000 ns) + CELL(0.080 ns) = 22.579 ns; Loc. = LCCOMB_X40_Y23_N8; Fanout = 2; COMB Node = 'display_ctrl:display|vgacon:vga_controller|Add2~9'
        Info: 36: + IC(0.000 ns) + CELL(0.458 ns) = 23.037 ns; Loc. = LCCOMB_X40_Y23_N10; Fanout = 4; COMB Node = 'display_ctrl:display|vgacon:vga_controller|Add2~10'
        Info: 37: + IC(0.336 ns) + CELL(0.457 ns) = 23.830 ns; Loc. = LCCOMB_X40_Y23_N30; Fanout = 36; COMB Node = 'display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|decode_3oa:decode_a|w_anode147w[2]'
        Info: 38: + IC(2.492 ns) + CELL(0.707 ns) = 27.029 ns; Loc. = M4K_X17_Y23; Fanout = 1; MEM Node = 'display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a1~porta_address_reg11'
        Info: Total cell delay = 13.967 ns ( 51.67 % )
        Info: Total interconnect delay = 13.062 ns ( 48.33 % )
Info: Slack time is 30.845 ns for clock "clk27M" between source register "kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]" and destination register "kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[4]"
    Info: Fmax is 161.5 MHz (period= 6.192 ns)
    Info: + Largest register to register requirement is 36.798 ns
        Info: + Setup relationship between source and destination is 37.037 ns
            Info: + Latch edge is 37.037 ns
                Info: Clock period of Destination clock "clk27M" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk27M" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk27M" to destination register is 2.804 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 4; CLK Node = 'clk27M'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G8; Fanout = 247; COMB Node = 'clk27M~clkctrl'
                Info: 3: + IC(0.964 ns) + CELL(0.602 ns) = 2.804 ns; Loc. = LCFF_X25_Y20_N11; Fanout = 4; REG Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[4]'
                Info: Total cell delay = 1.608 ns ( 57.35 % )
                Info: Total interconnect delay = 1.196 ns ( 42.65 % )
            Info: - Longest clock path from clock "clk27M" to source register is 2.804 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 4; CLK Node = 'clk27M'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G8; Fanout = 247; COMB Node = 'clk27M~clkctrl'
                Info: 3: + IC(0.964 ns) + CELL(0.602 ns) = 2.804 ns; Loc. = LCFF_X25_Y20_N23; Fanout = 3; REG Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]'
                Info: Total cell delay = 1.608 ns ( 57.35 % )
                Info: Total interconnect delay = 1.196 ns ( 42.65 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: - Micro setup delay of destination is -0.038 ns
    Info: - Longest register to register delay is 5.953 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y20_N23; Fanout = 3; REG Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[10]'
        Info: 2: + IC(1.405 ns) + CELL(0.177 ns) = 1.582 ns; Loc. = LCCOMB_X25_Y23_N6; Fanout = 4; COMB Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_clk~2'
        Info: 3: + IC(1.069 ns) + CELL(0.545 ns) = 3.196 ns; Loc. = LCCOMB_X25_Y20_N30; Fanout = 3; COMB Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_clk~4'
        Info: 4: + IC(0.303 ns) + CELL(0.178 ns) = 3.677 ns; Loc. = LCCOMB_X25_Y20_N0; Fanout = 2; COMB Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|ps2_clk~5'
        Info: 5: + IC(0.537 ns) + CELL(0.491 ns) = 4.705 ns; Loc. = LCCOMB_X24_Y20_N2; Fanout = 12; COMB Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[11]~16'
        Info: 6: + IC(0.490 ns) + CELL(0.758 ns) = 5.953 ns; Loc. = LCFF_X25_Y20_N11; Fanout = 4; REG Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|count[4]'
        Info: Total cell delay = 2.149 ns ( 36.10 % )
        Info: Total interconnect delay = 3.804 ns ( 63.90 % )
Info: Minimum slack time is 770 ps for clock "display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" between source register "display_ctrl:display|vgacon:vga_controller|h_count[5]" and destination register "display_ctrl:display|vgacon:vga_controller|h_count_d[5]"
    Info: + Shortest register to register delay is 0.779 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y24_N25; Fanout = 9; REG Node = 'display_ctrl:display|vgacon:vga_controller|h_count[5]'
        Info: 2: + IC(0.366 ns) + CELL(0.413 ns) = 0.779 ns; Loc. = LCFF_X34_Y24_N3; Fanout = 2; REG Node = 'display_ctrl:display|vgacon:vga_controller|h_count_d[5]'
        Info: Total cell delay = 0.413 ns ( 53.02 % )
        Info: Total interconnect delay = 0.366 ns ( 46.98 % )
    Info: - Smallest register to register requirement is 0.009 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.443 ns
                Info: Clock period of Destination clock "display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.443 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.443 ns
                Info: Clock period of Source clock "display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" is 39.682 ns with  offset of -2.443 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" to destination register is 2.510 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.510 ns; Loc. = LCFF_X34_Y24_N3; Fanout = 2; REG Node = 'display_ctrl:display|vgacon:vga_controller|h_count_d[5]'
                Info: Total cell delay = 0.602 ns ( 23.98 % )
                Info: Total interconnect delay = 1.908 ns ( 76.02 % )
            Info: - Shortest clock path from clock "display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" to source register is 2.510 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
                Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.510 ns; Loc. = LCFF_X34_Y24_N25; Fanout = 9; REG Node = 'display_ctrl:display|vgacon:vga_controller|h_count[5]'
                Info: Total cell delay = 0.602 ns ( 23.98 % )
                Info: Total interconnect delay = 1.908 ns ( 76.02 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Info: Minimum slack time is -1.744 ns for clock "clk27M" between source register "kbdex_ctrl:kbd_ctrl|hdata[7]" and destination register "kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[7]"
    Info: + Shortest register to register delay is 0.622 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y21_N13; Fanout = 1; REG Node = 'kbdex_ctrl:kbd_ctrl|hdata[7]'
        Info: 2: + IC(0.348 ns) + CELL(0.178 ns) = 0.526 ns; Loc. = LCCOMB_X23_Y21_N0; Fanout = 1; COMB Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[7]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.622 ns; Loc. = LCFF_X23_Y21_N1; Fanout = 1; REG Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[7]'
        Info: Total cell delay = 0.274 ns ( 44.05 % )
        Info: Total interconnect delay = 0.348 ns ( 55.95 % )
    Info: - Smallest register to register requirement is 2.366 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "clk27M" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "clk27M" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 2.357 ns
            Info: + Longest clock path from clock "clk27M" to destination register is 5.169 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 4; CLK Node = 'clk27M'
                Info: 2: + IC(0.776 ns) + CELL(0.879 ns) = 2.661 ns; Loc. = LCFF_X23_Y23_N25; Fanout = 1; REG Node = 'kbdex_ctrl:kbd_ctrl|sigsend'
                Info: 3: + IC(0.934 ns) + CELL(0.000 ns) = 3.595 ns; Loc. = CLKCTRL_G9; Fanout = 3; COMB Node = 'kbdex_ctrl:kbd_ctrl|sigsend~clkctrl'
                Info: 4: + IC(0.972 ns) + CELL(0.602 ns) = 5.169 ns; Loc. = LCFF_X23_Y21_N1; Fanout = 1; REG Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|hdata[7]'
                Info: Total cell delay = 2.487 ns ( 48.11 % )
                Info: Total interconnect delay = 2.682 ns ( 51.89 % )
            Info: - Shortest clock path from clock "clk27M" to source register is 2.812 ns
                Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 4; CLK Node = 'clk27M'
                Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G8; Fanout = 247; COMB Node = 'clk27M~clkctrl'
                Info: 3: + IC(0.972 ns) + CELL(0.602 ns) = 2.812 ns; Loc. = LCFF_X23_Y21_N13; Fanout = 1; REG Node = 'kbdex_ctrl:kbd_ctrl|hdata[7]'
                Info: Total cell delay = 1.608 ns ( 57.18 % )
                Info: Total interconnect delay = 1.204 ns ( 42.82 % )
        Info: - Micro clock to output delay of source is 0.277 ns
        Info: + Micro hold delay of destination is 0.286 ns
Warning: Can't achieve minimum setup and hold requirement clk27M along 2 path(s). See Report window for details.
Info: tsu for register "kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[4]" (data pin = "PS2_CLK", clock pin = "clk27M") is 5.017 ns
    Info: + Longest pin to register delay is 7.876 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_H15; Fanout = 1; PIN Node = 'PS2_CLK'
        Info: 2: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = IOC_X44_Y27_N1; Fanout = 17; COMB Node = 'PS2_CLK~0'
        Info: 3: + IC(6.372 ns) + CELL(0.545 ns) = 7.780 ns; Loc. = LCCOMB_X22_Y17_N0; Fanout = 1; COMB Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|Add1~19'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.876 ns; Loc. = LCFF_X22_Y17_N1; Fanout = 2; REG Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[4]'
        Info: Total cell delay = 1.504 ns ( 19.10 % )
        Info: Total interconnect delay = 6.372 ns ( 80.90 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clk27M" to destination register is 2.821 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 4; CLK Node = 'clk27M'
        Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.238 ns; Loc. = CLKCTRL_G8; Fanout = 247; COMB Node = 'clk27M~clkctrl'
        Info: 3: + IC(0.981 ns) + CELL(0.602 ns) = 2.821 ns; Loc. = LCFF_X22_Y17_N1; Fanout = 2; REG Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|rcount[4]'
        Info: Total cell delay = 1.608 ns ( 57.00 % )
        Info: Total interconnect delay = 1.213 ns ( 43.00 % )
Info: tco from clock "clk27M" to destination pin "blue[0]" through memory "display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0" is 12.774 ns
    Info: + Offset between input clock "clk27M" and output clock "display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" is -2.443 ns
    Info: + Longest clock path from clock "display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0" to source memory is 2.570 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0'
        Info: 2: + IC(0.918 ns) + CELL(0.000 ns) = 0.918 ns; Loc. = CLKCTRL_G11; Fanout = 150; COMB Node = 'display_ctrl:display|vgacon:vga_controller|vga_pll:divider|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(0.905 ns) + CELL(0.747 ns) = 2.570 ns; Loc. = M4K_X17_Y21; Fanout = 1; MEM Node = 'display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0'
        Info: Total cell delay = 0.747 ns ( 29.07 % )
        Info: Total interconnect delay = 1.823 ns ( 70.93 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Longest memory to pin delay is 12.413 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y21; Fanout = 1; MEM Node = 'display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0~porta_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y21; Fanout = 1; MEM Node = 'display_ctrl:display|vgacon:vga_controller|dual_clock_ram:vgamem|altsyncram:ram_block_rtl_0|altsyncram_o9f1:auto_generated|altsyncram_rsi1:altsyncram1|ram_block2a0'
        Info: 3: + IC(2.583 ns) + CELL(0.178 ns) = 6.138 ns; Loc. = LCCOMB_X40_Y24_N2; Fanout = 1; COMB Node = 'display_ctrl:display|vgacon:vga_controller|blue[0]~1'
        Info: 4: + IC(0.294 ns) + CELL(0.521 ns) = 6.953 ns; Loc. = LCCOMB_X40_Y24_N4; Fanout = 4; COMB Node = 'display_ctrl:display|vgacon:vga_controller|blue[0]~2'
        Info: 5: + IC(2.454 ns) + CELL(3.006 ns) = 12.413 ns; Loc. = PIN_A9; Fanout = 0; PIN Node = 'blue[0]'
        Info: Total cell delay = 7.082 ns ( 57.05 % )
        Info: Total interconnect delay = 5.331 ns ( 42.95 % )
Info: th for register "kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[5]" (data pin = "PS2_DAT", clock pin = "clk27M") is -1.871 ns
    Info: + Longest clock path from clock "clk27M" to destination register is 5.177 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 4; CLK Node = 'clk27M'
        Info: 2: + IC(0.801 ns) + CELL(0.879 ns) = 2.686 ns; Loc. = LCFF_X24_Y24_N25; Fanout = 2; REG Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger'
        Info: 3: + IC(0.905 ns) + CELL(0.000 ns) = 3.591 ns; Loc. = CLKCTRL_G10; Fanout = 20; COMB Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sigtrigger~clkctrl'
        Info: 4: + IC(0.984 ns) + CELL(0.602 ns) = 5.177 ns; Loc. = LCFF_X24_Y23_N5; Fanout = 3; REG Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[5]'
        Info: Total cell delay = 2.487 ns ( 48.04 % )
        Info: Total interconnect delay = 2.690 ns ( 51.96 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.334 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_J14; Fanout = 1; PIN Node = 'PS2_DAT'
        Info: 2: + IC(0.000 ns) + CELL(0.853 ns) = 0.853 ns; Loc. = IOC_X42_Y27_N3; Fanout = 9; COMB Node = 'PS2_DAT~0'
        Info: 3: + IC(6.207 ns) + CELL(0.178 ns) = 7.238 ns; Loc. = LCCOMB_X24_Y23_N4; Fanout = 1; COMB Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[5]~5'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 7.334 ns; Loc. = LCFF_X24_Y23_N5; Fanout = 3; REG Node = 'kbdex_ctrl:kbd_ctrl|ps2_iobase:ps2_ctrl|sdata[5]'
        Info: Total cell delay = 1.127 ns ( 15.37 % )
        Info: Total interconnect delay = 6.207 ns ( 84.63 % )
Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details.
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Thu Jun 19 16:34:53 2014
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


