<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="5abab766aba0516daad8c91aeedbf1fd"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25173009"/>
        <Option Id="HW_ILA" value="system_i/ila_0"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="system_i/v_axi4s_vid_out_0_vid_vsync"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="5abab766aba0516daad8c91aeedbf1fd"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25173009"/>
        <Option Id="HW_ILA" value="system_i/ila_0"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="system_i/v_axi4s_vid_out_0_vid_hsync"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="5abab766aba0516daad8c91aeedbf1fd"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25173009"/>
        <Option Id="HW_ILA" value="system_i/ila_0"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="24"/>
      </probeOptions>
      <nets>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[23]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[22]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[21]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[20]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[19]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[18]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[17]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[16]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[15]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[14]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[13]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[12]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[11]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[10]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[9]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[8]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[7]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[6]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[5]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[4]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[3]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[2]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[1]"/>
        <net name="system_i/v_axi4s_vid_out_0_vid_data[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="5abab766aba0516daad8c91aeedbf1fd"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25173009"/>
        <Option Id="HW_ILA" value="system_i/ila_0"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="system_i/mux_0_vga_r_o[3]"/>
        <net name="system_i/mux_0_vga_r_o[2]"/>
        <net name="system_i/mux_0_vga_r_o[1]"/>
        <net name="system_i/mux_0_vga_r_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="5abab766aba0516daad8c91aeedbf1fd"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25173009"/>
        <Option Id="HW_ILA" value="system_i/ila_0"/>
        <Option Id="PROBE_PORT" value="4"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="system_i/mux_0_vga_g_o[3]"/>
        <net name="system_i/mux_0_vga_g_o[2]"/>
        <net name="system_i/mux_0_vga_g_o[1]"/>
        <net name="system_i/mux_0_vga_g_o[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="5abab766aba0516daad8c91aeedbf1fd"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value="25173009"/>
        <Option Id="HW_ILA" value="system_i/ila_0"/>
        <Option Id="PROBE_PORT" value="5"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="4"/>
      </probeOptions>
      <nets>
        <net name="system_i/mux_0_vga_b_o[3]"/>
        <net name="system_i/mux_0_vga_b_o[2]"/>
        <net name="system_i/mux_0_vga_b_o[1]"/>
        <net name="system_i/mux_0_vga_b_o[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
