{"top":"global.camera_pipeline",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U5":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U6":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U7":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U2":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U4":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U2.out","add_all__U5.in0"],
          ["mul_d1__U3.out","add_all__U5.in1"],
          ["add_all__U6.in0","add_all__U5.out"],
          ["mul_d2__U4.out","add_all__U6.in1"],
          ["add_all__U7.in0","add_all__U6.out"],
          ["const_term.out","add_all__U7.in1"],
          ["self.out","add_all__U7.out"],
          ["mul_d0__U2.in0","coeff_0.out"],
          ["mul_d1__U3.in0","coeff_1.out"],
          ["mul_d2__U4.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U2.in1"],
          ["self.d.1","mul_d1__U3.in1"],
          ["self.d.2","mul_d2__U4.in1"]
        ]
      },
      "aff__U106":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U112":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U113":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U114":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d97"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h7af8"]}
          },
          "mul_d0__U107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U108":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U109":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U110":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U107.out","add_all__U111.in0"],
          ["mul_d1__U108.out","add_all__U111.in1"],
          ["add_all__U112.in0","add_all__U111.out"],
          ["mul_d2__U109.out","add_all__U112.in1"],
          ["add_all__U113.in0","add_all__U112.out"],
          ["mul_d3__U110.out","add_all__U113.in1"],
          ["add_all__U114.in0","add_all__U113.out"],
          ["const_term.out","add_all__U114.in1"],
          ["self.out","add_all__U114.out"],
          ["mul_d0__U107.in0","coeff_0.out"],
          ["mul_d1__U108.in0","coeff_1.out"],
          ["mul_d2__U109.in0","coeff_2.out"],
          ["mul_d3__U110.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U107.in1"],
          ["self.d.1","mul_d1__U108.in1"],
          ["self.d.2","mul_d2__U109.in1"],
          ["self.d.3","mul_d3__U110.in1"]
        ]
      },
      "aff__U134":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U139":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U140":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U141":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U142":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d97"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hc9d0"]}
          },
          "mul_d0__U135":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U136":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U137":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U138":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U135.out","add_all__U139.in0"],
          ["mul_d1__U136.out","add_all__U139.in1"],
          ["add_all__U140.in0","add_all__U139.out"],
          ["mul_d2__U137.out","add_all__U140.in1"],
          ["add_all__U141.in0","add_all__U140.out"],
          ["mul_d3__U138.out","add_all__U141.in1"],
          ["add_all__U142.in0","add_all__U141.out"],
          ["const_term.out","add_all__U142.in1"],
          ["self.out","add_all__U142.out"],
          ["mul_d0__U135.in0","coeff_0.out"],
          ["mul_d1__U136.in0","coeff_1.out"],
          ["mul_d2__U137.in0","coeff_2.out"],
          ["mul_d3__U138.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U135.in1"],
          ["self.d.1","mul_d1__U136.in1"],
          ["self.d.2","mul_d2__U137.in1"],
          ["self.d.3","mul_d3__U138.in1"]
        ]
      },
      "aff__U162":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U167":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U168":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U169":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U170":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d97"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h18a8"]}
          },
          "mul_d0__U163":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U164":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U165":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U166":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U163.out","add_all__U167.in0"],
          ["mul_d1__U164.out","add_all__U167.in1"],
          ["add_all__U168.in0","add_all__U167.out"],
          ["mul_d2__U165.out","add_all__U168.in1"],
          ["add_all__U169.in0","add_all__U168.out"],
          ["mul_d3__U166.out","add_all__U169.in1"],
          ["add_all__U170.in0","add_all__U169.out"],
          ["const_term.out","add_all__U170.in1"],
          ["self.out","add_all__U170.out"],
          ["mul_d0__U163.in0","coeff_0.out"],
          ["mul_d1__U164.in0","coeff_1.out"],
          ["mul_d2__U165.in0","coeff_2.out"],
          ["mul_d3__U166.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U163.in1"],
          ["self.d.1","mul_d1__U164.in1"],
          ["self.d.2","mul_d2__U165.in1"],
          ["self.d.3","mul_d3__U166.in1"]
        ]
      },
      "aff__U189":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U194":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U195":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U196":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U197":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U190":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U191":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U192":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U193":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U190.out","add_all__U194.in0"],
          ["mul_d1__U191.out","add_all__U194.in1"],
          ["add_all__U195.in0","add_all__U194.out"],
          ["mul_d2__U192.out","add_all__U195.in1"],
          ["add_all__U196.in0","add_all__U195.out"],
          ["mul_d3__U193.out","add_all__U196.in1"],
          ["add_all__U197.in0","add_all__U196.out"],
          ["const_term.out","add_all__U197.in1"],
          ["self.out","add_all__U197.out"],
          ["mul_d0__U190.in0","coeff_0.out"],
          ["mul_d1__U191.in0","coeff_1.out"],
          ["mul_d2__U192.in0","coeff_2.out"],
          ["mul_d3__U193.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U190.in1"],
          ["self.d.1","mul_d1__U191.in1"],
          ["self.d.2","mul_d2__U192.in1"],
          ["self.d.3","mul_d3__U193.in1"]
        ]
      },
      "aff__U198":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U203":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U204":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U205":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U206":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U200":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U201":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U202":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U199.out","add_all__U203.in0"],
          ["mul_d1__U200.out","add_all__U203.in1"],
          ["add_all__U204.in0","add_all__U203.out"],
          ["mul_d2__U201.out","add_all__U204.in1"],
          ["add_all__U205.in0","add_all__U204.out"],
          ["mul_d3__U202.out","add_all__U205.in1"],
          ["add_all__U206.in0","add_all__U205.out"],
          ["const_term.out","add_all__U206.in1"],
          ["self.out","add_all__U206.out"],
          ["mul_d0__U199.in0","coeff_0.out"],
          ["mul_d1__U200.in0","coeff_1.out"],
          ["mul_d2__U201.in0","coeff_2.out"],
          ["mul_d3__U202.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U199.in1"],
          ["self.d.1","mul_d1__U200.in1"],
          ["self.d.2","mul_d2__U201.in1"],
          ["self.d.3","mul_d3__U202.in1"]
        ]
      },
      "aff__U207":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U212":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U213":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U214":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U215":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U208":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U209":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U210":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U211":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U208.out","add_all__U212.in0"],
          ["mul_d1__U209.out","add_all__U212.in1"],
          ["add_all__U213.in0","add_all__U212.out"],
          ["mul_d2__U210.out","add_all__U213.in1"],
          ["add_all__U214.in0","add_all__U213.out"],
          ["mul_d3__U211.out","add_all__U214.in1"],
          ["add_all__U215.in0","add_all__U214.out"],
          ["const_term.out","add_all__U215.in1"],
          ["self.out","add_all__U215.out"],
          ["mul_d0__U208.in0","coeff_0.out"],
          ["mul_d1__U209.in0","coeff_1.out"],
          ["mul_d2__U210.in0","coeff_2.out"],
          ["mul_d3__U211.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U208.in1"],
          ["self.d.1","mul_d1__U209.in1"],
          ["self.d.2","mul_d2__U210.in1"],
          ["self.d.3","mul_d3__U211.in1"]
        ]
      },
      "aff__U216":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U221":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U222":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U223":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U224":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U217":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U218":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U219":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U220":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U217.out","add_all__U221.in0"],
          ["mul_d1__U218.out","add_all__U221.in1"],
          ["add_all__U222.in0","add_all__U221.out"],
          ["mul_d2__U219.out","add_all__U222.in1"],
          ["add_all__U223.in0","add_all__U222.out"],
          ["mul_d3__U220.out","add_all__U223.in1"],
          ["add_all__U224.in0","add_all__U223.out"],
          ["const_term.out","add_all__U224.in1"],
          ["self.out","add_all__U224.out"],
          ["mul_d0__U217.in0","coeff_0.out"],
          ["mul_d1__U218.in0","coeff_1.out"],
          ["mul_d2__U219.in0","coeff_2.out"],
          ["mul_d3__U220.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U217.in1"],
          ["self.d.1","mul_d1__U218.in1"],
          ["self.d.2","mul_d2__U219.in1"],
          ["self.d.3","mul_d3__U220.in1"]
        ]
      },
      "aff__U22":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U26":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U27":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U28":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1000"]}
          },
          "mul_d0__U23":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U24":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U25":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U23.out","add_all__U26.in0"],
          ["mul_d1__U24.out","add_all__U26.in1"],
          ["add_all__U27.in0","add_all__U26.out"],
          ["mul_d2__U25.out","add_all__U27.in1"],
          ["add_all__U28.in0","add_all__U27.out"],
          ["const_term.out","add_all__U28.in1"],
          ["self.out","add_all__U28.out"],
          ["mul_d0__U23.in0","coeff_0.out"],
          ["mul_d1__U24.in0","coeff_1.out"],
          ["mul_d2__U25.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U23.in1"],
          ["self.d.1","mul_d1__U24.in1"],
          ["self.d.2","mul_d2__U25.in1"]
        ]
      },
      "aff__U225":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U230":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U231":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U232":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U233":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U226":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U227":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U229":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U226.out","add_all__U230.in0"],
          ["mul_d1__U227.out","add_all__U230.in1"],
          ["add_all__U231.in0","add_all__U230.out"],
          ["mul_d2__U228.out","add_all__U231.in1"],
          ["add_all__U232.in0","add_all__U231.out"],
          ["mul_d3__U229.out","add_all__U232.in1"],
          ["add_all__U233.in0","add_all__U232.out"],
          ["const_term.out","add_all__U233.in1"],
          ["self.out","add_all__U233.out"],
          ["mul_d0__U226.in0","coeff_0.out"],
          ["mul_d1__U227.in0","coeff_1.out"],
          ["mul_d2__U228.in0","coeff_2.out"],
          ["mul_d3__U229.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U226.in1"],
          ["self.d.1","mul_d1__U227.in1"],
          ["self.d.2","mul_d2__U228.in1"],
          ["self.d.3","mul_d3__U229.in1"]
        ]
      },
      "aff__U234":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U238":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U239":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U240":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U235":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U236":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U235.out","add_all__U238.in0"],
          ["mul_d1__U236.out","add_all__U238.in1"],
          ["add_all__U239.in0","add_all__U238.out"],
          ["mul_d2__U237.out","add_all__U239.in1"],
          ["add_all__U240.in0","add_all__U239.out"],
          ["const_term.out","add_all__U240.in1"],
          ["self.out","add_all__U240.out"],
          ["mul_d0__U235.in0","coeff_0.out"],
          ["mul_d1__U236.in0","coeff_1.out"],
          ["mul_d2__U237.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U235.in1"],
          ["self.d.1","mul_d1__U236.in1"],
          ["self.d.2","mul_d2__U237.in1"]
        ]
      },
      "aff__U241":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U246":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U247":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U248":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U249":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1a48"]}
          },
          "mul_d0__U242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U243":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U244":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U245":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U242.out","add_all__U246.in0"],
          ["mul_d1__U243.out","add_all__U246.in1"],
          ["add_all__U247.in0","add_all__U246.out"],
          ["mul_d2__U244.out","add_all__U247.in1"],
          ["add_all__U248.in0","add_all__U247.out"],
          ["mul_d3__U245.out","add_all__U248.in1"],
          ["add_all__U249.in0","add_all__U248.out"],
          ["const_term.out","add_all__U249.in1"],
          ["self.out","add_all__U249.out"],
          ["mul_d0__U242.in0","coeff_0.out"],
          ["mul_d1__U243.in0","coeff_1.out"],
          ["mul_d2__U244.in0","coeff_2.out"],
          ["mul_d3__U245.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U242.in1"],
          ["self.d.1","mul_d1__U243.in1"],
          ["self.d.2","mul_d2__U244.in1"],
          ["self.d.3","mul_d3__U245.in1"]
        ]
      },
      "aff__U250":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U254":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U255":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U256":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h1a48"]}
          },
          "mul_d0__U251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U252":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U253":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U251.out","add_all__U254.in0"],
          ["mul_d1__U252.out","add_all__U254.in1"],
          ["add_all__U255.in0","add_all__U254.out"],
          ["mul_d2__U253.out","add_all__U255.in1"],
          ["add_all__U256.in0","add_all__U255.out"],
          ["const_term.out","add_all__U256.in1"],
          ["self.out","add_all__U256.out"],
          ["mul_d0__U251.in0","coeff_0.out"],
          ["mul_d1__U252.in0","coeff_1.out"],
          ["mul_d2__U253.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U251.in1"],
          ["self.d.1","mul_d1__U252.in1"],
          ["self.d.2","mul_d2__U253.in1"]
        ]
      },
      "aff__U257":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U262":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U263":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U264":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U265":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "mul_d0__U258":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U259":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U260":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d3__U261":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U258.out","add_all__U262.in0"],
          ["mul_d1__U259.out","add_all__U262.in1"],
          ["add_all__U263.in0","add_all__U262.out"],
          ["mul_d2__U260.out","add_all__U263.in1"],
          ["add_all__U264.in0","add_all__U263.out"],
          ["mul_d3__U261.out","add_all__U264.in1"],
          ["add_all__U265.in0","add_all__U264.out"],
          ["const_term.out","add_all__U265.in1"],
          ["self.out","add_all__U265.out"],
          ["mul_d0__U258.in0","coeff_0.out"],
          ["mul_d1__U259.in0","coeff_1.out"],
          ["mul_d2__U260.in0","coeff_2.out"],
          ["mul_d3__U261.in0","coeff_3.out"],
          ["self.d.0","mul_d0__U258.in1"],
          ["self.d.1","mul_d1__U259.in1"],
          ["self.d.2","mul_d2__U260.in1"],
          ["self.d.3","mul_d3__U261.in1"]
        ]
      },
      "aff__U266":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U270":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U271":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U272":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0d24"]}
          },
          "mul_d0__U267":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U268":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U269":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U267.out","add_all__U270.in0"],
          ["mul_d1__U268.out","add_all__U270.in1"],
          ["add_all__U271.in0","add_all__U270.out"],
          ["mul_d2__U269.out","add_all__U271.in1"],
          ["add_all__U272.in0","add_all__U271.out"],
          ["const_term.out","add_all__U272.in1"],
          ["self.out","add_all__U272.out"],
          ["mul_d0__U267.in0","coeff_0.out"],
          ["mul_d1__U268.in0","coeff_1.out"],
          ["mul_d2__U269.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U267.in1"],
          ["self.d.1","mul_d1__U268.in1"],
          ["self.d.2","mul_d2__U269.in1"]
        ]
      },
      "aff__U273":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U277":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U278":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U279":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U274":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U275":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U276":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U274.out","add_all__U277.in0"],
          ["mul_d1__U275.out","add_all__U277.in1"],
          ["add_all__U278.in0","add_all__U277.out"],
          ["mul_d2__U276.out","add_all__U278.in1"],
          ["add_all__U279.in0","add_all__U278.out"],
          ["const_term.out","add_all__U279.in1"],
          ["self.out","add_all__U279.out"],
          ["mul_d0__U274.in0","coeff_0.out"],
          ["mul_d1__U275.in0","coeff_1.out"],
          ["mul_d2__U276.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U274.in1"],
          ["self.d.1","mul_d1__U275.in1"],
          ["self.d.2","mul_d2__U276.in1"]
        ]
      },
      "aff__U280":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U284":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U285":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U286":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U281":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U283":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U281.out","add_all__U284.in0"],
          ["mul_d1__U282.out","add_all__U284.in1"],
          ["add_all__U285.in0","add_all__U284.out"],
          ["mul_d2__U283.out","add_all__U285.in1"],
          ["add_all__U286.in0","add_all__U285.out"],
          ["const_term.out","add_all__U286.in1"],
          ["self.out","add_all__U286.out"],
          ["mul_d0__U281.in0","coeff_0.out"],
          ["mul_d1__U282.in0","coeff_1.out"],
          ["mul_d2__U283.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U281.in1"],
          ["self.d.1","mul_d1__U282.in1"],
          ["self.d.2","mul_d2__U283.in1"]
        ]
      },
      "aff__U287":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U291":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U292":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U293":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U288.out","add_all__U291.in0"],
          ["mul_d1__U289.out","add_all__U291.in1"],
          ["add_all__U292.in0","add_all__U291.out"],
          ["mul_d2__U290.out","add_all__U292.in1"],
          ["add_all__U293.in0","add_all__U292.out"],
          ["const_term.out","add_all__U293.in1"],
          ["self.out","add_all__U293.out"],
          ["mul_d0__U288.in0","coeff_0.out"],
          ["mul_d1__U289.in0","coeff_1.out"],
          ["mul_d2__U290.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U288.in1"],
          ["self.d.1","mul_d1__U289.in1"],
          ["self.d.2","mul_d2__U290.in1"]
        ]
      },
      "aff__U294":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U295":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U296":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U297":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U295.out","add_all__U298.in0"],
          ["mul_d1__U296.out","add_all__U298.in1"],
          ["add_all__U299.in0","add_all__U298.out"],
          ["mul_d2__U297.out","add_all__U299.in1"],
          ["add_all__U300.in0","add_all__U299.out"],
          ["const_term.out","add_all__U300.in1"],
          ["self.out","add_all__U300.out"],
          ["mul_d0__U295.in0","coeff_0.out"],
          ["mul_d1__U296.in0","coeff_1.out"],
          ["mul_d2__U297.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U295.in1"],
          ["self.d.1","mul_d1__U296.in1"],
          ["self.d.2","mul_d2__U297.in1"]
        ]
      },
      "aff__U301":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U305":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U306":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U307":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "mul_d0__U302":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U303":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U304":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U302.out","add_all__U305.in0"],
          ["mul_d1__U303.out","add_all__U305.in1"],
          ["add_all__U306.in0","add_all__U305.out"],
          ["mul_d2__U304.out","add_all__U306.in1"],
          ["add_all__U307.in0","add_all__U306.out"],
          ["const_term.out","add_all__U307.in1"],
          ["self.out","add_all__U307.out"],
          ["mul_d0__U302.in0","coeff_0.out"],
          ["mul_d1__U303.in0","coeff_1.out"],
          ["mul_d2__U304.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U302.in1"],
          ["self.d.1","mul_d1__U303.in1"],
          ["self.d.2","mul_d2__U304.in1"]
        ]
      },
      "aff__U308":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U312":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U313":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U314":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U309":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U310":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U311":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U309.out","add_all__U312.in0"],
          ["mul_d1__U310.out","add_all__U312.in1"],
          ["add_all__U313.in0","add_all__U312.out"],
          ["mul_d2__U311.out","add_all__U313.in1"],
          ["add_all__U314.in0","add_all__U313.out"],
          ["const_term.out","add_all__U314.in1"],
          ["self.out","add_all__U314.out"],
          ["mul_d0__U309.in0","coeff_0.out"],
          ["mul_d1__U310.in0","coeff_1.out"],
          ["mul_d2__U311.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U309.in1"],
          ["self.d.1","mul_d1__U310.in1"],
          ["self.d.2","mul_d2__U311.in1"]
        ]
      },
      "aff__U315":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U319":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U320":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U321":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "mul_d0__U316":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U317":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U318":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U316.out","add_all__U319.in0"],
          ["mul_d1__U317.out","add_all__U319.in1"],
          ["add_all__U320.in0","add_all__U319.out"],
          ["mul_d2__U318.out","add_all__U320.in1"],
          ["add_all__U321.in0","add_all__U320.out"],
          ["const_term.out","add_all__U321.in1"],
          ["self.out","add_all__U321.out"],
          ["mul_d0__U316.in0","coeff_0.out"],
          ["mul_d1__U317.in0","coeff_1.out"],
          ["mul_d2__U318.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U316.in1"],
          ["self.d.1","mul_d1__U317.in1"],
          ["self.d.2","mul_d2__U318.in1"]
        ]
      },
      "aff__U322":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U326":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U327":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U328":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U323":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U324":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U325":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U323.out","add_all__U326.in0"],
          ["mul_d1__U324.out","add_all__U326.in1"],
          ["add_all__U327.in0","add_all__U326.out"],
          ["mul_d2__U325.out","add_all__U327.in1"],
          ["add_all__U328.in0","add_all__U327.out"],
          ["const_term.out","add_all__U328.in1"],
          ["self.out","add_all__U328.out"],
          ["mul_d0__U323.in0","coeff_0.out"],
          ["mul_d1__U324.in0","coeff_1.out"],
          ["mul_d2__U325.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U323.in1"],
          ["self.d.1","mul_d1__U324.in1"],
          ["self.d.2","mul_d2__U325.in1"]
        ]
      },
      "aff__U329":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U333":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U334":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U335":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc5"]}
          },
          "mul_d0__U330":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U331":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U332":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U330.out","add_all__U333.in0"],
          ["mul_d1__U331.out","add_all__U333.in1"],
          ["add_all__U334.in0","add_all__U333.out"],
          ["mul_d2__U332.out","add_all__U334.in1"],
          ["add_all__U335.in0","add_all__U334.out"],
          ["const_term.out","add_all__U335.in1"],
          ["self.out","add_all__U335.out"],
          ["mul_d0__U330.in0","coeff_0.out"],
          ["mul_d1__U331.in0","coeff_1.out"],
          ["mul_d2__U332.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U330.in1"],
          ["self.d.1","mul_d1__U331.in1"],
          ["self.d.2","mul_d2__U332.in1"]
        ]
      },
      "aff__U336":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U340":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U341":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U342":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U337":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U338":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U339":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U337.out","add_all__U340.in0"],
          ["mul_d1__U338.out","add_all__U340.in1"],
          ["add_all__U341.in0","add_all__U340.out"],
          ["mul_d2__U339.out","add_all__U341.in1"],
          ["add_all__U342.in0","add_all__U341.out"],
          ["const_term.out","add_all__U342.in1"],
          ["self.out","add_all__U342.out"],
          ["mul_d0__U337.in0","coeff_0.out"],
          ["mul_d1__U338.in0","coeff_1.out"],
          ["mul_d2__U339.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U337.in1"],
          ["self.d.1","mul_d1__U338.in1"],
          ["self.d.2","mul_d2__U339.in1"]
        ]
      },
      "aff__U343":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U347":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U348":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U349":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc4"]}
          },
          "mul_d0__U344":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U345":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U346":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U344.out","add_all__U347.in0"],
          ["mul_d1__U345.out","add_all__U347.in1"],
          ["add_all__U348.in0","add_all__U347.out"],
          ["mul_d2__U346.out","add_all__U348.in1"],
          ["add_all__U349.in0","add_all__U348.out"],
          ["const_term.out","add_all__U349.in1"],
          ["self.out","add_all__U349.out"],
          ["mul_d0__U344.in0","coeff_0.out"],
          ["mul_d1__U345.in0","coeff_1.out"],
          ["mul_d2__U346.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U344.in1"],
          ["self.d.1","mul_d1__U345.in1"],
          ["self.d.2","mul_d2__U346.in1"]
        ]
      },
      "aff__U350":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U354":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U355":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U356":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U351":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U352":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U353":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U351.out","add_all__U354.in0"],
          ["mul_d1__U352.out","add_all__U354.in1"],
          ["add_all__U355.in0","add_all__U354.out"],
          ["mul_d2__U353.out","add_all__U355.in1"],
          ["add_all__U356.in0","add_all__U355.out"],
          ["const_term.out","add_all__U356.in1"],
          ["self.out","add_all__U356.out"],
          ["mul_d0__U351.in0","coeff_0.out"],
          ["mul_d1__U352.in0","coeff_1.out"],
          ["mul_d2__U353.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U351.in1"],
          ["self.d.1","mul_d1__U352.in1"],
          ["self.d.2","mul_d2__U353.in1"]
        ]
      },
      "aff__U357":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U361":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U362":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U363":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc3"]}
          },
          "mul_d0__U358":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U359":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U360":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U358.out","add_all__U361.in0"],
          ["mul_d1__U359.out","add_all__U361.in1"],
          ["add_all__U362.in0","add_all__U361.out"],
          ["mul_d2__U360.out","add_all__U362.in1"],
          ["add_all__U363.in0","add_all__U362.out"],
          ["const_term.out","add_all__U363.in1"],
          ["self.out","add_all__U363.out"],
          ["mul_d0__U358.in0","coeff_0.out"],
          ["mul_d1__U359.in0","coeff_1.out"],
          ["mul_d2__U360.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U358.in1"],
          ["self.d.1","mul_d1__U359.in1"],
          ["self.d.2","mul_d2__U360.in1"]
        ]
      },
      "aff__U364":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U368":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U369":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U370":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U365":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U366":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U367":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U365.out","add_all__U368.in0"],
          ["mul_d1__U366.out","add_all__U368.in1"],
          ["add_all__U369.in0","add_all__U368.out"],
          ["mul_d2__U367.out","add_all__U369.in1"],
          ["add_all__U370.in0","add_all__U369.out"],
          ["const_term.out","add_all__U370.in1"],
          ["self.out","add_all__U370.out"],
          ["mul_d0__U365.in0","coeff_0.out"],
          ["mul_d1__U366.in0","coeff_1.out"],
          ["mul_d2__U367.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U365.in1"],
          ["self.d.1","mul_d1__U366.in1"],
          ["self.d.2","mul_d2__U367.in1"]
        ]
      },
      "aff__U371":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U375":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U376":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U377":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "mul_d0__U372":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U373":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U374":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U372.out","add_all__U375.in0"],
          ["mul_d1__U373.out","add_all__U375.in1"],
          ["add_all__U376.in0","add_all__U375.out"],
          ["mul_d2__U374.out","add_all__U376.in1"],
          ["add_all__U377.in0","add_all__U376.out"],
          ["const_term.out","add_all__U377.in1"],
          ["self.out","add_all__U377.out"],
          ["mul_d0__U372.in0","coeff_0.out"],
          ["mul_d1__U373.in0","coeff_1.out"],
          ["mul_d2__U374.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U372.in1"],
          ["self.d.1","mul_d1__U373.in1"],
          ["self.d.2","mul_d2__U374.in1"]
        ]
      },
      "aff__U378":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U382":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U383":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U384":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U379":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U380":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U381":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U379.out","add_all__U382.in0"],
          ["mul_d1__U380.out","add_all__U382.in1"],
          ["add_all__U383.in0","add_all__U382.out"],
          ["mul_d2__U381.out","add_all__U383.in1"],
          ["add_all__U384.in0","add_all__U383.out"],
          ["const_term.out","add_all__U384.in1"],
          ["self.out","add_all__U384.out"],
          ["mul_d0__U379.in0","coeff_0.out"],
          ["mul_d1__U380.in0","coeff_1.out"],
          ["mul_d2__U381.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U379.in1"],
          ["self.d.1","mul_d1__U380.in1"],
          ["self.d.2","mul_d2__U381.in1"]
        ]
      },
      "aff__U385":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U389":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U390":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U391":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "mul_d0__U386":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U387":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U388":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U386.out","add_all__U389.in0"],
          ["mul_d1__U387.out","add_all__U389.in1"],
          ["add_all__U390.in0","add_all__U389.out"],
          ["mul_d2__U388.out","add_all__U390.in1"],
          ["add_all__U391.in0","add_all__U390.out"],
          ["const_term.out","add_all__U391.in1"],
          ["self.out","add_all__U391.out"],
          ["mul_d0__U386.in0","coeff_0.out"],
          ["mul_d1__U387.in0","coeff_1.out"],
          ["mul_d2__U388.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U386.in1"],
          ["self.d.1","mul_d1__U387.in1"],
          ["self.d.2","mul_d2__U388.in1"]
        ]
      },
      "aff__U392":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U396":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U397":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U398":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U393":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U394":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U395":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U393.out","add_all__U396.in0"],
          ["mul_d1__U394.out","add_all__U396.in1"],
          ["add_all__U397.in0","add_all__U396.out"],
          ["mul_d2__U395.out","add_all__U397.in1"],
          ["add_all__U398.in0","add_all__U397.out"],
          ["const_term.out","add_all__U398.in1"],
          ["self.out","add_all__U398.out"],
          ["mul_d0__U393.in0","coeff_0.out"],
          ["mul_d1__U394.in0","coeff_1.out"],
          ["mul_d2__U395.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U393.in1"],
          ["self.d.1","mul_d1__U394.in1"],
          ["self.d.2","mul_d2__U395.in1"]
        ]
      },
      "aff__U399":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U403":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U404":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U405":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U400":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U401":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U402":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U400.out","add_all__U403.in0"],
          ["mul_d1__U401.out","add_all__U403.in1"],
          ["add_all__U404.in0","add_all__U403.out"],
          ["mul_d2__U402.out","add_all__U404.in1"],
          ["add_all__U405.in0","add_all__U404.out"],
          ["const_term.out","add_all__U405.in1"],
          ["self.out","add_all__U405.out"],
          ["mul_d0__U400.in0","coeff_0.out"],
          ["mul_d1__U401.in0","coeff_1.out"],
          ["mul_d2__U402.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U400.in1"],
          ["self.d.1","mul_d1__U401.in1"],
          ["self.d.2","mul_d2__U402.in1"]
        ]
      },
      "aff__U406":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U410":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U411":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U412":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U407":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U408":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U409":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U407.out","add_all__U410.in0"],
          ["mul_d1__U408.out","add_all__U410.in1"],
          ["add_all__U411.in0","add_all__U410.out"],
          ["mul_d2__U409.out","add_all__U411.in1"],
          ["add_all__U412.in0","add_all__U411.out"],
          ["const_term.out","add_all__U412.in1"],
          ["self.out","add_all__U412.out"],
          ["mul_d0__U407.in0","coeff_0.out"],
          ["mul_d1__U408.in0","coeff_1.out"],
          ["mul_d2__U409.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U407.in1"],
          ["self.d.1","mul_d1__U408.in1"],
          ["self.d.2","mul_d2__U409.in1"]
        ]
      },
      "aff__U413":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U417":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U418":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U419":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc4"]}
          },
          "mul_d0__U414":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U415":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U416":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U414.out","add_all__U417.in0"],
          ["mul_d1__U415.out","add_all__U417.in1"],
          ["add_all__U418.in0","add_all__U417.out"],
          ["mul_d2__U416.out","add_all__U418.in1"],
          ["add_all__U419.in0","add_all__U418.out"],
          ["const_term.out","add_all__U419.in1"],
          ["self.out","add_all__U419.out"],
          ["mul_d0__U414.in0","coeff_0.out"],
          ["mul_d1__U415.in0","coeff_1.out"],
          ["mul_d2__U416.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U414.in1"],
          ["self.d.1","mul_d1__U415.in1"],
          ["self.d.2","mul_d2__U416.in1"]
        ]
      },
      "aff__U420":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U424":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U425":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U426":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U421":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U422":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U423":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U421.out","add_all__U424.in0"],
          ["mul_d1__U422.out","add_all__U424.in1"],
          ["add_all__U425.in0","add_all__U424.out"],
          ["mul_d2__U423.out","add_all__U425.in1"],
          ["add_all__U426.in0","add_all__U425.out"],
          ["const_term.out","add_all__U426.in1"],
          ["self.out","add_all__U426.out"],
          ["mul_d0__U421.in0","coeff_0.out"],
          ["mul_d1__U422.in0","coeff_1.out"],
          ["mul_d2__U423.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U421.in1"],
          ["self.d.1","mul_d1__U422.in1"],
          ["self.d.2","mul_d2__U423.in1"]
        ]
      },
      "aff__U427":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U431":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U432":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U433":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U428":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U429":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U430":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U428.out","add_all__U431.in0"],
          ["mul_d1__U429.out","add_all__U431.in1"],
          ["add_all__U432.in0","add_all__U431.out"],
          ["mul_d2__U430.out","add_all__U432.in1"],
          ["add_all__U433.in0","add_all__U432.out"],
          ["const_term.out","add_all__U433.in1"],
          ["self.out","add_all__U433.out"],
          ["mul_d0__U428.in0","coeff_0.out"],
          ["mul_d1__U429.in0","coeff_1.out"],
          ["mul_d2__U430.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U428.in1"],
          ["self.d.1","mul_d1__U429.in1"],
          ["self.d.2","mul_d2__U430.in1"]
        ]
      },
      "aff__U43":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U47":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U48":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U49":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h2c20"]}
          },
          "mul_d0__U44":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U45":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U46":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U44.out","add_all__U47.in0"],
          ["mul_d1__U45.out","add_all__U47.in1"],
          ["add_all__U48.in0","add_all__U47.out"],
          ["mul_d2__U46.out","add_all__U48.in1"],
          ["add_all__U49.in0","add_all__U48.out"],
          ["const_term.out","add_all__U49.in1"],
          ["self.out","add_all__U49.out"],
          ["mul_d0__U44.in0","coeff_0.out"],
          ["mul_d1__U45.in0","coeff_1.out"],
          ["mul_d2__U46.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U44.in1"],
          ["self.d.1","mul_d1__U45.in1"],
          ["self.d.2","mul_d2__U46.in1"]
        ]
      },
      "aff__U434":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U438":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U439":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U440":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U435":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U436":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U437":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U435.out","add_all__U438.in0"],
          ["mul_d1__U436.out","add_all__U438.in1"],
          ["add_all__U439.in0","add_all__U438.out"],
          ["mul_d2__U437.out","add_all__U439.in1"],
          ["add_all__U440.in0","add_all__U439.out"],
          ["const_term.out","add_all__U440.in1"],
          ["self.out","add_all__U440.out"],
          ["mul_d0__U435.in0","coeff_0.out"],
          ["mul_d1__U436.in0","coeff_1.out"],
          ["mul_d2__U437.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U435.in1"],
          ["self.d.1","mul_d1__U436.in1"],
          ["self.d.2","mul_d2__U437.in1"]
        ]
      },
      "aff__U441":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U445":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U446":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U447":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U442":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U443":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U444":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U442.out","add_all__U445.in0"],
          ["mul_d1__U443.out","add_all__U445.in1"],
          ["add_all__U446.in0","add_all__U445.out"],
          ["mul_d2__U444.out","add_all__U446.in1"],
          ["add_all__U447.in0","add_all__U446.out"],
          ["const_term.out","add_all__U447.in1"],
          ["self.out","add_all__U447.out"],
          ["mul_d0__U442.in0","coeff_0.out"],
          ["mul_d1__U443.in0","coeff_1.out"],
          ["mul_d2__U444.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U442.in1"],
          ["self.d.1","mul_d1__U443.in1"],
          ["self.d.2","mul_d2__U444.in1"]
        ]
      },
      "aff__U448":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U452":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U453":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U454":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U449":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U450":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U451":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U449.out","add_all__U452.in0"],
          ["mul_d1__U450.out","add_all__U452.in1"],
          ["add_all__U453.in0","add_all__U452.out"],
          ["mul_d2__U451.out","add_all__U453.in1"],
          ["add_all__U454.in0","add_all__U453.out"],
          ["const_term.out","add_all__U454.in1"],
          ["self.out","add_all__U454.out"],
          ["mul_d0__U449.in0","coeff_0.out"],
          ["mul_d1__U450.in0","coeff_1.out"],
          ["mul_d2__U451.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U449.in1"],
          ["self.d.1","mul_d1__U450.in1"],
          ["self.d.2","mul_d2__U451.in1"]
        ]
      },
      "aff__U455":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U459":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U460":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U461":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "mul_d0__U456":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U457":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U458":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U456.out","add_all__U459.in0"],
          ["mul_d1__U457.out","add_all__U459.in1"],
          ["add_all__U460.in0","add_all__U459.out"],
          ["mul_d2__U458.out","add_all__U460.in1"],
          ["add_all__U461.in0","add_all__U460.out"],
          ["const_term.out","add_all__U461.in1"],
          ["self.out","add_all__U461.out"],
          ["mul_d0__U456.in0","coeff_0.out"],
          ["mul_d1__U457.in0","coeff_1.out"],
          ["mul_d2__U458.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U456.in1"],
          ["self.d.1","mul_d1__U457.in1"],
          ["self.d.2","mul_d2__U458.in1"]
        ]
      },
      "aff__U462":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U466":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U467":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U468":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U463":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U464":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U465":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U463.out","add_all__U466.in0"],
          ["mul_d1__U464.out","add_all__U466.in1"],
          ["add_all__U467.in0","add_all__U466.out"],
          ["mul_d2__U465.out","add_all__U467.in1"],
          ["add_all__U468.in0","add_all__U467.out"],
          ["const_term.out","add_all__U468.in1"],
          ["self.out","add_all__U468.out"],
          ["mul_d0__U463.in0","coeff_0.out"],
          ["mul_d1__U464.in0","coeff_1.out"],
          ["mul_d2__U465.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U463.in1"],
          ["self.d.1","mul_d1__U464.in1"],
          ["self.d.2","mul_d2__U465.in1"]
        ]
      },
      "aff__U469":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U473":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U474":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U475":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U470":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U471":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U472":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U470.out","add_all__U473.in0"],
          ["mul_d1__U471.out","add_all__U473.in1"],
          ["add_all__U474.in0","add_all__U473.out"],
          ["mul_d2__U472.out","add_all__U474.in1"],
          ["add_all__U475.in0","add_all__U474.out"],
          ["const_term.out","add_all__U475.in1"],
          ["self.out","add_all__U475.out"],
          ["mul_d0__U470.in0","coeff_0.out"],
          ["mul_d1__U471.in0","coeff_1.out"],
          ["mul_d2__U472.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U470.in1"],
          ["self.d.1","mul_d1__U471.in1"],
          ["self.d.2","mul_d2__U472.in1"]
        ]
      },
      "aff__U476":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U480":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U481":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U482":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U477":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U478":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U479":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U477.out","add_all__U480.in0"],
          ["mul_d1__U478.out","add_all__U480.in1"],
          ["add_all__U481.in0","add_all__U480.out"],
          ["mul_d2__U479.out","add_all__U481.in1"],
          ["add_all__U482.in0","add_all__U481.out"],
          ["const_term.out","add_all__U482.in1"],
          ["self.out","add_all__U482.out"],
          ["mul_d0__U477.in0","coeff_0.out"],
          ["mul_d1__U478.in0","coeff_1.out"],
          ["mul_d2__U479.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U477.in1"],
          ["self.d.1","mul_d1__U478.in1"],
          ["self.d.2","mul_d2__U479.in1"]
        ]
      },
      "aff__U483":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U487":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U489":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U484":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U485":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U486":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U484.out","add_all__U487.in0"],
          ["mul_d1__U485.out","add_all__U487.in1"],
          ["add_all__U488.in0","add_all__U487.out"],
          ["mul_d2__U486.out","add_all__U488.in1"],
          ["add_all__U489.in0","add_all__U488.out"],
          ["const_term.out","add_all__U489.in1"],
          ["self.out","add_all__U489.out"],
          ["mul_d0__U484.in0","coeff_0.out"],
          ["mul_d1__U485.in0","coeff_1.out"],
          ["mul_d2__U486.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U484.in1"],
          ["self.d.1","mul_d1__U485.in1"],
          ["self.d.2","mul_d2__U486.in1"]
        ]
      },
      "aff__U490":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U494":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U495":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U496":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U491":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U492":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U493":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U491.out","add_all__U494.in0"],
          ["mul_d1__U492.out","add_all__U494.in1"],
          ["add_all__U495.in0","add_all__U494.out"],
          ["mul_d2__U493.out","add_all__U495.in1"],
          ["add_all__U496.in0","add_all__U495.out"],
          ["const_term.out","add_all__U496.in1"],
          ["self.out","add_all__U496.out"],
          ["mul_d0__U491.in0","coeff_0.out"],
          ["mul_d1__U492.in0","coeff_1.out"],
          ["mul_d2__U493.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U491.in1"],
          ["self.d.1","mul_d1__U492.in1"],
          ["self.d.2","mul_d2__U493.in1"]
        ]
      },
      "aff__U497":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U501":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U502":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U503":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc4"]}
          },
          "mul_d0__U498":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U499":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U500":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U498.out","add_all__U501.in0"],
          ["mul_d1__U499.out","add_all__U501.in1"],
          ["add_all__U502.in0","add_all__U501.out"],
          ["mul_d2__U500.out","add_all__U502.in1"],
          ["add_all__U503.in0","add_all__U502.out"],
          ["const_term.out","add_all__U503.in1"],
          ["self.out","add_all__U503.out"],
          ["mul_d0__U498.in0","coeff_0.out"],
          ["mul_d1__U499.in0","coeff_1.out"],
          ["mul_d2__U500.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U498.in1"],
          ["self.d.1","mul_d1__U499.in1"],
          ["self.d.2","mul_d2__U500.in1"]
        ]
      },
      "aff__U504":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U508":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U509":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U510":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U505":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U506":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U507":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U505.out","add_all__U508.in0"],
          ["mul_d1__U506.out","add_all__U508.in1"],
          ["add_all__U509.in0","add_all__U508.out"],
          ["mul_d2__U507.out","add_all__U509.in1"],
          ["add_all__U510.in0","add_all__U509.out"],
          ["const_term.out","add_all__U510.in1"],
          ["self.out","add_all__U510.out"],
          ["mul_d0__U505.in0","coeff_0.out"],
          ["mul_d1__U506.in0","coeff_1.out"],
          ["mul_d2__U507.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U505.in1"],
          ["self.d.1","mul_d1__U506.in1"],
          ["self.d.2","mul_d2__U507.in1"]
        ]
      },
      "aff__U511":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U515":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U516":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U517":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "mul_d0__U512":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U513":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U514":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U512.out","add_all__U515.in0"],
          ["mul_d1__U513.out","add_all__U515.in1"],
          ["add_all__U516.in0","add_all__U515.out"],
          ["mul_d2__U514.out","add_all__U516.in1"],
          ["add_all__U517.in0","add_all__U516.out"],
          ["const_term.out","add_all__U517.in1"],
          ["self.out","add_all__U517.out"],
          ["mul_d0__U512.in0","coeff_0.out"],
          ["mul_d1__U513.in0","coeff_1.out"],
          ["mul_d2__U514.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U512.in1"],
          ["self.d.1","mul_d1__U513.in1"],
          ["self.d.2","mul_d2__U514.in1"]
        ]
      },
      "aff__U518":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U524":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U519":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U520":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U521":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U519.out","add_all__U522.in0"],
          ["mul_d1__U520.out","add_all__U522.in1"],
          ["add_all__U523.in0","add_all__U522.out"],
          ["mul_d2__U521.out","add_all__U523.in1"],
          ["add_all__U524.in0","add_all__U523.out"],
          ["const_term.out","add_all__U524.in1"],
          ["self.out","add_all__U524.out"],
          ["mul_d0__U519.in0","coeff_0.out"],
          ["mul_d1__U520.in0","coeff_1.out"],
          ["mul_d2__U521.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U519.in1"],
          ["self.d.1","mul_d1__U520.in1"],
          ["self.d.2","mul_d2__U521.in1"]
        ]
      },
      "aff__U525":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U529":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U530":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U531":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "mul_d0__U526":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U527":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U528":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U526.out","add_all__U529.in0"],
          ["mul_d1__U527.out","add_all__U529.in1"],
          ["add_all__U530.in0","add_all__U529.out"],
          ["mul_d2__U528.out","add_all__U530.in1"],
          ["add_all__U531.in0","add_all__U530.out"],
          ["const_term.out","add_all__U531.in1"],
          ["self.out","add_all__U531.out"],
          ["mul_d0__U526.in0","coeff_0.out"],
          ["mul_d1__U527.in0","coeff_1.out"],
          ["mul_d2__U528.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U526.in1"],
          ["self.d.1","mul_d1__U527.in1"],
          ["self.d.2","mul_d2__U528.in1"]
        ]
      },
      "aff__U532":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U536":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U537":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U538":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U533":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U534":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U535":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U533.out","add_all__U536.in0"],
          ["mul_d1__U534.out","add_all__U536.in1"],
          ["add_all__U537.in0","add_all__U536.out"],
          ["mul_d2__U535.out","add_all__U537.in1"],
          ["add_all__U538.in0","add_all__U537.out"],
          ["const_term.out","add_all__U538.in1"],
          ["self.out","add_all__U538.out"],
          ["mul_d0__U533.in0","coeff_0.out"],
          ["mul_d1__U534.in0","coeff_1.out"],
          ["mul_d2__U535.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U533.in1"],
          ["self.d.1","mul_d1__U534.in1"],
          ["self.d.2","mul_d2__U535.in1"]
        ]
      },
      "aff__U539":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U543":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U544":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U545":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffc3"]}
          },
          "mul_d0__U540":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U541":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U542":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U540.out","add_all__U543.in0"],
          ["mul_d1__U541.out","add_all__U543.in1"],
          ["add_all__U544.in0","add_all__U543.out"],
          ["mul_d2__U542.out","add_all__U544.in1"],
          ["add_all__U545.in0","add_all__U544.out"],
          ["const_term.out","add_all__U545.in1"],
          ["self.out","add_all__U545.out"],
          ["mul_d0__U540.in0","coeff_0.out"],
          ["mul_d1__U541.in0","coeff_1.out"],
          ["mul_d2__U542.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U540.in1"],
          ["self.d.1","mul_d1__U541.in1"],
          ["self.d.2","mul_d2__U542.in1"]
        ]
      },
      "aff__U546":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U550":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U551":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U552":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U547":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U548":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U549":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U547.out","add_all__U550.in0"],
          ["mul_d1__U548.out","add_all__U550.in1"],
          ["add_all__U551.in0","add_all__U550.out"],
          ["mul_d2__U549.out","add_all__U551.in1"],
          ["add_all__U552.in0","add_all__U551.out"],
          ["const_term.out","add_all__U552.in1"],
          ["self.out","add_all__U552.out"],
          ["mul_d0__U547.in0","coeff_0.out"],
          ["mul_d1__U548.in0","coeff_1.out"],
          ["mul_d2__U549.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U547.in1"],
          ["self.d.1","mul_d1__U548.in1"],
          ["self.d.2","mul_d2__U549.in1"]
        ]
      },
      "aff__U553":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U557":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U558":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U559":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U554":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U555":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U556":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U554.out","add_all__U557.in0"],
          ["mul_d1__U555.out","add_all__U557.in1"],
          ["add_all__U558.in0","add_all__U557.out"],
          ["mul_d2__U556.out","add_all__U558.in1"],
          ["add_all__U559.in0","add_all__U558.out"],
          ["const_term.out","add_all__U559.in1"],
          ["self.out","add_all__U559.out"],
          ["mul_d0__U554.in0","coeff_0.out"],
          ["mul_d1__U555.in0","coeff_1.out"],
          ["mul_d2__U556.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U554.in1"],
          ["self.d.1","mul_d1__U555.in1"],
          ["self.d.2","mul_d2__U556.in1"]
        ]
      },
      "aff__U560":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U564":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U565":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U566":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U561":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U562":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U563":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U561.out","add_all__U564.in0"],
          ["mul_d1__U562.out","add_all__U564.in1"],
          ["add_all__U565.in0","add_all__U564.out"],
          ["mul_d2__U563.out","add_all__U565.in1"],
          ["add_all__U566.in0","add_all__U565.out"],
          ["const_term.out","add_all__U566.in1"],
          ["self.out","add_all__U566.out"],
          ["mul_d0__U561.in0","coeff_0.out"],
          ["mul_d1__U562.in0","coeff_1.out"],
          ["mul_d2__U563.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U561.in1"],
          ["self.d.1","mul_d1__U562.in1"],
          ["self.d.2","mul_d2__U563.in1"]
        ]
      },
      "aff__U567":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U571":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U572":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U573":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U568":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U569":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U570":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U568.out","add_all__U571.in0"],
          ["mul_d1__U569.out","add_all__U571.in1"],
          ["add_all__U572.in0","add_all__U571.out"],
          ["mul_d2__U570.out","add_all__U572.in1"],
          ["add_all__U573.in0","add_all__U572.out"],
          ["const_term.out","add_all__U573.in1"],
          ["self.out","add_all__U573.out"],
          ["mul_d0__U568.in0","coeff_0.out"],
          ["mul_d1__U569.in0","coeff_1.out"],
          ["mul_d2__U570.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U568.in1"],
          ["self.d.1","mul_d1__U569.in1"],
          ["self.d.2","mul_d2__U570.in1"]
        ]
      },
      "aff__U574":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U578":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U579":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U580":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U575":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U576":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U577":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U575.out","add_all__U578.in0"],
          ["mul_d1__U576.out","add_all__U578.in1"],
          ["add_all__U579.in0","add_all__U578.out"],
          ["mul_d2__U577.out","add_all__U579.in1"],
          ["add_all__U580.in0","add_all__U579.out"],
          ["const_term.out","add_all__U580.in1"],
          ["self.out","add_all__U580.out"],
          ["mul_d0__U575.in0","coeff_0.out"],
          ["mul_d1__U576.in0","coeff_1.out"],
          ["mul_d2__U577.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U575.in1"],
          ["self.d.1","mul_d1__U576.in1"],
          ["self.d.2","mul_d2__U577.in1"]
        ]
      },
      "aff__U581":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U585":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U586":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U587":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0080"]}
          },
          "mul_d0__U582":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U583":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U584":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U582.out","add_all__U585.in0"],
          ["mul_d1__U583.out","add_all__U585.in1"],
          ["add_all__U586.in0","add_all__U585.out"],
          ["mul_d2__U584.out","add_all__U586.in1"],
          ["add_all__U587.in0","add_all__U586.out"],
          ["const_term.out","add_all__U587.in1"],
          ["self.out","add_all__U587.out"],
          ["mul_d0__U582.in0","coeff_0.out"],
          ["mul_d1__U583.in0","coeff_1.out"],
          ["mul_d2__U584.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U582.in1"],
          ["self.d.1","mul_d1__U583.in1"],
          ["self.d.2","mul_d2__U584.in1"]
        ]
      },
      "aff__U588":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U592":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U593":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U594":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U589":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U590":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U591":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U589.out","add_all__U592.in0"],
          ["mul_d1__U590.out","add_all__U592.in1"],
          ["add_all__U593.in0","add_all__U592.out"],
          ["mul_d2__U591.out","add_all__U593.in1"],
          ["add_all__U594.in0","add_all__U593.out"],
          ["const_term.out","add_all__U594.in1"],
          ["self.out","add_all__U594.out"],
          ["mul_d0__U589.in0","coeff_0.out"],
          ["mul_d1__U590.in0","coeff_1.out"],
          ["mul_d2__U591.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U589.in1"],
          ["self.d.1","mul_d1__U590.in1"],
          ["self.d.2","mul_d2__U591.in1"]
        ]
      },
      "aff__U595":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U599":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U600":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U601":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hff80"]}
          },
          "mul_d0__U596":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U597":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U598":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U596.out","add_all__U599.in0"],
          ["mul_d1__U597.out","add_all__U599.in1"],
          ["add_all__U600.in0","add_all__U599.out"],
          ["mul_d2__U598.out","add_all__U600.in1"],
          ["add_all__U601.in0","add_all__U600.out"],
          ["const_term.out","add_all__U601.in1"],
          ["self.out","add_all__U601.out"],
          ["mul_d0__U596.in0","coeff_0.out"],
          ["mul_d1__U597.in0","coeff_1.out"],
          ["mul_d2__U598.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U596.in1"],
          ["self.d.1","mul_d1__U597.in1"],
          ["self.d.2","mul_d2__U598.in1"]
        ]
      },
      "aff__U602":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U606":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U607":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U608":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U603":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U604":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U605":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U603.out","add_all__U606.in0"],
          ["mul_d1__U604.out","add_all__U606.in1"],
          ["add_all__U607.in0","add_all__U606.out"],
          ["mul_d2__U605.out","add_all__U607.in1"],
          ["add_all__U608.in0","add_all__U607.out"],
          ["const_term.out","add_all__U608.in1"],
          ["self.out","add_all__U608.out"],
          ["mul_d0__U603.in0","coeff_0.out"],
          ["mul_d1__U604.in0","coeff_1.out"],
          ["mul_d2__U605.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U603.in1"],
          ["self.d.1","mul_d1__U604.in1"],
          ["self.d.2","mul_d2__U605.in1"]
        ]
      },
      "aff__U609":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U613":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U614":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U615":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hfffe"]}
          },
          "mul_d0__U610":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U611":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U612":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U610.out","add_all__U613.in0"],
          ["mul_d1__U611.out","add_all__U613.in1"],
          ["add_all__U614.in0","add_all__U613.out"],
          ["mul_d2__U612.out","add_all__U614.in1"],
          ["add_all__U615.in0","add_all__U614.out"],
          ["const_term.out","add_all__U615.in1"],
          ["self.out","add_all__U615.out"],
          ["mul_d0__U610.in0","coeff_0.out"],
          ["mul_d1__U611.in0","coeff_1.out"],
          ["mul_d2__U612.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U610.in1"],
          ["self.d.1","mul_d1__U611.in1"],
          ["self.d.2","mul_d2__U612.in1"]
        ]
      },
      "aff__U616":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U620":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U621":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U622":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U617":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U618":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U619":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U617.out","add_all__U620.in0"],
          ["mul_d1__U618.out","add_all__U620.in1"],
          ["add_all__U621.in0","add_all__U620.out"],
          ["mul_d2__U619.out","add_all__U621.in1"],
          ["add_all__U622.in0","add_all__U621.out"],
          ["const_term.out","add_all__U622.in1"],
          ["self.out","add_all__U622.out"],
          ["mul_d0__U617.in0","coeff_0.out"],
          ["mul_d1__U618.in0","coeff_1.out"],
          ["mul_d2__U619.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U617.in1"],
          ["self.d.1","mul_d1__U618.in1"],
          ["self.d.2","mul_d2__U619.in1"]
        ]
      },
      "aff__U623":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U627":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U628":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U629":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "mul_d0__U624":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U625":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U626":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U624.out","add_all__U627.in0"],
          ["mul_d1__U625.out","add_all__U627.in1"],
          ["add_all__U628.in0","add_all__U627.out"],
          ["mul_d2__U626.out","add_all__U628.in1"],
          ["add_all__U629.in0","add_all__U628.out"],
          ["const_term.out","add_all__U629.in1"],
          ["self.out","add_all__U629.out"],
          ["mul_d0__U624.in0","coeff_0.out"],
          ["mul_d1__U625.in0","coeff_1.out"],
          ["mul_d2__U626.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U624.in1"],
          ["self.d.1","mul_d1__U625.in1"],
          ["self.d.2","mul_d2__U626.in1"]
        ]
      },
      "aff__U630":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U634":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U635":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U636":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U631":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U632":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U633":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U631.out","add_all__U634.in0"],
          ["mul_d1__U632.out","add_all__U634.in1"],
          ["add_all__U635.in0","add_all__U634.out"],
          ["mul_d2__U633.out","add_all__U635.in1"],
          ["add_all__U636.in0","add_all__U635.out"],
          ["const_term.out","add_all__U636.in1"],
          ["self.out","add_all__U636.out"],
          ["mul_d0__U631.in0","coeff_0.out"],
          ["mul_d1__U632.in0","coeff_1.out"],
          ["mul_d2__U633.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U631.in1"],
          ["self.d.1","mul_d1__U632.in1"],
          ["self.d.2","mul_d2__U633.in1"]
        ]
      },
      "aff__U64":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U68":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U69":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U70":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h4668"]}
          },
          "mul_d0__U65":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U66":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U67":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U65.out","add_all__U68.in0"],
          ["mul_d1__U66.out","add_all__U68.in1"],
          ["add_all__U69.in0","add_all__U68.out"],
          ["mul_d2__U67.out","add_all__U69.in1"],
          ["add_all__U70.in0","add_all__U69.out"],
          ["const_term.out","add_all__U70.in1"],
          ["self.out","add_all__U70.out"],
          ["mul_d0__U65.in0","coeff_0.out"],
          ["mul_d1__U66.in0","coeff_1.out"],
          ["mul_d2__U67.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U65.in1"],
          ["self.d.1","mul_d1__U66.in1"],
          ["self.d.2","mul_d2__U67.in1"]
        ]
      },
      "aff__U85":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U89":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U90":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U91":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003b"]}
          },
          "coeff_2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h60b0"]}
          },
          "mul_d0__U86":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U87":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U88":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U86.out","add_all__U89.in0"],
          ["mul_d1__U87.out","add_all__U89.in1"],
          ["add_all__U90.in0","add_all__U89.out"],
          ["mul_d2__U88.out","add_all__U90.in1"],
          ["add_all__U91.in0","add_all__U90.out"],
          ["const_term.out","add_all__U91.in1"],
          ["self.out","add_all__U91.out"],
          ["mul_d0__U86.in0","coeff_0.out"],
          ["mul_d1__U87.in0","coeff_1.out"],
          ["mul_d2__U88.in0","coeff_2.out"],
          ["self.d.0","mul_d0__U86.in1"],
          ["self.d.1","mul_d1__U87.in1"],
          ["self.d.2","mul_d2__U88.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U10":{
            "modref":"corebit.and"
          },
          "d_0_am__U11":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U12":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hfffd"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003c"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hfffd"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U8.out"],
          ["d_1_inc.in1","_U8.out"],
          ["d_2_inc.in1","_U8.out"],
          ["inc_time.in1","_U8.out"],
          ["cmp_time.in1","_U9.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U10.in0"],
          ["d_1_at_max.out","d_0_am__U10.in1"],
          ["d_0_am__U11.in0","d_0_am__U10.out"],
          ["d_2_at_max.out","d_0_am__U11.in1"],
          ["d_0_next_value.sel","d_0_am__U11.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U12.in0"],
          ["d_2_at_max.out","d_1_am__U12.in1"],
          ["d_1_next_value.sel","d_1_am__U12.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U105":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U115":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U116":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U106"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U117":{
            "modref":"corebit.and"
          },
          "d_0_am__U118":{
            "modref":"corebit.and"
          },
          "d_0_am__U119":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U120":{
            "modref":"corebit.and"
          },
          "d_1_am__U121":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U122":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U115.out"],
          ["d_1_inc.in1","_U115.out"],
          ["d_2_inc.in1","_U115.out"],
          ["d_3_inc.in1","_U115.out"],
          ["inc_time.in1","_U115.out"],
          ["cmp_time.in1","_U116.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U117.in0"],
          ["d_1_at_max.out","d_0_am__U117.in1"],
          ["d_0_am__U118.in0","d_0_am__U117.out"],
          ["d_2_at_max.out","d_0_am__U118.in1"],
          ["d_0_am__U119.in0","d_0_am__U118.out"],
          ["d_3_at_max.out","d_0_am__U119.in1"],
          ["d_0_next_value.sel","d_0_am__U119.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U120.in0"],
          ["d_2_at_max.out","d_1_am__U120.in1"],
          ["d_1_am__U121.in0","d_1_am__U120.out"],
          ["d_3_at_max.out","d_1_am__U121.in1"],
          ["d_1_next_value.sel","d_1_am__U121.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U122.in0"],
          ["d_3_at_max.out","d_2_am__U122.in1"],
          ["d_2_next_value.sel","d_2_am__U122.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U133":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U143":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U144":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U134"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U145":{
            "modref":"corebit.and"
          },
          "d_0_am__U146":{
            "modref":"corebit.and"
          },
          "d_0_am__U147":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U148":{
            "modref":"corebit.and"
          },
          "d_1_am__U149":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U150":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U143.out"],
          ["d_1_inc.in1","_U143.out"],
          ["d_2_inc.in1","_U143.out"],
          ["d_3_inc.in1","_U143.out"],
          ["inc_time.in1","_U143.out"],
          ["cmp_time.in1","_U144.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U145.in0"],
          ["d_1_at_max.out","d_0_am__U145.in1"],
          ["d_0_am__U146.in0","d_0_am__U145.out"],
          ["d_2_at_max.out","d_0_am__U146.in1"],
          ["d_0_am__U147.in0","d_0_am__U146.out"],
          ["d_3_at_max.out","d_0_am__U147.in1"],
          ["d_0_next_value.sel","d_0_am__U147.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U148.in0"],
          ["d_2_at_max.out","d_1_am__U148.in1"],
          ["d_1_am__U149.in0","d_1_am__U148.out"],
          ["d_3_at_max.out","d_1_am__U149.in1"],
          ["d_1_next_value.sel","d_1_am__U149.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U150.in0"],
          ["d_3_at_max.out","d_2_am__U150.in1"],
          ["d_2_next_value.sel","d_2_am__U150.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U161":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U171":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U172":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U162"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U173":{
            "modref":"corebit.and"
          },
          "d_0_am__U174":{
            "modref":"corebit.and"
          },
          "d_0_am__U175":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U176":{
            "modref":"corebit.and"
          },
          "d_1_am__U177":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0002"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_am__U178":{
            "modref":"corebit.and"
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_3_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_3_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_3_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_3_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_3_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_3_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U171.out"],
          ["d_1_inc.in1","_U171.out"],
          ["d_2_inc.in1","_U171.out"],
          ["d_3_inc.in1","_U171.out"],
          ["inc_time.in1","_U171.out"],
          ["cmp_time.in1","_U172.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["d_3_reg.out","affine_func.d.3"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["d_3_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U173.in0"],
          ["d_1_at_max.out","d_0_am__U173.in1"],
          ["d_0_am__U174.in0","d_0_am__U173.out"],
          ["d_2_at_max.out","d_0_am__U174.in1"],
          ["d_0_am__U175.in0","d_0_am__U174.out"],
          ["d_3_at_max.out","d_0_am__U175.in1"],
          ["d_0_next_value.sel","d_0_am__U175.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U176.in0"],
          ["d_2_at_max.out","d_1_am__U176.in1"],
          ["d_1_am__U177.in0","d_1_am__U176.out"],
          ["d_3_at_max.out","d_1_am__U177.in1"],
          ["d_1_next_value.sel","d_1_am__U177.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["true.out","d_2_am__U178.in0"],
          ["d_3_at_max.out","d_2_am__U178.in1"],
          ["d_2_next_value.sel","d_2_am__U178.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"],
          ["d_3_reg.out","d_3_at_max.in0"],
          ["d_3_max.out","d_3_at_max.in1"],
          ["d_3_next_value_at_max.sel","d_3_at_max.out"],
          ["d_3_reg.out","d_3_inc.in0"],
          ["d_3_next_value_at_max.in0","d_3_inc.out"],
          ["d_3_next_value_at_max.in1","d_3_min.out"],
          ["d_3_reg.out","d_3_next_value.in0"],
          ["d_3_next_value_at_max.out","d_3_next_value.in1"],
          ["d_3_reg.in","d_3_next_value.out"],
          ["true.out","d_3_next_value.sel"],
          ["self.clk","d_3_reg.clk"],
          ["self.d.3","d_3_reg.out"]
        ]
      },
      "affine_controller__U21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U30":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U22"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U31":{
            "modref":"corebit.and"
          },
          "d_0_am__U32":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U33":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003a"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U29.out"],
          ["d_1_inc.in1","_U29.out"],
          ["d_2_inc.in1","_U29.out"],
          ["inc_time.in1","_U29.out"],
          ["cmp_time.in1","_U30.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U31.in0"],
          ["d_1_at_max.out","d_0_am__U31.in1"],
          ["d_0_am__U32.in0","d_0_am__U31.out"],
          ["d_2_at_max.out","d_0_am__U32.in1"],
          ["d_0_next_value.sel","d_0_am__U32.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U33.in0"],
          ["d_2_at_max.out","d_1_am__U33.in1"],
          ["d_1_next_value.sel","d_1_am__U33.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U42":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U50":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U43"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U52":{
            "modref":"corebit.and"
          },
          "d_0_am__U53":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U54":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U50.out"],
          ["d_1_inc.in1","_U50.out"],
          ["d_2_inc.in1","_U50.out"],
          ["inc_time.in1","_U50.out"],
          ["cmp_time.in1","_U51.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U52.in0"],
          ["d_1_at_max.out","d_0_am__U52.in1"],
          ["d_0_am__U53.in0","d_0_am__U52.out"],
          ["d_2_at_max.out","d_0_am__U53.in1"],
          ["d_0_next_value.sel","d_0_am__U53.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U54.in0"],
          ["d_2_at_max.out","d_1_am__U54.in1"],
          ["d_1_next_value.sel","d_1_am__U54.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U63":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U71":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U72":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U64"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U73":{
            "modref":"corebit.and"
          },
          "d_0_am__U74":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U75":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U71.out"],
          ["d_1_inc.in1","_U71.out"],
          ["d_2_inc.in1","_U71.out"],
          ["inc_time.in1","_U71.out"],
          ["cmp_time.in1","_U72.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U73.in0"],
          ["d_1_at_max.out","d_0_am__U73.in1"],
          ["d_0_am__U74.in0","d_0_am__U73.out"],
          ["d_2_at_max.out","d_0_am__U74.in1"],
          ["d_0_next_value.sel","d_0_am__U74.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U75.in0"],
          ["d_2_at_max.out","d_1_am__U75.in1"],
          ["d_1_next_value.sel","d_1_am__U75.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U84":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U92":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U93":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U85"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U94":{
            "modref":"corebit.and"
          },
          "d_0_am__U95":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U96":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0039"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U92.out"],
          ["d_1_inc.in1","_U92.out"],
          ["d_2_inc.in1","_U92.out"],
          ["inc_time.in1","_U92.out"],
          ["cmp_time.in1","_U93.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U94.in0"],
          ["d_1_at_max.out","d_0_am__U94.in1"],
          ["d_0_am__U95.in0","d_0_am__U94.out"],
          ["d_2_at_max.out","d_0_am__U95.in1"],
          ["d_0_next_value.sel","d_0_am__U95.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U96.in0"],
          ["d_2_at_max.out","d_1_am__U96.in1"],
          ["d_1_next_value.sel","d_1_am__U96.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "array_delay_U101":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U102":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U103":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U104":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U102.clk"],
          ["self.in.0","_U102.in"],
          ["self.out.0","_U102.out"],
          ["self.clk","_U103.clk"],
          ["self.in.1","_U103.in"],
          ["self.out.1","_U103.out"],
          ["self.clk","_U104.clk"],
          ["self.in.2","_U104.in"],
          ["self.out.2","_U104.out"]
        ]
      },
      "array_delay_U123":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U124":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U125":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U126":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U127":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U124.clk"],
          ["self.in.0","_U124.in"],
          ["self.out.0","_U124.out"],
          ["self.clk","_U125.clk"],
          ["self.in.1","_U125.in"],
          ["self.out.1","_U125.out"],
          ["self.clk","_U126.clk"],
          ["self.in.2","_U126.in"],
          ["self.out.2","_U126.out"],
          ["self.clk","_U127.clk"],
          ["self.in.3","_U127.in"],
          ["self.out.3","_U127.out"]
        ]
      },
      "array_delay_U128":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U130":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U131":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U132":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U129.clk"],
          ["self.in.0","_U129.in"],
          ["self.out.0","_U129.out"],
          ["self.clk","_U130.clk"],
          ["self.in.1","_U130.in"],
          ["self.out.1","_U130.out"],
          ["self.clk","_U131.clk"],
          ["self.in.2","_U131.in"],
          ["self.out.2","_U131.out"],
          ["self.clk","_U132.clk"],
          ["self.in.3","_U132.in"],
          ["self.out.3","_U132.out"]
        ]
      },
      "array_delay_U13":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U14":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U15":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U16":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U14.clk"],
          ["self.in.0","_U14.in"],
          ["self.out.0","_U14.out"],
          ["self.clk","_U15.clk"],
          ["self.in.1","_U15.in"],
          ["self.out.1","_U15.out"],
          ["self.clk","_U16.clk"],
          ["self.in.2","_U16.in"],
          ["self.out.2","_U16.out"]
        ]
      },
      "array_delay_U151":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U152":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U153":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U154":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U155":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U152.clk"],
          ["self.in.0","_U152.in"],
          ["self.out.0","_U152.out"],
          ["self.clk","_U153.clk"],
          ["self.in.1","_U153.in"],
          ["self.out.1","_U153.out"],
          ["self.clk","_U154.clk"],
          ["self.in.2","_U154.in"],
          ["self.out.2","_U154.out"],
          ["self.clk","_U155.clk"],
          ["self.in.3","_U155.in"],
          ["self.out.3","_U155.out"]
        ]
      },
      "array_delay_U156":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U157":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U158":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U159":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U160":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U157.clk"],
          ["self.in.0","_U157.in"],
          ["self.out.0","_U157.out"],
          ["self.clk","_U158.clk"],
          ["self.in.1","_U158.in"],
          ["self.out.1","_U158.out"],
          ["self.clk","_U159.clk"],
          ["self.in.2","_U159.in"],
          ["self.out.2","_U159.out"],
          ["self.clk","_U160.clk"],
          ["self.in.3","_U160.in"],
          ["self.out.3","_U160.out"]
        ]
      },
      "array_delay_U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U18.clk"],
          ["self.in.0","_U18.in"],
          ["self.out.0","_U18.out"],
          ["self.clk","_U19.clk"],
          ["self.in.1","_U19.in"],
          ["self.out.1","_U19.out"],
          ["self.clk","_U20.clk"],
          ["self.in.2","_U20.in"],
          ["self.out.2","_U20.out"]
        ]
      },
      "array_delay_U179":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U180":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U181":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U182":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U183":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U180.clk"],
          ["self.in.0","_U180.in"],
          ["self.out.0","_U180.out"],
          ["self.clk","_U181.clk"],
          ["self.in.1","_U181.in"],
          ["self.out.1","_U181.out"],
          ["self.clk","_U182.clk"],
          ["self.in.2","_U182.in"],
          ["self.out.2","_U182.out"],
          ["self.clk","_U183.clk"],
          ["self.in.3","_U183.in"],
          ["self.out.3","_U183.out"]
        ]
      },
      "array_delay_U184":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",4,["Array",16,"BitIn"]]],
          ["out",["Array",4,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U185":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U186":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U187":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U188":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U185.clk"],
          ["self.in.0","_U185.in"],
          ["self.out.0","_U185.out"],
          ["self.clk","_U186.clk"],
          ["self.in.1","_U186.in"],
          ["self.out.1","_U186.out"],
          ["self.clk","_U187.clk"],
          ["self.in.2","_U187.in"],
          ["self.out.2","_U187.out"],
          ["self.clk","_U188.clk"],
          ["self.in.3","_U188.in"],
          ["self.out.3","_U188.out"]
        ]
      },
      "array_delay_U34":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U35":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U36":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U37":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U35.clk"],
          ["self.in.0","_U35.in"],
          ["self.out.0","_U35.out"],
          ["self.clk","_U36.clk"],
          ["self.in.1","_U36.in"],
          ["self.out.1","_U36.out"],
          ["self.clk","_U37.clk"],
          ["self.in.2","_U37.in"],
          ["self.out.2","_U37.out"]
        ]
      },
      "array_delay_U38":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U39":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U40":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U41":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U39.clk"],
          ["self.in.0","_U39.in"],
          ["self.out.0","_U39.out"],
          ["self.clk","_U40.clk"],
          ["self.in.1","_U40.in"],
          ["self.out.1","_U40.out"],
          ["self.clk","_U41.clk"],
          ["self.in.2","_U41.in"],
          ["self.out.2","_U41.out"]
        ]
      },
      "array_delay_U55":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U56":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U57":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U58":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U56.clk"],
          ["self.in.0","_U56.in"],
          ["self.out.0","_U56.out"],
          ["self.clk","_U57.clk"],
          ["self.in.1","_U57.in"],
          ["self.out.1","_U57.out"],
          ["self.clk","_U58.clk"],
          ["self.in.2","_U58.in"],
          ["self.out.2","_U58.out"]
        ]
      },
      "array_delay_U59":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U60":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U61":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U62":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U60.clk"],
          ["self.in.0","_U60.in"],
          ["self.out.0","_U60.out"],
          ["self.clk","_U61.clk"],
          ["self.in.1","_U61.in"],
          ["self.out.1","_U61.out"],
          ["self.clk","_U62.clk"],
          ["self.in.2","_U62.in"],
          ["self.out.2","_U62.out"]
        ]
      },
      "array_delay_U76":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U77":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U78":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U79":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U77.clk"],
          ["self.in.0","_U77.in"],
          ["self.out.0","_U77.out"],
          ["self.clk","_U78.clk"],
          ["self.in.1","_U78.in"],
          ["self.out.1","_U78.out"],
          ["self.clk","_U79.clk"],
          ["self.in.2","_U79.in"],
          ["self.out.2","_U79.out"]
        ]
      },
      "array_delay_U80":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U81":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U82":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U83":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U81.clk"],
          ["self.in.0","_U81.in"],
          ["self.out.0","_U81.out"],
          ["self.clk","_U82.clk"],
          ["self.in.1","_U82.in"],
          ["self.out.1","_U82.out"],
          ["self.clk","_U83.clk"],
          ["self.in.2","_U83.in"],
          ["self.out.2","_U83.out"]
        ]
      },
      "array_delay_U97":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U100":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U98":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U99":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U100.clk"],
          ["self.in.2","_U100.in"],
          ["self.out.2","_U100.out"],
          ["self.clk","_U98.clk"],
          ["self.in.0","_U98.in"],
          ["self.out.0","_U98.out"],
          ["self.clk","_U99.clk"],
          ["self.in.1","_U99.in"],
          ["self.out.1","_U99.out"]
        ]
      },
      "camera_pipeline":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_copy_stencil_read_valid","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_copy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U637":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "corrected_stencil":{
            "modref":"global.corrected_stencil_ub"
          },
          "curved_stencil":{
            "modref":"global.curved_stencil_ub"
          },
          "demosaicked_1_stencil":{
            "modref":"global.demosaicked_1_stencil_ub"
          },
          "denoised_1_stencil":{
            "modref":"global.denoised_1_stencil_ub"
          },
          "hw_input_copy_stencil":{
            "modref":"global.hw_input_copy_stencil_ub"
          },
          "op_hcompute_corrected_stencil":{
            "modref":"global.cu_op_hcompute_corrected_stencil"
          },
          "op_hcompute_corrected_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_corrected_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U128"
          },
          "op_hcompute_corrected_stencil_port_controller":{
            "modref":"global.affine_controller__U105"
          },
          "op_hcompute_corrected_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_corrected_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_corrected_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U123"
          },
          "op_hcompute_curved_stencil":{
            "modref":"global.cu_op_hcompute_curved_stencil"
          },
          "op_hcompute_curved_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_curved_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U156"
          },
          "op_hcompute_curved_stencil_port_controller":{
            "modref":"global.affine_controller__U133"
          },
          "op_hcompute_curved_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_curved_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_curved_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U151"
          },
          "op_hcompute_demosaicked_1_stencil":{
            "modref":"global.cu_op_hcompute_demosaicked_1_stencil"
          },
          "op_hcompute_demosaicked_1_stencil_1":{
            "modref":"global.cu_op_hcompute_demosaicked_1_stencil_1"
          },
          "op_hcompute_demosaicked_1_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars":{
            "modref":"global.array_delay_U80"
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller":{
            "modref":"global.affine_controller__U63"
          },
          "op_hcompute_demosaicked_1_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U76"
          },
          "op_hcompute_demosaicked_1_stencil_2":{
            "modref":"global.cu_op_hcompute_demosaicked_1_stencil_2"
          },
          "op_hcompute_demosaicked_1_stencil_2_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars":{
            "modref":"global.array_delay_U101"
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller":{
            "modref":"global.affine_controller__U84"
          },
          "op_hcompute_demosaicked_1_stencil_2_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_2_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_2_write_start_control_vars":{
            "modref":"global.array_delay_U97"
          },
          "op_hcompute_demosaicked_1_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U59"
          },
          "op_hcompute_demosaicked_1_stencil_port_controller":{
            "modref":"global.affine_controller__U42"
          },
          "op_hcompute_demosaicked_1_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_demosaicked_1_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U55"
          },
          "op_hcompute_denoised_1_stencil":{
            "modref":"global.cu_op_hcompute_denoised_1_stencil"
          },
          "op_hcompute_denoised_1_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_denoised_1_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U38"
          },
          "op_hcompute_denoised_1_stencil_port_controller":{
            "modref":"global.affine_controller__U21"
          },
          "op_hcompute_denoised_1_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_denoised_1_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_denoised_1_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U34"
          },
          "op_hcompute_hw_input_copy_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_copy_stencil"
          },
          "op_hcompute_hw_input_copy_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_input_copy_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U17"
          },
          "op_hcompute_hw_input_copy_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_hw_input_copy_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_copy_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_copy_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U13"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U184"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U161"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U179"
          }
        },
        "connections":[
          ["self.clk","_U637.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_copy_stencil_read.0","_U637.in"],
          ["op_hcompute_hw_input_copy_stencil.hw_input_stencil_op_hcompute_hw_input_copy_stencil_read.0","_U637.out"],
          ["self.clk","corrected_stencil.clk"],
          ["op_hcompute_corrected_stencil.corrected_stencil_op_hcompute_corrected_stencil_write","corrected_stencil.op_hcompute_corrected_stencil_write"],
          ["op_hcompute_corrected_stencil_write_start_control_vars.out","corrected_stencil.op_hcompute_corrected_stencil_write_ctrl_vars"],
          ["op_hcompute_corrected_stencil_write_start.out","corrected_stencil.op_hcompute_corrected_stencil_write_wen"],
          ["op_hcompute_curved_stencil.corrected_stencil_op_hcompute_curved_stencil_read","corrected_stencil.op_hcompute_curved_stencil_read"],
          ["op_hcompute_curved_stencil_port_controller.d","corrected_stencil.op_hcompute_curved_stencil_read_ctrl_vars"],
          ["op_hcompute_curved_stencil_read_start.out","corrected_stencil.op_hcompute_curved_stencil_read_ren"],
          ["self.clk","curved_stencil.clk"],
          ["op_hcompute_curved_stencil.curved_stencil_op_hcompute_curved_stencil_write","curved_stencil.op_hcompute_curved_stencil_write"],
          ["op_hcompute_curved_stencil_write_start_control_vars.out","curved_stencil.op_hcompute_curved_stencil_write_ctrl_vars"],
          ["op_hcompute_curved_stencil_write_start.out","curved_stencil.op_hcompute_curved_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.curved_stencil_op_hcompute_hw_output_stencil_read","curved_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","curved_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","curved_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.clk","demosaicked_1_stencil.clk"],
          ["op_hcompute_corrected_stencil.demosaicked_1_stencil_op_hcompute_corrected_stencil_read","demosaicked_1_stencil.op_hcompute_corrected_stencil_read"],
          ["op_hcompute_corrected_stencil_port_controller.d","demosaicked_1_stencil.op_hcompute_corrected_stencil_read_ctrl_vars"],
          ["op_hcompute_corrected_stencil_read_start.out","demosaicked_1_stencil.op_hcompute_corrected_stencil_read_ren"],
          ["op_hcompute_demosaicked_1_stencil_1.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_write","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_1_write"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start_control_vars.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_1_write_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_1_write_wen"],
          ["op_hcompute_demosaicked_1_stencil_2.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_write","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_2_write"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start_control_vars.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_2_write_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_2_write_wen"],
          ["op_hcompute_demosaicked_1_stencil.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_write","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_write"],
          ["op_hcompute_demosaicked_1_stencil_write_start_control_vars.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_write_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_write_start.out","demosaicked_1_stencil.op_hcompute_demosaicked_1_stencil_write_wen"],
          ["self.clk","denoised_1_stencil.clk"],
          ["op_hcompute_demosaicked_1_stencil_1.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_1_read"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller.d","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_1_read_start.out","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_1_read_ren"],
          ["op_hcompute_demosaicked_1_stencil_2.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_2_read"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller.d","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_2_read_start.out","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_2_read_ren"],
          ["op_hcompute_demosaicked_1_stencil.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_read"],
          ["op_hcompute_demosaicked_1_stencil_port_controller.d","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_read_ctrl_vars"],
          ["op_hcompute_demosaicked_1_stencil_read_start.out","denoised_1_stencil.op_hcompute_demosaicked_1_stencil_read_ren"],
          ["op_hcompute_denoised_1_stencil.denoised_1_stencil_op_hcompute_denoised_1_stencil_write","denoised_1_stencil.op_hcompute_denoised_1_stencil_write"],
          ["op_hcompute_denoised_1_stencil_write_start_control_vars.out","denoised_1_stencil.op_hcompute_denoised_1_stencil_write_ctrl_vars"],
          ["op_hcompute_denoised_1_stencil_write_start.out","denoised_1_stencil.op_hcompute_denoised_1_stencil_write_wen"],
          ["self.clk","hw_input_copy_stencil.clk"],
          ["op_hcompute_denoised_1_stencil.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read","hw_input_copy_stencil.op_hcompute_denoised_1_stencil_read"],
          ["op_hcompute_denoised_1_stencil_port_controller.d","hw_input_copy_stencil.op_hcompute_denoised_1_stencil_read_ctrl_vars"],
          ["op_hcompute_denoised_1_stencil_read_start.out","hw_input_copy_stencil.op_hcompute_denoised_1_stencil_read_ren"],
          ["op_hcompute_hw_input_copy_stencil.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_write","hw_input_copy_stencil.op_hcompute_hw_input_copy_stencil_write"],
          ["op_hcompute_hw_input_copy_stencil_write_start_control_vars.out","hw_input_copy_stencil.op_hcompute_hw_input_copy_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_copy_stencil_write_start.out","hw_input_copy_stencil.op_hcompute_hw_input_copy_stencil_write_wen"],
          ["self.clk","op_hcompute_corrected_stencil.clk"],
          ["op_hcompute_corrected_stencil_exe_start_control_vars.out.1","op_hcompute_corrected_stencil.corrected_s0_c"],
          ["self.clk","op_hcompute_corrected_stencil_exe_start.clk"],
          ["op_hcompute_corrected_stencil_port_controller.valid","op_hcompute_corrected_stencil_exe_start.in"],
          ["op_hcompute_corrected_stencil_write_start.in","op_hcompute_corrected_stencil_exe_start.out"],
          ["self.clk","op_hcompute_corrected_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_corrected_stencil_port_controller.d","op_hcompute_corrected_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_corrected_stencil_port_controller.clk"],
          ["op_hcompute_corrected_stencil_write_start_control_vars.in","op_hcompute_corrected_stencil_port_controller.d"],
          ["op_hcompute_corrected_stencil_read_start.in","op_hcompute_corrected_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_corrected_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_curved_stencil.clk"],
          ["self.clk","op_hcompute_curved_stencil_exe_start.clk"],
          ["op_hcompute_curved_stencil_port_controller.valid","op_hcompute_curved_stencil_exe_start.in"],
          ["op_hcompute_curved_stencil_write_start.in","op_hcompute_curved_stencil_exe_start.out"],
          ["self.clk","op_hcompute_curved_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_curved_stencil_port_controller.d","op_hcompute_curved_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_curved_stencil_port_controller.clk"],
          ["op_hcompute_curved_stencil_write_start_control_vars.in","op_hcompute_curved_stencil_port_controller.d"],
          ["op_hcompute_curved_stencil_read_start.in","op_hcompute_curved_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_curved_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_demosaicked_1_stencil.clk"],
          ["op_hcompute_demosaicked_1_stencil_exe_start_control_vars.out.2","op_hcompute_demosaicked_1_stencil.demosaicked_1_s0_x"],
          ["op_hcompute_demosaicked_1_stencil_exe_start_control_vars.out.1","op_hcompute_demosaicked_1_stencil.demosaicked_1_s0_y"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1.clk"],
          ["op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars.out.2","op_hcompute_demosaicked_1_stencil_1.demosaicked_1_s0_x_1"],
          ["op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars.out.1","op_hcompute_demosaicked_1_stencil_1.demosaicked_1_s0_y_1"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1_exe_start.clk"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller.valid","op_hcompute_demosaicked_1_stencil_1_exe_start.in"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start.in","op_hcompute_demosaicked_1_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars.clk"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller.d","op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1_port_controller.clk"],
          ["op_hcompute_demosaicked_1_stencil_1_write_start_control_vars.in","op_hcompute_demosaicked_1_stencil_1_port_controller.d"],
          ["op_hcompute_demosaicked_1_stencil_1_read_start.in","op_hcompute_demosaicked_1_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2.clk"],
          ["op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars.out.2","op_hcompute_demosaicked_1_stencil_2.demosaicked_1_s0_x_2"],
          ["op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars.out.1","op_hcompute_demosaicked_1_stencil_2.demosaicked_1_s0_y_2"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2_exe_start.clk"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller.valid","op_hcompute_demosaicked_1_stencil_2_exe_start.in"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start.in","op_hcompute_demosaicked_1_stencil_2_exe_start.out"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars.clk"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller.d","op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2_port_controller.clk"],
          ["op_hcompute_demosaicked_1_stencil_2_write_start_control_vars.in","op_hcompute_demosaicked_1_stencil_2_port_controller.d"],
          ["op_hcompute_demosaicked_1_stencil_2_read_start.in","op_hcompute_demosaicked_1_stencil_2_port_controller.valid"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_2_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_exe_start.clk"],
          ["op_hcompute_demosaicked_1_stencil_port_controller.valid","op_hcompute_demosaicked_1_stencil_exe_start.in"],
          ["op_hcompute_demosaicked_1_stencil_write_start.in","op_hcompute_demosaicked_1_stencil_exe_start.out"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_demosaicked_1_stencil_port_controller.d","op_hcompute_demosaicked_1_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_port_controller.clk"],
          ["op_hcompute_demosaicked_1_stencil_write_start_control_vars.in","op_hcompute_demosaicked_1_stencil_port_controller.d"],
          ["op_hcompute_demosaicked_1_stencil_read_start.in","op_hcompute_demosaicked_1_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_demosaicked_1_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_denoised_1_stencil.clk"],
          ["self.clk","op_hcompute_denoised_1_stencil_exe_start.clk"],
          ["op_hcompute_denoised_1_stencil_port_controller.valid","op_hcompute_denoised_1_stencil_exe_start.in"],
          ["op_hcompute_denoised_1_stencil_write_start.in","op_hcompute_denoised_1_stencil_exe_start.out"],
          ["self.clk","op_hcompute_denoised_1_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_denoised_1_stencil_port_controller.d","op_hcompute_denoised_1_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_denoised_1_stencil_port_controller.clk"],
          ["op_hcompute_denoised_1_stencil_write_start_control_vars.in","op_hcompute_denoised_1_stencil_port_controller.d"],
          ["op_hcompute_denoised_1_stencil_read_start.in","op_hcompute_denoised_1_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_denoised_1_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_input_copy_stencil.clk"],
          ["self.clk","op_hcompute_hw_input_copy_stencil_exe_start.clk"],
          ["op_hcompute_hw_input_copy_stencil_port_controller.valid","op_hcompute_hw_input_copy_stencil_exe_start.in"],
          ["op_hcompute_hw_input_copy_stencil_write_start.in","op_hcompute_hw_input_copy_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_input_copy_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_hw_input_copy_stencil_port_controller.d","op_hcompute_hw_input_copy_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_input_copy_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_copy_stencil_write_start_control_vars.in","op_hcompute_hw_input_copy_stencil_port_controller.d"],
          ["op_hcompute_hw_input_copy_stencil_read_start.in","op_hcompute_hw_input_copy_stencil_port_controller.valid"],
          ["self.hw_input_stencil_op_hcompute_hw_input_copy_stencil_read_valid","op_hcompute_hw_input_copy_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_input_copy_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_en","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_write_start_control_vars.clk"]
        ]
      },
      "corrected_stencil_op_hcompute_corrected_stencil_32_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37"],
          ["self.valid","self.en"]
        ]
      },
      "corrected_stencil_op_hcompute_curved_stencil_37_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37"]
        ]
      },
      "corrected_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_corrected_stencil_write_wen","BitIn"],
          ["op_hcompute_corrected_stencil_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_corrected_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_curved_stencil_read_ren","BitIn"],
          ["op_hcompute_curved_stencil_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_curved_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "corrected_stencil_op_hcompute_corrected_stencil_32_broadcast":{
            "modref":"global.corrected_stencil_op_hcompute_corrected_stencil_32_broadcast"
          },
          "corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",10092]}
          },
          "corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37_read_addrgen":{
            "modref":"global.aff__U189"
          },
          "corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37_write_addrgen":{
            "modref":"global.aff__U198"
          },
          "corrected_stencil_op_hcompute_curved_stencil_37_select":{
            "modref":"global.corrected_stencil_op_hcompute_curved_stencil_37_select"
          }
        },
        "connections":[
          ["corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37.wdata","corrected_stencil_op_hcompute_corrected_stencil_32_broadcast.corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37"],
          ["self.op_hcompute_corrected_stencil_write_wen","corrected_stencil_op_hcompute_corrected_stencil_32_broadcast.en"],
          ["self.op_hcompute_corrected_stencil_write.0","corrected_stencil_op_hcompute_corrected_stencil_32_broadcast.in"],
          ["corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37.wen","corrected_stencil_op_hcompute_corrected_stencil_32_broadcast.valid"],
          ["self.clk","corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37.clk"],
          ["corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37_read_addrgen.out","corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37.raddr"],
          ["corrected_stencil_op_hcompute_curved_stencil_37_select.corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37","corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37.rdata"],
          ["self.op_hcompute_curved_stencil_read_ren","corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37.ren"],
          ["corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37_write_addrgen.out","corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37.waddr"],
          ["self.op_hcompute_curved_stencil_read_ctrl_vars","corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37_read_addrgen.d"],
          ["self.op_hcompute_corrected_stencil_write_ctrl_vars","corrected_stencil_op_hcompute_corrected_stencil_32_to_corrected_stencil_op_hcompute_curved_stencil_37_write_addrgen.d"],
          ["self.clk","corrected_stencil_op_hcompute_curved_stencil_37_select.clk"],
          ["self.op_hcompute_curved_stencil_read_ctrl_vars","corrected_stencil_op_hcompute_curved_stencil_37_select.d"],
          ["self.op_hcompute_curved_stencil_read.0","corrected_stencil_op_hcompute_curved_stencil_37_select.out"]
        ]
      },
      "cu_op_hcompute_corrected_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["corrected_s0_c",["Array",16,"BitIn"]],
          ["demosaicked_1_stencil_op_hcompute_corrected_stencil_read",["Array",3,["Array",16,"BitIn"]]],
          ["corrected_stencil_op_hcompute_corrected_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_corrected_stencil"
          }
        },
        "connections":[
          ["self.corrected_s0_c","inner_compute.corrected_s0_c"],
          ["self.demosaicked_1_stencil_op_hcompute_corrected_stencil_read.0","inner_compute.in0_demosaicked_1_stencil.0"],
          ["self.demosaicked_1_stencil_op_hcompute_corrected_stencil_read.1","inner_compute.in0_demosaicked_1_stencil.1"],
          ["self.demosaicked_1_stencil_op_hcompute_corrected_stencil_read.2","inner_compute.in0_demosaicked_1_stencil.2"],
          ["self.corrected_stencil_op_hcompute_corrected_stencil_write.0","inner_compute.out_corrected_stencil"]
        ]
      },
      "cu_op_hcompute_curved_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["corrected_stencil_op_hcompute_curved_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["curved_stencil_op_hcompute_curved_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_curved_stencil"
          }
        },
        "connections":[
          ["self.clk","inner_compute.clk"],
          ["self.corrected_stencil_op_hcompute_curved_stencil_read.0","inner_compute.in0_corrected_stencil.0"],
          ["self.curved_stencil_op_hcompute_curved_stencil_write.0","inner_compute.out_curved_stencil"]
        ]
      },
      "cu_op_hcompute_demosaicked_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["demosaicked_1_s0_x",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y",["Array",16,"BitIn"]],
          ["denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_demosaicked_1_stencil"
          }
        },
        "connections":[
          ["self.demosaicked_1_s0_x","inner_compute.demosaicked_1_s0_x"],
          ["self.demosaicked_1_s0_y","inner_compute.demosaicked_1_s0_y"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute.in0_denoised_1_stencil.0"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.1","inner_compute.in0_denoised_1_stencil.1"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.2","inner_compute.in0_denoised_1_stencil.2"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.3","inner_compute.in0_denoised_1_stencil.3"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.4","inner_compute.in0_denoised_1_stencil.4"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.5","inner_compute.in0_denoised_1_stencil.5"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.6","inner_compute.in0_denoised_1_stencil.6"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_read.7","inner_compute.in0_denoised_1_stencil.7"],
          ["self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_write.0","inner_compute.out_demosaicked_1_stencil"]
        ]
      },
      "cu_op_hcompute_demosaicked_1_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["demosaicked_1_s0_x_1",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_1",["Array",16,"BitIn"]],
          ["denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read",["Array",5,["Array",16,"BitIn"]]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_demosaicked_1_stencil_1"
          }
        },
        "connections":[
          ["self.demosaicked_1_s0_x_1","inner_compute.demosaicked_1_s0_x_1"],
          ["self.demosaicked_1_s0_y_1","inner_compute.demosaicked_1_s0_y_1"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.0","inner_compute.in0_denoised_1_stencil.0"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.1","inner_compute.in0_denoised_1_stencil.1"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.2","inner_compute.in0_denoised_1_stencil.2"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.3","inner_compute.in0_denoised_1_stencil.3"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_read.4","inner_compute.in0_denoised_1_stencil.4"],
          ["self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_write.0","inner_compute.out_demosaicked_1_stencil"]
        ]
      },
      "cu_op_hcompute_demosaicked_1_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["demosaicked_1_s0_x_2",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_2",["Array",16,"BitIn"]],
          ["denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_demosaicked_1_stencil_2"
          }
        },
        "connections":[
          ["self.demosaicked_1_s0_x_2","inner_compute.demosaicked_1_s0_x_2"],
          ["self.demosaicked_1_s0_y_2","inner_compute.demosaicked_1_s0_y_2"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute.in0_denoised_1_stencil.0"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.1","inner_compute.in0_denoised_1_stencil.1"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.2","inner_compute.in0_denoised_1_stencil.2"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.3","inner_compute.in0_denoised_1_stencil.3"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.4","inner_compute.in0_denoised_1_stencil.4"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.5","inner_compute.in0_denoised_1_stencil.5"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.6","inner_compute.in0_denoised_1_stencil.6"],
          ["self.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_read.7","inner_compute.in0_denoised_1_stencil.7"],
          ["self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_write.0","inner_compute.out_demosaicked_1_stencil"]
        ]
      },
      "cu_op_hcompute_denoised_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read",["Array",5,["Array",16,"BitIn"]]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_denoised_1_stencil"
          }
        },
        "connections":[
          ["self.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read.0","inner_compute.in0_hw_input_copy_stencil.0"],
          ["self.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read.1","inner_compute.in0_hw_input_copy_stencil.1"],
          ["self.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read.2","inner_compute.in0_hw_input_copy_stencil.2"],
          ["self.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read.3","inner_compute.in0_hw_input_copy_stencil.3"],
          ["self.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_read.4","inner_compute.in0_hw_input_copy_stencil.4"],
          ["self.denoised_1_stencil_op_hcompute_denoised_1_stencil_write.0","inner_compute.out_denoised_1_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_copy_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["hw_input_stencil_op_hcompute_hw_input_copy_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_copy_stencil"
          }
        },
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_copy_stencil_read.0","inner_compute.in0_hw_input_stencil.0"],
          ["self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_write.0","inner_compute.out_hw_input_copy_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["curved_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.curved_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_curved_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "curved_stencil_op_hcompute_curved_stencil_36_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39"],
          ["self.valid","self.en"]
        ]
      },
      "curved_stencil_op_hcompute_hw_output_stencil_39_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39"]
        ]
      },
      "curved_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_curved_stencil_write_wen","BitIn"],
          ["op_hcompute_curved_stencil_write_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_curved_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "curved_stencil_op_hcompute_curved_stencil_36_broadcast":{
            "modref":"global.curved_stencil_op_hcompute_curved_stencil_36_broadcast"
          },
          "curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",10092]}
          },
          "curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39_read_addrgen":{
            "modref":"global.aff__U207"
          },
          "curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39_write_addrgen":{
            "modref":"global.aff__U216"
          },
          "curved_stencil_op_hcompute_hw_output_stencil_39_select":{
            "modref":"global.curved_stencil_op_hcompute_hw_output_stencil_39_select"
          }
        },
        "connections":[
          ["curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39.wdata","curved_stencil_op_hcompute_curved_stencil_36_broadcast.curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39"],
          ["self.op_hcompute_curved_stencil_write_wen","curved_stencil_op_hcompute_curved_stencil_36_broadcast.en"],
          ["self.op_hcompute_curved_stencil_write.0","curved_stencil_op_hcompute_curved_stencil_36_broadcast.in"],
          ["curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39.wen","curved_stencil_op_hcompute_curved_stencil_36_broadcast.valid"],
          ["self.clk","curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39.clk"],
          ["curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39_read_addrgen.out","curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39.raddr"],
          ["curved_stencil_op_hcompute_hw_output_stencil_39_select.curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39","curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39.rdata"],
          ["self.op_hcompute_hw_output_stencil_read_ren","curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39.ren"],
          ["curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39_write_addrgen.out","curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39.waddr"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39_read_addrgen.d"],
          ["self.op_hcompute_curved_stencil_write_ctrl_vars","curved_stencil_op_hcompute_curved_stencil_36_to_curved_stencil_op_hcompute_hw_output_stencil_39_write_addrgen.d"],
          ["self.clk","curved_stencil_op_hcompute_hw_output_stencil_39_select.clk"],
          ["self.op_hcompute_hw_output_stencil_read_ctrl_vars","curved_stencil_op_hcompute_hw_output_stencil_39_select.d"],
          ["self.op_hcompute_hw_output_stencil_read.0","curved_stencil_op_hcompute_hw_output_stencil_39_select.out"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_corrected_stencil_33_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_corrected_stencil_34_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_corrected_stencil_35_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35",["Array",16,"BitIn"]],
          ["d",["Array",4,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35"],
          ["self.valid","self.en"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34"],
          ["self.valid","self.en"]
        ]
      },
      "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33"],
          ["self.valid","self.en"]
        ]
      },
      "demosaicked_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_corrected_stencil_read_ren","BitIn"],
          ["op_hcompute_corrected_stencil_read_ctrl_vars",["Array",4,["Array",16,"BitIn"]]],
          ["op_hcompute_corrected_stencil_read",["Array",3,["Array",16,"Bit"]]],
          ["op_hcompute_demosaicked_1_stencil_1_write_wen","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_2_write_wen","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_2_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_write_wen","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "demosaicked_1_stencil_op_hcompute_corrected_stencil_33_select":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_corrected_stencil_33_select"
          },
          "demosaicked_1_stencil_op_hcompute_corrected_stencil_34_select":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_corrected_stencil_34_select"
          },
          "demosaicked_1_stencil_op_hcompute_corrected_stencil_35_select":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_corrected_stencil_35_select"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3364]}
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35_read_addrgen":{
            "modref":"global.aff__U257"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35_write_addrgen":{
            "modref":"global.aff__U266"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3364]}
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34_read_addrgen":{
            "modref":"global.aff__U241"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34_write_addrgen":{
            "modref":"global.aff__U250"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast":{
            "modref":"global.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3364]}
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33_read_addrgen":{
            "modref":"global.aff__U225"
          },
          "demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33_write_addrgen":{
            "modref":"global.aff__U234"
          }
        },
        "connections":[
          ["self.clk","demosaicked_1_stencil_op_hcompute_corrected_stencil_33_select.clk"],
          ["self.op_hcompute_corrected_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_corrected_stencil_33_select.d"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33.rdata","demosaicked_1_stencil_op_hcompute_corrected_stencil_33_select.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33"],
          ["self.op_hcompute_corrected_stencil_read.0","demosaicked_1_stencil_op_hcompute_corrected_stencil_33_select.out"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_corrected_stencil_34_select.clk"],
          ["self.op_hcompute_corrected_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_corrected_stencil_34_select.d"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34.rdata","demosaicked_1_stencil_op_hcompute_corrected_stencil_34_select.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34"],
          ["self.op_hcompute_corrected_stencil_read.1","demosaicked_1_stencil_op_hcompute_corrected_stencil_34_select.out"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_corrected_stencil_35_select.clk"],
          ["self.op_hcompute_corrected_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_corrected_stencil_35_select.d"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35.rdata","demosaicked_1_stencil_op_hcompute_corrected_stencil_35_select.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35"],
          ["self.op_hcompute_corrected_stencil_read.2","demosaicked_1_stencil_op_hcompute_corrected_stencil_35_select.out"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35.wdata","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35"],
          ["self.op_hcompute_demosaicked_1_stencil_1_write_wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast.en"],
          ["self.op_hcompute_demosaicked_1_stencil_1_write.0","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast.in"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35.wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_broadcast.valid"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35.clk"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35_read_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35.raddr"],
          ["self.op_hcompute_corrected_stencil_read_ren","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35.ren"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35_write_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35.waddr"],
          ["self.op_hcompute_corrected_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35_read_addrgen.d"],
          ["self.op_hcompute_demosaicked_1_stencil_1_write_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_17_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_35_write_addrgen.d"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34.wdata","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34"],
          ["self.op_hcompute_demosaicked_1_stencil_2_write_wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast.en"],
          ["self.op_hcompute_demosaicked_1_stencil_2_write.0","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast.in"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34.wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_broadcast.valid"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34.clk"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34_read_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34.raddr"],
          ["self.op_hcompute_corrected_stencil_read_ren","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34.ren"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34_write_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34.waddr"],
          ["self.op_hcompute_corrected_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34_read_addrgen.d"],
          ["self.op_hcompute_demosaicked_1_stencil_2_write_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_23_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_34_write_addrgen.d"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33.wdata","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33"],
          ["self.op_hcompute_demosaicked_1_stencil_write_wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast.en"],
          ["self.op_hcompute_demosaicked_1_stencil_write.0","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast.in"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33.wen","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_broadcast.valid"],
          ["self.clk","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33.clk"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33_read_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33.raddr"],
          ["self.op_hcompute_corrected_stencil_read_ren","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33.ren"],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33_write_addrgen.out","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33.waddr"],
          ["self.op_hcompute_corrected_stencil_read_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33_read_addrgen.d"],
          ["self.op_hcompute_demosaicked_1_stencil_write_ctrl_vars","demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_8_to_demosaicked_1_stencil_op_hcompute_corrected_stencil_33_write_addrgen.d"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31"]
        ]
      },
      "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9"]
        ]
      },
      "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31",["Array",16,"Bit"]],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31"],
          ["self.in","self.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9"],
          ["self.valid","self.en"]
        ]
      },
      "denoised_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_demosaicked_1_stencil_1_read_ren","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_1_read",["Array",5,["Array",16,"Bit"]]],
          ["op_hcompute_demosaicked_1_stencil_2_read_ren","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_2_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_demosaicked_1_stencil_read_ren","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_denoised_1_stencil_write_wen","BitIn"],
          ["op_hcompute_denoised_1_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_denoised_1_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select"
          },
          "denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select":{
            "modref":"global.denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast":{
            "modref":"global.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_read_addrgen":{
            "modref":"global.aff__U273"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_write_addrgen":{
            "modref":"global.aff__U280"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_read_addrgen":{
            "modref":"global.aff__U287"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_write_addrgen":{
            "modref":"global.aff__U294"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_read_addrgen":{
            "modref":"global.aff__U301"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_write_addrgen":{
            "modref":"global.aff__U308"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_read_addrgen":{
            "modref":"global.aff__U315"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_write_addrgen":{
            "modref":"global.aff__U322"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_read_addrgen":{
            "modref":"global.aff__U329"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_write_addrgen":{
            "modref":"global.aff__U336"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_read_addrgen":{
            "modref":"global.aff__U343"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_write_addrgen":{
            "modref":"global.aff__U350"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_read_addrgen":{
            "modref":"global.aff__U357"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_write_addrgen":{
            "modref":"global.aff__U364"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_read_addrgen":{
            "modref":"global.aff__U371"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_write_addrgen":{
            "modref":"global.aff__U378"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_read_addrgen":{
            "modref":"global.aff__U385"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_write_addrgen":{
            "modref":"global.aff__U392"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_read_addrgen":{
            "modref":"global.aff__U399"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_write_addrgen":{
            "modref":"global.aff__U406"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_read_addrgen":{
            "modref":"global.aff__U413"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_write_addrgen":{
            "modref":"global.aff__U420"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_read_addrgen":{
            "modref":"global.aff__U427"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_write_addrgen":{
            "modref":"global.aff__U434"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_read_addrgen":{
            "modref":"global.aff__U441"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_write_addrgen":{
            "modref":"global.aff__U448"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_read_addrgen":{
            "modref":"global.aff__U455"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_write_addrgen":{
            "modref":"global.aff__U462"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_read_addrgen":{
            "modref":"global.aff__U469"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_write_addrgen":{
            "modref":"global.aff__U476"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_read_addrgen":{
            "modref":"global.aff__U483"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_write_addrgen":{
            "modref":"global.aff__U490"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_read_addrgen":{
            "modref":"global.aff__U497"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_write_addrgen":{
            "modref":"global.aff__U504"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_read_addrgen":{
            "modref":"global.aff__U511"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_write_addrgen":{
            "modref":"global.aff__U518"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_read_addrgen":{
            "modref":"global.aff__U525"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_write_addrgen":{
            "modref":"global.aff__U532"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_read_addrgen":{
            "modref":"global.aff__U539"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_write_addrgen":{
            "modref":"global.aff__U546"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",3600]}
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_read_addrgen":{
            "modref":"global.aff__U553"
          },
          "denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_write_addrgen":{
            "modref":"global.aff__U560"
          }
        },
        "connections":[
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10"],
          ["self.op_hcompute_demosaicked_1_stencil_read.1","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11"],
          ["self.op_hcompute_demosaicked_1_stencil_read.2","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12"],
          ["self.op_hcompute_demosaicked_1_stencil_read.3","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13"],
          ["self.op_hcompute_demosaicked_1_stencil_read.4","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14"],
          ["self.op_hcompute_demosaicked_1_stencil_read.5","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15"],
          ["self.op_hcompute_demosaicked_1_stencil_read.6","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16"],
          ["self.op_hcompute_demosaicked_1_stencil_read.7","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.0","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.1","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.2","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.3","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.4","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.0","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.1","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.2","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.3","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.4","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.5","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.6","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.7","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_select.out"],
          ["self.clk","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select.d"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.rdata","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9"],
          ["self.op_hcompute_demosaicked_1_stencil_read.0","denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_select.out"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.wdata","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9"],
          ["self.op_hcompute_denoised_1_stencil_write_wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.en"],
          ["self.op_hcompute_denoised_1_stencil_write.0","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.in"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.wen","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_broadcast.valid"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_10_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_11_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_12_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_13_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_14_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_15_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_16_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_18_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_19_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_20_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_21_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_1_22_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_24_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_25_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_26_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_27_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_28_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_29_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_30_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_2_31_write_addrgen.d"],
          ["self.clk","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.clk"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_read_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.raddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ren","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.ren"],
          ["denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_write_addrgen.out","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9.waddr"],
          ["self.op_hcompute_demosaicked_1_stencil_read_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_read_addrgen.d"],
          ["self.op_hcompute_denoised_1_stencil_write_ctrl_vars","denoised_1_stencil_op_hcompute_denoised_1_stencil_2_to_denoised_1_stencil_op_hcompute_demosaicked_1_stencil_9_write_addrgen.d"]
        ]
      },
      "hcompute_corrected_stencil":{
        "type":["Record",[
          ["out_corrected_stencil",["Array",16,"Bit"]],
          ["in0_demosaicked_1_stencil",["Array",3,["Array",16,"BitIn"]]],
          ["corrected_s0_c",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "add_1221_1224_1225":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1229_1230_1231":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1243_1244_1245":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1255_1256_1257":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "ashr_1231_1232_1233":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_1245_1232_1246":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "ashr_1257_1232_1258":{
            "genref":"coreir.ashr",
            "genargs":{"width":["Int",16]}
          },
          "const-2008__1256":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hf828"]}
          },
          "const-2541__1244":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hf613"]}
          },
          "const-3900__1230":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hf0c4"]}
          },
          "const0_0$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const159__1236":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h009f"]}
          },
          "const17__1223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const1_1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const200__1220":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00c8"]}
          },
          "const21__1241":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0015"]}
          },
          "const228__1248":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00e4"]}
          },
          "const38__1238":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0026"]}
          },
          "const44__1227":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h002c"]}
          },
          "const73__1250":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0049"]}
          },
          "const8__1232":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const8__1232$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const8__1232$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "const8__1253":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "eq_corrected_s0_c0_1218":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_corrected_s0_c1_1235":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "mul_1219_1220_1221":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1219_1238_1239":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1219_1253_1254":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1222_1223_1224":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1222_1241_1242":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1222_1248_1249":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1226_1227_1228":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1226_1236_1237":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_1226_1250_1251":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mux_1218_1234_1260":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1235_1247_1259":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sub_1225_1228_1229":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1237_1239_1240":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1240_1242_1243":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1249_1251_1252":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1252_1254_1255":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_1219_1220_1221.out","add_1221_1224_1225.in0"],
          ["mul_1222_1223_1224.out","add_1221_1224_1225.in1"],
          ["sub_1225_1228_1229.in0","add_1221_1224_1225.out"],
          ["sub_1225_1228_1229.out","add_1229_1230_1231.in0"],
          ["const-3900__1230.out","add_1229_1230_1231.in1"],
          ["ashr_1231_1232_1233.in0","add_1229_1230_1231.out"],
          ["sub_1240_1242_1243.out","add_1243_1244_1245.in0"],
          ["const-2541__1244.out","add_1243_1244_1245.in1"],
          ["ashr_1245_1232_1246.in0","add_1243_1244_1245.out"],
          ["sub_1252_1254_1255.out","add_1255_1256_1257.in0"],
          ["const-2008__1256.out","add_1255_1256_1257.in1"],
          ["ashr_1257_1232_1258.in0","add_1255_1256_1257.out"],
          ["const8__1232.out","ashr_1231_1232_1233.in1"],
          ["mux_1218_1234_1260.in1","ashr_1231_1232_1233.out"],
          ["const8__1232$1.out","ashr_1245_1232_1246.in1"],
          ["mux_1235_1247_1259.in1","ashr_1245_1232_1246.out"],
          ["const8__1232$2.out","ashr_1257_1232_1258.in1"],
          ["mux_1235_1247_1259.in0","ashr_1257_1232_1258.out"],
          ["eq_corrected_s0_c0_1218.in1","const0_0$6.out"],
          ["mul_1226_1236_1237.in1","const159__1236.out"],
          ["mul_1222_1223_1224.in1","const17__1223.out"],
          ["eq_corrected_s0_c1_1235.in1","const1_1.out"],
          ["mul_1219_1220_1221.in1","const200__1220.out"],
          ["mul_1222_1241_1242.in1","const21__1241.out"],
          ["mul_1222_1248_1249.in1","const228__1248.out"],
          ["mul_1219_1238_1239.in1","const38__1238.out"],
          ["mul_1226_1227_1228.in1","const44__1227.out"],
          ["mul_1226_1250_1251.in1","const73__1250.out"],
          ["mul_1219_1253_1254.in1","const8__1253.out"],
          ["self.corrected_s0_c","eq_corrected_s0_c0_1218.in0"],
          ["mux_1218_1234_1260.sel","eq_corrected_s0_c0_1218.out"],
          ["self.corrected_s0_c","eq_corrected_s0_c1_1235.in0"],
          ["mux_1235_1247_1259.sel","eq_corrected_s0_c1_1235.out"],
          ["self.in0_demosaicked_1_stencil.0","mul_1219_1220_1221.in0"],
          ["self.in0_demosaicked_1_stencil.0","mul_1219_1238_1239.in0"],
          ["sub_1237_1239_1240.in1","mul_1219_1238_1239.out"],
          ["self.in0_demosaicked_1_stencil.0","mul_1219_1253_1254.in0"],
          ["sub_1252_1254_1255.in1","mul_1219_1253_1254.out"],
          ["self.in0_demosaicked_1_stencil.1","mul_1222_1223_1224.in0"],
          ["self.in0_demosaicked_1_stencil.1","mul_1222_1241_1242.in0"],
          ["sub_1240_1242_1243.in1","mul_1222_1241_1242.out"],
          ["self.in0_demosaicked_1_stencil.1","mul_1222_1248_1249.in0"],
          ["sub_1249_1251_1252.in0","mul_1222_1248_1249.out"],
          ["self.in0_demosaicked_1_stencil.2","mul_1226_1227_1228.in0"],
          ["sub_1225_1228_1229.in1","mul_1226_1227_1228.out"],
          ["self.in0_demosaicked_1_stencil.2","mul_1226_1236_1237.in0"],
          ["sub_1237_1239_1240.in0","mul_1226_1236_1237.out"],
          ["self.in0_demosaicked_1_stencil.2","mul_1226_1250_1251.in0"],
          ["sub_1249_1251_1252.in1","mul_1226_1250_1251.out"],
          ["mux_1235_1247_1259.out","mux_1218_1234_1260.in0"],
          ["self.out_corrected_stencil","mux_1218_1234_1260.out"],
          ["sub_1240_1242_1243.in0","sub_1237_1239_1240.out"],
          ["sub_1252_1254_1255.in0","sub_1249_1251_1252.out"]
        ]
      },
      "hcompute_curved_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in0_corrected_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["out_curved_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const255__1632":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h00ff"]}
          },
          "curve$1":{
            "genref":"memory.rom2",
            "genargs":{"depth":["Int",256], "width":["Int",16]},
            "modargs":{"init":["Json",{"init":[0,0,0,0,0,1,1,1,1,2,2,2,2,3,3,3,3,4,4,4,4,5,5,5,5,6,6,6,6,7,7,7,7,8,8,8,8,9,9,9,9,10,10,10,10,11,11,11,11,12,12,12,12,13,13,13,13,14,14,14,14,15,15,15,15,16,16,16,16,17,17,17,17,18,18,18,18,19,19,19,19,20,20,20,20,21,21,21,21,22,22,22,22,23,23,23,23,24,24,24,24,25,25,25,25,26,26,26,26,27,27,27,27,28,28,28,28,29,29,29,29,30,30,30,30,31,31,31,31,32,32,32,32,33,33,33,33,34,34,34,34,35,35,35,35,36,36,36,36,37,37,37,37,38,38,38,38,39,39,39,39,40,40,40,40,41,41,41,41,42,42,42,42,43,43,43,43,44,44,44,44,45,45,45,45,46,46,46,46,47,47,47,47,48,48,48,48,49,49,49,49,50,50,50,50,51,51,51,51,52,52,52,52,53,53,53,53,54,54,54,54,55,55,55,55,56,56,56,56,57,57,57,57,58,58,58,58,59,59,59,59,60,60,60,60,61,61,61,61,62,62,62,62,63,63,63]}]}
          },
          "curve$1_ren":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "umin_corrected_stencil_1_1632_1633":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["umin_corrected_stencil_1_1632_1633.in1","const255__1632.out"],
          ["self.clk","curve$1.clk"],
          ["umin_corrected_stencil_1_1632_1633.out","curve$1.raddr"],
          ["self.out_curved_stencil","curve$1.rdata"],
          ["curve$1_ren.out","curve$1.ren"],
          ["umin_corrected_stencil_1_1632_1633.in0","self.in0_corrected_stencil.0"]
        ]
      },
      "hcompute_demosaicked_1_stencil":{
        "type":["Record",[
          ["out_demosaicked_1_stencil",["Array",16,"Bit"]],
          ["in0_denoised_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_s0_x",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "absd_denoised_1_stencil_1_denoised_1_stencil_2_519":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_1_denoised_1_stencil_4_498":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_1_denoised_1_stencil_5_499":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_1_denoised_1_stencil_7_520":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_2_denoised_1_stencil_1_491":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_2_denoised_1_stencil_3_492":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_6_denoised_1_stencil_1_513":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_6_denoised_1_stencil_2_528":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_6_denoised_1_stencil_7_527":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_7_denoised_1_stencil_1_546":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_7_denoised_1_stencil_2_514":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_7_denoised_1_stencil_8_545":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "add_486_487_488":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_494_487_495":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_497_507_508":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_497_551_552":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_501_487_502":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_504_487_505":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_507_551_558":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_508_487_509":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_516_487_517":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_518_525_526":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_522_487_523":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_530_487_531":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_533_487_534":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_536_507_537":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_537_487_538":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_541_487_542":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_543_525_544":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_548_487_549":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_552_487_553":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_558_487_559":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_1_489_490":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_1_524_557":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_1_denoised_1_stencil_2_486":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_1_denoised_1_stencil_6_516":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_1_denoised_1_stencil_7_522":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_2_denoised_1_stencil_3_494":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_2_denoised_1_stencil_7_541":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_4_denoised_1_stencil_1_501":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_5_denoised_1_stencil_1_504":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_6_denoised_1_stencil_2_533":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_7_denoised_1_stencil_6_530":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_8_denoised_1_stencil_7_548":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_x_481_484":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_y_481_482":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "const0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const0_0$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const1__481":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__481$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__487$9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "eq_4820_483":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_4840_485":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "lshr_488_487_489":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_495_487_496":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_502_487_503":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_505_487_506":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_509_487_510":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_517_487_518":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_523_487_524":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_531_487_532":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_534_487_535":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_538_487_539":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_542_487_543":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_549_487_550":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_553_487_554":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_559_487_560":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mux_483_512_562":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_485_511_denoised_1_stencil_1":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_485_556_561":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_493_489_496":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_500_503_506":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_515_540_555":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_521_489_524":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_529_532_535":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_547_550_524":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sub_490_510_511":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_526_539_540":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_544_554_555":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_557_560_561":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "ult_491_492_493":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_498_499_500":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_513_514_515":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_519_520_521":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_527_528_529":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_545_546_547":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_1_denoised_1_stencil_2_519.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_1_denoised_1_stencil_2_519.in1"],
          ["ult_519_520_521.in0","absd_denoised_1_stencil_1_denoised_1_stencil_2_519.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_1_denoised_1_stencil_4_498.in0"],
          ["self.in0_denoised_1_stencil.3","absd_denoised_1_stencil_1_denoised_1_stencil_4_498.in1"],
          ["ult_498_499_500.in0","absd_denoised_1_stencil_1_denoised_1_stencil_4_498.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_1_denoised_1_stencil_5_499.in0"],
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_1_denoised_1_stencil_5_499.in1"],
          ["ult_498_499_500.in1","absd_denoised_1_stencil_1_denoised_1_stencil_5_499.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_1_denoised_1_stencil_7_520.in0"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_1_denoised_1_stencil_7_520.in1"],
          ["ult_519_520_521.in1","absd_denoised_1_stencil_1_denoised_1_stencil_7_520.out"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_2_denoised_1_stencil_1_491.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_2_denoised_1_stencil_1_491.in1"],
          ["ult_491_492_493.in0","absd_denoised_1_stencil_2_denoised_1_stencil_1_491.out"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_2_denoised_1_stencil_3_492.in0"],
          ["self.in0_denoised_1_stencil.2","absd_denoised_1_stencil_2_denoised_1_stencil_3_492.in1"],
          ["ult_491_492_493.in1","absd_denoised_1_stencil_2_denoised_1_stencil_3_492.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_6_denoised_1_stencil_1_513.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_6_denoised_1_stencil_1_513.in1"],
          ["ult_513_514_515.in0","absd_denoised_1_stencil_6_denoised_1_stencil_1_513.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_6_denoised_1_stencil_2_528.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_6_denoised_1_stencil_2_528.in1"],
          ["ult_527_528_529.in1","absd_denoised_1_stencil_6_denoised_1_stencil_2_528.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_6_denoised_1_stencil_7_527.in0"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_6_denoised_1_stencil_7_527.in1"],
          ["ult_527_528_529.in0","absd_denoised_1_stencil_6_denoised_1_stencil_7_527.out"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_7_denoised_1_stencil_1_546.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_7_denoised_1_stencil_1_546.in1"],
          ["ult_545_546_547.in1","absd_denoised_1_stencil_7_denoised_1_stencil_1_546.out"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_7_denoised_1_stencil_2_514.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_7_denoised_1_stencil_2_514.in1"],
          ["ult_513_514_515.in1","absd_denoised_1_stencil_7_denoised_1_stencil_2_514.out"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_7_denoised_1_stencil_8_545.in0"],
          ["self.in0_denoised_1_stencil.7","absd_denoised_1_stencil_7_denoised_1_stencil_8_545.in1"],
          ["ult_545_546_547.in0","absd_denoised_1_stencil_7_denoised_1_stencil_8_545.out"],
          ["add_denoised_1_stencil_1_denoised_1_stencil_2_486.out","add_486_487_488.in0"],
          ["const1__487.out","add_486_487_488.in1"],
          ["lshr_488_487_489.in0","add_486_487_488.out"],
          ["add_denoised_1_stencil_2_denoised_1_stencil_3_494.out","add_494_487_495.in0"],
          ["const1__487$2.out","add_494_487_495.in1"],
          ["lshr_495_487_496.in0","add_494_487_495.out"],
          ["mux_493_489_496.out","add_497_507_508.in0"],
          ["mux_500_503_506.out","add_497_507_508.in1"],
          ["add_508_487_509.in0","add_497_507_508.out"],
          ["mux_493_489_496.out","add_497_551_552.in0"],
          ["mux_547_550_524.out","add_497_551_552.in1"],
          ["add_552_487_553.in0","add_497_551_552.out"],
          ["add_denoised_1_stencil_4_denoised_1_stencil_1_501.out","add_501_487_502.in0"],
          ["const1__487$4.out","add_501_487_502.in1"],
          ["lshr_502_487_503.in0","add_501_487_502.out"],
          ["add_denoised_1_stencil_5_denoised_1_stencil_1_504.out","add_504_487_505.in0"],
          ["const1__487$6.out","add_504_487_505.in1"],
          ["lshr_505_487_506.in0","add_504_487_505.out"],
          ["mux_500_503_506.out","add_507_551_558.in0"],
          ["mux_547_550_524.out","add_507_551_558.in1"],
          ["add_558_487_559.in0","add_507_551_558.out"],
          ["const1__487$8.out","add_508_487_509.in1"],
          ["lshr_509_487_510.in0","add_508_487_509.out"],
          ["add_denoised_1_stencil_1_denoised_1_stencil_6_516.out","add_516_487_517.in0"],
          ["const1__487$10.out","add_516_487_517.in1"],
          ["lshr_517_487_518.in0","add_516_487_517.out"],
          ["lshr_517_487_518.out","add_518_525_526.in0"],
          ["mux_521_489_524.out","add_518_525_526.in1"],
          ["sub_526_539_540.in0","add_518_525_526.out"],
          ["add_denoised_1_stencil_1_denoised_1_stencil_7_522.out","add_522_487_523.in0"],
          ["const1__487$12.out","add_522_487_523.in1"],
          ["lshr_523_487_524.in0","add_522_487_523.out"],
          ["add_denoised_1_stencil_7_denoised_1_stencil_6_530.out","add_530_487_531.in0"],
          ["const1__487$14.out","add_530_487_531.in1"],
          ["lshr_531_487_532.in0","add_530_487_531.out"],
          ["add_denoised_1_stencil_6_denoised_1_stencil_2_533.out","add_533_487_534.in0"],
          ["const1__487$16.out","add_533_487_534.in1"],
          ["lshr_534_487_535.in0","add_533_487_534.out"],
          ["mux_529_532_535.out","add_536_507_537.in0"],
          ["mux_500_503_506.out","add_536_507_537.in1"],
          ["add_537_487_538.in0","add_536_507_537.out"],
          ["const1__487$18.out","add_537_487_538.in1"],
          ["lshr_538_487_539.in0","add_537_487_538.out"],
          ["add_denoised_1_stencil_2_denoised_1_stencil_7_541.out","add_541_487_542.in0"],
          ["const1__487$20.out","add_541_487_542.in1"],
          ["lshr_542_487_543.in0","add_541_487_542.out"],
          ["lshr_542_487_543.out","add_543_525_544.in0"],
          ["mux_521_489_524.out","add_543_525_544.in1"],
          ["sub_544_554_555.in0","add_543_525_544.out"],
          ["add_denoised_1_stencil_8_denoised_1_stencil_7_548.out","add_548_487_549.in0"],
          ["const1__487$22.out","add_548_487_549.in1"],
          ["lshr_549_487_550.in0","add_548_487_549.out"],
          ["const1__487$24.out","add_552_487_553.in1"],
          ["lshr_553_487_554.in0","add_552_487_553.out"],
          ["const1__487$26.out","add_558_487_559.in1"],
          ["lshr_559_487_560.in0","add_558_487_559.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_1_489_490.in0"],
          ["lshr_488_487_489.out","add_denoised_1_stencil_1_489_490.in1"],
          ["sub_490_510_511.in0","add_denoised_1_stencil_1_489_490.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_1_524_557.in0"],
          ["lshr_523_487_524.out","add_denoised_1_stencil_1_524_557.in1"],
          ["sub_557_560_561.in0","add_denoised_1_stencil_1_524_557.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_1_denoised_1_stencil_2_486.in0"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_1_denoised_1_stencil_2_486.in1"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_1_denoised_1_stencil_6_516.in0"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_1_denoised_1_stencil_6_516.in1"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_1_denoised_1_stencil_7_522.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_1_denoised_1_stencil_7_522.in1"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_2_denoised_1_stencil_3_494.in0"],
          ["self.in0_denoised_1_stencil.2","add_denoised_1_stencil_2_denoised_1_stencil_3_494.in1"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_2_denoised_1_stencil_7_541.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_2_denoised_1_stencil_7_541.in1"],
          ["self.in0_denoised_1_stencil.3","add_denoised_1_stencil_4_denoised_1_stencil_1_501.in0"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_4_denoised_1_stencil_1_501.in1"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_5_denoised_1_stencil_1_504.in0"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_5_denoised_1_stencil_1_504.in1"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_6_denoised_1_stencil_2_533.in0"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_6_denoised_1_stencil_2_533.in1"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_7_denoised_1_stencil_6_530.in0"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_7_denoised_1_stencil_6_530.in1"],
          ["self.in0_denoised_1_stencil.7","add_denoised_1_stencil_8_denoised_1_stencil_7_548.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_8_denoised_1_stencil_7_548.in1"],
          ["self.demosaicked_1_s0_x","and_demosaicked_1_s0_x_481_484.in0"],
          ["const1__481$1.out","and_demosaicked_1_s0_x_481_484.in1"],
          ["eq_4840_485.in0","and_demosaicked_1_s0_x_481_484.out"],
          ["self.demosaicked_1_s0_y","and_demosaicked_1_s0_y_481_482.in0"],
          ["const1__481.out","and_demosaicked_1_s0_y_481_482.in1"],
          ["eq_4820_483.in0","and_demosaicked_1_s0_y_481_482.out"],
          ["eq_4840_485.in1","const0_0$1.out"],
          ["eq_4820_483.in1","const0_0.out"],
          ["lshr_488_487_489.in1","const1__487$1.out"],
          ["lshr_517_487_518.in1","const1__487$11.out"],
          ["lshr_523_487_524.in1","const1__487$13.out"],
          ["lshr_531_487_532.in1","const1__487$15.out"],
          ["lshr_534_487_535.in1","const1__487$17.out"],
          ["lshr_538_487_539.in1","const1__487$19.out"],
          ["lshr_542_487_543.in1","const1__487$21.out"],
          ["lshr_549_487_550.in1","const1__487$23.out"],
          ["lshr_553_487_554.in1","const1__487$25.out"],
          ["lshr_559_487_560.in1","const1__487$27.out"],
          ["lshr_495_487_496.in1","const1__487$3.out"],
          ["lshr_502_487_503.in1","const1__487$5.out"],
          ["lshr_505_487_506.in1","const1__487$7.out"],
          ["lshr_509_487_510.in1","const1__487$9.out"],
          ["mux_483_512_562.sel","eq_4820_483.out"],
          ["mux_485_511_denoised_1_stencil_1.sel","eq_4840_485.out"],
          ["mux_485_556_561.sel","eq_4840_485.out"],
          ["mux_493_489_496.in1","lshr_488_487_489.out"],
          ["mux_521_489_524.in1","lshr_488_487_489.out"],
          ["mux_493_489_496.in0","lshr_495_487_496.out"],
          ["mux_500_503_506.in1","lshr_502_487_503.out"],
          ["mux_500_503_506.in0","lshr_505_487_506.out"],
          ["sub_490_510_511.in1","lshr_509_487_510.out"],
          ["mux_521_489_524.in0","lshr_523_487_524.out"],
          ["mux_547_550_524.in0","lshr_523_487_524.out"],
          ["mux_529_532_535.in1","lshr_531_487_532.out"],
          ["mux_529_532_535.in0","lshr_534_487_535.out"],
          ["sub_526_539_540.in1","lshr_538_487_539.out"],
          ["mux_547_550_524.in1","lshr_549_487_550.out"],
          ["sub_544_554_555.in1","lshr_553_487_554.out"],
          ["sub_557_560_561.in1","lshr_559_487_560.out"],
          ["mux_485_556_561.out","mux_483_512_562.in0"],
          ["mux_485_511_denoised_1_stencil_1.out","mux_483_512_562.in1"],
          ["self.out_demosaicked_1_stencil","mux_483_512_562.out"],
          ["self.in0_denoised_1_stencil.0","mux_485_511_denoised_1_stencil_1.in0"],
          ["sub_490_510_511.out","mux_485_511_denoised_1_stencil_1.in1"],
          ["sub_557_560_561.out","mux_485_556_561.in0"],
          ["mux_515_540_555.out","mux_485_556_561.in1"],
          ["ult_491_492_493.out","mux_493_489_496.sel"],
          ["ult_498_499_500.out","mux_500_503_506.sel"],
          ["sub_544_554_555.out","mux_515_540_555.in0"],
          ["sub_526_539_540.out","mux_515_540_555.in1"],
          ["ult_513_514_515.out","mux_515_540_555.sel"],
          ["ult_519_520_521.out","mux_521_489_524.sel"],
          ["ult_527_528_529.out","mux_529_532_535.sel"],
          ["ult_545_546_547.out","mux_547_550_524.sel"]
        ]
      },
      "hcompute_demosaicked_1_stencil_1":{
        "type":["Record",[
          ["out_demosaicked_1_stencil",["Array",16,"Bit"]],
          ["in0_denoised_1_stencil",["Array",5,["Array",16,"BitIn"]]],
          ["demosaicked_1_s0_x_1",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_1",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "absd_denoised_1_stencil_9_denoised_1_stencil_10_751":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_9_denoised_1_stencil_11_752":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_9_denoised_1_stencil_12_763":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_9_denoised_1_stencil_13_764":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "add_754_755_756":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_758_755_759":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_766_755_767":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_769_755_770":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_10_denoised_1_stencil_9_754":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_11_denoised_1_stencil_9_758":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_12_denoised_1_stencil_9_766":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_13_denoised_1_stencil_9_769":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_x_1_746_749":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_y_1_746_747":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "const0_0$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const0_0$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const1__746":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__746$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__755":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__755$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__755$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__755$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__755$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__755$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__755$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__755$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "eq_7470_748":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_7490_750":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "lshr_756_755_757":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_759_755_760":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_767_755_768":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_770_755_771":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mux_748_762_773":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_750_772_denoised_1_stencil_9":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_750_denoised_1_stencil_9_761":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_753_757_760":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_765_768_771":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "ult_751_752_753":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_763_764_765":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_9_denoised_1_stencil_10_751.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_9_denoised_1_stencil_10_751.in1"],
          ["ult_751_752_753.in0","absd_denoised_1_stencil_9_denoised_1_stencil_10_751.out"],
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_9_denoised_1_stencil_11_752.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_9_denoised_1_stencil_11_752.in1"],
          ["ult_751_752_753.in1","absd_denoised_1_stencil_9_denoised_1_stencil_11_752.out"],
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_9_denoised_1_stencil_12_763.in0"],
          ["self.in0_denoised_1_stencil.2","absd_denoised_1_stencil_9_denoised_1_stencil_12_763.in1"],
          ["ult_763_764_765.in0","absd_denoised_1_stencil_9_denoised_1_stencil_12_763.out"],
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_9_denoised_1_stencil_13_764.in0"],
          ["self.in0_denoised_1_stencil.3","absd_denoised_1_stencil_9_denoised_1_stencil_13_764.in1"],
          ["ult_763_764_765.in1","absd_denoised_1_stencil_9_denoised_1_stencil_13_764.out"],
          ["add_denoised_1_stencil_10_denoised_1_stencil_9_754.out","add_754_755_756.in0"],
          ["const1__755.out","add_754_755_756.in1"],
          ["lshr_756_755_757.in0","add_754_755_756.out"],
          ["add_denoised_1_stencil_11_denoised_1_stencil_9_758.out","add_758_755_759.in0"],
          ["const1__755$2.out","add_758_755_759.in1"],
          ["lshr_759_755_760.in0","add_758_755_759.out"],
          ["add_denoised_1_stencil_12_denoised_1_stencil_9_766.out","add_766_755_767.in0"],
          ["const1__755$4.out","add_766_755_767.in1"],
          ["lshr_767_755_768.in0","add_766_755_767.out"],
          ["add_denoised_1_stencil_13_denoised_1_stencil_9_769.out","add_769_755_770.in0"],
          ["const1__755$6.out","add_769_755_770.in1"],
          ["lshr_770_755_771.in0","add_769_755_770.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_10_denoised_1_stencil_9_754.in0"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_10_denoised_1_stencil_9_754.in1"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_11_denoised_1_stencil_9_758.in0"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_11_denoised_1_stencil_9_758.in1"],
          ["self.in0_denoised_1_stencil.2","add_denoised_1_stencil_12_denoised_1_stencil_9_766.in0"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_12_denoised_1_stencil_9_766.in1"],
          ["self.in0_denoised_1_stencil.3","add_denoised_1_stencil_13_denoised_1_stencil_9_769.in0"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_13_denoised_1_stencil_9_769.in1"],
          ["self.demosaicked_1_s0_x_1","and_demosaicked_1_s0_x_1_746_749.in0"],
          ["const1__746$1.out","and_demosaicked_1_s0_x_1_746_749.in1"],
          ["eq_7490_750.in0","and_demosaicked_1_s0_x_1_746_749.out"],
          ["self.demosaicked_1_s0_y_1","and_demosaicked_1_s0_y_1_746_747.in0"],
          ["const1__746.out","and_demosaicked_1_s0_y_1_746_747.in1"],
          ["eq_7470_748.in0","and_demosaicked_1_s0_y_1_746_747.out"],
          ["eq_7470_748.in1","const0_0$2.out"],
          ["eq_7490_750.in1","const0_0$3.out"],
          ["lshr_756_755_757.in1","const1__755$1.out"],
          ["lshr_759_755_760.in1","const1__755$3.out"],
          ["lshr_767_755_768.in1","const1__755$5.out"],
          ["lshr_770_755_771.in1","const1__755$7.out"],
          ["mux_748_762_773.sel","eq_7470_748.out"],
          ["mux_750_772_denoised_1_stencil_9.sel","eq_7490_750.out"],
          ["mux_750_denoised_1_stencil_9_761.sel","eq_7490_750.out"],
          ["mux_753_757_760.in1","lshr_756_755_757.out"],
          ["mux_753_757_760.in0","lshr_759_755_760.out"],
          ["mux_765_768_771.in1","lshr_767_755_768.out"],
          ["mux_765_768_771.in0","lshr_770_755_771.out"],
          ["mux_750_772_denoised_1_stencil_9.out","mux_748_762_773.in0"],
          ["mux_750_denoised_1_stencil_9_761.out","mux_748_762_773.in1"],
          ["self.out_demosaicked_1_stencil","mux_748_762_773.out"],
          ["self.in0_denoised_1_stencil.4","mux_750_772_denoised_1_stencil_9.in0"],
          ["mux_765_768_771.out","mux_750_772_denoised_1_stencil_9.in1"],
          ["mux_753_757_760.out","mux_750_denoised_1_stencil_9_761.in0"],
          ["self.in0_denoised_1_stencil.4","mux_750_denoised_1_stencil_9_761.in1"],
          ["ult_751_752_753.out","mux_753_757_760.sel"],
          ["ult_763_764_765.out","mux_765_768_771.sel"]
        ]
      },
      "hcompute_demosaicked_1_stencil_2":{
        "type":["Record",[
          ["out_demosaicked_1_stencil",["Array",16,"Bit"]],
          ["in0_denoised_1_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_s0_x_2",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_2",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "absd_denoised_1_stencil_14_denoised_1_stencil_15_992":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_14_denoised_1_stencil_17_971":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_14_denoised_1_stencil_18_972":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_14_denoised_1_stencil_20_991":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_15_denoised_1_stencil_14_965":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_15_denoised_1_stencil_16_964":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_15_denoised_1_stencil_20_986":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_19_denoised_1_stencil_14_985":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_19_denoised_1_stencil_15_999":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_19_denoised_1_stencil_20_1000":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_20_denoised_1_stencil_14_1017":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "absd_denoised_1_stencil_20_denoised_1_stencil_21_1018":{
            "genref":"commonlib.absd",
            "genargs":{"width":["Int",16]}
          },
          "add_1002_960_1003":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1005_960_1006":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1008_980_1009":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1009_960_1010":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1013_960_1014":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1015_997_1016":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1020_960_1021":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1024_960_1025":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_1031_960_1032":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_959_960_961":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_967_960_968":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_970_1023_1024":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_970_980_981":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_974_960_975":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_977_960_978":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_980_1023_1031":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_981_960_982":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_988_960_989":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_990_997_998":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_994_960_995":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_14_962_963":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_14_996_1030":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_14_denoised_1_stencil_15_959":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_14_denoised_1_stencil_20_994":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_15_denoised_1_stencil_20_1013":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_16_denoised_1_stencil_15_967":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_17_denoised_1_stencil_14_974":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_18_denoised_1_stencil_14_977":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_19_denoised_1_stencil_14_988":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_19_denoised_1_stencil_15_1002":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_19_denoised_1_stencil_20_1005":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_denoised_1_stencil_21_denoised_1_stencil_20_1020":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_x_2_954_957":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "and_demosaicked_1_s0_y_2_954_955":{
            "genref":"coreir.and",
            "genargs":{"width":["Int",16]}
          },
          "const0_0$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const0_0$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const1__954":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__954$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const1__960$9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "eq_9550_956":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "eq_9570_958":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1003_960_1004":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1006_960_1007":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1010_960_1011":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1014_960_1015":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1021_960_1022":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1025_960_1026":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_1032_960_1033":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_961_960_962":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_968_960_969":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_975_960_976":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_978_960_979":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_982_960_983":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_989_960_990":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "lshr_995_960_996":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          },
          "mux_1001_1004_1007":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_1019_996_1022":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_956_1029_1035":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_958_984_1028":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_958_denoised_1_stencil_14_1034":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_966_969_962":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_973_976_979":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_987_1012_1027":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "mux_993_996_962":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "sub_1016_1026_1027":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_1030_1033_1034":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_963_983_984":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "sub_998_1011_1012":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "ult_1017_1018_1019":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_964_965_966":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_971_972_973":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_985_986_987":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_991_992_993":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          },
          "ult_999_1000_1001":{
            "genref":"coreir.ult",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_14_denoised_1_stencil_15_992.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_14_denoised_1_stencil_15_992.in1"],
          ["ult_991_992_993.in1","absd_denoised_1_stencil_14_denoised_1_stencil_15_992.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_14_denoised_1_stencil_17_971.in0"],
          ["self.in0_denoised_1_stencil.3","absd_denoised_1_stencil_14_denoised_1_stencil_17_971.in1"],
          ["ult_971_972_973.in0","absd_denoised_1_stencil_14_denoised_1_stencil_17_971.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_14_denoised_1_stencil_18_972.in0"],
          ["self.in0_denoised_1_stencil.4","absd_denoised_1_stencil_14_denoised_1_stencil_18_972.in1"],
          ["ult_971_972_973.in1","absd_denoised_1_stencil_14_denoised_1_stencil_18_972.out"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_14_denoised_1_stencil_20_991.in0"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_14_denoised_1_stencil_20_991.in1"],
          ["ult_991_992_993.in0","absd_denoised_1_stencil_14_denoised_1_stencil_20_991.out"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_15_denoised_1_stencil_14_965.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_15_denoised_1_stencil_14_965.in1"],
          ["ult_964_965_966.in1","absd_denoised_1_stencil_15_denoised_1_stencil_14_965.out"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_15_denoised_1_stencil_16_964.in0"],
          ["self.in0_denoised_1_stencil.2","absd_denoised_1_stencil_15_denoised_1_stencil_16_964.in1"],
          ["ult_964_965_966.in0","absd_denoised_1_stencil_15_denoised_1_stencil_16_964.out"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_15_denoised_1_stencil_20_986.in0"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_15_denoised_1_stencil_20_986.in1"],
          ["ult_985_986_987.in1","absd_denoised_1_stencil_15_denoised_1_stencil_20_986.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_19_denoised_1_stencil_14_985.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_19_denoised_1_stencil_14_985.in1"],
          ["ult_985_986_987.in0","absd_denoised_1_stencil_19_denoised_1_stencil_14_985.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_19_denoised_1_stencil_15_999.in0"],
          ["self.in0_denoised_1_stencil.1","absd_denoised_1_stencil_19_denoised_1_stencil_15_999.in1"],
          ["ult_999_1000_1001.in0","absd_denoised_1_stencil_19_denoised_1_stencil_15_999.out"],
          ["self.in0_denoised_1_stencil.5","absd_denoised_1_stencil_19_denoised_1_stencil_20_1000.in0"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_19_denoised_1_stencil_20_1000.in1"],
          ["ult_999_1000_1001.in1","absd_denoised_1_stencil_19_denoised_1_stencil_20_1000.out"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_20_denoised_1_stencil_14_1017.in0"],
          ["self.in0_denoised_1_stencil.0","absd_denoised_1_stencil_20_denoised_1_stencil_14_1017.in1"],
          ["ult_1017_1018_1019.in0","absd_denoised_1_stencil_20_denoised_1_stencil_14_1017.out"],
          ["self.in0_denoised_1_stencil.6","absd_denoised_1_stencil_20_denoised_1_stencil_21_1018.in0"],
          ["self.in0_denoised_1_stencil.7","absd_denoised_1_stencil_20_denoised_1_stencil_21_1018.in1"],
          ["ult_1017_1018_1019.in1","absd_denoised_1_stencil_20_denoised_1_stencil_21_1018.out"],
          ["add_denoised_1_stencil_19_denoised_1_stencil_15_1002.out","add_1002_960_1003.in0"],
          ["const1__960$14.out","add_1002_960_1003.in1"],
          ["lshr_1003_960_1004.in0","add_1002_960_1003.out"],
          ["add_denoised_1_stencil_19_denoised_1_stencil_20_1005.out","add_1005_960_1006.in0"],
          ["const1__960$16.out","add_1005_960_1006.in1"],
          ["lshr_1006_960_1007.in0","add_1005_960_1006.out"],
          ["mux_1001_1004_1007.out","add_1008_980_1009.in0"],
          ["mux_973_976_979.out","add_1008_980_1009.in1"],
          ["add_1009_960_1010.in0","add_1008_980_1009.out"],
          ["const1__960$18.out","add_1009_960_1010.in1"],
          ["lshr_1010_960_1011.in0","add_1009_960_1010.out"],
          ["add_denoised_1_stencil_15_denoised_1_stencil_20_1013.out","add_1013_960_1014.in0"],
          ["const1__960$20.out","add_1013_960_1014.in1"],
          ["lshr_1014_960_1015.in0","add_1013_960_1014.out"],
          ["lshr_1014_960_1015.out","add_1015_997_1016.in0"],
          ["mux_993_996_962.out","add_1015_997_1016.in1"],
          ["sub_1016_1026_1027.in0","add_1015_997_1016.out"],
          ["add_denoised_1_stencil_21_denoised_1_stencil_20_1020.out","add_1020_960_1021.in0"],
          ["const1__960$22.out","add_1020_960_1021.in1"],
          ["lshr_1021_960_1022.in0","add_1020_960_1021.out"],
          ["add_970_1023_1024.out","add_1024_960_1025.in0"],
          ["const1__960$24.out","add_1024_960_1025.in1"],
          ["lshr_1025_960_1026.in0","add_1024_960_1025.out"],
          ["add_980_1023_1031.out","add_1031_960_1032.in0"],
          ["const1__960$26.out","add_1031_960_1032.in1"],
          ["lshr_1032_960_1033.in0","add_1031_960_1032.out"],
          ["add_denoised_1_stencil_14_denoised_1_stencil_15_959.out","add_959_960_961.in0"],
          ["const1__960.out","add_959_960_961.in1"],
          ["lshr_961_960_962.in0","add_959_960_961.out"],
          ["add_denoised_1_stencil_16_denoised_1_stencil_15_967.out","add_967_960_968.in0"],
          ["const1__960$2.out","add_967_960_968.in1"],
          ["lshr_968_960_969.in0","add_967_960_968.out"],
          ["mux_966_969_962.out","add_970_1023_1024.in0"],
          ["mux_1019_996_1022.out","add_970_1023_1024.in1"],
          ["mux_966_969_962.out","add_970_980_981.in0"],
          ["mux_973_976_979.out","add_970_980_981.in1"],
          ["add_981_960_982.in0","add_970_980_981.out"],
          ["add_denoised_1_stencil_17_denoised_1_stencil_14_974.out","add_974_960_975.in0"],
          ["const1__960$4.out","add_974_960_975.in1"],
          ["lshr_975_960_976.in0","add_974_960_975.out"],
          ["add_denoised_1_stencil_18_denoised_1_stencil_14_977.out","add_977_960_978.in0"],
          ["const1__960$6.out","add_977_960_978.in1"],
          ["lshr_978_960_979.in0","add_977_960_978.out"],
          ["mux_973_976_979.out","add_980_1023_1031.in0"],
          ["mux_1019_996_1022.out","add_980_1023_1031.in1"],
          ["const1__960$8.out","add_981_960_982.in1"],
          ["lshr_982_960_983.in0","add_981_960_982.out"],
          ["add_denoised_1_stencil_19_denoised_1_stencil_14_988.out","add_988_960_989.in0"],
          ["const1__960$10.out","add_988_960_989.in1"],
          ["lshr_989_960_990.in0","add_988_960_989.out"],
          ["lshr_989_960_990.out","add_990_997_998.in0"],
          ["mux_993_996_962.out","add_990_997_998.in1"],
          ["sub_998_1011_1012.in0","add_990_997_998.out"],
          ["add_denoised_1_stencil_14_denoised_1_stencil_20_994.out","add_994_960_995.in0"],
          ["const1__960$12.out","add_994_960_995.in1"],
          ["lshr_995_960_996.in0","add_994_960_995.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_14_962_963.in0"],
          ["lshr_961_960_962.out","add_denoised_1_stencil_14_962_963.in1"],
          ["sub_963_983_984.in0","add_denoised_1_stencil_14_962_963.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_14_996_1030.in0"],
          ["lshr_995_960_996.out","add_denoised_1_stencil_14_996_1030.in1"],
          ["sub_1030_1033_1034.in0","add_denoised_1_stencil_14_996_1030.out"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_14_denoised_1_stencil_15_959.in0"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_14_denoised_1_stencil_15_959.in1"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_14_denoised_1_stencil_20_994.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_14_denoised_1_stencil_20_994.in1"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_15_denoised_1_stencil_20_1013.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_15_denoised_1_stencil_20_1013.in1"],
          ["self.in0_denoised_1_stencil.2","add_denoised_1_stencil_16_denoised_1_stencil_15_967.in0"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_16_denoised_1_stencil_15_967.in1"],
          ["self.in0_denoised_1_stencil.3","add_denoised_1_stencil_17_denoised_1_stencil_14_974.in0"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_17_denoised_1_stencil_14_974.in1"],
          ["self.in0_denoised_1_stencil.4","add_denoised_1_stencil_18_denoised_1_stencil_14_977.in0"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_18_denoised_1_stencil_14_977.in1"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_19_denoised_1_stencil_14_988.in0"],
          ["self.in0_denoised_1_stencil.0","add_denoised_1_stencil_19_denoised_1_stencil_14_988.in1"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_19_denoised_1_stencil_15_1002.in0"],
          ["self.in0_denoised_1_stencil.1","add_denoised_1_stencil_19_denoised_1_stencil_15_1002.in1"],
          ["self.in0_denoised_1_stencil.5","add_denoised_1_stencil_19_denoised_1_stencil_20_1005.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_19_denoised_1_stencil_20_1005.in1"],
          ["self.in0_denoised_1_stencil.7","add_denoised_1_stencil_21_denoised_1_stencil_20_1020.in0"],
          ["self.in0_denoised_1_stencil.6","add_denoised_1_stencil_21_denoised_1_stencil_20_1020.in1"],
          ["self.demosaicked_1_s0_x_2","and_demosaicked_1_s0_x_2_954_957.in0"],
          ["const1__954$1.out","and_demosaicked_1_s0_x_2_954_957.in1"],
          ["eq_9570_958.in0","and_demosaicked_1_s0_x_2_954_957.out"],
          ["self.demosaicked_1_s0_y_2","and_demosaicked_1_s0_y_2_954_955.in0"],
          ["const1__954.out","and_demosaicked_1_s0_y_2_954_955.in1"],
          ["eq_9550_956.in0","and_demosaicked_1_s0_y_2_954_955.out"],
          ["eq_9550_956.in1","const0_0$4.out"],
          ["eq_9570_958.in1","const0_0$5.out"],
          ["lshr_961_960_962.in1","const1__960$1.out"],
          ["lshr_989_960_990.in1","const1__960$11.out"],
          ["lshr_995_960_996.in1","const1__960$13.out"],
          ["lshr_1003_960_1004.in1","const1__960$15.out"],
          ["lshr_1006_960_1007.in1","const1__960$17.out"],
          ["lshr_1010_960_1011.in1","const1__960$19.out"],
          ["lshr_1014_960_1015.in1","const1__960$21.out"],
          ["lshr_1021_960_1022.in1","const1__960$23.out"],
          ["lshr_1025_960_1026.in1","const1__960$25.out"],
          ["lshr_1032_960_1033.in1","const1__960$27.out"],
          ["lshr_968_960_969.in1","const1__960$3.out"],
          ["lshr_975_960_976.in1","const1__960$5.out"],
          ["lshr_978_960_979.in1","const1__960$7.out"],
          ["lshr_982_960_983.in1","const1__960$9.out"],
          ["mux_956_1029_1035.sel","eq_9550_956.out"],
          ["mux_958_984_1028.sel","eq_9570_958.out"],
          ["mux_958_denoised_1_stencil_14_1034.sel","eq_9570_958.out"],
          ["mux_1001_1004_1007.in1","lshr_1003_960_1004.out"],
          ["mux_1001_1004_1007.in0","lshr_1006_960_1007.out"],
          ["sub_998_1011_1012.in1","lshr_1010_960_1011.out"],
          ["mux_1019_996_1022.in0","lshr_1021_960_1022.out"],
          ["sub_1016_1026_1027.in1","lshr_1025_960_1026.out"],
          ["sub_1030_1033_1034.in1","lshr_1032_960_1033.out"],
          ["mux_966_969_962.in0","lshr_961_960_962.out"],
          ["mux_993_996_962.in0","lshr_961_960_962.out"],
          ["mux_966_969_962.in1","lshr_968_960_969.out"],
          ["mux_973_976_979.in1","lshr_975_960_976.out"],
          ["mux_973_976_979.in0","lshr_978_960_979.out"],
          ["sub_963_983_984.in1","lshr_982_960_983.out"],
          ["mux_1019_996_1022.in1","lshr_995_960_996.out"],
          ["mux_993_996_962.in1","lshr_995_960_996.out"],
          ["ult_999_1000_1001.out","mux_1001_1004_1007.sel"],
          ["ult_1017_1018_1019.out","mux_1019_996_1022.sel"],
          ["mux_958_denoised_1_stencil_14_1034.out","mux_956_1029_1035.in0"],
          ["mux_958_984_1028.out","mux_956_1029_1035.in1"],
          ["self.out_demosaicked_1_stencil","mux_956_1029_1035.out"],
          ["mux_987_1012_1027.out","mux_958_984_1028.in0"],
          ["sub_963_983_984.out","mux_958_984_1028.in1"],
          ["sub_1030_1033_1034.out","mux_958_denoised_1_stencil_14_1034.in0"],
          ["self.in0_denoised_1_stencil.0","mux_958_denoised_1_stencil_14_1034.in1"],
          ["ult_964_965_966.out","mux_966_969_962.sel"],
          ["ult_971_972_973.out","mux_973_976_979.sel"],
          ["sub_1016_1026_1027.out","mux_987_1012_1027.in0"],
          ["sub_998_1011_1012.out","mux_987_1012_1027.in1"],
          ["ult_985_986_987.out","mux_987_1012_1027.sel"],
          ["ult_991_992_993.out","mux_993_996_962.sel"]
        ]
      },
      "hcompute_denoised_1_stencil":{
        "type":["Record",[
          ["out_denoised_1_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_copy_stencil",["Array",5,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "umax_333_336_337":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umax_hw_input_copy_stencil_2_331_332":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umax_hw_input_copy_stencil_3_330_331":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umax_hw_input_copy_stencil_4_hw_input_copy_stencil_5_330":{
            "genref":"commonlib.umax",
            "genargs":{"width":["Int",16]}
          },
          "umin_hw_input_copy_stencil_1_332_333":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          },
          "umin_hw_input_copy_stencil_2_335_336":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          },
          "umin_hw_input_copy_stencil_3_334_335":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          },
          "umin_hw_input_copy_stencil_4_hw_input_copy_stencil_5_334":{
            "genref":"commonlib.umin",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["umin_hw_input_copy_stencil_1_332_333.in0","self.in0_hw_input_copy_stencil.0"],
          ["umax_hw_input_copy_stencil_2_331_332.in0","self.in0_hw_input_copy_stencil.1"],
          ["umin_hw_input_copy_stencil_2_335_336.in0","self.in0_hw_input_copy_stencil.1"],
          ["umax_hw_input_copy_stencil_3_330_331.in0","self.in0_hw_input_copy_stencil.2"],
          ["umin_hw_input_copy_stencil_3_334_335.in0","self.in0_hw_input_copy_stencil.2"],
          ["umax_hw_input_copy_stencil_4_hw_input_copy_stencil_5_330.in0","self.in0_hw_input_copy_stencil.3"],
          ["umin_hw_input_copy_stencil_4_hw_input_copy_stencil_5_334.in0","self.in0_hw_input_copy_stencil.3"],
          ["umax_hw_input_copy_stencil_4_hw_input_copy_stencil_5_330.in1","self.in0_hw_input_copy_stencil.4"],
          ["umin_hw_input_copy_stencil_4_hw_input_copy_stencil_5_334.in1","self.in0_hw_input_copy_stencil.4"],
          ["umax_333_336_337.out","self.out_denoised_1_stencil"],
          ["umin_hw_input_copy_stencil_1_332_333.out","umax_333_336_337.in0"],
          ["umin_hw_input_copy_stencil_2_335_336.out","umax_333_336_337.in1"],
          ["umax_hw_input_copy_stencil_3_330_331.out","umax_hw_input_copy_stencil_2_331_332.in1"],
          ["umin_hw_input_copy_stencil_1_332_333.in1","umax_hw_input_copy_stencil_2_331_332.out"],
          ["umax_hw_input_copy_stencil_4_hw_input_copy_stencil_5_330.out","umax_hw_input_copy_stencil_3_330_331.in1"],
          ["umin_hw_input_copy_stencil_3_334_335.out","umin_hw_input_copy_stencil_2_335_336.in1"],
          ["umin_hw_input_copy_stencil_4_hw_input_copy_stencil_5_334.out","umin_hw_input_copy_stencil_3_334_335.in1"]
        ]
      },
      "hcompute_hw_input_copy_stencil":{
        "type":["Record",[
          ["out_hw_input_copy_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_copy_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_curved_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_curved_stencil.0"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["out",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7",["Array",16,"BitIn"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7"]
        ]
      },
      "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast":{
        "type":["Record",[
          ["in",["Array",16,"BitIn"]],
          ["en","BitIn"],
          ["valid","Bit"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6",["Array",16,"Bit"]],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7",["Array",16,"Bit"]]
        ]],
        "connections":[
          ["self.valid","self.en"],
          ["self.in","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3"],
          ["self.in","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4"],
          ["self.in","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5"],
          ["self.in","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6"],
          ["self.in","self.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7"]
        ]
      },
      "hw_input_copy_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["op_hcompute_denoised_1_stencil_read_ren","BitIn"],
          ["op_hcompute_denoised_1_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_denoised_1_stencil_read",["Array",5,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_copy_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_copy_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_copy_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select"
          },
          "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select"
          },
          "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select"
          },
          "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select"
          },
          "hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast":{
            "modref":"global.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_read_addrgen":{
            "modref":"global.aff__U567"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_write_addrgen":{
            "modref":"global.aff__U574"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_read_addrgen":{
            "modref":"global.aff__U581"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_write_addrgen":{
            "modref":"global.aff__U588"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_read_addrgen":{
            "modref":"global.aff__U595"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_write_addrgen":{
            "modref":"global.aff__U602"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_read_addrgen":{
            "modref":"global.aff__U609"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_write_addrgen":{
            "modref":"global.aff__U616"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7":{
            "genref":"global.raw_dual_port_sram_tile",
            "genargs":{"depth":["Int",4096]}
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_read_addrgen":{
            "modref":"global.aff__U623"
          },
          "hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_write_addrgen":{
            "modref":"global.aff__U630"
          }
        },
        "connections":[
          ["self.clk","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select.clk"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select.d"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.rdata","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3"],
          ["self.op_hcompute_denoised_1_stencil_read.0","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_select.out"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select.clk"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select.d"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.rdata","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4"],
          ["self.op_hcompute_denoised_1_stencil_read.1","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_select.out"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select.clk"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select.d"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.rdata","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5"],
          ["self.op_hcompute_denoised_1_stencil_read.2","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_select.out"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select.clk"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select.d"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.rdata","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6"],
          ["self.op_hcompute_denoised_1_stencil_read.3","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_select.out"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select.clk"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select.d"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.rdata","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7"],
          ["self.op_hcompute_denoised_1_stencil_read.4","hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_select.out"],
          ["self.op_hcompute_hw_input_copy_stencil_write_wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.en"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.wdata","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.wdata","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.wdata","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.wdata","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.wdata","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7"],
          ["self.op_hcompute_hw_input_copy_stencil_write.0","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.in"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.wen","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_broadcast.valid"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.clk"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_read_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.raddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ren","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.ren"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_write_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3.waddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_read_addrgen.d"],
          ["self.op_hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_3_write_addrgen.d"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.clk"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_read_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.raddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ren","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.ren"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_write_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4.waddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_read_addrgen.d"],
          ["self.op_hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_4_write_addrgen.d"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.clk"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_read_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.raddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ren","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.ren"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_write_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5.waddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_read_addrgen.d"],
          ["self.op_hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_5_write_addrgen.d"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.clk"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_read_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.raddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ren","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.ren"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_write_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6.waddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_read_addrgen.d"],
          ["self.op_hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_6_write_addrgen.d"],
          ["self.clk","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.clk"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_read_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.raddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ren","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.ren"],
          ["hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_write_addrgen.out","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7.waddr"],
          ["self.op_hcompute_denoised_1_stencil_read_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_read_addrgen.d"],
          ["self.op_hcompute_hw_input_copy_stencil_write_ctrl_vars","hw_input_copy_stencil_op_hcompute_hw_input_copy_stencil_0_to_hw_input_copy_stencil_op_hcompute_denoised_1_stencil_7_write_addrgen.d"]
        ]
      }
    },
    "generators":{
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"},
        "modules":[
          [{"depth":["Int",10092]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["wdata",["Array",16,"BitIn"]],
              ["waddr",["Array",16,"BitIn"]],
              ["wen","BitIn"],
              ["rdata",["Array",16,"Bit"]],
              ["raddr",["Array",16,"BitIn"]],
              ["ren","BitIn"]
            ]],
            "instances":{
              "mem":{
                "genref":"coreir.mem",
                "genargs":{"depth":["Int",10092], "has_init":["Bool",false], "width":["Int",16]}
              },
              "raddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
              },
              "readreg":{
                "genref":"mantle.reg",
                "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
                "modargs":{"init":[["BitVector",16],"16'h0000"]}
              },
              "waddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",14], "lo":["Int",0], "width":["Int",16]}
              }
            },
            "connections":[
              ["self.clk","mem.clk"],
              ["raddr_slice.out","mem.raddr"],
              ["readreg.in","mem.rdata"],
              ["waddr_slice.out","mem.waddr"],
              ["self.wdata","mem.wdata"],
              ["self.wen","mem.wen"],
              ["self.raddr","raddr_slice.in"],
              ["self.clk","readreg.clk"],
              ["self.ren","readreg.en"],
              ["self.rdata","readreg.out"],
              ["waddr_slice.in","self.waddr"]
            ]
          }],
          [{"depth":["Int",3364]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["wdata",["Array",16,"BitIn"]],
              ["waddr",["Array",16,"BitIn"]],
              ["wen","BitIn"],
              ["rdata",["Array",16,"Bit"]],
              ["raddr",["Array",16,"BitIn"]],
              ["ren","BitIn"]
            ]],
            "instances":{
              "mem":{
                "genref":"coreir.mem",
                "genargs":{"depth":["Int",3364], "has_init":["Bool",false], "width":["Int",16]}
              },
              "raddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              },
              "readreg":{
                "genref":"mantle.reg",
                "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
                "modargs":{"init":[["BitVector",16],"16'h0000"]}
              },
              "waddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              }
            },
            "connections":[
              ["self.clk","mem.clk"],
              ["raddr_slice.out","mem.raddr"],
              ["readreg.in","mem.rdata"],
              ["waddr_slice.out","mem.waddr"],
              ["self.wdata","mem.wdata"],
              ["self.wen","mem.wen"],
              ["self.raddr","raddr_slice.in"],
              ["self.clk","readreg.clk"],
              ["self.ren","readreg.en"],
              ["self.rdata","readreg.out"],
              ["waddr_slice.in","self.waddr"]
            ]
          }],
          [{"depth":["Int",3600]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["wdata",["Array",16,"BitIn"]],
              ["waddr",["Array",16,"BitIn"]],
              ["wen","BitIn"],
              ["rdata",["Array",16,"Bit"]],
              ["raddr",["Array",16,"BitIn"]],
              ["ren","BitIn"]
            ]],
            "instances":{
              "mem":{
                "genref":"coreir.mem",
                "genargs":{"depth":["Int",3600], "has_init":["Bool",false], "width":["Int",16]}
              },
              "raddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              },
              "readreg":{
                "genref":"mantle.reg",
                "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
                "modargs":{"init":[["BitVector",16],"16'h0000"]}
              },
              "waddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              }
            },
            "connections":[
              ["self.clk","mem.clk"],
              ["raddr_slice.out","mem.raddr"],
              ["readreg.in","mem.rdata"],
              ["waddr_slice.out","mem.waddr"],
              ["self.wdata","mem.wdata"],
              ["self.wen","mem.wen"],
              ["self.raddr","raddr_slice.in"],
              ["self.clk","readreg.clk"],
              ["self.ren","readreg.en"],
              ["self.rdata","readreg.out"],
              ["waddr_slice.in","self.waddr"]
            ]
          }],
          [{"depth":["Int",4096]},{
            "type":["Record",[
              ["clk",["Named","coreir.clkIn"]],
              ["wdata",["Array",16,"BitIn"]],
              ["waddr",["Array",16,"BitIn"]],
              ["wen","BitIn"],
              ["rdata",["Array",16,"Bit"]],
              ["raddr",["Array",16,"BitIn"]],
              ["ren","BitIn"]
            ]],
            "instances":{
              "mem":{
                "genref":"coreir.mem",
                "genargs":{"depth":["Int",4096], "has_init":["Bool",false], "width":["Int",16]}
              },
              "raddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              },
              "readreg":{
                "genref":"mantle.reg",
                "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
                "modargs":{"init":[["BitVector",16],"16'h0000"]}
              },
              "waddr_slice":{
                "genref":"coreir.slice",
                "genargs":{"hi":["Int",12], "lo":["Int",0], "width":["Int",16]}
              }
            },
            "connections":[
              ["self.clk","mem.clk"],
              ["raddr_slice.out","mem.raddr"],
              ["readreg.in","mem.rdata"],
              ["waddr_slice.out","mem.waddr"],
              ["self.wdata","mem.wdata"],
              ["self.wen","mem.wen"],
              ["self.raddr","raddr_slice.in"],
              ["self.clk","readreg.clk"],
              ["self.ren","readreg.en"],
              ["self.rdata","readreg.out"],
              ["waddr_slice.in","self.waddr"]
            ]
          }]
        ]
      }
    },
    "typegens":{
      "raw_dual_port_sram_TG":[{"depth":"Int"},"sparse",[
        [{"depth":["Int",3364]},["Record",[["clk",["Named","coreir.clkIn"]],["wdata",["Array",16,"BitIn"]],["waddr",["Array",16,"BitIn"]],["wen","BitIn"],["rdata",["Array",16,"Bit"]],["raddr",["Array",16,"BitIn"]],["ren","BitIn"]]]],
        [{"depth":["Int",3600]},["Record",[["clk",["Named","coreir.clkIn"]],["wdata",["Array",16,"BitIn"]],["waddr",["Array",16,"BitIn"]],["wen","BitIn"],["rdata",["Array",16,"Bit"]],["raddr",["Array",16,"BitIn"]],["ren","BitIn"]]]],
        [{"depth":["Int",4096]},["Record",[["clk",["Named","coreir.clkIn"]],["wdata",["Array",16,"BitIn"]],["waddr",["Array",16,"BitIn"]],["wen","BitIn"],["rdata",["Array",16,"Bit"]],["raddr",["Array",16,"BitIn"]],["ren","BitIn"]]]],
        [{"depth":["Int",10092]},["Record",[["clk",["Named","coreir.clkIn"]],["wdata",["Array",16,"BitIn"]],["waddr",["Array",16,"BitIn"]],["wen","BitIn"],["rdata",["Array",16,"Bit"]],["raddr",["Array",16,"BitIn"]],["ren","BitIn"]]]]
      ]]
    }
  }
}
}
