{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1702540978475 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1702540978475 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 14 16:02:58 2023 " "Processing started: Thu Dec 14 16:02:58 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1702540978475 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540978475 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Car_Led -c Car_Led " "Command: quartus_map --read_settings_files=on --write_settings_files=off Car_Led -c Car_Led" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540978475 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1702540978713 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1702540978714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shudianshiyan/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /shudianshiyan/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../debounce/debounce.v" "" { Text "D:/ShuDianShiYan/debounce/debounce.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702540983821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983821 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "divide ../divide/divide.v " "Entity \"divide\" obtained from \"../divide/divide.v\" instead of from Quartus Prime megafunction library" {  } { { "../divide/divide.v" "" { Text "D:/ShuDianShiYan/divide/divide.v" 18 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1702540983822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/shudianshiyan/divide/divide.v 1 1 " "Found 1 design units, including 1 entities, in source file /shudianshiyan/divide/divide.v" { { "Info" "ISGN_ENTITY_NAME" "1 divide " "Found entity 1: divide" {  } { { "../divide/divide.v" "" { Text "D:/ShuDianShiYan/divide/divide.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702540983822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983822 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Car_Led.v(68) " "Verilog HDL information at Car_Led.v(68): always construct contains both blocking and non-blocking assignments" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1702540983823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car_led.v 1 1 " "Found 1 design units, including 1 entities, in source file car_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 Car_Led " "Found entity 1: Car_Led" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1702540983823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983823 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Car_Led " "Elaborating entity \"Car_Led\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1702540983846 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state Car_Led.v(83) " "Verilog HDL Always Construct warning at Car_Led.v(83): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state Car_Led.v(88) " "Verilog HDL Always Construct warning at Car_Led.v(88): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state Car_Led.v(93) " "Verilog HDL Always Construct warning at Car_Led.v(93): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state Car_Led.v(98) " "Verilog HDL Always Construct warning at Car_Led.v(98): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "next_state Car_Led.v(103) " "Verilog HDL Always Construct warning at Car_Led.v(103): variable \"next_state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_led_1 Car_Led.v(68) " "Verilog HDL Always Construct warning at Car_Led.v(68): inferring latch(es) for variable \"seg_led_1\", which holds its previous value in one or more paths through the always construct" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_led_2 Car_Led.v(68) " "Verilog HDL Always Construct warning at Car_Led.v(68): inferring latch(es) for variable \"seg_led_2\", which holds its previous value in one or more paths through the always construct" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_2\[0\] Car_Led.v(68) " "Inferred latch for \"seg_led_2\[0\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_2\[1\] Car_Led.v(68) " "Inferred latch for \"seg_led_2\[1\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_2\[2\] Car_Led.v(68) " "Inferred latch for \"seg_led_2\[2\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_2\[3\] Car_Led.v(68) " "Inferred latch for \"seg_led_2\[3\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_2\[4\] Car_Led.v(68) " "Inferred latch for \"seg_led_2\[4\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_2\[5\] Car_Led.v(68) " "Inferred latch for \"seg_led_2\[5\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_2\[6\] Car_Led.v(68) " "Inferred latch for \"seg_led_2\[6\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_2\[7\] Car_Led.v(68) " "Inferred latch for \"seg_led_2\[7\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_2\[8\] Car_Led.v(68) " "Inferred latch for \"seg_led_2\[8\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_1\[0\] Car_Led.v(68) " "Inferred latch for \"seg_led_1\[0\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_1\[1\] Car_Led.v(68) " "Inferred latch for \"seg_led_1\[1\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_1\[2\] Car_Led.v(68) " "Inferred latch for \"seg_led_1\[2\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_1\[3\] Car_Led.v(68) " "Inferred latch for \"seg_led_1\[3\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_1\[4\] Car_Led.v(68) " "Inferred latch for \"seg_led_1\[4\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_1\[5\] Car_Led.v(68) " "Inferred latch for \"seg_led_1\[5\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_1\[6\] Car_Led.v(68) " "Inferred latch for \"seg_led_1\[6\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_1\[7\] Car_Led.v(68) " "Inferred latch for \"seg_led_1\[7\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_led_1\[8\] Car_Led.v(68) " "Inferred latch for \"seg_led_1\[8\]\" at Car_Led.v(68)" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540983847 "|Car_Led"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide divide:c1 " "Elaborating entity \"divide\" for hierarchy \"divide:c1\"" {  } { { "Car_Led.v" "c1" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702540983848 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg_led_1\[2\]\$latch seg_led_1\[1\]\$latch " "Duplicate LATCH primitive \"seg_led_1\[2\]\$latch\" merged with LATCH primitive \"seg_led_1\[1\]\$latch\"" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702540984071 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg_led_2\[5\]\$latch seg_led_1\[1\]\$latch " "Duplicate LATCH primitive \"seg_led_2\[5\]\$latch\" merged with LATCH primitive \"seg_led_1\[1\]\$latch\"" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702540984071 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg_led_2\[4\]\$latch seg_led_1\[1\]\$latch " "Duplicate LATCH primitive \"seg_led_2\[4\]\$latch\" merged with LATCH primitive \"seg_led_1\[1\]\$latch\"" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702540984071 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "seg_led_2\[6\]\$latch seg_led_1\[6\]\$latch " "Duplicate LATCH primitive \"seg_led_2\[6\]\$latch\" merged with LATCH primitive \"seg_led_1\[6\]\$latch\"" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1702540984071 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1702540984071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led_1\[0\]\$latch " "Latch seg_led_1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.START " "Ports D and ENA on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE current_state.START " "Ports ENA and PRE on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""}  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702540984071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led_1\[1\]\$latch " "Latch seg_led_1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.START " "Ports D and ENA on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE current_state.START " "Ports ENA and PRE on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""}  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702540984071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led_1\[3\]\$latch " "Latch seg_led_1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.START " "Ports D and ENA on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR current_state.START " "Ports ENA and CLR on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""}  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702540984071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led_1\[4\]\$latch " "Latch seg_led_1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.START " "Ports D and ENA on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE current_state.START " "Ports ENA and PRE on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""}  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702540984071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led_1\[5\]\$latch " "Latch seg_led_1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""}  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702540984071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led_1\[6\]\$latch " "Latch seg_led_1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.START " "Ports D and ENA on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE current_state.START " "Ports ENA and PRE on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""}  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702540984071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led_2\[0\]\$latch " "Latch seg_led_2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.START " "Ports D and ENA on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE current_state.START " "Ports ENA and PRE on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""}  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702540984071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led_2\[1\]\$latch " "Latch seg_led_2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[0\] " "Ports D and ENA on the latch are fed by the same signal sw\[0\]" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 2 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""}  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702540984071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led_2\[2\]\$latch " "Latch seg_led_2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.START " "Ports D and ENA on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE current_state.START " "Ports ENA and PRE on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""}  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702540984071 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_led_2\[3\]\$latch " "Latch seg_led_2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.START " "Ports D and ENA on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR current_state.START " "Ports ENA and CLR on the latch are fed by the same signal current_state.START" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1702540984071 ""}  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1702540984071 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] VCC " "Pin \"led\[2\]\" is stuck at VCC" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702540984083 "|Car_Led|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] VCC " "Pin \"led\[5\]\" is stuck at VCC" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702540984083 "|Car_Led|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_1\[7\] GND " "Pin \"seg_led_1\[7\]\" is stuck at GND" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702540984083 "|Car_Led|seg_led_1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_1\[8\] GND " "Pin \"seg_led_1\[8\]\" is stuck at GND" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702540984083 "|Car_Led|seg_led_1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_2\[7\] GND " "Pin \"seg_led_2\[7\]\" is stuck at GND" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702540984083 "|Car_Led|seg_led_2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg_led_2\[8\] GND " "Pin \"seg_led_2\[8\]\" is stuck at GND" {  } { { "Car_Led.v" "" { Text "D:/ShuDianShiYan/Car_Led/Car_Led.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1702540984083 "|Car_Led|seg_led_2[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1702540984083 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1702540984120 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1702540984311 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/ShuDianShiYan/Car_Led/output_files/Car_Led.map.smsg " "Generated suppressed messages file D:/ShuDianShiYan/Car_Led/output_files/Car_Led.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540984327 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1702540984377 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1702540984377 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1702540984399 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1702540984399 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113 " "Implemented 113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1702540984399 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1702540984399 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1702540984408 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 14 16:03:04 2023 " "Processing ended: Thu Dec 14 16:03:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1702540984408 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1702540984408 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1702540984408 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1702540984408 ""}
