INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-fpga-rtl/kl10-fpga-rtl.srcs/sources_1/ip/fake_mem/sim/fake_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fake_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-fpga-rtl/kl10-fpga-rtl.srcs/sources_1/ip/dram_mem/sim/dram_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dram_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-fpga-rtl/kl10-fpga-rtl.srcs/sources_1/ip/fm_mem/sim/fm_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fm_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-fpga-rtl/kl10-fpga-rtl.srcs/sources_1/ip/cram_mem/sim/cram_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cram_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-fpga-rtl/rtl/apr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-fpga-rtl/rtl/ccl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-fpga-rtl/rtl/ccw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ccw
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-fpga-rtl/rtl/cha.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cha
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-fpga-rtl/rtl/chc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-fpga-rtl/rtl/chd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-fpga-rtl/rtl/chx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chx
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-fpga-rtl/rtl/clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-fpga-rtl/rtl/con.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module con
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/alan/kl10-fpga-rtl/rtl/cra.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cra
ERROR: [VRFC 10-2068] ansi port EBUS cannot be redeclared in the header [/home/alan/kl10-fpga-rtl/rtl/cra.v:57]
ERROR: [VRFC 10-2989] 'DISP' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:92]
ERROR: [VRFC 10-2989] 'DISP' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:93]
ERROR: [VRFC 10-2989] 'DISP' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:94]
ERROR: [VRFC 10-2989] 'ARX' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:96]
ERROR: [VRFC 10-2989] 'CALL' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:97]
ERROR: [VRFC 10-2989] 'DISP' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:98]
ERROR: [VRFC 10-2989] 'DISP' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:104]
ERROR: [VRFC 10-2989] 'DISP' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:111]
ERROR: [VRFC 10-2989] 'SH' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:119]
ERROR: [VRFC 10-2989] 'DISP' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:122]
ERROR: [VRFC 10-2989] 'MQ' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:123]
ERROR: [VRFC 10-2989] 'BR' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:124]
ERROR: [VRFC 10-2989] 'ARX' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:125]
ERROR: [VRFC 10-2989] 'ADX' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:126]
ERROR: [VRFC 10-2989] 'AR' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:127]
ERROR: [VRFC 10-2989] 'AD' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:128]
ERROR: [VRFC 10-2989] 'ARX' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:129]
ERROR: [VRFC 10-2989] 'ARX' is not declared [/home/alan/kl10-fpga-rtl/rtl/cra.v:130]
INFO: [#UNDEF] Sorry, too many errors..
