

================================================================
== Vitis HLS Report for 'aes_Pipeline_VITIS_LOOP_665_1_VITIS_LOOP_668_2'
================================================================
* Date:           Wed Apr 17 16:01:59 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AES_Power_Monitor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.687 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_665_1_VITIS_LOOP_668_2  |       16|       16|         2|          1|          1|    16|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.68>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten19 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %indvar_flatten19"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i356"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten19_load = load i5 %indvar_flatten19" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665]   --->   Operation 12 'load' 'indvar_flatten19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.36ns)   --->   "%icmp_ln665 = icmp_eq  i5 %indvar_flatten19_load, i5 16" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665]   --->   Operation 14 'icmp' 'icmp_ln665' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.78ns)   --->   "%add_ln665 = add i5 %indvar_flatten19_load, i5 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665]   --->   Operation 15 'add' 'add_ln665' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln665 = br i1 %icmp_ln665, void %for.inc12.i359, void %for.end14.i363.exitStub" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665]   --->   Operation 16 'br' 'br_ln665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:668]   --->   Operation 17 'load' 'j_load' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665]   --->   Operation 18 'load' 'i_load' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.13ns)   --->   "%icmp_ln668 = icmp_eq  i3 %j_load, i3 4" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:668]   --->   Operation 19 'icmp' 'icmp_ln668' <Predicate = (!icmp_ln665)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.98ns)   --->   "%select_ln665 = select i1 %icmp_ln668, i3 0, i3 %j_load" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665]   --->   Operation 20 'select' 'select_ln665' <Predicate = (!icmp_ln665)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.65ns)   --->   "%add_ln665_1 = add i3 %i_load, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665]   --->   Operation 21 'add' 'add_ln665_1' <Predicate = (!icmp_ln665)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.98ns)   --->   "%select_ln665_1 = select i1 %icmp_ln668, i3 %add_ln665_1, i3 %i_load" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665]   --->   Operation 22 'select' 'select_ln665_1' <Predicate = (!icmp_ln665)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln665 = zext i3 %select_ln665_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665]   --->   Operation 23 'zext' 'zext_ln665' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln665 = trunc i3 %select_ln665_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665]   --->   Operation 24 'trunc' 'trunc_ln665' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln665, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665]   --->   Operation 25 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j_6_cast = zext i3 %select_ln665" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665]   --->   Operation 26 'zext' 'j_6_cast' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.73ns)   --->   "%add_ln669 = add i4 %j_6_cast, i4 %p_mid1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669]   --->   Operation 27 'add' 'add_ln669' <Predicate = (!icmp_ln665)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln669 = zext i4 %add_ln669" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669]   --->   Operation 28 'zext' 'zext_ln669' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ciphertext_array_addr = getelementptr i8 %ciphertext_array, i64 0, i64 %zext_ln669" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669]   --->   Operation 29 'getelementptr' 'ciphertext_array_addr' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%ciphertext_array_load = load i4 %ciphertext_array_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669]   --->   Operation 30 'load' 'ciphertext_array_load' <Predicate = (!icmp_ln665)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln669 = trunc i3 %select_ln665" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669]   --->   Operation 31 'trunc' 'trunc_ln669' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %trunc_ln669, i2 0" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669]   --->   Operation 32 'bitconcatenate' 'shl_ln6' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.73ns)   --->   "%add_ln669_1 = add i4 %shl_ln6, i4 %zext_ln665" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669]   --->   Operation 33 'add' 'add_ln669_1' <Predicate = (!icmp_ln665)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.65ns)   --->   "%add_ln668 = add i3 %select_ln665, i3 1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:668]   --->   Operation 34 'add' 'add_ln668' <Predicate = (!icmp_ln665)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln668 = store i5 %add_ln665, i5 %indvar_flatten19" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:668]   --->   Operation 35 'store' 'store_ln668' <Predicate = (!icmp_ln665)> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln668 = store i3 %select_ln665_1, i3 %i" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:668]   --->   Operation 36 'store' 'store_ln668' <Predicate = (!icmp_ln665)> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln668 = store i3 %add_ln668, i3 %j" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:668]   --->   Operation 37 'store' 'store_ln668' <Predicate = (!icmp_ln665)> <Delay = 1.58>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln665)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.64>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_665_1_VITIS_LOOP_668_2_str"   --->   Operation 38 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln634 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:634]   --->   Operation 41 'specloopname' 'specloopname_ln634' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] (2.32ns)   --->   "%ciphertext_array_load = load i4 %ciphertext_array_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669]   --->   Operation 42 'load' 'ciphertext_array_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln669_1 = zext i4 %add_ln669_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669]   --->   Operation 43 'zext' 'zext_ln669_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%block_addr = getelementptr i8 %block_r, i64 0, i64 %zext_ln669_1" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669]   --->   Operation 44 'getelementptr' 'block_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (2.32ns)   --->   "%store_ln669 = store i8 %ciphertext_array_load, i4 %block_addr" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669]   --->   Operation 45 'store' 'store_ln669' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 16> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln668 = br void %for.inc.i356" [AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:668]   --->   Operation 46 'br' 'br_ln668' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.69ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665) on local variable 'i' [18]  (0 ns)
	'add' operation ('add_ln665_1', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665) [23]  (1.65 ns)
	'select' operation ('select_ln665_1', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:665) [24]  (0.98 ns)
	'add' operation ('add_ln669', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669) [31]  (1.74 ns)
	'getelementptr' operation ('ciphertext_array_addr', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669) [33]  (0 ns)
	'load' operation ('ciphertext_array_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669) on array 'ciphertext_array' [34]  (2.32 ns)

 <State 2>: 4.64ns
The critical path consists of the following:
	'load' operation ('ciphertext_array_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669) on array 'ciphertext_array' [34]  (2.32 ns)
	'store' operation ('store_ln669', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669) of variable 'ciphertext_array_load', AES_AXIS_HLS/vitis/vitis_source/aes_axis.cpp:669 on array 'block_r' [40]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
