IP Generator (Version 2020.3 build 62942)
Check out license ...
Start generating at 2022-05-06 15:48
Instance: DebugCore (F:\pds_project\ConvKing\ipcore\DebugCore\DebugCore.idf)
Model: DebugCore (1.3)
Part: Logos-PGL22G-MBG324--6
Create directory 'rtl' ...
Copy 'rtl\ips_dbc_cfg_reg_file_v1_0.v' to 'rtl' ...
Copy 'rtl\ips_dbc_compare_256b_v1_0.v' to 'rtl' ...
Copy 'rtl\ips_dbc_data_capture_mem_v1_0.v' to 'rtl' ...
Copy 'rtl\ips_dbc_debug_core_v1_3.v' to 'rtl' ...
Copy 'rtl\ips_dbc_hub_decode_v1_2.v' to 'rtl' ...
Copy 'rtl\ips_dbc_rd_addr_gen_v1_3.v' to 'rtl' ...
Copy 'rtl\ips_dbc_storage_condition_v1_3.v' to 'rtl' ...
Copy 'rtl\ips_dbc_storage_qualification_v1_2.v' to 'rtl' ...
Copy 'rtl\ips_dbc_trig_unit_v1_3.v' to 'rtl' ...
Copy 'rtl\ips_dbc_trigger_condition_v1_3.v' to 'rtl' ...
Copy 'rtl\ips_dbc_trigger_output_v1_2.v' to 'rtl' ...
Copy 'ips_dbc_wrapper_v1_3.v.xml' ...
Copy 'ips_dbc_inst.fdc.xml' ...
Compile file 'ips_dbc_wrapper_v1_3.v.xml' to 'DebugCore.v' ...
Found top module 'DebugCore' in file 'DebugCore.v'.
Compile file 'ips_dbc_inst.fdc.xml' to 'DebugCore.fdc' ...
Create template file 'DebugCore_tmpl.v' ...
Create template file 'DebugCore_tmpl.vhdl' ...
There are 12 source files to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
