{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Design Assistant Quartus II " "Info: Running Quartus II Design Assistant" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 15 01:03:44 2024 " "Info: Processing started: Sat Jun 15 01:03:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_drc --read_settings_files=off --write_settings_files=off dram-controller -c top " "Info: Command: quartus_drc --read_settings_files=off --write_settings_files=off dram-controller -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WDRC_EXTERNAL_RESET" "Rule R102: External reset should be synchronized using two cascaded registers 1 " "Warning: (Medium) Rule R102: External reset should be synchronized using two cascaded registers. Found 1 node(s) related to this rule." { { "Warning" "WDRC_NODES_WARNING" " i_reset_n " "Warning: Node  \"i_reset_n\"" {  } { { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 13 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { i_reset_n {reset_sync:reset_sync_inst|r_reset_1 reset_sync:reset_sync_inst|r_reset_2 } } {  } {  } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { i_reset_n reset_sync:reset_sync_inst|r_reset_1 reset_sync:reset_sync_inst|r_reset_2 } "DRC_SRC_DST_MODE" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "i_reset_n" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Medium) %1!s!. Found %2!d! node(s) related to this rule." 0 0 "" 0 -1}
{ "Info" "IDRC_HIGH_FANOUT" "Rule T101: Nodes with more than the specified number of fan-outs 30 4 " "Info: (Information) Rule T101: Nodes with more than the specified number of fan-outs. (Value defined:30). Found 4 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " reset_sync:reset_sync_inst\|r_reset_2 " "Info: Node  \"reset_sync:reset_sync_inst\|r_reset_2\"" {  } { { "../src/design/reset_sync.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/reset_sync.vhd" 19 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { reset_sync:reset_sync_inst|r_reset_2 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { reset_sync:reset_sync_inst|r_reset_2 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset_sync:reset_sync_inst\|r_reset_2" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|oe_r " "Info: Node  \"ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|oe_r\"" {  } { { "../src/design/ram_controller/components/config_regs.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/config_regs.vhd" 29 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|oe_r" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|data_r\[13\]~32 " "Info: Node  \"ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|data_r\[13\]~32\"" {  } { { "../src/design/ram_controller/components/config_regs.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/config_regs.vhd" 38 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[13]~32 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[13]~32 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|data_r\[13\]~32" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " i_clk " "Info: Node  \"i_clk\"" {  } { { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { i_clk {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { i_clk } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "i_clk" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_TOP_FANOUT" "Rule T102: Top nodes with the highest number of fan-outs 50 50 " "Info: (Information) Rule T102: Top nodes with the highest number of fan-outs. (Value defined:50). Found 50 node(s) with highest fan-out." { { "Info" "IDRC_NODES_INFO" " i_clk " "Info: Node  \"i_clk\"" {  } { { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 14 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { i_clk {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { i_clk } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "i_clk" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " reset_sync:reset_sync_inst\|r_reset_2 " "Info: Node  \"reset_sync:reset_sync_inst\|r_reset_2\"" {  } { { "../src/design/reset_sync.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/reset_sync.vhd" 19 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { reset_sync:reset_sync_inst|r_reset_2 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { reset_sync:reset_sync_inst|r_reset_2 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset_sync:reset_sync_inst\|r_reset_2" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|oe_r " "Info: Node  \"ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|oe_r\"" {  } { { "../src/design/ram_controller/components/config_regs.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/config_regs.vhd" 29 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|config_regs:config_regs_inst|oe_r } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|oe_r" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|data_r\[13\]~32 " "Info: Node  \"ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|data_r\[13\]~32\"" {  } { { "../src/design/ram_controller/components/config_regs.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/config_regs.vhd" 38 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[13]~32 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|config_regs:config_regs_inst|data_r[13]~32 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|config_regs:config_regs_inst\|data_r\[13\]~32" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|row_changed~6 " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|row_changed~6\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 54 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed~6 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|row_changed~6 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|row_changed~6" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|row_changed~6 " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|row_changed~6\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 54 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed~6 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|row_changed~6 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|row_changed~6" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|mux:mux_inst\|col_sel~1 " "Info: Node  \"ram_controller:ram_controller_inst\|mux:mux_inst\|col_sel~1\"" {  } { { "../src/design/ram_controller/components/mux.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/mux.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|mux:mux_inst|col_sel~1 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|mux:mux_inst|col_sel~1 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|mux:mux_inst\|col_sel~1" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|initialized " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|initialized\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 53 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|initialized {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|initialized } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|initialized" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|initialized " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|initialized\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 53 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|initialized {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|initialized } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|initialized" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|cs_n " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|cs_n\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 55 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|cs_n {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|cs_n } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|cs_n" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|LessThan2~6 " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|LessThan2~6\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 99 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~6 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~6 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|LessThan2~6" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|LessThan2~6 " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|LessThan2~6\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 99 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|LessThan2~6 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|LessThan2~6 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|LessThan2~6" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter~37 " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter~37\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter~37 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_cycle_counter~37 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_cycle_counter~37" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|LessThan2~12 " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|LessThan2~12\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 99 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~12 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|LessThan2~12 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|LessThan2~12" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " m68k_decoder:m68k_decoder_inst\|mem_cs_n " "Info: Node  \"m68k_decoder:m68k_decoder_inst\|mem_cs_n\"" {  } { { "../src/design/m68k_decoder.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/m68k_decoder.vhd" 160 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { m68k_decoder:m68k_decoder_inst|mem_cs_n {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { m68k_decoder:m68k_decoder_inst|mem_cs_n } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "m68k_decoder:m68k_decoder_inst\|mem_cs_n" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|refresh_cycle_counter~37 " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|refresh_cycle_counter~37\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 47 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter~37 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_cycle_counter~37 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|refresh_cycle_counter~37" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|LessThan2~12 " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|LessThan2~12\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 99 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|LessThan2~12 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|LessThan2~12 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|LessThan2~12" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " i_rw_n " "Info: Node  \"i_rw_n\"" {  } { { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 16 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { i_rw_n {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { i_rw_n } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "i_rw_n" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|mux:mux_inst\|col_sel~0 " "Info: Node  \"ram_controller:ram_controller_inst\|mux:mux_inst\|col_sel~0\"" {  } { { "../src/design/ram_controller/components/mux.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/mux.vhd" 21 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|mux:mux_inst|col_sel~0 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|mux:mux_inst|col_sel~0 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|mux:mux_inst\|col_sel~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " i_addr\[10\] " "Info: Node  \"i_addr\[10\]\"" {  } { { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 18 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { i_addr[10] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { i_addr[10] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "i_addr\[10\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_req " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_req\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 50 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|refresh_req } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|refresh_req" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|refresh_req " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|refresh_req\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 50 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|refresh_req } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|refresh_req" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " m68k_decoder:m68k_decoder_inst\|cs_n " "Info: Node  \"m68k_decoder:m68k_decoder_inst\|cs_n\"" {  } { { "../src/design/m68k_decoder.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/m68k_decoder.vhd" 94 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { m68k_decoder:m68k_decoder_inst|cs_n {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { m68k_decoder:m68k_decoder_inst|cs_n } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "m68k_decoder:m68k_decoder_inst\|cs_n" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 42 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.READ_WRITE } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.READ_WRITE" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.ROW_ACTIVE " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.ROW_ACTIVE\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 42 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|curr_state.ROW_ACTIVE } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|curr_state.ROW_ACTIVE" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|WideOr0~0 " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|WideOr0~0\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 131 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|WideOr0~0 {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:0:state_machine_inst|WideOr0~0 } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:0:state_machine_inst\|WideOr0~0" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|curr_state.ROW_ACTIVE " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|curr_state.ROW_ACTIVE\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 42 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.ROW_ACTIVE } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|curr_state.ROW_ACTIVE" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " i_addr\[27\] " "Info: Node  \"i_addr\[27\]\"" {  } { { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 18 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { i_addr[27] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { i_addr[27] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "i_addr\[27\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " i_addr\[1\] " "Info: Node  \"i_addr\[1\]\"" {  } { { "../src/design/top.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/top.vhd" 18 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { i_addr[1] {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { i_addr[1] } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "i_addr\[1\]" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_NODES_INFO" " ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|curr_state.REFRESH_PRECHARGE " "Info: Node  \"ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|curr_state.REFRESH_PRECHARGE\"" {  } { { "../src/design/ram_controller/components/state_machine.vhd" "" { Text "C:/users/asimonf/Documents/dram-controller/src/design/ram_controller/components/state_machine.vhd" 42 -1 0 } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_PRECHARGE {} } {  } {  } "" } } { "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { "RTLViewer" "c:/altera/90/quartus/bin/RTL_Viewer.qrui" "" { ram_controller:ram_controller_inst|state_machine:\banks_inst:1:state_machine_inst|curr_state.REFRESH_PRECHARGE } "" } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "ram_controller:ram_controller_inst\|state_machine:\\banks_inst:1:state_machine_inst\|curr_state.REFRESH_PRECHARGE" } } } }  } 0 0 "Node %1!s! \"%2!s!\"" 0 0 "" 0 -1} { "Info" "IDRC_REPORT_TRUNCATE_MESSAGE" "30 " "Info: Truncated list of Design Assistant messages to 30 messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." {  } {  } 0 0 "Truncated list of Design Assistant messages to %1!d! messages. Go to sections under Design Assistant section of Compilation Report for complete lists of Design Assistant messages generated." 0 0 "" 0 -1}  } {  } 0 0 "(Information) %1!s!. (Value defined:%2!d!). Found %3!d! node(s) with highest fan-out." 0 0 "" 0 -1}
{ "Info" "IDRC_REPORT_HEALTH_POST_FITTER" "54 1 " "Info: Design Assistant information: finished post-fitting analysis of current design -- generated 54 information messages and 1 warning messages" {  } {  } 2 0 "Design Assistant information: finished post-fitting analysis of current design -- generated %1!d! information messages and %2!d! warning messages" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Design Assistant 0 s 2 s Quartus II " "Info: Quartus II Design Assistant was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "103 " "Info: Peak virtual memory: 103 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 15 01:03:44 2024 " "Info: Processing ended: Sat Jun 15 01:03:44 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
