set ::env(PDK) "gf180mcuD"
set ::env(PDKPATH) "/home/khanhduy/conda-gf180mcu-env/envs/gf180mcu-env/share/pdk/gf180mcuD"
set ::env(STD_CELL_LIBRARY) "gf180mcu_fd_sc_mcu7t5v0"
set ::env(SCLPATH) "/home/khanhduy/conda-gf180mcu-env/envs/gf180mcu-env/share/pdk/gf180mcuD/gf180mcu_fd_sc_mcu7t5v0"
set ::env(DESIGN_DIR) "/home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/openlane"
set ::env(DESIGN_NAME) "state_machine"
set ::env(VERILOG_FILES) "/home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/openlane/state_machine.v"
set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "50"
set ::env(VDD_NETS) "VDD"
set ::env(GND_NETS) "VSS"
set ::env(FP_SIZING) "relative"
set ::env(FP_ASPECT_RATIO) "1.0"
set ::env(FP_CORE_UTIL) "55"
set ::env(PL_TARGET_DENSITY) "0.62"
set ::env(FP_PIN_ORDER_CFG) "/home/khanhduy/Sar_ADC_12bit/Schematic/state_machine/openlane/pin_order.cfg"
set ::env(FP_IO_MIN_DISTANCE) "2"
set ::env(FP_IO_VLENGTH) "3"
set ::env(FP_IO_HLENGTH) "3"
set ::env(FP_PDN_MULTILAYER) "1"
set ::env(RT_MAX_LAYER) "Metal4"
set ::env(DIODE_INSERTION_STRATEGY) "0"
set ::env(RUN_HEURISTIC_DIODE_INSERTION) "0"
set ::env(DIODE_ON_PORTS) "none"
set ::env(GRT_REPAIR_ANTENNAS) "0"
