#ifndef __SOC_CTRL_INTERFACE_H__
#define __SOC_CTRL_INTERFACE_H__ 
#ifdef __cplusplus
#if __cplusplus
    extern "C" {
#endif
#endif
#ifndef __SOC_H_FOR_ASM__
#define SOC_CTRL_NPU_CTRL_P0_0_ADDR(base) ((base) + (0x000UL))
#define SOC_CTRL_NPU_CTRL_P0_1_ADDR(base) ((base) + (0x004UL))
#define SOC_CTRL_NPU_CTRL_P0_2_ADDR(base) ((base) + (0x008UL))
#define SOC_CTRL_NPU_CTRL_P0_3_ADDR(base) ((base) + (0x00CUL))
#define SOC_CTRL_NPU_CTRL_P0_4_ADDR(base) ((base) + (0x010UL))
#define SOC_CTRL_NPU_CTRL_P0_5_ADDR(base) ((base) + (0x014UL))
#define SOC_CTRL_NPU_CTRL_P0_6_ADDR(base) ((base) + (0x018UL))
#define SOC_CTRL_NPU_CTRL_P0_7_ADDR(base) ((base) + (0x01CUL))
#define SOC_CTRL_NPU_CTRL_P0_8_ADDR(base) ((base) + (0x020UL))
#define SOC_CTRL_NPU_CTRL_P0_9_ADDR(base) ((base) + (0x024UL))
#define SOC_CTRL_NPU_CTRL_P0_10_ADDR(base) ((base) + (0x028UL))
#define SOC_CTRL_NPU_CTRL_P0_11_ADDR(base) ((base) + (0x02CUL))
#define SOC_CTRL_NPU_CTRL_P0_12_ADDR(base) ((base) + (0x030UL))
#define SOC_CTRL_NPU_CTRL_P0_13_ADDR(base) ((base) + (0x034UL))
#define SOC_CTRL_NPU_CTRL_P0_14_ADDR(base) ((base) + (0x038UL))
#define SOC_CTRL_NPU_CTRL_P0_15_ADDR(base) ((base) + (0x03CUL))
#define SOC_CTRL_NPU_CTRL_P0_16_ADDR(base) ((base) + (0x040UL))
#define SOC_CTRL_NPU_CTRL_P0_17_ADDR(base) ((base) + (0x044UL))
#define SOC_CTRL_NPU_CTRL_P0_18_ADDR(base) ((base) + (0x048UL))
#define SOC_CTRL_NPU_CTRL_P1_0_ADDR(base) ((base) + (0x400UL))
#define SOC_CTRL_NPU_CTRL_P1_1_ADDR(base) ((base) + (0x404UL))
#define SOC_CTRL_NPU_CTRL_P1_2_ADDR(base) ((base) + (0x408UL))
#define SOC_CTRL_NPU_CTRL_P1_3_ADDR(base) ((base) + (0x40CUL))
#define SOC_CTRL_NPU_CTRL_P1_4_ADDR(base) ((base) + (0x410UL))
#define SOC_CTRL_NPU_CTRL_P1_5_ADDR(base) ((base) + (0x414UL))
#define SOC_CTRL_NPU_CTRL_P1_6_ADDR(base) ((base) + (0x418UL))
#define SOC_CTRL_NPU_CTRL_P1_7_ADDR(base) ((base) + (0x41CUL))
#define SOC_CTRL_NPU_CTRL_P1_8_ADDR(base) ((base) + (0x420UL))
#define SOC_CTRL_NPU_CTRL_P1_9_ADDR(base) ((base) + (0x424UL))
#define SOC_CTRL_NPU_CTRL_P1_10_ADDR(base) ((base) + (0x428UL))
#define SOC_CTRL_NPU_CTRL_P1_11_ADDR(base) ((base) + (0x42CUL))
#define SOC_CTRL_NPU_CTRL_P1_12_ADDR(base) ((base) + (0x430UL))
#define SOC_CTRL_NPU_CTRL_P1_13_ADDR(base) ((base) + (0x434UL))
#define SOC_CTRL_NPU_CTRL_P1_14_ADDR(base) ((base) + (0x438UL))
#define SOC_CTRL_NPU_CTRL_P1_15_ADDR(base) ((base) + (0x43CUL))
#define SOC_CTRL_NPU_CTRL_P1_16_ADDR(base) ((base) + (0x440UL))
#define SOC_CTRL_NPU_CTRL_P1_17_ADDR(base) ((base) + (0x444UL))
#define SOC_CTRL_NPU_CTRL_P1_18_ADDR(base) ((base) + (0x448UL))
#define SOC_CTRL_NPU_CTRL_P1_19_ADDR(base) ((base) + (0x44CUL))
#define SOC_CTRL_NPU_CTRL_P1_20_ADDR(base) ((base) + (0x450UL))
#define SOC_CTRL_NPU_CTRL_P1_21_ADDR(base) ((base) + (0x454UL))
#define SOC_CTRL_NPU_CTRL_P1_22_ADDR(base) ((base) + (0x458UL))
#define SOC_CTRL_NPU_CTRL_P1_23_ADDR(base) ((base) + (0x45CUL))
#define SOC_CTRL_NPU_CTRL_P1_24_ADDR(base) ((base) + (0x460UL))
#define SOC_CTRL_NPU_CTRL_P1_25_ADDR(base) ((base) + (0x464UL))
#define SOC_CTRL_NPU_CTRL_P1_26_ADDR(base) ((base) + (0x468UL))
#define SOC_CTRL_NPU_CTRL_P1_27_ADDR(base) ((base) + (0x46CUL))
#define SOC_CTRL_NPU_CTRL_P1_28_ADDR(base) ((base) + (0x470UL))
#define SOC_CTRL_NPU_CTRL_P1_29_ADDR(base) ((base) + (0x474UL))
#define SOC_CTRL_NPU_CTRL_P1_30_ADDR(base) ((base) + (0x478UL))
#define SOC_CTRL_NPU_CTRL_P1_31_ADDR(base) ((base) + (0x47CUL))
#define SOC_CTRL_NPU_CTRL_P1_32_ADDR(base) ((base) + (0x480UL))
#define SOC_CTRL_NPU_CTRL_P1_33_ADDR(base) ((base) + (0x484UL))
#define SOC_CTRL_NPU_CTRL_P1_34_ADDR(base) ((base) + (0x48CUL))
#define SOC_CTRL_NPU_CTRL_P1_35_ADDR(base) ((base) + (0x490UL))
#define SOC_CTRL_NPU_CTRL_P1_36_ADDR(base) ((base) + (0x494UL))
#define SOC_CTRL_NPU_STAT_P2_0_ADDR(base) ((base) + (0x800UL))
#define SOC_CTRL_NPU_STAT_P2_1_ADDR(base) ((base) + (0x804UL))
#define SOC_CTRL_NPU_STAT_P2_2_ADDR(base) ((base) + (0x808UL))
#define SOC_CTRL_NPU_STAT_P2_3_ADDR(base) ((base) + (0x80CUL))
#define SOC_CTRL_NPU_STAT_P2_4_ADDR(base) ((base) + (0x810UL))
#define SOC_CTRL_NPU_STAT_P2_5_ADDR(base) ((base) + (0x814UL))
#define SOC_CTRL_NPU_STAT_P2_6_ADDR(base) ((base) + (0x818UL))
#define SOC_CTRL_NPU_STAT_P2_7_ADDR(base) ((base) + (0x81CUL))
#define SOC_CTRL_NPU_STAT_P2_8_ADDR(base) ((base) + (0x820UL))
#define SOC_CTRL_NPU_STAT_P2_9_ADDR(base) ((base) + (0x824UL))
#define SOC_CTRL_NPU_STAT_P2_10_ADDR(base) ((base) + (0x828UL))
#define SOC_CTRL_NPU_STAT_P2_11_ADDR(base) ((base) + (0x82CUL))
#define SOC_CTRL_NPU_STAT_P2_12_ADDR(base) ((base) + (0x830UL))
#define SOC_CTRL_NPU_STAT_P2_13_ADDR(base) ((base) + (0x834UL))
#define SOC_CTRL_NPU_STAT_P2_14_ADDR(base) ((base) + (0x838UL))
#define SOC_CTRL_NPU_STAT_P2_15_ADDR(base) ((base) + (0x83CUL))
#define SOC_CTRL_NPU_STAT_P2_16_ADDR(base) ((base) + (0x840UL))
#define SOC_CTRL_NPU_STAT_P2_17_ADDR(base) ((base) + (0x844UL))
#define SOC_CTRL_NPU_STAT_P2_18_ADDR(base) ((base) + (0x848UL))
#define SOC_CTRL_NPU_STAT_P2_19_ADDR(base) ((base) + (0x84CUL))
#define SOC_CTRL_NPU_STAT_P2_20_ADDR(base) ((base) + (0x850UL))
#define SOC_CTRL_NPU_STAT_P2_21_ADDR(base) ((base) + (0x854UL))
#define SOC_CTRL_NPU_STAT_P2_22_ADDR(base) ((base) + (0x858UL))
#define SOC_CTRL_NPU_STAT_P2_23_ADDR(base) ((base) + (0x85CUL))
#define SOC_CTRL_NPU_STAT_P2_24_ADDR(base) ((base) + (0x860UL))
#define SOC_CTRL_NPU_STAT_P2_25_ADDR(base) ((base) + (0x864UL))
#define SOC_CTRL_NPU_STAT_P2_26_ADDR(base) ((base) + (0x868UL))
#define SOC_CTRL_NPU_STAT_P2_27_ADDR(base) ((base) + (0x86CUL))
#define SOC_CTRL_NPU_STAT_P2_28_ADDR(base) ((base) + (0x870UL))
#define SOC_CTRL_NPU_STAT_P2_29_ADDR(base) ((base) + (0x874UL))
#define SOC_CTRL_NPU_STAT_P2_30_ADDR(base) ((base) + (0x878UL))
#define SOC_CTRL_NPU_STAT_P2_31_ADDR(base) ((base) + (0x87CUL))
#define SOC_CTRL_NPU_STAT_P2_32_ADDR(base) ((base) + (0x880UL))
#define SOC_CTRL_NPU_STAT_P2_33_ADDR(base) ((base) + (0x884UL))
#define SOC_CTRL_NPU_STAT_P2_34_ADDR(base) ((base) + (0x888UL))
#define SOC_CTRL_NPU_STAT_P2_35_ADDR(base) ((base) + (0x88CUL))
#define SOC_CTRL_NPU_STAT_P2_36_ADDR(base) ((base) + (0x890UL))
#define SOC_CTRL_NPU_STAT_P2_37_ADDR(base) ((base) + (0x894UL))
#define SOC_CTRL_NPU_STAT_P2_38_ADDR(base) ((base) + (0x898UL))
#define SOC_CTRL_NPU_STAT_P2_39_ADDR(base) ((base) + (0x89CUL))
#define SOC_CTRL_NPU_STAT_P2_40_ADDR(base) ((base) + (0x8A0UL))
#define SOC_CTRL_NPU_STAT_P2_41_ADDR(base) ((base) + (0x8A4UL))
#define SOC_CTRL_NPU_STAT_P2_42_ADDR(base) ((base) + (0x8A8UL))
#define SOC_CTRL_NPU_STAT_P2_43_ADDR(base) ((base) + (0x8ACUL))
#define SOC_CTRL_NPU_STAT_P2_44_ADDR(base) ((base) + (0x8B0UL))
#define SOC_CTRL_NPU_STAT_P2_45_ADDR(base) ((base) + (0x8B4UL))
#define SOC_CTRL_NPU_STAT_P2_46_ADDR(base) ((base) + (0x8B8UL))
#define SOC_CTRL_NPU_STAT_P2_47_ADDR(base) ((base) + (0x8BCUL))
#define SOC_CTRL_NPU_STAT_P3_0_ADDR(base) ((base) + (0xC00UL))
#define SOC_CTRL_NPU_STAT_P3_1_ADDR(base) ((base) + (0xC20UL))
#define SOC_CTRL_NPU_CTRL_P3_2_ADDR(base) ((base) + (0xC24UL))
#define SOC_CTRL_NPU_CTRL_P4_0_SET_ADDR(base) ((base) + (0xFE0UL))
#define SOC_CTRL_NPU_CTRL_P4_0_CLR_ADDR(base) ((base) + (0xFE4UL))
#define SOC_CTRL_NPU_CTRL_P4_0_STA_ADDR(base) ((base) + (0xFE8UL))
#define SOC_CTRL_NPU_CTRL_P4_3_ADDR(base) ((base) + (0xFECUL))
#define SOC_CTRL_NPU_CTRL_P4_4_ADDR(base) ((base) + (0xFF0UL))
#define SOC_CTRL_NPU_CTRL_P4_5_ADDR(base) ((base) + (0xFF4UL))
#define SOC_CTRL_NPU_CTRL_P4_6_ADDR(base) ((base) + (0xFF8UL))
#define SOC_CTRL_NPU_CTRL_LOCK_ADDR(base) ((base) + (0xFFCUL))
#else
#define SOC_CTRL_NPU_CTRL_P0_0_ADDR(base) ((base) + (0x000))
#define SOC_CTRL_NPU_CTRL_P0_1_ADDR(base) ((base) + (0x004))
#define SOC_CTRL_NPU_CTRL_P0_2_ADDR(base) ((base) + (0x008))
#define SOC_CTRL_NPU_CTRL_P0_3_ADDR(base) ((base) + (0x00C))
#define SOC_CTRL_NPU_CTRL_P0_4_ADDR(base) ((base) + (0x010))
#define SOC_CTRL_NPU_CTRL_P0_5_ADDR(base) ((base) + (0x014))
#define SOC_CTRL_NPU_CTRL_P0_6_ADDR(base) ((base) + (0x018))
#define SOC_CTRL_NPU_CTRL_P0_7_ADDR(base) ((base) + (0x01C))
#define SOC_CTRL_NPU_CTRL_P0_8_ADDR(base) ((base) + (0x020))
#define SOC_CTRL_NPU_CTRL_P0_9_ADDR(base) ((base) + (0x024))
#define SOC_CTRL_NPU_CTRL_P0_10_ADDR(base) ((base) + (0x028))
#define SOC_CTRL_NPU_CTRL_P0_11_ADDR(base) ((base) + (0x02C))
#define SOC_CTRL_NPU_CTRL_P0_12_ADDR(base) ((base) + (0x030))
#define SOC_CTRL_NPU_CTRL_P0_13_ADDR(base) ((base) + (0x034))
#define SOC_CTRL_NPU_CTRL_P0_14_ADDR(base) ((base) + (0x038))
#define SOC_CTRL_NPU_CTRL_P0_15_ADDR(base) ((base) + (0x03C))
#define SOC_CTRL_NPU_CTRL_P0_16_ADDR(base) ((base) + (0x040))
#define SOC_CTRL_NPU_CTRL_P0_17_ADDR(base) ((base) + (0x044))
#define SOC_CTRL_NPU_CTRL_P0_18_ADDR(base) ((base) + (0x048))
#define SOC_CTRL_NPU_CTRL_P1_0_ADDR(base) ((base) + (0x400))
#define SOC_CTRL_NPU_CTRL_P1_1_ADDR(base) ((base) + (0x404))
#define SOC_CTRL_NPU_CTRL_P1_2_ADDR(base) ((base) + (0x408))
#define SOC_CTRL_NPU_CTRL_P1_3_ADDR(base) ((base) + (0x40C))
#define SOC_CTRL_NPU_CTRL_P1_4_ADDR(base) ((base) + (0x410))
#define SOC_CTRL_NPU_CTRL_P1_5_ADDR(base) ((base) + (0x414))
#define SOC_CTRL_NPU_CTRL_P1_6_ADDR(base) ((base) + (0x418))
#define SOC_CTRL_NPU_CTRL_P1_7_ADDR(base) ((base) + (0x41C))
#define SOC_CTRL_NPU_CTRL_P1_8_ADDR(base) ((base) + (0x420))
#define SOC_CTRL_NPU_CTRL_P1_9_ADDR(base) ((base) + (0x424))
#define SOC_CTRL_NPU_CTRL_P1_10_ADDR(base) ((base) + (0x428))
#define SOC_CTRL_NPU_CTRL_P1_11_ADDR(base) ((base) + (0x42C))
#define SOC_CTRL_NPU_CTRL_P1_12_ADDR(base) ((base) + (0x430))
#define SOC_CTRL_NPU_CTRL_P1_13_ADDR(base) ((base) + (0x434))
#define SOC_CTRL_NPU_CTRL_P1_14_ADDR(base) ((base) + (0x438))
#define SOC_CTRL_NPU_CTRL_P1_15_ADDR(base) ((base) + (0x43C))
#define SOC_CTRL_NPU_CTRL_P1_16_ADDR(base) ((base) + (0x440))
#define SOC_CTRL_NPU_CTRL_P1_17_ADDR(base) ((base) + (0x444))
#define SOC_CTRL_NPU_CTRL_P1_18_ADDR(base) ((base) + (0x448))
#define SOC_CTRL_NPU_CTRL_P1_19_ADDR(base) ((base) + (0x44C))
#define SOC_CTRL_NPU_CTRL_P1_20_ADDR(base) ((base) + (0x450))
#define SOC_CTRL_NPU_CTRL_P1_21_ADDR(base) ((base) + (0x454))
#define SOC_CTRL_NPU_CTRL_P1_22_ADDR(base) ((base) + (0x458))
#define SOC_CTRL_NPU_CTRL_P1_23_ADDR(base) ((base) + (0x45C))
#define SOC_CTRL_NPU_CTRL_P1_24_ADDR(base) ((base) + (0x460))
#define SOC_CTRL_NPU_CTRL_P1_25_ADDR(base) ((base) + (0x464))
#define SOC_CTRL_NPU_CTRL_P1_26_ADDR(base) ((base) + (0x468))
#define SOC_CTRL_NPU_CTRL_P1_27_ADDR(base) ((base) + (0x46C))
#define SOC_CTRL_NPU_CTRL_P1_28_ADDR(base) ((base) + (0x470))
#define SOC_CTRL_NPU_CTRL_P1_29_ADDR(base) ((base) + (0x474))
#define SOC_CTRL_NPU_CTRL_P1_30_ADDR(base) ((base) + (0x478))
#define SOC_CTRL_NPU_CTRL_P1_31_ADDR(base) ((base) + (0x47C))
#define SOC_CTRL_NPU_CTRL_P1_32_ADDR(base) ((base) + (0x480))
#define SOC_CTRL_NPU_CTRL_P1_33_ADDR(base) ((base) + (0x484))
#define SOC_CTRL_NPU_CTRL_P1_34_ADDR(base) ((base) + (0x48C))
#define SOC_CTRL_NPU_CTRL_P1_35_ADDR(base) ((base) + (0x490))
#define SOC_CTRL_NPU_CTRL_P1_36_ADDR(base) ((base) + (0x494))
#define SOC_CTRL_NPU_STAT_P2_0_ADDR(base) ((base) + (0x800))
#define SOC_CTRL_NPU_STAT_P2_1_ADDR(base) ((base) + (0x804))
#define SOC_CTRL_NPU_STAT_P2_2_ADDR(base) ((base) + (0x808))
#define SOC_CTRL_NPU_STAT_P2_3_ADDR(base) ((base) + (0x80C))
#define SOC_CTRL_NPU_STAT_P2_4_ADDR(base) ((base) + (0x810))
#define SOC_CTRL_NPU_STAT_P2_5_ADDR(base) ((base) + (0x814))
#define SOC_CTRL_NPU_STAT_P2_6_ADDR(base) ((base) + (0x818))
#define SOC_CTRL_NPU_STAT_P2_7_ADDR(base) ((base) + (0x81C))
#define SOC_CTRL_NPU_STAT_P2_8_ADDR(base) ((base) + (0x820))
#define SOC_CTRL_NPU_STAT_P2_9_ADDR(base) ((base) + (0x824))
#define SOC_CTRL_NPU_STAT_P2_10_ADDR(base) ((base) + (0x828))
#define SOC_CTRL_NPU_STAT_P2_11_ADDR(base) ((base) + (0x82C))
#define SOC_CTRL_NPU_STAT_P2_12_ADDR(base) ((base) + (0x830))
#define SOC_CTRL_NPU_STAT_P2_13_ADDR(base) ((base) + (0x834))
#define SOC_CTRL_NPU_STAT_P2_14_ADDR(base) ((base) + (0x838))
#define SOC_CTRL_NPU_STAT_P2_15_ADDR(base) ((base) + (0x83C))
#define SOC_CTRL_NPU_STAT_P2_16_ADDR(base) ((base) + (0x840))
#define SOC_CTRL_NPU_STAT_P2_17_ADDR(base) ((base) + (0x844))
#define SOC_CTRL_NPU_STAT_P2_18_ADDR(base) ((base) + (0x848))
#define SOC_CTRL_NPU_STAT_P2_19_ADDR(base) ((base) + (0x84C))
#define SOC_CTRL_NPU_STAT_P2_20_ADDR(base) ((base) + (0x850))
#define SOC_CTRL_NPU_STAT_P2_21_ADDR(base) ((base) + (0x854))
#define SOC_CTRL_NPU_STAT_P2_22_ADDR(base) ((base) + (0x858))
#define SOC_CTRL_NPU_STAT_P2_23_ADDR(base) ((base) + (0x85C))
#define SOC_CTRL_NPU_STAT_P2_24_ADDR(base) ((base) + (0x860))
#define SOC_CTRL_NPU_STAT_P2_25_ADDR(base) ((base) + (0x864))
#define SOC_CTRL_NPU_STAT_P2_26_ADDR(base) ((base) + (0x868))
#define SOC_CTRL_NPU_STAT_P2_27_ADDR(base) ((base) + (0x86C))
#define SOC_CTRL_NPU_STAT_P2_28_ADDR(base) ((base) + (0x870))
#define SOC_CTRL_NPU_STAT_P2_29_ADDR(base) ((base) + (0x874))
#define SOC_CTRL_NPU_STAT_P2_30_ADDR(base) ((base) + (0x878))
#define SOC_CTRL_NPU_STAT_P2_31_ADDR(base) ((base) + (0x87C))
#define SOC_CTRL_NPU_STAT_P2_32_ADDR(base) ((base) + (0x880))
#define SOC_CTRL_NPU_STAT_P2_33_ADDR(base) ((base) + (0x884))
#define SOC_CTRL_NPU_STAT_P2_34_ADDR(base) ((base) + (0x888))
#define SOC_CTRL_NPU_STAT_P2_35_ADDR(base) ((base) + (0x88C))
#define SOC_CTRL_NPU_STAT_P2_36_ADDR(base) ((base) + (0x890))
#define SOC_CTRL_NPU_STAT_P2_37_ADDR(base) ((base) + (0x894))
#define SOC_CTRL_NPU_STAT_P2_38_ADDR(base) ((base) + (0x898))
#define SOC_CTRL_NPU_STAT_P2_39_ADDR(base) ((base) + (0x89C))
#define SOC_CTRL_NPU_STAT_P2_40_ADDR(base) ((base) + (0x8A0))
#define SOC_CTRL_NPU_STAT_P2_41_ADDR(base) ((base) + (0x8A4))
#define SOC_CTRL_NPU_STAT_P2_42_ADDR(base) ((base) + (0x8A8))
#define SOC_CTRL_NPU_STAT_P2_43_ADDR(base) ((base) + (0x8AC))
#define SOC_CTRL_NPU_STAT_P2_44_ADDR(base) ((base) + (0x8B0))
#define SOC_CTRL_NPU_STAT_P2_45_ADDR(base) ((base) + (0x8B4))
#define SOC_CTRL_NPU_STAT_P2_46_ADDR(base) ((base) + (0x8B8))
#define SOC_CTRL_NPU_STAT_P2_47_ADDR(base) ((base) + (0x8BC))
#define SOC_CTRL_NPU_STAT_P3_0_ADDR(base) ((base) + (0xC00))
#define SOC_CTRL_NPU_STAT_P3_1_ADDR(base) ((base) + (0xC20))
#define SOC_CTRL_NPU_CTRL_P3_2_ADDR(base) ((base) + (0xC24))
#define SOC_CTRL_NPU_CTRL_P4_0_SET_ADDR(base) ((base) + (0xFE0))
#define SOC_CTRL_NPU_CTRL_P4_0_CLR_ADDR(base) ((base) + (0xFE4))
#define SOC_CTRL_NPU_CTRL_P4_0_STA_ADDR(base) ((base) + (0xFE8))
#define SOC_CTRL_NPU_CTRL_P4_3_ADDR(base) ((base) + (0xFEC))
#define SOC_CTRL_NPU_CTRL_P4_4_ADDR(base) ((base) + (0xFF0))
#define SOC_CTRL_NPU_CTRL_P4_5_ADDR(base) ((base) + (0xFF4))
#define SOC_CTRL_NPU_CTRL_P4_6_ADDR(base) ((base) + (0xFF8))
#define SOC_CTRL_NPU_CTRL_LOCK_ADDR(base) ((base) + (0xFFC))
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int npu_ctrl_rsv0 : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_0_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P0_0_npu_ctrl_rsv0_START (0)
#define SOC_CTRL_NPU_CTRL_P0_0_npu_ctrl_rsv0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int npu_ctrl_rsv1 : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_1_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P0_1_npu_ctrl_rsv1_START (0)
#define SOC_CTRL_NPU_CTRL_P0_1_npu_ctrl_rsv1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 1;
        unsigned int reserved_1: 1;
        unsigned int reserved_2: 1;
        unsigned int reserved_3: 1;
        unsigned int reserved_4: 12;
        unsigned int reserved_5: 16;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_2_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 1;
        unsigned int reserved_1: 1;
        unsigned int reserved_2: 1;
        unsigned int reserved_3: 1;
        unsigned int reserved_4: 1;
        unsigned int reserved_5: 1;
        unsigned int reserved_6: 1;
        unsigned int reserved_7: 1;
        unsigned int reserved_8: 1;
        unsigned int reserved_9: 1;
        unsigned int reserved_10: 22;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_3_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 4;
        unsigned int reserved_1: 28;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_4_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int nopending_mux_sel0 : 5;
        unsigned int nopending_mux_sel1 : 5;
        unsigned int reserved : 22;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_5_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P0_5_nopending_mux_sel0_START (0)
#define SOC_CTRL_NPU_CTRL_P0_5_nopending_mux_sel0_END (4)
#define SOC_CTRL_NPU_CTRL_P0_5_nopending_mux_sel1_START (5)
#define SOC_CTRL_NPU_CTRL_P0_5_nopending_mux_sel1_END (9)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int testpoint_subchip_sel : 3;
        unsigned int intr_qic_mux_sel : 4;
        unsigned int idlereq_mux_sel1 : 1;
        unsigned int idleack_mux_sel1 : 1;
        unsigned int idlereq_mux_sel0 : 3;
        unsigned int idleack_mux_sel0 : 3;
        unsigned int reserved_0 : 3;
        unsigned int busy_mux_sel : 4;
        unsigned int reserved_1 : 3;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 3;
        unsigned int reserved_4 : 3;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_6_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P0_6_testpoint_subchip_sel_START (0)
#define SOC_CTRL_NPU_CTRL_P0_6_testpoint_subchip_sel_END (2)
#define SOC_CTRL_NPU_CTRL_P0_6_intr_qic_mux_sel_START (3)
#define SOC_CTRL_NPU_CTRL_P0_6_intr_qic_mux_sel_END (6)
#define SOC_CTRL_NPU_CTRL_P0_6_idlereq_mux_sel1_START (7)
#define SOC_CTRL_NPU_CTRL_P0_6_idlereq_mux_sel1_END (7)
#define SOC_CTRL_NPU_CTRL_P0_6_idleack_mux_sel1_START (8)
#define SOC_CTRL_NPU_CTRL_P0_6_idleack_mux_sel1_END (8)
#define SOC_CTRL_NPU_CTRL_P0_6_idlereq_mux_sel0_START (9)
#define SOC_CTRL_NPU_CTRL_P0_6_idlereq_mux_sel0_END (11)
#define SOC_CTRL_NPU_CTRL_P0_6_idleack_mux_sel0_START (12)
#define SOC_CTRL_NPU_CTRL_P0_6_idleack_mux_sel0_END (14)
#define SOC_CTRL_NPU_CTRL_P0_6_busy_mux_sel_START (18)
#define SOC_CTRL_NPU_CTRL_P0_6_busy_mux_sel_END (21)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int idlereq_mask : 16;
        unsigned int idleack_mask : 16;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_7_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P0_7_idlereq_mask_START (0)
#define SOC_CTRL_NPU_CTRL_P0_7_idlereq_mask_END (15)
#define SOC_CTRL_NPU_CTRL_P0_7_idleack_mask_START (16)
#define SOC_CTRL_NPU_CTRL_P0_7_idleack_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int busy_mask : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_8_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P0_8_busy_mask_START (0)
#define SOC_CTRL_NPU_CTRL_P0_8_busy_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int nopending_mask0 : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_9_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P0_9_nopending_mask0_START (0)
#define SOC_CTRL_NPU_CTRL_P0_9_nopending_mask0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int nopending_mask1 : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_10_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P0_10_nopending_mask1_START (0)
#define SOC_CTRL_NPU_CTRL_P0_10_nopending_mask1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int intr_qic_mask : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_11_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P0_11_intr_qic_mask_START (0)
#define SOC_CTRL_NPU_CTRL_P0_11_intr_qic_mask_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_12_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_13_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 1;
        unsigned int reserved_1: 1;
        unsigned int reserved_2: 30;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_14_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 1;
        unsigned int gm_npu_p2_qtp_switch : 1;
        unsigned int reserved_1 : 1;
        unsigned int gm_npu_p0_qtp_switch : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 1;
        unsigned int gs_npuddrc1_qtp_switch : 1;
        unsigned int gs_npuddrc0_qtp_switch : 1;
        unsigned int gm_ts_mst1_axi_switch : 1;
        unsigned int gm_tcu_axi_switch : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_6 : 1;
        unsigned int gm_aicore0_mst1_axi_switch : 1;
        unsigned int gm_aicore0_mst0_axi_switch : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_10 : 1;
        unsigned int reserved_11 : 13;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_15_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P0_15_gm_npu_p2_qtp_switch_START (1)
#define SOC_CTRL_NPU_CTRL_P0_15_gm_npu_p2_qtp_switch_END (1)
#define SOC_CTRL_NPU_CTRL_P0_15_gm_npu_p0_qtp_switch_START (3)
#define SOC_CTRL_NPU_CTRL_P0_15_gm_npu_p0_qtp_switch_END (3)
#define SOC_CTRL_NPU_CTRL_P0_15_gs_npuddrc1_qtp_switch_START (6)
#define SOC_CTRL_NPU_CTRL_P0_15_gs_npuddrc1_qtp_switch_END (6)
#define SOC_CTRL_NPU_CTRL_P0_15_gs_npuddrc0_qtp_switch_START (7)
#define SOC_CTRL_NPU_CTRL_P0_15_gs_npuddrc0_qtp_switch_END (7)
#define SOC_CTRL_NPU_CTRL_P0_15_gm_ts_mst1_axi_switch_START (8)
#define SOC_CTRL_NPU_CTRL_P0_15_gm_ts_mst1_axi_switch_END (8)
#define SOC_CTRL_NPU_CTRL_P0_15_gm_tcu_axi_switch_START (9)
#define SOC_CTRL_NPU_CTRL_P0_15_gm_tcu_axi_switch_END (9)
#define SOC_CTRL_NPU_CTRL_P0_15_gm_aicore0_mst1_axi_switch_START (13)
#define SOC_CTRL_NPU_CTRL_P0_15_gm_aicore0_mst1_axi_switch_END (13)
#define SOC_CTRL_NPU_CTRL_P0_15_gm_aicore0_mst0_axi_switch_START (14)
#define SOC_CTRL_NPU_CTRL_P0_15_gm_aicore0_mst0_axi_switch_END (14)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_16_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_17_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P0_18_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_npu_qic_tb_cfg_npu_wr_nopendingtrans : 1;
        unsigned int wc_npu_qic_tb_cfg_npu2sys_wr_nopendingtrans : 1;
        unsigned int wc_npu_qic_tb_cfg_ts_wr_nopendingtrans : 1;
        unsigned int reserved_0 : 1;
        unsigned int wc_npu_qic_tb_cfg_aicore0_wr_nopendingtrans : 1;
        unsigned int wc_npu_qic_ib_cfg_sys2npu_wr_nopendingtrans : 1;
        unsigned int wc_npu_qic_ib_cfg_ts_mst0_wr_nopendingtrans : 1;
        unsigned int wc_npu_qic_ib_ts_mst1_wr_nopendingtrans : 1;
        unsigned int reserved_1 : 1;
        unsigned int wc_npu_qic_ib_tcu_mst_wr_nopendingtrans : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 1;
        unsigned int wc_npu_qic_ib_aicore0_mst1_wr_nopendingtrans : 1;
        unsigned int wc_npu_qic_ib_aicore0_mst0_wr_nopendingtrans : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_10 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_12 : 1;
        unsigned int reserved_13 : 1;
        unsigned int reserved_14 : 1;
        unsigned int reserved_15 : 1;
        unsigned int reserved_16 : 1;
        unsigned int reserved_17 : 1;
        unsigned int reserved_18 : 1;
        unsigned int reserved_19 : 1;
        unsigned int reserved_20 : 1;
        unsigned int reserved_21 : 1;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_0_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_tb_cfg_npu_wr_nopendingtrans_START (0)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_tb_cfg_npu_wr_nopendingtrans_END (0)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_tb_cfg_npu2sys_wr_nopendingtrans_START (1)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_tb_cfg_npu2sys_wr_nopendingtrans_END (1)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_tb_cfg_ts_wr_nopendingtrans_START (2)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_tb_cfg_ts_wr_nopendingtrans_END (2)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_tb_cfg_aicore0_wr_nopendingtrans_START (4)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_tb_cfg_aicore0_wr_nopendingtrans_END (4)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_ib_cfg_sys2npu_wr_nopendingtrans_START (5)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_ib_cfg_sys2npu_wr_nopendingtrans_END (5)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_ib_cfg_ts_mst0_wr_nopendingtrans_START (6)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_ib_cfg_ts_mst0_wr_nopendingtrans_END (6)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_ib_ts_mst1_wr_nopendingtrans_START (7)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_ib_ts_mst1_wr_nopendingtrans_END (7)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_ib_tcu_mst_wr_nopendingtrans_START (9)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_ib_tcu_mst_wr_nopendingtrans_END (9)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_ib_aicore0_mst1_wr_nopendingtrans_START (12)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_ib_aicore0_mst1_wr_nopendingtrans_END (12)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_ib_aicore0_mst0_wr_nopendingtrans_START (13)
#define SOC_CTRL_NPU_CTRL_P1_0_wc_npu_qic_ib_aicore0_mst0_wr_nopendingtrans_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_npu_qic_tb_cfg_npu_rd_nopendingtrans : 1;
        unsigned int wc_npu_qic_tb_cfg_npu2sys_rd_nopendingtrans : 1;
        unsigned int wc_npu_qic_tb_cfg_ts_rd_nopendingtrans : 1;
        unsigned int reserved_0 : 1;
        unsigned int wc_npu_qic_tb_cfg_aicore0_rd_nopendingtrans : 1;
        unsigned int wc_npu_qic_ib_cfg_sys2npu_rd_nopendingtrans : 1;
        unsigned int wc_npu_qic_ib_cfg_ts_mst0_rd_nopendingtrans : 1;
        unsigned int wc_npu_qic_ib_ts_mst1_rd_nopendingtrans : 1;
        unsigned int reserved_1 : 1;
        unsigned int wc_npu_qic_ib_tcu_mst_rd_nopendingtrans : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 1;
        unsigned int wc_npu_qic_ib_aicore0_mst1_rd_nopendingtrans : 1;
        unsigned int wc_npu_qic_ib_aicore0_mst0_rd_nopendingtrans : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_10 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_12 : 1;
        unsigned int reserved_13 : 1;
        unsigned int reserved_14 : 1;
        unsigned int reserved_15 : 1;
        unsigned int reserved_16 : 1;
        unsigned int reserved_17 : 1;
        unsigned int reserved_18 : 1;
        unsigned int reserved_19 : 1;
        unsigned int reserved_20 : 1;
        unsigned int reserved_21 : 1;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_1_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_tb_cfg_npu_rd_nopendingtrans_START (0)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_tb_cfg_npu_rd_nopendingtrans_END (0)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_tb_cfg_npu2sys_rd_nopendingtrans_START (1)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_tb_cfg_npu2sys_rd_nopendingtrans_END (1)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_tb_cfg_ts_rd_nopendingtrans_START (2)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_tb_cfg_ts_rd_nopendingtrans_END (2)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_tb_cfg_aicore0_rd_nopendingtrans_START (4)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_tb_cfg_aicore0_rd_nopendingtrans_END (4)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_ib_cfg_sys2npu_rd_nopendingtrans_START (5)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_ib_cfg_sys2npu_rd_nopendingtrans_END (5)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_ib_cfg_ts_mst0_rd_nopendingtrans_START (6)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_ib_cfg_ts_mst0_rd_nopendingtrans_END (6)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_ib_ts_mst1_rd_nopendingtrans_START (7)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_ib_ts_mst1_rd_nopendingtrans_END (7)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_ib_tcu_mst_rd_nopendingtrans_START (9)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_ib_tcu_mst_rd_nopendingtrans_END (9)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_ib_aicore0_mst1_rd_nopendingtrans_START (12)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_ib_aicore0_mst1_rd_nopendingtrans_END (12)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_ib_aicore0_mst0_rd_nopendingtrans_START (13)
#define SOC_CTRL_NPU_CTRL_P1_1_wc_npu_qic_ib_aicore0_mst0_rd_nopendingtrans_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int wc_npu_qic_gs_ddrc1_nopendingtrans : 1;
        unsigned int wc_npu_qic_gs_ddrc0_nopendingtrans : 1;
        unsigned int wc_npu_qic_gm_ts_mst1_nopendingtrans : 1;
        unsigned int reserved_2 : 1;
        unsigned int wc_npu_qic_gm_tcu_mst_nopendingtrans : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_4 : 1;
        unsigned int wc_npu_qic_gm_aicore0_mst1_nopendingtrans : 1;
        unsigned int wc_npu_qic_gm_aicore0_mst0_nopendingtrans : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_10 : 16;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_2_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_2_wc_npu_qic_gs_ddrc1_nopendingtrans_START (2)
#define SOC_CTRL_NPU_CTRL_P1_2_wc_npu_qic_gs_ddrc1_nopendingtrans_END (2)
#define SOC_CTRL_NPU_CTRL_P1_2_wc_npu_qic_gs_ddrc0_nopendingtrans_START (3)
#define SOC_CTRL_NPU_CTRL_P1_2_wc_npu_qic_gs_ddrc0_nopendingtrans_END (3)
#define SOC_CTRL_NPU_CTRL_P1_2_wc_npu_qic_gm_ts_mst1_nopendingtrans_START (4)
#define SOC_CTRL_NPU_CTRL_P1_2_wc_npu_qic_gm_ts_mst1_nopendingtrans_END (4)
#define SOC_CTRL_NPU_CTRL_P1_2_wc_npu_qic_gm_tcu_mst_nopendingtrans_START (6)
#define SOC_CTRL_NPU_CTRL_P1_2_wc_npu_qic_gm_tcu_mst_nopendingtrans_END (6)
#define SOC_CTRL_NPU_CTRL_P1_2_wc_npu_qic_gm_aicore0_mst1_nopendingtrans_START (9)
#define SOC_CTRL_NPU_CTRL_P1_2_wc_npu_qic_gm_aicore0_mst1_nopendingtrans_END (9)
#define SOC_CTRL_NPU_CTRL_P1_2_wc_npu_qic_gm_aicore0_mst0_nopendingtrans_START (10)
#define SOC_CTRL_NPU_CTRL_P1_2_wc_npu_qic_gm_aicore0_mst0_nopendingtrans_END (10)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 1;
        unsigned int reserved_1: 1;
        unsigned int reserved_2: 1;
        unsigned int reserved_3: 1;
        unsigned int reserved_4: 1;
        unsigned int reserved_5: 1;
        unsigned int reserved_6: 1;
        unsigned int reserved_7: 1;
        unsigned int reserved_8: 1;
        unsigned int reserved_9: 1;
        unsigned int reserved_10: 1;
        unsigned int reserved_11: 1;
        unsigned int reserved_12: 1;
        unsigned int reserved_13: 1;
        unsigned int reserved_14: 1;
        unsigned int reserved_15: 1;
        unsigned int reserved_16: 16;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_3_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_npubus_error_probe_observer : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_10 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_12 : 1;
        unsigned int reserved_13 : 1;
        unsigned int reserved_14 : 1;
        unsigned int reserved_15 : 1;
        unsigned int reserved_16 : 1;
        unsigned int reserved_17 : 1;
        unsigned int reserved_18 : 1;
        unsigned int reserved_19 : 1;
        unsigned int reserved_20 : 1;
        unsigned int reserved_21 : 1;
        unsigned int reserved_22 : 1;
        unsigned int reserved_23 : 1;
        unsigned int reserved_24 : 1;
        unsigned int reserved_25 : 1;
        unsigned int reserved_26 : 1;
        unsigned int reserved_27 : 1;
        unsigned int reserved_28 : 1;
        unsigned int reserved_29 : 1;
        unsigned int reserved_30 : 1;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_4_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_4_wc_npubus_error_probe_observer_START (0)
#define SOC_CTRL_NPU_CTRL_P1_4_wc_npubus_error_probe_observer_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_intr_transprob_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_5_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_5_wc_intr_transprob_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_5_wc_intr_transprob_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_intr_errprob_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_6_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_6_wc_intr_errprob_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_6_wc_intr_errprob_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_intr_safety_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_7_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_7_wc_intr_safety_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_7_wc_intr_safety_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_intr_safety_err_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_8_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_8_wc_intr_safety_err_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_8_wc_intr_safety_err_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_intr_latcy_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_9_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_9_wc_intr_latcy_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_9_wc_intr_latcy_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_intr_cfg_req_int_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_10_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_10_wc_intr_cfg_req_int_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_10_wc_intr_cfg_req_int_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_intr_cfg_rsp_int_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_11_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_11_wc_intr_cfg_rsp_int_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_11_wc_intr_cfg_rsp_int_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_intr_data_wreq_int_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_12_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_12_wc_intr_data_wreq_int_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_12_wc_intr_data_wreq_int_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_intr_data_rreq_int_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_13_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_13_wc_intr_data_rreq_int_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_13_wc_intr_data_rreq_int_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_intr_data_wrsp_int_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_14_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_14_wc_intr_data_wrsp_int_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_14_wc_intr_data_wrsp_int_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_intr_data_rrsp_int_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_15_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_15_wc_intr_data_rrsp_int_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_15_wc_intr_data_rrsp_int_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_intr_gm_axi_abnormal_ns_int : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_16_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_16_wc_intr_gm_axi_abnormal_ns_int_START (0)
#define SOC_CTRL_NPU_CTRL_P1_16_wc_intr_gm_axi_abnormal_ns_int_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_intr_gs_qtp_abnormal_ns_int : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_17_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_17_wc_intr_gs_qtp_abnormal_ns_int_START (0)
#define SOC_CTRL_NPU_CTRL_P1_17_wc_intr_gs_qtp_abnormal_ns_int_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_busy_ib_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_18_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_18_wc_busy_ib_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_18_wc_busy_ib_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_busy_tb_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_19_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_19_wc_busy_tb_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_19_wc_busy_tb_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_busy_cfg_req_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_20_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_20_wc_busy_cfg_req_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_20_wc_busy_cfg_req_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_busy_cfg_rsp_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_21_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_21_wc_busy_cfg_rsp_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_21_wc_busy_cfg_rsp_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_busy_data_wreq_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_22_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_22_wc_busy_data_wreq_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_22_wc_busy_data_wreq_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_busy_data_rreq_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_23_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_23_wc_busy_data_rreq_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_23_wc_busy_data_rreq_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_busy_data_wrsp_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_24_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_24_wc_busy_data_wrsp_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_24_wc_busy_data_wrsp_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_busy_data_rrsp_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_25_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_25_wc_busy_data_rrsp_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_25_wc_busy_data_rrsp_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_busy_qic_pcmp_dcdr : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_26_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_26_wc_busy_qic_pcmp_dcdr_START (0)
#define SOC_CTRL_NPU_CTRL_P1_26_wc_busy_qic_pcmp_dcdr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int wc_nopending_lpcm_npubus : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_27_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_27_wc_nopending_lpcm_npubus_START (0)
#define SOC_CTRL_NPU_CTRL_P1_27_wc_nopending_lpcm_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 1;
        unsigned int wc_qic_npubus_syspmc_pwrd_req : 1;
        unsigned int wc_qic_ts_syspmc_pwrd_req : 1;
        unsigned int reserved_1 : 1;
        unsigned int wc_qic_tcu_syspmc_pwrd_req : 1;
        unsigned int reserved_2 : 1;
        unsigned int wc_qic_aicore0_syspmc_pwrd_req : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_10 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_12 : 16;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_28_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_28_wc_qic_npubus_syspmc_pwrd_req_START (1)
#define SOC_CTRL_NPU_CTRL_P1_28_wc_qic_npubus_syspmc_pwrd_req_END (1)
#define SOC_CTRL_NPU_CTRL_P1_28_wc_qic_ts_syspmc_pwrd_req_START (2)
#define SOC_CTRL_NPU_CTRL_P1_28_wc_qic_ts_syspmc_pwrd_req_END (2)
#define SOC_CTRL_NPU_CTRL_P1_28_wc_qic_tcu_syspmc_pwrd_req_START (4)
#define SOC_CTRL_NPU_CTRL_P1_28_wc_qic_tcu_syspmc_pwrd_req_END (4)
#define SOC_CTRL_NPU_CTRL_P1_28_wc_qic_aicore0_syspmc_pwrd_req_START (6)
#define SOC_CTRL_NPU_CTRL_P1_28_wc_qic_aicore0_syspmc_pwrd_req_END (6)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 1;
        unsigned int wc_qic_npubus_syspmc_pwrd_ack : 1;
        unsigned int wc_qic_ts_syspmc_pwrd_ack : 1;
        unsigned int reserved_1 : 1;
        unsigned int wc_qic_tcu_syspmc_pwrd_ack : 1;
        unsigned int reserved_2 : 1;
        unsigned int wc_qic_aicore0_syspmc_pwrd_ack : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_10 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_12 : 16;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_29_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_29_wc_qic_npubus_syspmc_pwrd_ack_START (1)
#define SOC_CTRL_NPU_CTRL_P1_29_wc_qic_npubus_syspmc_pwrd_ack_END (1)
#define SOC_CTRL_NPU_CTRL_P1_29_wc_qic_ts_syspmc_pwrd_ack_START (2)
#define SOC_CTRL_NPU_CTRL_P1_29_wc_qic_ts_syspmc_pwrd_ack_END (2)
#define SOC_CTRL_NPU_CTRL_P1_29_wc_qic_tcu_syspmc_pwrd_ack_START (4)
#define SOC_CTRL_NPU_CTRL_P1_29_wc_qic_tcu_syspmc_pwrd_ack_END (4)
#define SOC_CTRL_NPU_CTRL_P1_29_wc_qic_aicore0_syspmc_pwrd_ack_START (6)
#define SOC_CTRL_NPU_CTRL_P1_29_wc_qic_aicore0_syspmc_pwrd_ack_END (6)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 1;
        unsigned int qic_npubus_syspmc_pwrd_req : 1;
        unsigned int qic_ts_syspmc_pwrd_req : 1;
        unsigned int reserved_1 : 1;
        unsigned int qic_tcu_syspmc_pwrd_req : 1;
        unsigned int reserved_2 : 1;
        unsigned int qic_aicore0_syspmc_pwrd_req : 1;
        unsigned int syspmc_npu_ibqe_pwrd_req : 1;
        unsigned int syspmc_npu_ibqe_pwrd_pre_req : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_9 : 1;
        unsigned int npu_ctrl_p1_30_msk : 16;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_30_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_30_qic_npubus_syspmc_pwrd_req_START (1)
#define SOC_CTRL_NPU_CTRL_P1_30_qic_npubus_syspmc_pwrd_req_END (1)
#define SOC_CTRL_NPU_CTRL_P1_30_qic_ts_syspmc_pwrd_req_START (2)
#define SOC_CTRL_NPU_CTRL_P1_30_qic_ts_syspmc_pwrd_req_END (2)
#define SOC_CTRL_NPU_CTRL_P1_30_qic_tcu_syspmc_pwrd_req_START (4)
#define SOC_CTRL_NPU_CTRL_P1_30_qic_tcu_syspmc_pwrd_req_END (4)
#define SOC_CTRL_NPU_CTRL_P1_30_qic_aicore0_syspmc_pwrd_req_START (6)
#define SOC_CTRL_NPU_CTRL_P1_30_qic_aicore0_syspmc_pwrd_req_END (6)
#define SOC_CTRL_NPU_CTRL_P1_30_syspmc_npu_ibqe_pwrd_req_START (7)
#define SOC_CTRL_NPU_CTRL_P1_30_syspmc_npu_ibqe_pwrd_req_END (7)
#define SOC_CTRL_NPU_CTRL_P1_30_syspmc_npu_ibqe_pwrd_pre_req_START (8)
#define SOC_CTRL_NPU_CTRL_P1_30_syspmc_npu_ibqe_pwrd_pre_req_END (8)
#define SOC_CTRL_NPU_CTRL_P1_30_npu_ctrl_p1_30_msk_START (16)
#define SOC_CTRL_NPU_CTRL_P1_30_npu_ctrl_p1_30_msk_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 1;
        unsigned int qic_npubus_syspmc_pwrd_ack : 1;
        unsigned int qic_ts_syspmc_pwrd_ack : 1;
        unsigned int reserved_1 : 1;
        unsigned int qic_tcu_syspmc_pwrd_ack : 1;
        unsigned int reserved_2 : 1;
        unsigned int qic_aicore0_syspmc_pwrd_ack : 1;
        unsigned int syspmc_npu_ibqe_pwrd_ack : 1;
        unsigned int syspmc_npu_ibqe_pwrd_pre_ack : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_10 : 16;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_31_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_31_qic_npubus_syspmc_pwrd_ack_START (1)
#define SOC_CTRL_NPU_CTRL_P1_31_qic_npubus_syspmc_pwrd_ack_END (1)
#define SOC_CTRL_NPU_CTRL_P1_31_qic_ts_syspmc_pwrd_ack_START (2)
#define SOC_CTRL_NPU_CTRL_P1_31_qic_ts_syspmc_pwrd_ack_END (2)
#define SOC_CTRL_NPU_CTRL_P1_31_qic_tcu_syspmc_pwrd_ack_START (4)
#define SOC_CTRL_NPU_CTRL_P1_31_qic_tcu_syspmc_pwrd_ack_END (4)
#define SOC_CTRL_NPU_CTRL_P1_31_qic_aicore0_syspmc_pwrd_ack_START (6)
#define SOC_CTRL_NPU_CTRL_P1_31_qic_aicore0_syspmc_pwrd_ack_END (6)
#define SOC_CTRL_NPU_CTRL_P1_31_syspmc_npu_ibqe_pwrd_ack_START (7)
#define SOC_CTRL_NPU_CTRL_P1_31_syspmc_npu_ibqe_pwrd_ack_END (7)
#define SOC_CTRL_NPU_CTRL_P1_31_syspmc_npu_ibqe_pwrd_pre_ack_START (8)
#define SOC_CTRL_NPU_CTRL_P1_31_syspmc_npu_ibqe_pwrd_pre_ack_END (8)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qic_npubus_intlv_gran : 2;
        unsigned int reserved : 14;
        unsigned int npu_ctrl_p1_32_msk : 16;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_32_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_32_qic_npubus_intlv_gran_START (0)
#define SOC_CTRL_NPU_CTRL_P1_32_qic_npubus_intlv_gran_END (1)
#define SOC_CTRL_NPU_CTRL_P1_32_npu_ctrl_p1_32_msk_START (16)
#define SOC_CTRL_NPU_CTRL_P1_32_npu_ctrl_p1_32_msk_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int bfmux_nputop_mem_sd_in : 1;
        unsigned int bfmux_npu_ts_mem_sd_in : 1;
        unsigned int reserved_0 : 1;
        unsigned int bfmux_npu_aicore0_mem_sd_in : 1;
        unsigned int reserved_1 : 12;
        unsigned int NPU_CTRL_P1_33_msk : 16;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_33_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_33_bfmux_nputop_mem_sd_in_START (0)
#define SOC_CTRL_NPU_CTRL_P1_33_bfmux_nputop_mem_sd_in_END (0)
#define SOC_CTRL_NPU_CTRL_P1_33_bfmux_npu_ts_mem_sd_in_START (1)
#define SOC_CTRL_NPU_CTRL_P1_33_bfmux_npu_ts_mem_sd_in_END (1)
#define SOC_CTRL_NPU_CTRL_P1_33_bfmux_npu_aicore0_mem_sd_in_START (3)
#define SOC_CTRL_NPU_CTRL_P1_33_bfmux_npu_aicore0_mem_sd_in_END (3)
#define SOC_CTRL_NPU_CTRL_P1_33_NPU_CTRL_P1_33_msk_START (16)
#define SOC_CTRL_NPU_CTRL_P1_33_NPU_CTRL_P1_33_msk_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int sysbus_npu_qic_tb_bypass : 1;
        unsigned int reserved : 15;
        unsigned int NPU_CTRL_P1_34_msk : 16;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_34_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_34_sysbus_npu_qic_tb_bypass_START (0)
#define SOC_CTRL_NPU_CTRL_P1_34_sysbus_npu_qic_tb_bypass_END (0)
#define SOC_CTRL_NPU_CTRL_P1_34_NPU_CTRL_P1_34_msk_START (16)
#define SOC_CTRL_NPU_CTRL_P1_34_NPU_CTRL_P1_34_msk_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_npu_perf_bypass : 1;
        unsigned int qice_npu_gms_bypass : 1;
        unsigned int qice_npu_ibqe_bypass : 1;
        unsigned int qice_npu_tcu_bypass : 1;
        unsigned int qice_npu_aicore0_bypass : 1;
        unsigned int qice_npu_ts_bypass : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 8;
        unsigned int NPU_CTRL_P1_35_msk : 16;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_35_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_35_qice_npu_perf_bypass_START (0)
#define SOC_CTRL_NPU_CTRL_P1_35_qice_npu_perf_bypass_END (0)
#define SOC_CTRL_NPU_CTRL_P1_35_qice_npu_gms_bypass_START (1)
#define SOC_CTRL_NPU_CTRL_P1_35_qice_npu_gms_bypass_END (1)
#define SOC_CTRL_NPU_CTRL_P1_35_qice_npu_ibqe_bypass_START (2)
#define SOC_CTRL_NPU_CTRL_P1_35_qice_npu_ibqe_bypass_END (2)
#define SOC_CTRL_NPU_CTRL_P1_35_qice_npu_tcu_bypass_START (3)
#define SOC_CTRL_NPU_CTRL_P1_35_qice_npu_tcu_bypass_END (3)
#define SOC_CTRL_NPU_CTRL_P1_35_qice_npu_aicore0_bypass_START (4)
#define SOC_CTRL_NPU_CTRL_P1_35_qice_npu_aicore0_bypass_END (4)
#define SOC_CTRL_NPU_CTRL_P1_35_qice_npu_ts_bypass_START (5)
#define SOC_CTRL_NPU_CTRL_P1_35_qice_npu_ts_bypass_END (5)
#define SOC_CTRL_NPU_CTRL_P1_35_NPU_CTRL_P1_35_msk_START (16)
#define SOC_CTRL_NPU_CTRL_P1_35_NPU_CTRL_P1_35_msk_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qic_npu_timeout_en : 1;
        unsigned int qic_ib_timeout_en : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 13;
        unsigned int NPU_CTRL_P1_36_msk : 16;
    } reg;
} SOC_CTRL_NPU_CTRL_P1_36_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P1_36_qic_npu_timeout_en_START (0)
#define SOC_CTRL_NPU_CTRL_P1_36_qic_npu_timeout_en_END (0)
#define SOC_CTRL_NPU_CTRL_P1_36_qic_ib_timeout_en_START (1)
#define SOC_CTRL_NPU_CTRL_P1_36_qic_ib_timeout_en_END (1)
#define SOC_CTRL_NPU_CTRL_P1_36_NPU_CTRL_P1_36_msk_START (16)
#define SOC_CTRL_NPU_CTRL_P1_36_NPU_CTRL_P1_36_msk_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int npu_qic_tb_cfg_npu_wr_nopendingtrans : 1;
        unsigned int npu_qic_tb_cfg_npu2sys_wr_nopendingtrans : 1;
        unsigned int npu_qic_tb_cfg_ts_wr_nopendingtrans : 1;
        unsigned int reserved_0 : 1;
        unsigned int npu_qic_tb_cfg_aicore0_wr_nopendingtrans : 1;
        unsigned int npu_qic_ib_cfg_sys2npu_wr_nopendingtrans : 1;
        unsigned int npu_qic_ib_cfg_ts_mst0_wr_nopendingtrans : 1;
        unsigned int npu_qic_ib_ts_mst1_wr_nopendingtrans : 1;
        unsigned int reserved_1 : 1;
        unsigned int npu_qic_ib_tcu_mst_wr_nopendingtrans : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 1;
        unsigned int npu_qic_ib_aicore0_mst1_wr_nopendingtrans : 1;
        unsigned int npu_qic_ib_aicore0_mst0_wr_nopendingtrans : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_10 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_12 : 1;
        unsigned int reserved_13 : 1;
        unsigned int reserved_14 : 1;
        unsigned int reserved_15 : 1;
        unsigned int reserved_16 : 1;
        unsigned int reserved_17 : 1;
        unsigned int reserved_18 : 1;
        unsigned int reserved_19 : 1;
        unsigned int reserved_20 : 1;
        unsigned int reserved_21 : 1;
    } reg;
} SOC_CTRL_NPU_STAT_P2_0_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_tb_cfg_npu_wr_nopendingtrans_START (0)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_tb_cfg_npu_wr_nopendingtrans_END (0)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_tb_cfg_npu2sys_wr_nopendingtrans_START (1)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_tb_cfg_npu2sys_wr_nopendingtrans_END (1)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_tb_cfg_ts_wr_nopendingtrans_START (2)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_tb_cfg_ts_wr_nopendingtrans_END (2)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_tb_cfg_aicore0_wr_nopendingtrans_START (4)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_tb_cfg_aicore0_wr_nopendingtrans_END (4)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_ib_cfg_sys2npu_wr_nopendingtrans_START (5)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_ib_cfg_sys2npu_wr_nopendingtrans_END (5)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_ib_cfg_ts_mst0_wr_nopendingtrans_START (6)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_ib_cfg_ts_mst0_wr_nopendingtrans_END (6)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_ib_ts_mst1_wr_nopendingtrans_START (7)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_ib_ts_mst1_wr_nopendingtrans_END (7)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_ib_tcu_mst_wr_nopendingtrans_START (9)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_ib_tcu_mst_wr_nopendingtrans_END (9)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_ib_aicore0_mst1_wr_nopendingtrans_START (12)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_ib_aicore0_mst1_wr_nopendingtrans_END (12)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_ib_aicore0_mst0_wr_nopendingtrans_START (13)
#define SOC_CTRL_NPU_STAT_P2_0_npu_qic_ib_aicore0_mst0_wr_nopendingtrans_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int npu_qic_tb_cfg_npu_rd_nopendingtrans : 1;
        unsigned int npu_qic_tb_cfg_npu2sys_rd_nopendingtrans : 1;
        unsigned int npu_qic_tb_cfg_ts_rd_nopendingtrans : 1;
        unsigned int reserved_0 : 1;
        unsigned int npu_qic_tb_cfg_aicore0_rd_nopendingtrans : 1;
        unsigned int npu_qic_ib_cfg_sys2npu_rd_nopendingtrans : 1;
        unsigned int npu_qic_ib_cfg_ts_mst0_rd_nopendingtrans : 1;
        unsigned int npu_qic_ib_ts_mst1_rd_nopendingtrans : 1;
        unsigned int reserved_1 : 1;
        unsigned int npu_qic_ib_tcu_mst_rd_nopendingtrans : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 1;
        unsigned int npu_qic_ib_aicore0_mst1_rd_nopendingtrans : 1;
        unsigned int npu_qic_ib_aicore0_mst0_rd_nopendingtrans : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_10 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_12 : 1;
        unsigned int reserved_13 : 1;
        unsigned int reserved_14 : 1;
        unsigned int reserved_15 : 1;
        unsigned int reserved_16 : 1;
        unsigned int reserved_17 : 1;
        unsigned int reserved_18 : 1;
        unsigned int reserved_19 : 1;
        unsigned int reserved_20 : 1;
        unsigned int reserved_21 : 1;
    } reg;
} SOC_CTRL_NPU_STAT_P2_1_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_tb_cfg_npu_rd_nopendingtrans_START (0)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_tb_cfg_npu_rd_nopendingtrans_END (0)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_tb_cfg_npu2sys_rd_nopendingtrans_START (1)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_tb_cfg_npu2sys_rd_nopendingtrans_END (1)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_tb_cfg_ts_rd_nopendingtrans_START (2)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_tb_cfg_ts_rd_nopendingtrans_END (2)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_tb_cfg_aicore0_rd_nopendingtrans_START (4)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_tb_cfg_aicore0_rd_nopendingtrans_END (4)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_ib_cfg_sys2npu_rd_nopendingtrans_START (5)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_ib_cfg_sys2npu_rd_nopendingtrans_END (5)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_ib_cfg_ts_mst0_rd_nopendingtrans_START (6)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_ib_cfg_ts_mst0_rd_nopendingtrans_END (6)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_ib_ts_mst1_rd_nopendingtrans_START (7)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_ib_ts_mst1_rd_nopendingtrans_END (7)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_ib_tcu_mst_rd_nopendingtrans_START (9)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_ib_tcu_mst_rd_nopendingtrans_END (9)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_ib_aicore0_mst1_rd_nopendingtrans_START (12)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_ib_aicore0_mst1_rd_nopendingtrans_END (12)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_ib_aicore0_mst0_rd_nopendingtrans_START (13)
#define SOC_CTRL_NPU_STAT_P2_1_npu_qic_ib_aicore0_mst0_rd_nopendingtrans_END (13)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int npu_qic_gs_ddrc1_nopendingtrans : 1;
        unsigned int npu_qic_gs_ddrc0_nopendingtrans : 1;
        unsigned int npu_qic_gm_ts_mst1_nopendingtrans : 1;
        unsigned int reserved_2 : 1;
        unsigned int npu_qic_gm_tcu_mst_nopendingtrans : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_4 : 1;
        unsigned int npu_qic_gm_aicore0_mst1_nopendingtrans : 1;
        unsigned int npu_qic_gm_aicore0_mst0_nopendingtrans : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_10 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_12 : 1;
        unsigned int reserved_13 : 1;
        unsigned int reserved_14 : 1;
        unsigned int reserved_15 : 1;
        unsigned int reserved_16 : 1;
        unsigned int reserved_17 : 1;
        unsigned int reserved_18 : 1;
        unsigned int reserved_19 : 1;
        unsigned int reserved_20 : 1;
        unsigned int reserved_21 : 1;
        unsigned int reserved_22 : 1;
        unsigned int reserved_23 : 1;
        unsigned int reserved_24 : 1;
        unsigned int reserved_25 : 1;
    } reg;
} SOC_CTRL_NPU_STAT_P2_2_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_2_npu_qic_gs_ddrc1_nopendingtrans_START (2)
#define SOC_CTRL_NPU_STAT_P2_2_npu_qic_gs_ddrc1_nopendingtrans_END (2)
#define SOC_CTRL_NPU_STAT_P2_2_npu_qic_gs_ddrc0_nopendingtrans_START (3)
#define SOC_CTRL_NPU_STAT_P2_2_npu_qic_gs_ddrc0_nopendingtrans_END (3)
#define SOC_CTRL_NPU_STAT_P2_2_npu_qic_gm_ts_mst1_nopendingtrans_START (4)
#define SOC_CTRL_NPU_STAT_P2_2_npu_qic_gm_ts_mst1_nopendingtrans_END (4)
#define SOC_CTRL_NPU_STAT_P2_2_npu_qic_gm_tcu_mst_nopendingtrans_START (6)
#define SOC_CTRL_NPU_STAT_P2_2_npu_qic_gm_tcu_mst_nopendingtrans_END (6)
#define SOC_CTRL_NPU_STAT_P2_2_npu_qic_gm_aicore0_mst1_nopendingtrans_START (9)
#define SOC_CTRL_NPU_STAT_P2_2_npu_qic_gm_aicore0_mst1_nopendingtrans_END (9)
#define SOC_CTRL_NPU_STAT_P2_2_npu_qic_gm_aicore0_mst0_nopendingtrans_START (10)
#define SOC_CTRL_NPU_STAT_P2_2_npu_qic_gm_aicore0_mst0_nopendingtrans_END (10)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int npu_stat_rsv0 : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_3_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_3_npu_stat_rsv0_START (0)
#define SOC_CTRL_NPU_STAT_P2_3_npu_stat_rsv0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int npu_stat_rsv1 : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_4_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_4_npu_stat_rsv1_START (0)
#define SOC_CTRL_NPU_STAT_P2_4_npu_stat_rsv1_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int afmux_nputop_mem_sd_out : 1;
        unsigned int afmux_npu_ts_mem_sd_out : 1;
        unsigned int reserved_0 : 1;
        unsigned int afmux_npu_aicore0_mem_sd_out : 1;
        unsigned int reserved_1 : 28;
    } reg;
} SOC_CTRL_NPU_STAT_P2_5_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_5_afmux_nputop_mem_sd_out_START (0)
#define SOC_CTRL_NPU_STAT_P2_5_afmux_nputop_mem_sd_out_END (0)
#define SOC_CTRL_NPU_STAT_P2_5_afmux_npu_ts_mem_sd_out_START (1)
#define SOC_CTRL_NPU_STAT_P2_5_afmux_npu_ts_mem_sd_out_END (1)
#define SOC_CTRL_NPU_STAT_P2_5_afmux_npu_aicore0_mem_sd_out_START (3)
#define SOC_CTRL_NPU_STAT_P2_5_afmux_npu_aicore0_mem_sd_out_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int npubus_error_probe_observer : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_4 : 1;
        unsigned int reserved_5 : 1;
        unsigned int reserved_6 : 1;
        unsigned int reserved_7 : 1;
        unsigned int reserved_8 : 1;
        unsigned int reserved_9 : 1;
        unsigned int reserved_10 : 1;
        unsigned int reserved_11 : 1;
        unsigned int reserved_12 : 1;
        unsigned int reserved_13 : 1;
        unsigned int reserved_14 : 1;
        unsigned int reserved_15 : 1;
        unsigned int reserved_16 : 1;
        unsigned int reserved_17 : 1;
        unsigned int reserved_18 : 1;
        unsigned int reserved_19 : 1;
        unsigned int reserved_20 : 1;
        unsigned int reserved_21 : 1;
        unsigned int reserved_22 : 1;
        unsigned int reserved_23 : 1;
        unsigned int reserved_24 : 1;
        unsigned int reserved_25 : 1;
        unsigned int reserved_26 : 1;
        unsigned int reserved_27 : 1;
        unsigned int reserved_28 : 1;
        unsigned int reserved_29 : 1;
        unsigned int reserved_30 : 1;
    } reg;
} SOC_CTRL_NPU_STAT_P2_6_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_6_npubus_error_probe_observer_START (0)
#define SOC_CTRL_NPU_STAT_P2_6_npubus_error_probe_observer_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int intr_transprob_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_7_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_7_intr_transprob_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_7_intr_transprob_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int intr_errprob_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_8_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_8_intr_errprob_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_8_intr_errprob_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int intr_safety_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_9_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_9_intr_safety_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_9_intr_safety_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int intr_safety_err_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_10_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_10_intr_safety_err_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_10_intr_safety_err_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int intr_latcy_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_11_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_11_intr_latcy_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_11_intr_latcy_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int intr_cfg_req_int_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_12_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_12_intr_cfg_req_int_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_12_intr_cfg_req_int_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int intr_cfg_rsp_int_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_13_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_13_intr_cfg_rsp_int_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_13_intr_cfg_rsp_int_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int intr_data_wreq_int_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_14_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_14_intr_data_wreq_int_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_14_intr_data_wreq_int_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int intr_data_rreq_int_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_15_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_15_intr_data_rreq_int_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_15_intr_data_rreq_int_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int intr_data_wrsp_int_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_16_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_16_intr_data_wrsp_int_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_16_intr_data_wrsp_int_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int intr_data_rrsp_int_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_17_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_17_intr_data_rrsp_int_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_17_intr_data_rrsp_int_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int intr_gm_axi_abnormal_ns_int : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_18_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_18_intr_gm_axi_abnormal_ns_int_START (0)
#define SOC_CTRL_NPU_STAT_P2_18_intr_gm_axi_abnormal_ns_int_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int intr_gs_qtp_abnormal_ns_int : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_19_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_19_intr_gs_qtp_abnormal_ns_int_START (0)
#define SOC_CTRL_NPU_STAT_P2_19_intr_gs_qtp_abnormal_ns_int_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int busy_ib_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_20_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_20_busy_ib_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_20_busy_ib_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int busy_tb_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_21_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_21_busy_tb_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_21_busy_tb_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int busy_cfg_req_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_22_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_22_busy_cfg_req_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_22_busy_cfg_req_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int busy_cfg_rsp_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_23_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_23_busy_cfg_rsp_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_23_busy_cfg_rsp_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int busy_data_wreq_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_24_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_24_busy_data_wreq_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_24_busy_data_wreq_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int busy_data_rreq_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_25_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_25_busy_data_rreq_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_25_busy_data_rreq_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int busy_data_wrsp_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_26_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_26_busy_data_wrsp_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_26_busy_data_wrsp_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int busy_data_rrsp_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_27_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_27_busy_data_rrsp_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_27_busy_data_rrsp_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int busy_qic_pcmp_dcdr : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_28_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_28_busy_qic_pcmp_dcdr_START (0)
#define SOC_CTRL_NPU_STAT_P2_28_busy_qic_pcmp_dcdr_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int nopending_lpcm_npubus : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_29_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_29_nopending_lpcm_npubus_START (0)
#define SOC_CTRL_NPU_STAT_P2_29_nopending_lpcm_npubus_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_npu_ibqe_ctrl_nopending_signals0 : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_30_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_30_qice_npu_ibqe_ctrl_nopending_signals0_START (0)
#define SOC_CTRL_NPU_STAT_P2_30_qice_npu_ibqe_ctrl_nopending_signals0_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_npu_ibqe_ctrl_intr_dlock_signals : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_31_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_31_qice_npu_ibqe_ctrl_intr_dlock_signals_START (0)
#define SOC_CTRL_NPU_STAT_P2_31_qice_npu_ibqe_ctrl_intr_dlock_signals_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_npu_ibqe_ctrl_intr_dfx_signals : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_32_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_32_qice_npu_ibqe_ctrl_intr_dfx_signals_START (0)
#define SOC_CTRL_NPU_STAT_P2_32_qice_npu_ibqe_ctrl_intr_dfx_signals_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_33_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_npu_ibqe_ctrl_intr_pmon_signals : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_34_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_34_qice_npu_ibqe_ctrl_intr_pmon_signals_START (0)
#define SOC_CTRL_NPU_STAT_P2_34_qice_npu_ibqe_ctrl_intr_pmon_signals_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_npu_ibqe_ctrl_busy_signals : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_35_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_35_qice_npu_ibqe_ctrl_busy_signals_START (0)
#define SOC_CTRL_NPU_STAT_P2_35_qice_npu_ibqe_ctrl_busy_signals_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_npu_ibqe_perf_idle_signals : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_36_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_36_qice_npu_ibqe_perf_idle_signals_START (0)
#define SOC_CTRL_NPU_STAT_P2_36_qice_npu_ibqe_perf_idle_signals_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_npu_ibqe_perf_idle : 1;
        unsigned int qice_npu_ibqe_gm_gs_nopending_comb : 1;
        unsigned int qice_npu_ibqe_nopending_comb : 1;
        unsigned int reserved : 29;
    } reg;
} SOC_CTRL_NPU_STAT_P2_37_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_37_qice_npu_ibqe_perf_idle_START (0)
#define SOC_CTRL_NPU_STAT_P2_37_qice_npu_ibqe_perf_idle_END (0)
#define SOC_CTRL_NPU_STAT_P2_37_qice_npu_ibqe_gm_gs_nopending_comb_START (1)
#define SOC_CTRL_NPU_STAT_P2_37_qice_npu_ibqe_gm_gs_nopending_comb_END (1)
#define SOC_CTRL_NPU_STAT_P2_37_qice_npu_ibqe_nopending_comb_START (2)
#define SOC_CTRL_NPU_STAT_P2_37_qice_npu_ibqe_nopending_comb_END (2)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_qdbes_ctrl_nopending_signals : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_38_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_38_qice_qdbes_ctrl_nopending_signals_START (0)
#define SOC_CTRL_NPU_STAT_P2_38_qice_qdbes_ctrl_nopending_signals_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_qdbes_ctrl_intr_dlock_signals : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_39_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_39_qice_qdbes_ctrl_intr_dlock_signals_START (0)
#define SOC_CTRL_NPU_STAT_P2_39_qice_qdbes_ctrl_intr_dlock_signals_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_qdbes_ctrl_intr_dfx_signals : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_40_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_40_qice_qdbes_ctrl_intr_dfx_signals_START (0)
#define SOC_CTRL_NPU_STAT_P2_40_qice_qdbes_ctrl_intr_dfx_signals_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_41_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_qdbes_ctrl_intr_pmon_signals : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_42_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_42_qice_qdbes_ctrl_intr_pmon_signals_START (0)
#define SOC_CTRL_NPU_STAT_P2_42_qice_qdbes_ctrl_intr_pmon_signals_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_qdbes_ctrl_busy_signal : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_43_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_43_qice_qdbes_ctrl_busy_signal_START (0)
#define SOC_CTRL_NPU_STAT_P2_43_qice_qdbes_ctrl_busy_signal_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_qdbes_nopending_comb : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_CTRL_NPU_STAT_P2_44_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P2_44_qice_qdbes_nopending_comb_START (0)
#define SOC_CTRL_NPU_STAT_P2_44_qice_qdbes_nopending_comb_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_45_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_46_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P2_47_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_npu_ibqe_ctrl_intr_sec_signals : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P3_0_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P3_0_qice_npu_ibqe_ctrl_intr_sec_signals_START (0)
#define SOC_CTRL_NPU_STAT_P3_0_qice_npu_ibqe_ctrl_intr_sec_signals_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int qice_qdbes_ctrl_intr_sec_signals : 32;
    } reg;
} SOC_CTRL_NPU_STAT_P3_1_UNION;
#endif
#define SOC_CTRL_NPU_STAT_P3_1_qice_qdbes_ctrl_intr_sec_signals_START (0)
#define SOC_CTRL_NPU_STAT_P3_1_qice_qdbes_ctrl_intr_sec_signals_END (31)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int soft_lock_dis : 1;
        unsigned int reserved : 31;
    } reg;
} SOC_CTRL_NPU_CTRL_P3_2_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P3_2_soft_lock_dis_START (0)
#define SOC_CTRL_NPU_CTRL_P3_2_soft_lock_dis_END (0)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tz_secure_n_npu_ctrl_3_set : 1;
        unsigned int tz_secure_n_npu_ctrl_2_set : 1;
        unsigned int tz_secure_n_npu_ctrl_1_set : 1;
        unsigned int tz_secure_n_npu_ctrl_0_set : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_4 : 24;
    } reg;
} SOC_CTRL_NPU_CTRL_P4_0_SET_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P4_0_SET_tz_secure_n_npu_ctrl_3_set_START (0)
#define SOC_CTRL_NPU_CTRL_P4_0_SET_tz_secure_n_npu_ctrl_3_set_END (0)
#define SOC_CTRL_NPU_CTRL_P4_0_SET_tz_secure_n_npu_ctrl_2_set_START (1)
#define SOC_CTRL_NPU_CTRL_P4_0_SET_tz_secure_n_npu_ctrl_2_set_END (1)
#define SOC_CTRL_NPU_CTRL_P4_0_SET_tz_secure_n_npu_ctrl_1_set_START (2)
#define SOC_CTRL_NPU_CTRL_P4_0_SET_tz_secure_n_npu_ctrl_1_set_END (2)
#define SOC_CTRL_NPU_CTRL_P4_0_SET_tz_secure_n_npu_ctrl_0_set_START (3)
#define SOC_CTRL_NPU_CTRL_P4_0_SET_tz_secure_n_npu_ctrl_0_set_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tz_secure_n_npu_ctrl_3_clr : 1;
        unsigned int tz_secure_n_npu_ctrl_2_clr : 1;
        unsigned int tz_secure_n_npu_ctrl_1_clr : 1;
        unsigned int tz_secure_n_npu_ctrl_0_clr : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_4 : 24;
    } reg;
} SOC_CTRL_NPU_CTRL_P4_0_CLR_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P4_0_CLR_tz_secure_n_npu_ctrl_3_clr_START (0)
#define SOC_CTRL_NPU_CTRL_P4_0_CLR_tz_secure_n_npu_ctrl_3_clr_END (0)
#define SOC_CTRL_NPU_CTRL_P4_0_CLR_tz_secure_n_npu_ctrl_2_clr_START (1)
#define SOC_CTRL_NPU_CTRL_P4_0_CLR_tz_secure_n_npu_ctrl_2_clr_END (1)
#define SOC_CTRL_NPU_CTRL_P4_0_CLR_tz_secure_n_npu_ctrl_1_clr_START (2)
#define SOC_CTRL_NPU_CTRL_P4_0_CLR_tz_secure_n_npu_ctrl_1_clr_END (2)
#define SOC_CTRL_NPU_CTRL_P4_0_CLR_tz_secure_n_npu_ctrl_0_clr_START (3)
#define SOC_CTRL_NPU_CTRL_P4_0_CLR_tz_secure_n_npu_ctrl_0_clr_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int tz_secure_n_npu_ctrl_3 : 1;
        unsigned int tz_secure_n_npu_ctrl_2 : 1;
        unsigned int tz_secure_n_npu_ctrl_1 : 1;
        unsigned int tz_secure_n_npu_ctrl_0 : 1;
        unsigned int reserved_0 : 1;
        unsigned int reserved_1 : 1;
        unsigned int reserved_2 : 1;
        unsigned int reserved_3 : 1;
        unsigned int reserved_4 : 24;
    } reg;
} SOC_CTRL_NPU_CTRL_P4_0_STA_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_P4_0_STA_tz_secure_n_npu_ctrl_3_START (0)
#define SOC_CTRL_NPU_CTRL_P4_0_STA_tz_secure_n_npu_ctrl_3_END (0)
#define SOC_CTRL_NPU_CTRL_P4_0_STA_tz_secure_n_npu_ctrl_2_START (1)
#define SOC_CTRL_NPU_CTRL_P4_0_STA_tz_secure_n_npu_ctrl_2_END (1)
#define SOC_CTRL_NPU_CTRL_P4_0_STA_tz_secure_n_npu_ctrl_1_START (2)
#define SOC_CTRL_NPU_CTRL_P4_0_STA_tz_secure_n_npu_ctrl_1_END (2)
#define SOC_CTRL_NPU_CTRL_P4_0_STA_tz_secure_n_npu_ctrl_0_START (3)
#define SOC_CTRL_NPU_CTRL_P4_0_STA_tz_secure_n_npu_ctrl_0_END (3)
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 2;
        unsigned int reserved_1: 30;
    } reg;
} SOC_CTRL_NPU_CTRL_P4_3_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 2;
        unsigned int reserved_1: 30;
    } reg;
} SOC_CTRL_NPU_CTRL_P4_4_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 2;
        unsigned int reserved_1: 30;
    } reg;
} SOC_CTRL_NPU_CTRL_P4_5_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int reserved_0: 2;
        unsigned int reserved_1: 30;
    } reg;
} SOC_CTRL_NPU_CTRL_P4_6_UNION;
#endif
#ifndef __SOC_H_FOR_ASM__
typedef union {
    unsigned int value;
    struct {
        unsigned int lock : 32;
    } reg;
} SOC_CTRL_NPU_CTRL_LOCK_UNION;
#endif
#define SOC_CTRL_NPU_CTRL_LOCK_lock_START (0)
#define SOC_CTRL_NPU_CTRL_LOCK_lock_END (31)
#ifdef __cplusplus
#if __cplusplus
    }
#endif
#endif
#endif
