;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	JMZ <127, 100
	SUB -7, <-420
	SUB 103, @21
	CMP 103, @21
	ADD 10, 20
	ADD 1, 20
	SLT 30, 9
	ADD 30, 9
	ADD 30, 9
	SPL 0, <-2
	SUB 801, 420
	SLT @13, -0
	SPL 0, <2
	SUB 103, @21
	ADD 1, 20
	SLT @13, -0
	SLT 30, 9
	SUB @1, 2
	SUB -207, <-120
	ADD #270, <0
	ADD 3, @20
	ADD 30, 9
	SUB 721, 7
	CMP @-127, 100
	ADD 130, 9
	CMP @-127, 100
	SUB 12, @18
	ADD 130, 9
	ADD 130, 9
	SUB @0, @2
	ADD 130, 9
	SUB -207, <-120
	ADD #270, <0
	SPL 0, <2
	SUB @0, @2
	SUB -207, <-120
	JMZ 130, 9
	SUB @-127, 100
	MOV -1, <-20
	SUB -207, <-120
	SUB @-127, 100
	SUB @1, 0
	MOV -4, <-20
	SLT @13, -0
	SLT @13, -0
	CMP -207, <-120
	CMP -207, <-120
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 210, 0
	ADD -405, 90
	CMP -207, <-120
	SUB 12, @10
	SLT 721, 0
	SLT 0, @1
	CMP #5, 700
	SUB 12, @10
	SUB @-127, 100
	SPL 0, @-2
	SPL 0, @-2
	SUB -100, -101
	SUB @121, 100
	SLT 0, @1
	SLT 0, @1
	SUB -207, <-120
	SLT 270, 1
	SLT 270, 1
	SLT -51, <-920
	SUB @-127, 100
	SUB -7, <-20
	SUB @-0, @202
	SUB 12, @10
	SUB 12, @10
	ADD 2, @22
	ADD 2, @22
	ADD 2, @22
	ADD 2, @22
	SUB -100, -101
	SUB -100, -101
	SPL 200, 90
	SUB -100, -101
	SLT 0, @1
	MOV -7, <-20
	CMP 0, @1
	CMP 0, @1
	SUB @121, 103
	DJN -1, @-20
	CMP #-207, <-100
	SUB 12, @10
	ADD 210, 160
	CMP #-207, <-100
	CMP #-207, <-100
	SLT 721, 0
	MOV -1, <-20
	MOV -1, <-20
