LAF 01.03.00 L;
SECTION HEADER ;
 DESIGN ESPFLUKE 0.0 ;
 STAT edif2laf 1.0 20.7.2016 10.20.10 1 ;
END ;
SECTION DEVICE ;
 TECHNOLOGY pLSI;
 PART ispLSI1032E-70LJ84;
END ;
SECTION LOGICAL ;
  XPIN SDA_BI BIDI SDA_BI_XB0 ;
  XPIN INT OUT INT_XO0 ;
  XPIN LED OUT LED_XO0 ;
  XPIN OUT_IN(0) IN OUT_IN[0] ;
  XPIN OUT_IN(1) IN OUT_IN[1] ;
  XPIN OUT_IN(2) IN OUT_IN[2] ;
  XPIN OUT_IN(3) IN OUT_IN[3] ;
  XPIN AS_IN(1) IN AS_IN[1] ;
  XPIN AS_IN(2) IN AS_IN[2] ;
  XPIN AS_IN(3) IN AS_IN[3] ;
  XPIN AS_IN(4) IN AS_IN[4] ;
  XPIN AS_IN(5) IN AS_IN[5] ;
  XPIN AS_IN(6) IN AS_IN[6] ;
  XPIN CLK_MASTER IN CLK_MASTER ;
  XPIN SCL_IN IN SCL_IN ;
  XPIN OVFL_IN IN OVFL_IN ;
  XPIN DS_IN IN DS_IN ;
  XPIN MUP_IN IN MUP_IN ;
  XPIN ML_IN IN ML_IN ;
  XPIN RNG2_IN IN RNG2_IN ;
  NET TRIGGER_SIG  SRC TRIGGER_SIG.Q0  DST INT_$1I42.A0 DATA_TO_MASTER_SIG_2[6]_$1I31.A0 ;
  NET UPDATE_SIG  SRC UPDATE_SIG.Q0  DST UPDATE_SIG_i.A0 LED_$1I42.A0 BCD4_SIG_0[2]_$1I38.A0 BCD4_SIG_0[2]_$1I31.A1 BCD4_SIG_0[3]_$1I38.A0 BCD4_SIG_0[3]_$1I31.A1 BCD3_SIG_0[0]_$1I38.A0 BCD3_SIG_0[0]_$1I31.A1 BCD3_SIG_0[1]_$1I38.A0 BCD3_SIG_0[1]_$1I31.A1 BCD3_SIG_0[2]_$1I38.A0 BCD3_SIG_0[2]_$1I31.A1 BCD3_SIG_0[3]_$1I38.A0 BCD3_SIG_0[3]_$1I31.A1 BCD2_SIG_0[0]_$1I38.A0 BCD2_SIG_0[0]_$1I31.A1 BCD2_SIG_0[1]_$1I38.A0 BCD2_SIG_0[1]_$1I31.A1 BCD2_SIG_0[2]_$1I38.A0 BCD2_SIG_0[2]_$1I31.A1 BCD2_SIG_0[3]_$1I38.A0 BCD2_SIG_0[3]_$1I31.A1 BCD1_SIG_0[0]_$1I38.A0 BCD1_SIG_0[0]_$1I31.A1 BCD1_SIG_0[1]_$1I38.A0 BCD1_SIG_0[1]_$1I31.A1 BCD1_SIG_0[2]_$1I38.A0 BCD1_SIG_0[2]_$1I31.A1 BCD1_SIG_0[3]_$1I38.A0 BCD1_SIG_0[3]_$1I31.A1 ML_SIG_0_$1I38.A0 ML_SIG_0_$1I31.A1 M_0_$1I38.A0 M_0_$1I31.A1 L_0_$1I38.A0 L_0_$1I31.A1 FREQ_SIG_0_$1I38.A0 FREQ_SIG_0_$1I31.A1 BCD6_SIG_0[0]_$1I38.A0 BCD6_SIG_0[0]_$1I31.A1 BCD6_SIG_0[1]_$1I38.A0 BCD6_SIG_0[1]_$1I31.A1 BCD6_SIG_0[2]_$1I38.A0 BCD6_SIG_0[2]_$1I31.A1 BCD6_SIG_0[3]_$1I38.A0 BCD6_SIG_0[3]_$1I31.A1 BCD5_SIG_0[0]_$1I38.A0 BCD5_SIG_0[0]_$1I31.A1 BCD5_SIG_0[1]_$1I38.A0 BCD5_SIG_0[1]_$1I31.A1 BCD5_SIG_0[2]_$1I38.A0 BCD5_SIG_0[2]_$1I31.A1 BCD5_SIG_0[3]_$1I38.A0 BCD5_SIG_0[3]_$1I31.A1 BCD4_SIG_0[0]_$1I38.A0 BCD4_SIG_0[0]_$1I31.A1 BCD4_SIG_0[1]_$1I38.A0 BCD4_SIG_0[1]_$1I31.A1 OVFL_SIG_0_$1I38.A0 OVFL_SIG_0_$1I31.A1 N_0_$1I38.A0 N_0_$1I31.A1 ;
  NET UN1_CNT_SIG_1[1]  SRC I_2.Z0  DST UQBN_B1.A1 ;
  NET UN1_CNT_SIG_1[2]  SRC I_4.Z0  DST UQBN_B2.A1 ;
  NET GND  DST UQBN_B3.A1 UQBN_B4.A1 ;
  NET TRANSFER_SIG  SRC UQBN_B5.Q0  DST UQBN_B2.A0 UQBN_B1.A0 UQBN_B6.A0 ;
  NET READ_REQ_SIG  SRC UQBN_B7.Q0  DST I_2.A1 I_3.A1 ;
  NET STOP_SIG  SRC UQBN_B8.Q0  DST UQBN_B9.A0 TRIGGER_SIG.CD ;
  NET CNT_SIG[0]  SRC CNT_SIG[0].Q0  DST I_2.A0 I_3.A0 DATA_TO_MASTER_SIG_3[3]_$1I38.A0 DATA_TO_MASTER_SIG_3[3]_$1I31.A1 DATA_TO_MASTER_SIG_3[2]_$1I38.A0 DATA_TO_MASTER_SIG_3[2]_$1I31.A1 DATA_TO_MASTER_SIG_3[1]_$1I38.A0 DATA_TO_MASTER_SIG_3[1]_$1I31.A1 DATA_TO_MASTER_SIG_3[0]_$1I38.A0 DATA_TO_MASTER_SIG_3[0]_$1I31.A1 DATA_TO_MASTER_SIG_3[7]_$1I38.A0 DATA_TO_MASTER_SIG_3[7]_$1I31.A1 DATA_TO_MASTER_SIG_3[6]_$1I38.A0 DATA_TO_MASTER_SIG_3[6]_$1I31.A1 DATA_TO_MASTER_SIG_3[5]_$1I38.A0 DATA_TO_MASTER_SIG_3[5]_$1I31.A1 DATA_TO_MASTER_SIG_3[4]_$1I38.A0 DATA_TO_MASTER_SIG_3[4]_$1I31.A1 ;
  NET CNT_SIG[1]  SRC CNT_SIG[1].Q0  DST CNT_SIG_i[1].A0 I_4.A0 DATA_TO_MASTER_SIG_1[3]_$1I38.A0 DATA_TO_MASTER_SIG_1[3]_$1I31.A1 DATA_TO_MASTER_SIG_1[2]_$1I38.A0 DATA_TO_MASTER_SIG_1[2]_$1I31.A1 DATA_TO_MASTER_SIG_1[1]_$1I38.A0 DATA_TO_MASTER_SIG_1[1]_$1I31.A1 DATA_TO_MASTER_SIG_1[0]_$1I38.A0 DATA_TO_MASTER_SIG_1[0]_$1I31.A1 DATA_TO_MASTER_SIG_2[6]_$1I38.A0 DATA_TO_MASTER_SIG_2[6]_$1I31.A1 DATA_TO_MASTER_SIG_2[5]_$1I38.A0 DATA_TO_MASTER_SIG_2[5]_$1I31.A1 DATA_TO_MASTER_SIG_2[4]_$1I38.A0 DATA_TO_MASTER_SIG_2[4]_$1I31.A1 DATA_TO_MASTER_SIG_2[3]_$1I38.A0 DATA_TO_MASTER_SIG_2[3]_$1I31.A1 DATA_TO_MASTER_SIG_2[2]_$1I38.A0 DATA_TO_MASTER_SIG_2[2]_$1I31.A1 DATA_TO_MASTER_SIG_2[1]_$1I38.A0 DATA_TO_MASTER_SIG_2[1]_$1I31.A1 DATA_TO_MASTER_SIG_2[0]_$1I38.A0 DATA_TO_MASTER_SIG_2[0]_$1I31.A1 DATA_TO_MASTER_SIG_1[7]_$1I38.A0 DATA_TO_MASTER_SIG_1[7]_$1I31.A1 DATA_TO_MASTER_SIG_1[6]_$1I38.A0 DATA_TO_MASTER_SIG_1[6]_$1I31.A1 DATA_TO_MASTER_SIG_1[5]_$1I38.A0 DATA_TO_MASTER_SIG_1[5]_$1I31.A1 DATA_TO_MASTER_SIG_1[4]_$1I38.A0 DATA_TO_MASTER_SIG_1[4]_$1I31.A1 ;
  NET VCC  DST UQBN_B10.A1 UQBN_B11.A1 UQBN_B12.A1 UQBN_B13.A1 UQBN_B14.A1 TRIGGER_SIG.D0 ;
  NET BCD1_SIG[0]  SRC BCD1_SIG[0].Q0  DST DATA_TO_MASTER_SIG_1[4]_$1I25.A0 BCD1_SIG_0[0]_$1I25.A0 ;
  NET BCD1_SIG[1]  SRC BCD1_SIG[1].Q0  DST DATA_TO_MASTER_SIG_1[5]_$1I25.A0 BCD1_SIG_0[1]_$1I25.A0 ;
  NET BCD1_SIG[2]  SRC BCD1_SIG[2].Q0  DST DATA_TO_MASTER_SIG_1[6]_$1I25.A0 BCD1_SIG_0[2]_$1I25.A0 ;
  NET BCD1_SIG[3]  SRC BCD1_SIG[3].Q0  DST DATA_TO_MASTER_SIG_1[7]_$1I25.A0 BCD1_SIG_0[3]_$1I25.A0 ;
  NET BCD2_SIG[0]  SRC BCD2_SIG[0].Q0  DST DATA_TO_MASTER_SIG_1[0]_$1I25.A0 BCD2_SIG_0[0]_$1I25.A0 ;
  NET BCD2_SIG[1]  SRC BCD2_SIG[1].Q0  DST DATA_TO_MASTER_SIG_1[1]_$1I25.A0 BCD2_SIG_0[1]_$1I25.A0 ;
  NET BCD2_SIG[2]  SRC BCD2_SIG[2].Q0  DST DATA_TO_MASTER_SIG_1[2]_$1I25.A0 BCD2_SIG_0[2]_$1I25.A0 ;
  NET BCD2_SIG[3]  SRC BCD2_SIG[3].Q0  DST DATA_TO_MASTER_SIG_1[3]_$1I25.A0 BCD2_SIG_0[3]_$1I25.A0 ;
  NET BCD3_SIG[0]  SRC BCD3_SIG[0].Q0  DST DATA_TO_MASTER_SIG_2[4]_$1I25.A0 BCD3_SIG_0[0]_$1I25.A0 ;
  NET BCD3_SIG[1]  SRC BCD3_SIG[1].Q0  DST DATA_TO_MASTER_SIG_2[5]_$1I25.A0 BCD3_SIG_0[1]_$1I25.A0 ;
  NET BCD3_SIG[2]  SRC BCD3_SIG[2].Q0  DST DATA_TO_MASTER_SIG_2[6]_$1I25.A0 BCD3_SIG_0[2]_$1I25.A0 ;
  NET BCD3_SIG[3]  SRC BCD3_SIG[3].Q0  DST DATA_TO_MASTER_SIG_2[7].A0 BCD3_SIG_0[3]_$1I25.A0 ;
  NET BCD4_SIG[0]  SRC BCD4_SIG[0].Q0  DST DATA_TO_MASTER_SIG_2[0]_$1I25.A0 BCD4_SIG_0[0]_$1I25.A0 ;
  NET BCD4_SIG[1]  SRC BCD4_SIG[1].Q0  DST DATA_TO_MASTER_SIG_2[1]_$1I25.A0 BCD4_SIG_0[1]_$1I25.A0 ;
  NET BCD4_SIG[2]  SRC BCD4_SIG[2].Q0  DST DATA_TO_MASTER_SIG_2[2]_$1I25.A0 BCD4_SIG_0[2]_$1I25.A0 ;
  NET BCD4_SIG[3]  SRC BCD4_SIG[3].Q0  DST DATA_TO_MASTER_SIG_2[3]_$1I25.A0 BCD4_SIG_0[3]_$1I25.A0 ;
  NET BCD5_SIG[0]  SRC BCD5_SIG[0].Q0  DST DATA_TO_MASTER_SIG_1[4]_$1I31.A0 BCD5_SIG_0[0]_$1I25.A0 ;
  NET BCD5_SIG[1]  SRC BCD5_SIG[1].Q0  DST DATA_TO_MASTER_SIG_1[5]_$1I31.A0 BCD5_SIG_0[1]_$1I25.A0 ;
  NET BCD5_SIG[2]  SRC BCD5_SIG[2].Q0  DST DATA_TO_MASTER_SIG_1[6]_$1I31.A0 BCD5_SIG_0[2]_$1I25.A0 ;
  NET BCD5_SIG[3]  SRC BCD5_SIG[3].Q0  DST DATA_TO_MASTER_SIG_1[7]_$1I31.A0 BCD5_SIG_0[3]_$1I25.A0 ;
  NET BCD6_SIG[0]  SRC BCD6_SIG[0].Q0  DST DATA_TO_MASTER_SIG_1[0]_$1I31.A0 BCD6_SIG_0[0]_$1I25.A0 ;
  NET BCD6_SIG[1]  SRC BCD6_SIG[1].Q0  DST DATA_TO_MASTER_SIG_1[1]_$1I31.A0 BCD6_SIG_0[1]_$1I25.A0 ;
  NET BCD6_SIG[2]  SRC BCD6_SIG[2].Q0  DST DATA_TO_MASTER_SIG_1[2]_$1I31.A0 BCD6_SIG_0[2]_$1I25.A0 ;
  NET BCD6_SIG[3]  SRC BCD6_SIG[3].Q0  DST DATA_TO_MASTER_SIG_1[3]_$1I31.A0 BCD6_SIG_0[3]_$1I25.A0 ;
  NET FREQ_SIG  SRC FREQ_SIG.Q0  DST DATA_TO_MASTER_SIG_2[4]_$1I31.A0 FREQ_SIG_0_$1I25.A0 ;
  NET L  SRC L.Q0  DST DATA_TO_MASTER_SIG_2[0]_$1I31.A0 L_0_$1I25.A0 ;
  NET M  SRC M.Q0  DST DATA_TO_MASTER_SIG_2[1]_$1I31.A0 M_0_$1I25.A0 ;
  NET ML_SIG  SRC ML_SIG.Q0  DST DATA_TO_MASTER_SIG_2[3]_$1I31.A0 ML_SIG_0_$1I25.A0 ;
  NET N  SRC N.Q0  DST DATA_TO_MASTER_SIG_2[2]_$1I31.A0 N_0_$1I25.A0 ;
  NET OVFL_SIG  SRC OVFL_SIG.Q0  DST DATA_TO_MASTER_SIG_2[5]_$1I31.A0 OVFL_SIG_0_$1I25.A0 ;
  NET UQNN_N1  SRC UQBN_B1.Z0  DST CNT_SIG[0].D0 ;
  NET UQNN_N2  SRC UQBN_B2.Z0  DST CNT_SIG[1].D0 ;
  NET N_33  SRC UQBN_B15.Z0  DST UPDATE_SIG.D0 ;
  NET N_36  SRC I_3.Z0  DST I_4.A1 ;
  NET N_55  SRC DATA_TO_MASTER_SIG_2[7].Z0  DST DATA_TO_MASTER_SIG_3[7]_$1I31.A0 ;
  NET UQNN_N3  SRC UQBN_B16.Z0  DST UQBN_B17.D0 ;
  NET UQNN_N4  SRC UQBN_B18.Z0  DST UQBN_B19.D0 ;
  NET UQNN_N5  SRC UQBN_B20.Z0  DST UQBN_B8.D0 ;
  NET UQNN_N6  SRC UQBN_B21.Z0  DST UQBN_B22.D0 ;
  NET UQNN_N7  SRC UQBN_B23.Z0  DST UQBN_B24.A1 UQBN_B25.A1 ;
  NET UQNN_N8  SRC UQBN_B26.ZN0  DST UQBN_B7.D0 UQBN_B27.A0 UQBN_B28.A1 UQBN_B29.A0 UQBN_B30.A1 UQBN_B31.A0 UQBN_B32.A1 UQBN_B33.A0 UQBN_B34.A1 UQBN_B35.A0 UQBN_B36.A1 UQBN_B37.A0 UQBN_B38.A1 UQBN_B39.A0 UQBN_B40.A1 UQBN_B41.A0 UQBN_B42.A1 ;
  NET UQNN_N9  SRC UQBN_B43.Q0  DST UQBN_B44.A1 UQBN_B45.A1 UQBN_B46.A0 UQBN_B47.A1 UQBN_B48.A1 UQBN_B49.A1 UQBN_B50.A0 UQBN_B51.A0 UQBN_B52.A1 ;
  NET UQNN_N10  SRC UQBN_B53.Q0  DST UQBN_B44.A0 UQBN_B54.A0 UQBN_B55.A1 UQBN_B56.A0 UQBN_B57.A0 UQBN_B58.A0 UQBN_B59.A1 UQBN_B60.A0 UQBN_B61.A1 ;
  NET UQNN_N11  SRC UQBN_B62.Q0  DST UQBN_B63.A0 UQBN_B64.A1 UQBN_B65.A1 UQBN_B66.A0 UQBN_B67.A1 UQBN_B68.A0 UQBN_B69.A0 UQBN_B70.A1 UQBN_B71.A0 UQBN_B72.A1 UQBN_B73.A0 UQBN_B74.A1 UQBN_B75.A0 UQBN_B76.A1 ;
  NET UQNN_N12  SRC UQBN_B77.Q0  DST UQBN_B78.A0 UQBN_B79.A0 UQBN_B80.A1 UQBN_B81.A0 ;
  NET UQNN_N13  SRC UQBN_B82.Q0  DST UQBN_B83.A0 UQBN_B16.A1 UQBN_B84.D0 ;
  NET UQNN_N14  SRC UQBN_B85.Q0  DST UQBN_B86.A0 UQBN_B87.A0 ;
  NET UQNN_N15  SRC UQBN_B88.Q0  DST UQBN_B89.A0 UQBN_B90.A0 ;
  NET UQNN_N16  SRC UQBN_B91.Q0  DST UQBN_B92.A0 UQBN_B93.A0 ;
  NET UQNN_N17  SRC UQBN_B94.Q0  DST UQBN_B95.A0 UQBN_B96.A0 ;
  NET UQNN_N18  SRC UQBN_B97.Q0  DST UQBN_B98.A0 UQBN_B99.A0 ;
  NET UQNN_N19  SRC UQBN_B84.Q0  DST UQBN_B18.A0 UQBN_B100.A0 UQBN_B101.A0 ;
  NET UQNN_N20  SRC UQBN_B102.Q0  DST UQBN_B103.A0 UQBN_B104.A0 ;
  NET UQNN_N21  SRC UQBN_B105.Q0  DST UQBN_B106.A1 UQBN_B107.A0 UQBN_B108.A1 ;
  NET UQNN_N22  SRC UQBN_B22.Q0  DST UQBN_B109.A0 UQBN_B110.A0 ;
  NET UQNN_N23  SRC UQBN_B111.Q0  DST UQBN_B112.A1 UQBN_B113.A0 UQBN_B114.A1 UQBN_B115.A1 ;
  NET UQNN_N24  SRC UQBN_B17.Q0  DST UQBN_B116.A0 UQBN_B112.A0 UQBN_B114.A0 UQBN_B117.A1 UQBN_B118.A0 UQBN_B119.A1 ;
  NET UQNN_N25  SRC UQBN_B120.Q0  DST SDA_BI_$1I1.A0 ;
  NET UQNN_N26  SRC UQBN_B121.Q0  DST SDA_BI_$1I1.OE ;
  NET UQNN_N27  SRC UQBN_B122.Q0  DST UQBN_B123.A1 UQBN_B124.A0 UQBN_B125.A1 UQBN_B126.A1 UQBN_B118.A1 UQBN_B127.A1 ;
  NET UQNN_N28  SRC UQBN_B19.Q0  DST UQBN_B128.A1 UQBN_B129.A1 UQBN_B106.A0 UQBN_B130.A1 ;
  NET UQNN_N29  SRC UQBN_B131.Q0  DST UQBN_B132.A0 UQBN_B133.A0 ;
  NET UQNN_N30  SRC UQBN_B134.Q0  DST UQBN_B132.A1 UQBN_B135.A0 ;
  NET UQNN_N31  SRC UQBN_B136.Q0  DST UQBN_B137.A0 UQBN_B138.A0 UQBN_B139.A0 ;
  NET UQNN_N32  SRC UQBN_B140.Q0  DST UQBN_B141.A0 UQBN_B142.A1 ;
  NET UQNN_N33  SRC UQBN_B143.Q0  DST UQBN_B137.A1 UQBN_B144.A1 UQBN_B145.A0 ;
  NET UQNN_N34  SRC UQBN_B146.Q0  DST UQBN_B147.A0 ;
  NET UQNN_N35  SRC UQBN_B148.Q0  DST UQBN_B128.A0 UQBN_B149.A0 ;
  NET UQNN_N36  SRC UQBN_B150.Q0  DST UQBN_B70.A0 UQBN_B151.A0 ;
  NET UQNN_N37  SRC UQBN_B152.Q0  DST UQBN_B74.A0 UQBN_B153.A0 ;
  NET UQNN_N38  SRC UQBN_B154.Q0  DST UQBN_B72.A0 UQBN_B155.A0 ;
  NET UQNN_N39  SRC UQBN_B156.Q0  DST UQBN_B76.A0 UQBN_B157.A0 ;
  NET UQNN_N40  SRC UQBN_B158.Q0  DST UQBN_B159.A0 UQBN_B160.A0 ;
  NET UQNN_N41  SRC UQBN_B161.Q0  DST UQBN_B162.A0 UQBN_B163.A0 ;
  NET UQNN_N42  SRC UQBN_B164.Q0  DST UQBN_B165.A0 UQBN_B166.A0 ;
  NET UQNN_N43  SRC UQBN_B167.Q0  DST UQBN_B168.A0 UQBN_B169.A0 ;
  NET UQNN_N44  SRC UQBN_B170.Z0  DST UQBN_B5.D0 ;
  NET UQNN_N45  SRC UQBN_B171.Z0  DST UQBN_B120.D0 ;
  NET UQNN_N46  SRC UQBN_B172.ZN0  DST UQBN_B173.D0 ;
  NET UQNN_N47  SRC UQBN_B173.Q0  DST UQBN_B171.A1 UQBN_B174.A1 ;
  NET UQNN_N48  SRC UQBN_B175.ZN0  DST UQBN_B140.D0 ;
  NET UQNN_N49  SRC UQBN_B176.ZN0  DST UQBN_B111.D0 ;
  NET UQNN_N50  SRC UQBN_B177.Z0  DST UQBN_B178.A0 UQBN_B179.A1 ;
  NET UQNN_N51  SRC UQBN_B180.Z0  DST UQBN_B181.A0 UQBN_B182.A1 UQBN_B126.A0 ;
  NET UQNN_N52  SRC UQBN_B3.Z0  DST UQBN_B23.A0 ;
  NET UQNN_N53  SRC UQBN_B4.Z0  DST UQBN_B183.A0 ;
  NET UQNN_N54  SRC UQBN_B10.Z0  DST UQBN_B184.A0 ;
  NET UQNN_N55  SRC UQBN_B11.Z0  DST UQBN_B185.A0 ;
  NET UQNN_N56  SRC UQBN_B12.Z0  DST UQBN_B186.A0 ;
  NET UQNN_N57  SRC UQBN_B13.Z0  DST UQBN_B187.A0 ;
  NET UQNN_N58  SRC UQBN_B14.Z0  DST UQBN_B187.A1 ;
  NET UQNN_N59  SRC UQBN_B187.Z0  DST UQBN_B186.A1 ;
  NET UQNN_N60  SRC UQBN_B186.Z0  DST UQBN_B185.A1 ;
  NET UQNN_N61  SRC UQBN_B185.Z0  DST UQBN_B184.A1 ;
  NET UQNN_N62  SRC UQBN_B184.Z0  DST UQBN_B183.A1 ;
  NET UQNN_N63  SRC UQBN_B183.Z0  DST UQBN_B23.A1 ;
  NET UQNN_N64  SRC UQBN_B188.ZN0  DST UQBN_B189.A0 UQBN_B190.A0 UQBN_B191.A0 ;
  NET UQNN_N65  SRC UQBN_B192.Z0  DST UQBN_B193.A0 ;
  NET UQNN_N66  SRC UQBN_B194.Z0  DST UQBN_B195.A0 ;
  NET UQNN_N67  SRC UQBN_B196.Z0  DST UQBN_B197.A0 UQBN_B198.A1 ;
  NET UQNN_N68  SRC UQBN_B199.Z0  DST UQBN_B200.A0 UQBN_B201.A1 ;
  NET UQNN_N69  SRC UQBN_B202.Z0  DST UQBN_B203.A0 ;
  NET UQNN_N70  SRC UQBN_B78.Z0  DST UQBN_B202.A1 ;
  NET UQNN_N71  SRC UQBN_B204.Z0  DST UQBN_B202.A0 ;
  NET UQNN_N72  SRC UQBN_B205.Z0  DST UQBN_B206.A0 ;
  NET UQNN_N73  SRC UQBN_B63.Z0  DST UQBN_B205.A1 ;
  NET UQNN_N74  SRC UQBN_B207.Z0  DST UQBN_B205.A0 ;
  NET UQNN_N75  SRC UQBN_B208.Z0  DST UQBN_B209.A0 ;
  NET UQNN_N76  SRC UQBN_B210.ZN0  DST UQBN_B208.A1 ;
  NET UQNN_N77  SRC UQBN_B45.Z0  DST UQBN_B211.A0 UQBN_B208.A0 ;
  NET UQNN_N78  SRC UQBN_B211.Z0  DST UQBN_B212.A0 ;
  NET UQNN_N79  SRC UQBN_B54.Z0  DST UQBN_B211.A1 ;
  NET UQNN_N80  SRC UQBN_B24.Z0  DST UQBN_B213.A0 ;
  NET UQNN_N81  SRC UQBN_B106.Z0  DST UQBN_B24.A0 UQBN_B214.A1 ;
  NET UQNN_N82  SRC UQBN_B182.Z0  DST UQBN_B215.A0 ;
  NET UQNN_N83  SRC UQBN_B216.ZN0  DST UQBN_B217.A1 ;
  NET UQNN_N84  SRC UQBN_B142.Z0  DST UQBN_B218.A0 ;
  NET UQNN_N85  SRC UQBN_B125.Z0  DST UQBN_B219.A0 ;
  NET UQNN_N86  SRC UQBN_B220.Z0  DST UQBN_B221.A0 ;
  NET UQNN_N87  SRC UQBN_B222.ZN0  DST UQBN_B174.A0 ;
  NET UQNN_N88  SRC UQBN_B223.Z0  DST UQBN_B224.A0 ;
  NET UQNN_N89  SRC UQBN_B225.Z0  DST UQBN_B226.A0 ;
  NET UQNN_N90  SRC UQBN_B189.Z0  DST UQBN_B227.A0 ;
  NET UQNN_N91  SRC UQBN_B179.Z0  DST UQBN_B228.A0 ;
  NET UQNN_N92  SRC UQBN_B229.ZN0  DST UQBN_B230.A0 UQBN_B203.A1 UQBN_B231.A0 UQBN_B206.A1 UQBN_B232.A0 UQBN_B212.A1 UQBN_B233.A0 UQBN_B234.A1 ;
  NET UQNN_N93  SRC UQBN_B55.Z0  DST UQBN_B67.A0 UQBN_B48.A0 UQBN_B235.A0 ;
  NET UQNN_N94  SRC UQBN_B236.ZN0  DST UQBN_B179.A0 ;
  NET UQNN_N95  SRC UQBN_B110.Z0  DST UQBN_B237.A0 ;
  NET UQNN_N96  SRC UQBN_B238.Z0  DST UQBN_B119.A0 UQBN_B239.A1 ;
  NET UQNN_N97  SRC UQBN_B64.Z0  DST UQBN_B238.A0 UQBN_B204.A0 ;
  NET UQNN_N98  SRC UQBN_B240.ZN0  DST UQBN_B170.A0 ;
  NET N_32  SRC UQBN_B241.ZN0  DST UQBN_B15.A1 ;
  NET UQNN_N99  SRC UQBN_B242.Z0  DST UQBN_B243.A0 ;
  NET UQNN_N100  SRC UQBN_B101.Z0  DST UQBN_B104.A1 UQBN_B244.A1 ;
  NET UQNN_N101  SRC UQBN_B245.Z0  DST UQBN_B246.A0 ;
  NET UQNN_N102  SRC UQBN_B247.ZN0  DST UQBN_B245.A0 ;
  NET UQNN_N103  SRC UQBN_B248.Z0  DST UQBN_B249.A0 ;
  NET UQNN_N104  SRC UQBN_B250.ZN0  DST UQBN_B248.A0 ;
  NET UQNN_N105  SRC UQBN_B251.Z0  DST UQBN_B252.A0 ;
  NET UQNN_N106  SRC UQBN_B253.ZN0  DST UQBN_B251.A0 UQBN_B254.A0 UQBN_B139.A1 ;
  NET UQNN_N107  SRC UQBN_B115.Z0  DST UQBN_B255.A0 ;
  NET UQNN_N108  SRC UQBN_B239.Z0  DST UQBN_B256.A0 ;
  NET UQNN_N109  SRC UQBN_B257.ZN0  DST UQBN_B190.A1 ;
  NET UQNN_N110  SRC UQBN_B25.Z0  DST UQBN_B55.A0 UQBN_B65.A0 UQBN_B258.A1 UQBN_B259.A1 ;
  NET UQNN_N111  SRC UQBN_B49.Z0  DST UQBN_B260.A0 UQBN_B261.A1 ;
  NET UQNN_N112  SRC UQBN_B262.Z0  DST UQBN_B263.A0 UQBN_B264.A1 ;
  NET UQNN_N113  SRC UQBN_B265.Z0  DST UQBN_B266.A0 UQBN_B267.A1 ;
  NET UQNN_N114  SRC UQBN_B65.Z0  DST UQBN_B47.A0 UQBN_B268.A0 ;
  NET UQNN_N115  SRC UQBN_B269.Z0  DST UQBN_B270.A0 UQBN_B271.A1 ;
  NET UQNN_N116  SRC UQBN_B272.Z0  DST UQBN_B273.A0 UQBN_B274.A1 ;
  NET UQNN_N117  SRC UQBN_B127.Z0  DST UQBN_B275.A0 UQBN_B276.A1 ;
  NET SDA_BI_I  SRC I_18.ZN0  DST UQBN_B192.A1 UQBN_B21.A1 UQBN_B277.A0 ;
  NET UQNN_N118  SRC UQBN_B103.ZN0  DST UQBN_B244.A0 ;
  NET UQNN_N119  SRC UQBN_B116.ZN0  DST UQBN_B278.A1 ;
  NET UQNN_N120  SRC UQBN_B46.ZN0  DST UQBN_B279.A1 UQBN_B272.A1 UQBN_B268.A1 UQBN_B199.A1 UQBN_B235.A1 UQBN_B14.A0 ;
  NET UQNN_N121  SRC UQBN_B56.ZN0  DST UQBN_B280.A0 UQBN_B269.A1 UQBN_B265.A1 UQBN_B12.A0 UQBN_B13.A0 ;
  NET UQNN_N122  SRC UQBN_B66.ZN0  DST UQBN_B280.A1 UQBN_B262.A1 UQBN_B196.A1 UQBN_B10.A0 UQBN_B11.A0 ;
  NET UQNN_N123  SRC UQBN_B145.ZN0  DST UQBN_B251.A1 ;
  NET UQNN_N124  SRC UQBN_B113.ZN0  DST UQBN_B248.A1 ;
  NET UQNN_N125  SRC UQBN_B147.ZN0  DST UQBN_B245.A1 ;
  NET UQNN_N126  SRC UQBN_B83.ZN0  DST UQBN_B18.A1 ;
  NET UQNN_N127  SRC UQBN_B100.ZN0  DST UQBN_B16.A0 ;
  NET TRANSFER_SIG_I  SRC UQBN_B6.ZN0  DST UQBN_B281.A1 UQBN_B242.A1 ;
  NET AS_IN_I[1]  SRC UQBN_B282.ZN0  DST UQBN_B15.A0 ;
  NET STOP_SIG_I  SRC UQBN_B9.ZN0  DST UQBN_B110.A1 UQBN_B170.A1 UQBN_B283.A1 UQBN_B284.A1 UQBN_B220.A1 ;
  NET UQNN_N128  SRC UQBN_B209.ZN0  DST UQBN_B234.A0 ;
  NET UQNN_N129  SRC UQBN_B107.ZN0  DST UQBN_B189.A1 UQBN_B177.A0 ;
  NET UQNN_N130  SRC UQBN_B109.ZN0  DST UQBN_B225.A0 UQBN_B223.A1 UQBN_B281.A0 UQBN_B283.A0 ;
  NET UQNN_N131  SRC UQBN_B124.ZN0  DST UQBN_B225.A1 ;
  NET UQNN_N132  SRC UQBN_B141.ZN0  DST UQBN_B177.A1 ;
  NET UQNN_N133  SRC UQBN_B79.ZN0  DST UQBN_B238.A1 UQBN_B117.A0 UQBN_B3.A0 UQBN_B4.A0 ;
  NET UQNN_N134  SRC UQBN_B138.ZN0  DST UQBN_B130.A0 ;
  NET UQNN_N135  SRC UQBN_B98.ZN0  DST UQBN_B285.A1 ;
  NET UQNN_N136  SRC UQBN_B95.ZN0  DST UQBN_B286.A1 ;
  NET UQNN_N137  SRC UQBN_B92.ZN0  DST UQBN_B286.A0 ;
  NET UQNN_N138  SRC UQBN_B86.ZN0  DST UQBN_B287.A0 ;
  NET UQNN_N139  SRC UQBN_B89.ZN0  DST UQBN_B287.A1 ;
  NET CNT_SIG_I[1]  SRC CNT_SIG_i[1].ZN0  DST DATA_TO_MASTER_SIG_2[7].A1 ;
  NET AS_IN_I[4]  SRC AS_IN_i[4].ZN0  DST L.CLK ;
  NET AS_IN_I[3]  SRC AS_IN_i[3].ZN0  DST M.CLK ;
  NET AS_IN_I[2]  SRC AS_IN_i[2].ZN0  DST N.CLK ;
  NET ML_IN_I  SRC ML_IN_i.ZN0  DST ML_SIG_0_$1I31.A0 ;
  NET CLK_MASTER_I  SRC UQBN_B288.ZN0  DST UQBN_B82.CLK ;
  NET UQNN_N140  SRC UQBN_B178.ZN0  DST UQBN_B121.D0 ;
  NET CLK_MASTER  EXT  DST CLK_MASTER_$1I45.XI0 ;
  NET SCL_IN  EXT  DST SCL_IN_$1I45.XI0 ;
  NET OUT_IN[0]  EXT  DST OUT_IN[0]_$1I45.XI0 ;
  NET OUT_IN[1]  EXT  DST OUT_IN[1]_$1I45.XI0 ;
  NET OUT_IN[2]  EXT  DST OUT_IN[2]_$1I45.XI0 ;
  NET OUT_IN[3]  EXT  DST OUT_IN[3]_$1I45.XI0 ;
  NET AS_IN[1]  EXT  DST AS_IN[1]_$1I45.XI0 ;
  NET AS_IN[2]  EXT  DST AS_IN[2]_$1I45.XI0 ;
  NET AS_IN[3]  EXT  DST AS_IN[3]_$1I45.XI0 ;
  NET AS_IN[4]  EXT  DST AS_IN[4]_$1I45.XI0 ;
  NET AS_IN[5]  EXT  DST AS_IN[5]_$1I45.XI0 ;
  NET AS_IN[6]  EXT  DST AS_IN[6]_$1I45.XI0 ;
  NET OVFL_IN  EXT  DST OVFL_IN_$1I45.XI0 ;
  NET DS_IN  EXT  DST DS_IN_$1I45.XI0 ;
  NET MUP_IN  EXT  DST MUP_IN_$1I45.XI0 ;
  NET ML_IN  EXT  DST ML_IN_$1I45.XI0 ;
  NET RNG2_IN  EXT  DST RNG2_IN_$1I45.XI0 ;
  NET UQNN_N141  SRC UQBN_B252.ZN0  DST UQBN_B289.A1 ;
  NET UQNN_N142  SRC UQBN_B289.Z0  DST UQBN_B143.D0 ;
  NET UQNN_N143  SRC UQBN_B249.ZN0  DST UQBN_B290.A1 ;
  NET UQNN_N144  SRC UQBN_B144.Z0  DST UQBN_B247.A0 ;
  NET UQNN_N145  SRC UQBN_B190.Z0  DST UQBN_B250.A0 ;
  NET UQNN_N146  SRC UQBN_B130.Z0  DST UQBN_B144.A0 UQBN_B257.A0 ;
  NET UQNN_N147  SRC UQBN_B112.Z0  DST UQBN_B253.A0 ;
  NET UQNN_N148  SRC UQBN_B256.ZN0  DST UQBN_B291.A1 UQBN_B292.A1 ;
  NET UQNN_N149  SRC UQBN_B291.Z0  DST UQBN_B217.A0 UQBN_B45.A0 UQBN_B293.A0 ;
  NET UQNN_N150  SRC UQBN_B283.Z0  DST UQBN_B291.A0 UQBN_B294.A0 UQBN_B191.A1 UQBN_B295.A0 UQBN_B214.A0 UQBN_B278.A0 UQBN_B290.A0 ;
  NET UQNN_N151  SRC UQBN_B255.ZN0  DST UQBN_B292.A0 ;
  NET UQNN_N152  SRC UQBN_B292.Z0  DST UQBN_B176.A0 ;
  NET UQNN_N153  SRC UQBN_B246.ZN0  DST UQBN_B294.A1 ;
  NET UQNN_N154  SRC UQBN_B294.Z0  DST UQBN_B146.D0 ;
  NET UQNN_N155  SRC UQBN_B243.ZN0  DST UQBN_B296.A0 ;
  NET UPDATE_SIG_I  SRC UPDATE_SIG_i.ZN0  DST UQBN_B296.A1 ;
  NET N_32_0  SRC UQBN_B296.Z0  DST UQBN_B241.A0 ;
  NET UQNN_N156  SRC UQBN_B281.Z0  DST UQBN_B240.A0 ;
  NET UQNN_N157  SRC UQBN_B215.ZN0  DST UQBN_B297.A1 ;
  NET UQNN_N158  SRC UQBN_B218.ZN0  DST UQBN_B297.A0 ;
  NET UQNN_N159  SRC UQBN_B297.Z0  DST UQBN_B175.A0 ;
  NET UQNN_N160  SRC UQBN_B221.ZN0  DST UQBN_B298.A0 ;
  NET UQNN_N161  SRC UQBN_B237.ZN0  DST UQBN_B298.A1 ;
  NET UQNN_N162  SRC UQBN_B298.Z0  DST UQBN_B172.A0 ;
  NET UQNN_N163  SRC UQBN_B217.Z0  DST UQBN_B54.A1 UQBN_B63.A1 UQBN_B78.A1 UQBN_B207.A1 UQBN_B204.A1 UQBN_B210.A0 UQBN_B299.A1 ;
  NET UQNN_N164  SRC UQBN_B128.Z0  DST UQBN_B188.A0 UQBN_B300.A0 ;
  NET UQNN_N165  SRC UQBN_B129.Z0  DST UQBN_B123.A0 UQBN_B223.A0 ;
  NET UQNN_N166  SRC UQBN_B123.Z0  DST UQBN_B301.A0 UQBN_B216.A0 UQBN_B295.A1 ;
  NET UQNN_N167  SRC UQBN_B44.Z0  DST UQBN_B64.A0 UQBN_B207.A0 ;
  NET UQNN_N168  SRC UQBN_B137.Z0  DST UQBN_B236.A0 ;
  NET UQNN_N169  SRC UQBN_B181.ZN0  DST UQBN_B301.A1 ;
  NET UQNN_N170  SRC UQBN_B301.Z0  DST UQBN_B222.A0 ;
  NET UQNN_N171  SRC UQBN_B280.Z0  DST UQBN_B80.A0 UQBN_B258.A0 UQBN_B259.A0 ;
  NET UQNN_N172  SRC UQBN_B279.Z0  DST UQBN_B129.A0 UQBN_B300.A1 ;
  NET UQNN_N173  SRC UQBN_B219.ZN0  DST UQBN_B302.A1 ;
  NET UQNN_N174  SRC UQBN_B213.ZN0  DST UQBN_B302.A0 ;
  NET UQNN_N175  SRC UQBN_B299.Z0  DST UQBN_B229.A0 ;
  NET UQNN_N176  SRC UQBN_B228.ZN0  DST UQBN_B293.A1 ;
  NET UQNN_N177  SRC UQBN_B227.ZN0  DST UQBN_B303.A1 ;
  NET UQNN_N178  SRC UQBN_B303.Z0  DST UQBN_B105.D0 ;
  NET UQNN_N179  SRC UQBN_B224.ZN0  DST UQBN_B304.A1 ;
  NET UQNN_N180  SRC UQBN_B226.ZN0  DST UQBN_B304.A0 ;
  NET UQNN_N181  SRC UQBN_B284.Z0  DST UQBN_B122.D0 ;
  NET UQNN_N182  SRC UQBN_B195.ZN0  DST UQBN_B305.A0 ;
  NET UQNN_N183  SRC UQBN_B193.ZN0  DST UQBN_B305.A1 ;
  NET UQNN_N184  SRC UQBN_B305.Z0  DST UQBN_B26.A0 ;
  NET UQNN_N185  SRC UQBN_B304.Z0  DST UQBN_B284.A0 ;
  NET UQNN_N186  SRC UQBN_B293.Z0  DST UQBN_B303.A0 ;
  NET UQNN_N187  SRC UQBN_B302.Z0  DST UQBN_B299.A0 ;
  NET UQNN_N188  SRC UQBN_B80.Z0  DST UQBN_B279.A0 ;
  NET UQNN_N189  SRC UQBN_B108.Z0  DST UQBN_B171.A0 ;
  NET UQNN_N190  SRC UQBN_B114.Z0  DST UQBN_B192.A0 ;
  NET UQNN_N191  SRC UQBN_B300.Z0  DST UQBN_B194.A0 ;
  NET UQNN_N192  SRC UQBN_B126.Z0  DST UQBN_B194.A1 ;
  NET UQNN_N193  SRC UQBN_B132.Z0  DST UQBN_B306.A0 ;
  NET UQNN_N194  SRC UQBN_B287.Z0  DST UQBN_B306.A1 ;
  NET UQNN_N195  SRC UQBN_B286.Z0  DST UQBN_B285.A0 ;
  NET UQNN_N196  SRC UQBN_B306.Z0  DST UQBN_B180.A0 ;
  NET UQNN_N197  SRC UQBN_B285.Z0  DST UQBN_B180.A1 ;
  NET UQNN_N198  SRC UQBN_B295.Z0  DST UQBN_B182.A0 ;
  NET UQNN_N199  SRC UQBN_B191.Z0  DST UQBN_B142.A0 ;
  NET UQNN_N200  SRC UQBN_B117.Z0  DST UQBN_B125.A0 ;
  NET UQNN_N201  SRC UQBN_B174.Z0  DST UQBN_B220.A0 ;
  NET UQNN_N202  SRC UQBN_B235.Z0  DST UQBN_B196.A0 ;
  NET UQNN_N203  SRC UQBN_B259.Z0  DST UQBN_B199.A0 ;
  NET UQNN_N204  SRC UQBN_B258.Z0  DST UQBN_B49.A0 ;
  NET UQNN_N205  SRC UQBN_B48.Z0  DST UQBN_B262.A0 ;
  NET UQNN_N206  SRC UQBN_B268.Z0  DST UQBN_B265.A0 ;
  NET UQNN_N207  SRC UQBN_B47.Z0  DST UQBN_B269.A0 ;
  NET UQNN_N208  SRC UQBN_B67.Z0  DST UQBN_B272.A0 ;
  NET UQNN_N209  SRC UQBN_B290.Z0  DST UQBN_B289.A0 ;
  NET UQNN_N210  SRC UQBN_B278.Z0  DST UQBN_B115.A0 ;
  NET UQNN_N211  SRC UQBN_B214.Z0  DST UQBN_B239.A0 ;
  NET UQNN_N212  SRC UQBN_B119.Z0  DST UQBN_B127.A0 ;
  NET UQNN_N213  SRC UQBN_B244.Z0  DST UQBN_B20.A0 ;
  NET UQNN_N214  SRC UQBN_B104.Z0  DST UQBN_B21.A0 ;
  NET UQNN_N215  SRC UQBN_B118.Z0  DST UQBN_B25.A0 ;
  NET CLK_MASTER_Z0  SRC CLK_MASTER_$1I45.Z0  DST UQBN_B288.A0 CNT_SIG[0].CLK CNT_SIG[1].CLK UQBN_B131.CLK UQBN_B134.CLK UQBN_B85.CLK UQBN_B88.CLK UQBN_B91.CLK UQBN_B94.CLK UQBN_B97.CLK UQBN_B43.CLK UQBN_B53.CLK UQBN_B62.CLK UQBN_B77.CLK UQBN_B148.CLK UQBN_B136.CLK UQBN_B150.CLK UQBN_B152.CLK UQBN_B154.CLK UQBN_B156.CLK UQBN_B158.CLK UQBN_B161.CLK UQBN_B164.CLK UQBN_B167.CLK UQBN_B7.CLK UQBN_B19.CLK UQBN_B84.CLK UQBN_B17.CLK UQBN_B120.CLK UQBN_B102.CLK UQBN_B121.CLK UQBN_B22.CLK UQBN_B146.CLK UQBN_B143.CLK UQBN_B111.CLK UQBN_B105.CLK UQBN_B140.CLK UQBN_B122.CLK UQBN_B173.CLK UQBN_B8.CLK UQBN_B5.CLK UPDATE_SIG.CLK ;
  NET SCL_IN_Z0  SRC SCL_IN_$1I45.Z0  DST UQBN_B101.A1 UQBN_B82.D0 ;
  NET SDA_BI_Z0  SRC SDA_BI_$1I1.Z0  DST I_18.A0 UQBN_B20.A1 UQBN_B102.D0 UQBN_B267.A0 UQBN_B271.A0 UQBN_B274.A0 UQBN_B276.A0 UQBN_B261.A0 UQBN_B264.A0 UQBN_B198.A0 UQBN_B201.A0 ;
  NET SDA_BI_XB0 EXT  SRC SDA_BI_$1I1.XB0 ;
  NET OUT_IN[0]_Z0  SRC OUT_IN[0]_$1I45.Z0  DST BCD3_SIG_0[0]_$1I31.A0 BCD2_SIG_0[0]_$1I31.A0 BCD1_SIG_0[0]_$1I31.A0 BCD6_SIG_0[0]_$1I31.A0 BCD5_SIG_0[0]_$1I31.A0 BCD4_SIG_0[0]_$1I31.A0 ;
  NET OUT_IN[1]_Z0  SRC OUT_IN[1]_$1I45.Z0  DST BCD3_SIG_0[1]_$1I31.A0 BCD2_SIG_0[1]_$1I31.A0 BCD1_SIG_0[1]_$1I31.A0 BCD6_SIG_0[1]_$1I31.A0 BCD5_SIG_0[1]_$1I31.A0 BCD4_SIG_0[1]_$1I31.A0 ;
  NET OUT_IN[2]_Z0  SRC OUT_IN[2]_$1I45.Z0  DST BCD4_SIG_0[2]_$1I31.A0 BCD3_SIG_0[2]_$1I31.A0 BCD2_SIG_0[2]_$1I31.A0 BCD1_SIG_0[2]_$1I31.A0 BCD6_SIG_0[2]_$1I31.A0 BCD5_SIG_0[2]_$1I31.A0 ;
  NET OUT_IN[3]_Z0  SRC OUT_IN[3]_$1I45.Z0  DST BCD4_SIG_0[3]_$1I31.A0 BCD3_SIG_0[3]_$1I31.A0 BCD2_SIG_0[3]_$1I31.A0 BCD1_SIG_0[3]_$1I31.A0 BCD6_SIG_0[3]_$1I31.A0 BCD5_SIG_0[3]_$1I31.A0 ;
  NET AS_IN[1]_Z0  SRC AS_IN[1]_$1I45.Z0  DST UQBN_B282.A0 BCD1_SIG[0].CLK BCD1_SIG[1].CLK BCD1_SIG[2].CLK BCD1_SIG[3].CLK ;
  NET AS_IN[2]_Z0  SRC AS_IN[2]_$1I45.Z0  DST AS_IN_i[2].A0 BCD2_SIG[0].CLK BCD2_SIG[1].CLK BCD2_SIG[2].CLK BCD2_SIG[3].CLK ;
  NET AS_IN[3]_Z0  SRC AS_IN[3]_$1I45.Z0  DST AS_IN_i[3].A0 BCD3_SIG[0].CLK BCD3_SIG[1].CLK BCD3_SIG[2].CLK BCD3_SIG[3].CLK ;
  NET AS_IN[4]_Z0  SRC AS_IN[4]_$1I45.Z0  DST AS_IN_i[4].A0 BCD4_SIG[0].CLK BCD4_SIG[1].CLK BCD4_SIG[2].CLK BCD4_SIG[3].CLK ;
  NET AS_IN[5]_Z0  SRC AS_IN[5]_$1I45.Z0  DST BCD5_SIG[0].CLK BCD5_SIG[1].CLK BCD5_SIG[2].CLK BCD5_SIG[3].CLK ;
  NET AS_IN[6]_Z0  SRC AS_IN[6]_$1I45.Z0  DST UQBN_B242.A0 BCD6_SIG[0].CLK BCD6_SIG[1].CLK BCD6_SIG[2].CLK BCD6_SIG[3].CLK FREQ_SIG.CLK ML_SIG.CLK OVFL_SIG.CLK ;
  NET OVFL_IN_Z0  SRC OVFL_IN_$1I45.Z0  DST OVFL_SIG_0_$1I31.A0 ;
  NET DS_IN_Z0  SRC DS_IN_$1I45.Z0  DST M_0_$1I31.A0 L_0_$1I31.A0 N_0_$1I31.A0 ;
  NET MUP_IN_Z0  SRC MUP_IN_$1I45.Z0  DST TRIGGER_SIG.CLK ;
  NET ML_IN_Z0  SRC ML_IN_$1I45.Z0  DST ML_IN_i.A0 ;
  NET RNG2_IN_Z0  SRC RNG2_IN_$1I45.Z0  DST FREQ_SIG_0_$1I31.A0 ;
  NET INT_XO0 EXT  SRC INT_$1I42.XO0 ;
  NET LED_XO0 EXT  SRC LED_$1I42.XO0 ;
  NET UQNN_N216  SRC UQBN_B307.Z0  DST UQBN_B85.D0 ;
  NET UQNN_N217  SRC UQBN_B267.Z0  DST UQBN_B307.A1 ;
  NET UQNN_N218  SRC UQBN_B87.Z0  DST UQBN_B307.A0 ;
  NET UQNN_N219  SRC UQBN_B266.ZN0  DST UQBN_B87.A1 ;
  NET UQNN_N220  SRC UQBN_B308.Z0  DST UQBN_B134.D0 ;
  NET UQNN_N221  SRC UQBN_B271.Z0  DST UQBN_B308.A1 ;
  NET UQNN_N222  SRC UQBN_B135.Z0  DST UQBN_B308.A0 ;
  NET UQNN_N223  SRC UQBN_B270.ZN0  DST UQBN_B135.A1 ;
  NET UQNN_N224  SRC UQBN_B309.Z0  DST UQBN_B131.D0 ;
  NET UQNN_N225  SRC UQBN_B274.Z0  DST UQBN_B309.A1 ;
  NET UQNN_N226  SRC UQBN_B133.Z0  DST UQBN_B309.A0 ;
  NET UQNN_N227  SRC UQBN_B273.ZN0  DST UQBN_B133.A1 ;
  NET UQNN_N228  SRC UQBN_B310.Z0  DST UQBN_B136.D0 ;
  NET UQNN_N229  SRC UQBN_B139.Z0  DST UQBN_B310.A1 ;
  NET UQNN_N230  SRC UQBN_B277.Z0  DST UQBN_B310.A0 ;
  NET UQNN_N231  SRC UQBN_B254.ZN0  DST UQBN_B277.A1 ;
  NET UQNN_N232  SRC UQBN_B311.Z0  DST UQBN_B148.D0 ;
  NET UQNN_N233  SRC UQBN_B276.Z0  DST UQBN_B311.A1 ;
  NET UQNN_N234  SRC UQBN_B149.Z0  DST UQBN_B311.A0 ;
  NET UQNN_N235  SRC UQBN_B275.ZN0  DST UQBN_B149.A1 ;
  NET UQNN_N236  SRC UQBN_B312.Z0  DST UQBN_B94.D0 ;
  NET UQNN_N237  SRC UQBN_B261.Z0  DST UQBN_B312.A1 ;
  NET UQNN_N238  SRC UQBN_B96.Z0  DST UQBN_B312.A0 ;
  NET UQNN_N239  SRC UQBN_B260.ZN0  DST UQBN_B96.A1 ;
  NET UQNN_N240  SRC UQBN_B313.Z0  DST UQBN_B88.D0 ;
  NET UQNN_N241  SRC UQBN_B264.Z0  DST UQBN_B313.A1 ;
  NET UQNN_N242  SRC UQBN_B90.Z0  DST UQBN_B313.A0 ;
  NET UQNN_N243  SRC UQBN_B263.ZN0  DST UQBN_B90.A1 ;
  NET UQNN_N244  SRC UQBN_B314.Z0  DST UQBN_B77.D0 ;
  NET UQNN_N245  SRC UQBN_B203.Z0  DST UQBN_B314.A1 ;
  NET UQNN_N246  SRC UQBN_B81.Z0  DST UQBN_B314.A0 ;
  NET UQNN_N247  SRC UQBN_B230.ZN0  DST UQBN_B81.A1 ;
  NET UQNN_N248  SRC UQBN_B315.Z0  DST UQBN_B62.D0 ;
  NET UQNN_N249  SRC UQBN_B206.Z0  DST UQBN_B315.A1 ;
  NET UQNN_N250  SRC UQBN_B68.Z0  DST UQBN_B315.A0 ;
  NET UQNN_N251  SRC UQBN_B231.ZN0  DST UQBN_B68.A1 ;
  NET UQNN_N252  SRC UQBN_B316.Z0  DST UQBN_B53.D0 ;
  NET UQNN_N253  SRC UQBN_B212.Z0  DST UQBN_B316.A1 ;
  NET UQNN_N254  SRC UQBN_B57.Z0  DST UQBN_B316.A0 ;
  NET UQNN_N255  SRC UQBN_B232.ZN0  DST UQBN_B57.A1 ;
  NET UQNN_N256  SRC UQBN_B317.Z0  DST UQBN_B43.D0 ;
  NET UQNN_N257  SRC UQBN_B234.Z0  DST UQBN_B317.A1 ;
  NET UQNN_N258  SRC UQBN_B50.Z0  DST UQBN_B317.A0 ;
  NET UQNN_N259  SRC UQBN_B233.ZN0  DST UQBN_B50.A1 ;
  NET DATA_TO_MASTER_SIG_1[3]_Z0  SRC DATA_TO_MASTER_SIG_1[3]_$1I35.Z0  DST DATA_TO_MASTER_SIG_3[3]_$1I25.A0 ;
  NET DATA_TO_MASTER_SIG_1[3]_$1N8  SRC DATA_TO_MASTER_SIG_1[3]_$1I31.Z0  DST DATA_TO_MASTER_SIG_1[3]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_1[3]_$1N6  SRC DATA_TO_MASTER_SIG_1[3]_$1I25.Z0  DST DATA_TO_MASTER_SIG_1[3]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_1[3]_$1N22  SRC DATA_TO_MASTER_SIG_1[3]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_1[3]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_1[2]_Z0  SRC DATA_TO_MASTER_SIG_1[2]_$1I35.Z0  DST DATA_TO_MASTER_SIG_3[2]_$1I25.A0 ;
  NET DATA_TO_MASTER_SIG_1[2]_$1N8  SRC DATA_TO_MASTER_SIG_1[2]_$1I31.Z0  DST DATA_TO_MASTER_SIG_1[2]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_1[2]_$1N6  SRC DATA_TO_MASTER_SIG_1[2]_$1I25.Z0  DST DATA_TO_MASTER_SIG_1[2]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_1[2]_$1N22  SRC DATA_TO_MASTER_SIG_1[2]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_1[2]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_1[1]_Z0  SRC DATA_TO_MASTER_SIG_1[1]_$1I35.Z0  DST DATA_TO_MASTER_SIG_3[1]_$1I25.A0 ;
  NET DATA_TO_MASTER_SIG_1[1]_$1N8  SRC DATA_TO_MASTER_SIG_1[1]_$1I31.Z0  DST DATA_TO_MASTER_SIG_1[1]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_1[1]_$1N6  SRC DATA_TO_MASTER_SIG_1[1]_$1I25.Z0  DST DATA_TO_MASTER_SIG_1[1]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_1[1]_$1N22  SRC DATA_TO_MASTER_SIG_1[1]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_1[1]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_1[0]_Z0  SRC DATA_TO_MASTER_SIG_1[0]_$1I35.Z0  DST DATA_TO_MASTER_SIG_3[0]_$1I25.A0 ;
  NET DATA_TO_MASTER_SIG_1[0]_$1N8  SRC DATA_TO_MASTER_SIG_1[0]_$1I31.Z0  DST DATA_TO_MASTER_SIG_1[0]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_1[0]_$1N6  SRC DATA_TO_MASTER_SIG_1[0]_$1I25.Z0  DST DATA_TO_MASTER_SIG_1[0]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_1[0]_$1N22  SRC DATA_TO_MASTER_SIG_1[0]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_1[0]_$1I25.A1 ;
  NET UQNN_N260  SRC UQBN_B318.Z0  DST UQBN_B91.D0 ;
  NET UQNN_N261  SRC UQBN_B198.Z0  DST UQBN_B318.A1 ;
  NET UQNN_N262  SRC UQBN_B93.Z0  DST UQBN_B318.A0 ;
  NET UQNN_N263  SRC UQBN_B197.ZN0  DST UQBN_B93.A1 ;
  NET UQNN_N264  SRC UQBN_B319.Z0  DST UQBN_B97.D0 ;
  NET UQNN_N265  SRC UQBN_B201.Z0  DST UQBN_B319.A1 ;
  NET UQNN_N266  SRC UQBN_B99.Z0  DST UQBN_B319.A0 ;
  NET UQNN_N267  SRC UQBN_B200.ZN0  DST UQBN_B99.A1 ;
  NET DATA_TO_MASTER_SIG_3[3]_Z0  SRC DATA_TO_MASTER_SIG_3[3]_$1I35.Z0  DST UQBN_B34.A0 ;
  NET DATA_TO_MASTER_SIG_3[3]_$1N8  SRC DATA_TO_MASTER_SIG_3[3]_$1I31.Z0  DST DATA_TO_MASTER_SIG_3[3]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_3[3]_$1N6  SRC DATA_TO_MASTER_SIG_3[3]_$1I25.Z0  DST DATA_TO_MASTER_SIG_3[3]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_3[3]_$1N22  SRC DATA_TO_MASTER_SIG_3[3]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_3[3]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_3[2]_Z0  SRC DATA_TO_MASTER_SIG_3[2]_$1I35.Z0  DST UQBN_B32.A0 ;
  NET DATA_TO_MASTER_SIG_3[2]_$1N8  SRC DATA_TO_MASTER_SIG_3[2]_$1I31.Z0  DST DATA_TO_MASTER_SIG_3[2]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_3[2]_$1N6  SRC DATA_TO_MASTER_SIG_3[2]_$1I25.Z0  DST DATA_TO_MASTER_SIG_3[2]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_3[2]_$1N22  SRC DATA_TO_MASTER_SIG_3[2]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_3[2]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_3[1]_Z0  SRC DATA_TO_MASTER_SIG_3[1]_$1I35.Z0  DST UQBN_B30.A0 ;
  NET DATA_TO_MASTER_SIG_3[1]_$1N8  SRC DATA_TO_MASTER_SIG_3[1]_$1I31.Z0  DST DATA_TO_MASTER_SIG_3[1]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_3[1]_$1N6  SRC DATA_TO_MASTER_SIG_3[1]_$1I25.Z0  DST DATA_TO_MASTER_SIG_3[1]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_3[1]_$1N22  SRC DATA_TO_MASTER_SIG_3[1]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_3[1]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_3[0]_Z0  SRC DATA_TO_MASTER_SIG_3[0]_$1I35.Z0  DST UQBN_B28.A0 ;
  NET DATA_TO_MASTER_SIG_3[0]_$1N8  SRC DATA_TO_MASTER_SIG_3[0]_$1I31.Z0  DST DATA_TO_MASTER_SIG_3[0]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_3[0]_$1N6  SRC DATA_TO_MASTER_SIG_3[0]_$1I25.Z0  DST DATA_TO_MASTER_SIG_3[0]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_3[0]_$1N22  SRC DATA_TO_MASTER_SIG_3[0]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_3[0]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_2[6]_Z0  SRC DATA_TO_MASTER_SIG_2[6]_$1I35.Z0  DST DATA_TO_MASTER_SIG_3[6]_$1I31.A0 ;
  NET DATA_TO_MASTER_SIG_2[6]_$1N8  SRC DATA_TO_MASTER_SIG_2[6]_$1I31.Z0  DST DATA_TO_MASTER_SIG_2[6]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_2[6]_$1N6  SRC DATA_TO_MASTER_SIG_2[6]_$1I25.Z0  DST DATA_TO_MASTER_SIG_2[6]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_2[6]_$1N22  SRC DATA_TO_MASTER_SIG_2[6]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_2[6]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_2[5]_Z0  SRC DATA_TO_MASTER_SIG_2[5]_$1I35.Z0  DST DATA_TO_MASTER_SIG_3[5]_$1I31.A0 ;
  NET DATA_TO_MASTER_SIG_2[5]_$1N8  SRC DATA_TO_MASTER_SIG_2[5]_$1I31.Z0  DST DATA_TO_MASTER_SIG_2[5]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_2[5]_$1N6  SRC DATA_TO_MASTER_SIG_2[5]_$1I25.Z0  DST DATA_TO_MASTER_SIG_2[5]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_2[5]_$1N22  SRC DATA_TO_MASTER_SIG_2[5]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_2[5]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_2[4]_Z0  SRC DATA_TO_MASTER_SIG_2[4]_$1I35.Z0  DST DATA_TO_MASTER_SIG_3[4]_$1I31.A0 ;
  NET DATA_TO_MASTER_SIG_2[4]_$1N8  SRC DATA_TO_MASTER_SIG_2[4]_$1I31.Z0  DST DATA_TO_MASTER_SIG_2[4]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_2[4]_$1N6  SRC DATA_TO_MASTER_SIG_2[4]_$1I25.Z0  DST DATA_TO_MASTER_SIG_2[4]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_2[4]_$1N22  SRC DATA_TO_MASTER_SIG_2[4]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_2[4]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_2[3]_Z0  SRC DATA_TO_MASTER_SIG_2[3]_$1I35.Z0  DST DATA_TO_MASTER_SIG_3[3]_$1I31.A0 ;
  NET DATA_TO_MASTER_SIG_2[3]_$1N8  SRC DATA_TO_MASTER_SIG_2[3]_$1I31.Z0  DST DATA_TO_MASTER_SIG_2[3]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_2[3]_$1N6  SRC DATA_TO_MASTER_SIG_2[3]_$1I25.Z0  DST DATA_TO_MASTER_SIG_2[3]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_2[3]_$1N22  SRC DATA_TO_MASTER_SIG_2[3]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_2[3]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_2[2]_Z0  SRC DATA_TO_MASTER_SIG_2[2]_$1I35.Z0  DST DATA_TO_MASTER_SIG_3[2]_$1I31.A0 ;
  NET DATA_TO_MASTER_SIG_2[2]_$1N8  SRC DATA_TO_MASTER_SIG_2[2]_$1I31.Z0  DST DATA_TO_MASTER_SIG_2[2]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_2[2]_$1N6  SRC DATA_TO_MASTER_SIG_2[2]_$1I25.Z0  DST DATA_TO_MASTER_SIG_2[2]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_2[2]_$1N22  SRC DATA_TO_MASTER_SIG_2[2]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_2[2]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_2[1]_Z0  SRC DATA_TO_MASTER_SIG_2[1]_$1I35.Z0  DST DATA_TO_MASTER_SIG_3[1]_$1I31.A0 ;
  NET DATA_TO_MASTER_SIG_2[1]_$1N8  SRC DATA_TO_MASTER_SIG_2[1]_$1I31.Z0  DST DATA_TO_MASTER_SIG_2[1]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_2[1]_$1N6  SRC DATA_TO_MASTER_SIG_2[1]_$1I25.Z0  DST DATA_TO_MASTER_SIG_2[1]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_2[1]_$1N22  SRC DATA_TO_MASTER_SIG_2[1]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_2[1]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_2[0]_Z0  SRC DATA_TO_MASTER_SIG_2[0]_$1I35.Z0  DST DATA_TO_MASTER_SIG_3[0]_$1I31.A0 ;
  NET DATA_TO_MASTER_SIG_2[0]_$1N8  SRC DATA_TO_MASTER_SIG_2[0]_$1I31.Z0  DST DATA_TO_MASTER_SIG_2[0]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_2[0]_$1N6  SRC DATA_TO_MASTER_SIG_2[0]_$1I25.Z0  DST DATA_TO_MASTER_SIG_2[0]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_2[0]_$1N22  SRC DATA_TO_MASTER_SIG_2[0]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_2[0]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_1[7]_Z0  SRC DATA_TO_MASTER_SIG_1[7]_$1I35.Z0  DST DATA_TO_MASTER_SIG_3[7]_$1I25.A0 ;
  NET DATA_TO_MASTER_SIG_1[7]_$1N8  SRC DATA_TO_MASTER_SIG_1[7]_$1I31.Z0  DST DATA_TO_MASTER_SIG_1[7]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_1[7]_$1N6  SRC DATA_TO_MASTER_SIG_1[7]_$1I25.Z0  DST DATA_TO_MASTER_SIG_1[7]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_1[7]_$1N22  SRC DATA_TO_MASTER_SIG_1[7]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_1[7]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_1[6]_Z0  SRC DATA_TO_MASTER_SIG_1[6]_$1I35.Z0  DST DATA_TO_MASTER_SIG_3[6]_$1I25.A0 ;
  NET DATA_TO_MASTER_SIG_1[6]_$1N8  SRC DATA_TO_MASTER_SIG_1[6]_$1I31.Z0  DST DATA_TO_MASTER_SIG_1[6]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_1[6]_$1N6  SRC DATA_TO_MASTER_SIG_1[6]_$1I25.Z0  DST DATA_TO_MASTER_SIG_1[6]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_1[6]_$1N22  SRC DATA_TO_MASTER_SIG_1[6]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_1[6]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_1[5]_Z0  SRC DATA_TO_MASTER_SIG_1[5]_$1I35.Z0  DST DATA_TO_MASTER_SIG_3[5]_$1I25.A0 ;
  NET DATA_TO_MASTER_SIG_1[5]_$1N8  SRC DATA_TO_MASTER_SIG_1[5]_$1I31.Z0  DST DATA_TO_MASTER_SIG_1[5]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_1[5]_$1N6  SRC DATA_TO_MASTER_SIG_1[5]_$1I25.Z0  DST DATA_TO_MASTER_SIG_1[5]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_1[5]_$1N22  SRC DATA_TO_MASTER_SIG_1[5]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_1[5]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_1[4]_Z0  SRC DATA_TO_MASTER_SIG_1[4]_$1I35.Z0  DST DATA_TO_MASTER_SIG_3[4]_$1I25.A0 ;
  NET DATA_TO_MASTER_SIG_1[4]_$1N8  SRC DATA_TO_MASTER_SIG_1[4]_$1I31.Z0  DST DATA_TO_MASTER_SIG_1[4]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_1[4]_$1N6  SRC DATA_TO_MASTER_SIG_1[4]_$1I25.Z0  DST DATA_TO_MASTER_SIG_1[4]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_1[4]_$1N22  SRC DATA_TO_MASTER_SIG_1[4]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_1[4]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_3[7]_Z0  SRC DATA_TO_MASTER_SIG_3[7]_$1I35.Z0  DST UQBN_B42.A0 ;
  NET DATA_TO_MASTER_SIG_3[7]_$1N8  SRC DATA_TO_MASTER_SIG_3[7]_$1I31.Z0  DST DATA_TO_MASTER_SIG_3[7]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_3[7]_$1N6  SRC DATA_TO_MASTER_SIG_3[7]_$1I25.Z0  DST DATA_TO_MASTER_SIG_3[7]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_3[7]_$1N22  SRC DATA_TO_MASTER_SIG_3[7]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_3[7]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_3[6]_Z0  SRC DATA_TO_MASTER_SIG_3[6]_$1I35.Z0  DST UQBN_B40.A0 ;
  NET DATA_TO_MASTER_SIG_3[6]_$1N8  SRC DATA_TO_MASTER_SIG_3[6]_$1I31.Z0  DST DATA_TO_MASTER_SIG_3[6]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_3[6]_$1N6  SRC DATA_TO_MASTER_SIG_3[6]_$1I25.Z0  DST DATA_TO_MASTER_SIG_3[6]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_3[6]_$1N22  SRC DATA_TO_MASTER_SIG_3[6]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_3[6]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_3[5]_Z0  SRC DATA_TO_MASTER_SIG_3[5]_$1I35.Z0  DST UQBN_B38.A0 ;
  NET DATA_TO_MASTER_SIG_3[5]_$1N8  SRC DATA_TO_MASTER_SIG_3[5]_$1I31.Z0  DST DATA_TO_MASTER_SIG_3[5]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_3[5]_$1N6  SRC DATA_TO_MASTER_SIG_3[5]_$1I25.Z0  DST DATA_TO_MASTER_SIG_3[5]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_3[5]_$1N22  SRC DATA_TO_MASTER_SIG_3[5]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_3[5]_$1I25.A1 ;
  NET DATA_TO_MASTER_SIG_3[4]_Z0  SRC DATA_TO_MASTER_SIG_3[4]_$1I35.Z0  DST UQBN_B36.A0 ;
  NET DATA_TO_MASTER_SIG_3[4]_$1N8  SRC DATA_TO_MASTER_SIG_3[4]_$1I31.Z0  DST DATA_TO_MASTER_SIG_3[4]_$1I35.A1 ;
  NET DATA_TO_MASTER_SIG_3[4]_$1N6  SRC DATA_TO_MASTER_SIG_3[4]_$1I25.Z0  DST DATA_TO_MASTER_SIG_3[4]_$1I35.A0 ;
  NET DATA_TO_MASTER_SIG_3[4]_$1N22  SRC DATA_TO_MASTER_SIG_3[4]_$1I38.ZN0  DST DATA_TO_MASTER_SIG_3[4]_$1I25.A1 ;
  NET BCD4_SIG_0[2]_Z0  SRC BCD4_SIG_0[2]_$1I35.Z0  DST BCD4_SIG[2].D0 ;
  NET BCD4_SIG_0[2]_$1N8  SRC BCD4_SIG_0[2]_$1I31.Z0  DST BCD4_SIG_0[2]_$1I35.A1 ;
  NET BCD4_SIG_0[2]_$1N6  SRC BCD4_SIG_0[2]_$1I25.Z0  DST BCD4_SIG_0[2]_$1I35.A0 ;
  NET BCD4_SIG_0[2]_$1N22  SRC BCD4_SIG_0[2]_$1I38.ZN0  DST BCD4_SIG_0[2]_$1I25.A1 ;
  NET BCD4_SIG_0[3]_Z0  SRC BCD4_SIG_0[3]_$1I35.Z0  DST BCD4_SIG[3].D0 ;
  NET BCD4_SIG_0[3]_$1N8  SRC BCD4_SIG_0[3]_$1I31.Z0  DST BCD4_SIG_0[3]_$1I35.A1 ;
  NET BCD4_SIG_0[3]_$1N6  SRC BCD4_SIG_0[3]_$1I25.Z0  DST BCD4_SIG_0[3]_$1I35.A0 ;
  NET BCD4_SIG_0[3]_$1N22  SRC BCD4_SIG_0[3]_$1I38.ZN0  DST BCD4_SIG_0[3]_$1I25.A1 ;
  NET BCD3_SIG_0[0]_Z0  SRC BCD3_SIG_0[0]_$1I35.Z0  DST BCD3_SIG[0].D0 ;
  NET BCD3_SIG_0[0]_$1N8  SRC BCD3_SIG_0[0]_$1I31.Z0  DST BCD3_SIG_0[0]_$1I35.A1 ;
  NET BCD3_SIG_0[0]_$1N6  SRC BCD3_SIG_0[0]_$1I25.Z0  DST BCD3_SIG_0[0]_$1I35.A0 ;
  NET BCD3_SIG_0[0]_$1N22  SRC BCD3_SIG_0[0]_$1I38.ZN0  DST BCD3_SIG_0[0]_$1I25.A1 ;
  NET BCD3_SIG_0[1]_Z0  SRC BCD3_SIG_0[1]_$1I35.Z0  DST BCD3_SIG[1].D0 ;
  NET BCD3_SIG_0[1]_$1N8  SRC BCD3_SIG_0[1]_$1I31.Z0  DST BCD3_SIG_0[1]_$1I35.A1 ;
  NET BCD3_SIG_0[1]_$1N6  SRC BCD3_SIG_0[1]_$1I25.Z0  DST BCD3_SIG_0[1]_$1I35.A0 ;
  NET BCD3_SIG_0[1]_$1N22  SRC BCD3_SIG_0[1]_$1I38.ZN0  DST BCD3_SIG_0[1]_$1I25.A1 ;
  NET BCD3_SIG_0[2]_Z0  SRC BCD3_SIG_0[2]_$1I35.Z0  DST BCD3_SIG[2].D0 ;
  NET BCD3_SIG_0[2]_$1N8  SRC BCD3_SIG_0[2]_$1I31.Z0  DST BCD3_SIG_0[2]_$1I35.A1 ;
  NET BCD3_SIG_0[2]_$1N6  SRC BCD3_SIG_0[2]_$1I25.Z0  DST BCD3_SIG_0[2]_$1I35.A0 ;
  NET BCD3_SIG_0[2]_$1N22  SRC BCD3_SIG_0[2]_$1I38.ZN0  DST BCD3_SIG_0[2]_$1I25.A1 ;
  NET BCD3_SIG_0[3]_Z0  SRC BCD3_SIG_0[3]_$1I35.Z0  DST BCD3_SIG[3].D0 ;
  NET BCD3_SIG_0[3]_$1N8  SRC BCD3_SIG_0[3]_$1I31.Z0  DST BCD3_SIG_0[3]_$1I35.A1 ;
  NET BCD3_SIG_0[3]_$1N6  SRC BCD3_SIG_0[3]_$1I25.Z0  DST BCD3_SIG_0[3]_$1I35.A0 ;
  NET BCD3_SIG_0[3]_$1N22  SRC BCD3_SIG_0[3]_$1I38.ZN0  DST BCD3_SIG_0[3]_$1I25.A1 ;
  NET BCD2_SIG_0[0]_Z0  SRC BCD2_SIG_0[0]_$1I35.Z0  DST BCD2_SIG[0].D0 ;
  NET BCD2_SIG_0[0]_$1N8  SRC BCD2_SIG_0[0]_$1I31.Z0  DST BCD2_SIG_0[0]_$1I35.A1 ;
  NET BCD2_SIG_0[0]_$1N6  SRC BCD2_SIG_0[0]_$1I25.Z0  DST BCD2_SIG_0[0]_$1I35.A0 ;
  NET BCD2_SIG_0[0]_$1N22  SRC BCD2_SIG_0[0]_$1I38.ZN0  DST BCD2_SIG_0[0]_$1I25.A1 ;
  NET BCD2_SIG_0[1]_Z0  SRC BCD2_SIG_0[1]_$1I35.Z0  DST BCD2_SIG[1].D0 ;
  NET BCD2_SIG_0[1]_$1N8  SRC BCD2_SIG_0[1]_$1I31.Z0  DST BCD2_SIG_0[1]_$1I35.A1 ;
  NET BCD2_SIG_0[1]_$1N6  SRC BCD2_SIG_0[1]_$1I25.Z0  DST BCD2_SIG_0[1]_$1I35.A0 ;
  NET BCD2_SIG_0[1]_$1N22  SRC BCD2_SIG_0[1]_$1I38.ZN0  DST BCD2_SIG_0[1]_$1I25.A1 ;
  NET BCD2_SIG_0[2]_Z0  SRC BCD2_SIG_0[2]_$1I35.Z0  DST BCD2_SIG[2].D0 ;
  NET BCD2_SIG_0[2]_$1N8  SRC BCD2_SIG_0[2]_$1I31.Z0  DST BCD2_SIG_0[2]_$1I35.A1 ;
  NET BCD2_SIG_0[2]_$1N6  SRC BCD2_SIG_0[2]_$1I25.Z0  DST BCD2_SIG_0[2]_$1I35.A0 ;
  NET BCD2_SIG_0[2]_$1N22  SRC BCD2_SIG_0[2]_$1I38.ZN0  DST BCD2_SIG_0[2]_$1I25.A1 ;
  NET BCD2_SIG_0[3]_Z0  SRC BCD2_SIG_0[3]_$1I35.Z0  DST BCD2_SIG[3].D0 ;
  NET BCD2_SIG_0[3]_$1N8  SRC BCD2_SIG_0[3]_$1I31.Z0  DST BCD2_SIG_0[3]_$1I35.A1 ;
  NET BCD2_SIG_0[3]_$1N6  SRC BCD2_SIG_0[3]_$1I25.Z0  DST BCD2_SIG_0[3]_$1I35.A0 ;
  NET BCD2_SIG_0[3]_$1N22  SRC BCD2_SIG_0[3]_$1I38.ZN0  DST BCD2_SIG_0[3]_$1I25.A1 ;
  NET BCD1_SIG_0[0]_Z0  SRC BCD1_SIG_0[0]_$1I35.Z0  DST BCD1_SIG[0].D0 ;
  NET BCD1_SIG_0[0]_$1N8  SRC BCD1_SIG_0[0]_$1I31.Z0  DST BCD1_SIG_0[0]_$1I35.A1 ;
  NET BCD1_SIG_0[0]_$1N6  SRC BCD1_SIG_0[0]_$1I25.Z0  DST BCD1_SIG_0[0]_$1I35.A0 ;
  NET BCD1_SIG_0[0]_$1N22  SRC BCD1_SIG_0[0]_$1I38.ZN0  DST BCD1_SIG_0[0]_$1I25.A1 ;
  NET BCD1_SIG_0[1]_Z0  SRC BCD1_SIG_0[1]_$1I35.Z0  DST BCD1_SIG[1].D0 ;
  NET BCD1_SIG_0[1]_$1N8  SRC BCD1_SIG_0[1]_$1I31.Z0  DST BCD1_SIG_0[1]_$1I35.A1 ;
  NET BCD1_SIG_0[1]_$1N6  SRC BCD1_SIG_0[1]_$1I25.Z0  DST BCD1_SIG_0[1]_$1I35.A0 ;
  NET BCD1_SIG_0[1]_$1N22  SRC BCD1_SIG_0[1]_$1I38.ZN0  DST BCD1_SIG_0[1]_$1I25.A1 ;
  NET BCD1_SIG_0[2]_Z0  SRC BCD1_SIG_0[2]_$1I35.Z0  DST BCD1_SIG[2].D0 ;
  NET BCD1_SIG_0[2]_$1N8  SRC BCD1_SIG_0[2]_$1I31.Z0  DST BCD1_SIG_0[2]_$1I35.A1 ;
  NET BCD1_SIG_0[2]_$1N6  SRC BCD1_SIG_0[2]_$1I25.Z0  DST BCD1_SIG_0[2]_$1I35.A0 ;
  NET BCD1_SIG_0[2]_$1N22  SRC BCD1_SIG_0[2]_$1I38.ZN0  DST BCD1_SIG_0[2]_$1I25.A1 ;
  NET BCD1_SIG_0[3]_Z0  SRC BCD1_SIG_0[3]_$1I35.Z0  DST BCD1_SIG[3].D0 ;
  NET BCD1_SIG_0[3]_$1N8  SRC BCD1_SIG_0[3]_$1I31.Z0  DST BCD1_SIG_0[3]_$1I35.A1 ;
  NET BCD1_SIG_0[3]_$1N6  SRC BCD1_SIG_0[3]_$1I25.Z0  DST BCD1_SIG_0[3]_$1I35.A0 ;
  NET BCD1_SIG_0[3]_$1N22  SRC BCD1_SIG_0[3]_$1I38.ZN0  DST BCD1_SIG_0[3]_$1I25.A1 ;
  NET ML_SIG_0_Z0  SRC ML_SIG_0_$1I35.Z0  DST ML_SIG.D0 ;
  NET ML_SIG_0_$1N8  SRC ML_SIG_0_$1I31.Z0  DST ML_SIG_0_$1I35.A1 ;
  NET ML_SIG_0_$1N6  SRC ML_SIG_0_$1I25.Z0  DST ML_SIG_0_$1I35.A0 ;
  NET ML_SIG_0_$1N22  SRC ML_SIG_0_$1I38.ZN0  DST ML_SIG_0_$1I25.A1 ;
  NET M_0_Z0  SRC M_0_$1I35.Z0  DST M.D0 ;
  NET M_0_$1N8  SRC M_0_$1I31.Z0  DST M_0_$1I35.A1 ;
  NET M_0_$1N6  SRC M_0_$1I25.Z0  DST M_0_$1I35.A0 ;
  NET M_0_$1N22  SRC M_0_$1I38.ZN0  DST M_0_$1I25.A1 ;
  NET L_0_Z0  SRC L_0_$1I35.Z0  DST L.D0 ;
  NET L_0_$1N8  SRC L_0_$1I31.Z0  DST L_0_$1I35.A1 ;
  NET L_0_$1N6  SRC L_0_$1I25.Z0  DST L_0_$1I35.A0 ;
  NET L_0_$1N22  SRC L_0_$1I38.ZN0  DST L_0_$1I25.A1 ;
  NET FREQ_SIG_0_Z0  SRC FREQ_SIG_0_$1I35.Z0  DST FREQ_SIG.D0 ;
  NET FREQ_SIG_0_$1N8  SRC FREQ_SIG_0_$1I31.Z0  DST FREQ_SIG_0_$1I35.A1 ;
  NET FREQ_SIG_0_$1N6  SRC FREQ_SIG_0_$1I25.Z0  DST FREQ_SIG_0_$1I35.A0 ;
  NET FREQ_SIG_0_$1N22  SRC FREQ_SIG_0_$1I38.ZN0  DST FREQ_SIG_0_$1I25.A1 ;
  NET BCD6_SIG_0[0]_Z0  SRC BCD6_SIG_0[0]_$1I35.Z0  DST BCD6_SIG[0].D0 ;
  NET BCD6_SIG_0[0]_$1N8  SRC BCD6_SIG_0[0]_$1I31.Z0  DST BCD6_SIG_0[0]_$1I35.A1 ;
  NET BCD6_SIG_0[0]_$1N6  SRC BCD6_SIG_0[0]_$1I25.Z0  DST BCD6_SIG_0[0]_$1I35.A0 ;
  NET BCD6_SIG_0[0]_$1N22  SRC BCD6_SIG_0[0]_$1I38.ZN0  DST BCD6_SIG_0[0]_$1I25.A1 ;
  NET BCD6_SIG_0[1]_Z0  SRC BCD6_SIG_0[1]_$1I35.Z0  DST BCD6_SIG[1].D0 ;
  NET BCD6_SIG_0[1]_$1N8  SRC BCD6_SIG_0[1]_$1I31.Z0  DST BCD6_SIG_0[1]_$1I35.A1 ;
  NET BCD6_SIG_0[1]_$1N6  SRC BCD6_SIG_0[1]_$1I25.Z0  DST BCD6_SIG_0[1]_$1I35.A0 ;
  NET BCD6_SIG_0[1]_$1N22  SRC BCD6_SIG_0[1]_$1I38.ZN0  DST BCD6_SIG_0[1]_$1I25.A1 ;
  NET BCD6_SIG_0[2]_Z0  SRC BCD6_SIG_0[2]_$1I35.Z0  DST BCD6_SIG[2].D0 ;
  NET BCD6_SIG_0[2]_$1N8  SRC BCD6_SIG_0[2]_$1I31.Z0  DST BCD6_SIG_0[2]_$1I35.A1 ;
  NET BCD6_SIG_0[2]_$1N6  SRC BCD6_SIG_0[2]_$1I25.Z0  DST BCD6_SIG_0[2]_$1I35.A0 ;
  NET BCD6_SIG_0[2]_$1N22  SRC BCD6_SIG_0[2]_$1I38.ZN0  DST BCD6_SIG_0[2]_$1I25.A1 ;
  NET BCD6_SIG_0[3]_Z0  SRC BCD6_SIG_0[3]_$1I35.Z0  DST BCD6_SIG[3].D0 ;
  NET BCD6_SIG_0[3]_$1N8  SRC BCD6_SIG_0[3]_$1I31.Z0  DST BCD6_SIG_0[3]_$1I35.A1 ;
  NET BCD6_SIG_0[3]_$1N6  SRC BCD6_SIG_0[3]_$1I25.Z0  DST BCD6_SIG_0[3]_$1I35.A0 ;
  NET BCD6_SIG_0[3]_$1N22  SRC BCD6_SIG_0[3]_$1I38.ZN0  DST BCD6_SIG_0[3]_$1I25.A1 ;
  NET BCD5_SIG_0[0]_Z0  SRC BCD5_SIG_0[0]_$1I35.Z0  DST BCD5_SIG[0].D0 ;
  NET BCD5_SIG_0[0]_$1N8  SRC BCD5_SIG_0[0]_$1I31.Z0  DST BCD5_SIG_0[0]_$1I35.A1 ;
  NET BCD5_SIG_0[0]_$1N6  SRC BCD5_SIG_0[0]_$1I25.Z0  DST BCD5_SIG_0[0]_$1I35.A0 ;
  NET BCD5_SIG_0[0]_$1N22  SRC BCD5_SIG_0[0]_$1I38.ZN0  DST BCD5_SIG_0[0]_$1I25.A1 ;
  NET BCD5_SIG_0[1]_Z0  SRC BCD5_SIG_0[1]_$1I35.Z0  DST BCD5_SIG[1].D0 ;
  NET BCD5_SIG_0[1]_$1N8  SRC BCD5_SIG_0[1]_$1I31.Z0  DST BCD5_SIG_0[1]_$1I35.A1 ;
  NET BCD5_SIG_0[1]_$1N6  SRC BCD5_SIG_0[1]_$1I25.Z0  DST BCD5_SIG_0[1]_$1I35.A0 ;
  NET BCD5_SIG_0[1]_$1N22  SRC BCD5_SIG_0[1]_$1I38.ZN0  DST BCD5_SIG_0[1]_$1I25.A1 ;
  NET BCD5_SIG_0[2]_Z0  SRC BCD5_SIG_0[2]_$1I35.Z0  DST BCD5_SIG[2].D0 ;
  NET BCD5_SIG_0[2]_$1N8  SRC BCD5_SIG_0[2]_$1I31.Z0  DST BCD5_SIG_0[2]_$1I35.A1 ;
  NET BCD5_SIG_0[2]_$1N6  SRC BCD5_SIG_0[2]_$1I25.Z0  DST BCD5_SIG_0[2]_$1I35.A0 ;
  NET BCD5_SIG_0[2]_$1N22  SRC BCD5_SIG_0[2]_$1I38.ZN0  DST BCD5_SIG_0[2]_$1I25.A1 ;
  NET BCD5_SIG_0[3]_Z0  SRC BCD5_SIG_0[3]_$1I35.Z0  DST BCD5_SIG[3].D0 ;
  NET BCD5_SIG_0[3]_$1N8  SRC BCD5_SIG_0[3]_$1I31.Z0  DST BCD5_SIG_0[3]_$1I35.A1 ;
  NET BCD5_SIG_0[3]_$1N6  SRC BCD5_SIG_0[3]_$1I25.Z0  DST BCD5_SIG_0[3]_$1I35.A0 ;
  NET BCD5_SIG_0[3]_$1N22  SRC BCD5_SIG_0[3]_$1I38.ZN0  DST BCD5_SIG_0[3]_$1I25.A1 ;
  NET BCD4_SIG_0[0]_Z0  SRC BCD4_SIG_0[0]_$1I35.Z0  DST BCD4_SIG[0].D0 ;
  NET BCD4_SIG_0[0]_$1N8  SRC BCD4_SIG_0[0]_$1I31.Z0  DST BCD4_SIG_0[0]_$1I35.A1 ;
  NET BCD4_SIG_0[0]_$1N6  SRC BCD4_SIG_0[0]_$1I25.Z0  DST BCD4_SIG_0[0]_$1I35.A0 ;
  NET BCD4_SIG_0[0]_$1N22  SRC BCD4_SIG_0[0]_$1I38.ZN0  DST BCD4_SIG_0[0]_$1I25.A1 ;
  NET BCD4_SIG_0[1]_Z0  SRC BCD4_SIG_0[1]_$1I35.Z0  DST BCD4_SIG[1].D0 ;
  NET BCD4_SIG_0[1]_$1N8  SRC BCD4_SIG_0[1]_$1I31.Z0  DST BCD4_SIG_0[1]_$1I35.A1 ;
  NET BCD4_SIG_0[1]_$1N6  SRC BCD4_SIG_0[1]_$1I25.Z0  DST BCD4_SIG_0[1]_$1I35.A0 ;
  NET BCD4_SIG_0[1]_$1N22  SRC BCD4_SIG_0[1]_$1I38.ZN0  DST BCD4_SIG_0[1]_$1I25.A1 ;
  NET UQNN_N268  SRC UQBN_B320.Z0  DST UQBN_B108.A0 ;
  NET UQNN_N269  SRC UQBN_B52.Z0  DST UQBN_B320.A1 ;
  NET UQNN_N270  SRC UQBN_B321.Z0  DST UQBN_B320.A0 ;
  NET UQNN_N271  SRC UQBN_B51.ZN0  DST UQBN_B321.A1 ;
  NET UQNN_N272  SRC UQBN_B322.Z0  DST UQBN_B52.A0 ;
  NET UQNN_N273  SRC UQBN_B59.Z0  DST UQBN_B322.A1 ;
  NET UQNN_N274  SRC UQBN_B323.Z0  DST UQBN_B322.A0 ;
  NET UQNN_N275  SRC UQBN_B58.ZN0  DST UQBN_B323.A1 ;
  NET UQNN_N276  SRC UQBN_B324.Z0  DST UQBN_B59.A0 ;
  NET UQNN_N277  SRC UQBN_B70.Z0  DST UQBN_B324.A1 ;
  NET UQNN_N278  SRC UQBN_B159.Z0  DST UQBN_B324.A0 ;
  NET UQNN_N279  SRC UQBN_B69.ZN0  DST UQBN_B159.A1 ;
  NET UQNN_N280  SRC UQBN_B325.Z0  DST UQBN_B323.A0 ;
  NET UQNN_N281  SRC UQBN_B72.Z0  DST UQBN_B325.A1 ;
  NET UQNN_N282  SRC UQBN_B165.Z0  DST UQBN_B325.A0 ;
  NET UQNN_N283  SRC UQBN_B71.ZN0  DST UQBN_B165.A1 ;
  NET UQNN_N284  SRC UQBN_B326.Z0  DST UQBN_B321.A0 ;
  NET UQNN_N285  SRC UQBN_B61.Z0  DST UQBN_B326.A1 ;
  NET UQNN_N286  SRC UQBN_B327.Z0  DST UQBN_B326.A0 ;
  NET UQNN_N287  SRC UQBN_B60.ZN0  DST UQBN_B327.A1 ;
  NET UQNN_N288  SRC UQBN_B328.Z0  DST UQBN_B61.A0 ;
  NET UQNN_N289  SRC UQBN_B74.Z0  DST UQBN_B328.A1 ;
  NET UQNN_N290  SRC UQBN_B162.Z0  DST UQBN_B328.A0 ;
  NET UQNN_N291  SRC UQBN_B73.ZN0  DST UQBN_B162.A1 ;
  NET UQNN_N292  SRC UQBN_B329.Z0  DST UQBN_B327.A0 ;
  NET UQNN_N293  SRC UQBN_B76.Z0  DST UQBN_B329.A1 ;
  NET UQNN_N294  SRC UQBN_B168.Z0  DST UQBN_B329.A0 ;
  NET UQNN_N295  SRC UQBN_B75.ZN0  DST UQBN_B168.A1 ;
  NET OVFL_SIG_0_Z0  SRC OVFL_SIG_0_$1I35.Z0  DST OVFL_SIG.D0 ;
  NET OVFL_SIG_0_$1N8  SRC OVFL_SIG_0_$1I31.Z0  DST OVFL_SIG_0_$1I35.A1 ;
  NET OVFL_SIG_0_$1N6  SRC OVFL_SIG_0_$1I25.Z0  DST OVFL_SIG_0_$1I35.A0 ;
  NET OVFL_SIG_0_$1N22  SRC OVFL_SIG_0_$1I38.ZN0  DST OVFL_SIG_0_$1I25.A1 ;
  NET N_0_Z0  SRC N_0_$1I35.Z0  DST N.D0 ;
  NET N_0_$1N8  SRC N_0_$1I31.Z0  DST N_0_$1I35.A1 ;
  NET N_0_$1N6  SRC N_0_$1I25.Z0  DST N_0_$1I35.A0 ;
  NET N_0_$1N22  SRC N_0_$1I38.ZN0  DST N_0_$1I25.A1 ;
  NET UQNN_N296  SRC UQBN_B330.Z0  DST UQBN_B150.D0 ;
  NET UQNN_N297  SRC UQBN_B28.Z0  DST UQBN_B330.A1 ;
  NET UQNN_N298  SRC UQBN_B151.Z0  DST UQBN_B330.A0 ;
  NET UQNN_N299  SRC UQBN_B27.ZN0  DST UQBN_B151.A1 ;
  NET UQNN_N300  SRC UQBN_B331.Z0  DST UQBN_B152.D0 ;
  NET UQNN_N301  SRC UQBN_B30.Z0  DST UQBN_B331.A1 ;
  NET UQNN_N302  SRC UQBN_B153.Z0  DST UQBN_B331.A0 ;
  NET UQNN_N303  SRC UQBN_B29.ZN0  DST UQBN_B153.A1 ;
  NET UQNN_N304  SRC UQBN_B332.Z0  DST UQBN_B154.D0 ;
  NET UQNN_N305  SRC UQBN_B32.Z0  DST UQBN_B332.A1 ;
  NET UQNN_N306  SRC UQBN_B155.Z0  DST UQBN_B332.A0 ;
  NET UQNN_N307  SRC UQBN_B31.ZN0  DST UQBN_B155.A1 ;
  NET UQNN_N308  SRC UQBN_B333.Z0  DST UQBN_B156.D0 ;
  NET UQNN_N309  SRC UQBN_B34.Z0  DST UQBN_B333.A1 ;
  NET UQNN_N310  SRC UQBN_B157.Z0  DST UQBN_B333.A0 ;
  NET UQNN_N311  SRC UQBN_B33.ZN0  DST UQBN_B157.A1 ;
  NET UQNN_N312  SRC UQBN_B334.Z0  DST UQBN_B158.D0 ;
  NET UQNN_N313  SRC UQBN_B36.Z0  DST UQBN_B334.A1 ;
  NET UQNN_N314  SRC UQBN_B160.Z0  DST UQBN_B334.A0 ;
  NET UQNN_N315  SRC UQBN_B35.ZN0  DST UQBN_B160.A1 ;
  NET UQNN_N316  SRC UQBN_B335.Z0  DST UQBN_B161.D0 ;
  NET UQNN_N317  SRC UQBN_B38.Z0  DST UQBN_B335.A1 ;
  NET UQNN_N318  SRC UQBN_B163.Z0  DST UQBN_B335.A0 ;
  NET UQNN_N319  SRC UQBN_B37.ZN0  DST UQBN_B163.A1 ;
  NET UQNN_N320  SRC UQBN_B336.Z0  DST UQBN_B164.D0 ;
  NET UQNN_N321  SRC UQBN_B40.Z0  DST UQBN_B336.A1 ;
  NET UQNN_N322  SRC UQBN_B166.Z0  DST UQBN_B336.A0 ;
  NET UQNN_N323  SRC UQBN_B39.ZN0  DST UQBN_B166.A1 ;
  NET UQNN_N324  SRC UQBN_B337.Z0  DST UQBN_B167.D0 ;
  NET UQNN_N325  SRC UQBN_B42.Z0  DST UQBN_B337.A1 ;
  NET UQNN_N326  SRC UQBN_B169.Z0  DST UQBN_B337.A0 ;
  NET UQNN_N327  SRC UQBN_B41.ZN0  DST UQBN_B169.A1 ;
 SYM FD11 UQBN_B105;
   PIN Q0 OUT UQNN_N21;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N178;
 END;
 SYM FD11 UQBN_B111;
   PIN Q0 OUT UQNN_N23;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N49;
 END;
 SYM FD11 UQBN_B143;
   PIN Q0 OUT UQNN_N33;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N142;
 END;
 SYM FD11 UQBN_B146;
   PIN Q0 OUT UQNN_N34;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N154;
 END;
 SYM FD11 UQBN_B91;
   PIN Q0 OUT UQNN_N16;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N260;
 END;
 SYM FD11 UQBN_B94;
   PIN Q0 OUT UQNN_N17;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N236;
 END;
 SYM FD11 UQBN_B97;
   PIN Q0 OUT UQNN_N18;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N264;
 END;
 SYM FD11 UQBN_B173;
   PIN Q0 OUT UQNN_N47;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N46;
 END;
 SYM FD11 UQBN_B122;
   PIN Q0 OUT UQNN_N27;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N181;
 END;
 SYM FD11 UQBN_B140;
   PIN Q0 OUT UQNN_N32;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N48;
 END;
 SYM FD11 UQBN_B161;
   PIN Q0 OUT UQNN_N41;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N316;
 END;
 SYM FD11 UQBN_B164;
   PIN Q0 OUT UQNN_N42;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N320;
 END;
 SYM FD11 UQBN_B167;
   PIN Q0 OUT UQNN_N43;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N324;
 END;
 SYM FD11 UQBN_B131;
   PIN Q0 OUT UQNN_N29;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N224;
 END;
 SYM FD11 UQBN_B134;
   PIN Q0 OUT UQNN_N30;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N220;
 END;
 SYM FD11 UQBN_B85;
   PIN Q0 OUT UQNN_N14;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N216;
 END;
 SYM FD11 UQBN_B88;
   PIN Q0 OUT UQNN_N15;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N240;
 END;
 SYM FD11 UQBN_B62;
   PIN Q0 OUT UQNN_N11;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N248;
 END;
 SYM FD11 UQBN_B77;
   PIN Q0 OUT UQNN_N12;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N244;
 END;
 SYM FD11 UQBN_B150;
   PIN Q0 OUT UQNN_N36;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N296;
 END;
 SYM FD11 UQBN_B152;
   PIN Q0 OUT UQNN_N37;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N300;
 END;
 SYM FD11 UQBN_B154;
   PIN Q0 OUT UQNN_N38;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N304;
 END;
 SYM FD11 UQBN_B156;
   PIN Q0 OUT UQNN_N39;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N308;
 END;
 SYM FD11 UQBN_B158;
   PIN Q0 OUT UQNN_N40;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N312;
 END;
 SYM FD11 UQBN_B43;
   PIN Q0 OUT UQNN_N9;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N256;
 END;
 SYM FD11 UQBN_B53;
   PIN Q0 OUT UQNN_N10;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N252;
 END;
 SYM FD11 UQBN_B7;
   PIN Q0 OUT READ_REQ_SIG;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N8;
 END;
 SYM FD11 UQBN_B148;
   PIN Q0 OUT UQNN_N35;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N232;
 END;
 SYM FD11 UQBN_B136;
   PIN Q0 OUT UQNN_N31;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N228;
 END;
 SYM FD11 UQBN_B5;
   PIN Q0 OUT TRANSFER_SIG;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N44;
 END;
 SYM FD11 UQBN_B120;
   PIN Q0 OUT UQNN_N25;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N45;
 END;
 SYM FD11 UQBN_B17;
   PIN Q0 OUT UQNN_N24;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N3;
 END;
 SYM FD11 UQBN_B8;
   PIN Q0 OUT STOP_SIG;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N5;
 END;
 SYM FD11 UQBN_B22;
   PIN Q0 OUT UQNN_N22;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N6;
 END;
 SYM FD11 UQBN_B121;
   PIN Q0 OUT UQNN_N26;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N140;
 END;
 SYM FD11 UQBN_B84;
   PIN Q0 OUT UQNN_N19;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N13;
 END;
 SYM FD11 UQBN_B82;
   PIN Q0 OUT UQNN_N13;
   PIN CLK IN CLK_MASTER_I;
   PIN D0 IN SCL_IN_Z0;
 END;
 SYM FD11 UQBN_B102;
   PIN Q0 OUT UQNN_N20;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN SDA_BI_Z0;
 END;
 SYM FD11 UQBN_B19;
   PIN Q0 OUT UQNN_N28;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N4;
 END;
 SYM AND2 UQBN_B3;
   PIN Z0 OUT UQNN_N52;
   PIN A0 IN UQNN_N133;
   PIN A1 IN GND;
 END;
 SYM OR2 UQBN_B4;
   PIN Z0 OUT UQNN_N53;
   PIN A0 IN UQNN_N133;
   PIN A1 IN GND;
 END;
 SYM AND2 UQBN_B10;
   PIN Z0 OUT UQNN_N54;
   PIN A0 IN UQNN_N122;
   PIN A1 IN VCC;
 END;
 SYM OR2 UQBN_B11;
   PIN Z0 OUT UQNN_N55;
   PIN A0 IN UQNN_N122;
   PIN A1 IN VCC;
 END;
 SYM AND2 UQBN_B12;
   PIN Z0 OUT UQNN_N56;
   PIN A0 IN UQNN_N121;
   PIN A1 IN VCC;
 END;
 SYM OR2 UQBN_B13;
   PIN Z0 OUT UQNN_N57;
   PIN A0 IN UQNN_N121;
   PIN A1 IN VCC;
 END;
 SYM AND2 UQBN_B14;
   PIN Z0 OUT UQNN_N58;
   PIN A0 IN UQNN_N120;
   PIN A1 IN VCC;
 END;
 SYM AND2 UQBN_B187;
   PIN Z0 OUT UQNN_N59;
   PIN A0 IN UQNN_N57;
   PIN A1 IN UQNN_N58;
 END;
 SYM OR2 UQBN_B186;
   PIN Z0 OUT UQNN_N60;
   PIN A0 IN UQNN_N56;
   PIN A1 IN UQNN_N59;
 END;
 SYM AND2 UQBN_B185;
   PIN Z0 OUT UQNN_N61;
   PIN A0 IN UQNN_N55;
   PIN A1 IN UQNN_N60;
 END;
 SYM OR2 UQBN_B184;
   PIN Z0 OUT UQNN_N62;
   PIN A0 IN UQNN_N54;
   PIN A1 IN UQNN_N61;
 END;
 SYM AND2 UQBN_B183;
   PIN Z0 OUT UQNN_N63;
   PIN A0 IN UQNN_N53;
   PIN A1 IN UQNN_N62;
 END;
 SYM OR2 UQBN_B23;
   PIN Z0 OUT UQNN_N7;
   PIN A0 IN UQNN_N52;
   PIN A1 IN UQNN_N63;
 END;
 SYM FD11 BCD1_SIG[0];
   PIN Q0 OUT BCD1_SIG[0];
   PIN CLK IN AS_IN[1]_Z0;
   PIN D0 IN BCD1_SIG_0[0]_Z0;
 END;
 SYM FD11 BCD1_SIG[1];
   PIN Q0 OUT BCD1_SIG[1];
   PIN CLK IN AS_IN[1]_Z0;
   PIN D0 IN BCD1_SIG_0[1]_Z0;
 END;
 SYM FD11 BCD1_SIG[2];
   PIN Q0 OUT BCD1_SIG[2];
   PIN CLK IN AS_IN[1]_Z0;
   PIN D0 IN BCD1_SIG_0[2]_Z0;
 END;
 SYM FD11 BCD1_SIG[3];
   PIN Q0 OUT BCD1_SIG[3];
   PIN CLK IN AS_IN[1]_Z0;
   PIN D0 IN BCD1_SIG_0[3]_Z0;
 END;
 SYM FD11 BCD3_SIG[0];
   PIN Q0 OUT BCD3_SIG[0];
   PIN CLK IN AS_IN[3]_Z0;
   PIN D0 IN BCD3_SIG_0[0]_Z0;
 END;
 SYM FD11 BCD3_SIG[1];
   PIN Q0 OUT BCD3_SIG[1];
   PIN CLK IN AS_IN[3]_Z0;
   PIN D0 IN BCD3_SIG_0[1]_Z0;
 END;
 SYM FD11 BCD3_SIG[2];
   PIN Q0 OUT BCD3_SIG[2];
   PIN CLK IN AS_IN[3]_Z0;
   PIN D0 IN BCD3_SIG_0[2]_Z0;
 END;
 SYM FD11 BCD3_SIG[3];
   PIN Q0 OUT BCD3_SIG[3];
   PIN CLK IN AS_IN[3]_Z0;
   PIN D0 IN BCD3_SIG_0[3]_Z0;
 END;
 SYM FD11 BCD2_SIG[0];
   PIN Q0 OUT BCD2_SIG[0];
   PIN CLK IN AS_IN[2]_Z0;
   PIN D0 IN BCD2_SIG_0[0]_Z0;
 END;
 SYM FD11 BCD2_SIG[1];
   PIN Q0 OUT BCD2_SIG[1];
   PIN CLK IN AS_IN[2]_Z0;
   PIN D0 IN BCD2_SIG_0[1]_Z0;
 END;
 SYM FD11 BCD2_SIG[2];
   PIN Q0 OUT BCD2_SIG[2];
   PIN CLK IN AS_IN[2]_Z0;
   PIN D0 IN BCD2_SIG_0[2]_Z0;
 END;
 SYM FD11 BCD2_SIG[3];
   PIN Q0 OUT BCD2_SIG[3];
   PIN CLK IN AS_IN[2]_Z0;
   PIN D0 IN BCD2_SIG_0[3]_Z0;
 END;
 SYM FD11 BCD5_SIG[1];
   PIN Q0 OUT BCD5_SIG[1];
   PIN CLK IN AS_IN[5]_Z0;
   PIN D0 IN BCD5_SIG_0[1]_Z0;
 END;
 SYM FD11 BCD5_SIG[2];
   PIN Q0 OUT BCD5_SIG[2];
   PIN CLK IN AS_IN[5]_Z0;
   PIN D0 IN BCD5_SIG_0[2]_Z0;
 END;
 SYM FD11 BCD5_SIG[3];
   PIN Q0 OUT BCD5_SIG[3];
   PIN CLK IN AS_IN[5]_Z0;
   PIN D0 IN BCD5_SIG_0[3]_Z0;
 END;
 SYM FD11 BCD4_SIG[0];
   PIN Q0 OUT BCD4_SIG[0];
   PIN CLK IN AS_IN[4]_Z0;
   PIN D0 IN BCD4_SIG_0[0]_Z0;
 END;
 SYM FD11 BCD4_SIG[1];
   PIN Q0 OUT BCD4_SIG[1];
   PIN CLK IN AS_IN[4]_Z0;
   PIN D0 IN BCD4_SIG_0[1]_Z0;
 END;
 SYM FD11 BCD4_SIG[2];
   PIN Q0 OUT BCD4_SIG[2];
   PIN CLK IN AS_IN[4]_Z0;
   PIN D0 IN BCD4_SIG_0[2]_Z0;
 END;
 SYM FD11 BCD4_SIG[3];
   PIN Q0 OUT BCD4_SIG[3];
   PIN CLK IN AS_IN[4]_Z0;
   PIN D0 IN BCD4_SIG_0[3]_Z0;
 END;
 SYM FD11 CNT_SIG[0];
   PIN Q0 OUT CNT_SIG[0];
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N1;
 END;
 SYM FD11 CNT_SIG[1];
   PIN Q0 OUT CNT_SIG[1];
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN UQNN_N2;
 END;
 SYM FD11 BCD6_SIG[0];
   PIN Q0 OUT BCD6_SIG[0];
   PIN CLK IN AS_IN[6]_Z0;
   PIN D0 IN BCD6_SIG_0[0]_Z0;
 END;
 SYM FD11 BCD6_SIG[1];
   PIN Q0 OUT BCD6_SIG[1];
   PIN CLK IN AS_IN[6]_Z0;
   PIN D0 IN BCD6_SIG_0[1]_Z0;
 END;
 SYM FD11 BCD6_SIG[2];
   PIN Q0 OUT BCD6_SIG[2];
   PIN CLK IN AS_IN[6]_Z0;
   PIN D0 IN BCD6_SIG_0[2]_Z0;
 END;
 SYM FD11 BCD6_SIG[3];
   PIN Q0 OUT BCD6_SIG[3];
   PIN CLK IN AS_IN[6]_Z0;
   PIN D0 IN BCD6_SIG_0[3]_Z0;
 END;
 SYM FD11 BCD5_SIG[0];
   PIN Q0 OUT BCD5_SIG[0];
   PIN CLK IN AS_IN[5]_Z0;
   PIN D0 IN BCD5_SIG_0[0]_Z0;
 END;
 SYM FD11 OVFL_SIG;
   PIN Q0 OUT OVFL_SIG;
   PIN CLK IN AS_IN[6]_Z0;
   PIN D0 IN OVFL_SIG_0_Z0;
 END;
 SYM FD11 N;
   PIN Q0 OUT N;
   PIN CLK IN AS_IN_I[2];
   PIN D0 IN N_0_Z0;
 END;
 SYM FD11 ML_SIG;
   PIN Q0 OUT ML_SIG;
   PIN CLK IN AS_IN[6]_Z0;
   PIN D0 IN ML_SIG_0_Z0;
 END;
 SYM FD11 M;
   PIN Q0 OUT M;
   PIN CLK IN AS_IN_I[3];
   PIN D0 IN M_0_Z0;
 END;
 SYM FD11 L;
   PIN Q0 OUT L;
   PIN CLK IN AS_IN_I[4];
   PIN D0 IN L_0_Z0;
 END;
 SYM FD11 FREQ_SIG;
   PIN Q0 OUT FREQ_SIG;
   PIN CLK IN AS_IN[6]_Z0;
   PIN D0 IN FREQ_SIG_0_Z0;
 END;
 SYM FD11 UPDATE_SIG;
   PIN Q0 OUT UPDATE_SIG;
   PIN CLK IN CLK_MASTER_Z0;
   PIN D0 IN N_33;
 END;
 SYM FD21 TRIGGER_SIG;
   PIN Q0 OUT TRIGGER_SIG;
   PIN CD IN STOP_SIG;
   PIN CLK IN MUP_IN_Z0;
   PIN D0 IN VCC;
 END;
 SYM XOR2 I_2;
   PIN Z0 OUT UN1_CNT_SIG_1[1];
   PIN A0 IN CNT_SIG[0];
   PIN A1 IN READ_REQ_SIG;
 END;
 SYM AND2 I_3;
   PIN Z0 OUT N_36;
   PIN A0 IN CNT_SIG[0];
   PIN A1 IN READ_REQ_SIG;
 END;
 SYM XOR2 I_4;
   PIN Z0 OUT UN1_CNT_SIG_1[2];
   PIN A0 IN CNT_SIG[1];
   PIN A1 IN N_36;
 END;
 SYM AND2 UQBN_B290;
   PIN Z0 OUT UQNN_N209;
   PIN A0 IN UQNN_N150;
   PIN A1 IN UQNN_N143;
 END;
 SYM AND2 UQBN_B289;
   PIN Z0 OUT UQNN_N142;
   PIN A0 IN UQNN_N209;
   PIN A1 IN UQNN_N141;
 END;
 SYM AND2 UQBN_B278;
   PIN Z0 OUT UQNN_N210;
   PIN A0 IN UQNN_N150;
   PIN A1 IN UQNN_N119;
 END;
 SYM AND2 UQBN_B115;
   PIN Z0 OUT UQNN_N107;
   PIN A0 IN UQNN_N210;
   PIN A1 IN UQNN_N23;
 END;
 SYM AND2 UQBN_B214;
   PIN Z0 OUT UQNN_N211;
   PIN A0 IN UQNN_N150;
   PIN A1 IN UQNN_N81;
 END;
 SYM AND2 UQBN_B239;
   PIN Z0 OUT UQNN_N108;
   PIN A0 IN UQNN_N211;
   PIN A1 IN UQNN_N96;
 END;
 SYM AND2 UQBN_B119;
   PIN Z0 OUT UQNN_N212;
   PIN A0 IN UQNN_N96;
   PIN A1 IN UQNN_N24;
 END;
 SYM AND2 UQBN_B127;
   PIN Z0 OUT UQNN_N117;
   PIN A0 IN UQNN_N212;
   PIN A1 IN UQNN_N27;
 END;
 SYM AND2 UQBN_B244;
   PIN Z0 OUT UQNN_N213;
   PIN A0 IN UQNN_N118;
   PIN A1 IN UQNN_N100;
 END;
 SYM AND2 UQBN_B20;
   PIN Z0 OUT UQNN_N5;
   PIN A0 IN UQNN_N213;
   PIN A1 IN SDA_BI_Z0;
 END;
 SYM AND2 UQBN_B104;
   PIN Z0 OUT UQNN_N214;
   PIN A0 IN UQNN_N20;
   PIN A1 IN UQNN_N100;
 END;
 SYM AND2 UQBN_B21;
   PIN Z0 OUT UQNN_N6;
   PIN A0 IN UQNN_N214;
   PIN A1 IN SDA_BI_I;
 END;
 SYM AND2 UQBN_B118;
   PIN Z0 OUT UQNN_N215;
   PIN A0 IN UQNN_N24;
   PIN A1 IN UQNN_N27;
 END;
 SYM AND2 UQBN_B25;
   PIN Z0 OUT UQNN_N110;
   PIN A0 IN UQNN_N215;
   PIN A1 IN UQNN_N7;
 END;
 SYM AND2 UQBN_B220;
   PIN Z0 OUT UQNN_N86;
   PIN A0 IN UQNN_N201;
   PIN A1 IN STOP_SIG_I;
 END;
 SYM AND2 UQBN_B235;
   PIN Z0 OUT UQNN_N202;
   PIN A0 IN UQNN_N93;
   PIN A1 IN UQNN_N120;
 END;
 SYM AND2 UQBN_B196;
   PIN Z0 OUT UQNN_N67;
   PIN A0 IN UQNN_N202;
   PIN A1 IN UQNN_N122;
 END;
 SYM AND2 UQBN_B259;
   PIN Z0 OUT UQNN_N203;
   PIN A0 IN UQNN_N171;
   PIN A1 IN UQNN_N110;
 END;
 SYM AND2 UQBN_B199;
   PIN Z0 OUT UQNN_N68;
   PIN A0 IN UQNN_N203;
   PIN A1 IN UQNN_N120;
 END;
 SYM AND2 UQBN_B258;
   PIN Z0 OUT UQNN_N204;
   PIN A0 IN UQNN_N171;
   PIN A1 IN UQNN_N110;
 END;
 SYM AND2 UQBN_B49;
   PIN Z0 OUT UQNN_N111;
   PIN A0 IN UQNN_N204;
   PIN A1 IN UQNN_N9;
 END;
 SYM AND2 UQBN_B48;
   PIN Z0 OUT UQNN_N205;
   PIN A0 IN UQNN_N93;
   PIN A1 IN UQNN_N9;
 END;
 SYM AND2 UQBN_B262;
   PIN Z0 OUT UQNN_N112;
   PIN A0 IN UQNN_N205;
   PIN A1 IN UQNN_N122;
 END;
 SYM AND2 UQBN_B268;
   PIN Z0 OUT UQNN_N206;
   PIN A0 IN UQNN_N114;
   PIN A1 IN UQNN_N120;
 END;
 SYM AND2 UQBN_B265;
   PIN Z0 OUT UQNN_N113;
   PIN A0 IN UQNN_N206;
   PIN A1 IN UQNN_N121;
 END;
 SYM AND2 UQBN_B47;
   PIN Z0 OUT UQNN_N207;
   PIN A0 IN UQNN_N114;
   PIN A1 IN UQNN_N9;
 END;
 SYM AND2 UQBN_B269;
   PIN Z0 OUT UQNN_N115;
   PIN A0 IN UQNN_N207;
   PIN A1 IN UQNN_N121;
 END;
 SYM AND2 UQBN_B67;
   PIN Z0 OUT UQNN_N208;
   PIN A0 IN UQNN_N93;
   PIN A1 IN UQNN_N11;
 END;
 SYM AND2 UQBN_B272;
   PIN Z0 OUT UQNN_N116;
   PIN A0 IN UQNN_N208;
   PIN A1 IN UQNN_N120;
 END;
 SYM AND2 UQBN_B126;
   PIN Z0 OUT UQNN_N192;
   PIN A0 IN UQNN_N51;
   PIN A1 IN UQNN_N27;
 END;
 SYM AND2 UQBN_B194;
   PIN Z0 OUT UQNN_N66;
   PIN A0 IN UQNN_N191;
   PIN A1 IN UQNN_N192;
 END;
 SYM AND2 UQBN_B132;
   PIN Z0 OUT UQNN_N193;
   PIN A0 IN UQNN_N29;
   PIN A1 IN UQNN_N30;
 END;
 SYM AND2 UQBN_B287;
   PIN Z0 OUT UQNN_N194;
   PIN A0 IN UQNN_N138;
   PIN A1 IN UQNN_N139;
 END;
 SYM AND2 UQBN_B286;
   PIN Z0 OUT UQNN_N195;
   PIN A0 IN UQNN_N137;
   PIN A1 IN UQNN_N136;
 END;
 SYM AND2 UQBN_B306;
   PIN Z0 OUT UQNN_N196;
   PIN A0 IN UQNN_N193;
   PIN A1 IN UQNN_N194;
 END;
 SYM AND2 UQBN_B285;
   PIN Z0 OUT UQNN_N197;
   PIN A0 IN UQNN_N195;
   PIN A1 IN UQNN_N135;
 END;
 SYM AND2 UQBN_B180;
   PIN Z0 OUT UQNN_N51;
   PIN A0 IN UQNN_N196;
   PIN A1 IN UQNN_N197;
 END;
 SYM AND2 UQBN_B295;
   PIN Z0 OUT UQNN_N198;
   PIN A0 IN UQNN_N150;
   PIN A1 IN UQNN_N166;
 END;
 SYM AND2 UQBN_B182;
   PIN Z0 OUT UQNN_N82;
   PIN A0 IN UQNN_N198;
   PIN A1 IN UQNN_N51;
 END;
 SYM AND2 UQBN_B191;
   PIN Z0 OUT UQNN_N199;
   PIN A0 IN UQNN_N64;
   PIN A1 IN UQNN_N150;
 END;
 SYM AND2 UQBN_B142;
   PIN Z0 OUT UQNN_N84;
   PIN A0 IN UQNN_N199;
   PIN A1 IN UQNN_N32;
 END;
 SYM AND2 UQBN_B117;
   PIN Z0 OUT UQNN_N200;
   PIN A0 IN UQNN_N133;
   PIN A1 IN UQNN_N24;
 END;
 SYM AND2 UQBN_B125;
   PIN Z0 OUT UQNN_N85;
   PIN A0 IN UQNN_N200;
   PIN A1 IN UQNN_N27;
 END;
 SYM AND2 UQBN_B174;
   PIN Z0 OUT UQNN_N201;
   PIN A0 IN UQNN_N87;
   PIN A1 IN UQNN_N47;
 END;
 SYM INV UQBN_B193;
   PIN ZN0 OUT UQNN_N183;
   PIN A0 IN UQNN_N65;
 END;
 SYM INV UQBN_B26;
   PIN ZN0 OUT UQNN_N8;
   PIN A0 IN UQNN_N184;
 END;
 SYM AND2 UQBN_B304;
   PIN Z0 OUT UQNN_N185;
   PIN A0 IN UQNN_N180;
   PIN A1 IN UQNN_N179;
 END;
 SYM AND2 UQBN_B284;
   PIN Z0 OUT UQNN_N181;
   PIN A0 IN UQNN_N185;
   PIN A1 IN STOP_SIG_I;
 END;
 SYM AND2 UQBN_B293;
   PIN Z0 OUT UQNN_N186;
   PIN A0 IN UQNN_N149;
   PIN A1 IN UQNN_N176;
 END;
 SYM AND2 UQBN_B303;
   PIN Z0 OUT UQNN_N178;
   PIN A0 IN UQNN_N186;
   PIN A1 IN UQNN_N177;
 END;
 SYM AND2 UQBN_B302;
   PIN Z0 OUT UQNN_N187;
   PIN A0 IN UQNN_N174;
   PIN A1 IN UQNN_N173;
 END;
 SYM AND2 UQBN_B299;
   PIN Z0 OUT UQNN_N175;
   PIN A0 IN UQNN_N187;
   PIN A1 IN UQNN_N163;
 END;
 SYM AND2 UQBN_B80;
   PIN Z0 OUT UQNN_N188;
   PIN A0 IN UQNN_N171;
   PIN A1 IN UQNN_N12;
 END;
 SYM AND2 UQBN_B279;
   PIN Z0 OUT UQNN_N172;
   PIN A0 IN UQNN_N188;
   PIN A1 IN UQNN_N120;
 END;
 SYM AND2 UQBN_B108;
   PIN Z0 OUT UQNN_N189;
   PIN A0 IN UQNN_N268;
   PIN A1 IN UQNN_N21;
 END;
 SYM AND2 UQBN_B171;
   PIN Z0 OUT UQNN_N45;
   PIN A0 IN UQNN_N189;
   PIN A1 IN UQNN_N47;
 END;
 SYM AND2 UQBN_B114;
   PIN Z0 OUT UQNN_N190;
   PIN A0 IN UQNN_N24;
   PIN A1 IN UQNN_N23;
 END;
 SYM AND2 UQBN_B192;
   PIN Z0 OUT UQNN_N65;
   PIN A0 IN UQNN_N190;
   PIN A1 IN SDA_BI_I;
 END;
 SYM AND2 UQBN_B300;
   PIN Z0 OUT UQNN_N191;
   PIN A0 IN UQNN_N164;
   PIN A1 IN UQNN_N172;
 END;
 SYM INV UQBN_B172;
   PIN ZN0 OUT UQNN_N46;
   PIN A0 IN UQNN_N162;
 END;
 SYM INV UQBN_B210;
   PIN ZN0 OUT UQNN_N76;
   PIN A0 IN UQNN_N163;
 END;
 SYM INV UQBN_B188;
   PIN ZN0 OUT UQNN_N64;
   PIN A0 IN UQNN_N164;
 END;
 SYM INV UQBN_B216;
   PIN ZN0 OUT UQNN_N83;
   PIN A0 IN UQNN_N166;
 END;
 SYM INV UQBN_B236;
   PIN ZN0 OUT UQNN_N94;
   PIN A0 IN UQNN_N168;
 END;
 SYM INV UQBN_B181;
   PIN ZN0 OUT UQNN_N169;
   PIN A0 IN UQNN_N51;
 END;
 SYM INV UQBN_B222;
   PIN ZN0 OUT UQNN_N87;
   PIN A0 IN UQNN_N170;
 END;
 SYM INV UQBN_B219;
   PIN ZN0 OUT UQNN_N173;
   PIN A0 IN UQNN_N85;
 END;
 SYM INV UQBN_B213;
   PIN ZN0 OUT UQNN_N174;
   PIN A0 IN UQNN_N80;
 END;
 SYM INV UQBN_B229;
   PIN ZN0 OUT UQNN_N92;
   PIN A0 IN UQNN_N175;
 END;
 SYM INV UQBN_B228;
   PIN ZN0 OUT UQNN_N176;
   PIN A0 IN UQNN_N91;
 END;
 SYM INV UQBN_B227;
   PIN ZN0 OUT UQNN_N177;
   PIN A0 IN UQNN_N90;
 END;
 SYM INV UQBN_B224;
   PIN ZN0 OUT UQNN_N179;
   PIN A0 IN UQNN_N88;
 END;
 SYM INV UQBN_B226;
   PIN ZN0 OUT UQNN_N180;
   PIN A0 IN UQNN_N89;
 END;
 SYM INV UQBN_B195;
   PIN ZN0 OUT UQNN_N182;
   PIN A0 IN UQNN_N66;
 END;
 SYM INV UQBN_B257;
   PIN ZN0 OUT UQNN_N109;
   PIN A0 IN UQNN_N146;
 END;
 SYM INV UQBN_B253;
   PIN ZN0 OUT UQNN_N106;
   PIN A0 IN UQNN_N147;
 END;
 SYM INV UQBN_B256;
   PIN ZN0 OUT UQNN_N148;
   PIN A0 IN UQNN_N108;
 END;
 SYM INV UQBN_B255;
   PIN ZN0 OUT UQNN_N151;
   PIN A0 IN UQNN_N107;
 END;
 SYM INV UQBN_B176;
   PIN ZN0 OUT UQNN_N49;
   PIN A0 IN UQNN_N152;
 END;
 SYM INV UQBN_B246;
   PIN ZN0 OUT UQNN_N153;
   PIN A0 IN UQNN_N101;
 END;
 SYM INV UQBN_B243;
   PIN ZN0 OUT UQNN_N155;
   PIN A0 IN UQNN_N99;
 END;
 SYM INV UPDATE_SIG_i;
   PIN ZN0 OUT UPDATE_SIG_I;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM INV UQBN_B241;
   PIN ZN0 OUT N_32;
   PIN A0 IN N_32_0;
 END;
 SYM INV UQBN_B240;
   PIN ZN0 OUT UQNN_N98;
   PIN A0 IN UQNN_N156;
 END;
 SYM INV UQBN_B215;
   PIN ZN0 OUT UQNN_N157;
   PIN A0 IN UQNN_N82;
 END;
 SYM INV UQBN_B218;
   PIN ZN0 OUT UQNN_N158;
   PIN A0 IN UQNN_N84;
 END;
 SYM INV UQBN_B175;
   PIN ZN0 OUT UQNN_N48;
   PIN A0 IN UQNN_N159;
 END;
 SYM INV UQBN_B221;
   PIN ZN0 OUT UQNN_N160;
   PIN A0 IN UQNN_N86;
 END;
 SYM INV UQBN_B237;
   PIN ZN0 OUT UQNN_N161;
   PIN A0 IN UQNN_N95;
 END;
 SYM INV UQBN_B252;
   PIN ZN0 OUT UQNN_N141;
   PIN A0 IN UQNN_N105;
 END;
 SYM INV UQBN_B249;
   PIN ZN0 OUT UQNN_N143;
   PIN A0 IN UQNN_N103;
 END;
 SYM INV UQBN_B247;
   PIN ZN0 OUT UQNN_N102;
   PIN A0 IN UQNN_N144;
 END;
 SYM INV UQBN_B250;
   PIN ZN0 OUT UQNN_N104;
   PIN A0 IN UQNN_N145;
 END;
 SYM INV I_18;
   PIN ZN0 OUT SDA_BI_I;
   PIN A0 IN SDA_BI_Z0;
 END;
 SYM INV UQBN_B113;
   PIN ZN0 OUT UQNN_N124;
   PIN A0 IN UQNN_N23;
 END;
 SYM AND2 UQBN_B112;
   PIN Z0 OUT UQNN_N147;
   PIN A0 IN UQNN_N24;
   PIN A1 IN UQNN_N23;
 END;
 SYM AND2 UQBN_B130;
   PIN Z0 OUT UQNN_N146;
   PIN A0 IN UQNN_N134;
   PIN A1 IN UQNN_N28;
 END;
 SYM AND2 UQBN_B190;
   PIN Z0 OUT UQNN_N145;
   PIN A0 IN UQNN_N64;
   PIN A1 IN UQNN_N109;
 END;
 SYM INV UQBN_B145;
   PIN ZN0 OUT UQNN_N123;
   PIN A0 IN UQNN_N33;
 END;
 SYM AND2 UQBN_B144;
   PIN Z0 OUT UQNN_N144;
   PIN A0 IN UQNN_N146;
   PIN A1 IN UQNN_N33;
 END;
 SYM INV UQBN_B66;
   PIN ZN0 OUT UQNN_N122;
   PIN A0 IN UQNN_N11;
 END;
 SYM AND2 UQBN_B65;
   PIN Z0 OUT UQNN_N114;
   PIN A0 IN UQNN_N110;
   PIN A1 IN UQNN_N11;
 END;
 SYM INV UQBN_B56;
   PIN ZN0 OUT UQNN_N121;
   PIN A0 IN UQNN_N10;
 END;
 SYM AND2 UQBN_B55;
   PIN Z0 OUT UQNN_N93;
   PIN A0 IN UQNN_N110;
   PIN A1 IN UQNN_N10;
 END;
 SYM INV UQBN_B46;
   PIN ZN0 OUT UQNN_N120;
   PIN A0 IN UQNN_N9;
 END;
 SYM INV UQBN_B116;
   PIN ZN0 OUT UQNN_N119;
   PIN A0 IN UQNN_N24;
 END;
 SYM INV UQBN_B103;
   PIN ZN0 OUT UQNN_N118;
   PIN A0 IN UQNN_N20;
 END;
 SYM INV UQBN_B6;
   PIN ZN0 OUT TRANSFER_SIG_I;
   PIN A0 IN TRANSFER_SIG;
 END;
 SYM AND2 UQBN_B242;
   PIN Z0 OUT UQNN_N99;
   PIN A0 IN AS_IN[6]_Z0;
   PIN A1 IN TRANSFER_SIG_I;
 END;
 SYM AND2 UQBN_B101;
   PIN Z0 OUT UQNN_N100;
   PIN A0 IN UQNN_N19;
   PIN A1 IN SCL_IN_Z0;
 END;
 SYM INV UQBN_B100;
   PIN ZN0 OUT UQNN_N127;
   PIN A0 IN UQNN_N19;
 END;
 SYM AND2 UQBN_B16;
   PIN Z0 OUT UQNN_N3;
   PIN A0 IN UQNN_N127;
   PIN A1 IN UQNN_N13;
 END;
 SYM INV UQBN_B83;
   PIN ZN0 OUT UQNN_N126;
   PIN A0 IN UQNN_N13;
 END;
 SYM AND2 UQBN_B18;
   PIN Z0 OUT UQNN_N4;
   PIN A0 IN UQNN_N19;
   PIN A1 IN UQNN_N126;
 END;
 SYM INV UQBN_B147;
   PIN ZN0 OUT UQNN_N125;
   PIN A0 IN UQNN_N34;
 END;
 SYM AND2 UQBN_B245;
   PIN Z0 OUT UQNN_N101;
   PIN A0 IN UQNN_N102;
   PIN A1 IN UQNN_N125;
 END;
 SYM AND2 UQBN_B248;
   PIN Z0 OUT UQNN_N103;
   PIN A0 IN UQNN_N104;
   PIN A1 IN UQNN_N124;
 END;
 SYM AND2 UQBN_B251;
   PIN Z0 OUT UQNN_N105;
   PIN A0 IN UQNN_N106;
   PIN A1 IN UQNN_N123;
 END;
 SYM AND2 UQBN_B294;
   PIN Z0 OUT UQNN_N154;
   PIN A0 IN UQNN_N150;
   PIN A1 IN UQNN_N153;
 END;
 SYM AND2 UQBN_B292;
   PIN Z0 OUT UQNN_N152;
   PIN A0 IN UQNN_N151;
   PIN A1 IN UQNN_N148;
 END;
 SYM AND2 UQBN_B283;
   PIN Z0 OUT UQNN_N150;
   PIN A0 IN UQNN_N130;
   PIN A1 IN STOP_SIG_I;
 END;
 SYM AND2 UQBN_B291;
   PIN Z0 OUT UQNN_N149;
   PIN A0 IN UQNN_N150;
   PIN A1 IN UQNN_N148;
 END;
 SYM AND2 UQBN_B204;
   PIN Z0 OUT UQNN_N71;
   PIN A0 IN UQNN_N97;
   PIN A1 IN UQNN_N163;
 END;
 SYM AND2 UQBN_B207;
   PIN Z0 OUT UQNN_N74;
   PIN A0 IN UQNN_N167;
   PIN A1 IN UQNN_N163;
 END;
 SYM INV UQBN_B209;
   PIN ZN0 OUT UQNN_N128;
   PIN A0 IN UQNN_N75;
 END;
 SYM AND2 UQBN_B281;
   PIN Z0 OUT UQNN_N156;
   PIN A0 IN UQNN_N130;
   PIN A1 IN TRANSFER_SIG_I;
 END;
 SYM INV UQBN_B9;
   PIN ZN0 OUT STOP_SIG_I;
   PIN A0 IN STOP_SIG;
 END;
 SYM AND2 UQBN_B170;
   PIN Z0 OUT UQNN_N44;
   PIN A0 IN UQNN_N98;
   PIN A1 IN STOP_SIG_I;
 END;
 SYM AND2 UQBN_B1;
   PIN Z0 OUT UQNN_N1;
   PIN A0 IN TRANSFER_SIG;
   PIN A1 IN UN1_CNT_SIG_1[1];
 END;
 SYM AND2 UQBN_B2;
   PIN Z0 OUT UQNN_N2;
   PIN A0 IN TRANSFER_SIG;
   PIN A1 IN UN1_CNT_SIG_1[2];
 END;
 SYM AND2 UQBN_B296;
   PIN Z0 OUT N_32_0;
   PIN A0 IN UQNN_N155;
   PIN A1 IN UPDATE_SIG_I;
 END;
 SYM INV UQBN_B282;
   PIN ZN0 OUT AS_IN_I[1];
   PIN A0 IN AS_IN[1]_Z0;
 END;
 SYM AND2 UQBN_B15;
   PIN Z0 OUT N_33;
   PIN A0 IN AS_IN_I[1];
   PIN A1 IN N_32;
 END;
 SYM AND2 UQBN_B298;
   PIN Z0 OUT UQNN_N162;
   PIN A0 IN UQNN_N160;
   PIN A1 IN UQNN_N161;
 END;
 SYM AND2 UQBN_B297;
   PIN Z0 OUT UQNN_N159;
   PIN A0 IN UQNN_N158;
   PIN A1 IN UQNN_N157;
 END;
 SYM INV UQBN_B79;
   PIN ZN0 OUT UQNN_N133;
   PIN A0 IN UQNN_N12;
 END;
 SYM AND2 UQBN_B238;
   PIN Z0 OUT UQNN_N96;
   PIN A0 IN UQNN_N97;
   PIN A1 IN UQNN_N133;
 END;
 SYM INV UQBN_B141;
   PIN ZN0 OUT UQNN_N132;
   PIN A0 IN UQNN_N32;
 END;
 SYM AND2 UQBN_B177;
   PIN Z0 OUT UQNN_N50;
   PIN A0 IN UQNN_N129;
   PIN A1 IN UQNN_N132;
 END;
 SYM AND2 UQBN_B64;
   PIN Z0 OUT UQNN_N97;
   PIN A0 IN UQNN_N167;
   PIN A1 IN UQNN_N11;
 END;
 SYM AND2 UQBN_B110;
   PIN Z0 OUT UQNN_N95;
   PIN A0 IN UQNN_N22;
   PIN A1 IN STOP_SIG_I;
 END;
 SYM AND2 UQBN_B223;
   PIN Z0 OUT UQNN_N88;
   PIN A0 IN UQNN_N165;
   PIN A1 IN UQNN_N130;
 END;
 SYM INV UQBN_B109;
   PIN ZN0 OUT UQNN_N130;
   PIN A0 IN UQNN_N22;
 END;
 SYM INV UQBN_B124;
   PIN ZN0 OUT UQNN_N131;
   PIN A0 IN UQNN_N27;
 END;
 SYM AND2 UQBN_B225;
   PIN Z0 OUT UQNN_N89;
   PIN A0 IN UQNN_N130;
   PIN A1 IN UQNN_N131;
 END;
 SYM INV UQBN_B107;
   PIN ZN0 OUT UQNN_N129;
   PIN A0 IN UQNN_N21;
 END;
 SYM AND2 UQBN_B189;
   PIN Z0 OUT UQNN_N90;
   PIN A0 IN UQNN_N64;
   PIN A1 IN UQNN_N129;
 END;
 SYM AND2 UQBN_B179;
   PIN Z0 OUT UQNN_N91;
   PIN A0 IN UQNN_N94;
   PIN A1 IN UQNN_N50;
 END;
 SYM AND2 UQBN_B24;
   PIN Z0 OUT UQNN_N80;
   PIN A0 IN UQNN_N81;
   PIN A1 IN UQNN_N7;
 END;
 SYM AND2 UQBN_B106;
   PIN Z0 OUT UQNN_N81;
   PIN A0 IN UQNN_N28;
   PIN A1 IN UQNN_N21;
 END;
 SYM AND2 UQBN_B280;
   PIN Z0 OUT UQNN_N171;
   PIN A0 IN UQNN_N121;
   PIN A1 IN UQNN_N122;
 END;
 SYM AND2 UQBN_B78;
   PIN Z0 OUT UQNN_N70;
   PIN A0 IN UQNN_N12;
   PIN A1 IN UQNN_N163;
 END;
 SYM AND2 UQBN_B63;
   PIN Z0 OUT UQNN_N73;
   PIN A0 IN UQNN_N11;
   PIN A1 IN UQNN_N163;
 END;
 SYM AND2 UQBN_B54;
   PIN Z0 OUT UQNN_N79;
   PIN A0 IN UQNN_N10;
   PIN A1 IN UQNN_N163;
 END;
 SYM AND2 UQBN_B45;
   PIN Z0 OUT UQNN_N77;
   PIN A0 IN UQNN_N149;
   PIN A1 IN UQNN_N9;
 END;
 SYM AND2 UQBN_B301;
   PIN Z0 OUT UQNN_N170;
   PIN A0 IN UQNN_N166;
   PIN A1 IN UQNN_N169;
 END;
 SYM INV UQBN_B138;
   PIN ZN0 OUT UQNN_N134;
   PIN A0 IN UQNN_N31;
 END;
 SYM AND2 UQBN_B137;
   PIN Z0 OUT UQNN_N168;
   PIN A0 IN UQNN_N31;
   PIN A1 IN UQNN_N33;
 END;
 SYM AND2 UQBN_B44;
   PIN Z0 OUT UQNN_N167;
   PIN A0 IN UQNN_N10;
   PIN A1 IN UQNN_N9;
 END;
 SYM AND2 UQBN_B123;
   PIN Z0 OUT UQNN_N166;
   PIN A0 IN UQNN_N165;
   PIN A1 IN UQNN_N27;
 END;
 SYM AND2 UQBN_B129;
   PIN Z0 OUT UQNN_N165;
   PIN A0 IN UQNN_N172;
   PIN A1 IN UQNN_N28;
 END;
 SYM AND2 UQBN_B128;
   PIN Z0 OUT UQNN_N164;
   PIN A0 IN UQNN_N35;
   PIN A1 IN UQNN_N28;
 END;
 SYM AND2 UQBN_B217;
   PIN Z0 OUT UQNN_N163;
   PIN A0 IN UQNN_N149;
   PIN A1 IN UQNN_N83;
 END;
 SYM INV UQBN_B86;
   PIN ZN0 OUT UQNN_N138;
   PIN A0 IN UQNN_N14;
 END;
 SYM INV UQBN_B89;
   PIN ZN0 OUT UQNN_N139;
   PIN A0 IN UQNN_N15;
 END;
 SYM INV UQBN_B95;
   PIN ZN0 OUT UQNN_N136;
   PIN A0 IN UQNN_N17;
 END;
 SYM INV UQBN_B92;
   PIN ZN0 OUT UQNN_N137;
   PIN A0 IN UQNN_N16;
 END;
 SYM INV UQBN_B98;
   PIN ZN0 OUT UQNN_N135;
   PIN A0 IN UQNN_N18;
 END;
 SYM XOR2 UQBN_B202;
   PIN Z0 OUT UQNN_N69;
   PIN A0 IN UQNN_N71;
   PIN A1 IN UQNN_N70;
 END;
 SYM XOR2 UQBN_B205;
   PIN Z0 OUT UQNN_N72;
   PIN A0 IN UQNN_N74;
   PIN A1 IN UQNN_N73;
 END;
 SYM XOR2 UQBN_B208;
   PIN Z0 OUT UQNN_N75;
   PIN A0 IN UQNN_N77;
   PIN A1 IN UQNN_N76;
 END;
 SYM XOR2 UQBN_B211;
   PIN Z0 OUT UQNN_N78;
   PIN A0 IN UQNN_N77;
   PIN A1 IN UQNN_N79;
 END;
 SYM INV AS_IN_i[4];
   PIN ZN0 OUT AS_IN_I[4];
   PIN A0 IN AS_IN[4]_Z0;
 END;
 SYM INV CNT_SIG_i[1];
   PIN ZN0 OUT CNT_SIG_I[1];
   PIN A0 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_2[7];
   PIN Z0 OUT N_55;
   PIN A0 IN BCD3_SIG[3];
   PIN A1 IN CNT_SIG_I[1];
 END;
 SYM INV AS_IN_i[2];
   PIN ZN0 OUT AS_IN_I[2];
   PIN A0 IN AS_IN[2]_Z0;
 END;
 SYM INV AS_IN_i[3];
   PIN ZN0 OUT AS_IN_I[3];
   PIN A0 IN AS_IN[3]_Z0;
 END;
 SYM INV ML_IN_i;
   PIN ZN0 OUT ML_IN_I;
   PIN A0 IN ML_IN_Z0;
 END;
 SYM AND2 UQBN_B305;
   PIN Z0 OUT UQNN_N184;
   PIN A0 IN UQNN_N182;
   PIN A1 IN UQNN_N183;
 END;
 SYM INV UQBN_B288;
   PIN ZN0 OUT CLK_MASTER_I;
   PIN A0 IN CLK_MASTER_Z0;
 END;
 SYM INV UQBN_B178;
   PIN ZN0 OUT UQNN_N140;
   PIN A0 IN UQNN_N50;
 END;
 SYM XINPUT CLK_MASTER_$1I45;
   PIN Z0 OUT CLK_MASTER_Z0;
   PIN XI0 IN CLK_MASTER;
 END;
 SYM XINPUT SCL_IN_$1I45;
   PIN Z0 OUT SCL_IN_Z0;
   PIN XI0 IN SCL_IN;
 END;
 SYM XBIDI1 SDA_BI_$1I1;
   PIN Z0 OUT SDA_BI_Z0;
   PIN XB0 BIDI SDA_BI_XB0;
   PIN A0 IN UQNN_N25;
   PIN OE IN UQNN_N26;
 END;
 SYM XINPUT OUT_IN[0]_$1I45;
   PIN Z0 OUT OUT_IN[0]_Z0;
   PIN XI0 IN OUT_IN[0];
 END;
 SYM XINPUT OUT_IN[1]_$1I45;
   PIN Z0 OUT OUT_IN[1]_Z0;
   PIN XI0 IN OUT_IN[1];
 END;
 SYM XINPUT OUT_IN[2]_$1I45;
   PIN Z0 OUT OUT_IN[2]_Z0;
   PIN XI0 IN OUT_IN[2];
 END;
 SYM XINPUT OUT_IN[3]_$1I45;
   PIN Z0 OUT OUT_IN[3]_Z0;
   PIN XI0 IN OUT_IN[3];
 END;
 SYM XINPUT AS_IN[1]_$1I45;
   PIN Z0 OUT AS_IN[1]_Z0;
   PIN XI0 IN AS_IN[1];
 END;
 SYM XINPUT AS_IN[2]_$1I45;
   PIN Z0 OUT AS_IN[2]_Z0;
   PIN XI0 IN AS_IN[2];
 END;
 SYM XINPUT AS_IN[3]_$1I45;
   PIN Z0 OUT AS_IN[3]_Z0;
   PIN XI0 IN AS_IN[3];
 END;
 SYM XINPUT AS_IN[4]_$1I45;
   PIN Z0 OUT AS_IN[4]_Z0;
   PIN XI0 IN AS_IN[4];
 END;
 SYM XINPUT AS_IN[5]_$1I45;
   PIN Z0 OUT AS_IN[5]_Z0;
   PIN XI0 IN AS_IN[5];
 END;
 SYM XINPUT AS_IN[6]_$1I45;
   PIN Z0 OUT AS_IN[6]_Z0;
   PIN XI0 IN AS_IN[6];
 END;
 SYM XINPUT OVFL_IN_$1I45;
   PIN Z0 OUT OVFL_IN_Z0;
   PIN XI0 IN OVFL_IN;
 END;
 SYM XINPUT DS_IN_$1I45;
   PIN Z0 OUT DS_IN_Z0;
   PIN XI0 IN DS_IN;
 END;
 SYM XINPUT MUP_IN_$1I45;
   PIN Z0 OUT MUP_IN_Z0;
   PIN XI0 IN MUP_IN;
 END;
 SYM XINPUT ML_IN_$1I45;
   PIN Z0 OUT ML_IN_Z0;
   PIN XI0 IN ML_IN;
 END;
 SYM XINPUT RNG2_IN_$1I45;
   PIN Z0 OUT RNG2_IN_Z0;
   PIN XI0 IN RNG2_IN;
 END;
 SYM XOUTPUT INT_$1I42;
   PIN XO0 OUT INT_XO0;
   PIN A0 IN TRIGGER_SIG;
 END;
 SYM XOUTPUT LED_$1I42;
   PIN XO0 OUT LED_XO0;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM INV UQBN_B266;
   PIN ZN0 OUT UQNN_N219;
   PIN A0 IN UQNN_N113;
 END;
 SYM OR2 UQBN_B307;
   PIN Z0 OUT UQNN_N216;
   PIN A0 IN UQNN_N218;
   PIN A1 IN UQNN_N217;
 END;
 SYM AND2 UQBN_B267;
   PIN Z0 OUT UQNN_N217;
   PIN A0 IN SDA_BI_Z0;
   PIN A1 IN UQNN_N113;
 END;
 SYM AND2 UQBN_B87;
   PIN Z0 OUT UQNN_N218;
   PIN A0 IN UQNN_N14;
   PIN A1 IN UQNN_N219;
 END;
 SYM INV UQBN_B270;
   PIN ZN0 OUT UQNN_N223;
   PIN A0 IN UQNN_N115;
 END;
 SYM OR2 UQBN_B308;
   PIN Z0 OUT UQNN_N220;
   PIN A0 IN UQNN_N222;
   PIN A1 IN UQNN_N221;
 END;
 SYM AND2 UQBN_B271;
   PIN Z0 OUT UQNN_N221;
   PIN A0 IN SDA_BI_Z0;
   PIN A1 IN UQNN_N115;
 END;
 SYM AND2 UQBN_B135;
   PIN Z0 OUT UQNN_N222;
   PIN A0 IN UQNN_N30;
   PIN A1 IN UQNN_N223;
 END;
 SYM INV UQBN_B273;
   PIN ZN0 OUT UQNN_N227;
   PIN A0 IN UQNN_N116;
 END;
 SYM OR2 UQBN_B309;
   PIN Z0 OUT UQNN_N224;
   PIN A0 IN UQNN_N226;
   PIN A1 IN UQNN_N225;
 END;
 SYM AND2 UQBN_B274;
   PIN Z0 OUT UQNN_N225;
   PIN A0 IN SDA_BI_Z0;
   PIN A1 IN UQNN_N116;
 END;
 SYM AND2 UQBN_B133;
   PIN Z0 OUT UQNN_N226;
   PIN A0 IN UQNN_N29;
   PIN A1 IN UQNN_N227;
 END;
 SYM INV UQBN_B254;
   PIN ZN0 OUT UQNN_N231;
   PIN A0 IN UQNN_N106;
 END;
 SYM OR2 UQBN_B310;
   PIN Z0 OUT UQNN_N228;
   PIN A0 IN UQNN_N230;
   PIN A1 IN UQNN_N229;
 END;
 SYM AND2 UQBN_B139;
   PIN Z0 OUT UQNN_N229;
   PIN A0 IN UQNN_N31;
   PIN A1 IN UQNN_N106;
 END;
 SYM AND2 UQBN_B277;
   PIN Z0 OUT UQNN_N230;
   PIN A0 IN SDA_BI_I;
   PIN A1 IN UQNN_N231;
 END;
 SYM INV UQBN_B275;
   PIN ZN0 OUT UQNN_N235;
   PIN A0 IN UQNN_N117;
 END;
 SYM OR2 UQBN_B311;
   PIN Z0 OUT UQNN_N232;
   PIN A0 IN UQNN_N234;
   PIN A1 IN UQNN_N233;
 END;
 SYM AND2 UQBN_B276;
   PIN Z0 OUT UQNN_N233;
   PIN A0 IN SDA_BI_Z0;
   PIN A1 IN UQNN_N117;
 END;
 SYM AND2 UQBN_B149;
   PIN Z0 OUT UQNN_N234;
   PIN A0 IN UQNN_N35;
   PIN A1 IN UQNN_N235;
 END;
 SYM INV UQBN_B260;
   PIN ZN0 OUT UQNN_N239;
   PIN A0 IN UQNN_N111;
 END;
 SYM OR2 UQBN_B312;
   PIN Z0 OUT UQNN_N236;
   PIN A0 IN UQNN_N238;
   PIN A1 IN UQNN_N237;
 END;
 SYM AND2 UQBN_B261;
   PIN Z0 OUT UQNN_N237;
   PIN A0 IN SDA_BI_Z0;
   PIN A1 IN UQNN_N111;
 END;
 SYM AND2 UQBN_B96;
   PIN Z0 OUT UQNN_N238;
   PIN A0 IN UQNN_N17;
   PIN A1 IN UQNN_N239;
 END;
 SYM INV UQBN_B263;
   PIN ZN0 OUT UQNN_N243;
   PIN A0 IN UQNN_N112;
 END;
 SYM OR2 UQBN_B313;
   PIN Z0 OUT UQNN_N240;
   PIN A0 IN UQNN_N242;
   PIN A1 IN UQNN_N241;
 END;
 SYM AND2 UQBN_B264;
   PIN Z0 OUT UQNN_N241;
   PIN A0 IN SDA_BI_Z0;
   PIN A1 IN UQNN_N112;
 END;
 SYM AND2 UQBN_B90;
   PIN Z0 OUT UQNN_N242;
   PIN A0 IN UQNN_N15;
   PIN A1 IN UQNN_N243;
 END;
 SYM INV UQBN_B230;
   PIN ZN0 OUT UQNN_N247;
   PIN A0 IN UQNN_N92;
 END;
 SYM OR2 UQBN_B314;
   PIN Z0 OUT UQNN_N244;
   PIN A0 IN UQNN_N246;
   PIN A1 IN UQNN_N245;
 END;
 SYM AND2 UQBN_B203;
   PIN Z0 OUT UQNN_N245;
   PIN A0 IN UQNN_N69;
   PIN A1 IN UQNN_N92;
 END;
 SYM AND2 UQBN_B81;
   PIN Z0 OUT UQNN_N246;
   PIN A0 IN UQNN_N12;
   PIN A1 IN UQNN_N247;
 END;
 SYM INV UQBN_B231;
   PIN ZN0 OUT UQNN_N251;
   PIN A0 IN UQNN_N92;
 END;
 SYM OR2 UQBN_B315;
   PIN Z0 OUT UQNN_N248;
   PIN A0 IN UQNN_N250;
   PIN A1 IN UQNN_N249;
 END;
 SYM AND2 UQBN_B206;
   PIN Z0 OUT UQNN_N249;
   PIN A0 IN UQNN_N72;
   PIN A1 IN UQNN_N92;
 END;
 SYM AND2 UQBN_B68;
   PIN Z0 OUT UQNN_N250;
   PIN A0 IN UQNN_N11;
   PIN A1 IN UQNN_N251;
 END;
 SYM INV UQBN_B232;
   PIN ZN0 OUT UQNN_N255;
   PIN A0 IN UQNN_N92;
 END;
 SYM OR2 UQBN_B316;
   PIN Z0 OUT UQNN_N252;
   PIN A0 IN UQNN_N254;
   PIN A1 IN UQNN_N253;
 END;
 SYM AND2 UQBN_B212;
   PIN Z0 OUT UQNN_N253;
   PIN A0 IN UQNN_N78;
   PIN A1 IN UQNN_N92;
 END;
 SYM AND2 UQBN_B57;
   PIN Z0 OUT UQNN_N254;
   PIN A0 IN UQNN_N10;
   PIN A1 IN UQNN_N255;
 END;
 SYM INV UQBN_B233;
   PIN ZN0 OUT UQNN_N259;
   PIN A0 IN UQNN_N92;
 END;
 SYM OR2 UQBN_B317;
   PIN Z0 OUT UQNN_N256;
   PIN A0 IN UQNN_N258;
   PIN A1 IN UQNN_N257;
 END;
 SYM AND2 UQBN_B234;
   PIN Z0 OUT UQNN_N257;
   PIN A0 IN UQNN_N128;
   PIN A1 IN UQNN_N92;
 END;
 SYM AND2 UQBN_B50;
   PIN Z0 OUT UQNN_N258;
   PIN A0 IN UQNN_N9;
   PIN A1 IN UQNN_N259;
 END;
 SYM INV DATA_TO_MASTER_SIG_1[3]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_1[3]_$1N22;
   PIN A0 IN CNT_SIG[1];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_1[3]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[3]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_1[3]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_1[3]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[3]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[3]_$1N8;
   PIN A0 IN BCD6_SIG[3];
   PIN A1 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[3]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[3]_$1N6;
   PIN A0 IN BCD2_SIG[3];
   PIN A1 IN DATA_TO_MASTER_SIG_1[3]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_1[2]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_1[2]_$1N22;
   PIN A0 IN CNT_SIG[1];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_1[2]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[2]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_1[2]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_1[2]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[2]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[2]_$1N8;
   PIN A0 IN BCD6_SIG[2];
   PIN A1 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[2]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[2]_$1N6;
   PIN A0 IN BCD2_SIG[2];
   PIN A1 IN DATA_TO_MASTER_SIG_1[2]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_1[1]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_1[1]_$1N22;
   PIN A0 IN CNT_SIG[1];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_1[1]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[1]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_1[1]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_1[1]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[1]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[1]_$1N8;
   PIN A0 IN BCD6_SIG[1];
   PIN A1 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[1]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[1]_$1N6;
   PIN A0 IN BCD2_SIG[1];
   PIN A1 IN DATA_TO_MASTER_SIG_1[1]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_1[0]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_1[0]_$1N22;
   PIN A0 IN CNT_SIG[1];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_1[0]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[0]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_1[0]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_1[0]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[0]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[0]_$1N8;
   PIN A0 IN BCD6_SIG[0];
   PIN A1 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[0]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[0]_$1N6;
   PIN A0 IN BCD2_SIG[0];
   PIN A1 IN DATA_TO_MASTER_SIG_1[0]_$1N22;
 END;
 SYM INV UQBN_B197;
   PIN ZN0 OUT UQNN_N263;
   PIN A0 IN UQNN_N67;
 END;
 SYM OR2 UQBN_B318;
   PIN Z0 OUT UQNN_N260;
   PIN A0 IN UQNN_N262;
   PIN A1 IN UQNN_N261;
 END;
 SYM AND2 UQBN_B198;
   PIN Z0 OUT UQNN_N261;
   PIN A0 IN SDA_BI_Z0;
   PIN A1 IN UQNN_N67;
 END;
 SYM AND2 UQBN_B93;
   PIN Z0 OUT UQNN_N262;
   PIN A0 IN UQNN_N16;
   PIN A1 IN UQNN_N263;
 END;
 SYM INV UQBN_B200;
   PIN ZN0 OUT UQNN_N267;
   PIN A0 IN UQNN_N68;
 END;
 SYM OR2 UQBN_B319;
   PIN Z0 OUT UQNN_N264;
   PIN A0 IN UQNN_N266;
   PIN A1 IN UQNN_N265;
 END;
 SYM AND2 UQBN_B201;
   PIN Z0 OUT UQNN_N265;
   PIN A0 IN SDA_BI_Z0;
   PIN A1 IN UQNN_N68;
 END;
 SYM AND2 UQBN_B99;
   PIN Z0 OUT UQNN_N266;
   PIN A0 IN UQNN_N18;
   PIN A1 IN UQNN_N267;
 END;
 SYM INV DATA_TO_MASTER_SIG_3[3]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_3[3]_$1N22;
   PIN A0 IN CNT_SIG[0];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_3[3]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[3]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_3[3]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_3[3]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[3]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[3]_$1N8;
   PIN A0 IN DATA_TO_MASTER_SIG_2[3]_Z0;
   PIN A1 IN CNT_SIG[0];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[3]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[3]_$1N6;
   PIN A0 IN DATA_TO_MASTER_SIG_1[3]_Z0;
   PIN A1 IN DATA_TO_MASTER_SIG_3[3]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_3[2]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_3[2]_$1N22;
   PIN A0 IN CNT_SIG[0];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_3[2]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[2]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_3[2]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_3[2]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[2]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[2]_$1N8;
   PIN A0 IN DATA_TO_MASTER_SIG_2[2]_Z0;
   PIN A1 IN CNT_SIG[0];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[2]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[2]_$1N6;
   PIN A0 IN DATA_TO_MASTER_SIG_1[2]_Z0;
   PIN A1 IN DATA_TO_MASTER_SIG_3[2]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_3[1]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_3[1]_$1N22;
   PIN A0 IN CNT_SIG[0];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_3[1]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[1]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_3[1]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_3[1]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[1]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[1]_$1N8;
   PIN A0 IN DATA_TO_MASTER_SIG_2[1]_Z0;
   PIN A1 IN CNT_SIG[0];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[1]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[1]_$1N6;
   PIN A0 IN DATA_TO_MASTER_SIG_1[1]_Z0;
   PIN A1 IN DATA_TO_MASTER_SIG_3[1]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_3[0]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_3[0]_$1N22;
   PIN A0 IN CNT_SIG[0];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_3[0]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[0]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_3[0]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_3[0]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[0]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[0]_$1N8;
   PIN A0 IN DATA_TO_MASTER_SIG_2[0]_Z0;
   PIN A1 IN CNT_SIG[0];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[0]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[0]_$1N6;
   PIN A0 IN DATA_TO_MASTER_SIG_1[0]_Z0;
   PIN A1 IN DATA_TO_MASTER_SIG_3[0]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_2[6]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_2[6]_$1N22;
   PIN A0 IN CNT_SIG[1];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_2[6]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[6]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_2[6]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_2[6]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_2[6]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[6]_$1N8;
   PIN A0 IN TRIGGER_SIG;
   PIN A1 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_2[6]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[6]_$1N6;
   PIN A0 IN BCD3_SIG[2];
   PIN A1 IN DATA_TO_MASTER_SIG_2[6]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_2[5]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_2[5]_$1N22;
   PIN A0 IN CNT_SIG[1];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_2[5]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[5]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_2[5]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_2[5]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_2[5]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[5]_$1N8;
   PIN A0 IN OVFL_SIG;
   PIN A1 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_2[5]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[5]_$1N6;
   PIN A0 IN BCD3_SIG[1];
   PIN A1 IN DATA_TO_MASTER_SIG_2[5]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_2[4]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_2[4]_$1N22;
   PIN A0 IN CNT_SIG[1];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_2[4]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[4]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_2[4]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_2[4]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_2[4]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[4]_$1N8;
   PIN A0 IN FREQ_SIG;
   PIN A1 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_2[4]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[4]_$1N6;
   PIN A0 IN BCD3_SIG[0];
   PIN A1 IN DATA_TO_MASTER_SIG_2[4]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_2[3]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_2[3]_$1N22;
   PIN A0 IN CNT_SIG[1];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_2[3]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[3]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_2[3]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_2[3]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_2[3]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[3]_$1N8;
   PIN A0 IN ML_SIG;
   PIN A1 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_2[3]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[3]_$1N6;
   PIN A0 IN BCD4_SIG[3];
   PIN A1 IN DATA_TO_MASTER_SIG_2[3]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_2[2]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_2[2]_$1N22;
   PIN A0 IN CNT_SIG[1];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_2[2]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[2]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_2[2]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_2[2]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_2[2]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[2]_$1N8;
   PIN A0 IN N;
   PIN A1 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_2[2]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[2]_$1N6;
   PIN A0 IN BCD4_SIG[2];
   PIN A1 IN DATA_TO_MASTER_SIG_2[2]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_2[1]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_2[1]_$1N22;
   PIN A0 IN CNT_SIG[1];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_2[1]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[1]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_2[1]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_2[1]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_2[1]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[1]_$1N8;
   PIN A0 IN M;
   PIN A1 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_2[1]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[1]_$1N6;
   PIN A0 IN BCD4_SIG[1];
   PIN A1 IN DATA_TO_MASTER_SIG_2[1]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_2[0]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_2[0]_$1N22;
   PIN A0 IN CNT_SIG[1];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_2[0]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[0]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_2[0]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_2[0]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_2[0]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[0]_$1N8;
   PIN A0 IN L;
   PIN A1 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_2[0]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_2[0]_$1N6;
   PIN A0 IN BCD4_SIG[0];
   PIN A1 IN DATA_TO_MASTER_SIG_2[0]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_1[7]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_1[7]_$1N22;
   PIN A0 IN CNT_SIG[1];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_1[7]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[7]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_1[7]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_1[7]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[7]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[7]_$1N8;
   PIN A0 IN BCD5_SIG[3];
   PIN A1 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[7]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[7]_$1N6;
   PIN A0 IN BCD1_SIG[3];
   PIN A1 IN DATA_TO_MASTER_SIG_1[7]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_1[6]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_1[6]_$1N22;
   PIN A0 IN CNT_SIG[1];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_1[6]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[6]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_1[6]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_1[6]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[6]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[6]_$1N8;
   PIN A0 IN BCD5_SIG[2];
   PIN A1 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[6]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[6]_$1N6;
   PIN A0 IN BCD1_SIG[2];
   PIN A1 IN DATA_TO_MASTER_SIG_1[6]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_1[5]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_1[5]_$1N22;
   PIN A0 IN CNT_SIG[1];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_1[5]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[5]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_1[5]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_1[5]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[5]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[5]_$1N8;
   PIN A0 IN BCD5_SIG[1];
   PIN A1 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[5]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[5]_$1N6;
   PIN A0 IN BCD1_SIG[1];
   PIN A1 IN DATA_TO_MASTER_SIG_1[5]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_1[4]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_1[4]_$1N22;
   PIN A0 IN CNT_SIG[1];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_1[4]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[4]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_1[4]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_1[4]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[4]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[4]_$1N8;
   PIN A0 IN BCD5_SIG[0];
   PIN A1 IN CNT_SIG[1];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_1[4]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_1[4]_$1N6;
   PIN A0 IN BCD1_SIG[0];
   PIN A1 IN DATA_TO_MASTER_SIG_1[4]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_3[7]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_3[7]_$1N22;
   PIN A0 IN CNT_SIG[0];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_3[7]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[7]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_3[7]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_3[7]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[7]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[7]_$1N8;
   PIN A0 IN N_55;
   PIN A1 IN CNT_SIG[0];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[7]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[7]_$1N6;
   PIN A0 IN DATA_TO_MASTER_SIG_1[7]_Z0;
   PIN A1 IN DATA_TO_MASTER_SIG_3[7]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_3[6]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_3[6]_$1N22;
   PIN A0 IN CNT_SIG[0];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_3[6]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[6]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_3[6]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_3[6]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[6]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[6]_$1N8;
   PIN A0 IN DATA_TO_MASTER_SIG_2[6]_Z0;
   PIN A1 IN CNT_SIG[0];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[6]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[6]_$1N6;
   PIN A0 IN DATA_TO_MASTER_SIG_1[6]_Z0;
   PIN A1 IN DATA_TO_MASTER_SIG_3[6]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_3[5]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_3[5]_$1N22;
   PIN A0 IN CNT_SIG[0];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_3[5]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[5]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_3[5]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_3[5]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[5]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[5]_$1N8;
   PIN A0 IN DATA_TO_MASTER_SIG_2[5]_Z0;
   PIN A1 IN CNT_SIG[0];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[5]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[5]_$1N6;
   PIN A0 IN DATA_TO_MASTER_SIG_1[5]_Z0;
   PIN A1 IN DATA_TO_MASTER_SIG_3[5]_$1N22;
 END;
 SYM INV DATA_TO_MASTER_SIG_3[4]_$1I38;
   PIN ZN0 OUT DATA_TO_MASTER_SIG_3[4]_$1N22;
   PIN A0 IN CNT_SIG[0];
 END;
 SYM OR2 DATA_TO_MASTER_SIG_3[4]_$1I35;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[4]_Z0;
   PIN A0 IN DATA_TO_MASTER_SIG_3[4]_$1N6;
   PIN A1 IN DATA_TO_MASTER_SIG_3[4]_$1N8;
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[4]_$1I31;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[4]_$1N8;
   PIN A0 IN DATA_TO_MASTER_SIG_2[4]_Z0;
   PIN A1 IN CNT_SIG[0];
 END;
 SYM AND2 DATA_TO_MASTER_SIG_3[4]_$1I25;
   PIN Z0 OUT DATA_TO_MASTER_SIG_3[4]_$1N6;
   PIN A0 IN DATA_TO_MASTER_SIG_1[4]_Z0;
   PIN A1 IN DATA_TO_MASTER_SIG_3[4]_$1N22;
 END;
 SYM INV BCD4_SIG_0[2]_$1I38;
   PIN ZN0 OUT BCD4_SIG_0[2]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD4_SIG_0[2]_$1I35;
   PIN Z0 OUT BCD4_SIG_0[2]_Z0;
   PIN A0 IN BCD4_SIG_0[2]_$1N6;
   PIN A1 IN BCD4_SIG_0[2]_$1N8;
 END;
 SYM AND2 BCD4_SIG_0[2]_$1I31;
   PIN Z0 OUT BCD4_SIG_0[2]_$1N8;
   PIN A0 IN OUT_IN[2]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD4_SIG_0[2]_$1I25;
   PIN Z0 OUT BCD4_SIG_0[2]_$1N6;
   PIN A0 IN BCD4_SIG[2];
   PIN A1 IN BCD4_SIG_0[2]_$1N22;
 END;
 SYM INV BCD4_SIG_0[3]_$1I38;
   PIN ZN0 OUT BCD4_SIG_0[3]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD4_SIG_0[3]_$1I35;
   PIN Z0 OUT BCD4_SIG_0[3]_Z0;
   PIN A0 IN BCD4_SIG_0[3]_$1N6;
   PIN A1 IN BCD4_SIG_0[3]_$1N8;
 END;
 SYM AND2 BCD4_SIG_0[3]_$1I31;
   PIN Z0 OUT BCD4_SIG_0[3]_$1N8;
   PIN A0 IN OUT_IN[3]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD4_SIG_0[3]_$1I25;
   PIN Z0 OUT BCD4_SIG_0[3]_$1N6;
   PIN A0 IN BCD4_SIG[3];
   PIN A1 IN BCD4_SIG_0[3]_$1N22;
 END;
 SYM INV BCD3_SIG_0[0]_$1I38;
   PIN ZN0 OUT BCD3_SIG_0[0]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD3_SIG_0[0]_$1I35;
   PIN Z0 OUT BCD3_SIG_0[0]_Z0;
   PIN A0 IN BCD3_SIG_0[0]_$1N6;
   PIN A1 IN BCD3_SIG_0[0]_$1N8;
 END;
 SYM AND2 BCD3_SIG_0[0]_$1I31;
   PIN Z0 OUT BCD3_SIG_0[0]_$1N8;
   PIN A0 IN OUT_IN[0]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD3_SIG_0[0]_$1I25;
   PIN Z0 OUT BCD3_SIG_0[0]_$1N6;
   PIN A0 IN BCD3_SIG[0];
   PIN A1 IN BCD3_SIG_0[0]_$1N22;
 END;
 SYM INV BCD3_SIG_0[1]_$1I38;
   PIN ZN0 OUT BCD3_SIG_0[1]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD3_SIG_0[1]_$1I35;
   PIN Z0 OUT BCD3_SIG_0[1]_Z0;
   PIN A0 IN BCD3_SIG_0[1]_$1N6;
   PIN A1 IN BCD3_SIG_0[1]_$1N8;
 END;
 SYM AND2 BCD3_SIG_0[1]_$1I31;
   PIN Z0 OUT BCD3_SIG_0[1]_$1N8;
   PIN A0 IN OUT_IN[1]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD3_SIG_0[1]_$1I25;
   PIN Z0 OUT BCD3_SIG_0[1]_$1N6;
   PIN A0 IN BCD3_SIG[1];
   PIN A1 IN BCD3_SIG_0[1]_$1N22;
 END;
 SYM INV BCD3_SIG_0[2]_$1I38;
   PIN ZN0 OUT BCD3_SIG_0[2]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD3_SIG_0[2]_$1I35;
   PIN Z0 OUT BCD3_SIG_0[2]_Z0;
   PIN A0 IN BCD3_SIG_0[2]_$1N6;
   PIN A1 IN BCD3_SIG_0[2]_$1N8;
 END;
 SYM AND2 BCD3_SIG_0[2]_$1I31;
   PIN Z0 OUT BCD3_SIG_0[2]_$1N8;
   PIN A0 IN OUT_IN[2]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD3_SIG_0[2]_$1I25;
   PIN Z0 OUT BCD3_SIG_0[2]_$1N6;
   PIN A0 IN BCD3_SIG[2];
   PIN A1 IN BCD3_SIG_0[2]_$1N22;
 END;
 SYM INV BCD3_SIG_0[3]_$1I38;
   PIN ZN0 OUT BCD3_SIG_0[3]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD3_SIG_0[3]_$1I35;
   PIN Z0 OUT BCD3_SIG_0[3]_Z0;
   PIN A0 IN BCD3_SIG_0[3]_$1N6;
   PIN A1 IN BCD3_SIG_0[3]_$1N8;
 END;
 SYM AND2 BCD3_SIG_0[3]_$1I31;
   PIN Z0 OUT BCD3_SIG_0[3]_$1N8;
   PIN A0 IN OUT_IN[3]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD3_SIG_0[3]_$1I25;
   PIN Z0 OUT BCD3_SIG_0[3]_$1N6;
   PIN A0 IN BCD3_SIG[3];
   PIN A1 IN BCD3_SIG_0[3]_$1N22;
 END;
 SYM INV BCD2_SIG_0[0]_$1I38;
   PIN ZN0 OUT BCD2_SIG_0[0]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD2_SIG_0[0]_$1I35;
   PIN Z0 OUT BCD2_SIG_0[0]_Z0;
   PIN A0 IN BCD2_SIG_0[0]_$1N6;
   PIN A1 IN BCD2_SIG_0[0]_$1N8;
 END;
 SYM AND2 BCD2_SIG_0[0]_$1I31;
   PIN Z0 OUT BCD2_SIG_0[0]_$1N8;
   PIN A0 IN OUT_IN[0]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD2_SIG_0[0]_$1I25;
   PIN Z0 OUT BCD2_SIG_0[0]_$1N6;
   PIN A0 IN BCD2_SIG[0];
   PIN A1 IN BCD2_SIG_0[0]_$1N22;
 END;
 SYM INV BCD2_SIG_0[1]_$1I38;
   PIN ZN0 OUT BCD2_SIG_0[1]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD2_SIG_0[1]_$1I35;
   PIN Z0 OUT BCD2_SIG_0[1]_Z0;
   PIN A0 IN BCD2_SIG_0[1]_$1N6;
   PIN A1 IN BCD2_SIG_0[1]_$1N8;
 END;
 SYM AND2 BCD2_SIG_0[1]_$1I31;
   PIN Z0 OUT BCD2_SIG_0[1]_$1N8;
   PIN A0 IN OUT_IN[1]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD2_SIG_0[1]_$1I25;
   PIN Z0 OUT BCD2_SIG_0[1]_$1N6;
   PIN A0 IN BCD2_SIG[1];
   PIN A1 IN BCD2_SIG_0[1]_$1N22;
 END;
 SYM INV BCD2_SIG_0[2]_$1I38;
   PIN ZN0 OUT BCD2_SIG_0[2]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD2_SIG_0[2]_$1I35;
   PIN Z0 OUT BCD2_SIG_0[2]_Z0;
   PIN A0 IN BCD2_SIG_0[2]_$1N6;
   PIN A1 IN BCD2_SIG_0[2]_$1N8;
 END;
 SYM AND2 BCD2_SIG_0[2]_$1I31;
   PIN Z0 OUT BCD2_SIG_0[2]_$1N8;
   PIN A0 IN OUT_IN[2]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD2_SIG_0[2]_$1I25;
   PIN Z0 OUT BCD2_SIG_0[2]_$1N6;
   PIN A0 IN BCD2_SIG[2];
   PIN A1 IN BCD2_SIG_0[2]_$1N22;
 END;
 SYM INV BCD2_SIG_0[3]_$1I38;
   PIN ZN0 OUT BCD2_SIG_0[3]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD2_SIG_0[3]_$1I35;
   PIN Z0 OUT BCD2_SIG_0[3]_Z0;
   PIN A0 IN BCD2_SIG_0[3]_$1N6;
   PIN A1 IN BCD2_SIG_0[3]_$1N8;
 END;
 SYM AND2 BCD2_SIG_0[3]_$1I31;
   PIN Z0 OUT BCD2_SIG_0[3]_$1N8;
   PIN A0 IN OUT_IN[3]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD2_SIG_0[3]_$1I25;
   PIN Z0 OUT BCD2_SIG_0[3]_$1N6;
   PIN A0 IN BCD2_SIG[3];
   PIN A1 IN BCD2_SIG_0[3]_$1N22;
 END;
 SYM INV BCD1_SIG_0[0]_$1I38;
   PIN ZN0 OUT BCD1_SIG_0[0]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD1_SIG_0[0]_$1I35;
   PIN Z0 OUT BCD1_SIG_0[0]_Z0;
   PIN A0 IN BCD1_SIG_0[0]_$1N6;
   PIN A1 IN BCD1_SIG_0[0]_$1N8;
 END;
 SYM AND2 BCD1_SIG_0[0]_$1I31;
   PIN Z0 OUT BCD1_SIG_0[0]_$1N8;
   PIN A0 IN OUT_IN[0]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD1_SIG_0[0]_$1I25;
   PIN Z0 OUT BCD1_SIG_0[0]_$1N6;
   PIN A0 IN BCD1_SIG[0];
   PIN A1 IN BCD1_SIG_0[0]_$1N22;
 END;
 SYM INV BCD1_SIG_0[1]_$1I38;
   PIN ZN0 OUT BCD1_SIG_0[1]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD1_SIG_0[1]_$1I35;
   PIN Z0 OUT BCD1_SIG_0[1]_Z0;
   PIN A0 IN BCD1_SIG_0[1]_$1N6;
   PIN A1 IN BCD1_SIG_0[1]_$1N8;
 END;
 SYM AND2 BCD1_SIG_0[1]_$1I31;
   PIN Z0 OUT BCD1_SIG_0[1]_$1N8;
   PIN A0 IN OUT_IN[1]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD1_SIG_0[1]_$1I25;
   PIN Z0 OUT BCD1_SIG_0[1]_$1N6;
   PIN A0 IN BCD1_SIG[1];
   PIN A1 IN BCD1_SIG_0[1]_$1N22;
 END;
 SYM INV BCD1_SIG_0[2]_$1I38;
   PIN ZN0 OUT BCD1_SIG_0[2]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD1_SIG_0[2]_$1I35;
   PIN Z0 OUT BCD1_SIG_0[2]_Z0;
   PIN A0 IN BCD1_SIG_0[2]_$1N6;
   PIN A1 IN BCD1_SIG_0[2]_$1N8;
 END;
 SYM AND2 BCD1_SIG_0[2]_$1I31;
   PIN Z0 OUT BCD1_SIG_0[2]_$1N8;
   PIN A0 IN OUT_IN[2]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD1_SIG_0[2]_$1I25;
   PIN Z0 OUT BCD1_SIG_0[2]_$1N6;
   PIN A0 IN BCD1_SIG[2];
   PIN A1 IN BCD1_SIG_0[2]_$1N22;
 END;
 SYM INV BCD1_SIG_0[3]_$1I38;
   PIN ZN0 OUT BCD1_SIG_0[3]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD1_SIG_0[3]_$1I35;
   PIN Z0 OUT BCD1_SIG_0[3]_Z0;
   PIN A0 IN BCD1_SIG_0[3]_$1N6;
   PIN A1 IN BCD1_SIG_0[3]_$1N8;
 END;
 SYM AND2 BCD1_SIG_0[3]_$1I31;
   PIN Z0 OUT BCD1_SIG_0[3]_$1N8;
   PIN A0 IN OUT_IN[3]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD1_SIG_0[3]_$1I25;
   PIN Z0 OUT BCD1_SIG_0[3]_$1N6;
   PIN A0 IN BCD1_SIG[3];
   PIN A1 IN BCD1_SIG_0[3]_$1N22;
 END;
 SYM INV ML_SIG_0_$1I38;
   PIN ZN0 OUT ML_SIG_0_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 ML_SIG_0_$1I35;
   PIN Z0 OUT ML_SIG_0_Z0;
   PIN A0 IN ML_SIG_0_$1N6;
   PIN A1 IN ML_SIG_0_$1N8;
 END;
 SYM AND2 ML_SIG_0_$1I31;
   PIN Z0 OUT ML_SIG_0_$1N8;
   PIN A0 IN ML_IN_I;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 ML_SIG_0_$1I25;
   PIN Z0 OUT ML_SIG_0_$1N6;
   PIN A0 IN ML_SIG;
   PIN A1 IN ML_SIG_0_$1N22;
 END;
 SYM INV M_0_$1I38;
   PIN ZN0 OUT M_0_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 M_0_$1I35;
   PIN Z0 OUT M_0_Z0;
   PIN A0 IN M_0_$1N6;
   PIN A1 IN M_0_$1N8;
 END;
 SYM AND2 M_0_$1I31;
   PIN Z0 OUT M_0_$1N8;
   PIN A0 IN DS_IN_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 M_0_$1I25;
   PIN Z0 OUT M_0_$1N6;
   PIN A0 IN M;
   PIN A1 IN M_0_$1N22;
 END;
 SYM INV L_0_$1I38;
   PIN ZN0 OUT L_0_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 L_0_$1I35;
   PIN Z0 OUT L_0_Z0;
   PIN A0 IN L_0_$1N6;
   PIN A1 IN L_0_$1N8;
 END;
 SYM AND2 L_0_$1I31;
   PIN Z0 OUT L_0_$1N8;
   PIN A0 IN DS_IN_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 L_0_$1I25;
   PIN Z0 OUT L_0_$1N6;
   PIN A0 IN L;
   PIN A1 IN L_0_$1N22;
 END;
 SYM INV FREQ_SIG_0_$1I38;
   PIN ZN0 OUT FREQ_SIG_0_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 FREQ_SIG_0_$1I35;
   PIN Z0 OUT FREQ_SIG_0_Z0;
   PIN A0 IN FREQ_SIG_0_$1N6;
   PIN A1 IN FREQ_SIG_0_$1N8;
 END;
 SYM AND2 FREQ_SIG_0_$1I31;
   PIN Z0 OUT FREQ_SIG_0_$1N8;
   PIN A0 IN RNG2_IN_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 FREQ_SIG_0_$1I25;
   PIN Z0 OUT FREQ_SIG_0_$1N6;
   PIN A0 IN FREQ_SIG;
   PIN A1 IN FREQ_SIG_0_$1N22;
 END;
 SYM INV BCD6_SIG_0[0]_$1I38;
   PIN ZN0 OUT BCD6_SIG_0[0]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD6_SIG_0[0]_$1I35;
   PIN Z0 OUT BCD6_SIG_0[0]_Z0;
   PIN A0 IN BCD6_SIG_0[0]_$1N6;
   PIN A1 IN BCD6_SIG_0[0]_$1N8;
 END;
 SYM AND2 BCD6_SIG_0[0]_$1I31;
   PIN Z0 OUT BCD6_SIG_0[0]_$1N8;
   PIN A0 IN OUT_IN[0]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD6_SIG_0[0]_$1I25;
   PIN Z0 OUT BCD6_SIG_0[0]_$1N6;
   PIN A0 IN BCD6_SIG[0];
   PIN A1 IN BCD6_SIG_0[0]_$1N22;
 END;
 SYM INV BCD6_SIG_0[1]_$1I38;
   PIN ZN0 OUT BCD6_SIG_0[1]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD6_SIG_0[1]_$1I35;
   PIN Z0 OUT BCD6_SIG_0[1]_Z0;
   PIN A0 IN BCD6_SIG_0[1]_$1N6;
   PIN A1 IN BCD6_SIG_0[1]_$1N8;
 END;
 SYM AND2 BCD6_SIG_0[1]_$1I31;
   PIN Z0 OUT BCD6_SIG_0[1]_$1N8;
   PIN A0 IN OUT_IN[1]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD6_SIG_0[1]_$1I25;
   PIN Z0 OUT BCD6_SIG_0[1]_$1N6;
   PIN A0 IN BCD6_SIG[1];
   PIN A1 IN BCD6_SIG_0[1]_$1N22;
 END;
 SYM INV BCD6_SIG_0[2]_$1I38;
   PIN ZN0 OUT BCD6_SIG_0[2]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD6_SIG_0[2]_$1I35;
   PIN Z0 OUT BCD6_SIG_0[2]_Z0;
   PIN A0 IN BCD6_SIG_0[2]_$1N6;
   PIN A1 IN BCD6_SIG_0[2]_$1N8;
 END;
 SYM AND2 BCD6_SIG_0[2]_$1I31;
   PIN Z0 OUT BCD6_SIG_0[2]_$1N8;
   PIN A0 IN OUT_IN[2]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD6_SIG_0[2]_$1I25;
   PIN Z0 OUT BCD6_SIG_0[2]_$1N6;
   PIN A0 IN BCD6_SIG[2];
   PIN A1 IN BCD6_SIG_0[2]_$1N22;
 END;
 SYM INV BCD6_SIG_0[3]_$1I38;
   PIN ZN0 OUT BCD6_SIG_0[3]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD6_SIG_0[3]_$1I35;
   PIN Z0 OUT BCD6_SIG_0[3]_Z0;
   PIN A0 IN BCD6_SIG_0[3]_$1N6;
   PIN A1 IN BCD6_SIG_0[3]_$1N8;
 END;
 SYM AND2 BCD6_SIG_0[3]_$1I31;
   PIN Z0 OUT BCD6_SIG_0[3]_$1N8;
   PIN A0 IN OUT_IN[3]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD6_SIG_0[3]_$1I25;
   PIN Z0 OUT BCD6_SIG_0[3]_$1N6;
   PIN A0 IN BCD6_SIG[3];
   PIN A1 IN BCD6_SIG_0[3]_$1N22;
 END;
 SYM INV BCD5_SIG_0[0]_$1I38;
   PIN ZN0 OUT BCD5_SIG_0[0]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD5_SIG_0[0]_$1I35;
   PIN Z0 OUT BCD5_SIG_0[0]_Z0;
   PIN A0 IN BCD5_SIG_0[0]_$1N6;
   PIN A1 IN BCD5_SIG_0[0]_$1N8;
 END;
 SYM AND2 BCD5_SIG_0[0]_$1I31;
   PIN Z0 OUT BCD5_SIG_0[0]_$1N8;
   PIN A0 IN OUT_IN[0]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD5_SIG_0[0]_$1I25;
   PIN Z0 OUT BCD5_SIG_0[0]_$1N6;
   PIN A0 IN BCD5_SIG[0];
   PIN A1 IN BCD5_SIG_0[0]_$1N22;
 END;
 SYM INV BCD5_SIG_0[1]_$1I38;
   PIN ZN0 OUT BCD5_SIG_0[1]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD5_SIG_0[1]_$1I35;
   PIN Z0 OUT BCD5_SIG_0[1]_Z0;
   PIN A0 IN BCD5_SIG_0[1]_$1N6;
   PIN A1 IN BCD5_SIG_0[1]_$1N8;
 END;
 SYM AND2 BCD5_SIG_0[1]_$1I31;
   PIN Z0 OUT BCD5_SIG_0[1]_$1N8;
   PIN A0 IN OUT_IN[1]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD5_SIG_0[1]_$1I25;
   PIN Z0 OUT BCD5_SIG_0[1]_$1N6;
   PIN A0 IN BCD5_SIG[1];
   PIN A1 IN BCD5_SIG_0[1]_$1N22;
 END;
 SYM INV BCD5_SIG_0[2]_$1I38;
   PIN ZN0 OUT BCD5_SIG_0[2]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD5_SIG_0[2]_$1I35;
   PIN Z0 OUT BCD5_SIG_0[2]_Z0;
   PIN A0 IN BCD5_SIG_0[2]_$1N6;
   PIN A1 IN BCD5_SIG_0[2]_$1N8;
 END;
 SYM AND2 BCD5_SIG_0[2]_$1I31;
   PIN Z0 OUT BCD5_SIG_0[2]_$1N8;
   PIN A0 IN OUT_IN[2]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD5_SIG_0[2]_$1I25;
   PIN Z0 OUT BCD5_SIG_0[2]_$1N6;
   PIN A0 IN BCD5_SIG[2];
   PIN A1 IN BCD5_SIG_0[2]_$1N22;
 END;
 SYM INV BCD5_SIG_0[3]_$1I38;
   PIN ZN0 OUT BCD5_SIG_0[3]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD5_SIG_0[3]_$1I35;
   PIN Z0 OUT BCD5_SIG_0[3]_Z0;
   PIN A0 IN BCD5_SIG_0[3]_$1N6;
   PIN A1 IN BCD5_SIG_0[3]_$1N8;
 END;
 SYM AND2 BCD5_SIG_0[3]_$1I31;
   PIN Z0 OUT BCD5_SIG_0[3]_$1N8;
   PIN A0 IN OUT_IN[3]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD5_SIG_0[3]_$1I25;
   PIN Z0 OUT BCD5_SIG_0[3]_$1N6;
   PIN A0 IN BCD5_SIG[3];
   PIN A1 IN BCD5_SIG_0[3]_$1N22;
 END;
 SYM INV BCD4_SIG_0[0]_$1I38;
   PIN ZN0 OUT BCD4_SIG_0[0]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD4_SIG_0[0]_$1I35;
   PIN Z0 OUT BCD4_SIG_0[0]_Z0;
   PIN A0 IN BCD4_SIG_0[0]_$1N6;
   PIN A1 IN BCD4_SIG_0[0]_$1N8;
 END;
 SYM AND2 BCD4_SIG_0[0]_$1I31;
   PIN Z0 OUT BCD4_SIG_0[0]_$1N8;
   PIN A0 IN OUT_IN[0]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD4_SIG_0[0]_$1I25;
   PIN Z0 OUT BCD4_SIG_0[0]_$1N6;
   PIN A0 IN BCD4_SIG[0];
   PIN A1 IN BCD4_SIG_0[0]_$1N22;
 END;
 SYM INV BCD4_SIG_0[1]_$1I38;
   PIN ZN0 OUT BCD4_SIG_0[1]_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 BCD4_SIG_0[1]_$1I35;
   PIN Z0 OUT BCD4_SIG_0[1]_Z0;
   PIN A0 IN BCD4_SIG_0[1]_$1N6;
   PIN A1 IN BCD4_SIG_0[1]_$1N8;
 END;
 SYM AND2 BCD4_SIG_0[1]_$1I31;
   PIN Z0 OUT BCD4_SIG_0[1]_$1N8;
   PIN A0 IN OUT_IN[1]_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 BCD4_SIG_0[1]_$1I25;
   PIN Z0 OUT BCD4_SIG_0[1]_$1N6;
   PIN A0 IN BCD4_SIG[1];
   PIN A1 IN BCD4_SIG_0[1]_$1N22;
 END;
 SYM INV UQBN_B51;
   PIN ZN0 OUT UQNN_N271;
   PIN A0 IN UQNN_N9;
 END;
 SYM OR2 UQBN_B320;
   PIN Z0 OUT UQNN_N268;
   PIN A0 IN UQNN_N270;
   PIN A1 IN UQNN_N269;
 END;
 SYM AND2 UQBN_B52;
   PIN Z0 OUT UQNN_N269;
   PIN A0 IN UQNN_N272;
   PIN A1 IN UQNN_N9;
 END;
 SYM AND2 UQBN_B321;
   PIN Z0 OUT UQNN_N270;
   PIN A0 IN UQNN_N284;
   PIN A1 IN UQNN_N271;
 END;
 SYM INV UQBN_B58;
   PIN ZN0 OUT UQNN_N275;
   PIN A0 IN UQNN_N10;
 END;
 SYM OR2 UQBN_B322;
   PIN Z0 OUT UQNN_N272;
   PIN A0 IN UQNN_N274;
   PIN A1 IN UQNN_N273;
 END;
 SYM AND2 UQBN_B59;
   PIN Z0 OUT UQNN_N273;
   PIN A0 IN UQNN_N276;
   PIN A1 IN UQNN_N10;
 END;
 SYM AND2 UQBN_B323;
   PIN Z0 OUT UQNN_N274;
   PIN A0 IN UQNN_N280;
   PIN A1 IN UQNN_N275;
 END;
 SYM INV UQBN_B69;
   PIN ZN0 OUT UQNN_N279;
   PIN A0 IN UQNN_N11;
 END;
 SYM OR2 UQBN_B324;
   PIN Z0 OUT UQNN_N276;
   PIN A0 IN UQNN_N278;
   PIN A1 IN UQNN_N277;
 END;
 SYM AND2 UQBN_B70;
   PIN Z0 OUT UQNN_N277;
   PIN A0 IN UQNN_N36;
   PIN A1 IN UQNN_N11;
 END;
 SYM AND2 UQBN_B159;
   PIN Z0 OUT UQNN_N278;
   PIN A0 IN UQNN_N40;
   PIN A1 IN UQNN_N279;
 END;
 SYM INV UQBN_B71;
   PIN ZN0 OUT UQNN_N283;
   PIN A0 IN UQNN_N11;
 END;
 SYM OR2 UQBN_B325;
   PIN Z0 OUT UQNN_N280;
   PIN A0 IN UQNN_N282;
   PIN A1 IN UQNN_N281;
 END;
 SYM AND2 UQBN_B72;
   PIN Z0 OUT UQNN_N281;
   PIN A0 IN UQNN_N38;
   PIN A1 IN UQNN_N11;
 END;
 SYM AND2 UQBN_B165;
   PIN Z0 OUT UQNN_N282;
   PIN A0 IN UQNN_N42;
   PIN A1 IN UQNN_N283;
 END;
 SYM INV UQBN_B60;
   PIN ZN0 OUT UQNN_N287;
   PIN A0 IN UQNN_N10;
 END;
 SYM OR2 UQBN_B326;
   PIN Z0 OUT UQNN_N284;
   PIN A0 IN UQNN_N286;
   PIN A1 IN UQNN_N285;
 END;
 SYM AND2 UQBN_B61;
   PIN Z0 OUT UQNN_N285;
   PIN A0 IN UQNN_N288;
   PIN A1 IN UQNN_N10;
 END;
 SYM AND2 UQBN_B327;
   PIN Z0 OUT UQNN_N286;
   PIN A0 IN UQNN_N292;
   PIN A1 IN UQNN_N287;
 END;
 SYM INV UQBN_B73;
   PIN ZN0 OUT UQNN_N291;
   PIN A0 IN UQNN_N11;
 END;
 SYM OR2 UQBN_B328;
   PIN Z0 OUT UQNN_N288;
   PIN A0 IN UQNN_N290;
   PIN A1 IN UQNN_N289;
 END;
 SYM AND2 UQBN_B74;
   PIN Z0 OUT UQNN_N289;
   PIN A0 IN UQNN_N37;
   PIN A1 IN UQNN_N11;
 END;
 SYM AND2 UQBN_B162;
   PIN Z0 OUT UQNN_N290;
   PIN A0 IN UQNN_N41;
   PIN A1 IN UQNN_N291;
 END;
 SYM INV UQBN_B75;
   PIN ZN0 OUT UQNN_N295;
   PIN A0 IN UQNN_N11;
 END;
 SYM OR2 UQBN_B329;
   PIN Z0 OUT UQNN_N292;
   PIN A0 IN UQNN_N294;
   PIN A1 IN UQNN_N293;
 END;
 SYM AND2 UQBN_B76;
   PIN Z0 OUT UQNN_N293;
   PIN A0 IN UQNN_N39;
   PIN A1 IN UQNN_N11;
 END;
 SYM AND2 UQBN_B168;
   PIN Z0 OUT UQNN_N294;
   PIN A0 IN UQNN_N43;
   PIN A1 IN UQNN_N295;
 END;
 SYM INV OVFL_SIG_0_$1I38;
   PIN ZN0 OUT OVFL_SIG_0_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 OVFL_SIG_0_$1I35;
   PIN Z0 OUT OVFL_SIG_0_Z0;
   PIN A0 IN OVFL_SIG_0_$1N6;
   PIN A1 IN OVFL_SIG_0_$1N8;
 END;
 SYM AND2 OVFL_SIG_0_$1I31;
   PIN Z0 OUT OVFL_SIG_0_$1N8;
   PIN A0 IN OVFL_IN_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 OVFL_SIG_0_$1I25;
   PIN Z0 OUT OVFL_SIG_0_$1N6;
   PIN A0 IN OVFL_SIG;
   PIN A1 IN OVFL_SIG_0_$1N22;
 END;
 SYM INV N_0_$1I38;
   PIN ZN0 OUT N_0_$1N22;
   PIN A0 IN UPDATE_SIG;
 END;
 SYM OR2 N_0_$1I35;
   PIN Z0 OUT N_0_Z0;
   PIN A0 IN N_0_$1N6;
   PIN A1 IN N_0_$1N8;
 END;
 SYM AND2 N_0_$1I31;
   PIN Z0 OUT N_0_$1N8;
   PIN A0 IN DS_IN_Z0;
   PIN A1 IN UPDATE_SIG;
 END;
 SYM AND2 N_0_$1I25;
   PIN Z0 OUT N_0_$1N6;
   PIN A0 IN N;
   PIN A1 IN N_0_$1N22;
 END;
 SYM INV UQBN_B27;
   PIN ZN0 OUT UQNN_N299;
   PIN A0 IN UQNN_N8;
 END;
 SYM OR2 UQBN_B330;
   PIN Z0 OUT UQNN_N296;
   PIN A0 IN UQNN_N298;
   PIN A1 IN UQNN_N297;
 END;
 SYM AND2 UQBN_B28;
   PIN Z0 OUT UQNN_N297;
   PIN A0 IN DATA_TO_MASTER_SIG_3[0]_Z0;
   PIN A1 IN UQNN_N8;
 END;
 SYM AND2 UQBN_B151;
   PIN Z0 OUT UQNN_N298;
   PIN A0 IN UQNN_N36;
   PIN A1 IN UQNN_N299;
 END;
 SYM INV UQBN_B29;
   PIN ZN0 OUT UQNN_N303;
   PIN A0 IN UQNN_N8;
 END;
 SYM OR2 UQBN_B331;
   PIN Z0 OUT UQNN_N300;
   PIN A0 IN UQNN_N302;
   PIN A1 IN UQNN_N301;
 END;
 SYM AND2 UQBN_B30;
   PIN Z0 OUT UQNN_N301;
   PIN A0 IN DATA_TO_MASTER_SIG_3[1]_Z0;
   PIN A1 IN UQNN_N8;
 END;
 SYM AND2 UQBN_B153;
   PIN Z0 OUT UQNN_N302;
   PIN A0 IN UQNN_N37;
   PIN A1 IN UQNN_N303;
 END;
 SYM INV UQBN_B31;
   PIN ZN0 OUT UQNN_N307;
   PIN A0 IN UQNN_N8;
 END;
 SYM OR2 UQBN_B332;
   PIN Z0 OUT UQNN_N304;
   PIN A0 IN UQNN_N306;
   PIN A1 IN UQNN_N305;
 END;
 SYM AND2 UQBN_B32;
   PIN Z0 OUT UQNN_N305;
   PIN A0 IN DATA_TO_MASTER_SIG_3[2]_Z0;
   PIN A1 IN UQNN_N8;
 END;
 SYM AND2 UQBN_B155;
   PIN Z0 OUT UQNN_N306;
   PIN A0 IN UQNN_N38;
   PIN A1 IN UQNN_N307;
 END;
 SYM INV UQBN_B33;
   PIN ZN0 OUT UQNN_N311;
   PIN A0 IN UQNN_N8;
 END;
 SYM OR2 UQBN_B333;
   PIN Z0 OUT UQNN_N308;
   PIN A0 IN UQNN_N310;
   PIN A1 IN UQNN_N309;
 END;
 SYM AND2 UQBN_B34;
   PIN Z0 OUT UQNN_N309;
   PIN A0 IN DATA_TO_MASTER_SIG_3[3]_Z0;
   PIN A1 IN UQNN_N8;
 END;
 SYM AND2 UQBN_B157;
   PIN Z0 OUT UQNN_N310;
   PIN A0 IN UQNN_N39;
   PIN A1 IN UQNN_N311;
 END;
 SYM INV UQBN_B35;
   PIN ZN0 OUT UQNN_N315;
   PIN A0 IN UQNN_N8;
 END;
 SYM OR2 UQBN_B334;
   PIN Z0 OUT UQNN_N312;
   PIN A0 IN UQNN_N314;
   PIN A1 IN UQNN_N313;
 END;
 SYM AND2 UQBN_B36;
   PIN Z0 OUT UQNN_N313;
   PIN A0 IN DATA_TO_MASTER_SIG_3[4]_Z0;
   PIN A1 IN UQNN_N8;
 END;
 SYM AND2 UQBN_B160;
   PIN Z0 OUT UQNN_N314;
   PIN A0 IN UQNN_N40;
   PIN A1 IN UQNN_N315;
 END;
 SYM INV UQBN_B37;
   PIN ZN0 OUT UQNN_N319;
   PIN A0 IN UQNN_N8;
 END;
 SYM OR2 UQBN_B335;
   PIN Z0 OUT UQNN_N316;
   PIN A0 IN UQNN_N318;
   PIN A1 IN UQNN_N317;
 END;
 SYM AND2 UQBN_B38;
   PIN Z0 OUT UQNN_N317;
   PIN A0 IN DATA_TO_MASTER_SIG_3[5]_Z0;
   PIN A1 IN UQNN_N8;
 END;
 SYM AND2 UQBN_B163;
   PIN Z0 OUT UQNN_N318;
   PIN A0 IN UQNN_N41;
   PIN A1 IN UQNN_N319;
 END;
 SYM INV UQBN_B39;
   PIN ZN0 OUT UQNN_N323;
   PIN A0 IN UQNN_N8;
 END;
 SYM OR2 UQBN_B336;
   PIN Z0 OUT UQNN_N320;
   PIN A0 IN UQNN_N322;
   PIN A1 IN UQNN_N321;
 END;
 SYM AND2 UQBN_B40;
   PIN Z0 OUT UQNN_N321;
   PIN A0 IN DATA_TO_MASTER_SIG_3[6]_Z0;
   PIN A1 IN UQNN_N8;
 END;
 SYM AND2 UQBN_B166;
   PIN Z0 OUT UQNN_N322;
   PIN A0 IN UQNN_N42;
   PIN A1 IN UQNN_N323;
 END;
 SYM INV UQBN_B41;
   PIN ZN0 OUT UQNN_N327;
   PIN A0 IN UQNN_N8;
 END;
 SYM OR2 UQBN_B337;
   PIN Z0 OUT UQNN_N324;
   PIN A0 IN UQNN_N326;
   PIN A1 IN UQNN_N325;
 END;
 SYM AND2 UQBN_B42;
   PIN Z0 OUT UQNN_N325;
   PIN A0 IN DATA_TO_MASTER_SIG_3[7]_Z0;
   PIN A1 IN UQNN_N8;
 END;
 SYM AND2 UQBN_B169;
   PIN Z0 OUT UQNN_N326;
   PIN A0 IN UQNN_N43;
   PIN A1 IN UQNN_N327;
 END;
END ;
END ;
