<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Conference Papers<br><br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.islped.org' target=_blank>ISLPED</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Simon Ford, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Way Guard: A Segmented Counting Bloom Filter Approach to Reducing Energy for Set-Associative Caches</b>." In <i>International Symposium on Low Power Electronics and Design</i>, pp.165-170, San Francisco, CA, August, 2009. (<font color=red>Selected as one of seven papers of the conference highlight for publicity and press.</font>)<br>[<a href='/pub/islped09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ce.et.tudelft.nl/FPL/' target=_blank>FPL-07</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Shih-Lien L. Lu and Hsien-Hsin S. Lee. "<b>An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems</b>." In Proceedings of <i>the 17th International Conference on Field Programmable Logic and Applications</i>, Amsterdam, Netherlands, August, 2007. (<font color=red>Nominated for the Best Paper Award.</font>)<br>[<a href='/pub/fpl07.pdf'>pdf</a>] [<a href='/present/fpl07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ssl.snu.ac.kr/~cases2006/' target=_blank>CASES-06</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Mrinmoy Ghosh, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Reducing Energy of Virtual Cache Synonym Lookup using Bloom Filters</b>." In Proceedings of <i>the ACM/IEEE International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.179-189, Seoul, Korea, October, 2006.<br>[<a href='/pub/cases06-1.pdf'>pdf</a>] [<a href='/present/cases06-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ssl.snu.ac.kr/~cases2006/' target=_blank>CASES-06</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan Ballapuram, Kiran Puttaswamy, Gabriel H. Loh, and Hsien-Hsin S. Lee. "<b>Entropy-based Low Power Data TLB Design</b>." In Proceedings of <i>the ACM/IEEE International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.304-311, Seoul, Korea, October, 2006.<br>[<a href='/pub/cases06-2.pdf'>pdf</a>] [<a href='/present/cases06-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://arcs06.cs.uni-frankfurt.de/' target=_blank>ARCS-06</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Efficient System-on-Chip Energy Management with a Segmented Bloom Filter</b>." In Proceedings of <i>the 19th International Conference on Architecture of Computing Systems</i>, pp. 283-297,Frankfurt/Main, Germany, March, 2006.<br>[<a href='/pub/arcs06.pdf'>pdf</a>] [<a href='/present/arcs06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.date-conference.com/' target=_blank>DATE-06</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh. "<b>Microarchitectural Floorplanning Under Performance and Temperature Tradeoff</b>." In Proceedings of <i>the Design, Automation and Test in Europe</i>, pp.1288-1293, Munich, Germany, March, 2006.<br>[<a href='/pub/date06.pdf'>pdf</a>] [<a href='/present/date06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/42nd/index.html' target=_blank>DAC-42</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Daehyun Kim, and Hsien-Hsin S. Lee. "<b>Cache Coherence Support for Non-Shared Bus Architecture on Heterogeneous MP SoCs</b>." In Proceedings of <i>the 42nd Design Automation Conference (DAC-42)</i>, pp.553-558, Anaheim, California, June, 2005.<br>[<a href='/pub/dac05.pdf'>pdf</a>] [<a href='/present/dac05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CASES</span></td><td align='justify'><span class=mars4_>Xiaotong Zhuang, Tao Zhang, Hsien-Hsin S. Lee, and Santosh Pande. "<b>Hardware Assisted Control Flow Obfuscation for Embedded Processors</b>." In Proceedings of <i>the International Conference on Compilers Architecture Synthesis for Embedded Systems</i>, pp.292-302, Washington D.C., September, 2004. (<font color=red>Best Paper Awarded</font>)<br>[<a href='/pub/cases04.pdf'>pdf</a>] [<a href='/present/cases04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>DATE</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Douglas M. Blough, and Hsien-Hsin S. Lee. "<b>Supporting Cache Coherence in Heterogeneous Multiprocessor Systems</b>." In Proceedings of <i>the Design, Automation and Test in Europe Conference</i>, pp.1150-1155, Paris, France, February, 2004.<br>[<a href='/pub/date04.pdf'>pdf</a>] [<a href='/present/date04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CASES</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Gary S. Tyson. "<b>Region-based Caching: an Energy Efficient Memory Architecture for Embedded Processors</b>." In Proceedings of <i>the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.120-127, San Jose, California, November, 2000.<br>[<a href='/pub/cases00.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
