<stg><name>adpcm_main_Pipeline_adpcm_main_label12</name>


<trans_list>

<trans id="147" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="128" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="129" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="130" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="131" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="132" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="133" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="134" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_4 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressed, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_samples, void @empty, i32 0, i32 0, void @empty_7, i32 4294967295, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:3 %store_ln771 = store i13 0, i13 %i_4

]]></Node>
<StgValue><ssdm name="store_ln771"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc:0 %i = load i13 %i_4

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc:1 %icmp_ln778 = icmp_ult  i13 %i, i13 8000

]]></Node>
<StgValue><ssdm name="icmp_ln778"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:2 %br_ln778 = br i1 %icmp_ln778, void %for.inc17.preheader.exitStub, void %for.inc.split

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:0 %zext_ln778 = zext i13 %i

]]></Node>
<StgValue><ssdm name="zext_ln778"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %input_samples_addr = getelementptr i32 %input_samples, i64 0, i64 %zext_ln778

]]></Node>
<StgValue><ssdm name="input_samples_addr"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:5 %input_samples_load = load i13 %input_samples_addr

]]></Node>
<StgValue><ssdm name="input_samples_load"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:6 %or_ln780 = or i13 %i, i13 1

]]></Node>
<StgValue><ssdm name="or_ln780"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="13">
<![CDATA[
for.inc.split:7 %zext_ln780 = zext i13 %or_ln780

]]></Node>
<StgValue><ssdm name="zext_ln780"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:8 %input_samples_addr_1 = getelementptr i32 %input_samples, i64 0, i64 %zext_ln780

]]></Node>
<StgValue><ssdm name="input_samples_addr_1"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:9 %input_samples_load_1 = load i13 %input_samples_addr_1

]]></Node>
<StgValue><ssdm name="input_samples_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:5 %input_samples_load = load i13 %input_samples_addr

]]></Node>
<StgValue><ssdm name="input_samples_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="13">
<![CDATA[
for.inc.split:9 %input_samples_load_1 = load i13 %input_samples_addr_1

]]></Node>
<StgValue><ssdm name="input_samples_load_1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="27" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="49" st_id="3" stage="26" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0">
<![CDATA[
for.inc17.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="50" st_id="4" stage="25" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="51" st_id="5" stage="24" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="52" st_id="6" stage="23" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="53" st_id="7" stage="22" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="54" st_id="8" stage="21" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="55" st_id="9" stage="20" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="56" st_id="10" stage="19" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="57" st_id="11" stage="18" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="58" st_id="12" stage="17" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="59" st_id="13" stage="16" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="60" st_id="14" stage="15" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="61" st_id="15" stage="14" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="62" st_id="16" stage="13" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="63" st_id="17" stage="12" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="64" st_id="18" stage="11" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="65" st_id="19" stage="10" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="66" st_id="20" stage="9" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="67" st_id="21" stage="8" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="68" st_id="22" stage="7" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="69" st_id="23" stage="6" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="70" st_id="24" stage="5" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="71" st_id="25" stage="4" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="72" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="12" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:12 %tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i13.i32.i32, i13 %i, i32 1, i32 12

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="73" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
for.inc.split:16 %add_ln778 = add i13 %i, i13 2

]]></Node>
<StgValue><ssdm name="add_ln778"/></StgValue>
</operation>

<operation id="74" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:17 %store_ln771 = store i13 %add_ln778, i13 %i_4

]]></Node>
<StgValue><ssdm name="store_ln771"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="75" st_id="26" stage="3" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln778" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="27" st_id="28">

<operation id="76" st_id="27" stage="2" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="28" st_id="29">

<operation id="77" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln771 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7

]]></Node>
<StgValue><ssdm name="specpipeline_ln771"/></StgValue>
</operation>

<operation id="78" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.split:2 %speclooptripcount_ln771 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4000, i64 4000, i64 4000

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln771"/></StgValue>
</operation>

<operation id="79" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:3 %specloopname_ln778 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln778"/></StgValue>
</operation>

<operation id="80" st_id="28" stage="1" lat="27">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="31" op_4_bw="16" op_5_bw="31" op_6_bw="15" op_7_bw="15" op_8_bw="6" op_9_bw="6" op_10_bw="6" op_11_bw="16" op_12_bw="15" op_13_bw="13" op_14_bw="12" op_15_bw="32" op_16_bw="32" op_17_bw="31" op_18_bw="16" op_19_bw="31" op_20_bw="15" op_21_bw="15" op_22_bw="15" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="16" op_28_bw="32" op_29_bw="14">
<![CDATA[
for.inc.split:10 %tmp = call i8 @encode, i32 %input_samples_load, i32 %input_samples_load_1, i31 %rlt1, i16 %al1, i31 %rlt2, i15 %al2, i15 %detl, i6 %quant26bt_pos, i6 %quant26bt_neg, i6 %il, i16 %qq4_code4_table, i15 %nbl, i13 %wl_code_table, i12 %ilb_table, i32 %plt1, i32 %plt2, i31 %rh1, i16 %ah1, i31 %rh2, i15 %ah2, i15 %deth, i15 %nbh, i32 %ph1, i32 %ph2, i32 %tqmf, i32 %delay_bpl, i16 %delay_dltx, i32 %delay_bph, i14 %delay_dhx

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="81" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="8">
<![CDATA[
for.inc.split:11 %tmp_cast = zext i8 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="82" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="12">
<![CDATA[
for.inc.split:13 %zext_ln780_1 = zext i12 %tmp_s

]]></Node>
<StgValue><ssdm name="zext_ln780_1"/></StgValue>
</operation>

<operation id="83" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:14 %compressed_addr = getelementptr i32 %compressed, i64 0, i64 %zext_ln780_1

]]></Node>
<StgValue><ssdm name="compressed_addr"/></StgValue>
</operation>

<operation id="84" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
for.inc.split:15 %store_ln780 = store i32 %tmp_cast, i12 %compressed_addr

]]></Node>
<StgValue><ssdm name="store_ln780"/></StgValue>
</operation>

<operation id="85" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:18 %br_ln778 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln778"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
