<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › net › ethernet › intel › ixgbe › ixgbe_type.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ixgbe_type.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*******************************************************************************</span>

<span class="cm">  Intel 10 Gigabit PCI Express Linux driver</span>
<span class="cm">  Copyright(c) 1999 - 2012 Intel Corporation.</span>

<span class="cm">  This program is free software; you can redistribute it and/or modify it</span>
<span class="cm">  under the terms and conditions of the GNU General Public License,</span>
<span class="cm">  version 2, as published by the Free Software Foundation.</span>

<span class="cm">  This program is distributed in the hope it will be useful, but WITHOUT</span>
<span class="cm">  ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</span>
<span class="cm">  FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</span>
<span class="cm">  more details.</span>

<span class="cm">  You should have received a copy of the GNU General Public License along with</span>
<span class="cm">  this program; if not, write to the Free Software Foundation, Inc.,</span>
<span class="cm">  51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.</span>

<span class="cm">  The full GNU General Public License is included in this distribution in</span>
<span class="cm">  the file called &quot;COPYING&quot;.</span>

<span class="cm">  Contact Information:</span>
<span class="cm">  e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</span>
<span class="cm">  Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</span>

<span class="cm">*******************************************************************************/</span>

<span class="cp">#ifndef _IXGBE_TYPE_H_</span>
<span class="cp">#define _IXGBE_TYPE_H_</span>

<span class="cp">#include &lt;linux/types.h&gt;</span>
<span class="cp">#include &lt;linux/mdio.h&gt;</span>
<span class="cp">#include &lt;linux/netdevice.h&gt;</span>

<span class="cm">/* Vendor ID */</span>
<span class="cp">#define IXGBE_INTEL_VENDOR_ID   0x8086</span>

<span class="cm">/* Device IDs */</span>
<span class="cp">#define IXGBE_DEV_ID_82598               0x10B6</span>
<span class="cp">#define IXGBE_DEV_ID_82598_BX            0x1508</span>
<span class="cp">#define IXGBE_DEV_ID_82598AF_DUAL_PORT   0x10C6</span>
<span class="cp">#define IXGBE_DEV_ID_82598AF_SINGLE_PORT 0x10C7</span>
<span class="cp">#define IXGBE_DEV_ID_82598EB_SFP_LOM     0x10DB</span>
<span class="cp">#define IXGBE_DEV_ID_82598AT             0x10C8</span>
<span class="cp">#define IXGBE_DEV_ID_82598AT2            0x150B</span>
<span class="cp">#define IXGBE_DEV_ID_82598EB_CX4         0x10DD</span>
<span class="cp">#define IXGBE_DEV_ID_82598_CX4_DUAL_PORT 0x10EC</span>
<span class="cp">#define IXGBE_DEV_ID_82598_DA_DUAL_PORT  0x10F1</span>
<span class="cp">#define IXGBE_DEV_ID_82598_SR_DUAL_PORT_EM      0x10E1</span>
<span class="cp">#define IXGBE_DEV_ID_82598EB_XF_LR       0x10F4</span>
<span class="cp">#define IXGBE_DEV_ID_82599_KX4           0x10F7</span>
<span class="cp">#define IXGBE_DEV_ID_82599_KX4_MEZZ      0x1514</span>
<span class="cp">#define IXGBE_DEV_ID_82599_KR            0x1517</span>
<span class="cp">#define IXGBE_DEV_ID_82599_T3_LOM        0x151C</span>
<span class="cp">#define IXGBE_DEV_ID_82599_CX4           0x10F9</span>
<span class="cp">#define IXGBE_DEV_ID_82599_SFP           0x10FB</span>
<span class="cp">#define IXGBE_DEV_ID_82599_BACKPLANE_FCOE       0x152a</span>
<span class="cp">#define IXGBE_DEV_ID_82599_SFP_FCOE      0x1529</span>
<span class="cp">#define IXGBE_SUBDEV_ID_82599_SFP        0x11A9</span>
<span class="cp">#define IXGBE_SUBDEV_ID_82599_560FLR     0x17D0</span>
<span class="cp">#define IXGBE_DEV_ID_82599_SFP_EM        0x1507</span>
<span class="cp">#define IXGBE_DEV_ID_82599_SFP_SF2       0x154D</span>
<span class="cp">#define IXGBE_DEV_ID_82599EN_SFP         0x1557</span>
<span class="cp">#define IXGBE_DEV_ID_82599_XAUI_LOM      0x10FC</span>
<span class="cp">#define IXGBE_DEV_ID_82599_COMBO_BACKPLANE 0x10F8</span>
<span class="cp">#define IXGBE_SUBDEV_ID_82599_KX4_KR_MEZZ  0x000C</span>
<span class="cp">#define IXGBE_DEV_ID_82599_LS            0x154F</span>
<span class="cp">#define IXGBE_DEV_ID_X540T               0x1528</span>
<span class="cp">#define IXGBE_DEV_ID_82599_SFP_SF_QP     0x154A</span>

<span class="cm">/* VF Device IDs */</span>
<span class="cp">#define IXGBE_DEV_ID_82599_VF           0x10ED</span>
<span class="cp">#define IXGBE_DEV_ID_X540_VF            0x1515</span>

<span class="cm">/* General Registers */</span>
<span class="cp">#define IXGBE_CTRL      0x00000</span>
<span class="cp">#define IXGBE_STATUS    0x00008</span>
<span class="cp">#define IXGBE_CTRL_EXT  0x00018</span>
<span class="cp">#define IXGBE_ESDP      0x00020</span>
<span class="cp">#define IXGBE_EODSDP    0x00028</span>
<span class="cp">#define IXGBE_I2CCTL    0x00028</span>
<span class="cp">#define IXGBE_LEDCTL    0x00200</span>
<span class="cp">#define IXGBE_FRTIMER   0x00048</span>
<span class="cp">#define IXGBE_TCPTIMER  0x0004C</span>
<span class="cp">#define IXGBE_CORESPARE 0x00600</span>
<span class="cp">#define IXGBE_EXVET     0x05078</span>

<span class="cm">/* NVM Registers */</span>
<span class="cp">#define IXGBE_EEC       0x10010</span>
<span class="cp">#define IXGBE_EERD      0x10014</span>
<span class="cp">#define IXGBE_EEWR      0x10018</span>
<span class="cp">#define IXGBE_FLA       0x1001C</span>
<span class="cp">#define IXGBE_EEMNGCTL  0x10110</span>
<span class="cp">#define IXGBE_EEMNGDATA 0x10114</span>
<span class="cp">#define IXGBE_FLMNGCTL  0x10118</span>
<span class="cp">#define IXGBE_FLMNGDATA 0x1011C</span>
<span class="cp">#define IXGBE_FLMNGCNT  0x10120</span>
<span class="cp">#define IXGBE_FLOP      0x1013C</span>
<span class="cp">#define IXGBE_GRC       0x10200</span>

<span class="cm">/* General Receive Control */</span>
<span class="cp">#define IXGBE_GRC_MNG  0x00000001 </span><span class="cm">/* Manageability Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_GRC_APME 0x00000002 </span><span class="cm">/* APM enabled in EEPROM */</span><span class="cp"></span>

<span class="cp">#define IXGBE_VPDDIAG0  0x10204</span>
<span class="cp">#define IXGBE_VPDDIAG1  0x10208</span>

<span class="cm">/* I2CCTL Bit Masks */</span>
<span class="cp">#define IXGBE_I2C_CLK_IN    0x00000001</span>
<span class="cp">#define IXGBE_I2C_CLK_OUT   0x00000002</span>
<span class="cp">#define IXGBE_I2C_DATA_IN   0x00000004</span>
<span class="cp">#define IXGBE_I2C_DATA_OUT  0x00000008</span>
<span class="cp">#define IXGBE_I2C_CLOCK_STRETCHING_TIMEOUT	500</span>

<span class="cp">#define IXGBE_I2C_THERMAL_SENSOR_ADDR	0xF8</span>
<span class="cp">#define IXGBE_EMC_INTERNAL_DATA		0x00</span>
<span class="cp">#define IXGBE_EMC_INTERNAL_THERM_LIMIT	0x20</span>
<span class="cp">#define IXGBE_EMC_DIODE1_DATA		0x01</span>
<span class="cp">#define IXGBE_EMC_DIODE1_THERM_LIMIT	0x19</span>
<span class="cp">#define IXGBE_EMC_DIODE2_DATA		0x23</span>
<span class="cp">#define IXGBE_EMC_DIODE2_THERM_LIMIT	0x1A</span>

<span class="cp">#define IXGBE_MAX_SENSORS		3</span>

<span class="k">struct</span> <span class="n">ixgbe_thermal_diode_data</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">location</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">temp</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">caution_thresh</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">max_op_thresh</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ixgbe_thermal_sensor_data</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_thermal_diode_data</span> <span class="n">sensor</span><span class="p">[</span><span class="n">IXGBE_MAX_SENSORS</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* Interrupt Registers */</span>
<span class="cp">#define IXGBE_EICR      0x00800</span>
<span class="cp">#define IXGBE_EICS      0x00808</span>
<span class="cp">#define IXGBE_EIMS      0x00880</span>
<span class="cp">#define IXGBE_EIMC      0x00888</span>
<span class="cp">#define IXGBE_EIAC      0x00810</span>
<span class="cp">#define IXGBE_EIAM      0x00890</span>
<span class="cp">#define IXGBE_EICS_EX(_i)   (0x00A90 + (_i) * 4)</span>
<span class="cp">#define IXGBE_EIMS_EX(_i)   (0x00AA0 + (_i) * 4)</span>
<span class="cp">#define IXGBE_EIMC_EX(_i)   (0x00AB0 + (_i) * 4)</span>
<span class="cp">#define IXGBE_EIAM_EX(_i)   (0x00AD0 + (_i) * 4)</span>
<span class="cm">/*</span>
<span class="cm"> * 82598 EITR is 16 bits but set the limits based on the max</span>
<span class="cm"> * supported by all ixgbe hardware.  82599 EITR is only 12 bits,</span>
<span class="cm"> * with the lower 3 always zero.</span>
<span class="cm"> */</span>
<span class="cp">#define IXGBE_MAX_INT_RATE 488281</span>
<span class="cp">#define IXGBE_MIN_INT_RATE 956</span>
<span class="cp">#define IXGBE_MAX_EITR     0x00000FF8</span>
<span class="cp">#define IXGBE_MIN_EITR     8</span>
<span class="cp">#define IXGBE_EITR(_i)  (((_i) &lt;= 23) ? (0x00820 + ((_i) * 4)) : \</span>
<span class="cp">                         (0x012300 + (((_i) - 24) * 4)))</span>
<span class="cp">#define IXGBE_EITR_ITR_INT_MASK 0x00000FF8</span>
<span class="cp">#define IXGBE_EITR_LLI_MOD      0x00008000</span>
<span class="cp">#define IXGBE_EITR_CNT_WDIS     0x80000000</span>
<span class="cp">#define IXGBE_IVAR(_i)  (0x00900 + ((_i) * 4)) </span><span class="cm">/* 24 at 0x900-0x960 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IVAR_MISC 0x00A00 </span><span class="cm">/* misc MSI-X interrupt causes */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EITRSEL   0x00894</span>
<span class="cp">#define IXGBE_MSIXT     0x00000 </span><span class="cm">/* MSI-X Table. 0x0000 - 0x01C */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSIXPBA   0x02000 </span><span class="cm">/* MSI-X Pending bit array */</span><span class="cp"></span>
<span class="cp">#define IXGBE_PBACL(_i) (((_i) == 0) ? (0x11068) : (0x110C0 + ((_i) * 4)))</span>
<span class="cp">#define IXGBE_GPIE      0x00898</span>

<span class="cm">/* Flow Control Registers */</span>
<span class="cp">#define IXGBE_FCADBUL   0x03210</span>
<span class="cp">#define IXGBE_FCADBUH   0x03214</span>
<span class="cp">#define IXGBE_FCAMACL   0x04328</span>
<span class="cp">#define IXGBE_FCAMACH   0x0432C</span>
<span class="cp">#define IXGBE_FCRTH_82599(_i) (0x03260 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRTL_82599(_i) (0x03220 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_PFCTOP    0x03008</span>
<span class="cp">#define IXGBE_FCTTV(_i) (0x03200 + ((_i) * 4)) </span><span class="cm">/* 4 of these (0-3) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRTL(_i) (0x03220 + ((_i) * 8)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRTH(_i) (0x03260 + ((_i) * 8)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRTV     0x032A0</span>
<span class="cp">#define IXGBE_FCCFG     0x03D00</span>
<span class="cp">#define IXGBE_TFCS      0x0CE00</span>

<span class="cm">/* Receive DMA Registers */</span>
<span class="cp">#define IXGBE_RDBAL(_i) (((_i) &lt; 64) ? (0x01000 + ((_i) * 0x40)) : \</span>
<span class="cp">			 (0x0D000 + (((_i) - 64) * 0x40)))</span>
<span class="cp">#define IXGBE_RDBAH(_i) (((_i) &lt; 64) ? (0x01004 + ((_i) * 0x40)) : \</span>
<span class="cp">			 (0x0D004 + (((_i) - 64) * 0x40)))</span>
<span class="cp">#define IXGBE_RDLEN(_i) (((_i) &lt; 64) ? (0x01008 + ((_i) * 0x40)) : \</span>
<span class="cp">			 (0x0D008 + (((_i) - 64) * 0x40)))</span>
<span class="cp">#define IXGBE_RDH(_i)   (((_i) &lt; 64) ? (0x01010 + ((_i) * 0x40)) : \</span>
<span class="cp">			 (0x0D010 + (((_i) - 64) * 0x40)))</span>
<span class="cp">#define IXGBE_RDT(_i)   (((_i) &lt; 64) ? (0x01018 + ((_i) * 0x40)) : \</span>
<span class="cp">			 (0x0D018 + (((_i) - 64) * 0x40)))</span>
<span class="cp">#define IXGBE_RXDCTL(_i) (((_i) &lt; 64) ? (0x01028 + ((_i) * 0x40)) : \</span>
<span class="cp">			 (0x0D028 + (((_i) - 64) * 0x40)))</span>
<span class="cp">#define IXGBE_RSCCTL(_i) (((_i) &lt; 64) ? (0x0102C + ((_i) * 0x40)) : \</span>
<span class="cp">			 (0x0D02C + (((_i) - 64) * 0x40)))</span>
<span class="cp">#define IXGBE_RSCDBU     0x03028</span>
<span class="cp">#define IXGBE_RDDCC      0x02F20</span>
<span class="cp">#define IXGBE_RXMEMWRAP  0x03190</span>
<span class="cp">#define IXGBE_STARCTRL   0x03024</span>
<span class="cm">/*</span>
<span class="cm"> * Split and Replication Receive Control Registers</span>
<span class="cm"> * 00-15 : 0x02100 + n*4</span>
<span class="cm"> * 16-64 : 0x01014 + n*0x40</span>
<span class="cm"> * 64-127: 0x0D014 + (n-64)*0x40</span>
<span class="cm"> */</span>
<span class="cp">#define IXGBE_SRRCTL(_i) (((_i) &lt;= 15) ? (0x02100 + ((_i) * 4)) : \</span>
<span class="cp">                          (((_i) &lt; 64) ? (0x01014 + ((_i) * 0x40)) : \</span>
<span class="cp">			  (0x0D014 + (((_i) - 64) * 0x40))))</span>
<span class="cm">/*</span>
<span class="cm"> * Rx DCA Control Register:</span>
<span class="cm"> * 00-15 : 0x02200 + n*4</span>
<span class="cm"> * 16-64 : 0x0100C + n*0x40</span>
<span class="cm"> * 64-127: 0x0D00C + (n-64)*0x40</span>
<span class="cm"> */</span>
<span class="cp">#define IXGBE_DCA_RXCTRL(_i)    (((_i) &lt;= 15) ? (0x02200 + ((_i) * 4)) : \</span>
<span class="cp">                                 (((_i) &lt; 64) ? (0x0100C + ((_i) * 0x40)) : \</span>
<span class="cp">				 (0x0D00C + (((_i) - 64) * 0x40))))</span>
<span class="cp">#define IXGBE_RDRXCTL           0x02F00</span>
<span class="cp">#define IXGBE_RXPBSIZE(_i)      (0x03C00 + ((_i) * 4))</span>
                                             <span class="cm">/* 8 of these 0x03C00 - 0x03C1C */</span>
<span class="cp">#define IXGBE_RXCTRL    0x03000</span>
<span class="cp">#define IXGBE_DROPEN    0x03D04</span>
<span class="cp">#define IXGBE_RXPBSIZE_SHIFT 10</span>

<span class="cm">/* Receive Registers */</span>
<span class="cp">#define IXGBE_RXCSUM    0x05000</span>
<span class="cp">#define IXGBE_RFCTL     0x05008</span>
<span class="cp">#define IXGBE_DRECCCTL  0x02F08</span>
<span class="cp">#define IXGBE_DRECCCTL_DISABLE 0</span>
<span class="cm">/* Multicast Table Array - 128 entries */</span>
<span class="cp">#define IXGBE_MTA(_i)   (0x05200 + ((_i) * 4))</span>
<span class="cp">#define IXGBE_RAL(_i)   (((_i) &lt;= 15) ? (0x05400 + ((_i) * 8)) : \</span>
<span class="cp">                         (0x0A200 + ((_i) * 8)))</span>
<span class="cp">#define IXGBE_RAH(_i)   (((_i) &lt;= 15) ? (0x05404 + ((_i) * 8)) : \</span>
<span class="cp">                         (0x0A204 + ((_i) * 8)))</span>
<span class="cp">#define IXGBE_MPSAR_LO(_i) (0x0A600 + ((_i) * 8))</span>
<span class="cp">#define IXGBE_MPSAR_HI(_i) (0x0A604 + ((_i) * 8))</span>
<span class="cm">/* Packet split receive type */</span>
<span class="cp">#define IXGBE_PSRTYPE(_i)    (((_i) &lt;= 15) ? (0x05480 + ((_i) * 4)) : \</span>
<span class="cp">                              (0x0EA00 + ((_i) * 4)))</span>
<span class="cm">/* array of 4096 1-bit vlan filters */</span>
<span class="cp">#define IXGBE_VFTA(_i)  (0x0A000 + ((_i) * 4))</span>
<span class="cm">/*array of 4096 4-bit vlan vmdq indices */</span>
<span class="cp">#define IXGBE_VFTAVIND(_j, _i)  (0x0A200 + ((_j) * 0x200) + ((_i) * 4))</span>
<span class="cp">#define IXGBE_FCTRL     0x05080</span>
<span class="cp">#define IXGBE_VLNCTRL   0x05088</span>
<span class="cp">#define IXGBE_MCSTCTRL  0x05090</span>
<span class="cp">#define IXGBE_MRQC      0x05818</span>
<span class="cp">#define IXGBE_SAQF(_i)  (0x0E000 + ((_i) * 4)) </span><span class="cm">/* Source Address Queue Filter */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DAQF(_i)  (0x0E200 + ((_i) * 4)) </span><span class="cm">/* Dest. Address Queue Filter */</span><span class="cp"></span>
<span class="cp">#define IXGBE_SDPQF(_i) (0x0E400 + ((_i) * 4)) </span><span class="cm">/* Src Dest. Addr Queue Filter */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FTQF(_i)  (0x0E600 + ((_i) * 4)) </span><span class="cm">/* Five Tuple Queue Filter */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ETQF(_i)  (0x05128 + ((_i) * 4)) </span><span class="cm">/* EType Queue Filter */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ETQS(_i)  (0x0EC00 + ((_i) * 4)) </span><span class="cm">/* EType Queue Select */</span><span class="cp"></span>
<span class="cp">#define IXGBE_SYNQF     0x0EC30 </span><span class="cm">/* SYN Packet Queue Filter */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RQTC      0x0EC70</span>
<span class="cp">#define IXGBE_MTQC      0x08120</span>
<span class="cp">#define IXGBE_VLVF(_i)  (0x0F100 + ((_i) * 4))  </span><span class="cm">/* 64 of these (0-63) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VLVFB(_i) (0x0F200 + ((_i) * 4))  </span><span class="cm">/* 128 of these (0-127) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VMVIR(_i) (0x08000 + ((_i) * 4))  </span><span class="cm">/* 64 of these (0-63) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VT_CTL         0x051B0</span>
<span class="cp">#define IXGBE_PFMAILBOX(_i)  (0x04B00 + (4 * (_i))) </span><span class="cm">/* 64 total */</span><span class="cp"></span>
<span class="cp">#define IXGBE_PFMBMEM(_i)    (0x13000 + (64 * (_i))) </span><span class="cm">/* 64 Mailboxes, 16 DW each */</span><span class="cp"></span>
<span class="cp">#define IXGBE_PFMBICR(_i)    (0x00710 + (4 * (_i))) </span><span class="cm">/* 4 total */</span><span class="cp"></span>
<span class="cp">#define IXGBE_PFMBIMR(_i)    (0x00720 + (4 * (_i))) </span><span class="cm">/* 4 total */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VFRE(_i)       (0x051E0 + ((_i) * 4))</span>
<span class="cp">#define IXGBE_VFTE(_i)       (0x08110 + ((_i) * 4))</span>
<span class="cp">#define IXGBE_VMECM(_i)      (0x08790 + ((_i) * 4))</span>
<span class="cp">#define IXGBE_QDE            0x2F04</span>
<span class="cp">#define IXGBE_VMTXSW(_i)     (0x05180 + ((_i) * 4)) </span><span class="cm">/* 2 total */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VMOLR(_i)      (0x0F000 + ((_i) * 4)) </span><span class="cm">/* 64 total */</span><span class="cp"></span>
<span class="cp">#define IXGBE_UTA(_i)        (0x0F400 + ((_i) * 4))</span>
<span class="cp">#define IXGBE_MRCTL(_i)      (0x0F600 + ((_i) * 4))</span>
<span class="cp">#define IXGBE_VMRVLAN(_i)    (0x0F610 + ((_i) * 4))</span>
<span class="cp">#define IXGBE_VMRVM(_i)      (0x0F630 + ((_i) * 4))</span>
<span class="cp">#define IXGBE_L34T_IMIR(_i)  (0x0E800 + ((_i) * 4)) </span><span class="cm">/*128 of these (0-127)*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXFECCERR0         0x051B8</span>
<span class="cp">#define IXGBE_LLITHRESH 0x0EC90</span>
<span class="cp">#define IXGBE_IMIR(_i)  (0x05A80 + ((_i) * 4))  </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIREXT(_i)       (0x05AA0 + ((_i) * 4))  </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIRVP    0x05AC0</span>
<span class="cp">#define IXGBE_VMD_CTL   0x0581C</span>
<span class="cp">#define IXGBE_RETA(_i)  (0x05C00 + ((_i) * 4))  </span><span class="cm">/* 32 of these (0-31) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RSSRK(_i) (0x05C80 + ((_i) * 4))  </span><span class="cm">/* 10 of these (0-9) */</span><span class="cp"></span>

<span class="cm">/* Flow Director registers */</span>
<span class="cp">#define IXGBE_FDIRCTRL  0x0EE00</span>
<span class="cp">#define IXGBE_FDIRHKEY  0x0EE68</span>
<span class="cp">#define IXGBE_FDIRSKEY  0x0EE6C</span>
<span class="cp">#define IXGBE_FDIRDIP4M 0x0EE3C</span>
<span class="cp">#define IXGBE_FDIRSIP4M 0x0EE40</span>
<span class="cp">#define IXGBE_FDIRTCPM  0x0EE44</span>
<span class="cp">#define IXGBE_FDIRUDPM  0x0EE48</span>
<span class="cp">#define IXGBE_FDIRIP6M  0x0EE74</span>
<span class="cp">#define IXGBE_FDIRM     0x0EE70</span>

<span class="cm">/* Flow Director Stats registers */</span>
<span class="cp">#define IXGBE_FDIRFREE  0x0EE38</span>
<span class="cp">#define IXGBE_FDIRLEN   0x0EE4C</span>
<span class="cp">#define IXGBE_FDIRUSTAT 0x0EE50</span>
<span class="cp">#define IXGBE_FDIRFSTAT 0x0EE54</span>
<span class="cp">#define IXGBE_FDIRMATCH 0x0EE58</span>
<span class="cp">#define IXGBE_FDIRMISS  0x0EE5C</span>

<span class="cm">/* Flow Director Programming registers */</span>
<span class="cp">#define IXGBE_FDIRSIPv6(_i) (0x0EE0C + ((_i) * 4)) </span><span class="cm">/* 3 of these (0-2) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FDIRIPSA      0x0EE18</span>
<span class="cp">#define IXGBE_FDIRIPDA      0x0EE1C</span>
<span class="cp">#define IXGBE_FDIRPORT      0x0EE20</span>
<span class="cp">#define IXGBE_FDIRVLAN      0x0EE24</span>
<span class="cp">#define IXGBE_FDIRHASH      0x0EE28</span>
<span class="cp">#define IXGBE_FDIRCMD       0x0EE2C</span>

<span class="cm">/* Transmit DMA registers */</span>
<span class="cp">#define IXGBE_TDBAL(_i) (0x06000 + ((_i) * 0x40)) </span><span class="cm">/* 32 of these (0-31)*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_TDBAH(_i) (0x06004 + ((_i) * 0x40))</span>
<span class="cp">#define IXGBE_TDLEN(_i) (0x06008 + ((_i) * 0x40))</span>
<span class="cp">#define IXGBE_TDH(_i)   (0x06010 + ((_i) * 0x40))</span>
<span class="cp">#define IXGBE_TDT(_i)   (0x06018 + ((_i) * 0x40))</span>
<span class="cp">#define IXGBE_TXDCTL(_i) (0x06028 + ((_i) * 0x40))</span>
<span class="cp">#define IXGBE_TDWBAL(_i) (0x06038 + ((_i) * 0x40))</span>
<span class="cp">#define IXGBE_TDWBAH(_i) (0x0603C + ((_i) * 0x40))</span>
<span class="cp">#define IXGBE_DTXCTL    0x07E00</span>

<span class="cp">#define IXGBE_DMATXCTL      0x04A80</span>
<span class="cp">#define IXGBE_PFVFSPOOF(_i) (0x08200 + ((_i) * 4)) </span><span class="cm">/* 8 of these 0 - 7 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_PFDTXGSWC     0x08220</span>
<span class="cp">#define IXGBE_DTXMXSZRQ     0x08100</span>
<span class="cp">#define IXGBE_DTXTCPFLGL    0x04A88</span>
<span class="cp">#define IXGBE_DTXTCPFLGH    0x04A8C</span>
<span class="cp">#define IXGBE_LBDRPEN       0x0CA00</span>
<span class="cp">#define IXGBE_TXPBTHRESH(_i) (0x04950 + ((_i) * 4)) </span><span class="cm">/* 8 of these 0 - 7 */</span><span class="cp"></span>

<span class="cp">#define IXGBE_DMATXCTL_TE       0x1 </span><span class="cm">/* Transmit Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DMATXCTL_NS       0x2 </span><span class="cm">/* No Snoop LSO hdr buffer */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DMATXCTL_GDV      0x8 </span><span class="cm">/* Global Double VLAN */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DMATXCTL_VT_SHIFT 16  </span><span class="cm">/* VLAN EtherType */</span><span class="cp"></span>

<span class="cp">#define IXGBE_PFDTXGSWC_VT_LBEN 0x1 </span><span class="cm">/* Local L2 VT switch enable */</span><span class="cp"></span>

<span class="cm">/* Anti-spoofing defines */</span>
<span class="cp">#define IXGBE_SPOOF_MACAS_MASK          0xFF</span>
<span class="cp">#define IXGBE_SPOOF_VLANAS_MASK         0xFF00</span>
<span class="cp">#define IXGBE_SPOOF_VLANAS_SHIFT        8</span>
<span class="cp">#define IXGBE_PFVFSPOOF_REG_COUNT       8</span>

<span class="cp">#define IXGBE_DCA_TXCTRL(_i)    (0x07200 + ((_i) * 4)) </span><span class="cm">/* 16 of these (0-15) */</span><span class="cp"></span>
<span class="cm">/* Tx DCA Control register : 128 of these (0-127) */</span>
<span class="cp">#define IXGBE_DCA_TXCTRL_82599(_i)  (0x0600C + ((_i) * 0x40))</span>
<span class="cp">#define IXGBE_TIPG      0x0CB00</span>
<span class="cp">#define IXGBE_TXPBSIZE(_i)      (0x0CC00 + ((_i) * 4)) </span><span class="cm">/* 8 of these */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MNGTXMAP  0x0CD10</span>
<span class="cp">#define IXGBE_TIPG_FIBER_DEFAULT 3</span>
<span class="cp">#define IXGBE_TXPBSIZE_SHIFT    10</span>

<span class="cm">/* Wake up registers */</span>
<span class="cp">#define IXGBE_WUC       0x05800</span>
<span class="cp">#define IXGBE_WUFC      0x05808</span>
<span class="cp">#define IXGBE_WUS       0x05810</span>
<span class="cp">#define IXGBE_IPAV      0x05838</span>
<span class="cp">#define IXGBE_IP4AT     0x05840 </span><span class="cm">/* IPv4 table 0x5840-0x5858 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IP6AT     0x05880 </span><span class="cm">/* IPv6 table 0x5880-0x588F */</span><span class="cp"></span>

<span class="cp">#define IXGBE_WUPL      0x05900</span>
<span class="cp">#define IXGBE_WUPM      0x05A00 </span><span class="cm">/* wake up pkt memory 0x5A00-0x5A7C */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FHFT(_n)	(0x09000 + ((_n) * 0x100)) </span><span class="cm">/* Flex host filter table */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FHFT_EXT(_n)	(0x09800 + ((_n) * 0x100)) </span><span class="cm">/* Ext Flexible Host</span>
<span class="cm">							    * Filter Table */</span><span class="cp"></span>

<span class="cp">#define IXGBE_FLEXIBLE_FILTER_COUNT_MAX         4</span>
<span class="cp">#define IXGBE_EXT_FLEXIBLE_FILTER_COUNT_MAX     2</span>

<span class="cm">/* Each Flexible Filter is at most 128 (0x80) bytes in length */</span>
<span class="cp">#define IXGBE_FLEXIBLE_FILTER_SIZE_MAX  128</span>
<span class="cp">#define IXGBE_FHFT_LENGTH_OFFSET        0xFC  </span><span class="cm">/* Length byte in FHFT */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FHFT_LENGTH_MASK          0x0FF </span><span class="cm">/* Length in lower byte */</span><span class="cp"></span>

<span class="cm">/* Definitions for power management and wakeup registers */</span>
<span class="cm">/* Wake Up Control */</span>
<span class="cp">#define IXGBE_WUC_PME_EN     0x00000002 </span><span class="cm">/* PME Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUC_PME_STATUS 0x00000004 </span><span class="cm">/* PME Status */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUC_WKEN       0x00000010 </span><span class="cm">/* Enable PE_WAKE_N pin assertion  */</span><span class="cp"></span>

<span class="cm">/* Wake Up Filter Control */</span>
<span class="cp">#define IXGBE_WUFC_LNKC 0x00000001 </span><span class="cm">/* Link Status Change Wakeup Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_MAG  0x00000002 </span><span class="cm">/* Magic Packet Wakeup Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_EX   0x00000004 </span><span class="cm">/* Directed Exact Wakeup Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_MC   0x00000008 </span><span class="cm">/* Directed Multicast Wakeup Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_BC   0x00000010 </span><span class="cm">/* Broadcast Wakeup Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_ARP  0x00000020 </span><span class="cm">/* ARP Request Packet Wakeup Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_IPV4 0x00000040 </span><span class="cm">/* Directed IPv4 Packet Wakeup Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_IPV6 0x00000080 </span><span class="cm">/* Directed IPv6 Packet Wakeup Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_MNG  0x00000100 </span><span class="cm">/* Directed Mgmt Packet Wakeup Enable */</span><span class="cp"></span>

<span class="cp">#define IXGBE_WUFC_IGNORE_TCO   0x00008000 </span><span class="cm">/* Ignore WakeOn TCO packets */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_FLX0 0x00010000 </span><span class="cm">/* Flexible Filter 0 Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_FLX1 0x00020000 </span><span class="cm">/* Flexible Filter 1 Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_FLX2 0x00040000 </span><span class="cm">/* Flexible Filter 2 Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_FLX3 0x00080000 </span><span class="cm">/* Flexible Filter 3 Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_FLX4 0x00100000 </span><span class="cm">/* Flexible Filter 4 Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_FLX5 0x00200000 </span><span class="cm">/* Flexible Filter 5 Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_FLX_FILTERS     0x000F0000 </span><span class="cm">/* Mask for 4 flex filters */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_EXT_FLX_FILTERS 0x00300000 </span><span class="cm">/* Mask for Ext. flex filters */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_ALL_FILTERS     0x003F00FF </span><span class="cm">/* Mask for all wakeup filters */</span><span class="cp"></span>
<span class="cp">#define IXGBE_WUFC_FLX_OFFSET      16 </span><span class="cm">/* Offset to the Flexible Filters bits */</span><span class="cp"></span>

<span class="cm">/* Wake Up Status */</span>
<span class="cp">#define IXGBE_WUS_LNKC  IXGBE_WUFC_LNKC</span>
<span class="cp">#define IXGBE_WUS_MAG   IXGBE_WUFC_MAG</span>
<span class="cp">#define IXGBE_WUS_EX    IXGBE_WUFC_EX</span>
<span class="cp">#define IXGBE_WUS_MC    IXGBE_WUFC_MC</span>
<span class="cp">#define IXGBE_WUS_BC    IXGBE_WUFC_BC</span>
<span class="cp">#define IXGBE_WUS_ARP   IXGBE_WUFC_ARP</span>
<span class="cp">#define IXGBE_WUS_IPV4  IXGBE_WUFC_IPV4</span>
<span class="cp">#define IXGBE_WUS_IPV6  IXGBE_WUFC_IPV6</span>
<span class="cp">#define IXGBE_WUS_MNG   IXGBE_WUFC_MNG</span>
<span class="cp">#define IXGBE_WUS_FLX0  IXGBE_WUFC_FLX0</span>
<span class="cp">#define IXGBE_WUS_FLX1  IXGBE_WUFC_FLX1</span>
<span class="cp">#define IXGBE_WUS_FLX2  IXGBE_WUFC_FLX2</span>
<span class="cp">#define IXGBE_WUS_FLX3  IXGBE_WUFC_FLX3</span>
<span class="cp">#define IXGBE_WUS_FLX4  IXGBE_WUFC_FLX4</span>
<span class="cp">#define IXGBE_WUS_FLX5  IXGBE_WUFC_FLX5</span>
<span class="cp">#define IXGBE_WUS_FLX_FILTERS  IXGBE_WUFC_FLX_FILTERS</span>

<span class="cm">/* Wake Up Packet Length */</span>
<span class="cp">#define IXGBE_WUPL_LENGTH_MASK 0xFFFF</span>

<span class="cm">/* DCB registers */</span>
<span class="cp">#define MAX_TRAFFIC_CLASS        8</span>
<span class="cp">#define X540_TRAFFIC_CLASS       4</span>
<span class="cp">#define IXGBE_RMCS      0x03D00</span>
<span class="cp">#define IXGBE_DPMCS     0x07F40</span>
<span class="cp">#define IXGBE_PDPMCS    0x0CD00</span>
<span class="cp">#define IXGBE_RUPPBMR   0x050A0</span>
<span class="cp">#define IXGBE_RT2CR(_i) (0x03C20 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RT2SR(_i) (0x03C40 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TDTQ2TCCR(_i)     (0x0602C + ((_i) * 0x40)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TDTQ2TCSR(_i)     (0x0622C + ((_i) * 0x40)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TDPT2TCCR(_i)     (0x0CD20 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TDPT2TCSR(_i)     (0x0CD40 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>


<span class="cm">/* Security Control Registers */</span>
<span class="cp">#define IXGBE_SECTXCTRL         0x08800</span>
<span class="cp">#define IXGBE_SECTXSTAT         0x08804</span>
<span class="cp">#define IXGBE_SECTXBUFFAF       0x08808</span>
<span class="cp">#define IXGBE_SECTXMINIFG       0x08810</span>
<span class="cp">#define IXGBE_SECRXCTRL         0x08D00</span>
<span class="cp">#define IXGBE_SECRXSTAT         0x08D04</span>

<span class="cm">/* Security Bit Fields and Masks */</span>
<span class="cp">#define IXGBE_SECTXCTRL_SECTX_DIS       0x00000001</span>
<span class="cp">#define IXGBE_SECTXCTRL_TX_DIS          0x00000002</span>
<span class="cp">#define IXGBE_SECTXCTRL_STORE_FORWARD   0x00000004</span>

<span class="cp">#define IXGBE_SECTXSTAT_SECTX_RDY       0x00000001</span>
<span class="cp">#define IXGBE_SECTXSTAT_ECC_TXERR       0x00000002</span>

<span class="cp">#define IXGBE_SECRXCTRL_SECRX_DIS       0x00000001</span>
<span class="cp">#define IXGBE_SECRXCTRL_RX_DIS          0x00000002</span>

<span class="cp">#define IXGBE_SECRXSTAT_SECRX_RDY       0x00000001</span>
<span class="cp">#define IXGBE_SECRXSTAT_ECC_RXERR       0x00000002</span>

<span class="cm">/* LinkSec (MacSec) Registers */</span>
<span class="cp">#define IXGBE_LSECTXCAP         0x08A00</span>
<span class="cp">#define IXGBE_LSECRXCAP         0x08F00</span>
<span class="cp">#define IXGBE_LSECTXCTRL        0x08A04</span>
<span class="cp">#define IXGBE_LSECTXSCL         0x08A08 </span><span class="cm">/* SCI Low */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECTXSCH         0x08A0C </span><span class="cm">/* SCI High */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECTXSA          0x08A10</span>
<span class="cp">#define IXGBE_LSECTXPN0         0x08A14</span>
<span class="cp">#define IXGBE_LSECTXPN1         0x08A18</span>
<span class="cp">#define IXGBE_LSECTXKEY0(_n)    (0x08A1C + (4 * (_n))) </span><span class="cm">/* 4 of these (0-3) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECTXKEY1(_n)    (0x08A2C + (4 * (_n))) </span><span class="cm">/* 4 of these (0-3) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXCTRL        0x08F04</span>
<span class="cp">#define IXGBE_LSECRXSCL         0x08F08</span>
<span class="cp">#define IXGBE_LSECRXSCH         0x08F0C</span>
<span class="cp">#define IXGBE_LSECRXSA(_i)      (0x08F10 + (4 * (_i))) </span><span class="cm">/* 2 of these (0-1) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXPN(_i)      (0x08F18 + (4 * (_i))) </span><span class="cm">/* 2 of these (0-1) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXKEY(_n, _m) (0x08F20 + ((0x10 * (_n)) + (4 * (_m))))</span>
<span class="cp">#define IXGBE_LSECTXUT          0x08A3C </span><span class="cm">/* OutPktsUntagged */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECTXPKTE        0x08A40 </span><span class="cm">/* OutPktsEncrypted */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECTXPKTP        0x08A44 </span><span class="cm">/* OutPktsProtected */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECTXOCTE        0x08A48 </span><span class="cm">/* OutOctetsEncrypted */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECTXOCTP        0x08A4C </span><span class="cm">/* OutOctetsProtected */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXUT          0x08F40 </span><span class="cm">/* InPktsUntagged/InPktsNoTag */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXOCTD        0x08F44 </span><span class="cm">/* InOctetsDecrypted */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXOCTV        0x08F48 </span><span class="cm">/* InOctetsValidated */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXBAD         0x08F4C </span><span class="cm">/* InPktsBadTag */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXNOSCI       0x08F50 </span><span class="cm">/* InPktsNoSci */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXUNSCI       0x08F54 </span><span class="cm">/* InPktsUnknownSci */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXUNCH        0x08F58 </span><span class="cm">/* InPktsUnchecked */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXDELAY       0x08F5C </span><span class="cm">/* InPktsDelayed */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXLATE        0x08F60 </span><span class="cm">/* InPktsLate */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXOK(_n)      (0x08F64 + (0x04 * (_n))) </span><span class="cm">/* InPktsOk */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXINV(_n)     (0x08F6C + (0x04 * (_n))) </span><span class="cm">/* InPktsInvalid */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXNV(_n)      (0x08F74 + (0x04 * (_n))) </span><span class="cm">/* InPktsNotValid */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXUNSA        0x08F7C </span><span class="cm">/* InPktsUnusedSa */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSECRXNUSA        0x08F80 </span><span class="cm">/* InPktsNotUsingSa */</span><span class="cp"></span>

<span class="cm">/* LinkSec (MacSec) Bit Fields and Masks */</span>
<span class="cp">#define IXGBE_LSECTXCAP_SUM_MASK        0x00FF0000</span>
<span class="cp">#define IXGBE_LSECTXCAP_SUM_SHIFT       16</span>
<span class="cp">#define IXGBE_LSECRXCAP_SUM_MASK        0x00FF0000</span>
<span class="cp">#define IXGBE_LSECRXCAP_SUM_SHIFT       16</span>

<span class="cp">#define IXGBE_LSECTXCTRL_EN_MASK        0x00000003</span>
<span class="cp">#define IXGBE_LSECTXCTRL_DISABLE        0x0</span>
<span class="cp">#define IXGBE_LSECTXCTRL_AUTH           0x1</span>
<span class="cp">#define IXGBE_LSECTXCTRL_AUTH_ENCRYPT   0x2</span>
<span class="cp">#define IXGBE_LSECTXCTRL_AISCI          0x00000020</span>
<span class="cp">#define IXGBE_LSECTXCTRL_PNTHRSH_MASK   0xFFFFFF00</span>
<span class="cp">#define IXGBE_LSECTXCTRL_RSV_MASK       0x000000D8</span>

<span class="cp">#define IXGBE_LSECRXCTRL_EN_MASK        0x0000000C</span>
<span class="cp">#define IXGBE_LSECRXCTRL_EN_SHIFT       2</span>
<span class="cp">#define IXGBE_LSECRXCTRL_DISABLE        0x0</span>
<span class="cp">#define IXGBE_LSECRXCTRL_CHECK          0x1</span>
<span class="cp">#define IXGBE_LSECRXCTRL_STRICT         0x2</span>
<span class="cp">#define IXGBE_LSECRXCTRL_DROP           0x3</span>
<span class="cp">#define IXGBE_LSECRXCTRL_PLSH           0x00000040</span>
<span class="cp">#define IXGBE_LSECRXCTRL_RP             0x00000080</span>
<span class="cp">#define IXGBE_LSECRXCTRL_RSV_MASK       0xFFFFFF33</span>

<span class="cm">/* IpSec Registers */</span>
<span class="cp">#define IXGBE_IPSTXIDX          0x08900</span>
<span class="cp">#define IXGBE_IPSTXSALT         0x08904</span>
<span class="cp">#define IXGBE_IPSTXKEY(_i)      (0x08908 + (4 * (_i))) </span><span class="cm">/* 4 of these (0-3) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IPSRXIDX          0x08E00</span>
<span class="cp">#define IXGBE_IPSRXIPADDR(_i)   (0x08E04 + (4 * (_i))) </span><span class="cm">/* 4 of these (0-3) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IPSRXSPI          0x08E14</span>
<span class="cp">#define IXGBE_IPSRXIPIDX        0x08E18</span>
<span class="cp">#define IXGBE_IPSRXKEY(_i)      (0x08E1C + (4 * (_i))) </span><span class="cm">/* 4 of these (0-3) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IPSRXSALT         0x08E2C</span>
<span class="cp">#define IXGBE_IPSRXMOD          0x08E30</span>

<span class="cp">#define IXGBE_SECTXCTRL_STORE_FORWARD_ENABLE    0x4</span>

<span class="cm">/* DCB registers */</span>
<span class="cp">#define IXGBE_RTRPCS      0x02430</span>
<span class="cp">#define IXGBE_RTTDCS      0x04900</span>
<span class="cp">#define IXGBE_RTTDCS_ARBDIS     0x00000040 </span><span class="cm">/* DCB arbiter disable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RTTPCS      0x0CD00</span>
<span class="cp">#define IXGBE_RTRUP2TC    0x03020</span>
<span class="cp">#define IXGBE_RTTUP2TC    0x0C800</span>
<span class="cp">#define IXGBE_RTRPT4C(_i) (0x02140 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXLLQ(_i)   (0x082E0 + ((_i) * 4)) </span><span class="cm">/* 4 of these (0-3) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RTRPT4S(_i) (0x02160 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RTTDT2C(_i) (0x04910 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RTTDT2S(_i) (0x04930 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RTTPT2C(_i) (0x0CD20 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RTTPT2S(_i) (0x0CD40 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RTTDQSEL    0x04904</span>
<span class="cp">#define IXGBE_RTTDT1C     0x04908</span>
<span class="cp">#define IXGBE_RTTDT1S     0x0490C</span>
<span class="cp">#define IXGBE_RTTDTECC    0x04990</span>
<span class="cp">#define IXGBE_RTTDTECC_NO_BCN   0x00000100</span>
<span class="cp">#define IXGBE_RTTBCNRC    0x04984</span>
<span class="cp">#define IXGBE_RTTBCNRC_RS_ENA	0x80000000</span>
<span class="cp">#define IXGBE_RTTBCNRC_RF_DEC_MASK	0x00003FFF</span>
<span class="cp">#define IXGBE_RTTBCNRC_RF_INT_SHIFT	14</span>
<span class="cp">#define IXGBE_RTTBCNRC_RF_INT_MASK	\</span>
<span class="cp">	(IXGBE_RTTBCNRC_RF_DEC_MASK &lt;&lt; IXGBE_RTTBCNRC_RF_INT_SHIFT)</span>
<span class="cp">#define IXGBE_RTTBCNRM    0x04980</span>

<span class="cm">/* FCoE DMA Context Registers */</span>
<span class="cp">#define IXGBE_FCPTRL    0x02410 </span><span class="cm">/* FC User Desc. PTR Low */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCPTRH    0x02414 </span><span class="cm">/* FC USer Desc. PTR High */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCBUFF    0x02418 </span><span class="cm">/* FC Buffer Control */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCDMARW   0x02420 </span><span class="cm">/* FC Receive DMA RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCINVST0  0x03FC0 </span><span class="cm">/* FC Invalid DMA Context Status Reg 0 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCINVST(_i)       (IXGBE_FCINVST0 + ((_i) * 4))</span>
<span class="cp">#define IXGBE_FCBUFF_VALID      (1 &lt;&lt; 0)   </span><span class="cm">/* DMA Context Valid */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCBUFF_BUFFSIZE   (3 &lt;&lt; 3)   </span><span class="cm">/* User Buffer Size */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCBUFF_WRCONTX    (1 &lt;&lt; 7)   </span><span class="cm">/* 0: Initiator, 1: Target */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCBUFF_BUFFCNT    0x0000ff00 </span><span class="cm">/* Number of User Buffers */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCBUFF_OFFSET     0xffff0000 </span><span class="cm">/* User Buffer Offset */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCBUFF_BUFFSIZE_SHIFT  3</span>
<span class="cp">#define IXGBE_FCBUFF_BUFFCNT_SHIFT   8</span>
<span class="cp">#define IXGBE_FCBUFF_OFFSET_SHIFT    16</span>
<span class="cp">#define IXGBE_FCDMARW_WE        (1 &lt;&lt; 14)   </span><span class="cm">/* Write enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCDMARW_RE        (1 &lt;&lt; 15)   </span><span class="cm">/* Read enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCDMARW_FCOESEL   0x000001ff  </span><span class="cm">/* FC X_ID: 11 bits */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCDMARW_LASTSIZE  0xffff0000  </span><span class="cm">/* Last User Buffer Size */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCDMARW_LASTSIZE_SHIFT 16</span>

<span class="cm">/* FCoE SOF/EOF */</span>
<span class="cp">#define IXGBE_TEOFF     0x04A94 </span><span class="cm">/* Tx FC EOF */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TSOFF     0x04A98 </span><span class="cm">/* Tx FC SOF */</span><span class="cp"></span>
<span class="cp">#define IXGBE_REOFF     0x05158 </span><span class="cm">/* Rx FC EOF */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RSOFF     0x051F8 </span><span class="cm">/* Rx FC SOF */</span><span class="cp"></span>
<span class="cm">/* FCoE Filter Context Registers */</span>
<span class="cp">#define IXGBE_FCFLT     0x05108 </span><span class="cm">/* FC FLT Context */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCFLTRW   0x05110 </span><span class="cm">/* FC Filter RW Control */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCPARAM   0x051d8 </span><span class="cm">/* FC Offset Parameter */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCFLT_VALID       (1 &lt;&lt; 0)   </span><span class="cm">/* Filter Context Valid */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCFLT_FIRST       (1 &lt;&lt; 1)   </span><span class="cm">/* Filter First */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCFLT_SEQID       0x00ff0000 </span><span class="cm">/* Sequence ID */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCFLT_SEQCNT      0xff000000 </span><span class="cm">/* Sequence Count */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCFLTRW_RVALDT    (1 &lt;&lt; 13)  </span><span class="cm">/* Fast Re-Validation */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCFLTRW_WE        (1 &lt;&lt; 14)  </span><span class="cm">/* Write Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCFLTRW_RE        (1 &lt;&lt; 15)  </span><span class="cm">/* Read Enable */</span><span class="cp"></span>
<span class="cm">/* FCoE Receive Control */</span>
<span class="cp">#define IXGBE_FCRXCTRL  0x05100 </span><span class="cm">/* FC Receive Control */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRXCTRL_FCOELLI  (1 &lt;&lt; 0)   </span><span class="cm">/* Low latency interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRXCTRL_SAVBAD   (1 &lt;&lt; 1)   </span><span class="cm">/* Save Bad Frames */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRXCTRL_FRSTRDH  (1 &lt;&lt; 2)   </span><span class="cm">/* EN 1st Read Header */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRXCTRL_LASTSEQH (1 &lt;&lt; 3)   </span><span class="cm">/* EN Last Header in Seq */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRXCTRL_ALLH     (1 &lt;&lt; 4)   </span><span class="cm">/* EN All Headers */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRXCTRL_FRSTSEQH (1 &lt;&lt; 5)   </span><span class="cm">/* EN 1st Seq. Header */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRXCTRL_ICRC     (1 &lt;&lt; 6)   </span><span class="cm">/* Ignore Bad FC CRC */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRXCTRL_FCCRCBO  (1 &lt;&lt; 7)   </span><span class="cm">/* FC CRC Byte Ordering */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRXCTRL_FCOEVER  0x00000f00 </span><span class="cm">/* FCoE Version: 4 bits */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRXCTRL_FCOEVER_SHIFT 8</span>
<span class="cm">/* FCoE Redirection */</span>
<span class="cp">#define IXGBE_FCRECTL   0x0ED00 </span><span class="cm">/* FC Redirection Control */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRETA0   0x0ED10 </span><span class="cm">/* FC Redirection Table 0 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRETA(_i)        (IXGBE_FCRETA0 + ((_i) * 4)) </span><span class="cm">/* FCoE Redir */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRECTL_ENA       0x1        </span><span class="cm">/* FCoE Redir Table Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRETA_SIZE       8          </span><span class="cm">/* Max entries in FCRETA */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRETA_ENTRY_MASK 0x0000007f </span><span class="cm">/* 7 bits for the queue index */</span><span class="cp"></span>

<span class="cm">/* Stats registers */</span>
<span class="cp">#define IXGBE_CRCERRS   0x04000</span>
<span class="cp">#define IXGBE_ILLERRC   0x04004</span>
<span class="cp">#define IXGBE_ERRBC     0x04008</span>
<span class="cp">#define IXGBE_MSPDC     0x04010</span>
<span class="cp">#define IXGBE_MPC(_i)   (0x03FA0 + ((_i) * 4)) </span><span class="cm">/* 8 of these 3FA0-3FBC*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_MLFC      0x04034</span>
<span class="cp">#define IXGBE_MRFC      0x04038</span>
<span class="cp">#define IXGBE_RLEC      0x04040</span>
<span class="cp">#define IXGBE_LXONTXC   0x03F60</span>
<span class="cp">#define IXGBE_LXONRXC   0x0CF60</span>
<span class="cp">#define IXGBE_LXOFFTXC  0x03F68</span>
<span class="cp">#define IXGBE_LXOFFRXC  0x0CF68</span>
<span class="cp">#define IXGBE_LXONRXCNT 0x041A4</span>
<span class="cp">#define IXGBE_LXOFFRXCNT 0x041A8</span>
<span class="cp">#define IXGBE_PXONRXCNT(_i)     (0x04140 + ((_i) * 4)) </span><span class="cm">/* 8 of these */</span><span class="cp"></span>
<span class="cp">#define IXGBE_PXOFFRXCNT(_i)    (0x04160 + ((_i) * 4)) </span><span class="cm">/* 8 of these */</span><span class="cp"></span>
<span class="cp">#define IXGBE_PXON2OFFCNT(_i)   (0x03240 + ((_i) * 4)) </span><span class="cm">/* 8 of these */</span><span class="cp"></span>
<span class="cp">#define IXGBE_PXONTXC(_i)       (0x03F00 + ((_i) * 4)) </span><span class="cm">/* 8 of these 3F00-3F1C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_PXONRXC(_i)       (0x0CF00 + ((_i) * 4)) </span><span class="cm">/* 8 of these CF00-CF1C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_PXOFFTXC(_i)      (0x03F20 + ((_i) * 4)) </span><span class="cm">/* 8 of these 3F20-3F3C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_PXOFFRXC(_i)      (0x0CF20 + ((_i) * 4)) </span><span class="cm">/* 8 of these CF20-CF3C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_PRC64     0x0405C</span>
<span class="cp">#define IXGBE_PRC127    0x04060</span>
<span class="cp">#define IXGBE_PRC255    0x04064</span>
<span class="cp">#define IXGBE_PRC511    0x04068</span>
<span class="cp">#define IXGBE_PRC1023   0x0406C</span>
<span class="cp">#define IXGBE_PRC1522   0x04070</span>
<span class="cp">#define IXGBE_GPRC      0x04074</span>
<span class="cp">#define IXGBE_BPRC      0x04078</span>
<span class="cp">#define IXGBE_MPRC      0x0407C</span>
<span class="cp">#define IXGBE_GPTC      0x04080</span>
<span class="cp">#define IXGBE_GORCL     0x04088</span>
<span class="cp">#define IXGBE_GORCH     0x0408C</span>
<span class="cp">#define IXGBE_GOTCL     0x04090</span>
<span class="cp">#define IXGBE_GOTCH     0x04094</span>
<span class="cp">#define IXGBE_RNBC(_i)  (0x03FC0 + ((_i) * 4)) </span><span class="cm">/* 8 of these 3FC0-3FDC*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_RUC       0x040A4</span>
<span class="cp">#define IXGBE_RFC       0x040A8</span>
<span class="cp">#define IXGBE_ROC       0x040AC</span>
<span class="cp">#define IXGBE_RJC       0x040B0</span>
<span class="cp">#define IXGBE_MNGPRC    0x040B4</span>
<span class="cp">#define IXGBE_MNGPDC    0x040B8</span>
<span class="cp">#define IXGBE_MNGPTC    0x0CF90</span>
<span class="cp">#define IXGBE_TORL      0x040C0</span>
<span class="cp">#define IXGBE_TORH      0x040C4</span>
<span class="cp">#define IXGBE_TPR       0x040D0</span>
<span class="cp">#define IXGBE_TPT       0x040D4</span>
<span class="cp">#define IXGBE_PTC64     0x040D8</span>
<span class="cp">#define IXGBE_PTC127    0x040DC</span>
<span class="cp">#define IXGBE_PTC255    0x040E0</span>
<span class="cp">#define IXGBE_PTC511    0x040E4</span>
<span class="cp">#define IXGBE_PTC1023   0x040E8</span>
<span class="cp">#define IXGBE_PTC1522   0x040EC</span>
<span class="cp">#define IXGBE_MPTC      0x040F0</span>
<span class="cp">#define IXGBE_BPTC      0x040F4</span>
<span class="cp">#define IXGBE_XEC       0x04120</span>
<span class="cp">#define IXGBE_SSVPC     0x08780</span>

<span class="cp">#define IXGBE_RQSMR(_i) (0x02300 + ((_i) * 4))</span>
<span class="cp">#define IXGBE_TQSMR(_i) (((_i) &lt;= 7) ? (0x07300 + ((_i) * 4)) : \</span>
<span class="cp">                         (0x08600 + ((_i) * 4)))</span>
<span class="cp">#define IXGBE_TQSM(_i)  (0x08600 + ((_i) * 4))</span>

<span class="cp">#define IXGBE_QPRC(_i) (0x01030 + ((_i) * 0x40)) </span><span class="cm">/* 16 of these */</span><span class="cp"></span>
<span class="cp">#define IXGBE_QPTC(_i) (0x06030 + ((_i) * 0x40)) </span><span class="cm">/* 16 of these */</span><span class="cp"></span>
<span class="cp">#define IXGBE_QBRC(_i) (0x01034 + ((_i) * 0x40)) </span><span class="cm">/* 16 of these */</span><span class="cp"></span>
<span class="cp">#define IXGBE_QBTC(_i) (0x06034 + ((_i) * 0x40)) </span><span class="cm">/* 16 of these */</span><span class="cp"></span>
<span class="cp">#define IXGBE_QBRC_L(_i) (0x01034 + ((_i) * 0x40)) </span><span class="cm">/* 16 of these */</span><span class="cp"></span>
<span class="cp">#define IXGBE_QBRC_H(_i) (0x01038 + ((_i) * 0x40)) </span><span class="cm">/* 16 of these */</span><span class="cp"></span>
<span class="cp">#define IXGBE_QPRDC(_i) (0x01430 + ((_i) * 0x40)) </span><span class="cm">/* 16 of these */</span><span class="cp"></span>
<span class="cp">#define IXGBE_QBTC_L(_i) (0x08700 + ((_i) * 0x8)) </span><span class="cm">/* 16 of these */</span><span class="cp"></span>
<span class="cp">#define IXGBE_QBTC_H(_i) (0x08704 + ((_i) * 0x8)) </span><span class="cm">/* 16 of these */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCCRC     0x05118 </span><span class="cm">/* Count of Good Eth CRC w/ Bad FC CRC */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCOERPDC  0x0241C </span><span class="cm">/* FCoE Rx Packets Dropped Count */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCLAST    0x02424 </span><span class="cm">/* FCoE Last Error Count */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCOEPRC   0x02428 </span><span class="cm">/* Number of FCoE Packets Received */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCOEDWRC  0x0242C </span><span class="cm">/* Number of FCoE DWords Received */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCOEPTC   0x08784 </span><span class="cm">/* Number of FCoE Packets Transmitted */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCOEDWTC  0x08788 </span><span class="cm">/* Number of FCoE DWords Transmitted */</span><span class="cp"></span>
<span class="cp">#define IXGBE_O2BGPTC   0x041C4</span>
<span class="cp">#define IXGBE_O2BSPC    0x087B0</span>
<span class="cp">#define IXGBE_B2OSPC    0x041C0</span>
<span class="cp">#define IXGBE_B2OGPRC   0x02F90</span>
<span class="cp">#define IXGBE_PCRC8ECL  0x0E810</span>
<span class="cp">#define IXGBE_PCRC8ECH  0x0E811</span>
<span class="cp">#define IXGBE_PCRC8ECH_MASK     0x1F</span>
<span class="cp">#define IXGBE_LDPCECL   0x0E820</span>
<span class="cp">#define IXGBE_LDPCECH   0x0E821</span>

<span class="cm">/* Management */</span>
<span class="cp">#define IXGBE_MAVTV(_i) (0x05010 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MFUTP(_i) (0x05030 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MANC      0x05820</span>
<span class="cp">#define IXGBE_MFVAL     0x05824</span>
<span class="cp">#define IXGBE_MANC2H    0x05860</span>
<span class="cp">#define IXGBE_MDEF(_i)  (0x05890 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MIPAF     0x058B0</span>
<span class="cp">#define IXGBE_MMAL(_i)  (0x05910 + ((_i) * 8)) </span><span class="cm">/* 4 of these (0-3) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MMAH(_i)  (0x05914 + ((_i) * 8)) </span><span class="cm">/* 4 of these (0-3) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FTFT      0x09400 </span><span class="cm">/* 0x9400-0x97FC */</span><span class="cp"></span>
<span class="cp">#define IXGBE_METF(_i)  (0x05190 + ((_i) * 4)) </span><span class="cm">/* 4 of these (0-3) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MDEF_EXT(_i) (0x05160 + ((_i) * 4)) </span><span class="cm">/* 8 of these (0-7) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_LSWFW     0x15014</span>

<span class="cm">/* ARC Subsystem registers */</span>
<span class="cp">#define IXGBE_HICR      0x15F00</span>
<span class="cp">#define IXGBE_FWSTS     0x15F0C</span>
<span class="cp">#define IXGBE_HSMC0R    0x15F04</span>
<span class="cp">#define IXGBE_HSMC1R    0x15F08</span>
<span class="cp">#define IXGBE_SWSR      0x15F10</span>
<span class="cp">#define IXGBE_HFDR      0x15FE8</span>
<span class="cp">#define IXGBE_FLEX_MNG  0x15800 </span><span class="cm">/* 0x15800 - 0x15EFC */</span><span class="cp"></span>

<span class="cp">#define IXGBE_HICR_EN              0x01  </span><span class="cm">/* Enable bit - RO */</span><span class="cp"></span>
<span class="cm">/* Driver sets this bit when done to put command in RAM */</span>
<span class="cp">#define IXGBE_HICR_C               0x02</span>
<span class="cp">#define IXGBE_HICR_SV              0x04  </span><span class="cm">/* Status Validity */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HICR_FW_RESET_ENABLE 0x40</span>
<span class="cp">#define IXGBE_HICR_FW_RESET        0x80</span>

<span class="cm">/* PCI-E registers */</span>
<span class="cp">#define IXGBE_GCR       0x11000</span>
<span class="cp">#define IXGBE_GTV       0x11004</span>
<span class="cp">#define IXGBE_FUNCTAG   0x11008</span>
<span class="cp">#define IXGBE_GLT       0x1100C</span>
<span class="cp">#define IXGBE_GSCL_1    0x11010</span>
<span class="cp">#define IXGBE_GSCL_2    0x11014</span>
<span class="cp">#define IXGBE_GSCL_3    0x11018</span>
<span class="cp">#define IXGBE_GSCL_4    0x1101C</span>
<span class="cp">#define IXGBE_GSCN_0    0x11020</span>
<span class="cp">#define IXGBE_GSCN_1    0x11024</span>
<span class="cp">#define IXGBE_GSCN_2    0x11028</span>
<span class="cp">#define IXGBE_GSCN_3    0x1102C</span>
<span class="cp">#define IXGBE_FACTPS    0x10150</span>
<span class="cp">#define IXGBE_PCIEANACTL  0x11040</span>
<span class="cp">#define IXGBE_SWSM      0x10140</span>
<span class="cp">#define IXGBE_FWSM      0x10148</span>
<span class="cp">#define IXGBE_GSSR      0x10160</span>
<span class="cp">#define IXGBE_MREVID    0x11064</span>
<span class="cp">#define IXGBE_DCA_ID    0x11070</span>
<span class="cp">#define IXGBE_DCA_CTRL  0x11074</span>
<span class="cp">#define IXGBE_SWFW_SYNC IXGBE_GSSR</span>

<span class="cm">/* PCIe registers 82599-specific */</span>
<span class="cp">#define IXGBE_GCR_EXT           0x11050</span>
<span class="cp">#define IXGBE_GSCL_5_82599      0x11030</span>
<span class="cp">#define IXGBE_GSCL_6_82599      0x11034</span>
<span class="cp">#define IXGBE_GSCL_7_82599      0x11038</span>
<span class="cp">#define IXGBE_GSCL_8_82599      0x1103C</span>
<span class="cp">#define IXGBE_PHYADR_82599      0x11040</span>
<span class="cp">#define IXGBE_PHYDAT_82599      0x11044</span>
<span class="cp">#define IXGBE_PHYCTL_82599      0x11048</span>
<span class="cp">#define IXGBE_PBACLR_82599      0x11068</span>
<span class="cp">#define IXGBE_CIAA_82599        0x11088</span>
<span class="cp">#define IXGBE_CIAD_82599        0x1108C</span>
<span class="cp">#define IXGBE_PICAUSE           0x110B0</span>
<span class="cp">#define IXGBE_PIENA             0x110B8</span>
<span class="cp">#define IXGBE_CDQ_MBR_82599     0x110B4</span>
<span class="cp">#define IXGBE_PCIESPARE         0x110BC</span>
<span class="cp">#define IXGBE_MISC_REG_82599    0x110F0</span>
<span class="cp">#define IXGBE_ECC_CTRL_0_82599  0x11100</span>
<span class="cp">#define IXGBE_ECC_CTRL_1_82599  0x11104</span>
<span class="cp">#define IXGBE_ECC_STATUS_82599  0x110E0</span>
<span class="cp">#define IXGBE_BAR_CTRL_82599    0x110F4</span>

<span class="cm">/* PCI Express Control */</span>
<span class="cp">#define IXGBE_GCR_CMPL_TMOUT_MASK       0x0000F000</span>
<span class="cp">#define IXGBE_GCR_CMPL_TMOUT_10ms       0x00001000</span>
<span class="cp">#define IXGBE_GCR_CMPL_TMOUT_RESEND     0x00010000</span>
<span class="cp">#define IXGBE_GCR_CAP_VER2              0x00040000</span>

<span class="cp">#define IXGBE_GCR_EXT_MSIX_EN           0x80000000</span>
<span class="cp">#define IXGBE_GCR_EXT_BUFFERS_CLEAR     0x40000000</span>
<span class="cp">#define IXGBE_GCR_EXT_VT_MODE_16        0x00000001</span>
<span class="cp">#define IXGBE_GCR_EXT_VT_MODE_32        0x00000002</span>
<span class="cp">#define IXGBE_GCR_EXT_VT_MODE_64        0x00000003</span>
<span class="cp">#define IXGBE_GCR_EXT_SRIOV             (IXGBE_GCR_EXT_MSIX_EN | \</span>
<span class="cp">                                         IXGBE_GCR_EXT_VT_MODE_64)</span>

<span class="cm">/* Time Sync Registers */</span>
<span class="cp">#define IXGBE_TSYNCRXCTL 0x05188 </span><span class="cm">/* Rx Time Sync Control register - RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TSYNCTXCTL 0x08C00 </span><span class="cm">/* Tx Time Sync Control register - RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXSTMPL    0x051E8 </span><span class="cm">/* Rx timestamp Low - RO */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXSTMPH    0x051A4 </span><span class="cm">/* Rx timestamp High - RO */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXSATRL    0x051A0 </span><span class="cm">/* Rx timestamp attribute low - RO */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXSATRH    0x051A8 </span><span class="cm">/* Rx timestamp attribute high - RO */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXMTRL     0x05120 </span><span class="cm">/* RX message type register low - RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXSTMPL    0x08C04 </span><span class="cm">/* Tx timestamp value Low - RO */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXSTMPH    0x08C08 </span><span class="cm">/* Tx timestamp value High - RO */</span><span class="cp"></span>
<span class="cp">#define IXGBE_SYSTIML    0x08C0C </span><span class="cm">/* System time register Low - RO */</span><span class="cp"></span>
<span class="cp">#define IXGBE_SYSTIMH    0x08C10 </span><span class="cm">/* System time register High - RO */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TIMINCA    0x08C14 </span><span class="cm">/* Increment attributes register - RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TIMADJL    0x08C18 </span><span class="cm">/* Time Adjustment Offset register Low - RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TIMADJH    0x08C1C </span><span class="cm">/* Time Adjustment Offset register High - RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TSAUXC     0x08C20 </span><span class="cm">/* TimeSync Auxiliary Control register - RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TRGTTIML0  0x08C24 </span><span class="cm">/* Target Time Register 0 Low - RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TRGTTIMH0  0x08C28 </span><span class="cm">/* Target Time Register 0 High - RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TRGTTIML1  0x08C2C </span><span class="cm">/* Target Time Register 1 Low - RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TRGTTIMH1  0x08C30 </span><span class="cm">/* Target Time Register 1 High - RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_CLKTIML    0x08C34 </span><span class="cm">/* Clock Out Time Register Low - RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_CLKTIMH    0x08C38 </span><span class="cm">/* Clock Out Time Register High - RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FREQOUT0   0x08C34 </span><span class="cm">/* Frequency Out 0 Control register - RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FREQOUT1   0x08C38 </span><span class="cm">/* Frequency Out 1 Control register - RW */</span><span class="cp"></span>
<span class="cp">#define IXGBE_AUXSTMPL0  0x08C3C </span><span class="cm">/* Auxiliary Time Stamp 0 register Low - RO */</span><span class="cp"></span>
<span class="cp">#define IXGBE_AUXSTMPH0  0x08C40 </span><span class="cm">/* Auxiliary Time Stamp 0 register High - RO */</span><span class="cp"></span>
<span class="cp">#define IXGBE_AUXSTMPL1  0x08C44 </span><span class="cm">/* Auxiliary Time Stamp 1 register Low - RO */</span><span class="cp"></span>
<span class="cp">#define IXGBE_AUXSTMPH1  0x08C48 </span><span class="cm">/* Auxiliary Time Stamp 1 register High - RO */</span><span class="cp"></span>

<span class="cm">/* Diagnostic Registers */</span>
<span class="cp">#define IXGBE_RDSTATCTL   0x02C20</span>
<span class="cp">#define IXGBE_RDSTAT(_i)  (0x02C00 + ((_i) * 4)) </span><span class="cm">/* 0x02C00-0x02C1C */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RDHMPN      0x02F08</span>
<span class="cp">#define IXGBE_RIC_DW(_i)  (0x02F10 + ((_i) * 4))</span>
<span class="cp">#define IXGBE_RDPROBE     0x02F20</span>
<span class="cp">#define IXGBE_RDMAM       0x02F30</span>
<span class="cp">#define IXGBE_RDMAD       0x02F34</span>
<span class="cp">#define IXGBE_TDSTATCTL   0x07C20</span>
<span class="cp">#define IXGBE_TDSTAT(_i)  (0x07C00 + ((_i) * 4)) </span><span class="cm">/* 0x07C00 - 0x07C1C */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TDHMPN      0x07F08</span>
<span class="cp">#define IXGBE_TDHMPN2     0x082FC</span>
<span class="cp">#define IXGBE_TXDESCIC    0x082CC</span>
<span class="cp">#define IXGBE_TIC_DW(_i)  (0x07F10 + ((_i) * 4))</span>
<span class="cp">#define IXGBE_TIC_DW2(_i) (0x082B0 + ((_i) * 4))</span>
<span class="cp">#define IXGBE_TDPROBE     0x07F20</span>
<span class="cp">#define IXGBE_TXBUFCTRL   0x0C600</span>
<span class="cp">#define IXGBE_TXBUFDATA0  0x0C610</span>
<span class="cp">#define IXGBE_TXBUFDATA1  0x0C614</span>
<span class="cp">#define IXGBE_TXBUFDATA2  0x0C618</span>
<span class="cp">#define IXGBE_TXBUFDATA3  0x0C61C</span>
<span class="cp">#define IXGBE_RXBUFCTRL   0x03600</span>
<span class="cp">#define IXGBE_RXBUFDATA0  0x03610</span>
<span class="cp">#define IXGBE_RXBUFDATA1  0x03614</span>
<span class="cp">#define IXGBE_RXBUFDATA2  0x03618</span>
<span class="cp">#define IXGBE_RXBUFDATA3  0x0361C</span>
<span class="cp">#define IXGBE_PCIE_DIAG(_i)     (0x11090 + ((_i) * 4)) </span><span class="cm">/* 8 of these */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RFVAL     0x050A4</span>
<span class="cp">#define IXGBE_MDFTC1    0x042B8</span>
<span class="cp">#define IXGBE_MDFTC2    0x042C0</span>
<span class="cp">#define IXGBE_MDFTFIFO1 0x042C4</span>
<span class="cp">#define IXGBE_MDFTFIFO2 0x042C8</span>
<span class="cp">#define IXGBE_MDFTS     0x042CC</span>
<span class="cp">#define IXGBE_RXDATAWRPTR(_i)   (0x03700 + ((_i) * 4)) </span><span class="cm">/* 8 of these 3700-370C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDESCWRPTR(_i)   (0x03710 + ((_i) * 4)) </span><span class="cm">/* 8 of these 3710-371C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDATARDPTR(_i)   (0x03720 + ((_i) * 4)) </span><span class="cm">/* 8 of these 3720-372C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDESCRDPTR(_i)   (0x03730 + ((_i) * 4)) </span><span class="cm">/* 8 of these 3730-373C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXDATAWRPTR(_i)   (0x0C700 + ((_i) * 4)) </span><span class="cm">/* 8 of these C700-C70C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXDESCWRPTR(_i)   (0x0C710 + ((_i) * 4)) </span><span class="cm">/* 8 of these C710-C71C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXDATARDPTR(_i)   (0x0C720 + ((_i) * 4)) </span><span class="cm">/* 8 of these C720-C72C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXDESCRDPTR(_i)   (0x0C730 + ((_i) * 4)) </span><span class="cm">/* 8 of these C730-C73C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_PCIEECCCTL 0x1106C</span>
<span class="cp">#define IXGBE_RXWRPTR(_i)       (0x03100 + ((_i) * 4)) </span><span class="cm">/* 8 of these 3100-310C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXUSED(_i)        (0x03120 + ((_i) * 4)) </span><span class="cm">/* 8 of these 3120-312C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXRDPTR(_i)       (0x03140 + ((_i) * 4)) </span><span class="cm">/* 8 of these 3140-314C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXRDWRPTR(_i)     (0x03160 + ((_i) * 4)) </span><span class="cm">/* 8 of these 3160-310C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXWRPTR(_i)       (0x0C100 + ((_i) * 4)) </span><span class="cm">/* 8 of these C100-C10C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXUSED(_i)        (0x0C120 + ((_i) * 4)) </span><span class="cm">/* 8 of these C120-C12C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXRDPTR(_i)       (0x0C140 + ((_i) * 4)) </span><span class="cm">/* 8 of these C140-C14C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXRDWRPTR(_i)     (0x0C160 + ((_i) * 4)) </span><span class="cm">/* 8 of these C160-C10C*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_PCIEECCCTL0 0x11100</span>
<span class="cp">#define IXGBE_PCIEECCCTL1 0x11104</span>
<span class="cp">#define IXGBE_RXDBUECC  0x03F70</span>
<span class="cp">#define IXGBE_TXDBUECC  0x0CF70</span>
<span class="cp">#define IXGBE_RXDBUEST 0x03F74</span>
<span class="cp">#define IXGBE_TXDBUEST 0x0CF74</span>
<span class="cp">#define IXGBE_PBTXECC   0x0C300</span>
<span class="cp">#define IXGBE_PBRXECC   0x03300</span>
<span class="cp">#define IXGBE_GHECCR    0x110B0</span>

<span class="cm">/* MAC Registers */</span>
<span class="cp">#define IXGBE_PCS1GCFIG 0x04200</span>
<span class="cp">#define IXGBE_PCS1GLCTL 0x04208</span>
<span class="cp">#define IXGBE_PCS1GLSTA 0x0420C</span>
<span class="cp">#define IXGBE_PCS1GDBG0 0x04210</span>
<span class="cp">#define IXGBE_PCS1GDBG1 0x04214</span>
<span class="cp">#define IXGBE_PCS1GANA  0x04218</span>
<span class="cp">#define IXGBE_PCS1GANLP 0x0421C</span>
<span class="cp">#define IXGBE_PCS1GANNP 0x04220</span>
<span class="cp">#define IXGBE_PCS1GANLPNP 0x04224</span>
<span class="cp">#define IXGBE_HLREG0    0x04240</span>
<span class="cp">#define IXGBE_HLREG1    0x04244</span>
<span class="cp">#define IXGBE_PAP       0x04248</span>
<span class="cp">#define IXGBE_MACA      0x0424C</span>
<span class="cp">#define IXGBE_APAE      0x04250</span>
<span class="cp">#define IXGBE_ARD       0x04254</span>
<span class="cp">#define IXGBE_AIS       0x04258</span>
<span class="cp">#define IXGBE_MSCA      0x0425C</span>
<span class="cp">#define IXGBE_MSRWD     0x04260</span>
<span class="cp">#define IXGBE_MLADD     0x04264</span>
<span class="cp">#define IXGBE_MHADD     0x04268</span>
<span class="cp">#define IXGBE_MAXFRS    0x04268</span>
<span class="cp">#define IXGBE_TREG      0x0426C</span>
<span class="cp">#define IXGBE_PCSS1     0x04288</span>
<span class="cp">#define IXGBE_PCSS2     0x0428C</span>
<span class="cp">#define IXGBE_XPCSS     0x04290</span>
<span class="cp">#define IXGBE_MFLCN     0x04294</span>
<span class="cp">#define IXGBE_SERDESC   0x04298</span>
<span class="cp">#define IXGBE_MACS      0x0429C</span>
<span class="cp">#define IXGBE_AUTOC     0x042A0</span>
<span class="cp">#define IXGBE_LINKS     0x042A4</span>
<span class="cp">#define IXGBE_LINKS2    0x04324</span>
<span class="cp">#define IXGBE_AUTOC2    0x042A8</span>
<span class="cp">#define IXGBE_AUTOC3    0x042AC</span>
<span class="cp">#define IXGBE_ANLP1     0x042B0</span>
<span class="cp">#define IXGBE_ANLP2     0x042B4</span>
<span class="cp">#define IXGBE_MACC      0x04330</span>
<span class="cp">#define IXGBE_ATLASCTL  0x04800</span>
<span class="cp">#define IXGBE_MMNGC     0x042D0</span>
<span class="cp">#define IXGBE_ANLPNP1   0x042D4</span>
<span class="cp">#define IXGBE_ANLPNP2   0x042D8</span>
<span class="cp">#define IXGBE_KRPCSFC   0x042E0</span>
<span class="cp">#define IXGBE_KRPCSS    0x042E4</span>
<span class="cp">#define IXGBE_FECS1     0x042E8</span>
<span class="cp">#define IXGBE_FECS2     0x042EC</span>
<span class="cp">#define IXGBE_SMADARCTL 0x14F10</span>
<span class="cp">#define IXGBE_MPVC      0x04318</span>
<span class="cp">#define IXGBE_SGMIIC    0x04314</span>

<span class="cm">/* Statistics Registers */</span>
<span class="cp">#define IXGBE_RXNFGPC      0x041B0</span>
<span class="cp">#define IXGBE_RXNFGBCL     0x041B4</span>
<span class="cp">#define IXGBE_RXNFGBCH     0x041B8</span>
<span class="cp">#define IXGBE_RXDGPC       0x02F50</span>
<span class="cp">#define IXGBE_RXDGBCL      0x02F54</span>
<span class="cp">#define IXGBE_RXDGBCH      0x02F58</span>
<span class="cp">#define IXGBE_RXDDGPC      0x02F5C</span>
<span class="cp">#define IXGBE_RXDDGBCL     0x02F60</span>
<span class="cp">#define IXGBE_RXDDGBCH     0x02F64</span>
<span class="cp">#define IXGBE_RXLPBKGPC    0x02F68</span>
<span class="cp">#define IXGBE_RXLPBKGBCL   0x02F6C</span>
<span class="cp">#define IXGBE_RXLPBKGBCH   0x02F70</span>
<span class="cp">#define IXGBE_RXDLPBKGPC   0x02F74</span>
<span class="cp">#define IXGBE_RXDLPBKGBCL  0x02F78</span>
<span class="cp">#define IXGBE_RXDLPBKGBCH  0x02F7C</span>
<span class="cp">#define IXGBE_TXDGPC       0x087A0</span>
<span class="cp">#define IXGBE_TXDGBCL      0x087A4</span>
<span class="cp">#define IXGBE_TXDGBCH      0x087A8</span>

<span class="cp">#define IXGBE_RXDSTATCTRL 0x02F40</span>

<span class="cm">/* Copper Pond 2 link timeout */</span>
<span class="cp">#define IXGBE_VALIDATE_LINK_READY_TIMEOUT 50</span>

<span class="cm">/* Omer CORECTL */</span>
<span class="cp">#define IXGBE_CORECTL           0x014F00</span>
<span class="cm">/* BARCTRL */</span>
<span class="cp">#define IXGBE_BARCTRL               0x110F4</span>
<span class="cp">#define IXGBE_BARCTRL_FLSIZE        0x0700</span>
<span class="cp">#define IXGBE_BARCTRL_FLSIZE_SHIFT  8</span>
<span class="cp">#define IXGBE_BARCTRL_CSRSIZE       0x2000</span>

<span class="cm">/* RSCCTL Bit Masks */</span>
<span class="cp">#define IXGBE_RSCCTL_RSCEN          0x01</span>
<span class="cp">#define IXGBE_RSCCTL_MAXDESC_1      0x00</span>
<span class="cp">#define IXGBE_RSCCTL_MAXDESC_4      0x04</span>
<span class="cp">#define IXGBE_RSCCTL_MAXDESC_8      0x08</span>
<span class="cp">#define IXGBE_RSCCTL_MAXDESC_16     0x0C</span>

<span class="cm">/* RSCDBU Bit Masks */</span>
<span class="cp">#define IXGBE_RSCDBU_RSCSMALDIS_MASK    0x0000007F</span>
<span class="cp">#define IXGBE_RSCDBU_RSCACKDIS          0x00000080</span>

<span class="cm">/* RDRXCTL Bit Masks */</span>
<span class="cp">#define IXGBE_RDRXCTL_RDMTS_1_2     0x00000000 </span><span class="cm">/* Rx Desc Min Threshold Size */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RDRXCTL_CRCSTRIP      0x00000002 </span><span class="cm">/* CRC Strip */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RDRXCTL_MVMEN         0x00000020</span>
<span class="cp">#define IXGBE_RDRXCTL_DMAIDONE      0x00000008 </span><span class="cm">/* DMA init cycle done */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RDRXCTL_AGGDIS        0x00010000 </span><span class="cm">/* Aggregation disable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RDRXCTL_RSCFRSTSIZE   0x003E0000 </span><span class="cm">/* RSC First packet size */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RDRXCTL_RSCLLIDIS     0x00800000 </span><span class="cm">/* Disable RSC compl on LLI */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RDRXCTL_RSCACKC       0x02000000 </span><span class="cm">/* must set 1 when RSC enabled */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RDRXCTL_FCOE_WRFIX    0x04000000 </span><span class="cm">/* must set 1 when RSC enabled */</span><span class="cp"></span>

<span class="cm">/* RQTC Bit Masks and Shifts */</span>
<span class="cp">#define IXGBE_RQTC_SHIFT_TC(_i)     ((_i) * 4)</span>
<span class="cp">#define IXGBE_RQTC_TC0_MASK         (0x7 &lt;&lt; 0)</span>
<span class="cp">#define IXGBE_RQTC_TC1_MASK         (0x7 &lt;&lt; 4)</span>
<span class="cp">#define IXGBE_RQTC_TC2_MASK         (0x7 &lt;&lt; 8)</span>
<span class="cp">#define IXGBE_RQTC_TC3_MASK         (0x7 &lt;&lt; 12)</span>
<span class="cp">#define IXGBE_RQTC_TC4_MASK         (0x7 &lt;&lt; 16)</span>
<span class="cp">#define IXGBE_RQTC_TC5_MASK         (0x7 &lt;&lt; 20)</span>
<span class="cp">#define IXGBE_RQTC_TC6_MASK         (0x7 &lt;&lt; 24)</span>
<span class="cp">#define IXGBE_RQTC_TC7_MASK         (0x7 &lt;&lt; 28)</span>

<span class="cm">/* PSRTYPE.RQPL Bit masks and shift */</span>
<span class="cp">#define IXGBE_PSRTYPE_RQPL_MASK     0x7</span>
<span class="cp">#define IXGBE_PSRTYPE_RQPL_SHIFT    29</span>

<span class="cm">/* CTRL Bit Masks */</span>
<span class="cp">#define IXGBE_CTRL_GIO_DIS      0x00000004 </span><span class="cm">/* Global IO Master Disable bit */</span><span class="cp"></span>
<span class="cp">#define IXGBE_CTRL_LNK_RST      0x00000008 </span><span class="cm">/* Link Reset. Resets everything. */</span><span class="cp"></span>
<span class="cp">#define IXGBE_CTRL_RST          0x04000000 </span><span class="cm">/* Reset (SW) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_CTRL_RST_MASK     (IXGBE_CTRL_LNK_RST | IXGBE_CTRL_RST)</span>

<span class="cm">/* FACTPS */</span>
<span class="cp">#define IXGBE_FACTPS_LFS        0x40000000 </span><span class="cm">/* LAN Function Select */</span><span class="cp"></span>

<span class="cm">/* MHADD Bit Masks */</span>
<span class="cp">#define IXGBE_MHADD_MFS_MASK    0xFFFF0000</span>
<span class="cp">#define IXGBE_MHADD_MFS_SHIFT   16</span>

<span class="cm">/* Extended Device Control */</span>
<span class="cp">#define IXGBE_CTRL_EXT_PFRSTD   0x00004000 </span><span class="cm">/* Physical Function Reset Done */</span><span class="cp"></span>
<span class="cp">#define IXGBE_CTRL_EXT_NS_DIS   0x00010000 </span><span class="cm">/* No Snoop disable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_CTRL_EXT_RO_DIS   0x00020000 </span><span class="cm">/* Relaxed Ordering disable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_CTRL_EXT_DRV_LOAD 0x10000000 </span><span class="cm">/* Driver loaded bit for FW */</span><span class="cp"></span>

<span class="cm">/* Direct Cache Access (DCA) definitions */</span>
<span class="cp">#define IXGBE_DCA_CTRL_DCA_ENABLE  0x00000000 </span><span class="cm">/* DCA Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_CTRL_DCA_DISABLE 0x00000001 </span><span class="cm">/* DCA Disable */</span><span class="cp"></span>

<span class="cp">#define IXGBE_DCA_CTRL_DCA_MODE_CB1 0x00 </span><span class="cm">/* DCA Mode CB1 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_CTRL_DCA_MODE_CB2 0x02 </span><span class="cm">/* DCA Mode CB2 */</span><span class="cp"></span>

<span class="cp">#define IXGBE_DCA_RXCTRL_CPUID_MASK 0x0000001F </span><span class="cm">/* Rx CPUID Mask */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_RXCTRL_CPUID_MASK_82599  0xFF000000 </span><span class="cm">/* Rx CPUID Mask */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_RXCTRL_CPUID_SHIFT_82599 24 </span><span class="cm">/* Rx CPUID Shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_RXCTRL_DESC_DCA_EN (1 &lt;&lt; 5) </span><span class="cm">/* DCA Rx Desc enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_RXCTRL_HEAD_DCA_EN (1 &lt;&lt; 6) </span><span class="cm">/* DCA Rx Desc header enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_RXCTRL_DATA_DCA_EN (1 &lt;&lt; 7) </span><span class="cm">/* DCA Rx Desc payload enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_RXCTRL_DESC_RRO_EN (1 &lt;&lt; 9) </span><span class="cm">/* DCA Rx rd Desc Relax Order */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_RXCTRL_DATA_WRO_EN (1 &lt;&lt; 13) </span><span class="cm">/* Rx wr data Relax Order */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_RXCTRL_HEAD_WRO_EN (1 &lt;&lt; 15) </span><span class="cm">/* Rx wr header RO */</span><span class="cp"></span>

<span class="cp">#define IXGBE_DCA_TXCTRL_CPUID_MASK 0x0000001F </span><span class="cm">/* Tx CPUID Mask */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_TXCTRL_CPUID_MASK_82599  0xFF000000 </span><span class="cm">/* Tx CPUID Mask */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_TXCTRL_CPUID_SHIFT_82599 24 </span><span class="cm">/* Tx CPUID Shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_TXCTRL_DESC_DCA_EN (1 &lt;&lt; 5) </span><span class="cm">/* DCA Tx Desc enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_TXCTRL_DESC_RRO_EN (1 &lt;&lt; 9) </span><span class="cm">/* Tx rd Desc Relax Order */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_TXCTRL_DESC_WRO_EN (1 &lt;&lt; 11) </span><span class="cm">/* Tx Desc writeback RO bit */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_TXCTRL_DATA_RRO_EN (1 &lt;&lt; 13) </span><span class="cm">/* Tx rd data Relax Order */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DCA_MAX_QUEUES_82598   16 </span><span class="cm">/* DCA regs only on 16 queues */</span><span class="cp"></span>

<span class="cm">/* MSCA Bit Masks */</span>
<span class="cp">#define IXGBE_MSCA_NP_ADDR_MASK      0x0000FFFF </span><span class="cm">/* MDI Address (new protocol) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_NP_ADDR_SHIFT     0</span>
<span class="cp">#define IXGBE_MSCA_DEV_TYPE_MASK     0x001F0000 </span><span class="cm">/* Device Type (new protocol) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_DEV_TYPE_SHIFT    16 </span><span class="cm">/* Register Address (old protocol */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_PHY_ADDR_MASK     0x03E00000 </span><span class="cm">/* PHY Address mask */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_PHY_ADDR_SHIFT    21 </span><span class="cm">/* PHY Address shift*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_OP_CODE_MASK      0x0C000000 </span><span class="cm">/* OP CODE mask */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_OP_CODE_SHIFT     26 </span><span class="cm">/* OP CODE shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_ADDR_CYCLE        0x00000000 </span><span class="cm">/* OP CODE 00 (addr cycle) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_WRITE             0x04000000 </span><span class="cm">/* OP CODE 01 (write) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_READ              0x0C000000 </span><span class="cm">/* OP CODE 11 (read) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_READ_AUTOINC      0x08000000 </span><span class="cm">/* OP CODE 10 (read, auto inc)*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_ST_CODE_MASK      0x30000000 </span><span class="cm">/* ST Code mask */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_ST_CODE_SHIFT     28 </span><span class="cm">/* ST Code shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_NEW_PROTOCOL      0x00000000 </span><span class="cm">/* ST CODE 00 (new protocol) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_OLD_PROTOCOL      0x10000000 </span><span class="cm">/* ST CODE 01 (old protocol) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_MDI_COMMAND       0x40000000 </span><span class="cm">/* Initiate MDI command */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MSCA_MDI_IN_PROG_EN    0x80000000 </span><span class="cm">/* MDI in progress enable */</span><span class="cp"></span>

<span class="cm">/* MSRWD bit masks */</span>
<span class="cp">#define IXGBE_MSRWD_WRITE_DATA_MASK     0x0000FFFF</span>
<span class="cp">#define IXGBE_MSRWD_WRITE_DATA_SHIFT    0</span>
<span class="cp">#define IXGBE_MSRWD_READ_DATA_MASK      0xFFFF0000</span>
<span class="cp">#define IXGBE_MSRWD_READ_DATA_SHIFT     16</span>

<span class="cm">/* Atlas registers */</span>
<span class="cp">#define IXGBE_ATLAS_PDN_LPBK    0x24</span>
<span class="cp">#define IXGBE_ATLAS_PDN_10G     0xB</span>
<span class="cp">#define IXGBE_ATLAS_PDN_1G      0xC</span>
<span class="cp">#define IXGBE_ATLAS_PDN_AN      0xD</span>

<span class="cm">/* Atlas bit masks */</span>
<span class="cp">#define IXGBE_ATLASCTL_WRITE_CMD        0x00010000</span>
<span class="cp">#define IXGBE_ATLAS_PDN_TX_REG_EN       0x10</span>
<span class="cp">#define IXGBE_ATLAS_PDN_TX_10G_QL_ALL   0xF0</span>
<span class="cp">#define IXGBE_ATLAS_PDN_TX_1G_QL_ALL    0xF0</span>
<span class="cp">#define IXGBE_ATLAS_PDN_TX_AN_QL_ALL    0xF0</span>

<span class="cm">/* Omer bit masks */</span>
<span class="cp">#define IXGBE_CORECTL_WRITE_CMD         0x00010000</span>

<span class="cm">/* MDIO definitions */</span>

<span class="cp">#define IXGBE_MDIO_COMMAND_TIMEOUT     100 </span><span class="cm">/* PHY Timeout for 1 GB mode */</span><span class="cp"></span>

<span class="cp">#define IXGBE_MDIO_VENDOR_SPECIFIC_1_CONTROL      0x0    </span><span class="cm">/* VS1 Control Reg */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MDIO_VENDOR_SPECIFIC_1_STATUS       0x1    </span><span class="cm">/* VS1 Status Reg */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MDIO_VENDOR_SPECIFIC_1_LINK_STATUS  0x0008 </span><span class="cm">/* 1 = Link Up */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MDIO_VENDOR_SPECIFIC_1_SPEED_STATUS 0x0010 </span><span class="cm">/* 0 - 10G, 1 - 1G */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MDIO_VENDOR_SPECIFIC_1_10G_SPEED    0x0018</span>
<span class="cp">#define IXGBE_MDIO_VENDOR_SPECIFIC_1_1G_SPEED     0x0010</span>

<span class="cp">#define IXGBE_MDIO_PMA_PMD_SDA_SCL_ADDR     0xC30A </span><span class="cm">/* PHY_XS SDA/SCL Addr Reg */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MDIO_PMA_PMD_SDA_SCL_DATA     0xC30B </span><span class="cm">/* PHY_XS SDA/SCL Data Reg */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MDIO_PMA_PMD_SDA_SCL_STAT     0xC30C </span><span class="cm">/* PHY_XS SDA/SCL Status Reg */</span><span class="cp"></span>

<span class="cm">/* MII clause 22/28 definitions */</span>
<span class="cp">#define IXGBE_MII_AUTONEG_VENDOR_PROVISION_1_REG 0xC400 </span><span class="cm">/* 1G Provisioning 1 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MII_AUTONEG_XNP_TX_REG             0x17   </span><span class="cm">/* 1G XNP Transmit */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MII_1GBASE_T_ADVERTISE_XNP_TX      0x4000 </span><span class="cm">/* full duplex, bit:14*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_MII_1GBASE_T_ADVERTISE             0x8000 </span><span class="cm">/* full duplex, bit:15*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_MII_AUTONEG_REG                    0x0</span>

<span class="cp">#define IXGBE_PHY_REVISION_MASK        0xFFFFFFF0</span>
<span class="cp">#define IXGBE_MAX_PHY_ADDR             32</span>

<span class="cm">/* PHY IDs*/</span>
<span class="cp">#define TN1010_PHY_ID    0x00A19410</span>
<span class="cp">#define TNX_FW_REV       0xB</span>
<span class="cp">#define X540_PHY_ID      0x01540200</span>
<span class="cp">#define QT2022_PHY_ID    0x0043A400</span>
<span class="cp">#define ATH_PHY_ID       0x03429050</span>
<span class="cp">#define AQ_FW_REV        0x20</span>

<span class="cm">/* PHY Types */</span>
<span class="cp">#define IXGBE_M88E1145_E_PHY_ID  0x01410CD0</span>

<span class="cm">/* Special PHY Init Routine */</span>
<span class="cp">#define IXGBE_PHY_INIT_OFFSET_NL 0x002B</span>
<span class="cp">#define IXGBE_PHY_INIT_END_NL    0xFFFF</span>
<span class="cp">#define IXGBE_CONTROL_MASK_NL    0xF000</span>
<span class="cp">#define IXGBE_DATA_MASK_NL       0x0FFF</span>
<span class="cp">#define IXGBE_CONTROL_SHIFT_NL   12</span>
<span class="cp">#define IXGBE_DELAY_NL           0</span>
<span class="cp">#define IXGBE_DATA_NL            1</span>
<span class="cp">#define IXGBE_CONTROL_NL         0x000F</span>
<span class="cp">#define IXGBE_CONTROL_EOL_NL     0x0FFF</span>
<span class="cp">#define IXGBE_CONTROL_SOL_NL     0x0000</span>

<span class="cm">/* General purpose Interrupt Enable */</span>
<span class="cp">#define IXGBE_SDP0_GPIEN         0x00000001 </span><span class="cm">/* SDP0 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_SDP1_GPIEN         0x00000002 </span><span class="cm">/* SDP1 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_SDP2_GPIEN         0x00000004 </span><span class="cm">/* SDP2 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_GPIE_MSIX_MODE     0x00000010 </span><span class="cm">/* MSI-X mode */</span><span class="cp"></span>
<span class="cp">#define IXGBE_GPIE_OCD           0x00000020 </span><span class="cm">/* Other Clear Disable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_GPIE_EIMEN         0x00000040 </span><span class="cm">/* Immediate Interrupt Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_GPIE_EIAME         0x40000000</span>
<span class="cp">#define IXGBE_GPIE_PBA_SUPPORT   0x80000000</span>
<span class="cp">#define IXGBE_GPIE_RSC_DELAY_SHIFT 11</span>
<span class="cp">#define IXGBE_GPIE_VTMODE_MASK   0x0000C000 </span><span class="cm">/* VT Mode Mask */</span><span class="cp"></span>
<span class="cp">#define IXGBE_GPIE_VTMODE_16     0x00004000 </span><span class="cm">/* 16 VFs 8 queues per VF */</span><span class="cp"></span>
<span class="cp">#define IXGBE_GPIE_VTMODE_32     0x00008000 </span><span class="cm">/* 32 VFs 4 queues per VF */</span><span class="cp"></span>
<span class="cp">#define IXGBE_GPIE_VTMODE_64     0x0000C000 </span><span class="cm">/* 64 VFs 2 queues per VF */</span><span class="cp"></span>

<span class="cm">/* Packet Buffer Initialization */</span>
<span class="cp">#define IXGBE_TXPBSIZE_20KB     0x00005000 </span><span class="cm">/* 20KB Packet Buffer */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXPBSIZE_40KB     0x0000A000 </span><span class="cm">/* 40KB Packet Buffer */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXPBSIZE_48KB     0x0000C000 </span><span class="cm">/* 48KB Packet Buffer */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXPBSIZE_64KB     0x00010000 </span><span class="cm">/* 64KB Packet Buffer */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXPBSIZE_80KB     0x00014000 </span><span class="cm">/* 80KB Packet Buffer */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXPBSIZE_128KB    0x00020000 </span><span class="cm">/* 128KB Packet Buffer */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXPBSIZE_MAX      0x00080000 </span><span class="cm">/* 512KB Packet Buffer*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXPBSIZE_MAX      0x00028000 </span><span class="cm">/* 160KB Packet Buffer*/</span><span class="cp"></span>

<span class="cp">#define IXGBE_TXPKT_SIZE_MAX    0xA        </span><span class="cm">/* Max Tx Packet size  */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MAX_PB		8</span>

<span class="cm">/* Packet buffer allocation strategies */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">PBA_STRATEGY_EQUAL</span>	<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* Distribute PB space equally */</span>
<span class="cp">#define PBA_STRATEGY_EQUAL	PBA_STRATEGY_EQUAL</span>
	<span class="n">PBA_STRATEGY_WEIGHTED</span>	<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>	<span class="cm">/* Weight front half of TCs */</span>
<span class="cp">#define PBA_STRATEGY_WEIGHTED	PBA_STRATEGY_WEIGHTED</span>
<span class="p">};</span>

<span class="cm">/* Transmit Flow Control status */</span>
<span class="cp">#define IXGBE_TFCS_TXOFF         0x00000001</span>
<span class="cp">#define IXGBE_TFCS_TXOFF0        0x00000100</span>
<span class="cp">#define IXGBE_TFCS_TXOFF1        0x00000200</span>
<span class="cp">#define IXGBE_TFCS_TXOFF2        0x00000400</span>
<span class="cp">#define IXGBE_TFCS_TXOFF3        0x00000800</span>
<span class="cp">#define IXGBE_TFCS_TXOFF4        0x00001000</span>
<span class="cp">#define IXGBE_TFCS_TXOFF5        0x00002000</span>
<span class="cp">#define IXGBE_TFCS_TXOFF6        0x00004000</span>
<span class="cp">#define IXGBE_TFCS_TXOFF7        0x00008000</span>

<span class="cm">/* TCP Timer */</span>
<span class="cp">#define IXGBE_TCPTIMER_KS            0x00000100</span>
<span class="cp">#define IXGBE_TCPTIMER_COUNT_ENABLE  0x00000200</span>
<span class="cp">#define IXGBE_TCPTIMER_COUNT_FINISH  0x00000400</span>
<span class="cp">#define IXGBE_TCPTIMER_LOOP          0x00000800</span>
<span class="cp">#define IXGBE_TCPTIMER_DURATION_MASK 0x000000FF</span>

<span class="cm">/* HLREG0 Bit Masks */</span>
<span class="cp">#define IXGBE_HLREG0_TXCRCEN      0x00000001   </span><span class="cm">/* bit  0 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HLREG0_RXCRCSTRP    0x00000002   </span><span class="cm">/* bit  1 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HLREG0_JUMBOEN      0x00000004   </span><span class="cm">/* bit  2 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HLREG0_TXPADEN      0x00000400   </span><span class="cm">/* bit 10 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HLREG0_TXPAUSEEN    0x00001000   </span><span class="cm">/* bit 12 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HLREG0_RXPAUSEEN    0x00004000   </span><span class="cm">/* bit 14 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HLREG0_LPBK         0x00008000   </span><span class="cm">/* bit 15 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HLREG0_MDCSPD       0x00010000   </span><span class="cm">/* bit 16 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HLREG0_CONTMDC      0x00020000   </span><span class="cm">/* bit 17 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HLREG0_CTRLFLTR     0x00040000   </span><span class="cm">/* bit 18 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HLREG0_PREPEND      0x00F00000   </span><span class="cm">/* bits 20-23 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HLREG0_PRIPAUSEEN   0x01000000   </span><span class="cm">/* bit 24 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HLREG0_RXPAUSERECDA 0x06000000   </span><span class="cm">/* bits 25-26 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HLREG0_RXLNGTHERREN 0x08000000   </span><span class="cm">/* bit 27 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HLREG0_RXPADSTRIPEN 0x10000000   </span><span class="cm">/* bit 28 */</span><span class="cp"></span>

<span class="cm">/* VMD_CTL bitmasks */</span>
<span class="cp">#define IXGBE_VMD_CTL_VMDQ_EN     0x00000001</span>
<span class="cp">#define IXGBE_VMD_CTL_VMDQ_FILTER 0x00000002</span>

<span class="cm">/* VT_CTL bitmasks */</span>
<span class="cp">#define IXGBE_VT_CTL_DIS_DEFPL  0x20000000 </span><span class="cm">/* disable default pool */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VT_CTL_REPLEN     0x40000000 </span><span class="cm">/* replication enabled */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VT_CTL_VT_ENABLE  0x00000001  </span><span class="cm">/* Enable VT Mode */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VT_CTL_POOL_SHIFT 7</span>
<span class="cp">#define IXGBE_VT_CTL_POOL_MASK  (0x3F &lt;&lt; IXGBE_VT_CTL_POOL_SHIFT)</span>

<span class="cm">/* VMOLR bitmasks */</span>
<span class="cp">#define IXGBE_VMOLR_AUPE        0x01000000 </span><span class="cm">/* accept untagged packets */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VMOLR_ROMPE       0x02000000 </span><span class="cm">/* accept packets in MTA tbl */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VMOLR_ROPE        0x04000000 </span><span class="cm">/* accept packets in UC tbl */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VMOLR_BAM         0x08000000 </span><span class="cm">/* accept broadcast packets */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VMOLR_MPE         0x10000000 </span><span class="cm">/* multicast promiscuous */</span><span class="cp"></span>

<span class="cm">/* VFRE bitmask */</span>
<span class="cp">#define IXGBE_VFRE_ENABLE_ALL   0xFFFFFFFF</span>

<span class="cp">#define IXGBE_VF_INIT_TIMEOUT   200 </span><span class="cm">/* Number of retries to clear RSTI */</span><span class="cp"></span>

<span class="cm">/* RDHMPN and TDHMPN bitmasks */</span>
<span class="cp">#define IXGBE_RDHMPN_RDICADDR       0x007FF800</span>
<span class="cp">#define IXGBE_RDHMPN_RDICRDREQ      0x00800000</span>
<span class="cp">#define IXGBE_RDHMPN_RDICADDR_SHIFT 11</span>
<span class="cp">#define IXGBE_TDHMPN_TDICADDR       0x003FF800</span>
<span class="cp">#define IXGBE_TDHMPN_TDICRDREQ      0x00800000</span>
<span class="cp">#define IXGBE_TDHMPN_TDICADDR_SHIFT 11</span>

<span class="cp">#define IXGBE_RDMAM_MEM_SEL_SHIFT   13</span>
<span class="cp">#define IXGBE_RDMAM_DWORD_SHIFT     9</span>
<span class="cp">#define IXGBE_RDMAM_DESC_COMP_FIFO  1</span>
<span class="cp">#define IXGBE_RDMAM_DFC_CMD_FIFO    2</span>
<span class="cp">#define IXGBE_RDMAM_TCN_STATUS_RAM  4</span>
<span class="cp">#define IXGBE_RDMAM_WB_COLL_FIFO    5</span>
<span class="cp">#define IXGBE_RDMAM_QSC_CNT_RAM     6</span>
<span class="cp">#define IXGBE_RDMAM_QSC_QUEUE_CNT   8</span>
<span class="cp">#define IXGBE_RDMAM_QSC_QUEUE_RAM   0xA</span>
<span class="cp">#define IXGBE_RDMAM_DESC_COM_FIFO_RANGE     135</span>
<span class="cp">#define IXGBE_RDMAM_DESC_COM_FIFO_COUNT     4</span>
<span class="cp">#define IXGBE_RDMAM_DFC_CMD_FIFO_RANGE      48</span>
<span class="cp">#define IXGBE_RDMAM_DFC_CMD_FIFO_COUNT      7</span>
<span class="cp">#define IXGBE_RDMAM_TCN_STATUS_RAM_RANGE    256</span>
<span class="cp">#define IXGBE_RDMAM_TCN_STATUS_RAM_COUNT    9</span>
<span class="cp">#define IXGBE_RDMAM_WB_COLL_FIFO_RANGE      8</span>
<span class="cp">#define IXGBE_RDMAM_WB_COLL_FIFO_COUNT      4</span>
<span class="cp">#define IXGBE_RDMAM_QSC_CNT_RAM_RANGE       64</span>
<span class="cp">#define IXGBE_RDMAM_QSC_CNT_RAM_COUNT       4</span>
<span class="cp">#define IXGBE_RDMAM_QSC_QUEUE_CNT_RANGE     32</span>
<span class="cp">#define IXGBE_RDMAM_QSC_QUEUE_CNT_COUNT     4</span>
<span class="cp">#define IXGBE_RDMAM_QSC_QUEUE_RAM_RANGE     128</span>
<span class="cp">#define IXGBE_RDMAM_QSC_QUEUE_RAM_COUNT     8</span>

<span class="cp">#define IXGBE_TXDESCIC_READY        0x80000000</span>

<span class="cm">/* Receive Checksum Control */</span>
<span class="cp">#define IXGBE_RXCSUM_IPPCSE     0x00001000   </span><span class="cm">/* IP payload checksum enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXCSUM_PCSD       0x00002000   </span><span class="cm">/* packet checksum disabled */</span><span class="cp"></span>

<span class="cm">/* FCRTL Bit Masks */</span>
<span class="cp">#define IXGBE_FCRTL_XONE        0x80000000  </span><span class="cm">/* XON enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCRTH_FCEN        0x80000000  </span><span class="cm">/* Packet buffer fc enable */</span><span class="cp"></span>

<span class="cm">/* PAP bit masks*/</span>
<span class="cp">#define IXGBE_PAP_TXPAUSECNT_MASK   0x0000FFFF </span><span class="cm">/* Pause counter mask */</span><span class="cp"></span>

<span class="cm">/* RMCS Bit Masks */</span>
<span class="cp">#define IXGBE_RMCS_RRM          0x00000002 </span><span class="cm">/* Receive Recycle Mode enable */</span><span class="cp"></span>
<span class="cm">/* Receive Arbitration Control: 0 Round Robin, 1 DFP */</span>
<span class="cp">#define IXGBE_RMCS_RAC          0x00000004</span>
<span class="cp">#define IXGBE_RMCS_DFP          IXGBE_RMCS_RAC </span><span class="cm">/* Deficit Fixed Priority ena */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RMCS_TFCE_802_3X         0x00000008 </span><span class="cm">/* Tx Priority FC ena */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RMCS_TFCE_PRIORITY       0x00000010 </span><span class="cm">/* Tx Priority FC ena */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RMCS_ARBDIS       0x00000040 </span><span class="cm">/* Arbitration disable bit */</span><span class="cp"></span>

<span class="cm">/* FCCFG Bit Masks */</span>
<span class="cp">#define IXGBE_FCCFG_TFCE_802_3X         0x00000008 </span><span class="cm">/* Tx link FC enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCCFG_TFCE_PRIORITY       0x00000010 </span><span class="cm">/* Tx priority FC enable */</span><span class="cp"></span>

<span class="cm">/* Interrupt register bitmasks */</span>

<span class="cm">/* Extended Interrupt Cause Read */</span>
<span class="cp">#define IXGBE_EICR_RTX_QUEUE    0x0000FFFF </span><span class="cm">/* RTx Queue Interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_FLOW_DIR     0x00010000 </span><span class="cm">/* FDir Exception */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_RX_MISS      0x00020000 </span><span class="cm">/* Packet Buffer Overrun */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_PCI          0x00040000 </span><span class="cm">/* PCI Exception */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_MAILBOX      0x00080000 </span><span class="cm">/* VF to PF Mailbox Interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_LSC          0x00100000 </span><span class="cm">/* Link Status Change */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_LINKSEC      0x00200000 </span><span class="cm">/* PN Threshold */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_MNG          0x00400000 </span><span class="cm">/* Manageability Event Interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_TS           0x00800000 </span><span class="cm">/* Thermal Sensor Event */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_TIMESYNC     0x01000000 </span><span class="cm">/* Timesync Event */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_GPI_SDP0     0x01000000 </span><span class="cm">/* Gen Purpose Interrupt on SDP0 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_GPI_SDP1     0x02000000 </span><span class="cm">/* Gen Purpose Interrupt on SDP1 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_GPI_SDP2     0x04000000 </span><span class="cm">/* Gen Purpose Interrupt on SDP2 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_ECC          0x10000000 </span><span class="cm">/* ECC Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_PBUR         0x10000000 </span><span class="cm">/* Packet Buffer Handler Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_DHER         0x20000000 </span><span class="cm">/* Descriptor Handler Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_TCP_TIMER    0x40000000 </span><span class="cm">/* TCP Timer */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICR_OTHER        0x80000000 </span><span class="cm">/* Interrupt Cause Active */</span><span class="cp"></span>

<span class="cm">/* Extended Interrupt Cause Set */</span>
<span class="cp">#define IXGBE_EICS_RTX_QUEUE    IXGBE_EICR_RTX_QUEUE </span><span class="cm">/* RTx Queue Interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_FLOW_DIR     IXGBE_EICR_FLOW_DIR  </span><span class="cm">/* FDir Exception */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_RX_MISS      IXGBE_EICR_RX_MISS   </span><span class="cm">/* Pkt Buffer Overrun */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_PCI          IXGBE_EICR_PCI       </span><span class="cm">/* PCI Exception */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_MAILBOX      IXGBE_EICR_MAILBOX   </span><span class="cm">/* VF to PF Mailbox Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_LSC          IXGBE_EICR_LSC       </span><span class="cm">/* Link Status Change */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_MNG          IXGBE_EICR_MNG       </span><span class="cm">/* MNG Event Interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_TIMESYNC     IXGBE_EICR_TIMESYNC  </span><span class="cm">/* Timesync Event */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_GPI_SDP0     IXGBE_EICR_GPI_SDP0  </span><span class="cm">/* SDP0 Gen Purpose Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_GPI_SDP1     IXGBE_EICR_GPI_SDP1  </span><span class="cm">/* SDP1 Gen Purpose Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_GPI_SDP2     IXGBE_EICR_GPI_SDP2  </span><span class="cm">/* SDP2 Gen Purpose Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_ECC          IXGBE_EICR_ECC       </span><span class="cm">/* ECC Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_PBUR         IXGBE_EICR_PBUR      </span><span class="cm">/* Pkt Buf Handler Err */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_DHER         IXGBE_EICR_DHER      </span><span class="cm">/* Desc Handler Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_TCP_TIMER    IXGBE_EICR_TCP_TIMER </span><span class="cm">/* TCP Timer */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EICS_OTHER        IXGBE_EICR_OTHER     </span><span class="cm">/* INT Cause Active */</span><span class="cp"></span>

<span class="cm">/* Extended Interrupt Mask Set */</span>
<span class="cp">#define IXGBE_EIMS_RTX_QUEUE    IXGBE_EICR_RTX_QUEUE </span><span class="cm">/* RTx Queue Interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_FLOW_DIR     IXGBE_EICR_FLOW_DIR  </span><span class="cm">/* FDir Exception */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_RX_MISS      IXGBE_EICR_RX_MISS   </span><span class="cm">/* Packet Buffer Overrun */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_PCI          IXGBE_EICR_PCI       </span><span class="cm">/* PCI Exception */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_MAILBOX      IXGBE_EICR_MAILBOX   </span><span class="cm">/* VF to PF Mailbox Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_LSC          IXGBE_EICR_LSC       </span><span class="cm">/* Link Status Change */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_MNG          IXGBE_EICR_MNG       </span><span class="cm">/* MNG Event Interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_TS           IXGBE_EICR_TS        </span><span class="cm">/* Thermel Sensor Event */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_TIMESYNC     IXGBE_EICR_TIMESYNC  </span><span class="cm">/* Timesync Event */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_GPI_SDP0     IXGBE_EICR_GPI_SDP0  </span><span class="cm">/* SDP0 Gen Purpose Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_GPI_SDP1     IXGBE_EICR_GPI_SDP1  </span><span class="cm">/* SDP1 Gen Purpose Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_GPI_SDP2     IXGBE_EICR_GPI_SDP2  </span><span class="cm">/* SDP2 Gen Purpose Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_ECC          IXGBE_EICR_ECC       </span><span class="cm">/* ECC Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_PBUR         IXGBE_EICR_PBUR      </span><span class="cm">/* Pkt Buf Handler Err */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_DHER         IXGBE_EICR_DHER      </span><span class="cm">/* Descr Handler Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_TCP_TIMER    IXGBE_EICR_TCP_TIMER </span><span class="cm">/* TCP Timer */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMS_OTHER        IXGBE_EICR_OTHER     </span><span class="cm">/* INT Cause Active */</span><span class="cp"></span>

<span class="cm">/* Extended Interrupt Mask Clear */</span>
<span class="cp">#define IXGBE_EIMC_RTX_QUEUE    IXGBE_EICR_RTX_QUEUE </span><span class="cm">/* RTx Queue Interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_FLOW_DIR     IXGBE_EICR_FLOW_DIR  </span><span class="cm">/* FDir Exception */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_RX_MISS      IXGBE_EICR_RX_MISS   </span><span class="cm">/* Packet Buffer Overrun */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_PCI          IXGBE_EICR_PCI       </span><span class="cm">/* PCI Exception */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_MAILBOX      IXGBE_EICR_MAILBOX   </span><span class="cm">/* VF to PF Mailbox Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_LSC          IXGBE_EICR_LSC       </span><span class="cm">/* Link Status Change */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_MNG          IXGBE_EICR_MNG       </span><span class="cm">/* MNG Event Interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_TIMESYNC     IXGBE_EICR_TIMESYNC  </span><span class="cm">/* Timesync Event */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_GPI_SDP0     IXGBE_EICR_GPI_SDP0  </span><span class="cm">/* SDP0 Gen Purpose Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_GPI_SDP1     IXGBE_EICR_GPI_SDP1  </span><span class="cm">/* SDP1 Gen Purpose Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_GPI_SDP2     IXGBE_EICR_GPI_SDP2  </span><span class="cm">/* SDP2 Gen Purpose Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_ECC          IXGBE_EICR_ECC       </span><span class="cm">/* ECC Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_PBUR         IXGBE_EICR_PBUR      </span><span class="cm">/* Pkt Buf Handler Err */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_DHER         IXGBE_EICR_DHER      </span><span class="cm">/* Desc Handler Err */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_TCP_TIMER    IXGBE_EICR_TCP_TIMER </span><span class="cm">/* TCP Timer */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EIMC_OTHER        IXGBE_EICR_OTHER     </span><span class="cm">/* INT Cause Active */</span><span class="cp"></span>

<span class="cp">#define IXGBE_EIMS_ENABLE_MASK ( \</span>
<span class="cp">                                IXGBE_EIMS_RTX_QUEUE       | \</span>
<span class="cp">                                IXGBE_EIMS_LSC             | \</span>
<span class="cp">                                IXGBE_EIMS_TCP_TIMER       | \</span>
<span class="cp">                                IXGBE_EIMS_OTHER)</span>

<span class="cm">/* Immediate Interrupt Rx (A.K.A. Low Latency Interrupt) */</span>
<span class="cp">#define IXGBE_IMIR_PORT_IM_EN     0x00010000  </span><span class="cm">/* TCP port enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIR_PORT_BP        0x00020000  </span><span class="cm">/* TCP port check bypass */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIREXT_SIZE_BP     0x00001000  </span><span class="cm">/* Packet size bypass */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIREXT_CTRL_URG    0x00002000  </span><span class="cm">/* Check URG bit in header */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIREXT_CTRL_ACK    0x00004000  </span><span class="cm">/* Check ACK bit in header */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIREXT_CTRL_PSH    0x00008000  </span><span class="cm">/* Check PSH bit in header */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIREXT_CTRL_RST    0x00010000  </span><span class="cm">/* Check RST bit in header */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIREXT_CTRL_SYN    0x00020000  </span><span class="cm">/* Check SYN bit in header */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIREXT_CTRL_FIN    0x00040000  </span><span class="cm">/* Check FIN bit in header */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIREXT_CTRL_BP     0x00080000  </span><span class="cm">/* Bypass check of control bits */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIR_SIZE_BP_82599  0x00001000 </span><span class="cm">/* Packet size bypass */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIR_CTRL_URG_82599 0x00002000 </span><span class="cm">/* Check URG bit in header */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIR_CTRL_ACK_82599 0x00004000 </span><span class="cm">/* Check ACK bit in header */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIR_CTRL_PSH_82599 0x00008000 </span><span class="cm">/* Check PSH bit in header */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIR_CTRL_RST_82599 0x00010000 </span><span class="cm">/* Check RST bit in header */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIR_CTRL_SYN_82599 0x00020000 </span><span class="cm">/* Check SYN bit in header */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIR_CTRL_FIN_82599 0x00040000 </span><span class="cm">/* Check FIN bit in header */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIR_CTRL_BP_82599  0x00080000 </span><span class="cm">/* Bypass check of control bits */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIR_LLI_EN_82599   0x00100000 </span><span class="cm">/* Enables low latency Int */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIR_RX_QUEUE_MASK_82599  0x0000007F </span><span class="cm">/* Rx Queue Mask */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIR_RX_QUEUE_SHIFT_82599 21 </span><span class="cm">/* Rx Queue Shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIRVP_PRIORITY_MASK      0x00000007 </span><span class="cm">/* VLAN priority mask */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IMIRVP_PRIORITY_EN        0x00000008 </span><span class="cm">/* VLAN priority enable */</span><span class="cp"></span>

<span class="cp">#define IXGBE_MAX_FTQF_FILTERS          128</span>
<span class="cp">#define IXGBE_FTQF_PROTOCOL_MASK        0x00000003</span>
<span class="cp">#define IXGBE_FTQF_PROTOCOL_TCP         0x00000000</span>
<span class="cp">#define IXGBE_FTQF_PROTOCOL_UDP         0x00000001</span>
<span class="cp">#define IXGBE_FTQF_PROTOCOL_SCTP        2</span>
<span class="cp">#define IXGBE_FTQF_PRIORITY_MASK        0x00000007</span>
<span class="cp">#define IXGBE_FTQF_PRIORITY_SHIFT       2</span>
<span class="cp">#define IXGBE_FTQF_POOL_MASK            0x0000003F</span>
<span class="cp">#define IXGBE_FTQF_POOL_SHIFT           8</span>
<span class="cp">#define IXGBE_FTQF_5TUPLE_MASK_MASK     0x0000001F</span>
<span class="cp">#define IXGBE_FTQF_5TUPLE_MASK_SHIFT    25</span>
<span class="cp">#define IXGBE_FTQF_SOURCE_ADDR_MASK     0x1E</span>
<span class="cp">#define IXGBE_FTQF_DEST_ADDR_MASK       0x1D</span>
<span class="cp">#define IXGBE_FTQF_SOURCE_PORT_MASK     0x1B</span>
<span class="cp">#define IXGBE_FTQF_DEST_PORT_MASK       0x17</span>
<span class="cp">#define IXGBE_FTQF_PROTOCOL_COMP_MASK   0x0F</span>
<span class="cp">#define IXGBE_FTQF_POOL_MASK_EN         0x40000000</span>
<span class="cp">#define IXGBE_FTQF_QUEUE_ENABLE         0x80000000</span>

<span class="cm">/* Interrupt clear mask */</span>
<span class="cp">#define IXGBE_IRQ_CLEAR_MASK    0xFFFFFFFF</span>

<span class="cm">/* Interrupt Vector Allocation Registers */</span>
<span class="cp">#define IXGBE_IVAR_REG_NUM      25</span>
<span class="cp">#define IXGBE_IVAR_REG_NUM_82599       64</span>
<span class="cp">#define IXGBE_IVAR_TXRX_ENTRY   96</span>
<span class="cp">#define IXGBE_IVAR_RX_ENTRY     64</span>
<span class="cp">#define IXGBE_IVAR_RX_QUEUE(_i)    (0 + (_i))</span>
<span class="cp">#define IXGBE_IVAR_TX_QUEUE(_i)    (64 + (_i))</span>
<span class="cp">#define IXGBE_IVAR_TX_ENTRY     32</span>

<span class="cp">#define IXGBE_IVAR_TCP_TIMER_INDEX       96 </span><span class="cm">/* 0 based index */</span><span class="cp"></span>
<span class="cp">#define IXGBE_IVAR_OTHER_CAUSES_INDEX    97 </span><span class="cm">/* 0 based index */</span><span class="cp"></span>

<span class="cp">#define IXGBE_MSIX_VECTOR(_i)   (0 + (_i))</span>

<span class="cp">#define IXGBE_IVAR_ALLOC_VAL    0x80 </span><span class="cm">/* Interrupt Allocation valid */</span><span class="cp"></span>

<span class="cm">/* ETYPE Queue Filter/Select Bit Masks */</span>
<span class="cp">#define IXGBE_MAX_ETQF_FILTERS  8</span>
<span class="cp">#define IXGBE_ETQF_FCOE         0x08000000 </span><span class="cm">/* bit 27 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ETQF_BCN          0x10000000 </span><span class="cm">/* bit 28 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ETQF_1588         0x40000000 </span><span class="cm">/* bit 30 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ETQF_FILTER_EN    0x80000000 </span><span class="cm">/* bit 31 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ETQF_POOL_ENABLE   (1 &lt;&lt; 26) </span><span class="cm">/* bit 26 */</span><span class="cp"></span>

<span class="cp">#define IXGBE_ETQS_RX_QUEUE     0x007F0000 </span><span class="cm">/* bits 22:16 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ETQS_RX_QUEUE_SHIFT       16</span>
<span class="cp">#define IXGBE_ETQS_LLI          0x20000000 </span><span class="cm">/* bit 29 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ETQS_QUEUE_EN     0x80000000 </span><span class="cm">/* bit 31 */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * ETQF filter list: one static filter per filter consumer. This is</span>
<span class="cm"> *                   to avoid filter collisions later. Add new filters</span>
<span class="cm"> *                   here!!</span>
<span class="cm"> *</span>
<span class="cm"> * Current filters:</span>
<span class="cm"> *    EAPOL 802.1x (0x888e): Filter 0</span>
<span class="cm"> *    FCoE (0x8906):         Filter 2</span>
<span class="cm"> *    1588 (0x88f7):         Filter 3</span>
<span class="cm"> *    FIP  (0x8914):         Filter 4</span>
<span class="cm"> */</span>
<span class="cp">#define IXGBE_ETQF_FILTER_EAPOL          0</span>
<span class="cp">#define IXGBE_ETQF_FILTER_FCOE           2</span>
<span class="cp">#define IXGBE_ETQF_FILTER_1588           3</span>
<span class="cp">#define IXGBE_ETQF_FILTER_FIP            4</span>
<span class="cm">/* VLAN Control Bit Masks */</span>
<span class="cp">#define IXGBE_VLNCTRL_VET       0x0000FFFF  </span><span class="cm">/* bits 0-15 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VLNCTRL_CFI       0x10000000  </span><span class="cm">/* bit 28 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VLNCTRL_CFIEN     0x20000000  </span><span class="cm">/* bit 29 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VLNCTRL_VFE       0x40000000  </span><span class="cm">/* bit 30 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VLNCTRL_VME       0x80000000  </span><span class="cm">/* bit 31 */</span><span class="cp"></span>

<span class="cm">/* VLAN pool filtering masks */</span>
<span class="cp">#define IXGBE_VLVF_VIEN         0x80000000  </span><span class="cm">/* filter is valid */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VLVF_ENTRIES      64</span>
<span class="cp">#define IXGBE_VLVF_VLANID_MASK  0x00000FFF</span>

<span class="cm">/* Per VF Port VLAN insertion rules */</span>
<span class="cp">#define IXGBE_VMVIR_VLANA_DEFAULT 0x40000000 </span><span class="cm">/* Always use default VLAN */</span><span class="cp"></span>
<span class="cp">#define IXGBE_VMVIR_VLANA_NEVER   0x80000000 </span><span class="cm">/* Never insert VLAN tag */</span><span class="cp"></span>

<span class="cp">#define IXGBE_ETHERNET_IEEE_VLAN_TYPE 0x8100  </span><span class="cm">/* 802.1q protocol */</span><span class="cp"></span>

<span class="cm">/* STATUS Bit Masks */</span>
<span class="cp">#define IXGBE_STATUS_LAN_ID         0x0000000C </span><span class="cm">/* LAN ID */</span><span class="cp"></span>
<span class="cp">#define IXGBE_STATUS_LAN_ID_SHIFT   2          </span><span class="cm">/* LAN ID Shift*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_STATUS_GIO            0x00080000 </span><span class="cm">/* GIO Master Enable Status */</span><span class="cp"></span>

<span class="cp">#define IXGBE_STATUS_LAN_ID_0   0x00000000 </span><span class="cm">/* LAN ID 0 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_STATUS_LAN_ID_1   0x00000004 </span><span class="cm">/* LAN ID 1 */</span><span class="cp"></span>

<span class="cm">/* ESDP Bit Masks */</span>
<span class="cp">#define IXGBE_ESDP_SDP0 0x00000001 </span><span class="cm">/* SDP0 Data Value */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ESDP_SDP1 0x00000002 </span><span class="cm">/* SDP1 Data Value */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ESDP_SDP2 0x00000004 </span><span class="cm">/* SDP2 Data Value */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ESDP_SDP3 0x00000008 </span><span class="cm">/* SDP3 Data Value */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ESDP_SDP4 0x00000010 </span><span class="cm">/* SDP4 Data Value */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ESDP_SDP5 0x00000020 </span><span class="cm">/* SDP5 Data Value */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ESDP_SDP6 0x00000040 </span><span class="cm">/* SDP6 Data Value */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ESDP_SDP0_DIR     0x00000100 </span><span class="cm">/* SDP0 IO direction */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ESDP_SDP4_DIR     0x00000004 </span><span class="cm">/* SDP4 IO direction */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ESDP_SDP5_DIR     0x00002000 </span><span class="cm">/* SDP5 IO direction */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ESDP_SDP0_NATIVE  0x00010000 </span><span class="cm">/* SDP0 Native Function */</span><span class="cp"></span>

<span class="cm">/* LEDCTL Bit Masks */</span>
<span class="cp">#define IXGBE_LED_IVRT_BASE      0x00000040</span>
<span class="cp">#define IXGBE_LED_BLINK_BASE     0x00000080</span>
<span class="cp">#define IXGBE_LED_MODE_MASK_BASE 0x0000000F</span>
<span class="cp">#define IXGBE_LED_OFFSET(_base, _i) (_base &lt;&lt; (8 * (_i)))</span>
<span class="cp">#define IXGBE_LED_MODE_SHIFT(_i) (8 * (_i))</span>
<span class="cp">#define IXGBE_LED_IVRT(_i)       IXGBE_LED_OFFSET(IXGBE_LED_IVRT_BASE, _i)</span>
<span class="cp">#define IXGBE_LED_BLINK(_i)      IXGBE_LED_OFFSET(IXGBE_LED_BLINK_BASE, _i)</span>
<span class="cp">#define IXGBE_LED_MODE_MASK(_i)  IXGBE_LED_OFFSET(IXGBE_LED_MODE_MASK_BASE, _i)</span>

<span class="cm">/* LED modes */</span>
<span class="cp">#define IXGBE_LED_LINK_UP       0x0</span>
<span class="cp">#define IXGBE_LED_LINK_10G      0x1</span>
<span class="cp">#define IXGBE_LED_MAC           0x2</span>
<span class="cp">#define IXGBE_LED_FILTER        0x3</span>
<span class="cp">#define IXGBE_LED_LINK_ACTIVE   0x4</span>
<span class="cp">#define IXGBE_LED_LINK_1G       0x5</span>
<span class="cp">#define IXGBE_LED_ON            0xE</span>
<span class="cp">#define IXGBE_LED_OFF           0xF</span>

<span class="cm">/* AUTOC Bit Masks */</span>
<span class="cp">#define IXGBE_AUTOC_KX4_KX_SUPP_MASK 0xC0000000</span>
<span class="cp">#define IXGBE_AUTOC_KX4_SUPP    0x80000000</span>
<span class="cp">#define IXGBE_AUTOC_KX_SUPP     0x40000000</span>
<span class="cp">#define IXGBE_AUTOC_PAUSE       0x30000000</span>
<span class="cp">#define IXGBE_AUTOC_ASM_PAUSE   0x20000000</span>
<span class="cp">#define IXGBE_AUTOC_SYM_PAUSE   0x10000000</span>
<span class="cp">#define IXGBE_AUTOC_RF          0x08000000</span>
<span class="cp">#define IXGBE_AUTOC_PD_TMR      0x06000000</span>
<span class="cp">#define IXGBE_AUTOC_AN_RX_LOOSE 0x01000000</span>
<span class="cp">#define IXGBE_AUTOC_AN_RX_DRIFT 0x00800000</span>
<span class="cp">#define IXGBE_AUTOC_AN_RX_ALIGN 0x007C0000</span>
<span class="cp">#define IXGBE_AUTOC_FECA        0x00040000</span>
<span class="cp">#define IXGBE_AUTOC_FECR        0x00020000</span>
<span class="cp">#define IXGBE_AUTOC_KR_SUPP     0x00010000</span>
<span class="cp">#define IXGBE_AUTOC_AN_RESTART  0x00001000</span>
<span class="cp">#define IXGBE_AUTOC_FLU         0x00000001</span>
<span class="cp">#define IXGBE_AUTOC_LMS_SHIFT   13</span>
<span class="cp">#define IXGBE_AUTOC_LMS_10G_SERIAL      (0x3 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_LMS_KX4_KX_KR       (0x4 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_LMS_SGMII_1G_100M   (0x5 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_LMS_KX4_KX_KR_1G_AN (0x6 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_LMS_KX4_KX_KR_SGMII (0x7 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_LMS_MASK            (0x7 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_LMS_1G_LINK_NO_AN   (0x0 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_LMS_10G_LINK_NO_AN  (0x1 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_LMS_1G_AN           (0x2 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_LMS_KX4_AN          (0x4 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_LMS_KX4_AN_1G_AN    (0x6 &lt;&lt; IXGBE_AUTOC_LMS_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_LMS_ATTACH_TYPE     (0x7 &lt;&lt; IXGBE_AUTOC_10G_PMA_PMD_SHIFT)</span>

<span class="cp">#define IXGBE_AUTOC_1G_PMA_PMD_MASK    0x00000200</span>
<span class="cp">#define IXGBE_AUTOC_1G_PMA_PMD_SHIFT   9</span>
<span class="cp">#define IXGBE_AUTOC_10G_PMA_PMD_MASK   0x00000180</span>
<span class="cp">#define IXGBE_AUTOC_10G_PMA_PMD_SHIFT  7</span>
<span class="cp">#define IXGBE_AUTOC_10G_XAUI   (0x0 &lt;&lt; IXGBE_AUTOC_10G_PMA_PMD_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_10G_KX4    (0x1 &lt;&lt; IXGBE_AUTOC_10G_PMA_PMD_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_10G_CX4    (0x2 &lt;&lt; IXGBE_AUTOC_10G_PMA_PMD_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_1G_BX      (0x0 &lt;&lt; IXGBE_AUTOC_1G_PMA_PMD_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_1G_KX      (0x1 &lt;&lt; IXGBE_AUTOC_1G_PMA_PMD_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_1G_SFI     (0x0 &lt;&lt; IXGBE_AUTOC_1G_PMA_PMD_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC_1G_KX_BX   (0x1 &lt;&lt; IXGBE_AUTOC_1G_PMA_PMD_SHIFT)</span>

<span class="cp">#define IXGBE_AUTOC2_UPPER_MASK  0xFFFF0000</span>
<span class="cp">#define IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_MASK  0x00030000</span>
<span class="cp">#define IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT 16</span>
<span class="cp">#define IXGBE_AUTOC2_10G_KR  (0x0 &lt;&lt; IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC2_10G_XFI (0x1 &lt;&lt; IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)</span>
<span class="cp">#define IXGBE_AUTOC2_10G_SFI (0x2 &lt;&lt; IXGBE_AUTOC2_10G_SERIAL_PMA_PMD_SHIFT)</span>

<span class="cp">#define IXGBE_MACC_FLU       0x00000001</span>
<span class="cp">#define IXGBE_MACC_FSV_10G   0x00030000</span>
<span class="cp">#define IXGBE_MACC_FS        0x00040000</span>
<span class="cp">#define IXGBE_MAC_RX2TX_LPBK 0x00000002</span>

<span class="cm">/* LINKS Bit Masks */</span>
<span class="cp">#define IXGBE_LINKS_KX_AN_COMP  0x80000000</span>
<span class="cp">#define IXGBE_LINKS_UP          0x40000000</span>
<span class="cp">#define IXGBE_LINKS_SPEED       0x20000000</span>
<span class="cp">#define IXGBE_LINKS_MODE        0x18000000</span>
<span class="cp">#define IXGBE_LINKS_RX_MODE     0x06000000</span>
<span class="cp">#define IXGBE_LINKS_TX_MODE     0x01800000</span>
<span class="cp">#define IXGBE_LINKS_XGXS_EN     0x00400000</span>
<span class="cp">#define IXGBE_LINKS_SGMII_EN    0x02000000</span>
<span class="cp">#define IXGBE_LINKS_PCS_1G_EN   0x00200000</span>
<span class="cp">#define IXGBE_LINKS_1G_AN_EN    0x00100000</span>
<span class="cp">#define IXGBE_LINKS_KX_AN_IDLE  0x00080000</span>
<span class="cp">#define IXGBE_LINKS_1G_SYNC     0x00040000</span>
<span class="cp">#define IXGBE_LINKS_10G_ALIGN   0x00020000</span>
<span class="cp">#define IXGBE_LINKS_10G_LANE_SYNC 0x00017000</span>
<span class="cp">#define IXGBE_LINKS_TL_FAULT    0x00001000</span>
<span class="cp">#define IXGBE_LINKS_SIGNAL      0x00000F00</span>

<span class="cp">#define IXGBE_LINKS_SPEED_82599     0x30000000</span>
<span class="cp">#define IXGBE_LINKS_SPEED_10G_82599 0x30000000</span>
<span class="cp">#define IXGBE_LINKS_SPEED_1G_82599  0x20000000</span>
<span class="cp">#define IXGBE_LINKS_SPEED_100_82599 0x10000000</span>
<span class="cp">#define IXGBE_LINK_UP_TIME      90 </span><span class="cm">/* 9.0 Seconds */</span><span class="cp"></span>
<span class="cp">#define IXGBE_AUTO_NEG_TIME     45 </span><span class="cm">/* 4.5 Seconds */</span><span class="cp"></span>

<span class="cp">#define IXGBE_LINKS2_AN_SUPPORTED   0x00000040</span>

<span class="cm">/* PCS1GLSTA Bit Masks */</span>
<span class="cp">#define IXGBE_PCS1GLSTA_LINK_OK         1</span>
<span class="cp">#define IXGBE_PCS1GLSTA_SYNK_OK         0x10</span>
<span class="cp">#define IXGBE_PCS1GLSTA_AN_COMPLETE     0x10000</span>
<span class="cp">#define IXGBE_PCS1GLSTA_AN_PAGE_RX      0x20000</span>
<span class="cp">#define IXGBE_PCS1GLSTA_AN_TIMED_OUT    0x40000</span>
<span class="cp">#define IXGBE_PCS1GLSTA_AN_REMOTE_FAULT 0x80000</span>
<span class="cp">#define IXGBE_PCS1GLSTA_AN_ERROR_RWS    0x100000</span>

<span class="cp">#define IXGBE_PCS1GANA_SYM_PAUSE        0x80</span>
<span class="cp">#define IXGBE_PCS1GANA_ASM_PAUSE        0x100</span>

<span class="cm">/* PCS1GLCTL Bit Masks */</span>
<span class="cp">#define IXGBE_PCS1GLCTL_AN_1G_TIMEOUT_EN  0x00040000 </span><span class="cm">/* PCS 1G autoneg to en */</span><span class="cp"></span>
<span class="cp">#define IXGBE_PCS1GLCTL_FLV_LINK_UP     1</span>
<span class="cp">#define IXGBE_PCS1GLCTL_FORCE_LINK      0x20</span>
<span class="cp">#define IXGBE_PCS1GLCTL_LOW_LINK_LATCH  0x40</span>
<span class="cp">#define IXGBE_PCS1GLCTL_AN_ENABLE       0x10000</span>
<span class="cp">#define IXGBE_PCS1GLCTL_AN_RESTART      0x20000</span>

<span class="cm">/* ANLP1 Bit Masks */</span>
<span class="cp">#define IXGBE_ANLP1_PAUSE               0x0C00</span>
<span class="cp">#define IXGBE_ANLP1_SYM_PAUSE           0x0400</span>
<span class="cp">#define IXGBE_ANLP1_ASM_PAUSE           0x0800</span>
<span class="cp">#define IXGBE_ANLP1_AN_STATE_MASK       0x000f0000</span>

<span class="cm">/* SW Semaphore Register bitmasks */</span>
<span class="cp">#define IXGBE_SWSM_SMBI 0x00000001 </span><span class="cm">/* Driver Semaphore bit */</span><span class="cp"></span>
<span class="cp">#define IXGBE_SWSM_SWESMBI 0x00000002 </span><span class="cm">/* FW Semaphore bit */</span><span class="cp"></span>
<span class="cp">#define IXGBE_SWSM_WMNG 0x00000004 </span><span class="cm">/* Wake MNG Clock */</span><span class="cp"></span>
<span class="cp">#define IXGBE_SWFW_REGSMP 0x80000000 </span><span class="cm">/* Register Semaphore bit 31 */</span><span class="cp"></span>

<span class="cm">/* SW_FW_SYNC/GSSR definitions */</span>
<span class="cp">#define IXGBE_GSSR_EEP_SM     0x0001</span>
<span class="cp">#define IXGBE_GSSR_PHY0_SM    0x0002</span>
<span class="cp">#define IXGBE_GSSR_PHY1_SM    0x0004</span>
<span class="cp">#define IXGBE_GSSR_MAC_CSR_SM 0x0008</span>
<span class="cp">#define IXGBE_GSSR_FLASH_SM   0x0010</span>
<span class="cp">#define IXGBE_GSSR_SW_MNG_SM  0x0400</span>

<span class="cm">/* FW Status register bitmask */</span>
<span class="cp">#define IXGBE_FWSTS_FWRI    0x00000200 </span><span class="cm">/* Firmware Reset Indication */</span><span class="cp"></span>

<span class="cm">/* EEC Register */</span>
<span class="cp">#define IXGBE_EEC_SK        0x00000001 </span><span class="cm">/* EEPROM Clock */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEC_CS        0x00000002 </span><span class="cm">/* EEPROM Chip Select */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEC_DI        0x00000004 </span><span class="cm">/* EEPROM Data In */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEC_DO        0x00000008 </span><span class="cm">/* EEPROM Data Out */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEC_FWE_MASK  0x00000030 </span><span class="cm">/* FLASH Write Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEC_FWE_DIS   0x00000010 </span><span class="cm">/* Disable FLASH writes */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEC_FWE_EN    0x00000020 </span><span class="cm">/* Enable FLASH writes */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEC_FWE_SHIFT 4</span>
<span class="cp">#define IXGBE_EEC_REQ       0x00000040 </span><span class="cm">/* EEPROM Access Request */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEC_GNT       0x00000080 </span><span class="cm">/* EEPROM Access Grant */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEC_PRES      0x00000100 </span><span class="cm">/* EEPROM Present */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEC_ARD       0x00000200 </span><span class="cm">/* EEPROM Auto Read Done */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEC_FLUP      0x00800000 </span><span class="cm">/* Flash update command */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEC_SEC1VAL   0x02000000 </span><span class="cm">/* Sector 1 Valid */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEC_FLUDONE   0x04000000 </span><span class="cm">/* Flash update done */</span><span class="cp"></span>
<span class="cm">/* EEPROM Addressing bits based on type (0-small, 1-large) */</span>
<span class="cp">#define IXGBE_EEC_ADDR_SIZE 0x00000400</span>
<span class="cp">#define IXGBE_EEC_SIZE      0x00007800 </span><span class="cm">/* EEPROM Size */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EERD_MAX_ADDR 0x00003FFF </span><span class="cm">/* EERD alows 14 bits for addr. */</span><span class="cp"></span>

<span class="cp">#define IXGBE_EEC_SIZE_SHIFT          11</span>
<span class="cp">#define IXGBE_EEPROM_WORD_SIZE_SHIFT  6</span>
<span class="cp">#define IXGBE_EEPROM_OPCODE_BITS      8</span>

<span class="cm">/* Part Number String Length */</span>
<span class="cp">#define IXGBE_PBANUM_LENGTH 11</span>

<span class="cm">/* Checksum and EEPROM pointers */</span>
<span class="cp">#define IXGBE_PBANUM_PTR_GUARD  0xFAFA</span>
<span class="cp">#define IXGBE_EEPROM_CHECKSUM   0x3F</span>
<span class="cp">#define IXGBE_EEPROM_SUM        0xBABA</span>
<span class="cp">#define IXGBE_PCIE_ANALOG_PTR   0x03</span>
<span class="cp">#define IXGBE_ATLAS0_CONFIG_PTR 0x04</span>
<span class="cp">#define IXGBE_PHY_PTR           0x04</span>
<span class="cp">#define IXGBE_ATLAS1_CONFIG_PTR 0x05</span>
<span class="cp">#define IXGBE_OPTION_ROM_PTR    0x05</span>
<span class="cp">#define IXGBE_PCIE_GENERAL_PTR  0x06</span>
<span class="cp">#define IXGBE_PCIE_CONFIG0_PTR  0x07</span>
<span class="cp">#define IXGBE_PCIE_CONFIG1_PTR  0x08</span>
<span class="cp">#define IXGBE_CORE0_PTR         0x09</span>
<span class="cp">#define IXGBE_CORE1_PTR         0x0A</span>
<span class="cp">#define IXGBE_MAC0_PTR          0x0B</span>
<span class="cp">#define IXGBE_MAC1_PTR          0x0C</span>
<span class="cp">#define IXGBE_CSR0_CONFIG_PTR   0x0D</span>
<span class="cp">#define IXGBE_CSR1_CONFIG_PTR   0x0E</span>
<span class="cp">#define IXGBE_FW_PTR            0x0F</span>
<span class="cp">#define IXGBE_PBANUM0_PTR       0x15</span>
<span class="cp">#define IXGBE_PBANUM1_PTR       0x16</span>
<span class="cp">#define IXGBE_FREE_SPACE_PTR    0X3E</span>

<span class="cm">/* External Thermal Sensor Config */</span>
<span class="cp">#define IXGBE_ETS_CFG                   0x26</span>
<span class="cp">#define IXGBE_ETS_LTHRES_DELTA_MASK     0x07C0</span>
<span class="cp">#define IXGBE_ETS_LTHRES_DELTA_SHIFT    6</span>
<span class="cp">#define IXGBE_ETS_TYPE_MASK             0x0038</span>
<span class="cp">#define IXGBE_ETS_TYPE_SHIFT            3</span>
<span class="cp">#define IXGBE_ETS_TYPE_EMC              0x000</span>
<span class="cp">#define IXGBE_ETS_TYPE_EMC_SHIFTED      0x000</span>
<span class="cp">#define IXGBE_ETS_NUM_SENSORS_MASK      0x0007</span>
<span class="cp">#define IXGBE_ETS_DATA_LOC_MASK         0x3C00</span>
<span class="cp">#define IXGBE_ETS_DATA_LOC_SHIFT        10</span>
<span class="cp">#define IXGBE_ETS_DATA_INDEX_MASK       0x0300</span>
<span class="cp">#define IXGBE_ETS_DATA_INDEX_SHIFT      8</span>
<span class="cp">#define IXGBE_ETS_DATA_HTHRESH_MASK     0x00FF</span>

<span class="cp">#define IXGBE_SAN_MAC_ADDR_PTR  0x28</span>
<span class="cp">#define IXGBE_DEVICE_CAPS       0x2C</span>
<span class="cp">#define IXGBE_SERIAL_NUMBER_MAC_ADDR 0x11</span>
<span class="cp">#define IXGBE_PCIE_MSIX_82599_CAPS  0x72</span>
<span class="cp">#define IXGBE_MAX_MSIX_VECTORS_82599	0x40</span>
<span class="cp">#define IXGBE_PCIE_MSIX_82598_CAPS  0x62</span>
<span class="cp">#define IXGBE_MAX_MSIX_VECTORS_82598	0x13</span>

<span class="cm">/* MSI-X capability fields masks */</span>
<span class="cp">#define IXGBE_PCIE_MSIX_TBL_SZ_MASK     0x7FF</span>

<span class="cm">/* Legacy EEPROM word offsets */</span>
<span class="cp">#define IXGBE_ISCSI_BOOT_CAPS           0x0033</span>
<span class="cp">#define IXGBE_ISCSI_SETUP_PORT_0        0x0030</span>
<span class="cp">#define IXGBE_ISCSI_SETUP_PORT_1        0x0034</span>

<span class="cm">/* EEPROM Commands - SPI */</span>
<span class="cp">#define IXGBE_EEPROM_MAX_RETRY_SPI      5000 </span><span class="cm">/* Max wait 5ms for RDY signal */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEPROM_STATUS_RDY_SPI     0x01</span>
<span class="cp">#define IXGBE_EEPROM_READ_OPCODE_SPI    0x03  </span><span class="cm">/* EEPROM read opcode */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEPROM_WRITE_OPCODE_SPI   0x02  </span><span class="cm">/* EEPROM write opcode */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEPROM_A8_OPCODE_SPI      0x08  </span><span class="cm">/* opcode bit-3 = addr bit-8 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEPROM_WREN_OPCODE_SPI    0x06  </span><span class="cm">/* EEPROM set Write Ena latch */</span><span class="cp"></span>
<span class="cm">/* EEPROM reset Write Enable latch */</span>
<span class="cp">#define IXGBE_EEPROM_WRDI_OPCODE_SPI    0x04</span>
<span class="cp">#define IXGBE_EEPROM_RDSR_OPCODE_SPI    0x05  </span><span class="cm">/* EEPROM read Status reg */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEPROM_WRSR_OPCODE_SPI    0x01  </span><span class="cm">/* EEPROM write Status reg */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEPROM_ERASE4K_OPCODE_SPI 0x20  </span><span class="cm">/* EEPROM ERASE 4KB */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEPROM_ERASE64K_OPCODE_SPI  0xD8  </span><span class="cm">/* EEPROM ERASE 64KB */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEPROM_ERASE256_OPCODE_SPI  0xDB  </span><span class="cm">/* EEPROM ERASE 256B */</span><span class="cp"></span>

<span class="cm">/* EEPROM Read Register */</span>
<span class="cp">#define IXGBE_EEPROM_RW_REG_DATA   16 </span><span class="cm">/* data offset in EEPROM read reg */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEPROM_RW_REG_DONE   2  </span><span class="cm">/* Offset to READ done bit */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEPROM_RW_REG_START  1  </span><span class="cm">/* First bit to start operation */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEPROM_RW_ADDR_SHIFT 2  </span><span class="cm">/* Shift to the address bits */</span><span class="cp"></span>
<span class="cp">#define IXGBE_NVM_POLL_WRITE       1  </span><span class="cm">/* Flag for polling for write complete */</span><span class="cp"></span>
<span class="cp">#define IXGBE_NVM_POLL_READ        0  </span><span class="cm">/* Flag for polling for read complete */</span><span class="cp"></span>

<span class="cp">#define IXGBE_EEPROM_PAGE_SIZE_MAX       128</span>
<span class="cp">#define IXGBE_EEPROM_RD_BUFFER_MAX_COUNT 512 </span><span class="cm">/* EEPROM words # read in burst */</span><span class="cp"></span>
<span class="cp">#define IXGBE_EEPROM_WR_BUFFER_MAX_COUNT 256 </span><span class="cm">/* EEPROM words # wr in burst */</span><span class="cp"></span>

<span class="cp">#ifndef IXGBE_EEPROM_GRANT_ATTEMPTS</span>
<span class="cp">#define IXGBE_EEPROM_GRANT_ATTEMPTS 1000 </span><span class="cm">/* EEPROM # attempts to gain grant */</span><span class="cp"></span>
<span class="cp">#endif</span>

<span class="cp">#ifndef IXGBE_EERD_EEWR_ATTEMPTS</span>
<span class="cm">/* Number of 5 microseconds we wait for EERD read and</span>
<span class="cm"> * EERW write to complete */</span>
<span class="cp">#define IXGBE_EERD_EEWR_ATTEMPTS 100000</span>
<span class="cp">#endif</span>

<span class="cp">#ifndef IXGBE_FLUDONE_ATTEMPTS</span>
<span class="cm">/* # attempts we wait for flush update to complete */</span>
<span class="cp">#define IXGBE_FLUDONE_ATTEMPTS 20000</span>
<span class="cp">#endif</span>

<span class="cp">#define IXGBE_PCIE_CTRL2                 0x5   </span><span class="cm">/* PCIe Control 2 Offset */</span><span class="cp"></span>
<span class="cp">#define IXGBE_PCIE_CTRL2_DUMMY_ENABLE    0x8   </span><span class="cm">/* Dummy Function Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_PCIE_CTRL2_LAN_DISABLE     0x2   </span><span class="cm">/* LAN PCI Disable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_PCIE_CTRL2_DISABLE_SELECT  0x1   </span><span class="cm">/* LAN Disable Select */</span><span class="cp"></span>

<span class="cp">#define IXGBE_SAN_MAC_ADDR_PORT0_OFFSET  0x0</span>
<span class="cp">#define IXGBE_SAN_MAC_ADDR_PORT1_OFFSET  0x3</span>
<span class="cp">#define IXGBE_DEVICE_CAPS_ALLOW_ANY_SFP  0x1</span>
<span class="cp">#define IXGBE_DEVICE_CAPS_FCOE_OFFLOADS  0x2</span>
<span class="cp">#define IXGBE_FW_LESM_PARAMETERS_PTR     0x2</span>
<span class="cp">#define IXGBE_FW_LESM_STATE_1            0x1</span>
<span class="cp">#define IXGBE_FW_LESM_STATE_ENABLED      0x8000 </span><span class="cm">/* LESM Enable bit */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FW_PASSTHROUGH_PATCH_CONFIG_PTR   0x4</span>
<span class="cp">#define IXGBE_FW_PATCH_VERSION_4         0x7</span>
<span class="cp">#define IXGBE_FCOE_IBA_CAPS_BLK_PTR         0x33 </span><span class="cm">/* iSCSI/FCOE block */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCOE_IBA_CAPS_FCOE            0x20 </span><span class="cm">/* FCOE flags */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ISCSI_FCOE_BLK_PTR            0x17 </span><span class="cm">/* iSCSI/FCOE block */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ISCSI_FCOE_FLAGS_OFFSET       0x0  </span><span class="cm">/* FCOE flags */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ISCSI_FCOE_FLAGS_ENABLE       0x1  </span><span class="cm">/* FCOE flags enable bit */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ALT_SAN_MAC_ADDR_BLK_PTR      0x27 </span><span class="cm">/* Alt. SAN MAC block */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ALT_SAN_MAC_ADDR_CAPS_OFFSET  0x0 </span><span class="cm">/* Alt. SAN MAC capability */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ALT_SAN_MAC_ADDR_PORT0_OFFSET 0x1 </span><span class="cm">/* Alt. SAN MAC 0 offset */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ALT_SAN_MAC_ADDR_PORT1_OFFSET 0x4 </span><span class="cm">/* Alt. SAN MAC 1 offset */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ALT_SAN_MAC_ADDR_WWNN_OFFSET  0x7 </span><span class="cm">/* Alt. WWNN prefix offset */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ALT_SAN_MAC_ADDR_WWPN_OFFSET  0x8 </span><span class="cm">/* Alt. WWPN prefix offset */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ALT_SAN_MAC_ADDR_CAPS_SANMAC  0x0 </span><span class="cm">/* Alt. SAN MAC exists */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ALT_SAN_MAC_ADDR_CAPS_ALTWWN  0x1 </span><span class="cm">/* Alt. WWN base exists */</span><span class="cp"></span>

<span class="cp">#define IXGBE_DEVICE_CAPS_WOL_PORT0_1  0x4 </span><span class="cm">/* WoL supported on ports 0 &amp; 1 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DEVICE_CAPS_WOL_PORT0    0x8 </span><span class="cm">/* WoL supported on port 0 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_DEVICE_CAPS_WOL_MASK     0xC </span><span class="cm">/* Mask for WoL capabilities */</span><span class="cp"></span>

<span class="cm">/* PCI Bus Info */</span>
<span class="cp">#define IXGBE_PCI_DEVICE_STATUS   0xAA</span>
<span class="cp">#define IXGBE_PCI_DEVICE_STATUS_TRANSACTION_PENDING   0x0020</span>
<span class="cp">#define IXGBE_PCI_LINK_STATUS     0xB2</span>
<span class="cp">#define IXGBE_PCI_DEVICE_CONTROL2 0xC8</span>
<span class="cp">#define IXGBE_PCI_LINK_WIDTH      0x3F0</span>
<span class="cp">#define IXGBE_PCI_LINK_WIDTH_1    0x10</span>
<span class="cp">#define IXGBE_PCI_LINK_WIDTH_2    0x20</span>
<span class="cp">#define IXGBE_PCI_LINK_WIDTH_4    0x40</span>
<span class="cp">#define IXGBE_PCI_LINK_WIDTH_8    0x80</span>
<span class="cp">#define IXGBE_PCI_LINK_SPEED      0xF</span>
<span class="cp">#define IXGBE_PCI_LINK_SPEED_2500 0x1</span>
<span class="cp">#define IXGBE_PCI_LINK_SPEED_5000 0x2</span>
<span class="cp">#define IXGBE_PCI_HEADER_TYPE_REGISTER  0x0E</span>
<span class="cp">#define IXGBE_PCI_HEADER_TYPE_MULTIFUNC 0x80</span>
<span class="cp">#define IXGBE_PCI_DEVICE_CONTROL2_16ms  0x0005</span>

<span class="cm">/* Number of 100 microseconds we wait for PCI Express master disable */</span>
<span class="cp">#define IXGBE_PCI_MASTER_DISABLE_TIMEOUT 800</span>

<span class="cm">/* Check whether address is multicast.  This is little-endian specific check.*/</span>
<span class="cp">#define IXGBE_IS_MULTICAST(Address) \</span>
<span class="cp">                (bool)(((u8 *)(Address))[0] &amp; ((u8)0x01))</span>

<span class="cm">/* Check whether an address is broadcast. */</span>
<span class="cp">#define IXGBE_IS_BROADCAST(Address)                      \</span>
<span class="cp">                ((((u8 *)(Address))[0] == ((u8)0xff)) &amp;&amp; \</span>
<span class="cp">                (((u8 *)(Address))[1] == ((u8)0xff)))</span>

<span class="cm">/* RAH */</span>
<span class="cp">#define IXGBE_RAH_VIND_MASK     0x003C0000</span>
<span class="cp">#define IXGBE_RAH_VIND_SHIFT    18</span>
<span class="cp">#define IXGBE_RAH_AV            0x80000000</span>
<span class="cp">#define IXGBE_CLEAR_VMDQ_ALL    0xFFFFFFFF</span>

<span class="cm">/* Header split receive */</span>
<span class="cp">#define IXGBE_RFCTL_ISCSI_DIS       0x00000001</span>
<span class="cp">#define IXGBE_RFCTL_ISCSI_DWC_MASK  0x0000003E</span>
<span class="cp">#define IXGBE_RFCTL_ISCSI_DWC_SHIFT 1</span>
<span class="cp">#define IXGBE_RFCTL_NFSW_DIS        0x00000040</span>
<span class="cp">#define IXGBE_RFCTL_NFSR_DIS        0x00000080</span>
<span class="cp">#define IXGBE_RFCTL_NFS_VER_MASK    0x00000300</span>
<span class="cp">#define IXGBE_RFCTL_NFS_VER_SHIFT   8</span>
<span class="cp">#define IXGBE_RFCTL_NFS_VER_2       0</span>
<span class="cp">#define IXGBE_RFCTL_NFS_VER_3       1</span>
<span class="cp">#define IXGBE_RFCTL_NFS_VER_4       2</span>
<span class="cp">#define IXGBE_RFCTL_IPV6_DIS        0x00000400</span>
<span class="cp">#define IXGBE_RFCTL_IPV6_XSUM_DIS   0x00000800</span>
<span class="cp">#define IXGBE_RFCTL_IPFRSP_DIS      0x00004000</span>
<span class="cp">#define IXGBE_RFCTL_IPV6_EX_DIS     0x00010000</span>
<span class="cp">#define IXGBE_RFCTL_NEW_IPV6_EXT_DIS 0x00020000</span>

<span class="cm">/* Transmit Config masks */</span>
<span class="cp">#define IXGBE_TXDCTL_ENABLE     0x02000000 </span><span class="cm">/* Enable specific Tx Queue */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXDCTL_SWFLSH     0x04000000 </span><span class="cm">/* Tx Desc. write-back flushing */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXDCTL_WTHRESH_SHIFT      16 </span><span class="cm">/* shift to WTHRESH bits */</span><span class="cp"></span>
<span class="cm">/* Enable short packet padding to 64 bytes */</span>
<span class="cp">#define IXGBE_TX_PAD_ENABLE     0x00000400</span>
<span class="cp">#define IXGBE_JUMBO_FRAME_ENABLE 0x00000004  </span><span class="cm">/* Allow jumbo frames */</span><span class="cp"></span>
<span class="cm">/* This allows for 16K packets + 4k for vlan */</span>
<span class="cp">#define IXGBE_MAX_FRAME_SZ      0x40040000</span>

<span class="cp">#define IXGBE_TDWBAL_HEAD_WB_ENABLE   0x1      </span><span class="cm">/* Tx head write-back enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TDWBAL_SEQNUM_WB_ENABLE 0x2      </span><span class="cm">/* Tx seq# write-back enable */</span><span class="cp"></span>

<span class="cm">/* Receive Config masks */</span>
<span class="cp">#define IXGBE_RXCTRL_RXEN       0x00000001  </span><span class="cm">/* Enable Receiver */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXCTRL_DMBYPS     0x00000002  </span><span class="cm">/* Descriptor Monitor Bypass */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDCTL_ENABLE     0x02000000  </span><span class="cm">/* Enable specific Rx Queue */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDCTL_SWFLSH     0x04000000  </span><span class="cm">/* Rx Desc. write-back flushing */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDCTL_RLPMLMASK  0x00003FFF  </span><span class="cm">/* Only supported on the X540 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDCTL_RLPML_EN   0x00008000</span>
<span class="cp">#define IXGBE_RXDCTL_VME        0x40000000  </span><span class="cm">/* VLAN mode enable */</span><span class="cp"></span>

<span class="cp">#define IXGBE_TSAUXC_EN_CLK   0x00000004</span>
<span class="cp">#define IXGBE_TSAUXC_SYNCLK   0x00000008</span>
<span class="cp">#define IXGBE_TSAUXC_SDP0_INT 0x00000040</span>

<span class="cp">#define IXGBE_TSYNCTXCTL_VALID		0x00000001 </span><span class="cm">/* Tx timestamp valid */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TSYNCTXCTL_ENABLED	0x00000010 </span><span class="cm">/* Tx timestamping enabled */</span><span class="cp"></span>

<span class="cp">#define IXGBE_TSYNCRXCTL_VALID		0x00000001 </span><span class="cm">/* Rx timestamp valid */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TSYNCRXCTL_TYPE_MASK	0x0000000E </span><span class="cm">/* Rx type mask */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TSYNCRXCTL_TYPE_L2_V2	0x00</span>
<span class="cp">#define IXGBE_TSYNCRXCTL_TYPE_L4_V1	0x02</span>
<span class="cp">#define IXGBE_TSYNCRXCTL_TYPE_L2_L4_V2	0x04</span>
<span class="cp">#define IXGBE_TSYNCRXCTL_TYPE_EVENT_V2	0x0A</span>
<span class="cp">#define IXGBE_TSYNCRXCTL_ENABLED	0x00000010 </span><span class="cm">/* Rx Timestamping enabled */</span><span class="cp"></span>

<span class="cp">#define IXGBE_RXMTRL_V1_CTRLT_MASK	0x000000FF</span>
<span class="cp">#define IXGBE_RXMTRL_V1_SYNC_MSG	0x00</span>
<span class="cp">#define IXGBE_RXMTRL_V1_DELAY_REQ_MSG	0x01</span>
<span class="cp">#define IXGBE_RXMTRL_V1_FOLLOWUP_MSG	0x02</span>
<span class="cp">#define IXGBE_RXMTRL_V1_DELAY_RESP_MSG	0x03</span>
<span class="cp">#define IXGBE_RXMTRL_V1_MGMT_MSG	0x04</span>

<span class="cp">#define IXGBE_RXMTRL_V2_MSGID_MASK		0x0000FF00</span>
<span class="cp">#define IXGBE_RXMTRL_V2_SYNC_MSG		0x0000</span>
<span class="cp">#define IXGBE_RXMTRL_V2_DELAY_REQ_MSG		0x0100</span>
<span class="cp">#define IXGBE_RXMTRL_V2_PDELAY_REQ_MSG		0x0200</span>
<span class="cp">#define IXGBE_RXMTRL_V2_PDELAY_RESP_MSG		0x0300</span>
<span class="cp">#define IXGBE_RXMTRL_V2_FOLLOWUP_MSG		0x0800</span>
<span class="cp">#define IXGBE_RXMTRL_V2_DELAY_RESP_MSG		0x0900</span>
<span class="cp">#define IXGBE_RXMTRL_V2_PDELAY_FOLLOWUP_MSG	0x0A00</span>
<span class="cp">#define IXGBE_RXMTRL_V2_ANNOUNCE_MSG		0x0B00</span>
<span class="cp">#define IXGBE_RXMTRL_V2_SIGNALING_MSG		0x0C00</span>
<span class="cp">#define IXGBE_RXMTRL_V2_MGMT_MSG		0x0D00</span>

<span class="cp">#define IXGBE_FCTRL_SBP 0x00000002 </span><span class="cm">/* Store Bad Packet */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCTRL_MPE 0x00000100 </span><span class="cm">/* Multicast Promiscuous Ena*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCTRL_UPE 0x00000200 </span><span class="cm">/* Unicast Promiscuous Ena */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCTRL_BAM 0x00000400 </span><span class="cm">/* Broadcast Accept Mode */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCTRL_PMCF 0x00001000 </span><span class="cm">/* Pass MAC Control Frames */</span><span class="cp"></span>
<span class="cp">#define IXGBE_FCTRL_DPF 0x00002000 </span><span class="cm">/* Discard Pause Frame */</span><span class="cp"></span>
<span class="cm">/* Receive Priority Flow Control Enable */</span>
<span class="cp">#define IXGBE_FCTRL_RPFCE 0x00004000</span>
<span class="cp">#define IXGBE_FCTRL_RFCE 0x00008000 </span><span class="cm">/* Receive Flow Control Ena */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MFLCN_PMCF        0x00000001 </span><span class="cm">/* Pass MAC Control Frames */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MFLCN_DPF         0x00000002 </span><span class="cm">/* Discard Pause Frame */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MFLCN_RPFCE       0x00000004 </span><span class="cm">/* Receive Priority FC Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MFLCN_RFCE        0x00000008 </span><span class="cm">/* Receive FC Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MFLCN_RPFCE_MASK	0x00000FF4 </span><span class="cm">/* Receive FC Mask */</span><span class="cp"></span>

<span class="cp">#define IXGBE_MFLCN_RPFCE_SHIFT		 4</span>

<span class="cm">/* Multiple Receive Queue Control */</span>
<span class="cp">#define IXGBE_MRQC_RSSEN                 0x00000001  </span><span class="cm">/* RSS Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MRQC_MRQE_MASK                    0xF </span><span class="cm">/* Bits 3:0 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MRQC_RT8TCEN               0x00000002 </span><span class="cm">/* 8 TC no RSS */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MRQC_RT4TCEN               0x00000003 </span><span class="cm">/* 4 TC no RSS */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MRQC_RTRSS8TCEN            0x00000004 </span><span class="cm">/* 8 TC w/ RSS */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MRQC_RTRSS4TCEN            0x00000005 </span><span class="cm">/* 4 TC w/ RSS */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MRQC_VMDQEN                0x00000008 </span><span class="cm">/* VMDq2 64 pools no RSS */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MRQC_VMDQRSS32EN           0x0000000A </span><span class="cm">/* VMDq2 32 pools w/ RSS */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MRQC_VMDQRSS64EN           0x0000000B </span><span class="cm">/* VMDq2 64 pools w/ RSS */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MRQC_VMDQRT8TCEN           0x0000000C </span><span class="cm">/* VMDq2/RT 16 pool 8 TC */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MRQC_VMDQRT4TCEN           0x0000000D </span><span class="cm">/* VMDq2/RT 32 pool 4 TC */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MRQC_RSS_FIELD_MASK        0xFFFF0000</span>
<span class="cp">#define IXGBE_MRQC_RSS_FIELD_IPV4_TCP    0x00010000</span>
<span class="cp">#define IXGBE_MRQC_RSS_FIELD_IPV4        0x00020000</span>
<span class="cp">#define IXGBE_MRQC_RSS_FIELD_IPV6_EX_TCP 0x00040000</span>
<span class="cp">#define IXGBE_MRQC_RSS_FIELD_IPV6_EX     0x00080000</span>
<span class="cp">#define IXGBE_MRQC_RSS_FIELD_IPV6        0x00100000</span>
<span class="cp">#define IXGBE_MRQC_RSS_FIELD_IPV6_TCP    0x00200000</span>
<span class="cp">#define IXGBE_MRQC_RSS_FIELD_IPV4_UDP    0x00400000</span>
<span class="cp">#define IXGBE_MRQC_RSS_FIELD_IPV6_UDP    0x00800000</span>
<span class="cp">#define IXGBE_MRQC_RSS_FIELD_IPV6_EX_UDP 0x01000000</span>
<span class="cp">#define IXGBE_MRQC_L3L4TXSWEN            0x00008000</span>

<span class="cm">/* Queue Drop Enable */</span>
<span class="cp">#define IXGBE_QDE_ENABLE     0x00000001</span>
<span class="cp">#define IXGBE_QDE_IDX_MASK   0x00007F00</span>
<span class="cp">#define IXGBE_QDE_IDX_SHIFT           8</span>

<span class="cp">#define IXGBE_TXD_POPTS_IXSM 0x01       </span><span class="cm">/* Insert IP checksum */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_POPTS_TXSM 0x02       </span><span class="cm">/* Insert TCP/UDP checksum */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_CMD_EOP    0x01000000 </span><span class="cm">/* End of Packet */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_CMD_IFCS   0x02000000 </span><span class="cm">/* Insert FCS (Ethernet CRC) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_CMD_IC     0x04000000 </span><span class="cm">/* Insert Checksum */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_CMD_RS     0x08000000 </span><span class="cm">/* Report Status */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_CMD_DEXT   0x20000000 </span><span class="cm">/* Descriptor extension (0 = legacy) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_CMD_VLE    0x40000000 </span><span class="cm">/* Add VLAN tag */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TXD_STAT_DD    0x00000001 </span><span class="cm">/* Descriptor Done */</span><span class="cp"></span>

<span class="cp">#define IXGBE_RXDADV_IPSEC_STATUS_SECP                  0x00020000</span>
<span class="cp">#define IXGBE_RXDADV_IPSEC_ERROR_INVALID_PROTOCOL       0x08000000</span>
<span class="cp">#define IXGBE_RXDADV_IPSEC_ERROR_INVALID_LENGTH         0x10000000</span>
<span class="cp">#define IXGBE_RXDADV_IPSEC_ERROR_AUTH_FAILED            0x18000000</span>
<span class="cp">#define IXGBE_RXDADV_IPSEC_ERROR_BIT_MASK               0x18000000</span>
<span class="cm">/* Multiple Transmit Queue Command Register */</span>
<span class="cp">#define IXGBE_MTQC_RT_ENA       0x1 </span><span class="cm">/* DCB Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MTQC_VT_ENA       0x2 </span><span class="cm">/* VMDQ2 Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MTQC_64Q_1PB      0x0 </span><span class="cm">/* 64 queues 1 pack buffer */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MTQC_32VF         0x8 </span><span class="cm">/* 4 TX Queues per pool w/32VF&#39;s */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MTQC_64VF         0x4 </span><span class="cm">/* 2 TX Queues per pool w/64VF&#39;s */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MTQC_8TC_8TQ      0xC </span><span class="cm">/* 8 TC if RT_ENA or 8 TQ if VT_ENA */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MTQC_4TC_4TQ	0x8 </span><span class="cm">/* 4 TC if RT_ENA or 4 TQ if VT_ENA */</span><span class="cp"></span>

<span class="cm">/* Receive Descriptor bit definitions */</span>
<span class="cp">#define IXGBE_RXD_STAT_DD       0x01    </span><span class="cm">/* Descriptor Done */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_EOP      0x02    </span><span class="cm">/* End of Packet */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_FLM      0x04    </span><span class="cm">/* FDir Match */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_VP       0x08    </span><span class="cm">/* IEEE VLAN Packet */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_NEXTP_MASK   0x000FFFF0 </span><span class="cm">/* Next Descriptor Index */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_NEXTP_SHIFT  0x00000004</span>
<span class="cp">#define IXGBE_RXD_STAT_UDPCS    0x10    </span><span class="cm">/* UDP xsum calculated */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_L4CS     0x20    </span><span class="cm">/* L4 xsum calculated */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_IPCS     0x40    </span><span class="cm">/* IP xsum calculated */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_PIF      0x80    </span><span class="cm">/* passed in-exact filter */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_CRCV     0x100   </span><span class="cm">/* Speculative CRC Valid */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_VEXT     0x200   </span><span class="cm">/* 1st VLAN found */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_UDPV     0x400   </span><span class="cm">/* Valid UDP checksum */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_DYNINT   0x800   </span><span class="cm">/* Pkt caused INT via DYNINT */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_LLINT    0x800   </span><span class="cm">/* Pkt caused Low Latency Interrupt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_TS       0x10000 </span><span class="cm">/* Time Stamp */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_SECP     0x20000 </span><span class="cm">/* Security Processing */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_LB       0x40000 </span><span class="cm">/* Loopback Status */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_STAT_ACK      0x8000  </span><span class="cm">/* ACK Packet indication */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_ERR_CE        0x01    </span><span class="cm">/* CRC Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_ERR_LE        0x02    </span><span class="cm">/* Length Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_ERR_PE        0x08    </span><span class="cm">/* Packet Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_ERR_OSE       0x10    </span><span class="cm">/* Oversize Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_ERR_USE       0x20    </span><span class="cm">/* Undersize Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_ERR_TCPE      0x40    </span><span class="cm">/* TCP/UDP Checksum Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_ERR_IPE       0x80    </span><span class="cm">/* IP Checksum Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_MASK           0xfff00000 </span><span class="cm">/* RDESC.ERRORS mask */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_SHIFT          20         </span><span class="cm">/* RDESC.ERRORS shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_FCEOFE         0x80000000 </span><span class="cm">/* FCoEFe/IPE */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_FCERR          0x00700000 </span><span class="cm">/* FCERR/FDIRERR */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_FDIR_LEN       0x00100000 </span><span class="cm">/* FDIR Length error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_FDIR_DROP      0x00200000 </span><span class="cm">/* FDIR Drop error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_FDIR_COLL      0x00400000 </span><span class="cm">/* FDIR Collision error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_HBO    0x00800000 </span><span class="cm">/*Header Buffer Overflow */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_CE     0x01000000 </span><span class="cm">/* CRC Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_LE     0x02000000 </span><span class="cm">/* Length Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_PE     0x08000000 </span><span class="cm">/* Packet Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_OSE    0x10000000 </span><span class="cm">/* Oversize Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_USE    0x20000000 </span><span class="cm">/* Undersize Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_TCPE   0x40000000 </span><span class="cm">/* TCP/UDP Checksum Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_ERR_IPE    0x80000000 </span><span class="cm">/* IP Checksum Error */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_VLAN_ID_MASK  0x0FFF  </span><span class="cm">/* VLAN ID is in lower 12 bits */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_PRI_MASK      0xE000  </span><span class="cm">/* Priority is in upper 3 bits */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_PRI_SHIFT     13</span>
<span class="cp">#define IXGBE_RXD_CFI_MASK      0x1000  </span><span class="cm">/* CFI is bit 12 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXD_CFI_SHIFT     12</span>

<span class="cp">#define IXGBE_RXDADV_STAT_DD            IXGBE_RXD_STAT_DD  </span><span class="cm">/* Done */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_EOP           IXGBE_RXD_STAT_EOP </span><span class="cm">/* End of Packet */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_FLM           IXGBE_RXD_STAT_FLM </span><span class="cm">/* FDir Match */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_VP            IXGBE_RXD_STAT_VP  </span><span class="cm">/* IEEE VLAN Pkt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_MASK          0x000fffff </span><span class="cm">/* Stat/NEXTP: bit 0-19 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_FCEOFS        0x00000040 </span><span class="cm">/* FCoE EOF/SOF Stat */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_FCSTAT        0x00000030 </span><span class="cm">/* FCoE Pkt Stat */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_FCSTAT_NOMTCH 0x00000000 </span><span class="cm">/* 00: No Ctxt Match */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_FCSTAT_NODDP  0x00000010 </span><span class="cm">/* 01: Ctxt w/o DDP */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_FCSTAT_FCPRSP 0x00000020 </span><span class="cm">/* 10: Recv. FCP_RSP */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_FCSTAT_DDP    0x00000030 </span><span class="cm">/* 11: Ctxt w/ DDP */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_STAT_TS		0x00010000 </span><span class="cm">/* IEEE 1588 Time Stamp */</span><span class="cp"></span>

<span class="cm">/* PSRTYPE bit definitions */</span>
<span class="cp">#define IXGBE_PSRTYPE_TCPHDR    0x00000010</span>
<span class="cp">#define IXGBE_PSRTYPE_UDPHDR    0x00000020</span>
<span class="cp">#define IXGBE_PSRTYPE_IPV4HDR   0x00000100</span>
<span class="cp">#define IXGBE_PSRTYPE_IPV6HDR   0x00000200</span>
<span class="cp">#define IXGBE_PSRTYPE_L2HDR     0x00001000</span>

<span class="cm">/* SRRCTL bit definitions */</span>
<span class="cp">#define IXGBE_SRRCTL_BSIZEPKT_SHIFT     10     </span><span class="cm">/* so many KBs */</span><span class="cp"></span>
<span class="cp">#define IXGBE_SRRCTL_RDMTS_SHIFT        22</span>
<span class="cp">#define IXGBE_SRRCTL_RDMTS_MASK         0x01C00000</span>
<span class="cp">#define IXGBE_SRRCTL_DROP_EN            0x10000000</span>
<span class="cp">#define IXGBE_SRRCTL_BSIZEPKT_MASK      0x0000007F</span>
<span class="cp">#define IXGBE_SRRCTL_BSIZEHDR_MASK      0x00003F00</span>
<span class="cp">#define IXGBE_SRRCTL_DESCTYPE_LEGACY    0x00000000</span>
<span class="cp">#define IXGBE_SRRCTL_DESCTYPE_ADV_ONEBUF 0x02000000</span>
<span class="cp">#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT  0x04000000</span>
<span class="cp">#define IXGBE_SRRCTL_DESCTYPE_HDR_REPLICATION_LARGE_PKT 0x08000000</span>
<span class="cp">#define IXGBE_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS 0x0A000000</span>
<span class="cp">#define IXGBE_SRRCTL_DESCTYPE_MASK      0x0E000000</span>

<span class="cp">#define IXGBE_RXDPS_HDRSTAT_HDRSP       0x00008000</span>
<span class="cp">#define IXGBE_RXDPS_HDRSTAT_HDRLEN_MASK 0x000003FF</span>

<span class="cp">#define IXGBE_RXDADV_RSSTYPE_MASK       0x0000000F</span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_MASK       0x0000FFF0</span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_MASK_EX    0x0001FFF0</span>
<span class="cp">#define IXGBE_RXDADV_HDRBUFLEN_MASK     0x00007FE0</span>
<span class="cp">#define IXGBE_RXDADV_RSCCNT_MASK        0x001E0000</span>
<span class="cp">#define IXGBE_RXDADV_RSCCNT_SHIFT       17</span>
<span class="cp">#define IXGBE_RXDADV_HDRBUFLEN_SHIFT    5</span>
<span class="cp">#define IXGBE_RXDADV_SPLITHEADER_EN     0x00001000</span>
<span class="cp">#define IXGBE_RXDADV_SPH                0x8000</span>

<span class="cm">/* RSS Hash results */</span>
<span class="cp">#define IXGBE_RXDADV_RSSTYPE_NONE       0x00000000</span>
<span class="cp">#define IXGBE_RXDADV_RSSTYPE_IPV4_TCP   0x00000001</span>
<span class="cp">#define IXGBE_RXDADV_RSSTYPE_IPV4       0x00000002</span>
<span class="cp">#define IXGBE_RXDADV_RSSTYPE_IPV6_TCP   0x00000003</span>
<span class="cp">#define IXGBE_RXDADV_RSSTYPE_IPV6_EX    0x00000004</span>
<span class="cp">#define IXGBE_RXDADV_RSSTYPE_IPV6       0x00000005</span>
<span class="cp">#define IXGBE_RXDADV_RSSTYPE_IPV6_TCP_EX 0x00000006</span>
<span class="cp">#define IXGBE_RXDADV_RSSTYPE_IPV4_UDP   0x00000007</span>
<span class="cp">#define IXGBE_RXDADV_RSSTYPE_IPV6_UDP   0x00000008</span>
<span class="cp">#define IXGBE_RXDADV_RSSTYPE_IPV6_UDP_EX 0x00000009</span>

<span class="cm">/* RSS Packet Types as indicated in the receive descriptor. */</span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_NONE       0x00000000</span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_IPV4       0x00000010 </span><span class="cm">/* IPv4 hdr present */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_IPV4_EX    0x00000020 </span><span class="cm">/* IPv4 hdr + extensions */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_IPV6       0x00000040 </span><span class="cm">/* IPv6 hdr present */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_IPV6_EX    0x00000080 </span><span class="cm">/* IPv6 hdr + extensions */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_TCP        0x00000100 </span><span class="cm">/* TCP hdr present */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_UDP        0x00000200 </span><span class="cm">/* UDP hdr present */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_SCTP       0x00000400 </span><span class="cm">/* SCTP hdr present */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_NFS        0x00000800 </span><span class="cm">/* NFS hdr present */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_IPSEC_ESP  0x00001000 </span><span class="cm">/* IPSec ESP */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_IPSEC_AH   0x00002000 </span><span class="cm">/* IPSec AH */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_LINKSEC    0x00004000 </span><span class="cm">/* LinkSec Encap */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_ETQF       0x00008000 </span><span class="cm">/* PKTTYPE is ETQF index */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_ETQF_MASK  0x00000070 </span><span class="cm">/* ETQF has 8 indices */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RXDADV_PKTTYPE_ETQF_SHIFT 4          </span><span class="cm">/* Right-shift 4 bits */</span><span class="cp"></span>

<span class="cm">/* Security Processing bit Indication */</span>
<span class="cp">#define IXGBE_RXDADV_LNKSEC_STATUS_SECP         0x00020000</span>
<span class="cp">#define IXGBE_RXDADV_LNKSEC_ERROR_NO_SA_MATCH   0x08000000</span>
<span class="cp">#define IXGBE_RXDADV_LNKSEC_ERROR_REPLAY_ERROR  0x10000000</span>
<span class="cp">#define IXGBE_RXDADV_LNKSEC_ERROR_BIT_MASK      0x18000000</span>
<span class="cp">#define IXGBE_RXDADV_LNKSEC_ERROR_BAD_SIG       0x18000000</span>

<span class="cm">/* Masks to determine if packets should be dropped due to frame errors */</span>
<span class="cp">#define IXGBE_RXD_ERR_FRAME_ERR_MASK ( \</span>
<span class="cp">                                      IXGBE_RXD_ERR_CE | \</span>
<span class="cp">                                      IXGBE_RXD_ERR_LE | \</span>
<span class="cp">                                      IXGBE_RXD_ERR_PE | \</span>
<span class="cp">                                      IXGBE_RXD_ERR_OSE | \</span>
<span class="cp">                                      IXGBE_RXD_ERR_USE)</span>

<span class="cp">#define IXGBE_RXDADV_ERR_FRAME_ERR_MASK ( \</span>
<span class="cp">                                      IXGBE_RXDADV_ERR_CE | \</span>
<span class="cp">                                      IXGBE_RXDADV_ERR_LE | \</span>
<span class="cp">                                      IXGBE_RXDADV_ERR_PE | \</span>
<span class="cp">                                      IXGBE_RXDADV_ERR_OSE | \</span>
<span class="cp">                                      IXGBE_RXDADV_ERR_USE)</span>

<span class="cm">/* Multicast bit mask */</span>
<span class="cp">#define IXGBE_MCSTCTRL_MFE      0x4</span>

<span class="cm">/* Number of Transmit and Receive Descriptors must be a multiple of 8 */</span>
<span class="cp">#define IXGBE_REQ_TX_DESCRIPTOR_MULTIPLE  8</span>
<span class="cp">#define IXGBE_REQ_RX_DESCRIPTOR_MULTIPLE  8</span>
<span class="cp">#define IXGBE_REQ_TX_BUFFER_GRANULARITY   1024</span>

<span class="cm">/* Vlan-specific macros */</span>
<span class="cp">#define IXGBE_RX_DESC_SPECIAL_VLAN_MASK  0x0FFF </span><span class="cm">/* VLAN ID in lower 12 bits */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RX_DESC_SPECIAL_PRI_MASK   0xE000 </span><span class="cm">/* Priority in upper 3 bits */</span><span class="cp"></span>
<span class="cp">#define IXGBE_RX_DESC_SPECIAL_PRI_SHIFT  0x000D </span><span class="cm">/* Priority in upper 3 of 16 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_TX_DESC_SPECIAL_PRI_SHIFT  IXGBE_RX_DESC_SPECIAL_PRI_SHIFT</span>

<span class="cm">/* SR-IOV specific macros */</span>
<span class="cp">#define IXGBE_MBVFICR_INDEX(vf_number)   (vf_number &gt;&gt; 4)</span>
<span class="cp">#define IXGBE_MBVFICR(_i)		(0x00710 + ((_i) * 4))</span>
<span class="cp">#define IXGBE_VFLRE(_i)		((((_i) &amp; 1) ? 0x001C0 : 0x00600))</span>
<span class="cp">#define IXGBE_VFLREC(_i)		(0x00700 + ((_i) * 4))</span>

<span class="k">enum</span> <span class="n">ixgbe_fdir_pballoc_type</span> <span class="p">{</span>
	<span class="n">IXGBE_FDIR_PBALLOC_NONE</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">IXGBE_FDIR_PBALLOC_64K</span>  <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">IXGBE_FDIR_PBALLOC_128K</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">IXGBE_FDIR_PBALLOC_256K</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
<span class="p">};</span>
<span class="cp">#define IXGBE_FDIR_PBALLOC_SIZE_SHIFT           16</span>

<span class="cm">/* Flow Director register values */</span>
<span class="cp">#define IXGBE_FDIRCTRL_PBALLOC_64K              0x00000001</span>
<span class="cp">#define IXGBE_FDIRCTRL_PBALLOC_128K             0x00000002</span>
<span class="cp">#define IXGBE_FDIRCTRL_PBALLOC_256K             0x00000003</span>
<span class="cp">#define IXGBE_FDIRCTRL_INIT_DONE                0x00000008</span>
<span class="cp">#define IXGBE_FDIRCTRL_PERFECT_MATCH            0x00000010</span>
<span class="cp">#define IXGBE_FDIRCTRL_REPORT_STATUS            0x00000020</span>
<span class="cp">#define IXGBE_FDIRCTRL_REPORT_STATUS_ALWAYS     0x00000080</span>
<span class="cp">#define IXGBE_FDIRCTRL_DROP_Q_SHIFT             8</span>
<span class="cp">#define IXGBE_FDIRCTRL_FLEX_SHIFT               16</span>
<span class="cp">#define IXGBE_FDIRCTRL_SEARCHLIM                0x00800000</span>
<span class="cp">#define IXGBE_FDIRCTRL_MAX_LENGTH_SHIFT         24</span>
<span class="cp">#define IXGBE_FDIRCTRL_FULL_THRESH_MASK         0xF0000000</span>
<span class="cp">#define IXGBE_FDIRCTRL_FULL_THRESH_SHIFT        28</span>

<span class="cp">#define IXGBE_FDIRTCPM_DPORTM_SHIFT             16</span>
<span class="cp">#define IXGBE_FDIRUDPM_DPORTM_SHIFT             16</span>
<span class="cp">#define IXGBE_FDIRIP6M_DIPM_SHIFT               16</span>
<span class="cp">#define IXGBE_FDIRM_VLANID                      0x00000001</span>
<span class="cp">#define IXGBE_FDIRM_VLANP                       0x00000002</span>
<span class="cp">#define IXGBE_FDIRM_POOL                        0x00000004</span>
<span class="cp">#define IXGBE_FDIRM_L4P                         0x00000008</span>
<span class="cp">#define IXGBE_FDIRM_FLEX                        0x00000010</span>
<span class="cp">#define IXGBE_FDIRM_DIPv6                       0x00000020</span>

<span class="cp">#define IXGBE_FDIRFREE_FREE_MASK                0xFFFF</span>
<span class="cp">#define IXGBE_FDIRFREE_FREE_SHIFT               0</span>
<span class="cp">#define IXGBE_FDIRFREE_COLL_MASK                0x7FFF0000</span>
<span class="cp">#define IXGBE_FDIRFREE_COLL_SHIFT               16</span>
<span class="cp">#define IXGBE_FDIRLEN_MAXLEN_MASK               0x3F</span>
<span class="cp">#define IXGBE_FDIRLEN_MAXLEN_SHIFT              0</span>
<span class="cp">#define IXGBE_FDIRLEN_MAXHASH_MASK              0x7FFF0000</span>
<span class="cp">#define IXGBE_FDIRLEN_MAXHASH_SHIFT             16</span>
<span class="cp">#define IXGBE_FDIRUSTAT_ADD_MASK                0xFFFF</span>
<span class="cp">#define IXGBE_FDIRUSTAT_ADD_SHIFT               0</span>
<span class="cp">#define IXGBE_FDIRUSTAT_REMOVE_MASK             0xFFFF0000</span>
<span class="cp">#define IXGBE_FDIRUSTAT_REMOVE_SHIFT            16</span>
<span class="cp">#define IXGBE_FDIRFSTAT_FADD_MASK               0x00FF</span>
<span class="cp">#define IXGBE_FDIRFSTAT_FADD_SHIFT              0</span>
<span class="cp">#define IXGBE_FDIRFSTAT_FREMOVE_MASK            0xFF00</span>
<span class="cp">#define IXGBE_FDIRFSTAT_FREMOVE_SHIFT           8</span>
<span class="cp">#define IXGBE_FDIRPORT_DESTINATION_SHIFT        16</span>
<span class="cp">#define IXGBE_FDIRVLAN_FLEX_SHIFT               16</span>
<span class="cp">#define IXGBE_FDIRHASH_BUCKET_VALID_SHIFT       15</span>
<span class="cp">#define IXGBE_FDIRHASH_SIG_SW_INDEX_SHIFT       16</span>

<span class="cp">#define IXGBE_FDIRCMD_CMD_MASK                  0x00000003</span>
<span class="cp">#define IXGBE_FDIRCMD_CMD_ADD_FLOW              0x00000001</span>
<span class="cp">#define IXGBE_FDIRCMD_CMD_REMOVE_FLOW           0x00000002</span>
<span class="cp">#define IXGBE_FDIRCMD_CMD_QUERY_REM_FILT        0x00000003</span>
<span class="cp">#define IXGBE_FDIRCMD_FILTER_VALID              0x00000004</span>
<span class="cp">#define IXGBE_FDIRCMD_FILTER_UPDATE             0x00000008</span>
<span class="cp">#define IXGBE_FDIRCMD_IPv6DMATCH                0x00000010</span>
<span class="cp">#define IXGBE_FDIRCMD_L4TYPE_UDP                0x00000020</span>
<span class="cp">#define IXGBE_FDIRCMD_L4TYPE_TCP                0x00000040</span>
<span class="cp">#define IXGBE_FDIRCMD_L4TYPE_SCTP               0x00000060</span>
<span class="cp">#define IXGBE_FDIRCMD_IPV6                      0x00000080</span>
<span class="cp">#define IXGBE_FDIRCMD_CLEARHT                   0x00000100</span>
<span class="cp">#define IXGBE_FDIRCMD_DROP                      0x00000200</span>
<span class="cp">#define IXGBE_FDIRCMD_INT                       0x00000400</span>
<span class="cp">#define IXGBE_FDIRCMD_LAST                      0x00000800</span>
<span class="cp">#define IXGBE_FDIRCMD_COLLISION                 0x00001000</span>
<span class="cp">#define IXGBE_FDIRCMD_QUEUE_EN                  0x00008000</span>
<span class="cp">#define IXGBE_FDIRCMD_FLOW_TYPE_SHIFT           5</span>
<span class="cp">#define IXGBE_FDIRCMD_RX_QUEUE_SHIFT            16</span>
<span class="cp">#define IXGBE_FDIRCMD_VT_POOL_SHIFT             24</span>
<span class="cp">#define IXGBE_FDIR_INIT_DONE_POLL               10</span>
<span class="cp">#define IXGBE_FDIRCMD_CMD_POLL                  10</span>

<span class="cp">#define IXGBE_FDIR_DROP_QUEUE                   127</span>

<span class="cm">/* Manageablility Host Interface defines */</span>
<span class="cp">#define IXGBE_HI_MAX_BLOCK_BYTE_LENGTH       1792 </span><span class="cm">/* Num of bytes in range */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HI_MAX_BLOCK_DWORD_LENGTH      448 </span><span class="cm">/* Num of dwords in range */</span><span class="cp"></span>
<span class="cp">#define IXGBE_HI_COMMAND_TIMEOUT             500 </span><span class="cm">/* Process HI command limit */</span><span class="cp"></span>

<span class="cm">/* CEM Support */</span>
<span class="cp">#define FW_CEM_HDR_LEN                0x4</span>
<span class="cp">#define FW_CEM_CMD_DRIVER_INFO        0xDD</span>
<span class="cp">#define FW_CEM_CMD_DRIVER_INFO_LEN    0x5</span>
<span class="cp">#define FW_CEM_CMD_RESERVED           0x0</span>
<span class="cp">#define FW_CEM_UNUSED_VER             0x0</span>
<span class="cp">#define FW_CEM_MAX_RETRIES            3</span>
<span class="cp">#define FW_CEM_RESP_STATUS_SUCCESS    0x1</span>

<span class="cm">/* Host Interface Command Structures */</span>
<span class="k">struct</span> <span class="n">ixgbe_hic_hdr</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">cmd</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">buf_len</span><span class="p">;</span>
	<span class="k">union</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">cmd_resv</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">ret_status</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">cmd_or_resp</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">checksum</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ixgbe_hic_drv_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_hic_hdr</span> <span class="n">hdr</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">port_num</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ver_sub</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ver_build</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ver_min</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">ver_maj</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">pad</span><span class="p">;</span> <span class="cm">/* end spacing to ensure length is mult. of dword */</span>
	<span class="n">u16</span> <span class="n">pad2</span><span class="p">;</span> <span class="cm">/* end spacing to ensure length is mult. of dword2 */</span>
<span class="p">};</span>

<span class="cm">/* Transmit Descriptor - Advanced */</span>
<span class="k">union</span> <span class="n">ixgbe_adv_tx_desc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">__le64</span> <span class="n">buffer_addr</span><span class="p">;</span>      <span class="cm">/* Address of descriptor&#39;s data buf */</span>
		<span class="n">__le32</span> <span class="n">cmd_type_len</span><span class="p">;</span>
		<span class="n">__le32</span> <span class="n">olinfo_status</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">read</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">__le64</span> <span class="n">rsvd</span><span class="p">;</span>       <span class="cm">/* Reserved */</span>
		<span class="n">__le32</span> <span class="n">nxtseq_seed</span><span class="p">;</span>
		<span class="n">__le32</span> <span class="n">status</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">wb</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Receive Descriptor - Advanced */</span>
<span class="k">union</span> <span class="n">ixgbe_adv_rx_desc</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">__le64</span> <span class="n">pkt_addr</span><span class="p">;</span> <span class="cm">/* Packet buffer address */</span>
		<span class="n">__le64</span> <span class="n">hdr_addr</span><span class="p">;</span> <span class="cm">/* Header buffer address */</span>
	<span class="p">}</span> <span class="n">read</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="k">union</span> <span class="p">{</span>
				<span class="n">__le32</span> <span class="n">data</span><span class="p">;</span>
				<span class="k">struct</span> <span class="p">{</span>
					<span class="n">__le16</span> <span class="n">pkt_info</span><span class="p">;</span> <span class="cm">/* RSS, Pkt type */</span>
					<span class="n">__le16</span> <span class="n">hdr_info</span><span class="p">;</span> <span class="cm">/* Splithdr, hdrlen */</span>
				<span class="p">}</span> <span class="n">hs_rss</span><span class="p">;</span>
			<span class="p">}</span> <span class="n">lo_dword</span><span class="p">;</span>
			<span class="k">union</span> <span class="p">{</span>
				<span class="n">__le32</span> <span class="n">rss</span><span class="p">;</span> <span class="cm">/* RSS Hash */</span>
				<span class="k">struct</span> <span class="p">{</span>
					<span class="n">__le16</span> <span class="n">ip_id</span><span class="p">;</span> <span class="cm">/* IP id */</span>
					<span class="n">__le16</span> <span class="n">csum</span><span class="p">;</span> <span class="cm">/* Packet Checksum */</span>
				<span class="p">}</span> <span class="n">csum_ip</span><span class="p">;</span>
			<span class="p">}</span> <span class="n">hi_dword</span><span class="p">;</span>
		<span class="p">}</span> <span class="n">lower</span><span class="p">;</span>
		<span class="k">struct</span> <span class="p">{</span>
			<span class="n">__le32</span> <span class="n">status_error</span><span class="p">;</span> <span class="cm">/* ext status/error */</span>
			<span class="n">__le16</span> <span class="n">length</span><span class="p">;</span> <span class="cm">/* Packet length */</span>
			<span class="n">__le16</span> <span class="n">vlan</span><span class="p">;</span> <span class="cm">/* VLAN tag */</span>
		<span class="p">}</span> <span class="n">upper</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">wb</span><span class="p">;</span>  <span class="cm">/* writeback */</span>
<span class="p">};</span>

<span class="cm">/* Context descriptors */</span>
<span class="k">struct</span> <span class="n">ixgbe_adv_tx_context_desc</span> <span class="p">{</span>
	<span class="n">__le32</span> <span class="n">vlan_macip_lens</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">seqnum_seed</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">type_tucmd_mlhl</span><span class="p">;</span>
	<span class="n">__le32</span> <span class="n">mss_l4len_idx</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Adv Transmit Descriptor Config Masks */</span>
<span class="cp">#define IXGBE_ADVTXD_DTALEN_MASK      0x0000FFFF </span><span class="cm">/* Data buf length(bytes) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_MAC_LINKSEC      0x00040000 </span><span class="cm">/* Insert LinkSec */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_MAC_TSTAMP	      0x00080000 </span><span class="cm">/* IEEE 1588 Time Stamp */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_IPSEC_SA_INDEX_MASK   0x000003FF </span><span class="cm">/* IPSec SA index */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_IPSEC_ESP_LEN_MASK    0x000001FF </span><span class="cm">/* IPSec ESP length */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DTYP_MASK  0x00F00000 </span><span class="cm">/* DTYP mask */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DTYP_CTXT  0x00200000 </span><span class="cm">/* Advanced Context Desc */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DTYP_DATA  0x00300000 </span><span class="cm">/* Advanced Data Descriptor */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DCMD_EOP   IXGBE_TXD_CMD_EOP  </span><span class="cm">/* End of Packet */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DCMD_IFCS  IXGBE_TXD_CMD_IFCS </span><span class="cm">/* Insert FCS */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DCMD_RS    IXGBE_TXD_CMD_RS   </span><span class="cm">/* Report Status */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DCMD_DDTYP_ISCSI 0x10000000    </span><span class="cm">/* DDP hdr type or iSCSI */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DCMD_DEXT  IXGBE_TXD_CMD_DEXT </span><span class="cm">/* Desc ext (1=Adv) */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DCMD_VLE   IXGBE_TXD_CMD_VLE  </span><span class="cm">/* VLAN pkt enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_DCMD_TSE   0x80000000 </span><span class="cm">/* TCP Seg enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_STAT_DD    IXGBE_TXD_STAT_DD  </span><span class="cm">/* Descriptor Done */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_STAT_SN_CRC      0x00000002 </span><span class="cm">/* NXTSEQ/SEED pres in WB */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_STAT_RSV   0x0000000C </span><span class="cm">/* STA Reserved */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_IDX_SHIFT  4 </span><span class="cm">/* Adv desc Index shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_CC         0x00000080 </span><span class="cm">/* Check Context */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_POPTS_SHIFT      8  </span><span class="cm">/* Adv desc POPTS shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_POPTS_IXSM (IXGBE_TXD_POPTS_IXSM &lt;&lt; \</span>
<span class="cp">                                 IXGBE_ADVTXD_POPTS_SHIFT)</span>
<span class="cp">#define IXGBE_ADVTXD_POPTS_TXSM (IXGBE_TXD_POPTS_TXSM &lt;&lt; \</span>
<span class="cp">                                 IXGBE_ADVTXD_POPTS_SHIFT)</span>
<span class="cp">#define IXGBE_ADVTXD_POPTS_ISCO_1ST  0x00000000 </span><span class="cm">/* 1st TSO of iSCSI PDU */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_POPTS_ISCO_MDL  0x00000800 </span><span class="cm">/* Middle TSO of iSCSI PDU */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_POPTS_ISCO_LAST 0x00001000 </span><span class="cm">/* Last TSO of iSCSI PDU */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_POPTS_ISCO_FULL 0x00001800 </span><span class="cm">/* 1st&amp;Last TSO-full iSCSI PDU */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_POPTS_RSV       0x00002000 </span><span class="cm">/* POPTS Reserved */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_PAYLEN_SHIFT    14 </span><span class="cm">/* Adv desc PAYLEN shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_MACLEN_SHIFT    9  </span><span class="cm">/* Adv ctxt desc mac len shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_VLAN_SHIFT      16  </span><span class="cm">/* Adv ctxt vlan tag shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_TUCMD_IPV4      0x00000400  </span><span class="cm">/* IP Packet Type: 1=IPv4 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_TUCMD_IPV6      0x00000000  </span><span class="cm">/* IP Packet Type: 0=IPv6 */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_TUCMD_L4T_UDP   0x00000000  </span><span class="cm">/* L4 Packet TYPE of UDP */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_TUCMD_L4T_TCP   0x00000800  </span><span class="cm">/* L4 Packet TYPE of TCP */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_TUCMD_L4T_SCTP  0x00001000  </span><span class="cm">/* L4 Packet TYPE of SCTP */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_TUCMD_MKRREQ    0x00002000 </span><span class="cm">/*Req requires Markers and CRC*/</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_POPTS_IPSEC      0x00000400 </span><span class="cm">/* IPSec offload request */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_TUCMD_IPSEC_TYPE_ESP 0x00002000 </span><span class="cm">/* IPSec Type ESP */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_TUCMD_IPSEC_ENCRYPT_EN 0x00004000</span><span class="cm">/* ESP Encrypt Enable */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXT_TUCMD_FCOE      0x00008000       </span><span class="cm">/* FCoE Frame Type */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_FCOEF_EOF_MASK  (0x3 &lt;&lt; 10)      </span><span class="cm">/* FC EOF index */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_FCOEF_SOF       ((1 &lt;&lt; 2) &lt;&lt; 10) </span><span class="cm">/* FC SOF index */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_FCOEF_PARINC    ((1 &lt;&lt; 3) &lt;&lt; 10) </span><span class="cm">/* Rel_Off in F_CTL */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_FCOEF_ORIE      ((1 &lt;&lt; 4) &lt;&lt; 10) </span><span class="cm">/* Orientation: End */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_FCOEF_ORIS      ((1 &lt;&lt; 5) &lt;&lt; 10) </span><span class="cm">/* Orientation: Start */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_FCOEF_EOF_N     (0x0 &lt;&lt; 10)      </span><span class="cm">/* 00: EOFn */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_FCOEF_EOF_T     (0x1 &lt;&lt; 10)      </span><span class="cm">/* 01: EOFt */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_FCOEF_EOF_NI    (0x2 &lt;&lt; 10)      </span><span class="cm">/* 10: EOFni */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_FCOEF_EOF_A     (0x3 &lt;&lt; 10)      </span><span class="cm">/* 11: EOFa */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_L4LEN_SHIFT     8  </span><span class="cm">/* Adv ctxt L4LEN shift */</span><span class="cp"></span>
<span class="cp">#define IXGBE_ADVTXD_MSS_SHIFT       16  </span><span class="cm">/* Adv ctxt MSS shift */</span><span class="cp"></span>

<span class="cm">/* Autonegotiation advertised speeds */</span>
<span class="k">typedef</span> <span class="n">u32</span> <span class="n">ixgbe_autoneg_advertised</span><span class="p">;</span>
<span class="cm">/* Link speed */</span>
<span class="k">typedef</span> <span class="n">u32</span> <span class="n">ixgbe_link_speed</span><span class="p">;</span>
<span class="cp">#define IXGBE_LINK_SPEED_UNKNOWN   0</span>
<span class="cp">#define IXGBE_LINK_SPEED_100_FULL  0x0008</span>
<span class="cp">#define IXGBE_LINK_SPEED_1GB_FULL  0x0020</span>
<span class="cp">#define IXGBE_LINK_SPEED_10GB_FULL 0x0080</span>
<span class="cp">#define IXGBE_LINK_SPEED_82598_AUTONEG (IXGBE_LINK_SPEED_1GB_FULL | \</span>
<span class="cp">                                        IXGBE_LINK_SPEED_10GB_FULL)</span>
<span class="cp">#define IXGBE_LINK_SPEED_82599_AUTONEG (IXGBE_LINK_SPEED_100_FULL | \</span>
<span class="cp">                                        IXGBE_LINK_SPEED_1GB_FULL | \</span>
<span class="cp">                                        IXGBE_LINK_SPEED_10GB_FULL)</span>


<span class="cm">/* Physical layer type */</span>
<span class="k">typedef</span> <span class="n">u32</span> <span class="n">ixgbe_physical_layer</span><span class="p">;</span>
<span class="cp">#define IXGBE_PHYSICAL_LAYER_UNKNOWN      0</span>
<span class="cp">#define IXGBE_PHYSICAL_LAYER_10GBASE_T    0x0001</span>
<span class="cp">#define IXGBE_PHYSICAL_LAYER_1000BASE_T   0x0002</span>
<span class="cp">#define IXGBE_PHYSICAL_LAYER_100BASE_TX   0x0004</span>
<span class="cp">#define IXGBE_PHYSICAL_LAYER_SFP_PLUS_CU  0x0008</span>
<span class="cp">#define IXGBE_PHYSICAL_LAYER_10GBASE_LR   0x0010</span>
<span class="cp">#define IXGBE_PHYSICAL_LAYER_10GBASE_LRM  0x0020</span>
<span class="cp">#define IXGBE_PHYSICAL_LAYER_10GBASE_SR   0x0040</span>
<span class="cp">#define IXGBE_PHYSICAL_LAYER_10GBASE_KX4  0x0080</span>
<span class="cp">#define IXGBE_PHYSICAL_LAYER_10GBASE_CX4  0x0100</span>
<span class="cp">#define IXGBE_PHYSICAL_LAYER_1000BASE_KX  0x0200</span>
<span class="cp">#define IXGBE_PHYSICAL_LAYER_1000BASE_BX  0x0400</span>
<span class="cp">#define IXGBE_PHYSICAL_LAYER_10GBASE_KR   0x0800</span>
<span class="cp">#define IXGBE_PHYSICAL_LAYER_10GBASE_XAUI 0x1000</span>
<span class="cp">#define IXGBE_PHYSICAL_LAYER_SFP_ACTIVE_DA 0x2000</span>

<span class="cm">/* Flow Control Data Sheet defined values</span>
<span class="cm"> * Calculation and defines taken from 802.1bb Annex O</span>
<span class="cm"> */</span>

<span class="cm">/* BitTimes (BT) conversion */</span>
<span class="cp">#define IXGBE_BT2KB(BT) ((BT + 1023) / (8 * 1024))</span>
<span class="cp">#define IXGBE_B2BT(BT) (BT * 8)</span>

<span class="cm">/* Calculate Delay to respond to PFC */</span>
<span class="cp">#define IXGBE_PFC_D	672</span>

<span class="cm">/* Calculate Cable Delay */</span>
<span class="cp">#define IXGBE_CABLE_DC	5556 </span><span class="cm">/* Delay Copper */</span><span class="cp"></span>
<span class="cp">#define IXGBE_CABLE_DO	5000 </span><span class="cm">/* Delay Optical */</span><span class="cp"></span>

<span class="cm">/* Calculate Interface Delay X540 */</span>
<span class="cp">#define IXGBE_PHY_DC	25600	</span><span class="cm">/* Delay 10G BASET */</span><span class="cp"></span>
<span class="cp">#define IXGBE_MAC_DC	8192	</span><span class="cm">/* Delay Copper XAUI interface */</span><span class="cp"></span>
<span class="cp">#define IXGBE_XAUI_DC	(2 * 2048) </span><span class="cm">/* Delay Copper Phy */</span><span class="cp"></span>

<span class="cp">#define IXGBE_ID_X540	(IXGBE_MAC_DC + IXGBE_XAUI_DC + IXGBE_PHY_DC)</span>

<span class="cm">/* Calculate Interface Delay 82598, 82599 */</span>
<span class="cp">#define IXGBE_PHY_D	12800</span>
<span class="cp">#define IXGBE_MAC_D	4096</span>
<span class="cp">#define IXGBE_XAUI_D	(2 * 1024)</span>

<span class="cp">#define IXGBE_ID	(IXGBE_MAC_D + IXGBE_XAUI_D + IXGBE_PHY_D)</span>

<span class="cm">/* Calculate Delay incurred from higher layer */</span>
<span class="cp">#define IXGBE_HD	6144</span>

<span class="cm">/* Calculate PCI Bus delay for low thresholds */</span>
<span class="cp">#define IXGBE_PCI_DELAY	10000</span>

<span class="cm">/* Calculate X540 delay value in bit times */</span>
<span class="cp">#define IXGBE_FILL_RATE (36 / 25)</span>

<span class="cp">#define IXGBE_DV_X540(LINK, TC) (IXGBE_FILL_RATE * \</span>
<span class="cp">				 (IXGBE_B2BT(LINK) + IXGBE_PFC_D + \</span>
<span class="cp">				 (2 * IXGBE_CABLE_DC) + \</span>
<span class="cp">				 (2 * IXGBE_ID_X540) + \</span>
<span class="cp">				 IXGBE_HD + IXGBE_B2BT(TC)))</span>

<span class="cm">/* Calculate 82599, 82598 delay value in bit times */</span>
<span class="cp">#define IXGBE_DV(LINK, TC) (IXGBE_FILL_RATE * \</span>
<span class="cp">			    (IXGBE_B2BT(LINK) + IXGBE_PFC_D + \</span>
<span class="cp">			    (2 * IXGBE_CABLE_DC) + (2 * IXGBE_ID) + \</span>
<span class="cp">			    IXGBE_HD + IXGBE_B2BT(TC)))</span>

<span class="cm">/* Calculate low threshold delay values */</span>
<span class="cp">#define IXGBE_LOW_DV_X540(TC) (2 * IXGBE_B2BT(TC) + \</span>
<span class="cp">			       (IXGBE_FILL_RATE * IXGBE_PCI_DELAY))</span>
<span class="cp">#define IXGBE_LOW_DV(TC)      (2 * IXGBE_LOW_DV_X540(TC))</span>

<span class="cm">/* Software ATR hash keys */</span>
<span class="cp">#define IXGBE_ATR_BUCKET_HASH_KEY    0x3DAD14E2</span>
<span class="cp">#define IXGBE_ATR_SIGNATURE_HASH_KEY 0x174D3614</span>

<span class="cm">/* Software ATR input stream values and masks */</span>
<span class="cp">#define IXGBE_ATR_HASH_MASK     0x7fff</span>
<span class="cp">#define IXGBE_ATR_L4TYPE_MASK      0x3</span>
<span class="cp">#define IXGBE_ATR_L4TYPE_UDP       0x1</span>
<span class="cp">#define IXGBE_ATR_L4TYPE_TCP       0x2</span>
<span class="cp">#define IXGBE_ATR_L4TYPE_SCTP      0x3</span>
<span class="cp">#define IXGBE_ATR_L4TYPE_IPV6_MASK 0x4</span>
<span class="k">enum</span> <span class="n">ixgbe_atr_flow_type</span> <span class="p">{</span>
	<span class="n">IXGBE_ATR_FLOW_TYPE_IPV4</span>   <span class="o">=</span> <span class="mh">0x0</span><span class="p">,</span>
	<span class="n">IXGBE_ATR_FLOW_TYPE_UDPV4</span>  <span class="o">=</span> <span class="mh">0x1</span><span class="p">,</span>
	<span class="n">IXGBE_ATR_FLOW_TYPE_TCPV4</span>  <span class="o">=</span> <span class="mh">0x2</span><span class="p">,</span>
	<span class="n">IXGBE_ATR_FLOW_TYPE_SCTPV4</span> <span class="o">=</span> <span class="mh">0x3</span><span class="p">,</span>
	<span class="n">IXGBE_ATR_FLOW_TYPE_IPV6</span>   <span class="o">=</span> <span class="mh">0x4</span><span class="p">,</span>
	<span class="n">IXGBE_ATR_FLOW_TYPE_UDPV6</span>  <span class="o">=</span> <span class="mh">0x5</span><span class="p">,</span>
	<span class="n">IXGBE_ATR_FLOW_TYPE_TCPV6</span>  <span class="o">=</span> <span class="mh">0x6</span><span class="p">,</span>
	<span class="n">IXGBE_ATR_FLOW_TYPE_SCTPV6</span> <span class="o">=</span> <span class="mh">0x7</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Flow Director ATR input struct. */</span>
<span class="k">union</span> <span class="n">ixgbe_atr_input</span> <span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * Byte layout in order, all values with MSB first:</span>
<span class="cm">	 *</span>
<span class="cm">	 * vm_pool    - 1 byte</span>
<span class="cm">	 * flow_type  - 1 byte</span>
<span class="cm">	 * vlan_id    - 2 bytes</span>
<span class="cm">	 * src_ip     - 16 bytes</span>
<span class="cm">	 * dst_ip     - 16 bytes</span>
<span class="cm">	 * src_port   - 2 bytes</span>
<span class="cm">	 * dst_port   - 2 bytes</span>
<span class="cm">	 * flex_bytes - 2 bytes</span>
<span class="cm">	 * bkt_hash   - 2 bytes</span>
<span class="cm">	 */</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u8</span>     <span class="n">vm_pool</span><span class="p">;</span>
		<span class="n">u8</span>     <span class="n">flow_type</span><span class="p">;</span>
		<span class="n">__be16</span> <span class="n">vlan_id</span><span class="p">;</span>
		<span class="n">__be32</span> <span class="n">dst_ip</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
		<span class="n">__be32</span> <span class="n">src_ip</span><span class="p">[</span><span class="mi">4</span><span class="p">];</span>
		<span class="n">__be16</span> <span class="n">src_port</span><span class="p">;</span>
		<span class="n">__be16</span> <span class="n">dst_port</span><span class="p">;</span>
		<span class="n">__be16</span> <span class="n">flex_bytes</span><span class="p">;</span>
		<span class="n">__be16</span> <span class="n">bkt_hash</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">formatted</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">dword_stream</span><span class="p">[</span><span class="mi">11</span><span class="p">];</span>
<span class="p">};</span>

<span class="cm">/* Flow Director compressed ATR hash input struct */</span>
<span class="k">union</span> <span class="n">ixgbe_atr_hash_dword</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">u8</span> <span class="n">vm_pool</span><span class="p">;</span>
		<span class="n">u8</span> <span class="n">flow_type</span><span class="p">;</span>
		<span class="n">__be16</span> <span class="n">vlan_id</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">formatted</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">ip</span><span class="p">;</span>
	<span class="k">struct</span> <span class="p">{</span>
		<span class="n">__be16</span> <span class="n">src</span><span class="p">;</span>
		<span class="n">__be16</span> <span class="n">dst</span><span class="p">;</span>
	<span class="p">}</span> <span class="n">port</span><span class="p">;</span>
	<span class="n">__be16</span> <span class="n">flex_bytes</span><span class="p">;</span>
	<span class="n">__be32</span> <span class="n">dword</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">ixgbe_eeprom_type</span> <span class="p">{</span>
	<span class="n">ixgbe_eeprom_uninitialized</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ixgbe_eeprom_spi</span><span class="p">,</span>
	<span class="n">ixgbe_flash</span><span class="p">,</span>
	<span class="n">ixgbe_eeprom_none</span> <span class="cm">/* No NVM support */</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">ixgbe_mac_type</span> <span class="p">{</span>
	<span class="n">ixgbe_mac_unknown</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ixgbe_mac_82598EB</span><span class="p">,</span>
	<span class="n">ixgbe_mac_82599EB</span><span class="p">,</span>
	<span class="n">ixgbe_mac_X540</span><span class="p">,</span>
	<span class="n">ixgbe_num_macs</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">ixgbe_phy_type</span> <span class="p">{</span>
	<span class="n">ixgbe_phy_unknown</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ixgbe_phy_none</span><span class="p">,</span>
	<span class="n">ixgbe_phy_tn</span><span class="p">,</span>
	<span class="n">ixgbe_phy_aq</span><span class="p">,</span>
	<span class="n">ixgbe_phy_cu_unknown</span><span class="p">,</span>
	<span class="n">ixgbe_phy_qt</span><span class="p">,</span>
	<span class="n">ixgbe_phy_xaui</span><span class="p">,</span>
	<span class="n">ixgbe_phy_nl</span><span class="p">,</span>
	<span class="n">ixgbe_phy_sfp_passive_tyco</span><span class="p">,</span>
	<span class="n">ixgbe_phy_sfp_passive_unknown</span><span class="p">,</span>
	<span class="n">ixgbe_phy_sfp_active_unknown</span><span class="p">,</span>
	<span class="n">ixgbe_phy_sfp_avago</span><span class="p">,</span>
	<span class="n">ixgbe_phy_sfp_ftl</span><span class="p">,</span>
	<span class="n">ixgbe_phy_sfp_ftl_active</span><span class="p">,</span>
	<span class="n">ixgbe_phy_sfp_unknown</span><span class="p">,</span>
	<span class="n">ixgbe_phy_sfp_intel</span><span class="p">,</span>
	<span class="n">ixgbe_phy_sfp_unsupported</span><span class="p">,</span>
	<span class="n">ixgbe_phy_generic</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * SFP+ module type IDs:</span>
<span class="cm"> *</span>
<span class="cm"> * ID   Module Type</span>
<span class="cm"> * =============</span>
<span class="cm"> * 0    SFP_DA_CU</span>
<span class="cm"> * 1    SFP_SR</span>
<span class="cm"> * 2    SFP_LR</span>
<span class="cm"> * 3    SFP_DA_CU_CORE0 - 82599-specific</span>
<span class="cm"> * 4    SFP_DA_CU_CORE1 - 82599-specific</span>
<span class="cm"> * 5    SFP_SR/LR_CORE0 - 82599-specific</span>
<span class="cm"> * 6    SFP_SR/LR_CORE1 - 82599-specific</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="n">ixgbe_sfp_type</span> <span class="p">{</span>
	<span class="n">ixgbe_sfp_type_da_cu</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ixgbe_sfp_type_sr</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">ixgbe_sfp_type_lr</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">ixgbe_sfp_type_da_cu_core0</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="n">ixgbe_sfp_type_da_cu_core1</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">ixgbe_sfp_type_srlr_core0</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>
	<span class="n">ixgbe_sfp_type_srlr_core1</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>
	<span class="n">ixgbe_sfp_type_da_act_lmt_core0</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>
	<span class="n">ixgbe_sfp_type_da_act_lmt_core1</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">ixgbe_sfp_type_1g_cu_core0</span> <span class="o">=</span> <span class="mi">9</span><span class="p">,</span>
	<span class="n">ixgbe_sfp_type_1g_cu_core1</span> <span class="o">=</span> <span class="mi">10</span><span class="p">,</span>
	<span class="n">ixgbe_sfp_type_not_present</span> <span class="o">=</span> <span class="mh">0xFFFE</span><span class="p">,</span>
	<span class="n">ixgbe_sfp_type_unknown</span> <span class="o">=</span> <span class="mh">0xFFFF</span>
<span class="p">};</span>

<span class="k">enum</span> <span class="n">ixgbe_media_type</span> <span class="p">{</span>
	<span class="n">ixgbe_media_type_unknown</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ixgbe_media_type_fiber</span><span class="p">,</span>
	<span class="n">ixgbe_media_type_fiber_lco</span><span class="p">,</span>
	<span class="n">ixgbe_media_type_copper</span><span class="p">,</span>
	<span class="n">ixgbe_media_type_backplane</span><span class="p">,</span>
	<span class="n">ixgbe_media_type_cx4</span><span class="p">,</span>
	<span class="n">ixgbe_media_type_virtual</span>
<span class="p">};</span>

<span class="cm">/* Flow Control Settings */</span>
<span class="k">enum</span> <span class="n">ixgbe_fc_mode</span> <span class="p">{</span>
	<span class="n">ixgbe_fc_none</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ixgbe_fc_rx_pause</span><span class="p">,</span>
	<span class="n">ixgbe_fc_tx_pause</span><span class="p">,</span>
	<span class="n">ixgbe_fc_full</span><span class="p">,</span>
	<span class="n">ixgbe_fc_default</span>
<span class="p">};</span>

<span class="cm">/* Smart Speed Settings */</span>
<span class="cp">#define IXGBE_SMARTSPEED_MAX_RETRIES	3</span>
<span class="k">enum</span> <span class="n">ixgbe_smart_speed</span> <span class="p">{</span>
	<span class="n">ixgbe_smart_speed_auto</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ixgbe_smart_speed_on</span><span class="p">,</span>
	<span class="n">ixgbe_smart_speed_off</span>
<span class="p">};</span>

<span class="cm">/* PCI bus types */</span>
<span class="k">enum</span> <span class="n">ixgbe_bus_type</span> <span class="p">{</span>
	<span class="n">ixgbe_bus_type_unknown</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ixgbe_bus_type_pci</span><span class="p">,</span>
	<span class="n">ixgbe_bus_type_pcix</span><span class="p">,</span>
	<span class="n">ixgbe_bus_type_pci_express</span><span class="p">,</span>
	<span class="n">ixgbe_bus_type_reserved</span>
<span class="p">};</span>

<span class="cm">/* PCI bus speeds */</span>
<span class="k">enum</span> <span class="n">ixgbe_bus_speed</span> <span class="p">{</span>
	<span class="n">ixgbe_bus_speed_unknown</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ixgbe_bus_speed_33</span>      <span class="o">=</span> <span class="mi">33</span><span class="p">,</span>
	<span class="n">ixgbe_bus_speed_66</span>      <span class="o">=</span> <span class="mi">66</span><span class="p">,</span>
	<span class="n">ixgbe_bus_speed_100</span>     <span class="o">=</span> <span class="mi">100</span><span class="p">,</span>
	<span class="n">ixgbe_bus_speed_120</span>     <span class="o">=</span> <span class="mi">120</span><span class="p">,</span>
	<span class="n">ixgbe_bus_speed_133</span>     <span class="o">=</span> <span class="mi">133</span><span class="p">,</span>
	<span class="n">ixgbe_bus_speed_2500</span>    <span class="o">=</span> <span class="mi">2500</span><span class="p">,</span>
	<span class="n">ixgbe_bus_speed_5000</span>    <span class="o">=</span> <span class="mi">5000</span><span class="p">,</span>
	<span class="n">ixgbe_bus_speed_reserved</span>
<span class="p">};</span>

<span class="cm">/* PCI bus widths */</span>
<span class="k">enum</span> <span class="n">ixgbe_bus_width</span> <span class="p">{</span>
	<span class="n">ixgbe_bus_width_unknown</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">ixgbe_bus_width_pcie_x1</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="n">ixgbe_bus_width_pcie_x2</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="n">ixgbe_bus_width_pcie_x4</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="n">ixgbe_bus_width_pcie_x8</span> <span class="o">=</span> <span class="mi">8</span><span class="p">,</span>
	<span class="n">ixgbe_bus_width_32</span>      <span class="o">=</span> <span class="mi">32</span><span class="p">,</span>
	<span class="n">ixgbe_bus_width_64</span>      <span class="o">=</span> <span class="mi">64</span><span class="p">,</span>
	<span class="n">ixgbe_bus_width_reserved</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ixgbe_addr_filter_info</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">num_mc_addrs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rar_used_count</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">mta_in_use</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">overflow_promisc</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">uc_set_promisc</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">user_set_promisc</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Bus parameters */</span>
<span class="k">struct</span> <span class="n">ixgbe_bus_info</span> <span class="p">{</span>
	<span class="k">enum</span> <span class="n">ixgbe_bus_speed</span> <span class="n">speed</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ixgbe_bus_width</span> <span class="n">width</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ixgbe_bus_type</span> <span class="n">type</span><span class="p">;</span>

	<span class="n">u16</span> <span class="n">func</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">lan_id</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* Flow control parameters */</span>
<span class="k">struct</span> <span class="n">ixgbe_fc_info</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">high_water</span><span class="p">[</span><span class="n">MAX_TRAFFIC_CLASS</span><span class="p">];</span> <span class="cm">/* Flow Control High-water */</span>
	<span class="n">u32</span> <span class="n">low_water</span><span class="p">;</span> <span class="cm">/* Flow Control Low-water */</span>
	<span class="n">u16</span> <span class="n">pause_time</span><span class="p">;</span> <span class="cm">/* Flow Control Pause timer */</span>
	<span class="n">bool</span> <span class="n">send_xon</span><span class="p">;</span> <span class="cm">/* Flow control send XON */</span>
	<span class="n">bool</span> <span class="n">strict_ieee</span><span class="p">;</span> <span class="cm">/* Strict IEEE mode */</span>
	<span class="n">bool</span> <span class="n">disable_fc_autoneg</span><span class="p">;</span> <span class="cm">/* Do not autonegotiate FC */</span>
	<span class="n">bool</span> <span class="n">fc_was_autonegged</span><span class="p">;</span> <span class="cm">/* Is current_mode the result of autonegging? */</span>
	<span class="k">enum</span> <span class="n">ixgbe_fc_mode</span> <span class="n">current_mode</span><span class="p">;</span> <span class="cm">/* FC mode in effect */</span>
	<span class="k">enum</span> <span class="n">ixgbe_fc_mode</span> <span class="n">requested_mode</span><span class="p">;</span> <span class="cm">/* FC mode requested by caller */</span>
<span class="p">};</span>

<span class="cm">/* Statistics counters collected by the MAC */</span>
<span class="k">struct</span> <span class="n">ixgbe_hw_stats</span> <span class="p">{</span>
	<span class="n">u64</span> <span class="n">crcerrs</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">illerrc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">errbc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mspdc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mpctotal</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mpc</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">mlfc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mrfc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">rlec</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">lxontxc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">lxonrxc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">lxofftxc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">lxoffrxc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">pxontxc</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">pxonrxc</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">pxofftxc</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">pxoffrxc</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">prc64</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">prc127</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">prc255</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">prc511</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">prc1023</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">prc1522</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">gprc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">bprc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mprc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">gptc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">gorc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">gotc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">rnbc</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">ruc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">rfc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">roc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">rjc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mngprc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mngpdc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mngptc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tor</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tpr</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">tpt</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ptc64</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ptc127</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ptc255</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ptc511</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ptc1023</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">ptc1522</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">mptc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">bptc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">xec</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">rqsmr</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">tqsmr</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">qprc</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">qptc</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">qbrc</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">qbtc</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">qprdc</span><span class="p">[</span><span class="mi">16</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">pxon2offc</span><span class="p">[</span><span class="mi">8</span><span class="p">];</span>
	<span class="n">u64</span> <span class="n">fdirustat_add</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fdirustat_remove</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fdirfstat_fadd</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fdirfstat_fremove</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fdirmatch</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fdirmiss</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fccrc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fcoerpdc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fcoeprc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fcoeptc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fcoedwrc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fcoedwtc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fcoe_noddp</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">fcoe_noddp_ext_buff</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">b2ospc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">b2ogprc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">o2bgptc</span><span class="p">;</span>
	<span class="n">u64</span> <span class="n">o2bspc</span><span class="p">;</span>
<span class="p">};</span>

<span class="cm">/* forward declaration */</span>
<span class="k">struct</span> <span class="n">ixgbe_hw</span><span class="p">;</span>

<span class="cm">/* iterator type for walking multicast address lists */</span>
<span class="k">typedef</span> <span class="n">u8</span><span class="o">*</span> <span class="p">(</span><span class="o">*</span><span class="n">ixgbe_mc_addr_itr</span><span class="p">)</span> <span class="p">(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">,</span> <span class="n">u8</span> <span class="o">**</span><span class="n">mc_addr_ptr</span><span class="p">,</span>
                                  <span class="n">u32</span> <span class="o">*</span><span class="n">vmdq</span><span class="p">);</span>

<span class="cm">/* Function pointer table */</span>
<span class="k">struct</span> <span class="n">ixgbe_eeprom_operations</span> <span class="p">{</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">init_params</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">read</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">read_buffer</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">,</span> <span class="n">u16</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">write</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">,</span> <span class="n">u16</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">write_buffer</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">,</span> <span class="n">u16</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">validate_checksum</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">update_checksum</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">u16</span> <span class="p">(</span><span class="o">*</span><span class="n">calc_checksum</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ixgbe_mac_operations</span> <span class="p">{</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">init_hw</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">reset_hw</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">start_hw</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">clear_hw_cntrs</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="k">enum</span> <span class="n">ixgbe_media_type</span> <span class="p">(</span><span class="o">*</span><span class="n">get_media_type</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">u32</span> <span class="p">(</span><span class="o">*</span><span class="n">get_supported_physical_layer</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">get_mac_addr</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">get_san_mac_addr</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">get_device_caps</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">get_wwn_prefix</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">stop_adapter</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">get_bus_info</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_lan_id</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">read_analog_reg8</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span><span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u8</span><span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">write_analog_reg8</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span><span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u8</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">setup_sfp</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">disable_rx_buff</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">enable_rx_buff</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">enable_rx_dma</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">acquire_swfw_sync</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">release_swfw_sync</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">);</span>

	<span class="cm">/* Link */</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">disable_tx_laser</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">enable_tx_laser</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">flap_tx_laser</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">setup_link</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">ixgbe_link_speed</span><span class="p">,</span> <span class="n">bool</span><span class="p">,</span> <span class="n">bool</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">check_link</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">ixgbe_link_speed</span> <span class="o">*</span><span class="p">,</span> <span class="n">bool</span> <span class="o">*</span><span class="p">,</span> <span class="n">bool</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">get_link_capabilities</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">ixgbe_link_speed</span> <span class="o">*</span><span class="p">,</span>
	                             <span class="n">bool</span> <span class="o">*</span><span class="p">);</span>

	<span class="cm">/* Packet Buffer Manipulation */</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_rxpba</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="kt">int</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>

	<span class="cm">/* LED */</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">led_on</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">led_off</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">blink_led_start</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">blink_led_stop</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>

	<span class="cm">/* RAR, Multicast, VLAN */</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">set_rar</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">clear_rar</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">set_vmdq</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">clear_vmdq</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">init_rx_addrs</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">update_mc_addr_list</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="k">struct</span> <span class="n">net_device</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">enable_mc</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">disable_mc</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">clear_vfta</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">set_vfta</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">bool</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">init_uta_tables</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_mac_anti_spoofing</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">bool</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">set_vlan_anti_spoofing</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">bool</span><span class="p">,</span> <span class="kt">int</span><span class="p">);</span>

	<span class="cm">/* Flow Control */</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">fc_enable</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>

	<span class="cm">/* Manageability interface */</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">set_fw_drv_ver</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span><span class="p">,</span> <span class="n">u8</span><span class="p">,</span> <span class="n">u8</span><span class="p">,</span> <span class="n">u8</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">get_thermal_sensor_data</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">init_thermal_sensor_thresh</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ixgbe_phy_operations</span> <span class="p">{</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">identify</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">identify_sfp</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">init</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">reset</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">read_reg</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">write_reg</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u32</span><span class="p">,</span> <span class="n">u16</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">setup_link</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">setup_link_speed</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">ixgbe_link_speed</span><span class="p">,</span> <span class="n">bool</span><span class="p">,</span>
	                        <span class="n">bool</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">check_link</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">ixgbe_link_speed</span> <span class="o">*</span><span class="p">,</span> <span class="n">bool</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">get_firmware_version</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">read_i2c_byte</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span><span class="p">,</span> <span class="n">u8</span><span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">write_i2c_byte</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span><span class="p">,</span> <span class="n">u8</span><span class="p">,</span> <span class="n">u8</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">read_i2c_eeprom</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span> <span class="p">,</span> <span class="n">u8</span> <span class="o">*</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">write_i2c_eeprom</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u8</span><span class="p">,</span> <span class="n">u8</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">check_overtemp</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ixgbe_eeprom_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_eeprom_operations</span>  <span class="n">ops</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ixgbe_eeprom_type</span>          <span class="n">type</span><span class="p">;</span>
	<span class="n">u32</span>                             <span class="n">semaphore_delay</span><span class="p">;</span>
	<span class="n">u16</span>                             <span class="n">word_size</span><span class="p">;</span>
	<span class="n">u16</span>                             <span class="n">address_bits</span><span class="p">;</span>
	<span class="n">u16</span>                             <span class="n">word_page_size</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define IXGBE_FLAGS_DOUBLE_RESET_REQUIRED	0x01</span>
<span class="k">struct</span> <span class="n">ixgbe_mac_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_mac_operations</span>     <span class="n">ops</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ixgbe_mac_type</span>             <span class="n">type</span><span class="p">;</span>
	<span class="n">u8</span>                              <span class="n">addr</span><span class="p">[</span><span class="n">ETH_ALEN</span><span class="p">];</span>
	<span class="n">u8</span>                              <span class="n">perm_addr</span><span class="p">[</span><span class="n">ETH_ALEN</span><span class="p">];</span>
	<span class="n">u8</span>                              <span class="n">san_addr</span><span class="p">[</span><span class="n">ETH_ALEN</span><span class="p">];</span>
	<span class="cm">/* prefix for World Wide Node Name (WWNN) */</span>
	<span class="n">u16</span>                             <span class="n">wwnn_prefix</span><span class="p">;</span>
	<span class="cm">/* prefix for World Wide Port Name (WWPN) */</span>
	<span class="n">u16</span>                             <span class="n">wwpn_prefix</span><span class="p">;</span>
	<span class="n">u16</span>				<span class="n">max_msix_vectors</span><span class="p">;</span>
<span class="cp">#define IXGBE_MAX_MTA			128</span>
	<span class="n">u32</span>				<span class="n">mta_shadow</span><span class="p">[</span><span class="n">IXGBE_MAX_MTA</span><span class="p">];</span>
	<span class="n">s32</span>                             <span class="n">mc_filter_type</span><span class="p">;</span>
	<span class="n">u32</span>                             <span class="n">mcft_size</span><span class="p">;</span>
	<span class="n">u32</span>                             <span class="n">vft_size</span><span class="p">;</span>
	<span class="n">u32</span>                             <span class="n">num_rar_entries</span><span class="p">;</span>
	<span class="n">u32</span>                             <span class="n">rar_highwater</span><span class="p">;</span>
	<span class="n">u32</span>				<span class="n">rx_pb_size</span><span class="p">;</span>
	<span class="n">u32</span>                             <span class="n">max_tx_queues</span><span class="p">;</span>
	<span class="n">u32</span>                             <span class="n">max_rx_queues</span><span class="p">;</span>
	<span class="n">u32</span>                             <span class="n">orig_autoc</span><span class="p">;</span>
	<span class="n">u32</span>                             <span class="n">orig_autoc2</span><span class="p">;</span>
	<span class="n">bool</span>                            <span class="n">orig_link_settings_stored</span><span class="p">;</span>
	<span class="n">bool</span>                            <span class="n">autotry_restart</span><span class="p">;</span>
	<span class="n">u8</span>                              <span class="n">flags</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_thermal_sensor_data</span>  <span class="n">thermal_sensor_data</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ixgbe_phy_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_phy_operations</span>     <span class="n">ops</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">mdio_if_info</span>		<span class="n">mdio</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ixgbe_phy_type</span>             <span class="n">type</span><span class="p">;</span>
	<span class="n">u32</span>                             <span class="n">id</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ixgbe_sfp_type</span>             <span class="n">sfp_type</span><span class="p">;</span>
	<span class="n">bool</span>                            <span class="n">sfp_setup_needed</span><span class="p">;</span>
	<span class="n">u32</span>                             <span class="n">revision</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ixgbe_media_type</span>           <span class="n">media_type</span><span class="p">;</span>
	<span class="n">bool</span>                            <span class="n">reset_disable</span><span class="p">;</span>
	<span class="n">ixgbe_autoneg_advertised</span>        <span class="n">autoneg_advertised</span><span class="p">;</span>
	<span class="k">enum</span> <span class="n">ixgbe_smart_speed</span>          <span class="n">smart_speed</span><span class="p">;</span>
	<span class="n">bool</span>                            <span class="n">smart_speed_active</span><span class="p">;</span>
	<span class="n">bool</span>                            <span class="n">multispeed_fiber</span><span class="p">;</span>
	<span class="n">bool</span>                            <span class="n">reset_if_overtemp</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#include &quot;ixgbe_mbx.h&quot;</span>

<span class="k">struct</span> <span class="n">ixgbe_mbx_operations</span> <span class="p">{</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">init_params</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="n">hw</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">read</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">,</span>  <span class="n">u16</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">write</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">,</span> <span class="n">u16</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">read_posted</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">,</span>  <span class="n">u16</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">write_posted</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u32</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">,</span> <span class="n">u16</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">check_for_msg</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">check_for_ack</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">);</span>
	<span class="n">s32</span> <span class="p">(</span><span class="o">*</span><span class="n">check_for_rst</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">,</span> <span class="n">u16</span><span class="p">);</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ixgbe_mbx_stats</span> <span class="p">{</span>
	<span class="n">u32</span> <span class="n">msgs_tx</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">msgs_rx</span><span class="p">;</span>

	<span class="n">u32</span> <span class="n">acks</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">reqs</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">rsts</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ixgbe_mbx_info</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">ixgbe_mbx_operations</span> <span class="n">ops</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_mbx_stats</span> <span class="n">stats</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">timeout</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">usec_delay</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">v2p_mailbox</span><span class="p">;</span>
	<span class="n">u16</span> <span class="n">size</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="p">{</span>
	<span class="n">u8</span> <span class="n">__iomem</span>			<span class="o">*</span><span class="n">hw_addr</span><span class="p">;</span>
	<span class="kt">void</span>				<span class="o">*</span><span class="n">back</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_mac_info</span>		<span class="n">mac</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_addr_filter_info</span>	<span class="n">addr_ctrl</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_fc_info</span>		<span class="n">fc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_phy_info</span>		<span class="n">phy</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_eeprom_info</span>	<span class="n">eeprom</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_bus_info</span>		<span class="n">bus</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_mbx_info</span>		<span class="n">mbx</span><span class="p">;</span>
	<span class="n">u16</span>				<span class="n">device_id</span><span class="p">;</span>
	<span class="n">u16</span>				<span class="n">vendor_id</span><span class="p">;</span>
	<span class="n">u16</span>				<span class="n">subsystem_device_id</span><span class="p">;</span>
	<span class="n">u16</span>				<span class="n">subsystem_vendor_id</span><span class="p">;</span>
	<span class="n">u8</span>				<span class="n">revision_id</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">adapter_stopped</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">force_full_reset</span><span class="p">;</span>
	<span class="n">bool</span>				<span class="n">allow_unsupported_sfp</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">ixgbe_info</span> <span class="p">{</span>
	<span class="k">enum</span> <span class="n">ixgbe_mac_type</span>		<span class="n">mac</span><span class="p">;</span>
	<span class="n">s32</span> 				<span class="p">(</span><span class="o">*</span><span class="n">get_invariants</span><span class="p">)(</span><span class="k">struct</span> <span class="n">ixgbe_hw</span> <span class="o">*</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">ixgbe_mac_operations</span>	<span class="o">*</span><span class="n">mac_ops</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_eeprom_operations</span>	<span class="o">*</span><span class="n">eeprom_ops</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_phy_operations</span>	<span class="o">*</span><span class="n">phy_ops</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">ixgbe_mbx_operations</span>	<span class="o">*</span><span class="n">mbx_ops</span><span class="p">;</span>
<span class="p">};</span>


<span class="cm">/* Error Codes */</span>
<span class="cp">#define IXGBE_ERR_EEPROM                        -1</span>
<span class="cp">#define IXGBE_ERR_EEPROM_CHECKSUM               -2</span>
<span class="cp">#define IXGBE_ERR_PHY                           -3</span>
<span class="cp">#define IXGBE_ERR_CONFIG                        -4</span>
<span class="cp">#define IXGBE_ERR_PARAM                         -5</span>
<span class="cp">#define IXGBE_ERR_MAC_TYPE                      -6</span>
<span class="cp">#define IXGBE_ERR_UNKNOWN_PHY                   -7</span>
<span class="cp">#define IXGBE_ERR_LINK_SETUP                    -8</span>
<span class="cp">#define IXGBE_ERR_ADAPTER_STOPPED               -9</span>
<span class="cp">#define IXGBE_ERR_INVALID_MAC_ADDR              -10</span>
<span class="cp">#define IXGBE_ERR_DEVICE_NOT_SUPPORTED          -11</span>
<span class="cp">#define IXGBE_ERR_MASTER_REQUESTS_PENDING       -12</span>
<span class="cp">#define IXGBE_ERR_INVALID_LINK_SETTINGS         -13</span>
<span class="cp">#define IXGBE_ERR_AUTONEG_NOT_COMPLETE          -14</span>
<span class="cp">#define IXGBE_ERR_RESET_FAILED                  -15</span>
<span class="cp">#define IXGBE_ERR_SWFW_SYNC                     -16</span>
<span class="cp">#define IXGBE_ERR_PHY_ADDR_INVALID              -17</span>
<span class="cp">#define IXGBE_ERR_I2C                           -18</span>
<span class="cp">#define IXGBE_ERR_SFP_NOT_SUPPORTED             -19</span>
<span class="cp">#define IXGBE_ERR_SFP_NOT_PRESENT               -20</span>
<span class="cp">#define IXGBE_ERR_SFP_NO_INIT_SEQ_PRESENT       -21</span>
<span class="cp">#define IXGBE_ERR_NO_SAN_ADDR_PTR               -22</span>
<span class="cp">#define IXGBE_ERR_FDIR_REINIT_FAILED            -23</span>
<span class="cp">#define IXGBE_ERR_EEPROM_VERSION                -24</span>
<span class="cp">#define IXGBE_ERR_NO_SPACE                      -25</span>
<span class="cp">#define IXGBE_ERR_OVERTEMP                      -26</span>
<span class="cp">#define IXGBE_ERR_FC_NOT_NEGOTIATED             -27</span>
<span class="cp">#define IXGBE_ERR_FC_NOT_SUPPORTED              -28</span>
<span class="cp">#define IXGBE_ERR_SFP_SETUP_NOT_COMPLETE        -30</span>
<span class="cp">#define IXGBE_ERR_PBA_SECTION                   -31</span>
<span class="cp">#define IXGBE_ERR_INVALID_ARGUMENT              -32</span>
<span class="cp">#define IXGBE_ERR_HOST_INTERFACE_COMMAND        -33</span>
<span class="cp">#define IXGBE_NOT_IMPLEMENTED                   0x7FFFFFFF</span>

<span class="cp">#endif </span><span class="cm">/* _IXGBE_TYPE_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
