set tool_name "ModelSim (VHDL)"
set corner_file_list {
	{{"Slow Model"} {acc_reg.vho acc_reg_vhd.sdo}}
	{{"Fast Model"} {acc_reg_fast.vho acc_reg_vhd_fast.sdo}}
}
