v 20130925 2
C 40000 40000 0 0 0 title-B.sym
T 50000 40700 9 10 1 0 0 0 1
Motor Driver
C 41600 40300 1 0 0 header20-1.sym
{
T 41800 40050 5 10 0 1 0 0 1
device=HEADER20
T 42200 44400 5 10 1 1 0 0 1
refdes=J?
}
C 43000 43200 1 0 0 output-1.sym
{
T 43100 43500 5 10 0 0 0 0 1
device=OUTPUT
T 43900 43200 5 10 1 1 0 0 1
netname=spi_clk
}
C 41600 43800 1 180 0 output-1.sym
{
T 41500 43500 5 10 0 0 180 0 1
device=OUTPUT
T 40200 43600 5 10 1 1 0 0 1
netname=enable
}
C 41600 43400 1 180 0 output-1.sym
{
T 41500 43100 5 10 0 0 180 0 1
device=OUTPUT
T 40500 43200 5 10 1 1 0 0 1
netname=dir
}
C 41600 43000 1 180 0 output-1.sym
{
T 41500 42700 5 10 0 0 180 0 1
device=OUTPUT
T 40400 42800 5 10 1 1 0 0 1
netname=step
}
C 43000 42800 1 0 0 output-1.sym
{
T 43100 43100 5 10 0 0 0 0 1
device=OUTPUT
T 43900 42800 5 10 1 1 0 0 1
netname=spi_mosi
}
C 43000 44300 1 270 0 3.3V-plus-1.sym
C 41300 44200 1 270 0 gnd-1.sym
C 43800 42600 1 180 0 input-1.sym
{
T 43800 42300 5 10 0 0 180 0 1
device=INPUT
T 43900 42400 5 10 1 1 0 0 1
netname=spi_miso
}
C 41600 41500 1 90 0 vss-1.sym
C 41600 41100 1 90 0 vss-1.sym
C 41600 40700 1 90 0 vss-1.sym
C 41600 40300 1 90 0 vss-1.sym
C 43000 41900 1 270 0 vdd-1.sym
C 43000 41500 1 270 0 vdd-1.sym
C 43000 41100 1 270 0 vdd-1.sym
C 43000 40700 1 270 0 vdd-1.sym
C 43000 43600 1 0 0 output-1.sym
{
T 43100 43900 5 10 0 0 0 0 1
device=OUTPUT
T 43900 43600 5 10 1 1 0 0 1
netname=spi_cs
}
C 41100 42000 1 0 0 nc-left-1.sym
{
T 41100 42400 5 10 0 0 0 0 1
value=NoConnection
T 41100 42800 5 10 0 0 0 0 1
device=DRC_Directive
}
C 43000 42000 1 0 0 nc-right-1.sym
{
T 43100 42500 5 10 0 0 0 0 1
value=NoConnection
T 43100 42700 5 10 0 0 0 0 1
device=DRC_Directive
}
C 44400 48000 1 0 0 input-1.sym
{
T 44400 48300 5 10 0 0 0 0 1
device=INPUT
T 44300 48200 5 10 1 1 180 0 1
netname=spi_mosi
}
C 45200 47900 1 180 0 output-1.sym
{
T 45100 47600 5 10 0 0 180 0 1
device=OUTPUT
T 44300 47900 5 10 1 1 180 0 1
netname=spi_miso
}
C 44400 48300 1 0 0 input-1.sym
{
T 44400 48600 5 10 0 0 0 0 1
device=INPUT
T 44300 48500 5 10 1 1 180 0 1
netname=spi_clk
}
C 44400 48600 1 0 0 input-1.sym
{
T 44400 48900 5 10 0 0 0 0 1
device=INPUT
T 44300 48800 5 10 1 1 180 0 1
netname=spi_cs
}
C 49500 48500 1 0 0 nc-top-1.sym
{
T 49900 49000 5 10 0 0 0 0 1
value=NoConnection
T 49900 49200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 49800 48500 1 0 0 nc-top-1.sym
{
T 50200 49000 5 10 0 0 0 0 1
value=NoConnection
T 50200 49200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 50500 48500 1 0 0 vss-1.sym
C 48200 45200 1 0 0 nc-left-1.sym
{
T 48200 45600 5 10 0 0 0 0 1
value=NoConnection
T 48200 46000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 48700 46500 1 90 0 vss-1.sym
C 48700 44800 1 90 0 vss-1.sym
N 54200 48000 54200 46800 4
N 54200 46500 54200 45600 4
N 52400 44100 51500 44100 4
N 50000 44000 52300 44000 4
C 56100 45300 1 0 0 connector4-2.sym
{
T 56800 47400 5 10 1 1 0 6 1
refdes=CONN?
T 56400 47350 5 10 0 0 0 0 1
device=CONNECTOR_4
T 56400 47550 5 10 0 0 0 0 1
footprint=SIP4N
}
N 54200 46900 56100 46900 4
N 54100 46500 56100 46500 4
N 56100 46100 56000 46100 4
N 56000 46100 56000 42500 4
N 56000 42500 52400 42500 4
N 56100 45700 56100 42400 4
N 52300 42400 56100 42400 4
N 50400 48500 51000 48500 4
C 52500 50500 1 0 0 vdd-1.sym
C 52600 49600 1 90 0 capacitor-1.sym
{
T 51900 49800 5 10 0 0 90 0 1
device=CAPACITOR
T 52100 50200 5 10 1 1 0 0 1
refdes=C?
T 51700 49800 5 10 0 0 90 0 1
symversion=0.1
T 52350 49950 5 10 1 1 180 0 1
value=100n
T 52350 49750 5 10 1 1 180 0 1
value=16v
}
C 54200 50700 1 180 0 capacitor-1.sym
{
T 54000 50000 5 10 0 0 180 0 1
device=CAPACITOR
T 53400 50550 5 10 1 1 0 0 1
refdes=C?
T 54000 49800 5 10 0 0 180 0 1
symversion=0.1
T 53900 50550 5 10 1 1 0 0 1
value=100n
T 53950 50300 5 10 1 1 0 0 1
value=50v
}
C 51500 50300 1 180 0 capacitor-1.sym
{
T 51300 49600 5 10 0 0 180 0 1
device=CAPACITOR
T 50700 50150 5 10 1 1 0 0 1
refdes=C?
T 51300 49400 5 10 0 0 180 0 1
symversion=0.1
T 51700 50300 5 10 1 1 180 0 1
value=470nF
}
C 50600 49500 1 180 0 vss-1.sym
C 51500 49700 1 180 0 capacitor-1.sym
{
T 51300 49000 5 10 0 0 180 0 1
device=CAPACITOR
T 50700 49550 5 10 1 1 0 0 1
refdes=C?
T 51300 48800 5 10 0 0 180 0 1
symversion=0.1
T 51550 49700 5 10 1 1 180 0 1
value=100n
}
N 51500 49500 51500 48500 4
C 55000 49200 1 180 0 vss-1.sym
C 53000 43000 1 90 0 resistor-1.sym
{
T 52600 43300 5 10 0 0 90 0 1
device=RESISTOR
T 52700 43600 5 10 1 1 180 0 1
refdes=R?
T 52400 43200 5 10 1 1 0 0 1
value=22R
}
C 54500 44900 1 0 0 resistor-1.sym
{
T 54800 45300 5 10 0 0 0 0 1
device=RESISTOR
T 54800 45200 5 10 1 1 0 0 1
refdes=R?
T 55200 45200 5 10 1 1 0 0 1
value=22R
}
C 54700 43800 1 90 0 capacitor-1.sym
{
T 54000 44000 5 10 0 0 90 0 1
device=CAPACITOR
T 54800 44600 5 10 1 1 180 0 1
refdes=C?
T 53800 44000 5 10 0 0 90 0 1
symversion=0.1
T 54600 43900 5 10 1 1 0 0 1
value=10nF
}
N 52400 42500 52400 44300 4
C 54100 44000 1 180 0 capacitor-1.sym
{
T 53900 43300 5 10 0 0 180 0 1
device=CAPACITOR
T 53800 44200 5 10 1 1 180 0 1
refdes=C?
T 53900 43100 5 10 0 0 180 0 1
symversion=0.1
T 53500 43400 5 10 1 1 0 0 1
value=10nF
}
N 54100 44700 55400 44700 4
N 53200 43000 53200 44300 4
C 54500 43800 1 180 0 vss-1.sym
N 54100 43800 54500 43800 4
N 52900 43900 52900 44300 4
N 53200 43000 52900 43000 4
N 54500 45000 54100 45000 4
N 55400 45000 55400 44700 4
C 53200 42900 1 0 0 resistor-1.sym
{
T 53500 43300 5 10 0 0 0 0 1
device=RESISTOR
T 53600 43150 5 10 1 1 0 0 1
refdes=R?
T 53450 42700 5 10 1 1 0 0 1
value=.075
T 53200 42900 5 10 0 1 0 0 1
description=1% 2W Thick Film
}
C 54100 43200 1 270 0 vss-1.sym
C 55500 43800 1 90 0 resistor-1.sym
{
T 55100 44100 5 10 0 0 90 0 1
device=RESISTOR
T 55250 44350 5 10 1 1 180 0 1
refdes=R?
T 55850 44350 5 10 1 1 180 0 1
value=.075
T 55500 43800 5 10 0 1 0 0 1
description=1% 2W Thick Film
}
C 55600 43800 1 180 0 vss-1.sym
N 52300 42400 52300 44000 4
N 50000 44300 50000 44000 4
N 50300 44300 50300 44000 4
N 50600 44300 50600 44000 4
N 50900 44300 50900 44000 4
N 51200 44300 51200 44000 4
N 51500 44300 51500 44100 4
N 51800 44300 51800 44100 4
N 52100 44300 52100 44100 4
N 54100 48000 54200 48000 4
N 54100 47700 54200 47700 4
N 54100 47400 54200 47400 4
N 54200 47100 54100 47100 4
N 54100 46800 54200 46800 4
N 54100 46200 54200 46200 4
N 54100 45900 54200 45900 4
N 54100 45600 54200 45600 4
N 52400 49600 52400 48500 4
N 52700 48500 52700 50500 4
N 52400 50500 53300 50500 4
N 53900 50500 54800 50500 4
C 54200 49900 1 180 0 capacitor-1.sym
{
T 54000 49200 5 10 0 0 180 0 1
device=CAPACITOR
T 53400 49750 5 10 1 1 0 0 1
refdes=C?
T 54000 49000 5 10 0 0 180 0 1
symversion=0.1
T 53900 49750 5 10 1 1 0 0 1
value=10uF
T 53900 49550 5 10 1 1 0 0 1
value=50v
}
C 54200 49400 1 180 0 capacitor-1.sym
{
T 54000 48700 5 10 0 0 180 0 1
device=CAPACITOR
T 53400 49250 5 10 1 1 0 0 1
refdes=C?
T 54000 48500 5 10 0 0 180 0 1
symversion=0.1
T 53900 49250 5 10 1 1 0 0 1
value=10uF
T 53900 49000 5 10 1 1 0 0 1
value=50v
}
N 53300 49200 53300 48500 4
N 53000 48500 53000 49700 4
N 53000 49700 53300 49700 4
N 54800 50500 54800 49200 4
N 54200 49200 54800 49200 4
N 54200 49700 54800 49700 4
N 51900 48500 51900 50500 4
N 51900 50100 51500 50100 4
N 50400 50100 50400 49500 4
N 50400 49500 50600 49500 4
N 50400 50100 50600 50100 4
C 40800 42400 1 0 0 input-1.sym
{
T 40800 42700 5 10 0 0 0 0 1
device=INPUT
T 40700 42600 5 10 1 1 180 0 1
netname=fault
}
C 44900 47300 1 270 0 gnd-1.sym
C 45200 47100 1 0 0 Si8441.sym
{
T 46800 49600 5 10 1 1 0 0 1
refdes=U?
T 46500 47995 5 10 1 1 90 0 1
footprint=SOIC16
}
C 44900 49100 1 270 0 gnd-1.sym
C 45200 49100 1 90 0 3.3V-plus-1.sym
C 44700 47400 1 0 0 nc-left-1.sym
{
T 44700 47800 5 10 0 0 0 0 1
value=NoConnection
T 44700 48200 5 10 0 0 0 0 1
device=DRC_Directive
}
C 51700 50500 1 0 0 5V-plus-1.sym
C 47400 49500 1 270 0 5V-plus-1.sym
C 47400 49200 1 270 0 vdd-1.sym
C 47400 47400 1 270 0 vdd-1.sym
C 47400 47400 1 0 0 nc-right-1.sym
{
T 47500 47900 5 10 0 0 0 0 1
value=NoConnection
T 47500 48100 5 10 0 0 0 0 1
device=DRC_Directive
}
C 44400 44900 1 0 0 input-1.sym
{
T 44400 45200 5 10 0 0 0 0 1
device=INPUT
T 44300 45100 5 10 1 1 180 0 1
netname=step
}
C 45200 44800 1 180 0 output-1.sym
{
T 45100 44500 5 10 0 0 180 0 1
device=OUTPUT
T 44300 44800 5 10 1 1 180 0 1
netname=fault
}
C 44400 45200 1 0 0 input-1.sym
{
T 44400 45500 5 10 0 0 0 0 1
device=INPUT
T 44300 45400 5 10 1 1 180 0 1
netname=dir
}
C 44400 45500 1 0 0 input-1.sym
{
T 44400 45800 5 10 0 0 0 0 1
device=INPUT
T 44300 45700 5 10 1 1 180 0 1
netname=enable
}
C 44900 44200 1 270 0 gnd-1.sym
C 45200 44000 1 0 0 Si8441.sym
{
T 46800 46500 5 10 1 1 0 0 1
refdes=U?
T 46500 44895 5 10 1 1 90 0 1
footprint=SOIC16
}
C 44900 46000 1 270 0 gnd-1.sym
C 45200 46000 1 90 0 3.3V-plus-1.sym
C 44700 44300 1 0 0 nc-left-1.sym
{
T 44700 44700 5 10 0 0 0 0 1
value=NoConnection
T 44700 45100 5 10 0 0 0 0 1
device=DRC_Directive
}
C 47400 46400 1 270 0 5V-plus-1.sym
C 47400 46100 1 270 0 vdd-1.sym
C 47400 44300 1 270 0 vdd-1.sym
C 47400 44300 1 0 0 nc-right-1.sym
{
T 47500 44800 5 10 0 0 0 0 1
value=NoConnection
T 47500 45000 5 10 0 0 0 0 1
device=DRC_Directive
}
C 48700 44300 1 0 0 TMC2660.sym
{
T 51095 46295 5 10 1 1 0 0 1
footprint=QFP44
T 53795 48395 5 10 1 1 0 0 1
refdes=U?
}
N 47400 45600 47900 45600 4
N 47900 45600 47900 46400 4
N 47900 46400 48700 46400 4
N 47400 45300 48000 45300 4
N 48000 45300 48000 46000 4
N 48000 46000 48700 46000 4
N 47400 45000 48100 45000 4
N 48100 45000 48100 45700 4
N 48100 45700 48700 45700 4
N 47400 44700 48700 44700 4
N 47400 47800 48400 47800 4
N 48400 47800 48400 47100 4
N 48400 47100 48700 47100 4
N 47400 48100 48500 48100 4
N 48500 48100 48500 47400 4
N 48500 47400 48700 47400 4
N 47400 48400 48600 48400 4
N 48600 48400 48600 47700 4
N 48600 47700 48700 47700 4
N 47400 48700 48700 48700 4
N 48700 48700 48700 48000 4
T 53900 40100 9 10 1 0 0 0 1
Joseph Coffland
T 53800 40400 9 10 1 0 0 0 1
1.0
T 50000 40100 9 10 1 0 0 0 1
1
T 51500 40100 9 10 1 0 0 0 1
1
