// Seed: 1478262291
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  input id_1;
  assign id_3 = id_1;
  always @(posedge 1) begin
    if (id_3) begin
      if (id_3) id_3 <= 1;
      else id_3 <= id_1;
    end
  end
endmodule
