Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date             : Mon Jun 19 10:13:57 2017
| Host             : USCHD01NBA43716 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file Z_system_wrapper_power_routed.rpt -pb Z_system_wrapper_power_summary_routed.pb -rpx Z_system_wrapper_power_routed.rpx
| Design           : Z_system_wrapper
| Device           : xc7z007sclg225-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Advance
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.320  |
| Dynamic (W)              | 1.197  |
| Device Static (W)        | 0.123  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 69.8   |
| Junction Temperature (C) | 40.2   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.012 |        4 |       --- |             --- |
| Slice Logic              |     0.003 |    13309 |       --- |             --- |
|   LUT as Logic           |     0.002 |     4199 |     14400 |           29.16 |
|   Register               |    <0.001 |     6752 |     28800 |           23.44 |
|   LUT as Distributed RAM |    <0.001 |      248 |      6000 |            4.13 |
|   CARRY4                 |    <0.001 |       60 |      4400 |            1.36 |
|   LUT as Shift Register  |    <0.001 |      317 |      6000 |            5.28 |
|   F7/F8 Muxes            |    <0.001 |       18 |     17600 |            0.10 |
|   Others                 |     0.000 |      567 |       --- |             --- |
| Signals                  |     0.003 |    10075 |       --- |             --- |
| Block RAM                |     0.001 |      6.5 |        50 |           13.00 |
| PS7                      |     1.178 |        1 |       --- |             --- |
| Static Power             |     0.123 |          |           |                 |
| Total                    |     1.320 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.026 |       0.019 |      0.006 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.691 |       0.665 |      0.026 |
| Vccpaux   |       1.800 |     0.036 |       0.026 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.350 |     0.321 |       0.319 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       3.300 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production               | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                      | Domain                                                               | Constraint (ns) |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| clk_fpga_0                                                                                 | Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]          |            20.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs |            33.0 |
+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| Z_system_wrapper                                                                       |     1.197 |
|   Z_system_i                                                                           |     1.196 |
|     PWM_w_Int_0                                                                        |    <0.001 |
|       U0                                                                               |    <0.001 |
|         PWM_Controller_Int_Inst                                                        |    <0.001 |
|         PWM_w_Int_v1_0_S00_AXI_inst                                                    |    <0.001 |
|     axi_bram_ctrl_0                                                                    |     0.001 |
|       U0                                                                               |     0.001 |
|         gext_inst.abcv4_0_ext_inst                                                     |     0.001 |
|           GEN_AXI4.I_FULL_AXI                                                          |     0.001 |
|             I_RD_CHNL                                                                  |    <0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                                |    <0.001 |
|               I_WRAP_BRST                                                              |    <0.001 |
|             I_WR_CHNL                                                                  |    <0.001 |
|               BID_FIFO                                                                 |    <0.001 |
|               GEN_UA_NARROW.I_UA_NARROW                                                |    <0.001 |
|               I_WRAP_BRST                                                              |    <0.001 |
|     axi_bram_ctrl_0_bram                                                               |    <0.001 |
|       U0                                                                               |    <0.001 |
|         inst_blk_mem_gen                                                               |    <0.001 |
|           gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                        |    <0.001 |
|             valid.cstr                                                                 |    <0.001 |
|               ramloop[0].ram.r                                                         |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|               ramloop[1].ram.r                                                         |    <0.001 |
|                 prim_noinit.ram                                                        |    <0.001 |
|     axi_mem_intercon                                                                   |     0.008 |
|       m01_couplers                                                                     |     0.004 |
|         auto_ds                                                                        |     0.002 |
|           inst                                                                         |     0.002 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |     0.002 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 cmd_queue                                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_18_23                                     |    <0.001 |
|                                 RAM_reg_0_31_24_25                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_READ.read_data_inst                                                  |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                      |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_6_8                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 cmd_queue                                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_18_23                                     |    <0.001 |
|                                 RAM_reg_0_31_24_25                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|         auto_pc                                                                        |     0.002 |
|           inst                                                                         |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |     0.002 |
|               RD.ar_channel_0                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               RD.r_channel_0                                                           |    <0.001 |
|                 rd_data_fifo_0                                                         |    <0.001 |
|                 transaction_fifo_0                                                     |    <0.001 |
|               SI_REG                                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|                 b_pipe                                                                 |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               WR.aw_channel_0                                                          |    <0.001 |
|                 aw_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               WR.b_channel_0                                                           |    <0.001 |
|                 bid_fifo_0                                                             |    <0.001 |
|                 bresp_fifo_0                                                           |    <0.001 |
|       s00_couplers                                                                     |     0.002 |
|         auto_pc                                                                        |     0.000 |
|           inst                                                                         |     0.000 |
|         auto_us                                                                        |     0.002 |
|           inst                                                                         |     0.002 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.002 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |    <0.001 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|                 gen_id_queue.id_queue                                                  |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|                 gen_id_queue.id_queue                                                  |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       s01_couplers                                                                     |     0.001 |
|         auto_us                                                                        |     0.001 |
|           inst                                                                         |     0.001 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                              |     0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                   |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                           |    <0.001 |
|               USE_READ.read_addr_inst                                                  |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|                 gen_id_queue.id_queue                                                  |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                         |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                |    <0.001 |
|                 gen_id_queue.id_queue                                                  |    <0.001 |
|               si_register_slice_inst                                                   |    <0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|       xbar                                                                             |     0.001 |
|         inst                                                                           |     0.001 |
|           gen_samd.crossbar_samd                                                       |     0.001 |
|             addr_arbiter_ar                                                            |    <0.001 |
|             addr_arbiter_aw                                                            |    <0.001 |
|             gen_decerr_slave.decerr_slave_inst                                         |    <0.001 |
|             gen_master_slots[0].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             gen_master_slots[0].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_master_slots[1].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             gen_master_slots[1].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_master_slots[2].gen_mi_write.wdata_mux_w                               |    <0.001 |
|               gen_wmux.wmux_aw_fifo                                                    |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|             gen_master_slots[2].reg_slice_mi                                           |    <0.001 |
|               b_pipe                                                                   |    <0.001 |
|               r_pipe                                                                   |    <0.001 |
|             gen_slave_slots[0].gen_si_read.si_transactor_ar                            |    <0.001 |
|             gen_slave_slots[0].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[0].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[0].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|             gen_slave_slots[1].gen_si_read.si_transactor_ar                            |    <0.001 |
|             gen_slave_slots[1].gen_si_write.si_transactor_aw                           |    <0.001 |
|             gen_slave_slots[1].gen_si_write.splitter_aw_si                             |    <0.001 |
|             gen_slave_slots[1].gen_si_write.wdata_router_w                             |    <0.001 |
|               wrouter_aw_fifo                                                          |    <0.001 |
|                 gen_srls[0].gen_rep[0].srl_nx1                                         |    <0.001 |
|                 gen_srls[0].gen_rep[1].srl_nx1                                         |    <0.001 |
|             splitter_aw_mi                                                             |    <0.001 |
|     ila_0                                                                              |     0.003 |
|       U0                                                                               |     0.003 |
|         ila_core_inst                                                                  |     0.003 |
|           ila_trace_memory_inst                                                        |    <0.001 |
|             SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                   |    <0.001 |
|               inst_blk_mem_gen                                                         |    <0.001 |
|                 gnbram.gnativebmg.native_blk_mem_gen                                   |    <0.001 |
|                   valid.cstr                                                           |    <0.001 |
|                     ramloop[0].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|                     ramloop[1].ram.r                                                   |    <0.001 |
|                       prim_noinit.ram                                                  |    <0.001 |
|           u_ila_cap_ctrl                                                               |    <0.001 |
|             U_CDONE                                                                    |    <0.001 |
|             U_NS0                                                                      |    <0.001 |
|             U_NS1                                                                      |    <0.001 |
|             u_cap_addrgen                                                              |    <0.001 |
|               U_CMPRESET                                                               |    <0.001 |
|               u_cap_sample_counter                                                     |    <0.001 |
|                 U_SCE                                                                  |    <0.001 |
|                 U_SCMPCE                                                               |    <0.001 |
|                 U_SCRST                                                                |    <0.001 |
|                 u_scnt_cmp                                                             |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                     DUT                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|               u_cap_window_counter                                                     |    <0.001 |
|                 U_WCE                                                                  |    <0.001 |
|                 U_WHCMPCE                                                              |    <0.001 |
|                 U_WLCMPCE                                                              |    <0.001 |
|                 u_wcnt_hcmp                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                     DUT                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|                 u_wcnt_lcmp                                                            |    <0.001 |
|                   allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst              |    <0.001 |
|                     DUT                                                                |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|                       I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                     |    <0.001 |
|                         u_srlA                                                         |    <0.001 |
|                         u_srlB                                                         |    <0.001 |
|                         u_srlC                                                         |    <0.001 |
|                         u_srlD                                                         |    <0.001 |
|           u_ila_regs                                                                   |     0.001 |
|             MU_SRL[0].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[1].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[2].mu_srl_reg                                                       |    <0.001 |
|             MU_SRL[3].mu_srl_reg                                                       |    <0.001 |
|             TC_SRL[0].tc_srl_reg                                                       |    <0.001 |
|             U_XSDB_SLAVE                                                               |    <0.001 |
|             reg_15                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_16                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_17                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_18                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_19                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_1a                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_6                                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_7                                                                      |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_8                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|             reg_80                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_81                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_82                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_83                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_84                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_85                                                                     |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_887                                                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|             reg_88d                                                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|             reg_890                                                                    |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|             reg_9                                                                      |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|             reg_srl_fff                                                                |    <0.001 |
|             reg_stream_ffd                                                             |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                       |    <0.001 |
|             reg_stream_ffe                                                             |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                     |    <0.001 |
|           u_ila_reset_ctrl                                                             |    <0.001 |
|             arm_detection_inst                                                         |    <0.001 |
|             asyncrounous_transfer.arm_in_transfer_inst                                 |    <0.001 |
|             asyncrounous_transfer.arm_out_transfer_inst                                |    <0.001 |
|             asyncrounous_transfer.halt_in_transfer_inst                                |    <0.001 |
|             asyncrounous_transfer.halt_out_transfer_inst                               |    <0.001 |
|             halt_detection_inst                                                        |    <0.001 |
|           u_trig                                                                       |    <0.001 |
|             N_DDR_TC.N_DDR_TC_INST[0].U_TC                                             |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                 DUT                                                                    |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                     u_srlA                                                             |    <0.001 |
|                     u_srlB                                                             |    <0.001 |
|                     u_srlC                                                             |    <0.001 |
|                     u_srlD                                                             |    <0.001 |
|             U_TM                                                                       |    <0.001 |
|               N_DDR_MODE.G_NMU[0].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[1].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[2].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|               N_DDR_MODE.G_NMU[3].U_M                                                  |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                |    <0.001 |
|                   DUT                                                                  |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                       |    <0.001 |
|                       u_srlA                                                           |    <0.001 |
|                       u_srlB                                                           |    <0.001 |
|                       u_srlC                                                           |    <0.001 |
|                       u_srlD                                                           |    <0.001 |
|           xsdb_memory_read_inst                                                        |    <0.001 |
|     jtag_axi_0                                                                         |     0.004 |
|       U0                                                                               |     0.004 |
|         axi_bridge_u                                                                   |    <0.001 |
|           read_axi_full_u                                                              |    <0.001 |
|           write_axi_full_u                                                             |    <0.001 |
|         jtag_axi_engine_u                                                              |     0.003 |
|           U_XSDB_SLAVE                                                                 |    <0.001 |
|           cmd_decode_rd_channel                                                        |    <0.001 |
|           cmd_decode_wr_channel                                                        |    <0.001 |
|           rd_cmd_fifo_i                                                                |    <0.001 |
|             inst_fifo_gen                                                              |    <0.001 |
|               gconvfifo.rf                                                             |    <0.001 |
|                 grf.rf                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                     gr1.gr1_int.rfwft                                                  |    <0.001 |
|                     gras.rsts                                                          |    <0.001 |
|                     rpntr                                                              |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                     gwas.wsts                                                          |    <0.001 |
|                     wpntr                                                              |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                           |    <0.001 |
|                       inst_blk_mem_gen                                                 |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                           valid.cstr                                                   |    <0.001 |
|                             ramloop[0].ram.r                                           |    <0.001 |
|                               prim_noinit.ram                                          |    <0.001 |
|           rx_fifo_i                                                                    |    <0.001 |
|             inst_fifo_gen                                                              |    <0.001 |
|               gconvfifo.rf                                                             |    <0.001 |
|                 grf.rf                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                     gr1.gr1_int.rfwft                                                  |    <0.001 |
|                     gras.rsts                                                          |    <0.001 |
|                     rpntr                                                              |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                     gwas.wsts                                                          |    <0.001 |
|                     wpntr                                                              |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                           |    <0.001 |
|                       inst_blk_mem_gen                                                 |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                           valid.cstr                                                   |    <0.001 |
|                             ramloop[0].ram.r                                           |    <0.001 |
|                               prim_noinit.ram                                          |    <0.001 |
|           tx_fifo_i                                                                    |    <0.001 |
|             inst_fifo_gen                                                              |    <0.001 |
|               gconvfifo.rf                                                             |    <0.001 |
|                 grf.rf                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                     gr1.gr1_int.rfwft                                                  |    <0.001 |
|                     gras.rsts                                                          |    <0.001 |
|                     rpntr                                                              |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                     gwas.wsts                                                          |    <0.001 |
|                     wpntr                                                              |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                |    <0.001 |
|                     gdm.dm_gen.dm                                                      |    <0.001 |
|                       RAM_reg_0_63_0_2                                                 |    <0.001 |
|                       RAM_reg_0_63_12_14                                               |    <0.001 |
|                       RAM_reg_0_63_15_17                                               |    <0.001 |
|                       RAM_reg_0_63_18_20                                               |    <0.001 |
|                       RAM_reg_0_63_21_23                                               |    <0.001 |
|                       RAM_reg_0_63_24_26                                               |    <0.001 |
|                       RAM_reg_0_63_27_29                                               |    <0.001 |
|                       RAM_reg_0_63_30_30                                               |    <0.001 |
|                       RAM_reg_0_63_31_31                                               |    <0.001 |
|                       RAM_reg_0_63_3_5                                                 |    <0.001 |
|                       RAM_reg_0_63_6_8                                                 |    <0.001 |
|                       RAM_reg_0_63_9_11                                                |    <0.001 |
|                       RAM_reg_128_191_0_2                                              |    <0.001 |
|                       RAM_reg_128_191_12_14                                            |    <0.001 |
|                       RAM_reg_128_191_15_17                                            |    <0.001 |
|                       RAM_reg_128_191_18_20                                            |    <0.001 |
|                       RAM_reg_128_191_21_23                                            |    <0.001 |
|                       RAM_reg_128_191_24_26                                            |    <0.001 |
|                       RAM_reg_128_191_27_29                                            |    <0.001 |
|                       RAM_reg_128_191_30_30                                            |    <0.001 |
|                       RAM_reg_128_191_31_31                                            |    <0.001 |
|                       RAM_reg_128_191_3_5                                              |    <0.001 |
|                       RAM_reg_128_191_6_8                                              |    <0.001 |
|                       RAM_reg_128_191_9_11                                             |    <0.001 |
|                       RAM_reg_192_255_0_2                                              |    <0.001 |
|                       RAM_reg_192_255_12_14                                            |    <0.001 |
|                       RAM_reg_192_255_15_17                                            |    <0.001 |
|                       RAM_reg_192_255_18_20                                            |    <0.001 |
|                       RAM_reg_192_255_21_23                                            |    <0.001 |
|                       RAM_reg_192_255_24_26                                            |    <0.001 |
|                       RAM_reg_192_255_27_29                                            |    <0.001 |
|                       RAM_reg_192_255_30_30                                            |    <0.001 |
|                       RAM_reg_192_255_31_31                                            |    <0.001 |
|                       RAM_reg_192_255_3_5                                              |    <0.001 |
|                       RAM_reg_192_255_6_8                                              |    <0.001 |
|                       RAM_reg_192_255_9_11                                             |    <0.001 |
|                       RAM_reg_64_127_0_2                                               |    <0.001 |
|                       RAM_reg_64_127_12_14                                             |    <0.001 |
|                       RAM_reg_64_127_15_17                                             |    <0.001 |
|                       RAM_reg_64_127_18_20                                             |    <0.001 |
|                       RAM_reg_64_127_21_23                                             |    <0.001 |
|                       RAM_reg_64_127_24_26                                             |    <0.001 |
|                       RAM_reg_64_127_27_29                                             |    <0.001 |
|                       RAM_reg_64_127_30_30                                             |    <0.001 |
|                       RAM_reg_64_127_31_31                                             |    <0.001 |
|                       RAM_reg_64_127_3_5                                               |    <0.001 |
|                       RAM_reg_64_127_6_8                                               |    <0.001 |
|                       RAM_reg_64_127_9_11                                              |    <0.001 |
|           u_xsdb_fifo_interface                                                        |    <0.001 |
|             rxfifo2xsdb_i                                                              |    <0.001 |
|             xsdb2read_cmdfifo                                                          |    <0.001 |
|             xsdb2txfifo_i                                                              |    <0.001 |
|             xsdb2write_cmdfifo                                                         |    <0.001 |
|           wr_cmd_fifo_i                                                                |    <0.001 |
|             inst_fifo_gen                                                              |    <0.001 |
|               gconvfifo.rf                                                             |    <0.001 |
|                 grf.rf                                                                 |    <0.001 |
|                   gntv_or_sync_fifo.gcx.clkx                                           |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[1].wr_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].rd_stg_inst                               |    <0.001 |
|                     gnxpm_cdc.gsync_stage[2].wr_stg_inst                               |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                             |    <0.001 |
|                     gr1.gr1_int.rfwft                                                  |    <0.001 |
|                     gras.rsts                                                          |    <0.001 |
|                     rpntr                                                              |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                             |    <0.001 |
|                     gwas.wsts                                                          |    <0.001 |
|                     wpntr                                                              |    <0.001 |
|                   gntv_or_sync_fifo.mem                                                |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                           |    <0.001 |
|                       inst_blk_mem_gen                                                 |    <0.001 |
|                         gnbram.gnativebmg.native_blk_mem_gen                           |    <0.001 |
|                           valid.cstr                                                   |    <0.001 |
|                             ramloop[0].ram.r                                           |    <0.001 |
|                               prim_noinit.ram                                          |    <0.001 |
|     processing_system7_0                                                               |     1.178 |
|       inst                                                                             |     1.178 |
|     rst_ps7_0_50M                                                                      |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|   dbg_hub                                                                              |     0.002 |
|     inst                                                                               |     0.002 |
|       BSCANID.u_xsdbm_id                                                               |     0.002 |
|         CORE_XSDB.UUT_MASTER                                                           |     0.001 |
|           U_ICON_INTERFACE                                                             |     0.001 |
|             U_CMD1                                                                     |    <0.001 |
|             U_CMD2                                                                     |    <0.001 |
|             U_CMD3                                                                     |    <0.001 |
|             U_CMD4                                                                     |    <0.001 |
|             U_CMD5                                                                     |    <0.001 |
|             U_CMD6_RD                                                                  |    <0.001 |
|               U_RD_FIFO                                                                |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                  |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gr1.gr1_int.rfwft                                            |    <0.001 |
|                           gras.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwas.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_15_0_5                                           |    <0.001 |
|                             RAM_reg_0_15_12_15                                         |    <0.001 |
|                             RAM_reg_0_15_6_11                                          |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|             U_CMD6_WR                                                                  |    <0.001 |
|               U_WR_FIFO                                                                |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                  |    <0.001 |
|                   inst_fifo_gen                                                        |    <0.001 |
|                     gconvfifo.rf                                                       |    <0.001 |
|                       grf.rf                                                           |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                         |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                         |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                           gras.rsts                                                    |    <0.001 |
|                           rpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                           gwas.wsts                                                    |    <0.001 |
|                           wpntr                                                        |    <0.001 |
|                         gntv_or_sync_fifo.mem                                          |    <0.001 |
|                           gdm.dm_gen.dm                                                |    <0.001 |
|                             RAM_reg_0_15_0_5                                           |    <0.001 |
|                             RAM_reg_0_15_12_15                                         |    <0.001 |
|                             RAM_reg_0_15_6_11                                          |    <0.001 |
|                         rstblk                                                         |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst     |    <0.001 |
|             U_CMD7_CTL                                                                 |    <0.001 |
|             U_CMD7_STAT                                                                |    <0.001 |
|             U_STATIC_STATUS                                                            |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                    |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                               |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                        |    <0.001 |
|             U_RD_ABORT_FLAG                                                            |    <0.001 |
|             U_RD_REQ_FLAG                                                              |    <0.001 |
|             U_TIMER                                                                    |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                           |    <0.001 |
|         CORE_XSDB.U_ICON                                                               |    <0.001 |
|           U_CMD                                                                        |    <0.001 |
|           U_STAT                                                                       |    <0.001 |
|           U_SYNC                                                                       |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                  |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                |    <0.001 |
+----------------------------------------------------------------------------------------+-----------+


