read -sv run_verilog_mid/adder_32b_10_64_11164ba9ff784b777d072091efb0c727.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_64_11164ba9ff784b777d072091efb0c727_yosys.v
