<!DOCTYPE html>
<html data-bs-theme="light" lang="en">

<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0, shrink-to-fit=no">
    <title>About Us - Brand</title>
    <link rel="stylesheet" href="assets/bootstrap/css/bootstrap.min.css">
    <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Montserrat:400,400i,700,700i,600,600i&amp;display=swap">
    <link rel="stylesheet" href="assets/css/baguetteBox.min.css">
    <link rel="stylesheet" href="assets/css/vanilla-zoom.min.css">
</head>

<body>
    <nav class="navbar navbar-expand-lg fixed-top bg-body clean-navbar">
        <div class="container"><a class="navbar-brand logo" href="#">Sundaram S S</a><button data-bs-toggle="collapse" class="navbar-toggler" data-bs-target="#navcol-1"><span class="visually-hidden">Toggle navigation</span><span class="navbar-toggler-icon"></span></button>
            <div class="collapse navbar-collapse" id="navcol-1">
                <ul class="navbar-nav ms-auto">
                    <li class="nav-item"><a class="nav-link" href="index.html">Home</a></li>
                    <li class="nav-item"><a class="nav-link" href="about.html">About</a></li>
                    <li class="nav-item"><a class="nav-link" href="skills.html">Skills</a></li>
                    <li class="nav-item"><a class="nav-link" href="projects.html">Projects</a></li>
                    <li class="nav-item"><a class="nav-link" href="academic.html">Academic</a></li>
                    <li class="nav-item"><a class="nav-link" href="publications.html">Publications</a></li>
                    <li class="nav-item"><a class="nav-link active" href="research.html">Research</a></li>
                    <li class="nav-item"><a class="nav-link" href="contact.html">Contact</a></li>
                    <li class="nav-item"><a class="nav-link" href="resume.html">Résumé</a></li>
                </ul>
            </div>
        </div>
    </nav>
    <main class="page">
        <section class="clean-block">
            <div class="container">
                <div class="block-heading">
                    <h2 class="text-info">Research Interests</h2>
                    <p>Current focus areas for research and advanced engineering roles.</p>
                </div>
                <div class="row justify-content-center">
                    <div class="col-sm-6 col-lg-4">
                        <div class="card text-center clean-card"><img class="card-img-top w-100 d-block" src="assets/img/avatars/avatar19.png" width="414" height="274">
                            <div class="card-body info">
                                <h4 class="card-title"><br> Digital &amp; RTL Design (Frontend VLSI)<br><br></h4>
                                <p class="card-text"><br>Designing <strong>synthesizable RTL</strong> with clear micro-architecture<br>FSM-based control, pipelined datapaths, and streaming logic<br>Reset strategy, CDC awareness, and timing-driven design thinking<br>Writing RTL that is <strong>easy to verify, integrate, and maintain</strong><br><br><strong>Target roles:</strong><br>RTL Design Engineer, Digital Design Engineer, ASIC/FPGA Frontend<br><br></p>
                                <div class="icons"><a href="#"></a><a href="#"></a><a href="#"></a></div>
                            </div>
                        </div>
                    </div>
                    <div class="col-sm-6 col-lg-4">
                        <div class="card text-center clean-card"><img class="card-img-top w-100 d-block" src="assets/img/avatars/avatar18.jpg" width="354" height="271">
                            <div class="card-body info">
                                <h4 class="card-title"><br>FPGA Prototyping &amp; Pre-Silicon Validation<br><br></h4>
                                <p class="card-text"><br>FPGA-based prototyping of SoC and IP designs<br>Functional and performance validation on real hardware<br>Debug using on-chip instrumentation (ILA)<br>Using FPGA results to inform architectural decisions<br><br><strong>Target roles:</strong><br>FPGA Engineer, Pre-Silicon Validation Engineer<br><br></p>
                                <div class="icons"><a href="#"></a><a href="#"></a><a href="#"></a></div>
                            </div>
                        </div>
                    </div>
                    <div class="col-sm-6 col-lg-4">
                        <div class="card text-center clean-card"><img class="card-img-top w-100 d-block" src="assets/img/avatars/avatar2.jpg" width="414" height="276">
                            <div class="card-body info">
                                <h4 class="card-title"><br> Embedded Systems &amp; HW/SW Co-Design<br><br></h4>
                                <p class="card-text"><br>Bare-metal Embedded for SoC control<br>Register-level hardware interaction<br>DMA buffer management and interrupt handling<br>End-to-end system bring-up and debug<br><br><strong>Target roles:</strong><br>Embedded Systems Engineer, Firmware Engineer (Silicon)<br><br></p>
                                <div class="icons"><a href="#"></a><a href="#"></a></div>
                            </div>
                        </div>
                    </div>
                    <div class="col-sm-6 col-lg-4">
                        <div class="card text-center clean-card"><img class="card-img-top w-100 d-block" src="assets/img/avatars/avatar5.jpg" width="414" height="240">
                            <div class="card-body info">
                                <h4 class="card-title"><br>Hardware Security-Aware Design<br><br></h4>
                                <p class="card-text"><br>Secure Ethernet datapaths and packet inspection concepts<br>Hardware-level anomaly indicators<br>Security-aware register and control plane design<br>Foundational understanding of attack surfaces in hardware systems<br><br><strong>Target roles:</strong><br>Hardware Security Engineer, Secure SoC Engineer<br><br></p>
                                <div class="icons"><a href="#"></a></div>
                            </div>
                        </div>
                    </div>
                    <div class="col-sm-6 col-lg-4">
                        <div class="card text-center clean-card"><img class="card-img-top w-100 d-block" src="assets/img/avatars/avatar20.png" width="354" height="242">
                            <div class="card-body info">
                                <h4 class="card-title"><br> Verification &amp; Design Validation<br><br></h4>
                                <p class="card-text"><br>Simulation-driven verification mindset<br>Exposure to <strong>UVM methodology</strong> (drivers, monitors, coverage)<br>AXI protocol correctness checking<br>Hardware validation using ILA and real-system testing<br><br><strong>Target roles:</strong><br>Design Verification Engineer, SoC Validation Engineer<br><br></p>
                                <div class="icons"><a href="#"></a><a href="#"></a></div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </section>
    </main>
    <footer class="page-footer dark">
        <div class="container">
            <div class="row">
                <div class="col-sm-3">
                    <h5><strong>Professional Focus</strong><br><br><span style="font-weight: normal !important;">SoC Development&nbsp;</span><br><span style="font-weight: normal !important;">FPGA Prototyping</span><br><span style="font-weight: normal !important;">IC Design (RTL to GDS-ii)</span><br><span style="font-weight: normal !important;">Hardware Security</span><br><span style="font-weight: normal !important;">VLSI Design &amp; Verification</span><br><br></h5>
                    <ul></ul>
                </div>
                <div class="col-sm-3">
                    <h5>Professional Links<br><br><a href="https://www.linkedin.com/in/sundaram-s-s/"><span style="font-weight: normal !important;">LinkedIn</span></a><span style="font-weight: normal !important;"> –&nbsp;</span>sundaram-s-s<br><a href="https://github.com/vrctsssundaram"><span style="font-weight: normal !important;">GitHub</span></a><span style="font-weight: normal !important;"> –&nbsp;</span><span style="color: rgb(145, 152, 161); background-color: rgb(13, 17, 23);">vrctsssundaram</span><br><br></h5>
                    <ul></ul>
                </div>
                <div class="col-sm-3">
                    <h5><strong>Academic Profile</strong><br><br><span style="font-weight: normal !important;">M.E. VLSI Design – PSG Tech</span><br><span style="font-weight: normal !important;">B.E. EEE - KCT</span><br><br></h5>
                    <ul></ul>
                </div>
                <div class="col-sm-3">
                    <h5>Contact<br><br><span style="font-weight: normal !important;">Email: 24mv05@psgtech.ac.in &amp; vrctsssundaram@gmail.com</span><br><span style="font-weight: normal !important;">Phone: +91 94866 47513</span><br><span style="font-weight: normal !important;">Location: Coimbatore, India</span><br><br></h5>
                    <ul></ul>
                </div>
            </div>
        </div>
        <div class="footer-copyright">
            <p>© 2026 Sundaram S S</p>
        </div>
    </footer>
    <script src="assets/bootstrap/js/bootstrap.min.js"></script>
    <script src="assets/js/baguetteBox.min.js"></script>
    <script src="assets/js/vanilla-zoom.js"></script>
    <script src="assets/js/theme.js"></script>
</body>

</html>