
---------- Begin Simulation Statistics ----------
final_tick                                21515165000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 204424                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745656                       # Number of bytes of host memory used
host_op_rate                                   388298                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   208.74                       # Real time elapsed on the host
host_tick_rate                              103069213                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    42672466                       # Number of instructions simulated
sim_ops                                      81055252                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.021515                       # Number of seconds simulated
sim_ticks                                 21515165000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4434559                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1537                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24198                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5507841                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3401461                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         4434559                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          1033098                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5507841                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  482620                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12319                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  24134700                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 19905546                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24251                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    5362434                       # Number of branches committed
system.cpu.commit.bw_lim_events               5326932                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             298                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         1063431                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             42672466                       # Number of instructions committed
system.cpu.commit.committedOps               81055252                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples     21254073                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.813634                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.807682                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       512164      2.41%      2.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      6125012     28.82%     31.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      2457447     11.56%     42.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      3878958     18.25%     61.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        27038      0.13%     61.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1920775      9.04%     70.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       989240      4.65%     74.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        16507      0.08%     74.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      5326932     25.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     21254073                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   36193243                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               477778                       # Number of function calls committed.
system.cpu.commit.int_insts                  53869710                       # Number of committed integer instructions.
system.cpu.commit.loads                       8259662                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        50228      0.06%      0.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         48072428     59.31%     59.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1416      0.00%     59.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           266433      0.33%     59.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4312077      5.32%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            368      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             948      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     65.02% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          951756      1.17%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            2088      0.00%     66.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2378853      2.93%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult            120      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           240      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      7142837      8.81%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt      1901343      2.35%     80.29% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv       949478      1.17%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.46% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      5260849      6.49%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     87.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1588213      1.96%     89.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1495190      1.84%     91.76% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      6671449      8.23%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         8938      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          81055252                       # Class of committed instruction
system.cpu.commit.refs                        9763790                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    42672466                       # Number of Instructions Simulated
system.cpu.committedOps                      81055252                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.504193                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.504193                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data      7860243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7860243                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77242.780600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77242.780600                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80478.887233                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80478.887233                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data      7845872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         7845872                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1110056000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1110056000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001828                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data        14371                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14371                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10345                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10345                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    324008000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    324008000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000512                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         4026                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4026                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data      1504139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1504139                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 111201.858549                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 111201.858549                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 109212.616812                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 109212.616812                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1471428                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1471428                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3637523995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3637523995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.021747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021747                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data        32711                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        32711                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3571470995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3571470995                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021741                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        32702                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        32702                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.613636                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    17.666667                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs               440                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        14350                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           53                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data      9364382                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9364382                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 100836.412960                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 100836.412960                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 106062.921885                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 106062.921885                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data      9317300                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9317300                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data   4747579995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4747579995                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005028                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005028                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data        47082                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          47082                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data        10354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10354                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3895478995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3895478995                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003922                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003922                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data        36728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        36728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data      9364382                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9364382                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 100836.412960                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 100836.412960                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 106062.921885                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 106062.921885                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data      9317300                       # number of overall hits
system.cpu.dcache.overall_hits::total         9317300                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data   4747579995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4747579995                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005028                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005028                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data        47082                       # number of overall misses
system.cpu.dcache.overall_misses::total         47082                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data        10354                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10354                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3895478995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3895478995                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003922                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003922                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data        36728                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        36728                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                  35702                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          519                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            254.697653                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses         18765490                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.259774                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996347                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996347                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs             36726                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses          18765490                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1020.259774                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9354026                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            246000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks        32903                       # number of writebacks
system.cpu.dcache.writebacks::total             32903                       # number of writebacks
system.cpu.decode.BlockedCycles               7344269                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               82419025                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2863528                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   6525262                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24412                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               4648928                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     8344147                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2731                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                     1519493                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           874                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                     5507841                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   5873320                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      15419426                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7207                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       43434080                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          115                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           584                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48824                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.255998                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            5961792                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            3884081                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        2.018766                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples           21406399                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.866822                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.516439                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  7758649     36.24%     36.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   508078      2.37%     38.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   950522      4.44%     43.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2184022     10.20%     53.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   750802      3.51%     56.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   723896      3.38%     60.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   268567      1.25%     61.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   515444      2.41%     63.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  7746419     36.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             21406399                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  61414739                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 34781317                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst      5873319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5873319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70151.246035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70151.246035                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70841.161561                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70841.161561                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst      5868023                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         5868023                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    371520999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    371520999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000902                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000902                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst         5296                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5296                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          889                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          889                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    312196999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    312196999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000750                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000750                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4407                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4407                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs    17.428571                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                21                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs          366                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst      5873319                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5873319                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70151.246035                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70151.246035                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70841.161561                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70841.161561                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst      5868023                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          5868023                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst    371520999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    371520999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000902                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000902                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst         5296                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5296                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst          889                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          889                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    312196999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    312196999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000750                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000750                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst         4407                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4407                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst      5873319                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5873319                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70151.246035                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70151.246035                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70841.161561                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70841.161561                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst      5868023                       # number of overall hits
system.cpu.icache.overall_hits::total         5868023                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst    371520999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    371520999                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000902                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000902                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst         5296                       # number of overall misses
system.cpu.icache.overall_misses::total          5296                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst          889                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          889                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    312196999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    312196999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000750                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000750                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4407                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4407                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                   4149                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          161                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs           1333.127809                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         11751043                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.836007                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999359                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999359                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs              4405                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          11751043                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.836007                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5872428                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks         4149                       # number of writebacks
system.cpu.icache.writebacks::total              4149                       # number of writebacks
system.cpu.idleCycles                          108767                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28868                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5394307                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.791475                       # Inst execution rate
system.cpu.iew.exec_refs                      9864395                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1519473                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  167033                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8379257                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                775                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1854                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1545250                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            82118544                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8344922                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             41277                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              81574224                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    690                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 54375                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24412                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 55404                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           349                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           481281                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          149                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          244                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       119595                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        41122                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            244                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20553                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8315                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 108199080                       # num instructions consuming a value
system.cpu.iew.wb_count                      81549140                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.581270                       # average fanout of values written-back
system.cpu.iew.wb_producers                  62892877                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.790310                       # insts written-back per cycle
system.cpu.iew.wb_sent                       81560037                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 67875576                       # number of integer regfile reads
system.cpu.int_regfile_writes                39926631                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               1.983367                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.983367                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             57720      0.07%      0.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              48493314     59.42%     59.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1929      0.00%     59.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                273454      0.34%     59.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4317273      5.29%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 465      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1323      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               954478      1.17%     66.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     66.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 3050      0.00%     66.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2379679      2.92%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 120      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                566      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         7143393      8.75%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.96% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         1901538      2.33%     80.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv          949869      1.16%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        5261293      6.45%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     87.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1671828      2.05%     89.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1513418      1.85%     91.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         6681611      8.19%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           9180      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               81615501                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                36222034                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            72443848                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     36218178                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           36302187                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      269249                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003299                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  266740     99.07%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.07% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     58      0.02%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      5      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     9      0.00%     99.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                    13      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   28      0.01%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1200      0.45%     99.56% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   915      0.34%     99.90% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               194      0.07%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               87      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               45604996                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          112468376                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     45330962                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          46879837                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   82117196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  81615501                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1348                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         1063291                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              5574                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1050                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2100099                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      21406399                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.812668                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.993518                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              539642      2.52%      2.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1644645      7.68%     10.20% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             4483959     20.95%     31.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             4397966     20.55%     51.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2077775      9.71%     61.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             2973511     13.89%     75.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3111317     14.53%     89.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1458189      6.81%     96.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              719395      3.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        21406399                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.793394                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                     5873418                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           308                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads              7076                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2364                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8379257                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1545250                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                26318191                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    207                       # number of misc regfile writes
system.cpu.numCycles                         21515166                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON     21515165000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                  257463                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              93994336                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                2                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                5282345                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4812943                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   2063                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  3514                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             182322170                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               82305012                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            95666477                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   9216671                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 135613                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24412                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               7087125                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1672141                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          61489895                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         69412336                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           7785                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                422                       # count of serializing insts renamed
system.cpu.rename.skidInsts                  19708236                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            391                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     98045824                       # The number of ROB reads
system.cpu.rob.rob_writes                   164390940                       # The number of ROB writes
system.cpu.timesIdled                            1901                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    91                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks           99                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            99                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 71131.420245                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 71131.420245                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher     23188843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     23188843                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher          326                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total            326                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst         4407                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           4407                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 107380.530973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 107380.530973                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87479.105108                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87479.105108                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2034                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2034                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst    254814000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    254814000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.538462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.538462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst         2373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2373                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             4                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    207238000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    207238000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.537554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.537554                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2369                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2369                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data         32702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             32702                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107017.195604                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107017.195604                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87018.307555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87018.307555                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data               310                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   310                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   3466501000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3466501000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.990520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.990520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           32392                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               32392                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2818610000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2818610000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.990490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.990490                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        32391                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          32391                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data         4026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4026                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 108339.891975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 108339.891975                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 88509.090909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88509.090909                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1434                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data    280817000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    280817000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.643815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.643815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data         2592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2592                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    228796000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    228796000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.642077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.642077                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2585                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2585                       # number of ReadSharedReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks         4130                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4130                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4130                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4130                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks        32903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        32903                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks        32903                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            32903                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst             4407                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            36728                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                41135                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 107380.530973                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 107115.195518                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 107132.050218                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87479.105108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 87128.488106                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87150.729683                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst                 2034                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1744                       # number of demand (read+write) hits
system.l2.demand_hits::total                     3778                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst    254814000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3747318000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4002132000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.538462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.952516                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.908156                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst               2373                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34984                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37357                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst    207238000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3047406000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3254644000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.537554                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.952298                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907864                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst          2369                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37345                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst            4407                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           36728                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               41135                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 107380.530973                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 107115.195518                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 107132.050218                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87479.105108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 87128.488106                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 71131.420245                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87012.100634                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst                2034                       # number of overall hits
system.l2.overall_hits::.cpu.data                1744                       # number of overall hits
system.l2.overall_hits::total                    3778                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst    254814000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3747318000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4002132000                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.538462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.952516                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.908156                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst              2373                       # number of overall misses
system.l2.overall_misses::.cpu.data             34984                       # number of overall misses
system.l2.overall_misses::total                 37357                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 12                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst    207238000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3047406000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher     23188843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3277832843                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.537554                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.952298                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.915789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst         2369                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher          326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37671                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued              423                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    1                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified                 425                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     8                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                          33997                       # number of replacements
system.l2.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          940                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1755                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.l2.tags.avg_refs                      2.130864                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                   685773                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks      31.915115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       128.866757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3885.108051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    12.125721                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.007792                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.031462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.948513                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.002960                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.990726                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                     38093                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                    685773                       # Number of tag accesses
system.l2.tags.tagsinuse                  4058.015644                       # Cycle average of tags in use
system.l2.tags.total_refs                       81171                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                        59                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               29450                       # number of writebacks
system.l2.writebacks::total                     29450                       # number of writebacks
system.mem_ctrls.avgBusLat                    4999.60                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     320546.90                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                35871.97                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples     29450.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2368.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34973.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples       326.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     17123.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       112.04                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    112.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        87.56                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     87.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.41                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.56                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.88                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst      7040987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          7040987                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst           7040987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         104035270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher       969735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             112045992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       87603325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          7040987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        104035270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher       969735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            199649317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       87603325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             87603325                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples        13466                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    318.902124                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.951796                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.729549                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         2462     18.28%     18.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3341     24.81%     43.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2859     21.23%     64.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2686     19.95%     84.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          458      3.40%     87.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          326      2.42%     90.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          304      2.26%     92.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          326      2.42%     94.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          704      5.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        13466                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                2410496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                 2410880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1883840                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys              1884800                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst       151488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        151488                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst         151488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2238336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher        20864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2410688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1884800                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1884800                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst         2368                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        34976                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher          326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     36155.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35808.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     40247.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst       151488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2238144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher        20864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 7040987.136282710359                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 104026346.067994371057                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 969734.603476199205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst     85616750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1252452000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher     13120744                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks        29450                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  17191335.67                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks      1883840                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 87558705.685036584735                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 506284835500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         1694                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState              108847                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              27855                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         1694                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst            2367                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           34974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher          326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               37667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        29450                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              29450                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    79.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0              2235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2545                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2290                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2346                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2334                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2031                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1866                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1808                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1914                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1884                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1734                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.001162746500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         1694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      22.233766                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.288412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     93.708719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          1677     99.00%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           15      0.89%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.06%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.06%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1694                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                   35478                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     496                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                     37670                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37670                       # Read request sizes (log2)
system.mem_ctrls.readReqs                       37670                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 76.31                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                    28743                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                  188320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                   21515108000                       # Total gap between requests
system.mem_ctrls.totMemAccLat              1351189494                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                    644989494                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         1694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.376033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.348817                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.961598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              542     32.00%     32.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      0.12%     32.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1130     66.71%     98.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      0.83%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.24%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1701                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1700                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                    29450                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                29450                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                      29450                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                84.52                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                   24890                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy           1032376590                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy                 48830460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      6531517140                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            525.474232                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     99177000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     670423750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1349229500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3402659750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1669999501                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  14323675499                       # Time in different power states
system.mem_ctrls_0.preBackEnergy             67440960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                 25954005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1306589760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy               137459280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         1585156560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        493988220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            11305664805                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime          19075564749                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy               76196340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1112970030                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy                 47316780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      6426488940                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            523.675700                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE     97144000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     667542750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1439061250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3368886500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    1849563500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  14092967000                       # Time in different power states
system.mem_ctrls_1.preBackEnergy             66236640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                 25149465                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1293635520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy               131461680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         1578395520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        507419220                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            11266969095                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime          18900914750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy               77454360                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       108884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       108884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 108884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4295488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      4295488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4295488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           189024992                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          200136756                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37670                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37670    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37670                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        33547                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         71217                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               5276                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        29450                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4097                       # Transaction distribution
system.membus.trans_dist::ReadExReq             32391                       # Transaction distribution
system.membus.trans_dist::ReadExResp            32391                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5279                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        12961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       109156                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                122117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       547456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      4456256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                5003712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  21515165000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          155090000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13225989                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         110181996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopTraffic                   1884800                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            75618                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.007617                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.086944                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  75042     99.24%     99.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    576      0.76%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              75618                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        39852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          549                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        80986                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            549                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                           34483                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp              8429                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        62353                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         4149                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7346                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq              486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            32702                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           32702                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          4407                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4026                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
