<?xml version="1.0" encoding="utf-8" standalone="no"?>
<device schemaVersion="1.1"
	xmlns:xs="http://www.w3.org/2001/XMLSchema-instance"
	xs:noNamespaceSchemaLocation="CMSIS-SVD.xsd">
	<vendor>WCH Ltd.</vendor>                                       <!-- device vendor name -->
	<vendorID>WCH</vendorID>                                        <!-- device vendor short name -->
	<name>CH564</name>
	<version>1.0</version>
	<description>CH564 View File</description>
	<!--Bus
	Interface Properties-->
	<!--RISC-V
	is byte addressable-->

	<addressUnitBits>8</addressUnitBits>
	<!--the
	maximum data bit width accessible within a single transfer-->
	<width>64</width>
	<!--Register
	Default Properties-->
	<size>0x40</size>
	<resetValue>0x0</resetValue>
	<resetMask>0xFFFFFFFF</resetMask>

	<peripherals>

		<peripheral>
			<name>SYS</name>
			<description>SYS register</description>
			<groupName>SYS</groupName>
			<baseAddress>0x40400000</baseAddress>
			<addressBlock>
				<offset>0x00</offset>
				<size>0x2000</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>PA</name>
				<description>PA external interrupt</description>
				<value>28</value>
			</interrupt>
			<interrupt>
				<name>PB</name>
				<description>PB external interrupt</description>
				<value>29</value>
			</interrupt>
			<interrupt>
				<name>PD</name>
				<description>PD external interrupt</description>
				<value>30</value>
			</interrupt>
			<interrupt>
				<name>SLV</name>
				<description>SLV global interrupt</description>
				<value>32</value>
			</interrupt>
			<registers>
				<register>
					<name>R8_SAFE_ACCESS_SIG</name>
					<description>safe accessing sign register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>R8_SAFE_ACCESS_SIG</name>
							<description>safe accessing sign register</description>
							<bitRange>[7:0]</bitRange>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SAFE_ACCESS_ID</name>
					<description>safe accessing ID register</description>
					<addressOffset>0x02</addressOffset>
					<size>0x8</size>
					<access>read-only</access>
					<resetValue>0x01</resetValue>
					<fields>
						<field>
							<name>R8_SAFE_ACCESS_ID</name>
							<description>safe accessing ID</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_WDOG_CLEAR</name>
					<description>watch-dog clear register</description>
					<addressOffset>0x03</addressOffset>
					<size>0x8</size>
					<access>write-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>R8_WDOG_CLEAR</name>
							<description>watch-dog clear</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_GLOB_MEM_CFG</name>
					<description>Memory configuration register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x8</size>
					<resetValue>0x82</resetValue>
					<fields>
						<field>
							<name>RB_GLOB_MEM_CFG</name>
							<description>Memory configuration</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_GLOB_CFG_FLAG</name>
							<description>Memory configuration flag</description>
							<bitRange>[7:6]</bitRange>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_GLOB_LOCK_PORT</name>
					<description>Global port lock configuration register</description>
					<addressOffset>0x05</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0xC0</resetValue>
					<fields>
						<field>
							<name>RB_GLOB_LOCK_PA</name>
							<description>PA port lock configuration</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_GLOB_LOCK_PB</name>
							<description> PB port lock configuration</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_GLOB_LOCK_PD</name>
							<description>PD port lock configuration</description>
							<bitRange>[3:3]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_GLOB_RST_CFG</name>
					<description>Globally reset the configuration register</description>
					<addressOffset>0x06</addressOffset>
					<size>0x8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_GLOB_FORCE_RST</name>
							<description>global software reset</description>
							<bitRange>[0:0]</bitRange>
							<access>write-only</access>
						</field>
						<field>
							<name>RB_GLOB_WDOG_EN</name>
							<description>enable watch-dog reset</description>
							<bitRange>[1:1]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_GLOB_RESET_KEEP</name>
					<description>value keeper during global reset</description>
					<addressOffset>0x07</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>R8_GLOB_RESET_KEEP</name>
							<description>value keeper during global reset</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_PLL_OUT_DIV</name>
					<description>output clock divider from PLL</description>
					<addressOffset>0x09</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x94</resetValue>
					<fields>
						<field>
							<name>RB_PLL_SYS_DIV</name>
							<description>System clock division factor</description>
							<bitRange>[7:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SLP_CLK_OFF0</name>
					<description>sleep clock off control byte 0</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_SLP_CLK_TMR0</name>
							<description>sleep TMR0 clock</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_SLP_CLK_TMR1</name>
							<description>sleep TMR1 clock</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_SLP_CLK_TMR2</name>
							<description>sleep TMR2 clock</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_SLP_CLK_TMR3</name>
							<description>sleep TMR3 clock</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_SLP_CLK_SPI0</name>
							<description>sleep SPI0 clock</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_SLP_CLK_SPI1</name>
							<description>sleep SPI1 clock</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_SLP_CLK_UART0</name>
							<description>sleep UART0 clock</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RB_SLP_CLK_UART1</name>
							<description>sleep UART1 clock</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SLP_CLK_OFF1</name>
					<description>sleep clock off control byte 1</description>
					<addressOffset>0x0D</addressOffset>
					<size>0x8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_SLP_CLK_UTMI</name>
							<description>sleep UTMI clock</description>
							<bitRange>[1:1]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SLP_CLK_I2C</name>
							<description>sleep I2C clock</description>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SLP_CLK_USBPD</name>
							<description>sleep USBPD clock</description>
							<bitRange>[3:3]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SLP_CLK_ADC</name>
							<description>sleep ADC clock</description>
							<bitRange>[4:4]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SLP_CLK_GPIO</name>
							<description>sleep GPIO clock</description>
							<bitRange>[5:5]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SLP_CLK_USB</name>
							<description>sleep USB clock</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SLP_CLK_ETH</name>
							<description>sleep Ethernet clock</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SLP_WAKE_CTRL</name>
					<description>wake control</description>
					<addressOffset>0x0E</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x80</resetValue>
					<fields>
						<field>
							<name>RB_SLP_PA_WAKE</name>
							<description>enable PA waking</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_SLP_PB_WAKE</name>
							<description>enable PB waking</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_SLP_USBPD_WAKE</name>
							<description>enable USBPD waking</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_SLP_PD_WAKE</name>
							<description>enable PD waking</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_SLP_USB_WAKE</name>
							<description>enable USB waking</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_SLP_WOL_WAKE</name>
							<description>enable Ethernet WOL waking</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RB_SLP_ETH_PWR_DN</name>
							<description>Ethernet module power control</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SLP_CTRL_PLL</name>
					<description>PLL SLEEP control</description>
					<addressOffset>0x0F</addressOffset>
					<size>0x8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_SLP_WOL_STATUS</name>
							<description>Current ethernet WOL remote wake-up signal status</description>
							<bitRange>[0:0]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>RB_SLP_CLK_UART2</name>
							<description>sleep UART2 clock</description>
							<bitRange>[1:1]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SLP_CLK_UART3</name>
							<description>sleep UART3 clock</description>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_XBUS_CONFIG</name>
					<description>external bus configuration</description>
					<addressOffset>0x10</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_XBUS_ENABLE</name>
							<description>external bus enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_XBUS_EN_32BIT</name>
							<description>external bus data control enable</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_XBUS_ADDR_OE</name>
							<description>external bus address output enable</description>
							<bitRange>[3:2]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_XBUS_CYCLE</name>
					<description>external bus read/write cyccles register</description>
					<addressOffset>0x12</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x04</resetValue>
					<fields>
						<field>
							<name>RB_XBUS_CYCLE</name>
							<description>external bus read/write cyccles</description>
							<bitRange>[4:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_XBUS_SETUP_HOLD</name>
					<description>external bus holdtime setting register</description>
					<addressOffset>0x13</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x04</resetValue>
					<fields>
						<field>
							<name>RB_XBUS_HOLD</name>
							<description>Number of external bus read/write signal end point clock</description>
							<bitRange>[4:0]</bitRange>
						</field>
						<field>
							<name>RB_XBUS_SETUP</name>
							<description>The address of the external bus and the creation time of
								the data</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SLV_CONFIG</name>
					<description>SLV configuration register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_SLV_ENABLE</name>
							<description>SLV enable bit</description>
							<bitRange>[0:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SLV_IE_CMD</name>
							<description>The command writes the interrupt enable bit</description>
							<bitRange>[1:1]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SLV_IE_WR</name>
							<description>Data writes the interrupt enable bit</description>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SLV_IE_RD</name>
							<description>Data read the interrupt enable bit</description>
							<bitRange>[3:3]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SLV_DOUT</name>
					<description>SLV data output register</description>
					<addressOffset>0x16</addressOffset>
					<size>0x8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>SLV_DOUT</name>
							<description>SLV data output</description>
							<bitRange>[7:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SLV_STATUS</name>
					<description>SLV status output register</description>
					<addressOffset>0x17</addressOffset>
					<size>8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>SLV_STATUS</name>
							<description>SLV status output</description>
							<bitRange>[7:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_INT_FLAG_SLV</name>
					<description>SLV interrupt flag register</description>
					<addressOffset>0x42</addressOffset>
					<size>0x8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_IF_SLV_CMD1</name>
							<description>The state of the original SLV address line 1</description>
							<bitRange>[2:2]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>RB_IF_SLV_CMD1_SYNC</name>
							<description>The status of the SLV address line 1 after synchronization</description>
							<bitRange>[3:3]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>RB_IF_SLV_CMD0</name>
							<description>The original SLV command input flag bit</description>
							<bitRange>[4:4]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>RB_IF_SLV_CMD</name>
							<description>The synchronized SLV command input flag bits</description>
							<bitRange>[5:5]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>RB_IF_SLV_WR</name>
							<description>SLV data input interrupt flag bit</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_IF_SLV_RD</name>
							<description>SLV data output interrupt flag bit</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_INT_SLV_DIN</name>
					<description>SLV data input register</description>
					<addressOffset>0x43</addressOffset>
					<size>0x8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>INT_SLV_DIN</name>
							<description>SLV data input</description>
							<bitRange>[7:0]</bitRange>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_DMA_EN_SLV</name>
					<description>SLV DMA enable register</description>
					<addressOffset>0x180</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_DMA_EN_SLV</name>
							<description>SLV DMA mode enable control bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_DMA_RESP_IE_SLV</name>
							<description>SLV DMA error transmission interrupts enable control bit</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_DMA_END_IE_SLV</name>
							<description>SLV DMA error transmission end enable control bit</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_DMA_LOOP_EN_SLV</name>
							<description>SLV DMA cyclic address mode control bits</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_DMA_FIFO_OV_IE_SLV</name>
							<description>The FIFO full state interrupts the enable bit</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_DMA_OTHER_IE_SLV</name>
							<description>when in compatibility mode, Transmission of non-DMA data
								state interrupts the enable bit</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_DMA_WR_8BIT</name>
							<description>selection of transfer data length for DMA write operations</description>
							<bitRange>[6:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_DMA_MODE_CTRL_SLV</name>
					<description>SLV DMA mode control register</description>
					<addressOffset>0x181</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>CMD0_WR_MODE</name>
							<description>DMA transfer command word 0 read and write type</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>CMD1_WR_MODE</name>
							<description>DMA transfer command word 1 read and write type</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_DMA_MODE_EN_SLV</name>
					<description>SLV DMA mode enable register</description>
					<addressOffset>0x182</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0xC0</resetValue>
					<fields>
						<field>
							<name>CMD0_EN</name>
							<description>DMA transfer command word 0 control bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>CMD1_EN</name>
							<description>DMA transfer command word 1 control bit</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>DMA_CMD_MODE1</name>
							<description>DMA transfer command word mode1</description>
							<bitRange>[3:3]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_DMA_INT_FLAG_SLV</name>
					<description>SLV DMA interrupt flag register</description>
					<addressOffset>0x184</addressOffset>
					<size>0x8</size>
					<resetValue>0x40</resetValue>
					<fields>
						<field>
							<name>WR_DMA_END_IF</name>
							<description>DMA receive mode transmission end flag bit</description>
							<bitRange>[0:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>WR_DMA_RESP_IF</name>
							<description>DMA receive mode transmission error flag bit</description>
							<bitRange>[1:1]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RD_DMA_END_IF</name>
							<description>DMA occurrence mode transmission end flag bit</description>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RD_DMA_RESP_IF</name>
							<description>DMA occurrence mode transmission error flag bit</description>
							<bitRange>[3:3]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>WR_DMA_OV_IF</name>
							<description>input FIFO full flag</description>
							<bitRange>[4:4]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>WR_OTHER_IF</name>
							<description>data are written to the flag bit</description>
							<bitRange>[5:5]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>DATA_IN_FIFO_EMPTY</name>
							<description>Whether DATA_IN_FIFO is empty</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_WR_DMA_START_ADDR_SLV</name>
					<description>DMA receive mode start address register</description>
					<addressOffset>0x188</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>WR_DMA_START_ADDR_SLV</name>
							<description>DMA receive mode start address</description>
							<bitRange>[17:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_WR_DMA_END_ADDR_SLV</name>
					<description>DMA receive mode end address register</description>
					<addressOffset>0x18C</addressOffset>
					<size>0x20</size>
					<resetValue>0x0003FFFF</resetValue>
					<fields>
						<field>
							<name>WR_DMA_START_ADDR_SLV</name>
							<description>DMA receive mode end address</description>
							<bitRange>[17:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_RD_DMA_START_ADDR_SLV</name>
					<description>DMA send mode start address register</description>
					<addressOffset>0x194</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RD_DMA_START_ADDR_SLV</name>
							<description>DMA send mode start address</description>
							<bitRange>[17:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_RD_DMA_END_ADDR_SLV</name>
					<description>DMA send mode end address register</description>
					<addressOffset>0x198</addressOffset>
					<size>0x20</size>
					<resetValue>0x0003FFFF</resetValue>
					<fields>
						<field>
							<name>RD_DMA_START_ADDR_SLV</name>
							<description>DMA send mode end address</description>
							<bitRange>[17:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_DMA_END_NOW_SLV</name>
					<description>DMA current address register</description>
					<addressOffset>0x19C</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMA_NOW_ADDR_SLV</name>
							<description>DMA current address</description>
							<bitRange>[17:0]</bitRange>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_DMA_CMD0_SLV</name>
					<description>DMA mode command word0 register</description>
					<addressOffset>0x1A0</addressOffset>
					<size>0x8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>DMA_CMD0_SLV</name>
							<description>command word required to start DMA mode</description>
							<bitRange>[7:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_DMA_CMD1_SLV</name>
					<description>DMA mode command word1 register</description>
					<addressOffset>0x1A1</addressOffset>
					<size>0x8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>DMA_CMD1_SLV</name>
							<description>command word required to start DMA mode</description>
							<bitRange>[7:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SLV_RESET_CMD</name>
					<description>DMA reset the command word register</description>
					<addressOffset>0x1A4</addressOffset>
					<size>0x8</size>
					<resetValue>0x05</resetValue>
					<fields>
						<field>
							<name>SLV_RESET_CMD</name>
							<description>A global reset is generated upon receipt of this command</description>
							<bitRange>[7:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SLV_BUSY</name>
					<description>SLV busy flag register</description>
					<addressOffset>0x1A5</addressOffset>
					<size>0x8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>SLV_BUSY</name>
							<description>SLV busy flag</description>
							<bitRange>[0:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_OTHER_DATA</name>
					<description>Non-DMA writes to the data register</description>
					<addressOffset>0x1B0</addressOffset>
					<size>0x8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>OTHER_DATA</name>
							<description>Non-DMA writes to the data</description>
							<bitRange>[7:0]</bitRange>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_DMA_DEC_LEN</name>
					<description>DMA parses length register</description>
					<addressOffset>0x1B4</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>DMA_DEC_LEN</name>
							<description>parse the resulting DMA length</description>
							<bitRange>[15:0]</bitRange>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_DMA_DEC_OFFSET</name>
					<description>DMA resolves the offset address register</description>
					<addressOffset>0x1B6</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>DMA_DEC_OFFSET</name>
							<description>Resolved DMA address offset</description>
							<bitRange>[15:0]</bitRange>
							<access>read-only</access>
						</field>
					</fields>
				</register>

				<register>
					<name>R32_PA_DIR</name>
					<description>GPIO PA I/O direction</description>
					<addressOffset>0x80</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA_DIR</name>
							<description>GPIO PA I/O direction</description>
							<bitRange>[21:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PA_PIN</name>
					<description>GPIO PA input</description>
					<addressOffset>0x84</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA_PIN</name>
							<description>GPIO PA input</description>
							<bitRange>[21:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PA_OUT</name>
					<description>GPIO PA output</description>
					<addressOffset>0x88</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA_OUT</name>
							<description>GPIO PA output</description>
							<bitRange>[21:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PA_CLR</name>
					<description>GPIO PA clear output</description>
					<addressOffset>0x8C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA_CLR</name>
							<description>GPIO PA clear output</description>
							<bitRange>[21:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PA_PU</name>
					<description>GPIO PA pullup resistance enable</description>
					<addressOffset>0x90</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA_PU</name>
							<description>GPIO PA pullup resistance enable</description>
							<bitRange>[21:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PA_PD</name>
					<description>GPIO PA output open-drain_input pulldown resistance enable</description>
					<addressOffset>0x94</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA_PD</name>
							<description>GPIO PA output open-drain_input pulldown resistance enable</description>
							<bitRange>[21:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PB_DIR</name>
					<description>GPIO PB I/O direction</description>
					<addressOffset>0xA0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>USB_DM_DIR</name>
							<description>Pin current intput/output direction control domain</description>
							<bitRange>[24:24]</bitRange>
						</field>
						<field>
							<name>USB_DP_DIR</name>
							<description>Pin current intput/output direction control domain</description>
							<bitRange>[23:23]</bitRange>
						</field>
						<field>
							<name>PB_DIR</name>
							<description>GPIO PB I/O direction</description>
							<bitRange>[22:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PB_PIN</name>
					<description>GPIO PB input</description>
					<addressOffset>0xA4</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>USB_UDM_IN</name>
							<description>Pin intput level status</description>
							<bitRange>[24:24]</bitRange>
						</field>
						<field>
							<name>USB_UDP_IN</name>
							<description>Pin intput level status</description>
							<bitRange>[23:23]</bitRange>
						</field>
						<field>
							<name>PB_PIN</name>
							<description>GPIO PB input level status</description>
							<bitRange>[22:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PB_OUT</name>
					<description>GPIO PB output</description>
					<addressOffset>0xA8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>USB_UDM_OUT</name>
							<description>Pin output level status</description>
							<bitRange>[24:24]</bitRange>
						</field>
						<field>
							<name>USB_UDP_OUT</name>
							<description>Pin output level status</description>
							<bitRange>[23:23]</bitRange>
						</field>
						<field>
							<name>PB_OUT</name>
							<description>GPIO PB output level status</description>
							<bitRange>[22:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PB_CLR</name>
					<description>GPIO PB clear output</description>
					<addressOffset>0xAC</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PB_CLR</name>
							<description>GPIO PB clear output</description>
							<bitRange>[22:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PB_PU</name>
					<description>GPIO PB pullup resistance enable</description>
					<addressOffset>0xB0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>USB_UDM_PU</name>
							<description>Pin pull-up function enable /close control bit</description>
							<bitRange>[24:24]</bitRange>
						</field>
						<field>
							<name>USB_UDP_PU</name>
							<description>Pin pull-up function enable /close control bit</description>
							<bitRange>[23:23]</bitRange>
						</field>
						<field>
							<name>PB_PU</name>
							<description>GPIO PB pull-up resistance enable</description>
							<bitRange>[22:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PB_PD</name>
					<description>GPIO PB output open-drain_input pulldown resistance enable</description>
					<addressOffset>0xB4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>USB_UDM_PD</name>
							<description>Pin function enable /close control bit</description>
							<bitRange>[24:24]</bitRange>
						</field>
						<field>
							<name>USB_UDP_PD</name>
							<description>Pin function enable /close control bit</description>
							<bitRange>[23:23]</bitRange>
						</field>
						<field>
							<name>PB_PD</name>
							<description>GPIO PB output open-drain_input pulldown resistance enable</description>
							<bitRange>[22:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PD_DIR</name>
					<description>GPIO PD I/O direction</description>
					<addressOffset>0xC0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PD_DIR</name>
							<description>GPIO PD I/O direction</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PD_PIN</name>
					<description>GPIO PD input</description>
					<addressOffset>0xC4</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PD_PIN</name>
							<description>GPIO PD input</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PD_OUT</name>
					<description>GPIO PD output</description>
					<addressOffset>0xC8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PD_OUT</name>
							<description>GPIO PD output</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PD_PU</name>
					<description>GPIO PD pullup resistance enable</description>
					<addressOffset>0xD0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PD_PU</name>
							<description>GPIO PD pullup resistance enable</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_PD_PD</name>
					<description>GPIO PD output open-drain_input pulldown resistance enable</description>
					<addressOffset>0xD4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PD_PD</name>
							<description>GPIO PD output open-drain_input pulldown resistance enable</description>
							<bitRange>[31:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_ADC_GPIO_MODE</name>
					<description>ADC port mode configuration register</description>
					<addressOffset>0x16E</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x7F</resetValue>
					<fields>
						<field>
							<name>ADC_GPIO_MODE</name>
							<description>ADC external channel input mode selection</description>
							<bitRange>[6:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_INT_STATUS_PA</name>
					<description>The interrupt status register at the PA port</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>VIO_PWD_IF</name>
							<description>VIO power down interrupt flag bit</description>
							<bitRange>[7:7]</bitRange>
						</field>
						<field>
							<name>PA</name>
							<description>The interrupt status bit of the PA port</description>
							<bitRange>[21:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_INT_ENABLE_PA</name>
					<description>The interrupt enable register at the PA port</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>The interrupt enable bit of the PA port</description>
							<bitRange>[21:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_INT_MODE_PA</name>
					<description>The interrupt mode register at the PA port</description>
					<addressOffset>0x58</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>The interrupt mode bit of the PA port</description>
							<bitRange>[21:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_INT_POLAR_PA</name>
					<description>The interrupt polar register at the PA port</description>
					<addressOffset>0x5C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PA</name>
							<description>The interrupt polar bit of the PA port</description>
							<bitRange>[21:8]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_INT_STATUS_PB</name>
					<description>The interrupt status register at the PB port</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PB</name>
							<description>The interrupt status bit of the PB port</description>
							<bitRange>[22:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_INT_ENABLE_PB</name>
					<description>The interrupt enable register at the PB port</description>
					<addressOffset>0x64</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PB</name>
							<description>The interrupt enable bit of the PB port</description>
							<bitRange>[22:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_INT_MODE_PB</name>
					<description>The interrupt mode register at the PB port</description>
					<addressOffset>0x68</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PB</name>
							<description>The interrupt mode bit of the PB port</description>
							<bitRange>[22:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_INT_POLAR_PB</name>
					<description>The interrupt polar register at the PB port</description>
					<addressOffset>0x6C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PB</name>
							<description>The interrupt polar bit of the PB port</description>
							<bitRange>[22:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_INT_STATUS_PD</name>
					<description>The interrupt status register at the PA port</description>
					<addressOffset>0x70</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PD_24_31</name>
							<description>The interrupt status bit of the PD port</description>
							<bitRange>[31:24]</bitRange>
						</field>
						<field>
							<name>PD_0_7</name>
							<description>The interrupt status bit of the PD port</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_INT_ENABLE_PD</name>
					<description>The interrupt enable register at the PD port</description>
					<addressOffset>0x74</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PD_24_31</name>
							<description>The interrupt enable bit of the PD port</description>
							<bitRange>[31:24]</bitRange>
						</field>
						<field>
							<name>PD_0_7</name>
							<description>The interrupt enable bit of the PD port</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_INT_MODE_PD</name>
					<description>The interrupt mode register at the PD port</description>
					<addressOffset>0x78</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PD_24_31</name>
							<description>The interrupt mode bit of the PD port</description>
							<bitRange>[31:24]</bitRange>
						</field>
						<field>
							<name>PD_0_7</name>
							<description>The interrupt mode bit of the PD port</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_INT_POLAR_PD</name>
					<description>The interrupt polar register at the PD port</description>
					<addressOffset>0x7C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PD_24_31</name>
							<description>The interrupt polar bit of the PD port</description>
							<bitRange>[31:24]</bitRange>
						</field>
						<field>
							<name>PD_0_7</name>
							<description>The interrupt polar bit of the PD port</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_AFIO_PCFR1</name>
					<description>AF remap and debug I/O configuration register (AFIO_PCFR1)</description>
					<addressOffset>0x140</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>LINK_LED_RM</name>
							<description>LINK LED remapping</description>
							<bitRange>[31:30]</bitRange>
						</field>
						<field>
							<name>SLV_RW_RM</name>
							<description>SLV remapping</description>
							<bitRange>[29:28]</bitRange>
						</field>
						<field>
							<name>SLV_DATA_RM</name>
							<description>SLV data remapping</description>
							<bitRange>[27:26]</bitRange>
						</field>
						<field>
							<name>SLV_ADDR1_RM</name>
							<description>SLV address1 remapping</description>
							<bitRange>[25:24]</bitRange>
						</field>
						<field>
							<name>SLV_ADDR_RM</name>
							<description>SLV command data selection input pin remapping</description>
							<bitRange>[23:22]</bitRange>
						</field>
						<field>
							<name>SLV_CS_RM</name>
							<description>SLV piece selection pin remapping</description>
							<bitRange>[21:20]</bitRange>
						</field>
						<field>
							<name>SLV_INTERRUPT_RM</name>
							<description>SLV interrupt pin remapping</description>
							<bitRange>[19:18]</bitRange>
						</field>
						<field>
							<name>I2C_RM</name>
							<description>I2C remapping</description>
							<bitRange>[17:16]</bitRange>
						</field>
						<field>
							<name>UART2_MODEM_RM</name>
							<description>UART2 MODEM remapping</description>
							<bitRange>[15:14]</bitRange>
						</field>
						<field>
							<name>UART1_MODEM_RM</name>
							<description>UART1 MODEM remapping</description>
							<bitRange>[13:12]</bitRange>
						</field>
						<field>
							<name>UART0_MODEM_RM</name>
							<description>UART0 MODEM remapping</description>
							<bitRange>[11:10]</bitRange>
						</field>
						<field>
							<name>UART3_RM</name>
							<description>UART3 remapping</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>UART2_RM</name>
							<description>UART2 remapping</description>
							<bitRange>[7:6]</bitRange>
						</field>
						<field>
							<name>UART1_RM</name>
							<description>UART1 remapping</description>
							<bitRange>[5:4]</bitRange>
						</field>
						<field>
							<name>UART0_RM</name>
							<description>UART0 remapping</description>
							<bitRange>[3:2]</bitRange>
						</field>
						<field>
							<name>SPI0_RM</name>
							<description>SPI0 remapping</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_AFIO_PCFR2</name>
					<description>AF remap and debug I/O configuration register (AFIO_PCFR2)</description>
					<addressOffset>0x160</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UART3_MODEM</name>
							<description>UART3 MODEM remapping</description>
							<bitRange>[19:18]</bitRange>
						</field>
						<field>
							<name>TNOW3_RM</name>
							<description>TNOW3 remapping</description>
							<bitRange>[17:16]</bitRange>
						</field>
						<field>
							<name>TNOW2_RM</name>
							<description>TNOW2 remapping</description>
							<bitRange>[15:14]</bitRange>
						</field>
						<field>
							<name>TNOW1_RM</name>
							<description>TNOW1 remapping</description>
							<bitRange>[13:12]</bitRange>
						</field>
						<field>
							<name>TNOW0_RM</name>
							<description>TNOW0 remapping</description>
							<bitRange>[11:10]</bitRange>
						</field>
						<field>
							<name>SPI1_RM</name>
							<description>UART3 remapping</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>BUSY_RM</name>
							<description>BUSY remapping</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>TIMER1_RM</name>
							<description>TIMER1 remapping</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>TIMER0_RM</name>
							<description>TIMER0 remapping</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RST_RM</name>
							<description>reset pin remapping</description>
							<bitRange>[3:2]</bitRange>
						</field>
						<field>
							<name>ACT_LED_RM</name>
							<description>active led remapping</description>
							<bitRange>[1:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_EXTEN_CTLR0</name>
					<description>Configure the extended control register 0</description>
					<addressOffset>0x144</addressOffset>
					<size>0x20</size>
					<resetValue>0x004BC061</resetValue>
					<fields>
						<field>
							<name>CORE_PROT_STATUS</name>
							<description>Core protected moed status bit</description>
							<bitRange>[30:30]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>ETH_PLL_RDY</name>
							<description>ETH PLL ready flag bit</description>
							<bitRange>[29:29]</bitRange>
							<access>read-only</access>
						</field>						
						<field>
							<name>USB_PLL_RDY</name>
							<description>USB PLL ready flag bit</description>
							<bitRange>[28:28]</bitRange>
							<access>read-only</access>
						</field>						
						<field>
							<name>CORE_HALT_INT_EN</name>
							<description>Kernel error interrupt enabled</description>
							<bitRange>[25:25]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RST_DLEAY_EN</name>
							<description>reset time extension control bit</description>
							<bitRange>[24:24]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>USBPLLON</name>
							<description>USBPLL clock enable bit</description>
							<bitRange>[22:22]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>FLASH_PRE_EN</name>
							<description>flash clock pre-divisor enable</description>
							<bitRange>[21:21]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ETHRST</name>
							<description>ethernet reset control</description>
							<bitRange>[19:19]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>DIG_ETH_PHY_RST</name>
							<description>ethernet phy digital module reset control</description>
							<bitRange>[17:17]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ANA_ETH_PHY_RST</name>
							<description>ethernet phy analog module reset control</description>
							<bitRange>[16:16]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>USBPLLMUL</name>
							<description>USBPLL input clock frequency multiplication factor</description>
							<bitRange>[15:14]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RST_CMD_EN</name>
							<description>global reset enabled</description>
							<bitRange>[13:13]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>BUSY_EN</name>
							<description>the busy signal output of spi and slv enabled</description>
							<bitRange>[12:12]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>TNOW3_EN</name>
							<description>the TNOW signal output of the UART3 is enabled</description>
							<bitRange>[11:11]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>TNOW2_EN</name>
							<description>the TNOW signal output of the UART2 is enabled</description>
							<bitRange>[10:10]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>TNOW1_EN</name>
							<description>the TNOW signal output of the UART1 is enabled</description>
							<bitRange>[9:9]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>TNOW0_EN</name>
							<description>the TNOW signal output of the UART0 is enabled</description>
							<bitRange>[8:8]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>SW</name>
							<description>select the systemitem clock source</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>USBPLLSRC</name>
							<description>USBPLL reference clock source</description>
							<bitRange>[6:5]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>SW_CFG</name>
							<description>Serial wire JTAG configuration</description>
							<bitRange>[0:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_EXTEN_CTLR1</name>
					<description>Configure the extended control register 1</description>
					<addressOffset>0x154</addressOffset>
					<size>0x20</size>
					<resetValue>0x08124048</resetValue>
					<fields>
						<field>
							<name>VIO_PWN_INT_EN</name>
							<description>Enables an outage when the VIO power is down</description>
							<bitRange>[23:23]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>VIO_PWN_RST_EN</name>
							<description>Enable system reset when the VIO power is down</description>
							<bitRange>[22:22]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>VIO_PWN_IO_EN</name>
							<description>Enable the IO port of the peripheral to input a high level
								when the VIO power is down</description>
							<bitRange>[21:21]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>LDO_SLP_EN</name>
							<description>Enable the LDO to go into sleep mode when the VIO power is
								down</description>
							<bitRange>[20:20]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>CLKSEL</name>
							<description>Clock signal selection</description>
							<bitRange>[19:19]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>HSE_STATUS</name>
							<description>External crystal current level status</description>
							<bitRange>[15:15]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>VIO_RDY</name>
							<description>VIO status</description>
							<bitRange>[7:7]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>HSION</name>
							<description>Internal High Speed clock enable</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>HSEON</name>
							<description>External High Speed clock enable</description>
							<bitRange>[5:5]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_EXTEN_CTLR2</name>
					<description>Configure the extended control register 2</description>
					<addressOffset>0x16C</addressOffset>
					<size>0x20</size>
					<resetValue>0x007F0010</resetValue>
					<fields>
						<field>
							<name>XIXO_GPIO_EN</name>
							<description>XI/XO pin open-drain_ouput control bit</description>
							<bitRange>[25:25]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>XO_OE</name>
							<description>XO ouput enable bit</description>
							<bitRange>[24:24]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>XI_OE</name>
							<description>XI ouput enable bit</description>
							<bitRange>[23:23]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>USBPD_IN_HVT1</name>
							<description>PD PIN PB19 high threshold input mode</description>
							<bitRange>[1:1]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>USBPD_IN_HVT0</name>
							<description>PD PIN PB18 high threshold input mode</description>
							<bitRange>[0:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>

		<peripheral>
			<name>TIMER0</name>
			<description>TMR0 register</description>
			<groupName>TMR0</groupName>
			<baseAddress>0x40408000</baseAddress>
			<addressBlock>
				<offset>0x00</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>TIM0</name>
				<description>TIM0 Global interrupt</description>
				<value>20</value>
			</interrupt>
			<registers>
				<register>
					<name>R8_TMR0_CTRL_MOD</name>
					<description>TMR0 mode control</description>
					<addressOffset>0x00</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x02</resetValue>
					<fields>
						<field>
							<name>RB_TMR_MODE_IN</name>
							<description>timer in mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_TMR_ALL_CLEAR</name>
							<description>force clear timer FIFO and count</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TMR_COUNT_EN</name>
							<description>timer count enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TMR_OUT_EN</name>
							<description>timer output enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_TMR_OUT_POLAR_RB_TMR_CAT_WIDTH</name>
							<description>timer PWM output polarity / Capture pulse width</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_TMR_MODE_NRZI</name>
							<description>timer serial codec mode</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_TMR_PWM_REPEAT_RB_TMR_CATCH_EDGE</name>
							<description>timer PWM repeat mode / timer capture edge mode</description>
							<bitRange>[7:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_TMR0_CTRL_DMA</name>
					<description>TMR0 DMA control register</description>
					<addressOffset>0x01</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<access>read-write</access>
					<fields>
						<field>
							<name>RB_TMR_DMA_LOOP</name>
							<description>DMA address round-robin mode enabled</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TMR_DMA_BURST</name>
							<description>DMA burst operation</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TMR_DMA_ENABLE</name>
							<description>DMA function enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_TMR0_INTER_EN</name>
					<description>TMR0 interrupt enable</description>
					<addressOffset>0x02</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_TMR_IE_CYC_END</name>
							<description>enable interrupt for timer capture count timeout or PWM
								cycle end</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_DATA_ACT</name>
							<description>enable interrupt for timer capture input action or PWM
								trigger</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_FIFO_HF</name>
							<description>enable interrupt for timer FIFO half (capture fifo >=4 or
								PWM fifo lower than3)</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_DMA_END</name>
							<description>enable interrupt for timer DMA completion</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_FIFO_OV</name>
							<description>enable interrupt for timer FIFO overflow</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_DMA_ERR</name>
							<description>enable DMA error responde interrupt</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_TMR0_INT_FLAG</name>
					<description>TMR0 interrupt flag</description>
					<addressOffset>0x06</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_TMR_IF_CYC_END</name>
							<description>interrupt flag for timer capture count timeout or PWM cycle
								end</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_DATA_ACT</name>
							<description>interrupt flag for timer capture input action or PWM
								trigger</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_FIFO_HF</name>
							<description>interrupt flag for timer FIFO half</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_DMA_END</name>
							<description>interrupt flag for timer DMA completion</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_FIFO_OV</name>
							<description>interrupt flag for timer FIFO overflow</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_DMA_ERR</name>
							<description>DMA error responde flag</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_TMR0_FIFO_COUNT</name>
					<description>TMR0 FIFO count status</description>
					<addressOffset>0x07</addressOffset>
					<size>0x08</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>TMR0_FIFO_COUNT</name>
							<description>TMR0 FIFO count status</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR0_COUNT</name>
					<description>TMR0 current count</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR0_COUNT</name>
							<description>TMR0 current count</description>
							<bitRange>[27:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR0_CNT_END</name>
					<description>TMR0 end count value, only low 28 bit</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR0_CNT_END</name>
							<description>The number of timer ticks in timer mode</description>
							<bitRange>[27:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR0_FIFO</name>
					<description>TMR0 FIFO register, only low 28 bit</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only/write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR0_FIFO</name>
							<description>TMR0 FIFO current count</description>
							<bitRange>[27:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR0_DMA_NOW</name>
					<description>DMA current buffer address register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR0_DMA_NOW</name>
							<description>DMA current buffer address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR0_DMA_BEG</name>
					<description>DMA start buffer address register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR0_DMA_BEG</name>
							<description>DMA start buffer address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR0_DMA_END</name>
					<description>DMA end buffer address register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR0_DMA_END</name>
							<description>DMA end buffer address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>

		<peripheral>
			<name>TIMER1</name>
			<description>TMR1 register</description>
			<groupName>TMR1</groupName>
			<baseAddress>0x40408400</baseAddress>
			<addressBlock>
				<offset>0x00</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>TIM1</name>
				<description>TIM1 Global interrupt</description>
				<value>21</value>
			</interrupt>
			<registers>
				<register>
					<name>R8_TMR1_CTRL_MOD</name>
					<description>TMR1 mode control</description>
					<addressOffset>0x00</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_TMR_MODE_IN</name>
							<description>timer in mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_TMR_ALL_CLEAR</name>
							<description>force clear timer FIFO and count</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TMR_COUNT_EN</name>
							<description>timer count enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TMR_OUT_EN</name>
							<description>timer output enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_TMR_OUT_POLAR_RB_TMR_CAP_WIDTH</name>
							<description>timer PWM output polarity / Capture pulse width</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_TMR_MODE_NRZI</name>
							<description>timer serial codec mode</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_TMR_PWM_REPEAT_RB_TMR_CAP_EDGE</name>
							<description>timer PWM repeat mode / timer capture edge mode</description>
							<bitRange>[7:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_TMR1_CTRL_DMA</name>
					<description>TMR1 DMA control register</description>
					<addressOffset>0x01</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<access>read-write</access>
					<fields>
						<field>
							<name>RB_TMR_DMA_LOOP</name>
							<description>DMA address round-robin mode enabled</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TMR_DMA_BURST</name>
							<description>DMA burst operation</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TMR_DMA_ENABLE</name>
							<description>DMA function enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_TMR1_INTER_EN</name>
					<description>TMR1 interrupt enable</description>
					<addressOffset>0x02</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_TMR_IE_CYC_END</name>
							<description>enable interrupt for timer capture count timeout or PWM
								cycle end</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_DATA_ACT</name>
							<description>enable interrupt for timer capture input action or PWM
								trigger</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_FIFO_HF</name>
							<description>enable interrupt for timer FIFO half (capture fifo >=4 or
								PWM fifo lower than3)</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_DMA_END</name>
							<description>enable interrupt for timer DMA completion</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_FIFO_OV</name>
							<description>enable interrupt for timer FIFO overflow</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_DMA_ERR</name>
							<description>enable DMA error responde interrupt</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_TMR1_INT_FLAG</name>
					<description>TMR1 interrupt flag</description>
					<addressOffset>0x06</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_TMR_IF_CYC_END</name>
							<description>interrupt flag for timer capture count timeout or PWM cycle
								end</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_DATA_ACT</name>
							<description>interrupt flag for timer capture input action or PWM
								trigger</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_FIFO_HF</name>
							<description>interrupt flag for timer FIFO half</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_DMA_END</name>
							<description>interrupt flag for timer DMA completion</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_FIFO_OV</name>
							<description>interrupt flag for timer FIFO overflow</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_DMA_ERR</name>
							<description>DMA error responde flag</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_TMR1_FIFO_COUNT</name>
					<description>TMR1 FIFO count status</description>
					<addressOffset>0x07</addressOffset>
					<size>0x08</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>TMR1_FIFO_COUNT</name>
							<description>TMR1 FIFO count status</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR1_COUNT</name>
					<description>TMR1 current count</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR1_COUNT</name>
							<description>TMR1 current count</description>
							<bitRange>[27:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR1_CNT_END</name>
					<description>TMR1 end count value, only low 28 bit</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR1_CNT_END</name>
							<description>The number of timer ticks in timer mode</description>
							<bitRange>[27:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR1_FIFO</name>
					<description>TMR1 FIFO register, only low 28 bit</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only/write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR1_FIFO</name>
							<description>TMR1 FIFO current count</description>
							<bitRange>[27:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR1_DMA_NOW</name>
					<description>DMA current buffer address register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR1_DMA_NOW</name>
							<description>DMA current buffer address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR1_DMA_BEG</name>
					<description>DMA start buffer address register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR1_DMA_BEG</name>
							<description>DMA start buffer address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR1_DMA_END</name>
					<description>DMA end buffer address register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR1_DMA_END</name>
							<description>DMA end buffer address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>

		<peripheral>
			<name>TIMER2</name>
			<description>TMR2 register</description>
			<groupName>TMR2</groupName>
			<baseAddress>0x40408800</baseAddress>
			<addressBlock>
				<offset>0x00</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>TIM2</name>
				<description>TIM2 Global interrupt</description>
				<value>22</value>
			</interrupt>
			<registers>
				<register>
					<name>R8_TMR2_CTRL_MOD</name>
					<description>TMR2 mode control</description>
					<addressOffset>0x00</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_TMR_MODE_IN</name>
							<description>timer in mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_TMR_ALL_CLEAR</name>
							<description>force clear timer FIFO and count</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TMR_COUNT_EN</name>
							<description>timer count enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TMR_OUT_EN</name>
							<description>timer output enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_TMR_OUT_POLAR_RB_TMR_CAP_WIDTH</name>
							<description>timer PWM output polarity / Capture pulse width</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_TMR_PWM_REPEAT_RB_TMR_CAP_EDGE</name>
							<description>timer PWM repeat mode / timer capture edge mode</description>
							<bitRange>[7:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_TMR2_CTRL_DMA</name>
					<description>TMR2 DMA control register</description>
					<addressOffset>0x01</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<access>read-write</access>
					<fields>
						<field>
							<name>RB_TMR_DMA_LOOP</name>
							<description>DMA address round-robin mode enabled</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TMR_DMA_BURST</name>
							<description>DMA burst operation</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TMR_DMA_ENABLE</name>
							<description>DMA function enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_TMR2_INTER_EN</name>
					<description>TMR2 interrupt enable</description>
					<addressOffset>0x02</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_TMR_IE_CYC_END</name>
							<description>enable interrupt for timer capture count timeout or PWM
								cycle end</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_DATA_ACT</name>
							<description>enable interrupt for timer capture input action or PWM
								trigger</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_FIFO_HF</name>
							<description>enable interrupt for timer FIFO half (capture fifo >=4 or
								PWM fifo lower than3)</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_DMA_END</name>
							<description>enable interrupt for timer DMA completion</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_FIFO_OV</name>
							<description>enable interrupt for timer FIFO overflow</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_DMA_ERR</name>
							<description>enable DMA error responde interrupt</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_TMR2_INT_FLAG</name>
					<description>TMR2 interrupt flag</description>
					<addressOffset>0x06</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_TMR_IF_CYC_END</name>
							<description>interrupt flag for timer capture count timeout or PWM cycle
								end</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_DATA_ACT</name>
							<description>interrupt flag for timer capture input action or PWM
								trigger</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_FIFO_HF</name>
							<description>interrupt flag for timer FIFO half</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_DMA_END</name>
							<description>interrupt flag for timer DMA completion</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_FIFO_OV</name>
							<description>interrupt flag for timer FIFO overflow</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_DMA_ERR</name>
							<description>DMA error responde flag</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_TMR2_FIFO_COUNT</name>
					<description>TMR2 FIFO count status</description>
					<addressOffset>0x07</addressOffset>
					<size>0x08</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>TMR2_FIFO_COUNT</name>
							<description>TMR2 FIFO count status</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR2_COUNT</name>
					<description>TMR2 current count</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR2_COUNT</name>
							<description>TMR2 current count</description>
							<bitRange>[27:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR2_CNT_END</name>
					<description>TMR2 end count value, only low 28 bit</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR2_CNT_END</name>
							<description>The number of timer ticks in timer mode</description>
							<bitRange>[27:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR2_FIFO</name>
					<description>TMR2 FIFO register, only low 28 bit</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only/write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR2_FIFO</name>
							<description>TMR2 FIFO current count</description>
							<bitRange>[27:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR2_DMA_NOW</name>
					<description>DMA current buffer address register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR2_DMA_NOW</name>
							<description>DMA current buffer address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR2_DMA_BEG</name>
					<description>DMA start buffer address register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR2_DMA_BEG</name>
							<description>DMA start buffer address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR2_DMA_END</name>
					<description>DMA end buffer address register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR2_DMA_END</name>
							<description>DMA end buffer address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>

		<peripheral>
			<name>TIMER3</name>
			<description>TMR3 register</description>
			<groupName>TMR3</groupName>
			<baseAddress>0x40408C00</baseAddress>
			<addressBlock>
				<offset>0x00</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>TIM3</name>
				<description>TIM3 Global interrupt</description>
				<value>23</value>
			</interrupt>
			<registers>
				<register>
					<name>R8_TMR3_CTRL_MOD</name>
					<description>TMR3 mode control</description>
					<addressOffset>0x00</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_TMR_MODE_IN</name>
							<description>timer in mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_TMR_ALL_CLEAR</name>
							<description>force clear timer FIFO and count</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TMR_COUNT_EN</name>
							<description>timer count enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TMR_OUT_EN</name>
							<description>timer output enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_TMR_OUT_POLAR_RB_TMR_CAP_WIDTH</name>
							<description>timer PWM output polarity / Capture pulse width</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_TMR3_MODE_COUNT</name>
							<description>external clock counter mode</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_TMR_PWM_REPEAT_RB_TMR_CAP_EDGE</name>
							<description>timer PWM repeat mode / timer capture edge mode</description>
							<bitRange>[7:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_TMR3_INTER_EN</name>
					<description>TMR3 interrupt enable</description>
					<addressOffset>0x02</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_TMR_IE_CYC_END</name>
							<description>enable interrupt for timer capture count timeout or PWM
								cycle end</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_DATA_ACT</name>
							<description>enable interrupt for timer capture input action or PWM
								trigger</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_FIFO_HF</name>
							<description>enable interrupt for timer FIFO half (capture fifo >=4 or
								PWM fifo lower than3)</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_DMA_END</name>
							<description>enable interrupt for timer DMA completion</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_FIFO_OV</name>
							<description>enable interrupt for timer FIFO overflow</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IE_DMA_ERR</name>
							<description>enable DMA error responde interrupt</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_TMR3_FORCE_EN</name>
							<description>Forcibly enable TIMER0,TIMER1 and TIMER2 at the same time</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_TMR3_INT_FLAG</name>
					<description>TMR3 interrupt flag</description>
					<addressOffset>0x06</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_TMR_IF_CYC_END</name>
							<description>interrupt flag for timer capture count timeout or PWM cycle
								end</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_DATA_ACT</name>
							<description>interrupt flag for timer capture input action or PWM
								trigger</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_FIFO_HF</name>
							<description>interrupt flag for timer FIFO half</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_DMA_END</name>
							<description>interrupt flag for timer DMA completion</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_FIFO_OV</name>
							<description>interrupt flag for timer FIFO overflow</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_TMR_IF_DMA_ERR</name>
							<description>DMA error responde flag</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_TMR3_FIFO_COUNT</name>
					<description>TMR3 FIFO count status</description>
					<addressOffset>0x07</addressOffset>
					<size>0x08</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>TMR3_FIFO_COUNT</name>
							<description>TMR3 FIFO count status</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR3_COUNT</name>
					<description>TMR3 current count</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR3_COUNT</name>
							<description>TMR3 current count</description>
							<bitRange>[27:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR3_CNT_END</name>
					<description>TMR3 end count value, only low 28 bit</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR3_CNT_END</name>
							<description>The number of timer ticks in timer mode</description>
							<bitRange>[27:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_TMR3_FIFO</name>
					<description>TMR3 FIFO register, only low 28 bit</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-only/write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TMR3_FIFO</name>
							<description>TMR3 FIFO current count</description>
							<bitRange>[27:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>

		<peripheral>
			<name>UART0</name>
			<description>UART0 register</description>
			<groupName>UART0</groupName>
			<baseAddress>0x4040D000</baseAddress>
			<addressBlock>
				<offset>0x00</offset>
				<size>0x800</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>UART0</name>
				<description>UART0 Global interrupt</description>
				<value>26</value>
			</interrupt>
			<registers>
				<register>
					<name>R8_UART0_RBR_R8_UART0_THR_R8_UART0_DLL</name>
					<description>UART0 receiver buffer, receiving byte / UART0 transmitter holding,
						transmittal byte/DLL is low-byte,DLM is high-byte,together they from the baud rate divisor register</description>
					<addressOffset>0x00</addressOffset>
					<size>8</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>R8_UART0_RBR__R8_UART0_THR_UART0_DLL</name>
							<description>UART receiver buffer, receiving byte
								/ UART transmitter holding, transmittal byte
								</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART0_IER__R8_UART0_DLM</name>
					<description>UART0 interrupt enable/baud rate divisor register,
						DLL is low-byte,DLM is high-byte,together they from the baud rate divisor register</description>
					<addressOffset>0x01</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_IER_RECV_RDY_UART0_DLM</name>
							<description>UART interrupt enable for receiver data ready</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_IER_THR_EMPTY_UART0_DLM</name>
							<description>UART interrupt enable for THR empty</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_IER_LINE_STAT_UART0_DLM</name>
							<description>UART interrupt enable for receiver line status</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_IER_MODEM_CHG_UART0_DLM</name>
							<description>UART0 interrupt enable for modem status change</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_IER_MODEM_IO_UART0_DLM</name>
							<description>serial modem MODEM signal pin selection bit</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_IER_MOUT_EN_UART0_DLM</name>
							<description>UART0 RTS/DTR output pin enable</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_IER_TXD_EN_UART0_DLM</name>
							<description>UART TXD pin enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RB_IER_RESET_UART0_DLM</name>
							<description>UART software reset control, high action, auto clear</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART0_IIR_R8_UART0_FCR</name>
					<description>UART0 interrupt identification/FIFO control register</description>
					<addressOffset>0x02</addressOffset>
					<size>8</size>
					<access>read-only</access>
					<resetValue>0x01</resetValue>
					<fields>
						<field>
							<name>RB_IIR_NO_INT_RB_FCR_FIFO_EN</name>
							<description>UART interrupt status flag/FIFO enable bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_IIR_INT_MASK_RB_FCR_RX_FIFO_CLR</name>
							<description>UART interrupt flag bit mask/clear UART receiver FIFO, high
								action, auto clear</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_IIR_INT_MASK_RB_FCR_TX_FIFO_CLR</name>
							<description>UART interrupt flag bit mask/clear UART transmitter FIFO,
								high action, auto clear</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_IIR_INT_MASK</name>
							<description>UART interrupt flag bit mask</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_IIR_FIFO_EN_RB_FCR_FIFO_TRIG</name>
							<description>UART FIFO enabled flag/UART receiver FIFO trigger level</description>
							<bitRange>[7:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART0_LCR</name>
					<description>UART0 line control</description>
					<addressOffset>0x03</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_LCR_WORD_SZ</name>
							<description>UART word bit length</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>RB_LCR_STOP_BIT</name>
							<description>UART stop bit length</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_LCR_PAR_EN</name>
							<description>UART parity enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_LCR_PAR_MOD</name>
							<description>UART parity mode</description>
							<bitRange>[5:4]</bitRange>
						</field>
						<field>
							<name>RB_LCR_BREAK_EN</name>
							<description>UART break control enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RB_LCR_DLAB</name>
							<description>UART divisor latch access enable bit</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART0_MCR</name>
					<description>UART0 modem control</description>
					<addressOffset>0x04</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_MCR_DTR</name>
							<description>UART0 control DTR output</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_MCR_RTS</name>
							<description>UART0 control RTS output</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_MCR_OUT1</name>
							<description>UART0 MODEM Control bit</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_MCR_OUT2</name>
							<description>UART interrupt required output control</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_MCR_LOOP</name>
							<description>UART0 enable local loop back</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_MCR_AU_FLOW_EN</name>
							<description>UART0 enable autoflow control</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_MCR_TNOW</name>
							<description>UART0 enable TNOW output on DTR pin</description>
							<bitRange>[6:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART0_LSR</name>
					<description>UART0 line status</description>
					<addressOffset>0x05</addressOffset>
					<size>8</size>
					<access>read-only</access>
					<resetValue>0xC0</resetValue>
					<fields>
						<field>
							<name>RB_LSR_DATA_RDY</name>
							<description>UART receiver fifo data ready status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_LSR_OVER_ERR</name>
							<description>UART receiver overrun error</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_LSR_PAR_ERR</name>
							<description>UART receiver frame error</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_LSR_FRAME_ERR</name>
							<description>UART receiver frame error</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_LSR_BREAK_ERR</name>
							<description>UART receiver break error</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_LSR_TX_FIFO_EMP</name>
							<description>UART transmitter fifo empty status</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_LSR_TX_ALL_EMP</name>
							<description>UART transmitter all empty status</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RB_LSR_ERR_RX_FIFO</name>
							<description>indicate error in UART receiver fifo</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART0_MSR</name>
					<description>UART0 modem status</description>
					<addressOffset>0x06</addressOffset>
					<size>8</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_MSR_CTS_CHG</name>
							<description>UART0 CTS changed status, high action</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_MSR_DSR_CHG</name>
							<description>UART0 DSR changed status, high action</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_MSR_RI_CHG</name>
							<description>UART0 RI changed status, high action</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_MSR_DCD_CHG</name>
							<description>UART0 DCD changed status, high action</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_MSR_CTS</name>
							<description>UART0 CTS action status</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_MSR_DSR</name>
							<description>UART0 DSR action status</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_MSR_RI</name>
							<description>UART0 RI action status</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RB_MSR_DCD</name>
							<description>UART0 DCD action status</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART0_DIV</name>
					<description>UART0 pre-frequency divisiono register</description>
					<addressOffset>0x07</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>UART0_DIV</name>
							<description>System clock is pre-divided after frequency doubling to
								generate the internal reference clock of the serial port</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART0_DMA_CTRL</name>
					<description>DMA Control register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_DMA_WR_EN</name>
							<description>DMA enabled when receiving data</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_DMA_WR_LOOP_EN</name>
							<description>DMA loop mode enabled when receiving data</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_DMA_WR_END_EN</name>
							<description>the end of DMA interrupt when receiving data is enabled</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_DMA_WR_ERR_EN</name>
							<description>DMA data transfer error interrupt when receiving data is
								enabled</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_DMA_RD_EN</name>
							<description>DMA enabled when sending data</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_DMA_RD_LOOP_EN</name>
							<description>DMA loop mode enabled when sending data</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_DMA_RD_END_EN</name>
							<description>the end of DMA interrupt when sending data is enabled</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RB_DMA_RD_ERR_EN</name>
							<description>DMA data transfer error interrupt when sending data is
								enabled</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART0_DMA_IF</name>
					<description>DMA status register</description>
					<addressOffset>0x09</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_DMA_IF_TX_ERR</name>
							<description>DMA transfer error flag while sending data</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_DMA_IF_TX_END</name>
							<description>DMA end flag when data is sended</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_DMA_IF_RX_ERR</name>
							<description>DMA transfer error flag while receiving data</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_DMA_IF_RX_END</name>
							<description>DMA end flag when data is received</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UART0_DMA_WR_NOW_ADDR</name>
					<description>DMA receive mode current address register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMA_WR_NOW_ADDR</name>
							<description>DMA receive mode current address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UART0_DMA_WR_START_ADDR</name>
					<description>DMA receive mode start address register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMA_WR_START_ADDR</name>
							<description>DMA receive mode start address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UART0_DMA_WR_END_ADDR</name>
					<description>DMA received mode end address register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMA_WR_END_ADDR</name>
							<description>DMA receivek mode end address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UART0_DMA_RD_NOW_ADDR</name>
					<description>DMA send mode current address register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMA_WR_RD_ADDR</name>
							<description>DMA send mode current address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UART0_DMA_RD_START_ADDR</name>
					<description>DMA send mode start address register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMA_RD_START_ADDR</name>
							<description>DMA send mode start address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UART0_DMA_RD_END_ADDR</name>
					<description>DMA send mode end address register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMA_RD_END_ADDR</name>
							<description>DMA send mode end address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>

		<peripheral>
			<name>UART1</name>
			<description>UART1 register</description>
			<groupName>UART1</groupName>
			<baseAddress>0x4040D800</baseAddress>
			<addressBlock>
				<offset>0x00</offset>
				<size>0x800</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>UART1</name>
				<description>UART1 Global interrupt</description>
				<value>27</value>
			</interrupt>
			<registers>
				<register>
					<name>R8_UART1_RBR_R8_UART1_THR_R8_UART1_DLL</name>
					<description>UART1 receiver buffer, receiving byte / UART1 transmitter holding,
						transmittal byte/DLL is low-byte,DLM is high-byte,together they from the baud rate divisor register</description>
					<addressOffset>0x00</addressOffset>
					<size>8</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>R8_UART1_RBR_R8_UART1_THR_UART1_DLL</name>
							<description>UART receiver buffer, receiving byte
								/ UART transmitter holding, transmittal byte</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART1_IER_R8_UART1_DLM</name>
					<description>UART1 interrupt enable/baud rate divisor register,
						DLL is low-byte,DLM is high-byte,together they from the baud rate divisor
						register</description>
					<addressOffset>0x01</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_IER_RECV_RDY_UART1_DLM</name>
							<description>UART interrupt enable for receiver data ready</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_IER_THR_EMPTY_UART1_DLL_UART1_DLM</name>
							<description>UART interrupt enable for THR empty</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_IER_LINE_STAT_UART1_DLL_UART1_DLM</name>
							<description>UART interrupt enable for receiver line status</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_IER_MODEM_CHG_UART1_DLL_UART1_DLM</name>
							<description>UART1 interrupt enable for modem status change</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_IER_MODEM_IO_UART1_DLL_UART1_DLM</name>
							<description>serial modem MODEM signal pin selection bit</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_IER_MOUT_EN_UART1_DLL_UART1_DLM</name>
							<description>UART1 RTS/DTR output pin enable</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_IER_TXD_EN_UART1_DLL_UART1_DLM</name>
							<description>UART TXD pin enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RB_IER_RESET_UART1_DLL_UART1_DLM</name>
							<description>UART software reset control, high action, auto clear</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART1_IIR_R8_UART1_FCR</name>
					<description>UART1 interrupt identification/FIFO control register</description>
					<addressOffset>0x02</addressOffset>
					<size>8</size>
					<access>read-only</access>
					<resetValue>0x01</resetValue>
					<fields>
						<field>
							<name>RB_IIR_NO_INT_RB_FCR_FIFO_EN</name>
							<description>UART interrupt status flag/FIFO enable bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_IIR_INT_MASK_RB_FCR_RX_FIFO_CLR</name>
							<description>UART interrupt flag bit mask/clear UART receiver FIFO, high
								action, auto clear</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_IIR_INT_MASK_RB_FCR_TX_FIFO_CLR</name>
							<description>UART interrupt flag bit mask/clear UART transmitter FIFO,
								high action, auto clear</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_IIR_INT_MASK</name>
							<description>UART interrupt flag bit mask</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_IIR_FIFO_EN_RB_FCR_FIFO_TRIG</name>
							<description>UART FIFO enabled flag/UART receiver FIFO trigger level</description>
							<bitRange>[7:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART1_LCR</name>
					<description>UART1 line control</description>
					<addressOffset>0x03</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_LCR_WORD_SZ</name>
							<description>UART word bit length</description>
							<bitRange>[1:0]</bitRange>
						</field>
						<field>
							<name>RB_LCR_STOP_BIT</name>
							<description>UART stop bit length</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_LCR_PAR_EN</name>
							<description>UART parity enable</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_LCR_PAR_MOD</name>
							<description>UART parity mode</description>
							<bitRange>[5:4]</bitRange>
						</field>
						<field>
							<name>RB_LCR_BREAK_EN</name>
							<description>UART break control enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RB_LCR_DLAB</name>
							<description>UART divisor latch access enable bit</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART1_MCR</name>
					<description>UART1 modem control</description>
					<addressOffset>0x04</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_MCR_RTS</name>
							<description>UART1 control RTS output</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_MCR_OUT2</name>
							<description>UART interrupt required output control</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_MCR_AU_FLOW_EN</name>
							<description>UART1 enable autoflow control</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART1_LSR</name>
					<description>UART1 line status</description>
					<addressOffset>0x05</addressOffset>
					<size>8</size>
					<access>read-only</access>
					<resetValue>0xC0</resetValue>
					<fields>
						<field>
							<name>RB_LSR_DATA_RDY</name>
							<description>UART receiver fifo data ready status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_LSR_OVER_ERR</name>
							<description>UART receiver overrun error</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_LSR_PAR_ERR</name>
							<description>UART receiver frame error</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_LSR_FRAME_ERR</name>
							<description>UART receiver frame error</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_LSR_BREAK_ERR</name>
							<description>UART receiver break error</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_LSR_TX_FIFO_EMP</name>
							<description>UART transmitter fifo empty status</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_LSR_TX_ALL_EMP</name>
							<description>UART transmitter all empty status</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RB_LSR_ERR_RX_FIFO</name>
							<description>indicate error in UART receiver fifo</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART1_MSR</name>
					<description>UART1 modem status</description>
					<addressOffset>0x06</addressOffset>
					<size>8</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_MSR_CTS_CHG</name>
							<description>UART1 CTS changed status, high action</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_MSR_CTS</name>
							<description>UART1 CTS action status</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART1_DIV</name>
					<description>UART1 pre-frequency divisiono register</description>
					<addressOffset>0x07</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>UART1_DIV</name>
							<description>System clock is pre-divided after frequency doubling to
								generate the internal reference clock of the serial port</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART1_DMA_CTRL</name>
					<description>DMA Control register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_DMA_RD_EN</name>
							<description>DMA enabled when receiving data</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_DMA_RD_LOOP_EN</name>
							<description>DMA loop mode enabled when receiving data</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_DMA_RD_END_EN</name>
							<description>the end of DMA interrupt when receiving data is enabled</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_DMA_WR_EN</name>
							<description>DMA enabled when sending data</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_DMA_WR_LOOP_EN</name>
							<description>DMA loop mode enabled when sending data</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_DMA_WR_END_EN</name>
							<description>the end of DMA interrupt when sending data is enabled</description>
							<bitRange>[6:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UART1_DMA_IF</name>
					<description>DMA status register</description>
					<addressOffset>0x09</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_DMA_PAR_ERR</name>
							<description>PARITY error flag bit in DMA mode</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_DMA_IF_TX_END</name>
							<description>DMA end flag when data is sended</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_DMA_FRAME_ERR</name>
							<description>FRAME error flag bit in DMA mode</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_DMA_IF_RX_END</name>
							<description>DMA end flag when data is received</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UART1_DMA_WR_NOW_ADDR</name>
					<description>DMA receive mode current address register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMA_WR_NOW_ADDR</name>
							<description>DMA receive mode current address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UART1_DMA_WR_START_ADDR</name>
					<description>DMA receive mode start address register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMA_WR_START_ADDR</name>
							<description>DMA receive mode start address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UART1_DMA_WR_END_ADDR</name>
					<description>DMA received mode end address register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMA_WR_END_ADDR</name>
							<description>DMA receivek mode end address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UART1_DMA_RD_NOW_ADDR</name>
					<description>DMA send mode current address register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMA_WR_RD_ADDR</name>
							<description>DMA send mode current address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UART1_DMA_RD_START_ADDR</name>
					<description>DMA send mode start address register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMA_RD_START_ADDR</name>
							<description>DMA send mode start address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UART1_DMA_RD_END_ADDR</name>
					<description>DMA send mode end address register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>DMA_RD_END_ADDR</name>
							<description>DMA send mode end address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>

		<peripheral derivedFrom="UART1">
			<name>UART2</name>
			<description>UART2 register</description>
			<groupName>UART2</groupName>
			<baseAddress>0x40409000</baseAddress>
			<interrupt>
				<name>UART2</name>
				<description>UART2 Global interrupt</description>
				<value>35</value>
			</interrupt>
		</peripheral>

		<peripheral derivedFrom="UART1">
			<name>UART3</name>
			<description>UART3 register</description>
			<groupName>UART3</groupName>
			<baseAddress>0x40409800</baseAddress>
			<interrupt>
				<name>UART3</name>
				<description>UART3 Global interrupt</description>
				<value>36</value>
			</interrupt>
		</peripheral>

		<peripheral>
			<name>SPI0</name>
			<description>SPI0 register</description>
			<groupName>SPI0</groupName>
			<baseAddress>0x4040C000</baseAddress>
			<addressBlock>
				<offset>0x00</offset>
				<size>0x800</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>SPI0</name>
				<description>SPI0 global interrupt</description>
				<value>24</value>
			</interrupt>
			<registers>
				<register>
					<name>R8_SPI0_CTRL_MOD</name>
					<description>SPI0 mode control</description>
					<addressOffset>0x00</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x02</resetValue>
					<fields>
						<field>
							<name>RB_SPI_MODE_SLAVE</name>
							<description>SPI slave mode</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_SPI_ALL_CLEAR</name>
							<description>force clear SPI FIFO and count</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_SPI_2WIRE_MOD</name>
							<description>SPI enable 2 wire mode</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_SPI_MST_SCK_MOD__RB_SPI_SLV_CMD_MOD</name>
							<description>SPI master clock mode _ SPI slave command mode</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_SPI_FIFO_DIR</name>
							<description>SPI FIFO direction</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_SPI_SCK_OE</name>
							<description>SPI SCK output enable</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_SPI_MOSI_OE</name>
							<description>SPI MOSI output enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RB_SPI_MISO_OE</name>
							<description>SPI MISO output enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI0_CTRL_DMA</name>
					<description>SPI0 DMA control</description>
					<addressOffset>0x01</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_SPI_DMA_ENABLE</name>
							<description>SPI DMA enable</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_SPI_DMA_BURST</name>
							<description>DMA block operates on the enable bit</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_SPI_DMA_LOOP</name>
							<description>SPI DMA address loop enable</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_SPI_HS_HOST</name>
							<description>High speed host receive mode control bit</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI0_INTER_EN</name>
					<description>SPI0 interrupt enable</description>
					<addressOffset>0x02</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_SPI_IE_CNT_END</name>
							<description>enable interrupt for SPI total byte count end</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_SPI_IE_BYTE_END</name>
							<description>enable interrupt for SPI single byte exchanged</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_SPI_IE_FIFO_HF</name>
							<description>enable interrupt for SPI FIFO half</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_SPI_IE_DMA_END</name>
							<description>enable interrupt for SPI DMA completion</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_SPI_IE_FIFO_OV</name>
							<description>enable interrupt for SPI FIFO overflow</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_SPI_IE_DMA_ERR</name>
							<description>enable interrupt for DMA transfer error</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_SPI_IE_FST_BYTE</name>
							<description>enable interrupt for SPI slave mode first byte received</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI0_CLOCK_DIV_R8_SPI0_SLAVE_PRE</name>
					<description>SPI0 master clock divisor / SPI0 slave preset value</description>
					<addressOffset>0x03</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x10</resetValue>
					<fields>
						<field>
							<name>SPI0_CLOCK_DIV_SPI0_SLAVE_PRE</name>
							<description>master clock divisor / SPI0 slave preset value</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI0_BUFFER</name>
					<description>SPI0 data buffer</description>
					<addressOffset>0x04</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>SPI0_BUFFER</name>
							<description>SPI data buffer</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI0_RUN_FLAG</name>
					<description>SPI0 work flag</description>
					<addressOffset>0x05</addressOffset>
					<size>8</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_SPI_SLV_CMD_ACT</name>
							<description>SPI slave command flag</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_SPI_FIFO_READY</name>
							<description>SPI FIFO ready status</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_SPI_SLV_CS_LOAD</name>
							<description>SPI slave chip-select loading status</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RB_SPI_SLV_SELECT</name>
							<description>SPI slave selection status</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI0_INT_FLAG</name>
					<description>SPI0 interrupt flag</description>
					<addressOffset>0x06</addressOffset>
					<size>8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_SPI_IF_CNT_END</name>
							<description>interrupt flag for SPI total byte count end</description>
							<bitRange>[0:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SPI_IF_BYTE_END</name>
							<description>interrupt flag for SPI byte exchanged</description>
							<bitRange>[1:1]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SPI_IF_FIFO_HF</name>
							<description>interrupt flag for SPI FIFO half</description>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SPI_IF_DMA_END</name>
							<description>interrupt flag for SPI DMA completion</description>
							<bitRange>[3:3]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SPI_IF_FIFO_OV</name>
							<description>interrupt flag for SPI FIFO overflow</description>
							<bitRange>[4:4]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SPI_IF_DMA_ERR</name>
							<description>interrupt flag for SPI DMA transfer error </description>
							<bitRange>[5:5]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SPI_FREE</name>
							<description>current SPI free status</description>
							<bitRange>[6:6]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>RB_SPI_IF_FST_BYTE</name>
							<description>interrupt flag for SPI slave mode first byte received</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI0_FIFO_COUNT</name>
					<description>SPI0 FIFO count status</description>
					<addressOffset>0x07</addressOffset>
					<size>8</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>SPI0_FIFO_COUNT</name>
							<description>SPI FIFO count status</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI0_RESET_CMD</name>
					<description>SPI0 reset command word register</description>
					<addressOffset>0x08</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>SPI0_RESET_CMD</name>
							<description>A global reset is generated when this command is received</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI0_BUSY</name>
					<description>SPI0 busy flag register</description>
					<addressOffset>0x09</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>SPI0_BUSY</name>
							<description>busy flag bit</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_SPI0_TOTAL_CNT</name>
					<description>SPI0 total byte count, only low 12 bit</description>
					<addressOffset>0x0C</addressOffset>
					<size>16</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>SPI0_TOTAL_CNT</name>
							<description>SPI total byte count, only low 12 bit</description>
							<bitRange>[11:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI0_FIFO</name>
					<description>SPI0 FIFO register</description>
					<addressOffset>0x10</addressOffset>
					<size>8</size>
					<access>read-only/write-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>SPI0_FIFO</name>
							<description>SPI FIFO register</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI0_FIFO_COUNT1</name>
					<description>SPI0 FIFO count status</description>
					<addressOffset>0x13</addressOffset>
					<size>8</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>SPI0_FIFO_COUNT1</name>
							<description>SPI FIFO count statu</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_SPI0_DMA_NOW</name>
					<description>SPI0 DMA current address</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SPI0_DMA_NOW</name>
							<description>SPI DMA current address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_SPI0_DMA_BEG</name>
					<description>SPI0 DMA begin address</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SPI0_DMA_BEG</name>
							<description>SPI DMA begin address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_SPI0_DMA_END</name>
					<description>SPI0 DMA end address</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SPI0_DMA_END</name>
							<description>SPI DMA end address</description>
							<bitRange>[17:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>SPI1</name>
			<description>SPI1 register</description>
			<groupName>SPI1</groupName>
			<baseAddress>0x4040C800</baseAddress>
			<addressBlock>
				<offset>0x00</offset>
				<size>0x800</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>SPI1</name>
				<description>SPI1 global interrupt</description>
				<value>25</value>
			</interrupt>
			<registers>
				<register>
					<name>R8_SPI1_CTRL_MOD</name>
					<description>SPI1 mode control</description>
					<addressOffset>0x00</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x02</resetValue>
					<fields>
						<field>
							<name>RB_SPI_ALL_CLEAR</name>
							<description>force clear SPI FIFO and count</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_SPI_SLV_CMD_MOD</name>
							<description>SPI slave command mode</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_SPI_FIFO_DIR</name>
							<description>SPI FIFO direction</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_SPI_SCK_OE</name>
							<description>SPI SCK output enable</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_SPI_MOSI_OE</name>
							<description>SPI MOSI output enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RB_SPI_MISO_OE</name>
							<description>SPI 2 wire or 3 wire SPI mode configuration bits</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI1_CTRL_DMA</name>
					<description>SPI1 DMA control</description>
					<addressOffset>0x01</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_SPI_HS_HOST</name>
							<description>High speed host receive mode control bit</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI1_INTER_EN</name>
					<description>SPI1 interrupt enable</description>
					<addressOffset>0x02</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_SPI_IE_CNT_END</name>
							<description>enable interrupt for SPI total byte count end</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_SPI_IE_BYTE_END</name>
							<description>enable interrupt for SPI single byte exchanged</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_SPI_IE_FIFO_HF</name>
							<description>enable interrupt for SPI FIFO half</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_SPI_IE_FIFO_OV</name>
							<description>enable interrupt for SPI FIFO overflow</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI1_CLOCK_DIV</name>
					<description>SPI1 master clock divisor</description>
					<addressOffset>0x03</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x02</resetValue>
					<fields>
						<field>
							<name>SPI1_CLOCK_DIV</name>
							<description>master clock divisor</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI1_BUFFER</name>
					<description>SPI1 data buffer</description>
					<addressOffset>0x04</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>SPI1_BUFFER</name>
							<description>SPI data buffer</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI1_RUN_FLAG</name>
					<description>SPI1 work flag</description>
					<addressOffset>0x05</addressOffset>
					<size>8</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_SPI_FIFO_READY</name>
							<description>SPI FIFO ready status</description>
							<bitRange>[5:5]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI1_INT_FLAG</name>
					<description>SPI1 interrupt flag</description>
					<addressOffset>0x06</addressOffset>
					<size>8</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_SPI_IF_CNT_END</name>
							<description>interrupt flag for SPI total byte count end</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_SPI_IF_BYTE_END</name>
							<description>interrupt flag for SPI byte exchanged</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_SPI_IF_FIFO_HF</name>
							<description>interrupt flag for SPI FIFO half</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_SPI_IF_FIFO_OV</name>
							<description>interrupt flag for SPI FIFO overflow</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_SPI_FREE</name>
							<description>current SPI free status</description>
							<bitRange>[6:6]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI1_FIFO_COUNT</name>
					<description>SPI1 FIFO count status</description>
					<addressOffset>0x07</addressOffset>
					<size>8</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>SPI1_FIFO_COUNT</name>
							<description>SPI FIFO count status</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_SPI1_TOTAL_CNT</name>
					<description>SPI1 total byte count, only low 12 bit</description>
					<addressOffset>0x0C</addressOffset>
					<size>16</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>SPI1_TOTAL_CNT</name>
							<description>SPI total byte count, only low 12 bit</description>
							<bitRange>[11:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI1_FIFO</name>
					<description>SPI1 FIFO register</description>
					<addressOffset>0x10</addressOffset>
					<size>8</size>
					<access>read-only/write-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>SPI1_FIFO</name>
							<description>SPI FIFO register</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_SPI1_FIFO_COUNT1</name>
					<description>SPI1 FIFO count status</description>
					<addressOffset>0x13</addressOffset>
					<size>8</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>R8_SPI1_FIFO_COUNT1</name>
							<description>SPI FIFO count statu</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>I2C1</name>
			<description>Inter integrated circuit</description>
			<groupName>I2C</groupName>
			<baseAddress>0x4040F000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>I2C_EV</name>
				<description>I2C event interrupt</description>
				<value>16</value>
			</interrupt>
			<interrupt>
				<name>I2C_ER</name>
				<description>I2C1 error interrupt</description>
				<value>17</value>
			</interrupt>
			<registers>
				<register>
					<name>R16_I2C1_CTLR1</name>
					<displayName>CTLR1</displayName>
					<description>Control register 1</description>
					<addressOffset>0x0</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>SWRST</name>
							<description>Software reset</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ALERT</name>
							<description>SMBus alert</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PEC</name>
							<description>Packet error checking</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>POS</name>
							<description>Acknowledge_PEC Position (for data
								reception)</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ACK</name>
							<description>Acknowledge enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STOP</name>
							<description>Stop generation</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>START</name>
							<description>Start generation</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NOSTRETCH</name>
							<description>Clock stretching disable (Slave
								mode)</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENGC</name>
							<description>General call enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENPEC</name>
							<description>PEC enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ENARP</name>
							<description>ARP enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBTYPE</name>
							<description>SMBus type</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBUS</name>
							<description>SMBus mode</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PE</name>
							<description>Peripheral enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_I2C1_CTLR2</name>
					<displayName>CTLR2</displayName>
					<description>Control register 2</description>
					<addressOffset>0x4</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>ITBUFEN</name>
							<description>Buffer interrupt enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ITEVTEN</name>
							<description>Event interrupt enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ITERREN</name>
							<description>Error interrupt enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FREQ</name>
							<description>Peripheral clock frequency</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_I2C1_OADDR1</name>
					<displayName>OADDR1</displayName>
					<description>Own address register 1</description>
					<addressOffset>0x8</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>ADDMODE</name>
							<description>Addressing mode (slave
								mode)</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADD9_8</name>
							<description>Interface address</description>
							<bitOffset>8</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>ADD7_1</name>
							<description>Interface address</description>
							<bitOffset>1</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>ADD0</name>
							<description>Interface address</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_I2C1_OADDR2</name>
					<displayName>OADDR2</displayName>
					<description>Own address register 2</description>
					<addressOffset>0xC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>ADD2</name>
							<description>Interface address</description>
							<bitOffset>1</bitOffset>
							<bitWidth>7</bitWidth>
						</field>
						<field>
							<name>ENDUAL</name>
							<description>Dual addressing mode
								enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_I2C1_DATAR</name>
					<displayName>DATAR</displayName>
					<description>Data register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>DR</name>
							<description>8-bit data register</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_I2C1_STAR1</name>
					<displayName>STAR1</displayName>
					<description>Status register 1</description>
					<addressOffset>0x14</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>SMBALERT</name>
							<description>SMBus alert</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>TIMEOUT</name>
							<description>Timeout or Tlow error</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>PECERR</name>
							<description>PEC Error in reception</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>OVR</name>
							<description>Overrun_Underrun</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>AF</name>
							<description>Acknowledge failure</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>ARLO</name>
							<description>Arbitration lost (master
								mode)</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>BERR</name>
							<description>Bus error</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>TxE</name>
							<description>Data register empty
								(transmitters)</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>RxNE</name>
							<description>Data register not empty
								(receivers)</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>STOPF</name>
							<description>Stop detection (slave
								mode)</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ADD10</name>
							<description>10-bit header sent (Master
								mode)</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BTF</name>
							<description>Byte transfer finished</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>ADDR</name>
							<description>Address sent (master mode)/matched
								(slave mode)</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>SB</name>
							<description>Start bit (Master mode)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_I2C1_STAR2</name>
					<displayName>STAR2</displayName>
					<description>Status register 2</description>
					<addressOffset>0x18</addressOffset>
					<size>0x10</size>
					<access>read-only</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>PEC</name>
							<description>acket error checking
								register</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>DUALF</name>
							<description>Dual flag (Slave mode)</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBHOST</name>
							<description>SMBus host header (Slave
								mode)</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SMBDEFAULT</name>
							<description>SMBus device default address (Slave
								mode)</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GENCALL</name>
							<description>General call address (Slave
								mode)</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TRA</name>
							<description>Transmitter/receiver</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BUSY</name>
							<description>Bus busy</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MSL</name>
							<description>Master_slave</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_I2C1_CKCFGR</name>
					<displayName>CKCFGR</displayName>
					<description>Clock control register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>F_S</name>
							<description>I2C master mode selection</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DUTY</name>
							<description>Fast mode duty cycle</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CCR</name>
							<description>Clock control register in Fast_Standard
								mode (Master mode)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_I2C1_RTR</name>
					<displayName>RTR</displayName>
					<description>Raise time register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0002</resetValue>
					<fields>
						<field>
							<name>TRISE</name>
							<description>Maximum rise time in Fast_Standard mode
								(Master mode)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>USBPD</name>
			<description> USBPD configuration</description>
			<groupName>USBPD</groupName>
			<baseAddress>0x4040E000</baseAddress>
			<interrupt>
				<name>USBPDWakeUP</name>
				<description>USBPD_WKUP global interrupt</description>
				<value>39</value>
			</interrupt>
			<interrupt>
				<name>USBPD</name>
				<description>USBPD global interrupt</description>
				<value>19</value>
			</interrupt>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>CONFIG</name>
					<displayName>CONFIG</displayName>
					<description>PD interrupt enable register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x10</size>
					<resetValue>0x0002</resetValue>
					<fields>
						<field>
							<name>PD_FILT_EN</name>
							<description>PIN filtering enabled</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>PD_ALL_CLR</name>
							<description>PD mode Clears all interrupt flags</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CC_SEL</name>
							<description>PD Commutation port</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>PD_DMA_EN</name>
							<description>PD DMA mode enabled</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>PD_RST_EN</name>
							<description>PD mode reset command Enabled</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>WAKE_POLAR</name>
							<description>wakeup polarity</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>IE_PD_IO</name>
							<description>IO Enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>IE_RX_BIT</name>
							<description>bit interrupt Enable</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>IE_RX_BYTE</name>
							<description>Receive byte register</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>IE_RX_ACT</name>
							<description>Receive complete register</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>IE_RX_RESET</name>
							<description>Receive complete rst register</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>IE_TX_END</name>
							<description>transfer complete register</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>BMC_CLK_CNT</name>
					<displayName>BMC_CLK_CNT</displayName>
					<description>BMC sampling clock counter</description>
					<addressOffset>0x02</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>BMC_CLK_CNT</name>
							<description>R/T counter</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CONTROL</name>
					<displayName>CONTROL</displayName>
					<description>PD Send and receive enable register</description>
					<addressOffset>0x4</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>PD_TX_EN</name>
							<description>PD_TX_EN value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>BMC_START</name>
							<description>BMC_START value</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>DATA_FLAG</name>
							<description>DATA_FLAG value</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TX_BIT_BACK</name>
							<description>TX_BIT_BACK value</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>BMC_BYTE_HI</name>
							<description>BMC_BYTE_HI value</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>TX_SEL</name>
					<displayName>TX_SEL</displayName>
					<description>SOP port selection register</description>
					<addressOffset>0x5</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>TX_SEL1</name>
							<description>K-CODE1 type selection</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>TX_SEL2</name>
							<description>K-CODE2 type selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>TX_SEL3</name>
							<description>K-CODE3 type selection</description>
							<bitOffset>4</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>TX_SEL4</name>
							<description>K-CODE4 type selection</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>BMC_TX_SZ</name>
					<displayName>BMC_TX_SZ</displayName>
					<description>PD send length register</description>
					<addressOffset>0x6</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>BMC_TX_SZ</name>
							<description>BMC_TX_SZ value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DATA_BUF</name>
					<displayName>DATA_BUF</displayName>
					<description>DMA cache data register</description>
					<addressOffset>0x8</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>DATA_BUF</name>
							<description>DATA_BUF value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>STATUS</name>
					<displayName>STATUS</displayName>
					<description>PD interrupt flag register</description>
					<addressOffset>0x9</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>BMC_AUX</name>
							<description>BMC_AUX value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>BUF_ERR</name>
							<description>BUF_ERR value</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>IF_RX_BIT</name>
							<description>IF_RX_BIT value</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>IF_RX_BYTE</name>
							<description>IF_RX_BYTE value</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>IF_RX_ACT</name>
							<description>IF_RX_ACT value</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>IF_RX_RESET</name>
							<description>IF_RX_RESET value</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>IF_TX_END</name>
							<description>IF_TX_END value</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>BMC_BYTE_CNT</name>
					<displayName>BMC_BYTE_CNT</displayName>
					<description>Byte counter</description>
					<addressOffset>0xA</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>BMC_BYTE_CNT</name>
							<description>BMC_BYTE_CNT value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>9</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PORT_CC1</name>
					<displayName>PORT_CC1</displayName>
					<description>CC1 port control register</description>
					<addressOffset>0xC</addressOffset>
					<size>0x08</size>
					<resetValue>0x0003</resetValue>
					<fields>
						<field>
							<name>PA_CC1_AI</name>
							<description>CC1 port comparator analog input</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CC1_PD</name>
							<description>CC1 port pull-down resistor enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CC1_PU</name>
							<description>CC1 port pull-up current selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CC1_LVE</name>
							<description>CC1 port output of the low voltage</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CC1_CE</name>
							<description>CC1 voltage comparator enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PORT_CC2</name>
					<displayName>PORT_CC2</displayName>
					<description>CC2 port control register</description>
					<addressOffset>0xE</addressOffset>
					<size>0x08</size>
					<resetValue>0x0003</resetValue>
					<fields>
						<field>
							<name>PA_CC2_AI</name>
							<description>CC1 port comparator analog input</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>CC2_PD</name>
							<description>CC2 port pull-down resistor enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CC2_PU</name>
							<description>CC2 port pull-up current selection</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CC2_LVE</name>
							<description>CC2 port output of the low voltage</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>CC2_CE</name>
							<description>CC2 voltage comparator enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DMA</name>
					<displayName>DMA</displayName>
					<description>PD buffer start address register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>USBPD_DMA_ADDR</name>
							<description>USBPD_DMA_ADDR value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>12</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>ADC</name>
			<description>ADC register</description>
			<groupName>ADC</groupName>
			<baseAddress>0x4040A000</baseAddress>
			<addressBlock>
				<offset>0x00</offset>
				<size>0x1000</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>ADC</name>
				<description>ADC global interrupt</description>
				<value>31</value>
			</interrupt>
			<registers>
				<register>
					<name>R8_ADC_CTRL_MOD</name>
					<description>ADC mode control register</description>
					<addressOffset>0x00</addressOffset>
					<size>8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_ADC_POWER_ON</name>
							<description>ADC function enable</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_SAMPLE_WID</name>
							<description>ADC automatically samples the pulse width settings bit</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_CHAN_MOD</name>
							<description>ADC channel selection bit</description>
							<bitRange>[5:4]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_CYCLE_CLK</name>
							<description>ADC clock sampling mode setting bit</description>
							<bitRange>[3:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_ADC_CTRL_DMA</name>
					<description>DMA control register</description>
					<addressOffset>0x01</addressOffset>
					<size>8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_ADC_MAN_SAMPLE</name>
							<description>ADC manually sampled the control bits</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_CHAN_OE</name>
							<description>ADC channel controls the ADCS output enable bits</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_DMA_LOOP</name>
							<description>DMA address loop function enables</description>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_DMA_BURST</name>
							<description>DMA block operation enable bit</description>
							<bitRange>[1:1]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_DMA_ENABLE</name>
							<description>DMA function enable bit</description>
							<bitRange>[0:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_ADC_INTER_EN</name>
					<description>ADC interrupt the enabling register</description>
					<addressOffset>0x02</addressOffset>
					<size>8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_ADC_CMP_MOD_GT</name>
							<description>ADC reference size to compare enable bits</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_CMP_MOD_EQ</name>
							<description>ADC reference value equal comparable enable bits</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_IE_DMA_ERR</name>
							<description>DMA transfer process error response interrupt enable bits</description>
							<bitRange>[5:5]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_IE_FIFO_OV</name>
							<description>FIFO overflow interruption enable bits</description>
							<bitRange>[4:4]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_IE_DMA_END</name>
							<description>DMA ends the interrupt enable bits</description>
							<bitRange>[3:3]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_IE_FIFO_HF</name>
							<description>FIFO receives half interrupt enable bits</description>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_IE_ADC_END</name>
							<description>ADC conversion complete interrupt enable bits</description>
							<bitRange>[1:1]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_IE_ADC_CMP</name>
							<description>current ADC comparison activates the interrupt enable bits</description>
							<bitRange>[0:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_ADC_CLOCK_DIV</name>
					<description>ADC clock frequency partition coefficient register</description>
					<addressOffset>0x03</addressOffset>
					<size>8</size>
					<resetValue>0x10</resetValue>
					<fields>
						<field>
							<name>ADC_CLOCK_DIV</name>
							<description>sampling the clock frequency division coefficient</description>
							<bitRange>[7:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_ADC_DATA</name>
					<description>Convert the data register</description>
					<addressOffset>0x04</addressOffset>
					<size>16</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>ADC_DATA</name>
							<description>ADC collected the data content</description>
							<bitRange>[11:0]</bitRange>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_ADC_INT_FLAG</name>
					<description>Interrupt the status register</description>
					<addressOffset>0x06</addressOffset>
					<size>8</size>
					<resetValue>0x40</resetValue>
					<fields>
						<field>
							<name>RB_ADC_CHAN_INDEX</name>
							<description>The ADC current channel in autoconversion mode</description>
							<bitRange>[7:7]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>RB_ADC_EOC_FLAG</name>
							<description>The ADC transition-end state bit</description>
							<bitRange>[6:6]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>RB_ADC_IF_DMA_ERR</name>
							<description>DMA transfer error interrupt flag bit</description>
							<bitRange>[5:5]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_IF_FIFO_OV</name>
							<description>FIFO overflow interrupt flag bit</description>
							<bitRange>[4:4]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_IF_DMA_END</name>
							<description>DMA end flag bit</description>
							<bitRange>[3:3]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_IF_FIFO_HF</name>
							<description>FIFO receives half interrupt flag bit</description>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_IF_ADC_END</name>
							<description>The ADC transition-end flag bit</description>
							<bitRange>[1:1]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_ADC_IF_ADC_CMP</name>
							<description>ADC activated interrupt flag bits comparing the ADC current
								value with the reference</description>
							<bitRange>[0:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_ADC_FIFO_COUNT</name>
					<description>FIFO count register</description>
					<addressOffset>0x07</addressOffset>
					<size>8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>ADC_FIFO_COUNT</name>
							<description>number of ADC converted data already stored in the FIFO</description>
							<bitRange>[7:0]</bitRange>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_ADC_CTRL</name>
					<description>ADC control register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ADC_CTL_MOD1</name>
							<description>Corresponding channel</description>
							<bitRange>[3:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ADC_SMAPLE_TIME</name>
							<description>ADC sampling and calibration time</description>
							<bitRange>[24:4]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ADC_CYCLE_BIT_4_6</name>
							<description>Position 4-6 of the automatic sampling period</description>
							<bitRange>[27:25]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ADC_BIT_MODE</name>
							<description>ADC resolution selection bit</description>
							<bitRange>[28:28]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_ADC_CMP_VALUE</name>
					<description>The comparison mode reference value register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>ADC_CMP_VALUE</name>
							<description>The comparison mode reference value</description>
							<bitRange>[11:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_ADC_FIFO</name>
					<description>ADC FIFO register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>ADC_FIFO</name>
							<description>ADC Current conversion value</description>
							<bitRange>[11:0]</bitRange>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_ADC_DMA_NOW</name>
					<description>DMA current buffer address register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ADC_DMA_NOW</name>
							<description>DMA current buffer address</description>
							<bitRange>[17:0]</bitRange>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_ADC_DMA_BEG</name>
					<description>DMA start buffer address register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ADC_DMA_BEG</name>
							<description>DMA start buffer address</description>
							<bitRange>[17:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_ADC_DMA_END</name>
					<description>DMA end buffer address register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>R32_ADC_DMA_END</name>
							<description>DMA end buffer address</description>
							<bitRange>[17:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>PFIC</name>
			<description>Programmable Fast Interrupt
				Controller</description>
			<groupName>PFIC</groupName>
			<baseAddress>0xE000E000</baseAddress>
			<addressBlock>
				<offset>0x00</offset>
				<size>0x1100</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>ISR1</name>
					<displayName>ISR1</displayName>
					<description>Interrupt Status
						Register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x0000000C</resetValue>
					<fields>
						<field>
							<name>INTENSTA2_3</name>
							<description>Interrupt ID Status</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>INTENSTA12</name>
							<description>Interrupt ID Status</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTENSTA14</name>
							<description>Interrupt ID Status</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTENSTA16_31</name>
							<description>Interrupt ID Status</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ISR2</name>
					<displayName>ISR2</displayName>
					<description>Interrupt Status
						Register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>INTENSTA</name>
							<description>Interrupt ID Status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IPR1</name>
					<displayName>IPR1</displayName>
					<description>Interrupt Pending Register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PENDSTA2_3</name>
							<description>PENDSTA</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PENDSTA12</name>
							<description>PENDSTA</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PENDSTA14</name>
							<description>PENDSTA</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PENDSTA16_31</name>
							<description>PENDSTA</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IPR2</name>
					<displayName>IPR2</displayName>
					<description>Interrupt Pending Register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PENDSTA</name>
							<description>PENDSTA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>ITHRESDR</name>
					<displayName>ITHRESDR</displayName>
					<description>Interrupt Priority
						Register</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>THRESHOLD</name>
							<description>THRESHOLD</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>CFGR</name>
					<displayName>CFGR</displayName>
					<description>Interrupt Config Register</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RSTSYS</name>
							<description>RESETSYS</description>
							<access>write-only</access>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>KEYCODE</name>
							<description>KEYCODE</description>
							<access>write-only</access>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>GISR</name>
					<displayName>GISR</displayName>
					<description>Interrupt Global Register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>NESTSTA</name>
							<description>NESTSTA</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>GACTSTA</name>
							<description>GACTSTA</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GPENDSTA</name>
							<description>GPENDSTA</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>VTFIDR</name>
					<displayName>VTFIDR</displayName>
					<description>ID Config Register</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>VTFID0</name>
							<description>VTFID0</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>VTFID1</name>
							<description>VTFID1</description>
							<bitOffset>8</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>VTFID2</name>
							<description>VTFID2</description>
							<bitOffset>16</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
						<field>
							<name>VTFID3</name>
							<description>VTFID3</description>
							<bitOffset>24</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>VTFADDRR0</name>
					<displayName>VTFADDRR0</displayName>
					<description>Interrupt 0 address
						Register</description>
					<addressOffset>0x60</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>VTF0EN</name>
							<description>VTF0EN</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADDR0</name>
							<description> ADDR0</description>
							<bitOffset>1</bitOffset>
							<bitWidth>31</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>VTFADDRR1</name>
					<displayName>VTFADDRR1</displayName>
					<description>Interrupt 1 address
						Register</description>
					<addressOffset>0x64</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>VTF1EN</name>
							<description>VTF1EN</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADDR1</name>
							<description>ADDR1</description>
							<bitOffset>1</bitOffset>
							<bitWidth>31</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>VTFADDRR2</name>
					<displayName>VTFADDRR2</displayName>
					<description>Interrupt 2 address
						Register</description>
					<addressOffset>0x68</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>VTF2EN</name>
							<description>VTF2EN</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADDR2</name>
							<description>ADDR2</description>
							<bitOffset>1</bitOffset>
							<bitWidth>31</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>VTFADDRR3</name>
					<displayName>VTFADDRR3</displayName>
					<description>Interrupt 3 address
						Register</description>
					<addressOffset>0x6C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>VTF3EN</name>
							<description>VTF3EN</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ADDR3</name>
							<description>ADDR3</description>
							<bitOffset>1</bitOffset>
							<bitWidth>31</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IENR1</name>
					<displayName>IENR1</displayName>
					<description>Interrupt Setting Register</description>
					<addressOffset>0x100</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>INTEN12</name>
							<description>INTEN12</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTEN14</name>
							<description>INTEN14</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTEN16_31</name>
							<description>INTEN16_31</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IENR2</name>
					<displayName>IENR2</displayName>
					<description>Interrupt Setting Register</description>
					<addressOffset>0x104</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>INTEN</name>
							<description>INTEN</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IRER1</name>
					<displayName>IRER1</displayName>
					<description>Interrupt Clear Register</description>
					<addressOffset>0x180</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>INTRSET12</name>
							<description>INTRSET</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTRSET14</name>
							<description>INTRSET</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INTRSET16_31</name>
							<description>INTRSET</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IRER2</name>
					<displayName>IRER2</displayName>
					<description>Interrupt Clear Register</description>
					<addressOffset>0x184</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>INTRSET</name>
							<description>INTRSET</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IPSR1</name>
					<displayName>IPSR1</displayName>
					<description>Interrupt Pending Register</description>
					<addressOffset>0x200</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PENDSET2_3</name>
							<description>PENDSET</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PENDSET12</name>
							<description>PENDSET</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PENDSET14</name>
							<description>PENDSET</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PENDSET16_31</name>
							<description>PENDSET</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IPSR2</name>
					<displayName>IPSR2</displayName>
					<description>Interrupt Pending Register</description>
					<addressOffset>0x204</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PENDSET</name>
							<description>PENDSET</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IPRR1</name>
					<displayName>IPRR1</displayName>
					<description>Interrupt Pending Clear Register</description>
					<addressOffset>0x280</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PENDRST2_3</name>
							<description>PENDRESET</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>PENDRST12</name>
							<description>PENDRESET</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PENDRST14</name>
							<description>PENDRESET</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PENDRST16_31</name>
							<description>PENDRESET</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IPRR2</name>
					<displayName>IPRR2</displayName>
					<description>Interrupt Pending Clear Register</description>
					<addressOffset>0x284</addressOffset>
					<size>0x20</size>
					<access>write-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PENDRST</name>
							<description>PENDRESET</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IACTR1</name>
					<displayName>IACTR1</displayName>
					<description>Interrupt ACTIVE Register</description>
					<addressOffset>0x300</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>IACTS2_3</name>
							<description>IACTS</description>
							<bitOffset>2</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>IACTS12</name>
							<description>IACTS</description>
							<bitOffset>12</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IACTS14</name>
							<description>IACTS</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IACTS16_31</name>
							<description>IACTS</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IACTR2</name>
					<displayName>IACTR2</displayName>
					<description>Interrupt ACTIVE Register</description>
					<addressOffset>0x304</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>IACTS</name>
							<description>IACTS</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>IPRIOR0</name>
					<displayName>IPRIOR0</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x400</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR1</name>
					<displayName>IPRIOR1</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x401</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR2</name>
					<displayName>IPRIOR2</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x402</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR3</name>
					<displayName>IPRIOR3</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x403</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR4</name>
					<displayName>IPRIOR4</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x404</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR5</name>
					<displayName>IPRIOR5</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x405</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR6</name>
					<displayName>IPRIOR6</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x406</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR7</name>
					<displayName>IPRIOR7</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x407</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR8</name>
					<displayName>IPRIOR8</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x408</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR9</name>
					<displayName>IPRIOR9</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x409</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR10</name>
					<displayName>IPRIOR10</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x40A</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>

				<register>
					<name>IPRIOR11</name>
					<displayName>IPRIOR11</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x40B</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR12</name>
					<displayName>IPRIOR12</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x40C</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR13</name>
					<displayName>IPRIOR13</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x40D</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR14</name>
					<displayName>IPRIOR14</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x40E</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR15</name>
					<displayName>IPRIOR15</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x40F</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR16</name>
					<displayName>IPRIOR6</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x410</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR17</name>
					<displayName>IPRIOR7</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x411</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR18</name>
					<displayName>IPRIOR8</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x412</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR19</name>
					<displayName>IPRIOR9</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x413</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR20</name>
					<displayName>IPRIOR20</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x414</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>

				<register>
					<name>IPRIOR21</name>
					<displayName>IPRIOR21</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x415</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR22</name>
					<displayName>IPRIOR22</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x416</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR23</name>
					<displayName>IPRIOR23</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x417</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR24</name>
					<displayName>IPRIOR24</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x418</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR25</name>
					<displayName>IPRIOR25</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x419</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR26</name>
					<displayName>IPRIOR26</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x41A</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR27</name>
					<displayName>IPRIOR27</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x41B</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR28</name>
					<displayName>IPRIOR28</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x41C</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR29</name>
					<displayName>IPRIOR29</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x41D</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>

				<register>
					<name>IPRIOR30</name>
					<displayName>IPRIOR30</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x41E</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR31</name>
					<displayName>IPRIOR31</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x41F</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR32</name>
					<displayName>IPRIOR32</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x420</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR33</name>
					<displayName>IPRIOR33</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x421</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR34</name>
					<displayName>IPRIOR34</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x422</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR35</name>
					<displayName>IPRIOR35</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x423</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR36</name>
					<displayName>IPRIOR36</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x424</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR37</name>
					<displayName>IPRIOR37</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x425</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR38</name>
					<displayName>IPRIOR38</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x426</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR39</name>
					<displayName>IPRIOR39</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x427</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>

				<register>
					<name>IPRIOR40</name>
					<displayName>IPRIOR40</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x428</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR41</name>
					<displayName>IPRIOR41</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x429</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR42</name>
					<displayName>IPRIOR42</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x42A</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR43</name>
					<displayName>IPRIOR43</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x42B</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR44</name>
					<displayName>IPRIOR44</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x42C</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR45</name>
					<displayName>IPRIOR45</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x42D</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR46</name>
					<displayName>IPRIOR46</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x42E</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR47</name>
					<displayName>IPRIOR47</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x42F</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR48</name>
					<displayName>IPRIOR48</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x430</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR49</name>
					<displayName>IPRIOR49</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x431</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>

				<register>
					<name>IPRIOR50</name>
					<displayName>IPRIOR50</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x432</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR51</name>
					<displayName>IPRIOR51</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x433</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR52</name>
					<displayName>IPRIOR52</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x434</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR53</name>
					<displayName>IPRIOR53</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x435</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR54</name>
					<displayName>IPRIOR54</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x436</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR55</name>
					<displayName>IPRIOR55</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x437</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR56</name>
					<displayName>IPRIOR56</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x438</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR57</name>
					<displayName>IPRIOR57</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x439</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR58</name>
					<displayName>IPRIOR58</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x43A</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR59</name>
					<displayName>IPRIOR59</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x43B</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>

				<register>
					<name>IPRIOR60</name>
					<displayName>IPRIOR60</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x43C</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR61</name>
					<displayName>IPRIOR61</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x43D</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR62</name>
					<displayName>IPRIOR62</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x43E</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR63</name>
					<displayName>IPRIOR63</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x43F</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR64</name>
					<displayName>IPRIOR64</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x440</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR65</name>
					<displayName>IPRIOR65</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x441</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR66</name>
					<displayName>IPRIOR66</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x442</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR67</name>
					<displayName>IPRIOR67</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x443</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>IPRIOR68</name>
					<displayName>IPRIOR68</displayName>
					<description>Interrupt Priority Register</description>
					<addressOffset>0x444</addressOffset>
					<size>0x8</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>SCTLR</name>
					<displayName>SCTLR</displayName>
					<description>System Control Register</description>
					<addressOffset>0xd10</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SLEEPONEXIT</name>
							<description>SLEEPONEXIT</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-write</access>
						</field>
						<field>
							<name>SLEEPDEEP</name>
							<description>SLEEPDEEP</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>WFITOWFE</name>
							<description>WFITOWFE</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-write</access>
						</field>
						<field>
							<name>SEVONPEND</name>
							<description>SEVONPEND</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-write</access>
						</field>
						<field>
							<name>SETEVENT</name>
							<description>SETEVENT</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
						<field>
							<name>LOCKUP</name>
							<description>Lock_up</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-write</access>
						</field>
						<field>
							<name>SYSRESET</name>
							<description>SYSRESET</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>STK_CTLR</name>
					<displayName>STK_CTLR</displayName>
					<description>System counter control register</description>
					<addressOffset>0x1000</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>STE</name>
							<description>System counter enable</description>
							<access>read-write</access>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STIE</name>
							<description>System counter interrupt enable</description>
							<access>read-write</access>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STCLK</name>
							<description>System selects the clock source</description>
							<access>read-write</access>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>STRE</name>
							<description>System reload register</description>
							<access>read-write</access>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MODE</name>
							<description>System Mode</description>
							<access>read-write</access>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>INIT</name>
							<description>System Initialization update</description>
							<access>read-write</access>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SWIE</name>
							<description>System software triggered interrupts enable</description>
							<access>read-write</access>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STK_SR</name>
					<description>System START</description>
					<addressOffset>0x1004</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CNTIF</name>
							<description>CNTIF</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STK_CNTL</name>
					<description>System counter low register</description>
					<addressOffset>0x1008</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CNTL</name>
							<description>CNTL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STK_CNTH</name>
					<description>System counter high register</description>
					<addressOffset>0x100C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CNTH</name>
							<description>CNTH</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STK_CMPLR</name>
					<description>System compare low register</description>
					<addressOffset>0x1010</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CMPL</name>
							<description>CMPL</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STK_CMPHR</name>
					<description>System compare high register</description>
					<addressOffset>0x1014</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CMPH</name>
							<description>CMPH</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>ETHERNET_MAC</name>
			<description>Ethernet: media access control</description>
			<groupName>ETHERNET</groupName>
			<baseAddress>0x40028000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0XFF</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>ETH</name>
				<description>Ethernet global interrupt</description>
				<value>18</value>
			</interrupt>
			<interrupt>
				<name>ETHWakeUP</name>
				<description>Ethernet Wakeup through EXTI line
					interrupt</description>
				<value>37</value>
			</interrupt>
			<registers>
				<register>
					<name>MACCR</name>
					<displayName>MACCR</displayName>
					<description>Ethernet MAC configuration register
						(ETH_MACCR)</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RE</name>
							<description>Receiver enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TE</name>
							<description>Transmitter enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>APCS</name>
							<description>Automatic pad/CRC
								stripping</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RD</name>
							<description>Retry disable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IPCO</name>
							<description>IPv4 checksum offload</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DM</name>
							<description>Duplex mode</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FES</name>
							<description>Fast Ethernet speed</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>IFG</name>
							<description>Interframe gap</description>
							<bitOffset>17</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>JD</name>
							<description>Jabber disable</description>
							<bitOffset>22</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WD</name>
							<description>Watchdog disable</description>
							<bitOffset>23</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACFFR</name>
					<displayName>MACFFR</displayName>
					<description>Ethernet MAC frame filter register
						(ETH_MACCFFR)</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PM</name>
							<description>Promiscuous mode</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HU</name>
							<description>Hash unicast</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HM</name>
							<description>Hash multicast</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DAIF</name>
							<description>Destination address inverse
								filtering</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PAM</name>
							<description>Pass all multicast</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>BFD</name>
							<description>Broadcast frames disable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PCF</name>
							<description>Pass control frames</description>
							<bitOffset>6</bitOffset>
							<bitWidth>2</bitWidth>
						</field>
						<field>
							<name>SAIF</name>
							<description>Source address inverse
								filtering</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>SAF</name>
							<description>Source address filter</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>HPF</name>
							<description>Hash or perfect filter</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RA</name>
							<description>Receive all</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACHTHR</name>
					<displayName>MACHTHR</displayName>
					<description>Ethernet MAC hash table high
						register</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>HTH</name>
							<description>Hash table high</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACHTLR</name>
					<displayName>MACHTLR</displayName>
					<description>Ethernet MAC hash table low
						register</description>
					<addressOffset>0xC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>HTL</name>
							<description>Hash table low</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACMIIAR</name>
					<displayName>MACMIIAR</displayName>
					<description>Ethernet MAC MII address register
						(ETH_MACMIIAR)</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MB</name>
							<description>MII busy</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MW</name>
							<description>MII write</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CR</name>
							<description>Clock range</description>
							<bitOffset>2</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>MR</name>
							<description>MII register</description>
							<bitOffset>6</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
						<field>
							<name>PA</name>
							<description>PHY address</description>
							<bitOffset>11</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACMIIDR</name>
					<displayName>MACMIIDR</displayName>
					<description>Ethernet MAC MII data register
						(ETH_MACMIIDR)</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MD</name>
							<description>MII data</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACFCR</name>
					<displayName>MACFCR</displayName>
					<description>Ethernet MAC flow control register
						(ETH_MACFCR)</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>FCB</name>
							<description>Flow control busy</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TFCE</name>
							<description>Transmit flow control
								enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFCE</name>
							<description>Receive flow control
								enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>UPFD</name>
							<description>Unicast pause frame detect</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PT</name>
							<description>Pass control frames</description>
							<bitOffset>16</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACVLAN</name>
					<displayName>MACVLAN</displayName>
					<description>Ethernet MAC VLAN tag register
						(ETH_MACVLAN)</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>VLANTI</name>
							<description>VLAN tag identifier (for receive
								frames)</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>VLANTC</name>
							<description>12-bit VLAN tag comparison</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACRWUFFR</name>
					<displayName>MACRWUFFR</displayName>
					<description>Ethernet MAC remote wakeup frame filter
						register (ETH_MACRWUFFR)</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
				</register>
				<register>
					<name>MACPMTCSR</name>
					<displayName>MACPMTCSR</displayName>
					<description>Ethernet MAC PMT control and status register
						(ETH_MACPMTCSR)</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PD</name>
							<description>Power down</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MPE</name>
							<description>Magic Packet enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WFE</name>
							<description>Wakeup frame enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PHYE</name>
							<description>PMEB of PHY enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MPR</name>
							<description>Magic packet received</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WFR</name>
							<description>Wakeup frame received</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PHYR</name>
							<description>wake-up frame flag bit of PHY</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>GU</name>
							<description>Global unicast</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>WFFRPR</name>
							<description>Wakeup frame filter register pointer
								reset</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACSR</name>
					<displayName>MACSR</displayName>
					<description>Ethernet MAC interrupt status register
						(ETH_MACSR)</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PMTS</name>
							<description>PMT status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MMCS</name>
							<description>MMC status</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MMCRS</name>
							<description>MMC receive status</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MMCTS</name>
							<description>MMC transmit status</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TSTS</name>
							<description>Time stamp trigger status</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACIMR</name>
					<displayName>MACIMR</displayName>
					<description>Ethernet MAC interrupt mask register
						(ETH_MACIMR)</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>PMTIM</name>
							<description>PMT interrupt mask</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TSTIM</name>
							<description>Time stamp trigger interrupt
								mask</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACA0HR</name>
					<displayName>MACA0HR</displayName>
					<description>Ethernet MAC address 0 high register
						(ETH_MACA0HR)</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<resetValue>0x8000FFFF</resetValue>
					<fields>
						<field>
							<name>MACA0H</name>
							<description>MAC address0 high</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>MO</name>
							<description>Always 1</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>MACA0LR</name>
					<displayName>MACA0LR</displayName>
					<description>Ethernet MAC address 0 low
						register</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<fields>
						<field>
							<name>MACA0L</name>
							<description>MAC address0 low</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACA1HR</name>
					<displayName>MACA1HR</displayName>
					<description>Ethernet MAC address 1 high register
						(ETH_MACA1HR)</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000FFFF</resetValue>
					<fields>
						<field>
							<name>MACA1H</name>
							<description>MAC address1 high</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>MBC</name>
							<description>Mask byte control</description>
							<bitOffset>24</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>SA</name>
							<description>Source address</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AE</name>
							<description>Address enable</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACA1LR</name>
					<displayName>MACA1LR</displayName>
					<description>Ethernet MAC address1 low
						register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<fields>
						<field>
							<name>MACA1L</name>
							<description>MAC address1 low</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACA2HR</name>
					<displayName>MACA2HR</displayName>
					<description>Ethernet MAC address 2 high register
						(ETH_MACA2HR)</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000FFFF</resetValue>
					<fields>
						<field>
							<name>MACA2H</name>
							<description>Ethernet MAC address 2 high
								register</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>MBC</name>
							<description>Mask byte control</description>
							<bitOffset>24</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>SA</name>
							<description>Source address</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AE</name>
							<description>Address enable</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACA2LR</name>
					<displayName>MACA2LR</displayName>
					<description>Ethernet MAC address 2 low
						register</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<fields>
						<field>
							<name>MACA2L</name>
							<description>MAC address2 low</description>
							<bitOffset>0</bitOffset>
							<bitWidth>31</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACA3HR</name>
					<displayName>MACA3HR</displayName>
					<description>Ethernet MAC address 3 high register
						(ETH_MACA3HR)</description>
					<addressOffset>0x58</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x0000FFFF</resetValue>
					<fields>
						<field>
							<name>MACA3H</name>
							<description>MAC address3 high</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>MBC</name>
							<description>Mask byte control</description>
							<bitOffset>24</bitOffset>
							<bitWidth>6</bitWidth>
						</field>
						<field>
							<name>SA</name>
							<description>Source address</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AE</name>
							<description>Address enable</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MACA3LR</name>
					<displayName>MACA3LR</displayName>
					<description>Ethernet MAC address 3 low
						register</description>
					<addressOffset>0x5C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0xFFFFFFFF</resetValue>
					<fields>
						<field>
							<name>MBCA3L</name>
							<description>MAC address3 low</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PHY_CR</name>
					<displayName>PHY_CR</displayName>
					<description>PHY configure register</description>
					<addressOffset>0x80</addressOffset>
					<size>0x20</size>
					<resetValue>0x40000001</resetValue>
					<fields>
						<field>
							<name>REPHYADDR</name>
							<description>when the bit 7 set 1,bit4-0 serves as the address of the
								PHY</description>
							<bitOffset>0</bitOffset>
							<bitWidth>5</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>PHYADDR_EN</name>
							<description>Reconfigure the PHY address</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>SPEED</name>
							<description>Even Ethernet speed selection</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>DUPlEX</name>
							<description>Even Ethernet mode selection</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>PHY_EEE</name>
							<description>PHY work mode selection</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>PHY_PD</name>
							<description>PHY pd mode selection</description>
							<bitOffset>30</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>PHY_RSTN</name>
							<description>Ethernet PHY global reset signal</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHKSUM_CR</name>
					<displayName>CHKSUM_CR</displayName>
					<description>CHKSUM configure register</description>
					<addressOffset>0x84</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>Byte_En1</name>
							<description>Participate in the ip header checksum to
								calculate byte control bits</description>
							<bitOffset>0</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>Byte_En2</name>
							<description>Participate in the ip header checksum to
								calculate byte control bits</description>
							<bitOffset>4</bitOffset>
							<bitWidth>4</bitWidth>
							<access>read-write</access>
						</field>
						<field>
							<name>Chksum_En</name>
							<description>the software sets 1 at the beginning of frame calculation
								and write 0
								at the end of frame calculation</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>IP_PDR</name>
					<displayName>IP_PDR</displayName>
					<description>IP packet register</description>
					<addressOffset>0x88</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>IP_Payload</name>
							<description>IP data written by software,need to be used with
								ETH_CHKSUM_CR</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHKSUM_HR</name>
					<displayName>CHKSUM_HR</displayName>
					<description>IP packet register</description>
					<addressOffset>0x8C</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>Chksum_Head_Result</name>
							<description>IP header checksum</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>CHKSUM_PR</name>
					<displayName>CHKSUM_PR</displayName>
					<description>IP data register</description>
					<addressOffset>0x90</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>Chksum_Head_Result</name>
							<description>IP header checksum</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
							<access>read-write</access>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>ETHERNET_MMC</name>
			<description>Ethernet: MAC management counters</description>
			<groupName>ETHERNET</groupName>
			<baseAddress>0x40028100</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>MMCCR</name>
					<displayName>MMCCR</displayName>
					<description>Ethernet MMC control register
						(ETH_MMCCR)</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>CR</name>
							<description>Counter reset</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>CSR</name>
							<description>Counter stop rollover</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ROR</name>
							<description>Reset on read</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MCF</name>
							<description>MMC counter freeze</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MMCRIR</name>
					<displayName>MMCRIR</displayName>
					<description>Ethernet MMC receive interrupt register
						(ETH_MMCRIR)</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RFCES</name>
							<description>Received frames CRC error
								status</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RGUFS</name>
							<description>Received Good Unicast Frames
								Status</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MMCTIR</name>
					<displayName>MMCTIR</displayName>
					<description>Ethernet MMC transmit interrupt register
						(ETH_MMCTIR)</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TGFS</name>
							<description>Transmitted good frames
								status</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MMCRIMR</name>
					<displayName>MMCRIMR</displayName>
					<description>Ethernet MMC receive interrupt mask register
						(ETH_MMCRIMR)</description>
					<addressOffset>0xC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RFCEM</name>
							<description>Received frame CRC error
								mask</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RFAEM</name>
							<description>Received frames alignment error
								mask</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RGUFM</name>
							<description>Received good unicast frames
								mask</description>
							<bitOffset>17</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MMCTIMR</name>
					<displayName>MMCTIMR</displayName>
					<description>Ethernet MMC transmit interrupt mask
						register (ETH_MMCTIMR)</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TGFSCM</name>
							<description>Transmitted good frames single collision
								mask</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TGFMSCM</name>
							<description>Transmitted good frames more single
								collision mask</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TGFM</name>
							<description>Transmitted good frames
								mask</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MMCTGFSCCR</name>
					<displayName>MMCTGFSCCR</displayName>
					<description>Ethernet MMC transmitted good frames after a
						single collision counter</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TGFSCC</name>
							<description>Transmitted good frames after a single
								collision counter</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MMCTGFMSCCR</name>
					<displayName>MMCTGFMSCCR</displayName>
					<description>Ethernet MMC transmitted good frames after
						more than a single collision</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TGFMSCC</name>
							<description>Transmitted good frames after more than
								a single collision counter</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MMCTGFCR</name>
					<displayName>MMCTGFCR</displayName>
					<description>Ethernet MMC transmitted good frames counter
						register</description>
					<addressOffset>0x68</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TGFC</name>
							<description>Transmitted good frames
								counter</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MMCRFCECR</name>
					<displayName>MMCRFCECR</displayName>
					<description>Ethernet MMC received frames with CRC error
						counter register</description>
					<addressOffset>0x94</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RFCFC</name>
							<description>Received frames with CRC error
								counter</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MMCRFAECR</name>
					<displayName>MMCRFAECR</displayName>
					<description>Ethernet MMC received frames with alignment
						error counter register</description>
					<addressOffset>0x98</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RFAEC</name>
							<description>Received frames with alignment error
								counter</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MMCRAFCR</name>
					<displayName>MMCRAFCR</displayName>
					<description>MMC receive the frame count register</description>
					<addressOffset>0x9C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RAFCR</name>
							<description>The number of all Ethernet MMC frame received</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>STATE</name>
					<displayName>STATE</displayName>
					<description>Ethernet state machine register</description>
					<addressOffset>0xA0</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>ETX_STATE</name>
							<description>Ethernet receiving state machine</description>
							<bitOffset>0</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
						<field>
							<name>ERX_STATE</name>
							<description>Ethernet sending state machine</description>
							<bitOffset>8</bitOffset>
							<bitWidth>3</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>MMCRGUFCR</name>
					<displayName>MMCRGUFCR</displayName>
					<description>MMC received good unicast frames counter
						register</description>
					<addressOffset>0xC4</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RGUFC</name>
							<description>Received good unicast frames
								counter</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>ETHERNET_PTP</name>
			<description>Ethernet: Precision time protocol</description>
			<groupName>ETHERNET</groupName>
			<baseAddress>0x40028700</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>PTPTSCR</name>
					<displayName>PTPTSCR</displayName>
					<description>Ethernet PTP time stamp control register
						(ETH_PTPTSCR)</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TSE</name>
							<description>Time stamp enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TSFCU</name>
							<description>Time stamp fine or coarse
								update</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TSSTI</name>
							<description>Time stamp system time
								initialize</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TSSTU</name>
							<description>Time stamp system time
								update</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TSITE</name>
							<description>Time stamp interrupt trigger
								enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TSARU</name>
							<description>Time stamp addend register
								update</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PTPSSIR</name>
					<displayName>PTPSSIR</displayName>
					<description>Ethernet PTP subsecond increment
						register</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>STSSI</name>
							<description>System time subsecond
								increment</description>
							<bitOffset>0</bitOffset>
							<bitWidth>8</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PTPTSHR</name>
					<displayName>PTPTSHR</displayName>
					<description>Ethernet PTP time stamp high
						register</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TSHR</name>
							<description>PTP System time value</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PTPTSLR</name>
					<displayName>PTPTSLR</displayName>
					<description>Ethernet PTP time stamp low register
						(ETH_PTPTSLR)</description>
					<addressOffset>0xC</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>STSS</name>
							<description>System time subseconds</description>
							<bitOffset>0</bitOffset>
							<bitWidth>31</bitWidth>
						</field>
						<field>
							<name>STPNS</name>
							<description>System time positive or negative
								sign</description>
							<bitOffset>31</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PTPTSHUR</name>
					<displayName>PTPTSHUR</displayName>
					<description>Ethernet PTP time stamp high update
						register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TSUS</name>
							<description>Time stamp update second</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PTPTSLUR</name>
					<displayName>PTPTSLUR</displayName>
					<description>Ethernet PTP time stamp low update register
						(ETH_PTPTSLUR)</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TSUSS</name>
							<description>Time stamp update
								subseconds</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PTPTSAR</name>
					<displayName>PTPTSAR</displayName>
					<description>Ethernet PTP time stamp addend
						register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TSA</name>
							<description>Time stamp addend</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PTPTTHR</name>
					<displayName>PTPTTHR</displayName>
					<description>Ethernet PTP target time high
						register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TTSH</name>
							<description>Target time stamp high</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>PTPTTLR</name>
					<displayName>PTPTTLR</displayName>
					<description>Ethernet PTP target time low
						register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TTSL</name>
							<description>Target time stamp low</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>ETHERNET_DMA</name>
			<description>Ethernet: DMA controller operation</description>
			<groupName>ETHERNET</groupName>
			<baseAddress>0x40029000</baseAddress>
			<addressBlock>
				<offset>0x0</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>DMABMR</name>
					<displayName>DMABMR</displayName>
					<description>Ethernet DMA bus mode register</description>
					<addressOffset>0x0</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SR</name>
							<description>Software reset</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DSL</name>
							<description>Descriptor skip length</description>
							<bitOffset>2</bitOffset>
							<bitWidth>5</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DMATPDR</name>
					<displayName>DMATPDR</displayName>
					<description>Ethernet DMA transmit poll demand
						register</description>
					<addressOffset>0x4</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TPDR</name>
							<description>Transmit poll demand</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DMARPDR</name>
					<displayName>DMARPDR</displayName>
					<description>EHERNET DMA receive poll demand
						register</description>
					<addressOffset>0x8</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RPDR</name>
							<description>Receive poll demand</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DMARDLAR</name>
					<displayName>DMARDLAR</displayName>
					<description>Ethernet DMA receive descriptor list address
						register</description>
					<addressOffset>0xC</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RDLAR</name>
							<description>Start of receive list</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DMATDLAR</name>
					<displayName>DMATDLAR</displayName>
					<description>Ethernet DMA transmit descriptor list
						address register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TDLAR</name>
							<description>Start of transmit list</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DMASR</name>
					<displayName>DMASR</displayName>
					<description>Ethernet DMA status register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TS</name>
							<description>Transmit status</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read/clear</access>
						</field>
						<field>
							<name>TPSS</name>
							<description>Transmit process stopped
								status</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read/clear</access>
						</field>
						<field>
							<name>TBUS</name>
							<description>Transmit buffer unavailable
								status</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read/clear</access>
						</field>
						<field>
							<name>TJTS</name>
							<description>Transmit jabber timeout
								status</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read/clear</access>
						</field>
						<field>
							<name>ROS</name>
							<description>Receive overflow status</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read/clear</access>
						</field>
						<field>
							<name>TUS</name>
							<description>Transmit underflow status</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read/clear</access>
						</field>
						<field>
							<name>RS</name>
							<description>Receive status</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read/clear</access>
						</field>
						<field>
							<name>RBUS</name>
							<description>Receive buffer unavailable
								status</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read/clear</access>
						</field>
						<field>
							<name>RPSS</name>
							<description>Receive process stopped
								status</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read/clear</access>
						</field>
						<field>
							<name>PWTS</name>
							<description>Receive watchdog timeout
								status</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read/clear</access>
						</field>
						<field>
							<name>ETS</name>
							<description>Early transmit status</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read/clear</access>
						</field>
						<field>
							<name>PHYLINK_SR</name>
							<description>read interrupt source</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read/clear</access>
						</field>
						<field>
							<name>ERS</name>
							<description>Early receive status</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read/clear</access>
						</field>
						<field>
							<name>AIS</name>
							<description>Abnormal interrupt summary</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read/clear</access>
						</field>
						<field>
							<name>NIS</name>
							<description>Normal interrupt summary</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read/clear</access>
						</field>
						<field>
							<name>RPS</name>
							<description>Receive process state</description>
							<bitOffset>17</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TPS</name>
							<description>Transmit process state</description>
							<bitOffset>20</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>EBS</name>
							<description>Error bits status</description>
							<bitOffset>23</bitOffset>
							<bitWidth>3</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>MMCS</name>
							<description>MMC status</description>
							<bitOffset>27</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
						<field>
							<name>TSTS</name>
							<description>Time stamp trigger status</description>
							<bitOffset>29</bitOffset>
							<bitWidth>1</bitWidth>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>DMAOMR</name>
					<displayName>DMAOMR</displayName>
					<description>Ethernet DMA operation mode
						register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SR</name>
							<description>SR</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FUGF</name>
							<description>FUGF</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FEF</name>
							<description>FEF</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ST</name>
							<description>ST</description>
							<bitOffset>13</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>FTF</name>
							<description>FTF</description>
							<bitOffset>20</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TSF</name>
							<description>TSF</description>
							<bitOffset>21</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>DTCEFD</name>
							<description>DTCEFD</description>
							<bitOffset>26</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DMAIER</name>
					<displayName>DMAIER</displayName>
					<description>Ethernet DMA interrupt enable
						register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TIE</name>
							<description>Transmit interrupt enable</description>
							<bitOffset>0</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TPSIE</name>
							<description>Transmit process stopped interrupt
								enable</description>
							<bitOffset>1</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TBUIE</name>
							<description>Transmit buffer unavailable interrupt
								enable</description>
							<bitOffset>2</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TJTIE</name>
							<description>Transmit jabber timeout interrupt
								enable</description>
							<bitOffset>3</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ROIE</name>
							<description>Overflow interrupt enable</description>
							<bitOffset>4</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>TUIE</name>
							<description>Underflow interrupt enable</description>
							<bitOffset>5</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RIE</name>
							<description>Receive interrupt enable</description>
							<bitOffset>6</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RBUIE</name>
							<description>Receive buffer unavailable interrupt
								enable</description>
							<bitOffset>7</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RPSIE</name>
							<description>Receive process stopped interrupt
								enable</description>
							<bitOffset>8</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>RWTIE</name>
							<description>receive watchdog timeout interrupt
								enable</description>
							<bitOffset>9</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ETIE</name>
							<description>Early transmit interrupt
								enable</description>
							<bitOffset>10</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>PHYLINK_IER</name>
							<description>Early send interrupt enable bit</description>
							<bitOffset>11</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>ERS</name>
							<description>Early receive interrupt
								enable</description>
							<bitOffset>14</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>AISE</name>
							<description>Abnormal interrupt summary
								enable</description>
							<bitOffset>15</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>NISE</name>
							<description>Normal interrupt summary
								enable</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DMAMFBOCR</name>
					<displayName>DMAMFBOCR</displayName>
					<description>Ethernet DMA missed frame and buffer
						overflow counter register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>MFC</name>
							<description>Missed frames by the
								controller</description>
							<bitOffset>0</bitOffset>
							<bitWidth>16</bitWidth>
						</field>
						<field>
							<name>OMFC</name>
							<description>Overflow bit for missed frame
								counter</description>
							<bitOffset>16</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
						<field>
							<name>MFA</name>
							<description>Missed frames by the
								application</description>
							<bitOffset>17</bitOffset>
							<bitWidth>11</bitWidth>
						</field>
						<field>
							<name>OFOC</name>
							<description>Overflow bit for FIFO overflow
								counter</description>
							<bitOffset>28</bitOffset>
							<bitWidth>1</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DMACHTDR</name>
					<displayName>DMACHTDR</displayName>
					<description>Ethernet DMA current host transmit
						descriptor register</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>HTDAP</name>
							<description>Host transmit descriptor address
								pointer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DMACHRDR</name>
					<displayName>DMACHRDR</displayName>
					<description>Ethernet DMA current host receive descriptor
						register</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>HRDAP</name>
							<description>Host receive descriptor address
								pointer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DMACHTBAR</name>
					<displayName>DMACHTBAR</displayName>
					<description>Ethernet DMA current host transmit buffer
						address register</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>HTBAP</name>
							<description>Host transmit buffer address
								pointer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
				<register>
					<name>DMACHRBAR</name>
					<displayName>DMACHRBAR</displayName>
					<description>Ethernet DMA current host receive buffer
						address register</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<access>read-only</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>HRBAP</name>
							<description>Host receive buffer address
								pointer</description>
							<bitOffset>0</bitOffset>
							<bitWidth>32</bitWidth>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>

		<peripheral>
			<name>USBHS_DEV</name>
			<description>USB register</description>
			<groupName>USBHS</groupName>
			<baseAddress>0x40404000</baseAddress>
			<addressBlock>
				<offset>0x00</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<interrupt>
				<name>USBWakeup</name>
				<description>USBWakeup</description>
				<value>38</value>
			</interrupt>
			<interrupt>
				<name>USBHS_HOST</name>
				<description>USBHS HOST</description>
				<value>33</value>
			</interrupt>
			<interrupt>
				<name>USBHS_DEV</name>
				<description>USBHS device</description>
				<value>34</value>
			</interrupt>
			<registers>
				<register>
					<name>R8_USB_CTRL</name>
					<description>USB base control register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x07</resetValue>
					<fields>
						<field>
							<name>LINK_RESET</name>
							<description>LINK layer reset,highly effective</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>SIE_RESET</name>
							<description>USB protocol processor reset</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>USB_ALL_CLR</name>
							<description>clear all interrupt flags</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>PHY_SUSPENDM</name>
							<description>USB PHY suspend</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>DEV_DMA_EN</name>
							<description>DMA transfer enabled</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>DEV_EN</name>
							<description>USB device enabled</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>DEV_LPM_EN</name>
							<description>LPM enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_USB_BASE_MODE</name>
					<description>USB mode control register</description>
					<addressOffset>0x01</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>EXP_SPD</name>
							<description>The desired speed mode of the device</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_USB_INT_EN</name>
					<description>USB interrupt enable register</description>
					<addressOffset>0x02</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>BUS_REST_IE</name>
							<description>USB bus reset interrupt enabled</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>BUS_SUSP_IE</name>
							<description>USB bus pause interrupt enabled</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>BUS_SLEEP_IE</name>
							<description>USB bus sleep interrupt enabled</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>LPM_ACT_IE</name>
							<description>LMP transfer end interrupt enabled</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RTX_ACT_IE</name>
							<description>USB transfer end interrupt enabled</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RX_SOF_IE</name>
							<description>Receive SOF packet interrupt enable</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>LINK_RDY_IE</name>
							<description>USB connection interrupt enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>FIFO_OVER_IE</name>
							<description>USB Overflow interrupt enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_USB_DEV_AD</name>
					<description>USB device address</description>
					<addressOffset>0x03</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_MASK_USB_ADDR</name>
							<description>bit mask for USB device address</description>
							<bitRange>[6:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_USB_WAKE_CTRL</name>
					<description>USB remote wake up register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x10</size>
					<access>read-only</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>RB_RMT_WAKE</name>
							<description>remote wake up</description>
							<bitRange>[0:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_USB_TEST_MODE</name>
					<description>USB test mode register</description>
					<addressOffset>0x05</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_TEST_J</name>
							<description>test mode,output J</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_TEST_K</name>
							<description>test mode,output K</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_TEST_PKT</name>
							<description>test mode,output a packet</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_TEST_SE0NAK</name>
							<description>test mode,output SEO</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_TEST_EN</name>
							<description>test mode enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>LPM_DATA</name>
					<description>USB power management register</description>
					<addressOffset>0x06</addressOffset>
					<size>0x10</size>
					<resetValue>0x8000</resetValue>
					<fields>
						<field>
							<name>LPM_DATA</name>
							<description>power management data</description>
							<bitRange>[10:0]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>LPM_BUSY</name>
							<description>power management busy</description>
							<bitRange>[15:15]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_USB_INT_FG</name>
					<description>USB interrupt flag register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_UIF_BUS_RST</name>
							<description>USB bus reset interrupt flag</description>
							<bitRange>[0:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_UIF_SUSPEND</name>
							<description>USB bus suspend interrupt flag</description>
							<bitRange>[1:1]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_UIF_BUS_SLEEP</name>
							<description>USB bus sleep interrupt flag</description>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_UIF_LPM_ACT</name>
							<description>LPM transmission end interrupt flag</description>
							<bitRange>[3:3]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_UIF_RTX_ACT</name>
							<description>USB transmission end interrupt flag</description>
							<bitRange>[4:4]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>RB_UIF_RX_SOF</name>
							<description>Receive SOF packet interrupt flag</description>
							<bitRange>[5:5]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_UIF_LINK_RDY</name>
							<description>USB connection interrupt flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_UIF_FIFO_OV</name>
							<description>USB Overflow interrupt flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_USB_INT_ST</name>
					<description>USB interrupt status</description>
					<addressOffset>0x09</addressOffset>
					<size>0x08</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_UIS_EP_ID_MASK</name>
							<description>The endpoint number at which the data transfer occurs</description>
							<bitRange>[2:0]</bitRange>
						</field>
						<field>
							<name>RB_UIS_EP_DIR</name>
							<description>Endpoint data transmission direction</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_USB_MIS_ST</name>
					<description>USB miscellaneous status</description>
					<addressOffset>0x0A</addressOffset>
					<size>0x08</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_UMS_READY</name>
							<description>USB connection status</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>RB_UMS_SUSPEND</name>
							<description>USB suspend status</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>RB_UMS_SLEEP</name>
							<description>USB sleep status</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_UMS_FREE</name>
							<description>USB free status</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_UMS_SUSP_REQ</name>
							<description>USB suspends the request</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_UMS_HS_MOD</name>
							<description>whether the host is high-speed</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_USB_FRAM_NO</name>
					<description>USB frame number</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x10</size>
					<access>read-only</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>MICRO_FRAME</name>
							<description>Received micro frame number</description>
							<bitRange>[15:13]</bitRange>
						</field>
						<field>
							<name>USB_FRAME_NO</name>
							<description>Received frame number</description>
							<bitRange>[10:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R16_USB_BUS</name>
					<description>USB bus</description>
					<addressOffset>0x0E</addressOffset>
					<size>0X10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>USB_DM_ST</name>
							<description>UDM status</description>
							<bitRange>[3:3]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>USB_DP_ST</name>
							<description>UDP status</description>
							<bitRange>[2:2]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>USB_WAKEUP</name>
							<description>USB wakeup</description>
							<bitRange>[0:0]</bitRange>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP_TX_EN</name>
					<description>USB endpoint sends the enable register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP_TX_EN</name>
							<description>Endpoint 0 to 15 sends enable</description>
							<bitRange>[15:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP_RX_EN</name>
					<description>USB endpoint receive the enable registers</description>
					<addressOffset>0x12</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP_RX_EN</name>
							<description>Endpoint 0 to 15 receive enable</description>
							<bitRange>[15:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP_T_TOG_AUTO</name>
					<description>USB endpoint sends the auto-filp enable register</description>
					<addressOffset>0x14</addressOffset>
					<size>0X10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP_T_TOG_AUTO</name>
							<description>0 to 7 endpoint synchronization triggers bit auto-filp
								enable</description>
							<bitRange>[7:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP_R_TOG_AUTO</name>
					<description>USB endpoint receive the auto-filp enable register</description>
					<addressOffset>0x16</addressOffset>
					<size>0X10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP_R_TOG_AUTO</name>
							<description>0 to 7 endpoint synchronization triggers bit auto-filp
								enable</description>
							<bitRange>[7:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP_T_BURST</name>
					<description>USB endpoint sends a burst register</description>
					<addressOffset>0x18</addressOffset>
					<size>0X8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>UEP_T_BURST_EN</name>
							<description>0 to 7 endpoint send burst enable</description>
							<bitRange>[7:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP_T_BURST_MODE</name>
					<description>USB endpoint send the mode register</description>
					<addressOffset>0x19</addressOffset>
					<size>0X8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>UEP_T_BURST_EN</name>
							<description>0 to 7 endpoint send the mode enable</description>
							<bitRange>[7:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP_R_BURST</name>
					<description>USB endpoint receives the burst register</description>
					<addressOffset>0x1A</addressOffset>
					<size>0X8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>UEP_R_BURST_EN</name>
							<description>0 to 7 endpoint receive burst enable</description>
							<bitRange>[7:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP_R_RES_MODE</name>
					<description>USB endpoint reply mode register</description>
					<addressOffset>0x1B</addressOffset>
					<size>0X8</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>UEP_R_RES_MODE</name>
							<description>0 to 7 endpoint reply mode</description>
							<bitRange>[7:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP_AF_MODE</name>
					<description>USB endpoint muitiplexing register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0X20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>EP_T_AF</name>
							<description>1 to 7 endpoint muitiplexing enables</description>
							<bitRange>[7:1]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP0_DMA</name>
					<description>The start address register of the endpoint 0 buffer</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP0_DMA</name>
							<description>The start address of the endpoint 0 buffer</description>
							<bitRange>[16:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP1_RX_DMA</name>
					<description>endpoint 1 receives the start address register of the buffer</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP1_RX_DMA</name>
							<description>endpoint receives the start address register of the buffer</description>
							<bitRange>[16:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP2_RX_DMA</name>
					<description>endpoint 2 receives the start address register of the buffer</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP2_RX_DMA</name>
							<description>endpoint receives the start address register of the buffer</description>
							<bitRange>[16:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP3_RX_DMA</name>
					<description>endpoint 3 receives the start address register of the buffer</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP3_RX_DMA</name>
							<description>endpoint receives the start address register of the buffer</description>
							<bitRange>[16:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP4_RX_DMA</name>
					<description>endpoint 4 receives the start address register of the buffer</description>
					<addressOffset>0x30</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP4_RX_DMA</name>
							<description>endpoint receives the start address register of the buffer</description>
							<bitRange>[16:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP5_RX_DMA</name>
					<description>endpoint 5 receives the start address register of the buffer</description>
					<addressOffset>0x34</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP5_RX_DMA</name>
							<description>endpoint receives the start address register of the buffer</description>
							<bitRange>[16:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP6_RX_DMA</name>
					<description>endpoint 6 receives the start address register of the buffer</description>
					<addressOffset>0x38</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP6_RX_DMA</name>
							<description>endpoint receives the start address register of the buffer</description>
							<bitRange>[16:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP7_RX_DMA</name>
					<description>endpoint 7 receives the start address register of the buffer</description>
					<addressOffset>0x3C</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP7_RX_DMA</name>
							<description>endpoint receives the start address register of the buffer</description>
							<bitRange>[16:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP1_TX_DMA</name>
					<description>endpoint 1 sends the start address register of the buffer</description>
					<addressOffset>0x40</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP1_TX_DMA</name>
							<description>endpoint sends the start address register of the buffer</description>
							<bitRange>[16:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP2_TX_DMA</name>
					<description>endpoint 2 sends the start address register of the buffer</description>
					<addressOffset>0x44</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP2_TX_DMA</name>
							<description>endpoint sends the start address register of the buffer</description>
							<bitRange>[16:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP3_TX_DMA</name>
					<description>endpoint 3 sends the start address register of the buffer</description>
					<addressOffset>0x48</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP3_TX_DMA</name>
							<description>endpoint sends the start address register of the buffer</description>
							<bitRange>[16:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP4_TX_DMA</name>
					<description>endpoint 4 sends the start address register of the buffer</description>
					<addressOffset>0x4C</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP4_TX_DMA</name>
							<description>endpoint sends the start address register of the buffer</description>
							<bitRange>[16:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP5_TX_DMA</name>
					<description>endpoint 5 sends the start address register of the buffer</description>
					<addressOffset>0x50</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP5_TX_DMA</name>
							<description>endpoint sends the start address register of the buffer</description>
							<bitRange>[16:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP6_TX_DMA</name>
					<description>endpoint 6 sends the start address register of the buffer</description>
					<addressOffset>0x54</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP6_TX_DMA</name>
							<description>endpoint sends the start address register of the buffer</description>
							<bitRange>[16:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP7_TX_DMA</name>
					<description>endpoint 7 sends the start address register of the buffer</description>
					<addressOffset>0x58</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP7_TX_DMA</name>
							<description>endpoint sends the start address register of the buffer</description>
							<bitRange>[16:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP0_MAX_LEN</name>
					<description>endpoint 0 max length packet register</description>
					<addressOffset>0X5C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP0_MAX_LEN</name>
							<description>endpoint 0 max acceptable offset length</description>
							<bitRange>[6:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP1_MAX_LEN</name>
					<description>endpoint 1 max length packet register</description>
					<addressOffset>0X60</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP1_MAX_LEN</name>
							<description>endpoint 1 max acceptable offset length</description>
							<bitRange>[6:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP2_MAX_LEN</name>
					<description>endpoint 2 max length packet register</description>
					<addressOffset>0X64</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP2_MAX_LEN</name>
							<description>endpoint 2 max acceptable offset length</description>
							<bitRange>[6:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP3_MAX_LEN</name>
					<description>endpoint 3 max length packet register</description>
					<addressOffset>0X68</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP3_MAX_LEN</name>
							<description>endpoint 3 max acceptable offset length</description>
							<bitRange>[6:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP4_MAX_LEN</name>
					<description>endpoint 4 max length packet register</description>
					<addressOffset>0X6C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP4_MAX_LEN</name>
							<description>endpoint 4 max acceptable offset length</description>
							<bitRange>[6:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP5_MAX_LEN</name>
					<description>endpoint 5 max length packet register</description>
					<addressOffset>0X70</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP5_MAX_LEN</name>
							<description>endpoint 5 max acceptable offset length</description>
							<bitRange>[6:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP6_MAX_LEN</name>
					<description>endpoint 6 max length packet register</description>
					<addressOffset>0X74</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP6_MAX_LEN</name>
							<description>endpoint 6 max acceptable offset length</description>
							<bitRange>[6:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP7_MAX_LEN</name>
					<description>endpoint 7 max length packet register</description>
					<addressOffset>0X78</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UEP7_MAX_LEN</name>
							<description>endpoint 7 max acceptable offset length</description>
							<bitRange>[6:0]</bitRange>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP0_RX_LEN</name>
					<description>endpoint 0 acceptable length</description>
					<addressOffset>0X7C</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP0_RX_LEN</name>
							<description>endpoint 0 acceptable data length</description>
							<bitRange>[6:0]</bitRange>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP1_RX_LEN</name>
					<description>endpoint 1 receives the lenth register in a single pass</description>
					<addressOffset>0X80</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP1_RX_LEN</name>
							<description>the length of data received by endpoint 1 in a single pass</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP2_RX_LEN</name>
					<description>endpoint 2 receives the lenth register in a single pass</description>
					<addressOffset>0X84</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP2_RX_LEN</name>
							<description>the length of data received by endpoint 2 in a single pass</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP3_RX_LEN</name>
					<description>endpoint 3 receives the lenth register in a single pass</description>
					<addressOffset>0X88</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP3_RX_LEN</name>
							<description>the length of data received by endpoint 3 in a single pass</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP4_RX_LEN</name>
					<description>endpoint 4 receives the lenth register in a single pass</description>
					<addressOffset>0X8c</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP4_RX_LEN</name>
							<description>the length of data received by endpoint 4 in a single pass</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP5_RX_LEN</name>
					<description>endpoint 5 receives the lenth register in a single pass</description>
					<addressOffset>0X90</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP5_RX_LEN</name>
							<description>the length of data received by endpoint 5 in a single pass</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP6_RX_LEN</name>
					<description>endpoint 6 receives the lenth register in a single pass</description>
					<addressOffset>0X94</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP6_RX_LEN</name>
							<description>the length of data received by endpoint 6 in a single pass</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP7_RX_LEN</name>
					<description>endpoint 7 receives the lenth register in a single pass</description>
					<addressOffset>0X98</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP7_RX_LEN</name>
							<description>the length of data received by endpoint 7 in a single pass</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP1_R_SIZE</name>
					<description>the length register of the total received data at endpoint 1</description>
					<addressOffset>0X82</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP1_R_SIZE</name>
							<description>the length of the total received data at endpoint 1</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP2_R_SIZE</name>
					<description>the length register of the total received data at endpoint 2</description>
					<addressOffset>0X86</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP2_R_SIZE</name>
							<description>the length of the total received data at endpoint 2</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP3_R_SIZE</name>
					<description>the length register of the total received data at endpoint 3</description>
					<addressOffset>0X8A</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP3_R_SIZE</name>
							<description>the length of the total received data at endpoint 3</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP4_R_SIZE</name>
					<description>the length register of the total received data at endpoint 4</description>
					<addressOffset>0X8E</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP4_R_SIZE</name>
							<description>the length of the total received data at endpoint 4</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP5_R_SIZE</name>
					<description>the length register of the total received data at endpoint 5</description>
					<addressOffset>0X92</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP5_R_SIZE</name>
							<description>the length of the total received data at endpoint 5</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP6_R_SIZE</name>
					<description>the length register of the total received data at endpoint 6</description>
					<addressOffset>0X96</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP6_R_SIZE</name>
							<description>the length of the total received data at endpoint 6</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP7_R_SIZE</name>
					<description>the length register of the total received data at endpoint 7</description>
					<addressOffset>0X9A</addressOffset>
					<size>0x10</size>
					<access>read-write</access>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP7_R_SIZE</name>
							<description>the length of the total received data at endpoint 7</description>
							<bitRange>[15:0]</bitRange>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP0_T_LEN</name>
					<description>endpoint 0 send the length</description>
					<addressOffset>0x9C</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP0_T_LEN</name>
							<description>endpoint 0 send the length</description>
							<bitRange>[6:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP0_TX_CTRL</name>
					<description>endpoint 0 send control register</description>
					<addressOffset>0x9E</addressOffset>
					<size>0x08</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description> endpoint 0 control of the send response to IN transactions</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>EP_TOG_MASK</name>
							<description> endpoint 0 synchronous trigger bit for the sender to
								prepare</description>
							<bitRange>[3:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_T_NAK_ACT</name>
							<description>endpoint 0 sends the end flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_T_DONE</name>
							<description>endpoint 0 sends the end of NAK flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP0_RX_CTRL</name>
					<description>endpoint 0 send control register</description>
					<addressOffset>0x9F</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description>endpoint 0 has control over the received response</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_TOG_MASK</name>
							<description>the reception of endpoint 0 expects a synchronous trigger
								bit</description>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_SETUP_IS</name>
							<description>whether endpoint 0 receives a SETUP transaction</description>
							<bitRange>[3:3]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>ENDP_R_TOG_MATCH</name>
							<description>received synchronization trigger bit matches the desired
								synchronization trigger bit state</description>
							<bitRange>[4:4]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_TOG</name>
							<description>endpoint 0 for the received return NAK,packet type</description>
							<bitRange>[5:5]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_ACT</name>
							<description>endpoint 0 receives the end of NAK flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_R_DONE</name>
							<description>endpoint 0 receives the end flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP1_T_LEN</name>
					<description>endpoint 1 send the length register</description>
					<addressOffset>0xA0</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP1_T_LEN</name>
							<description> endpoint 1 send the length</description>
							<bitRange>[15:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP1_TX_CTRL</name>
					<description>endpoint 1 send control register</description>
					<addressOffset>0xA2</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description> endpoint 1 control of the send response to IN transactions</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_TOG_MASK</name>
							<description> endpoint 1 synchronous trigger bit for the sender to
								prepare</description>
							<bitRange>[3:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_T_NAK_ACT</name>
							<description>endpoint 1 sends the end flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_T_DONE</name>
							<description>endpoint 1 sends the end of NAK flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP1_RX_CTRL</name>
					<description>endpoint 1 receive control</description>
					<addressOffset>0xA3</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description>endpoint 1 has control over the received response</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_TOG_MASK</name>
							<description>the reception of endpoint 1 expects a synchronous trigger
								bit</description>
							<bitRange>[3:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_R_TOG_MATCH</name>
							<description>received synchronization trigger bit matches the desired
								synchronization trigger bit state</description>
							<bitRange>[4:4]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_TOG</name>
							<description>endpoint 1 for the received return NAK,packet type</description>
							<bitRange>[5:5]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_ACT</name>
							<description>endpoint 1 receives the end of NAK flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_R_DONE</name>
							<description>endpoint 1 receives the end flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP2_T_LEN</name>
					<description>endpoint 2 send the length register</description>
					<addressOffset>0xA4</addressOffset>
					<size>0x10</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>UEP_TX_LEN</name>
							<description> endpoint 2 send the length</description>
							<bitRange>[15:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP2_TX_CTRL</name>
					<description>endpoint 2 send control register</description>
					<addressOffset>0xA6</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description> endpoint 2 control of the send response to IN transactions</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_TOG_MASK</name>
							<description> endpoint 2 synchronous trigger bit for the sender to
								prepare</description>
							<bitRange>[3:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_T_NAK_ACT</name>
							<description>endpoint 2 sends the end flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_T_DONE</name>
							<description>endpoint 2 sends the end of NAK flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP2_RX_CTRL</name>
					<description>endpoint 2 receive control</description>
					<addressOffset>0xA7</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description>endpoint 2 has control over the received response</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_TOG_MASK</name>
							<description>the reception of endpoint 2 expects a synchronous trigger
								bit</description>
							<bitRange>[3:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_R_TOG_MATCH</name>
							<description>received synchronization trigger bit matches the desired
								synchronization trigger bit state</description>
							<bitRange>[4:4]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_TOG</name>
							<description>endpoint 2 for the received return NAK,packet type</description>
							<bitRange>[5:5]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_ACT</name>
							<description>endpoint 2 receives the end of NAK flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_R_DONE</name>
							<description>endpoint 2 receives the end flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP3_T_LEN</name>
					<description>endpoint 3 send the length register</description>
					<addressOffset>0xA8</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP_TX_LEN</name>
							<description> endpoint 3 send the length</description>
							<bitRange>[15:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP3_TX_CTRL</name>
					<description>endpoint 3 send control register</description>
					<addressOffset>0xAA</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description> endpoint 3 control of the send response to IN transactions</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_TOG_MASK</name>
							<description> endpoint 3 synchronous trigger bit for the sender to
								prepare</description>
							<bitRange>[3:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_T_NAK_ACT</name>
							<description>endpoint 3 sends the end flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_T_DONE</name>
							<description>endpoint 3 sends the end of NAK flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP3_RX_CTRL</name>
					<description>endpoint 3 receive control</description>
					<addressOffset>0xAB</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description>endpoint 3 has control over the received response</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_TOG_MASK</name>
							<description>the reception of endpoint 3 expects a synchronous trigger
								bit</description>
							<bitRange>[3:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_R_TOG_MATCH</name>
							<description>received synchronization trigger bit matches the desired
								synchronization trigger bit state</description>
							<bitRange>[4:4]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_TOG</name>
							<description>endpoint 3 for the received return NAK,packet type</description>
							<bitRange>[5:5]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_ACT</name>
							<description>endpoint 3 receives the end of NAK flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_R_DONE</name>
							<description>endpoint 3 receives the end flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP4_T_LEN</name>
					<description>endpoint 4 send the length register</description>
					<addressOffset>0xAC</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP_TX_LEN</name>
							<description> endpoint 4 send the length</description>
							<bitRange>[15:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP4_TX_CTRL</name>
					<description>endpoint 4 send control register</description>
					<addressOffset>0xAE</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description> endpoint 4 control of the send response to IN transactions</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_TOG_MASK</name>
							<description> endpoint 4 synchronous trigger bit for the sender to
								prepare</description>
							<bitRange>[3:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_T_NAK_ACT</name>
							<description>endpoint 4 sends the end flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_T_DONE</name>
							<description>endpoint 4 sends the end of NAK flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP4_RX_CTRL</name>
					<description>endpoint 4 receive control</description>
					<addressOffset>0xAF</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description>endpoint 4 has control over the received response</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_TOG_MASK</name>
							<description>the reception of endpoint 4 expects a synchronous trigger
								bit</description>
							<bitRange>[3:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_R_TOG_MATCH</name>
							<description>received synchronization trigger bit matches the desired
								synchronization trigger bit state</description>
							<bitRange>[4:4]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_TOG</name>
							<description>endpoint 4 for the received return NAK,packet type</description>
							<bitRange>[5:5]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_ACT</name>
							<description>endpoint 4 receives the end of NAK flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_R_DONE</name>
							<description>endpoint 4 receives the end flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP5_T_LEN</name>
					<description>endpoint 5 send the length register</description>
					<addressOffset>0xB0</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP_TX_LEN</name>
							<description> endpoint 5 send the length</description>
							<bitRange>[15:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP5_TX_CTRL</name>
					<description>endpoint 5 send control register</description>
					<addressOffset>0xB2</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description> endpoint 5 control of the send response to IN transactions</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_TOG_MASK</name>
							<description> endpoint 5 synchronous trigger bit for the sender to
								prepare</description>
							<bitRange>[3:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_T_NAK_ACT</name>
							<description>endpoint 5 sends the end flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_T_DONE</name>
							<description>endpoint 5 sends the end of NAK flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP5_RX_CTRL</name>
					<description>endpoint 5 receive control</description>
					<addressOffset>0xB3</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description>endpoint 5 has control over the received response</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_TOG_MASK</name>
							<description>the reception of endpoint 5 expects a synchronous trigger
								bit</description>
							<bitRange>[3:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_R_TOG_MATCH</name>
							<description>received synchronization trigger bit matches the desired
								synchronization trigger bit state</description>
							<bitRange>[4:4]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_TOG</name>
							<description>endpoint 5 for the received return NAK,packet type</description>
							<bitRange>[5:5]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_ACT</name>
							<description>endpoint 5 receives the end of NAK flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_R_DONE</name>
							<description>endpoint 5 receives the end flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP6_T_LEN</name>
					<description>endpoint 6 send the length register</description>
					<addressOffset>0xB4</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP_TX_LEN</name>
							<description> endpoint 6 send the length</description>
							<bitRange>[15:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP6_TX_CTRL</name>
					<description>endpoint 6 send control register</description>
					<addressOffset>0xB6</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description> endpoint 6 control of the send response to IN transactions</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_TOG_MASK</name>
							<description> endpoint 6 synchronous trigger bit for the sender to
								prepare</description>
							<bitRange>[3:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_T_NAK_ACT</name>
							<description>endpoint 6 sends the end flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_T_DONE</name>
							<description>endpoint 6 sends the end of NAK flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP6_RX_CTRL</name>
					<description>endpoint 6 receive control</description>
					<addressOffset>0xB7</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description>endpoint 6 has control over the received response</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_TOG_MASK</name>
							<description>the reception of endpoint 6 expects a synchronous trigger
								bit</description>
							<bitRange>[3:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_R_TOG_MATCH</name>
							<description>received synchronization trigger bit matches the desired
								synchronization trigger bit state</description>
							<bitRange>[4:4]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_TOG</name>
							<description>endpoint 6 for the received return NAK,packet type</description>
							<bitRange>[5:5]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_ACT</name>
							<description>endpoint 6 receives the end of NAK flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_R_DONE</name>
							<description>endpoint 6 receives the end flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP7_T_LEN</name>
					<description>endpoint 7 send the length register</description>
					<addressOffset>0xB8</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP_TX_LEN</name>
							<description> endpoint 7 send the length</description>
							<bitRange>[15:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP7_TX_CTRL</name>
					<description>endpoint 7 send control register</description>
					<addressOffset>0xBA</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description> endpoint 7 control of the send response to IN transactions</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_TOG_MASK</name>
							<description> endpoint 7 synchronous trigger bit for the sender to
								prepare</description>
							<bitRange>[3:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_T_NAK_ACT</name>
							<description>endpoint 7 sends the end flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_T_DONE</name>
							<description>endpoint 7 sends the end of NAK flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>UEP7_RX_CTRL</name>
					<description>endpoint 7 receive control</description>
					<addressOffset>0xBB</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_RES_MASK</name>
							<description>endpoint 7 has control over the received response</description>
							<bitRange>[1:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UEP_TOG_MASK</name>
							<description>the reception of endpoint 7 expects a synchronous trigger
								bit</description>
							<bitRange>[3:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_R_TOG_MATCH</name>
							<description>received synchronization trigger bit matches the desired
								synchronization trigger bit state</description>
							<bitRange>[4:4]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_TOG</name>
							<description>endpoint 7 for the received return NAK,packet type</description>
							<bitRange>[5:5]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UEP_R_NAK_ACT</name>
							<description>endpoint 7 receives the end of NAK flag</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>ENDP_R_DONE</name>
							<description>endpoint 7 receives the end flag</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP_T_ISO</name>
					<description>usb endpoint sends a synchronous mode enable register</description>
					<addressOffset>0xBC</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP_T_ISO</name>
							<description>upload endpoint(IN) synchronization mode enabled</description>
							<bitRange>[7:1]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>

				<register>
					<name>UEP_R_ISO</name>
					<description>usb endpoint receives a synchronous mode enable register</description>
					<addressOffset>0xBE</addressOffset>
					<size>0x10</size>
					<resetValue>0x0000</resetValue>
					<fields>
						<field>
							<name>UEP_R_ISO</name>
							<description>down endpoint(OUT) synchronization mode enabled</description>
							<bitRange>[7:1]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>

		<peripheral>
			<name>USBHS_HOST</name>
			<description>USBHS Host mode functions' registers</description>
			<groupName>USBHS_HOST</groupName>
			<baseAddress>0x40404800</baseAddress>
			<addressBlock>
				<offset>0x00</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>R8_UH_CFG</name>
					<description>USB host Configuration register</description>
					<addressOffset>0x00</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x07</resetValue>
					<fields>
						<field>
							<name>ROOT_LINK_RESET</name>
							<description>USB connection controller module resets</description>
							<bitRange>[0:0]</bitRange>
						</field>
						<field>
							<name>ROOT_SIE_RESET</name>
							<description>USB protocol processor reset</description>
							<bitRange>[1:1]</bitRange>
						</field>
						<field>
							<name>ROOT_ALL_CLR</name>
							<description>clear all interrupt flags</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>ROOT_PHY_SUSPENDM</name>
							<description>PHY suspend,close utmi clock</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>ROOT_DMA_EN</name>
							<description>DMA transfer enabled</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>ROOT_SOF_EN</name>
							<description>sof packet sending function enabled</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>ROOT_FORCE_FS</name>
							<description>forced full speed FS</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>ROOT_LPM_EN</name>
							<description>LPM enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UH_INT_EN</name>
					<description>USB host interrupt enable register</description>
					<addressOffset>0x02</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>WKUP_ACT_IE</name>
							<description>Wakeup interrupt enabled</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RESUME_ACT_IE</name>
							<description>bus recovery interrupt was enabled</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>USB_ACT_IE</name>
							<description>USB transfer end interrupt enabled</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>SOF_ACT_IE</name>
							<description>sof packet sending interruption is enabled</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>TX_HALT_IE</name>
							<description>send pause interrupt enable</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>FIFO_OV_IE</name>
							<description>FIFO overflow interrupt enable</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UH_DEV_ADDR</name>
					<description>USB host device address register</description>
					<addressOffset>0x03</addressOffset>
					<size>0x08</size>
					<access>read-write</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>DEV_ADDR</name>
							<description>device address</description>
							<bitRange>[7:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UH_CONTROL</name>
					<description>USB host control register</description>
					<addressOffset>0x04</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RX_NO_RES</name>
							<description>IN-DATA no answer,used for synchronous transfer or
								high-speed SPLIT packets</description>
							<bitRange>[23:23]</bitRange>
						</field>
						<field>
							<name>TX_NO_RES</name>
							<description>OUT or SETUP DATA no reply is extended and is used for
								synchronous transmission or hign-speed SPLIT packets</description>
							<bitRange>[22:22]</bitRange>
						</field>
						<field>
							<name>RX_NO_DATA</name>
							<description>DATA packets are not expected after IN token packets and
								are used for
								high-speed SPLIT packets</description>
							<bitRange>[21:21]</bitRange>
						</field>
						<field>
							<name>TX_NO_DATA</name>
							<description>OUT or SETUP token packet packets are followed by no data
								packets for hign-speed SPLIT packets</description>
							<bitRange>[20:20]</bitRange>
						</field>
						<field>
							<name>DOWN_LOWSPD</name>
							<description>this bit is enabled when the port is operating at full
								speed and needs to send low speed packets(PRE)</description>
							<bitRange>[19:19]</bitRange>
						</field>
						<field>
							<name>SPLIT_VALID</name>
							<description>valid to send SPLIT packet</description>
							<bitRange>[18:18]</bitRange>
						</field>
						<field>
							<name>LPM_VALID</name>
							<description>valid to send LMP packet</description>
							<bitRange>[17:17]</bitRange>
						</field>
						<field>
							<name>HOST_ACTION</name>
							<description>host enables the transaction</description>
							<bitRange>[16:16]</bitRange>
						</field>
						<field>
							<name>BUF_MODE</name>
							<description>DATA cache control bit</description>
							<bitRange>[10:10]</bitRange>
						</field>
						<field>
							<name>TOG_MASK</name>
							<description>send data PID</description>
							<bitRange>[9:8]</bitRange>
						</field>
						<field>
							<name>ENDP_MASK</name>
							<description>transaction token packet endpoint number</description>
							<bitRange>[7:4]</bitRange>
						</field>
						<field>
							<name>PID_MASK</name>
							<description>transaction token packet PID</description>
							<bitRange>[3:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UH_INT_FLAG</name>
					<description>USB HOST interrupt flag register</description>
					<addressOffset>0x08</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<access>read-write</access>
					<fields>
						<field>
							<name>RB_WKUP_IF</name>
							<description>Wakeup interrupt flag</description>
							<bitRange>[2:2]</bitRange>
						</field>
						<field>
							<name>RB_RESUME_ACT_IF</name>
							<description>bus recovery interrupt flag</description>
							<bitRange>[3:3]</bitRange>
						</field>
						<field>
							<name>RB_USB_ACT_IF</name>
							<description>USB transaction transfer completion interrupt flag</description>
							<bitRange>[4:4]</bitRange>
						</field>
						<field>
							<name>RB_SOF_ACT_IF</name>
							<description>sof packet delivert completion interrupt flag</description>
							<bitRange>[5:5]</bitRange>
						</field>
						<field>
							<name>RB_TX_HALT_IF</name>
							<description>send pause interrupt flag</description>
							<bitRange>[6:6]</bitRange>
						</field>
						<field>
							<name>RB_FIFO_OV_IF</name>
							<description>FIFO overflow interrupt flag</description>
							<bitRange>[7:7]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UH_INT_ST</name>
					<description>USB host interrupt status</description>
					<addressOffset>0x09</addressOffset>
					<size>0x08</size>
					<access>read-only</access>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>THIS_PID_MASK</name>
							<description>received PID</description>
							<bitRange>[3:0]</bitRange>
						</field>
						<field>
							<name>PORT_RX_RESUME</name>
							<description>A bit of indicates that the port received a wakeup signal</description>
							<bitRange>[4:4]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R8_UH_MIS_ST</name>
					<description>USB host miscellaneous status</description>
					<addressOffset>0x0A</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>RB_SOF_FREE</name>
							<description>port enabled state</description>
							<bitRange>[0:0]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>RB_SOF_PRE</name>
							<description>The state of the USB SOF packet is indicated as follows</description>
							<bitRange>[1:1]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>RB_SOF_ST</name>
							<description>USB bus SOF status</description>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_USB_WAKEUP</name>
							<description>USB bus wakes up</description>
							<bitRange>[3:3]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_LINESTATE_MASK</name>
							<description>USB bus status</description>
							<bitRange>[5:4]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>RB_BUS_J</name>
							<description>J on USB bus</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>RB_BUS_SE0</name>
							<description>SE0 on USB bus</description>
							<bitRange>[7:7]</bitRange>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UH_LPM</name>
					<description>USB host power management data register</description>
					<addressOffset>0x0C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>LPM_DATA</name>
							<description>power management data</description>
							<bitRange>[10:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UH_SPLIT</name>
					<description>USB host SPLIT register</description>
					<addressOffset>0x10</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>SPLIT_DATA</name>
							<description>SPLIT management data</description>
							<bitRange>[18:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UH_FRAME</name>
					<description>USB host frame register</description>
					<addressOffset>0x14</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>FRAME_NO</name>
							<description>the frame number</description>
							<bitRange>[10:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>MICRO_FRAME</name>
							<description>microfame number</description>
							<bitRange>[18:16]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>SOF_CNT_EN</name>
							<description>SOF count enabled</description>
							<bitRange>[24:24]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>SOF_CNT_CLR</name>
							<description>the SOF count is cleared</description>
							<bitRange>[25:25]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UH_TX_LEN</name>
					<description>USB host send length register</description>
					<addressOffset>0x18</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>TX_LEN</name>
							<description>send data length</description>
							<bitRange>[10:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UH_RX_LEN</name>
					<description>USB host receive length register</description>
					<addressOffset>0x1C</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>RX_LEN</name>
							<description>Received data length</description>
							<bitRange>[10:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UH_RX_MAX_LEN</name>
					<description>USB host receives the maximum length register</description>
					<addressOffset>0x20</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>UH_RX_MAX_LEN</name>
							<description>receives the maximum length</description>
							<bitRange>[10:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UH_RX_DMA</name>
					<description>DMA receive address register</description>
					<addressOffset>0x24</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>R16_UH_RX_DMA</name>
							<description>Received address</description>
							<bitRange>[16:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>R32_UH_TX_DMA</name>
					<description>DMA send address register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<access>read-write</access>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>R16_UH_TX_DMA</name>
							<description>Send address</description>
							<bitRange>[16:0]</bitRange>
						</field>
					</fields>
				</register>
				<register>
					<name>PORT_CTRL</name>
					<description>USB host port control register</description>
					<addressOffset>0x2C</addressOffset>
					<size>0x20</size>
					<resetValue>0x00000000</resetValue>
					<fields>
						<field>
							<name>BUS_RST_LONG</name>
							<description>BUS reset time selection</description>
							<bitRange>[16:16]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>PORT_SLEEP_BESL</name>
							<description>wake-up time control</description>
							<bitRange>[15:12]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>CLR_PORT_SLEEP</name>
							<description>the PORT exits the sleep state (LPM)</description>
							<bitRange>[8:8]</bitRange>
							<access>write-only</access>
						</field>
						<field>
							<name>CLR_PORT_CONNECT</name>
							<description>bring the PORT into the port state</description>
							<bitRange>[5:5]</bitRange>
							<access>write-only</access>
						</field>
						<field>
							<name>CLR_PORT_EN</name>
							<description>PORT exits the enabled state and enters the DISABLED state</description>
							<bitRange>[4:4]</bitRange>
							<access>write-only</access>
						</field>
						<field>
							<name>SET_PORT_SLEEP</name>
							<description>the PORT goes to sleep(LPM)</description>
							<bitRange>[3:3]</bitRange>
							<access>write-only</access>
						</field>
						<field>
							<name>CLR_PORT_SUSP</name>
							<description>the PORT exits the suspended state</description>
							<bitRange>[2:2]</bitRange>
							<access>write-only</access>
						</field>
						<field>
							<name>SET_PORT_SUSP</name>
							<description>the PORT is in a suspended state</description>
							<bitRange>[1:1]</bitRange>
							<access>write-only</access>
						</field>
						<field>
							<name>SET_PORT_RESET</name>
							<description>PORT send reset</description>
							<bitRange>[0:0]</bitRange>
							<access>write-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PORT_CFG</name>
					<description>USB host port Configuration register</description>
					<addressOffset>0x30</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>PORT_RPD</name>
							<description>the 15k resistance drop-down function is enable in host
								mode</description>
							<bitRange>[7:7]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>HOST_MODE</name>
							<description>USB port mode selection</description>
							<bitRange>[0:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PORT_INT_EN</name>
					<description>USB host port interrupt enable register</description>
					<addressOffset>0x32</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>PORT_SLP_IE</name>
							<description>port sleep state change interrupt enabled</description>
							<bitRange>[5:5]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>PORT_RESET_IE</name>
							<description>port reset state change interrupt enabled</description>
							<bitRange>[4:4]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>PORT_SUSP_IE</name>
							<description>port pause state change interrupt enabled</description>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>PORT_EN_IE</name>
							<description>port enable state change interrupt enabled</description>
							<bitRange>[1:1]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>PORT_CONNECT_IE</name>
							<description>port connection state change interrupt enabled</description>
							<bitRange>[0:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PORT_TEST_CT</name>
					<description>USB host port test mode register</description>
					<addressOffset>0x33</addressOffset>
					<size>0x08</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>TEST_FORCE_EN</name>
							<description>test mode was enabled</description>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>TEST_K</name>
							<description>test output K</description>
							<bitRange>[1:1]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>TEST_J</name>
							<description>test output J</description>
							<bitRange>[0:0]</bitRange>
							<access>read-write</access>
						</field>
					</fields>
				</register>
				<register>
					<name>PORT_STATUS</name>
					<description>USB host port status register</description>
					<addressOffset>0x34</addressOffset>
					<size>0x10</size>
					<resetValue>0x0010</resetValue>
					<fields>
						<field>
							<name>PORT_TEST</name>
							<description>whether the port is in test mode</description>
							<bitRange>[11:11]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>PORT_HIGH_SPD</name>
							<description>whether the port connection speed is hign</description>
							<bitRange>[10:10]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>PORT_LOW_SPD</name>
							<description>whether the port connection speed is low</description>
							<bitRange>[9:9]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>PORT_SLP</name>
							<description>port sleep</description>
							<bitRange>[5:5]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>PORT_RESTTING</name>
							<description>port reset status</description>
							<bitRange>[4:4]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>PORT_SUSP</name>
							<description>port pause state</description>
							<bitRange>[2:2]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>PORT_EN</name>
							<description>port enabled</description>
							<bitRange>[1:1]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>PORT_C0NNECT</name>
							<description>port connection state</description>
							<bitRange>[0:0]</bitRange>
							<access>read-only</access>
						</field>
					</fields>
				</register>
				<register>
					<name>ROOT_BC_CTRL</name>
					<description>USB host BC charging control register</description>
					<addressOffset>0x3c</addressOffset>
					<size>0x20</size>
					<resetValue>0x00</resetValue>
					<fields>
						<field>
							<name>UDM_VSRC_ACT</name>
							<description>In automatic mode, UDP outputs VBC_SRC ,otherwise it is
								controlled by UDM_BC_CMPE</description>
							<bitRange>[10:10]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UDM_BC_VSRC</name>
							<description>UDM pin BC protocol source voltage enabled</description>
							<bitRange>[9:9]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UDP_BC_VSRC</name>
							<description>UDP pin BC protocol source voltage enabled</description>
							<bitRange>[8:8]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>BC_AUTO_MODE</name>
							<description>Automatic mode enables</description>
							<bitRange>[6:6]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UDM_BC_CMPE</name>
							<description>UDM pin BC protocol comparator enables</description>
							<bitRange>[5:5]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UDP_BC_CMPE</name>
							<description>UDP pin BC protocol comparator enables</description>
							<bitRange>[4:4]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>UDM_BC_CMPO</name>
							<description>UDM pin BC protocol comparator status</description>
							<bitRange>[1:1]</bitRange>
							<access>read-only</access>
						</field>
						<field>
							<name>UDP_BC_CMPO</name>
							<description>UDP pin BC protocol comparator status</description>
							<bitRange>[0:0]</bitRange>
							<access>read-only</access>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
		<peripheral>
			<name>USBHS_HSI</name>
			<description>USBHS HSI calibration register</description>
			<groupName>USBHS_HSI</groupName>
			<baseAddress>0x40405000</baseAddress>
			<addressBlock>
				<offset>0x00</offset>
				<size>0x400</size>
				<usage>registers</usage>
			</addressBlock>
			<registers>
				<register>
					<name>HSI_CAL_CTRL</name>
					<description>HSI clock calibration control register</description>
					<addressOffset>0x28</addressOffset>
					<size>0x20</size>
					<resetValue>0x0021C045</resetValue>
					<fields>
						<field>
							<name>CAL_RST</name>
							<description>the calibration module is globally reset</description>
							<bitRange>[0:0]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>CAL_EN</name>
							<description>alignment enabled</description>
							<bitRange>[1:1]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>SFT_RST</name>
							<description>exti fine calibration mode and receive that BUS_RESET
								should be set</description>
							<bitRange>[2:2]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>SOF_FREE</name>
							<description>the uplink interface enters the enable mode</description>
							<bitRange>[3:3]</bitRange>
							<access>read-write</access>
						</field>
						<field>
							<name>CLK_SEL</name>
							<description>clock selection</description>
							<bitRange>[28:28]</bitRange>
							<access>read-only</access>
						</field>
					</fields>
				</register>
			</registers>
		</peripheral>
	</peripherals>
</device>
