# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../REERS_KUZNECHIK.srcs/sources_1/new/main.vhd" \
"../../../../REERS_KUZNECHIK.srcs/sim_1/new/sim1.vhd" \

# Do not sort compile order
nosort
