
Loading design for application trce from file versa_ecp5_mf8c.ncd.
Design name: versa_ecp5
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5UM-45F
Package:     CABGA381
Performance: 8
Loading device for application trce from file 'sa5p45m.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.38.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Fri Mar 04 20:35:17 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 25 -p -c -u 256 -fullname -gt -sethld -sp 8 -sphld m -o versa_ecp5_mf8c.twr -gui -msgset C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/promote.xml versa_ecp5_mf8c.ncd versa_ecp5_mf8c.prf 
Design file:     versa_ecp5_mf8c.ncd
Preference file: versa_ecp5_mf8c.prf
Device,speed:    LFE5UM-45F,8
Report level:    verbose report, limited to 25 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   2.500 V (Bank 2, defined by PAR)



================================================================================
Preference: FREQUENCY NET "U1_CORE/s_u3_clk_spi" 66.666667 MHz ;
            228 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 12.168ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[9]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[10]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               3.042ns  (25.2% logic, 74.8% route), 3 logic levels.

 Constraint Details:

      3.042ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7706 to U1_CORE/U7_CFI/U1_SPI/SLICE_7707 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.168ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7706 to U1_CORE/U7_CFI/U1_SPI/SLICE_7707:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R36C28B.CLK to     R36C28B.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7706 (from U1_CORE/s_u3_clk_spi)
ROUTE         6     1.651     R36C28B.Q0 to     R18C28D.A0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[9]
CTOF_DEL    ---     0.180     R18C28D.A0 to     R18C28D.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_11065
ROUTE         1     0.623     R18C28D.F0 to     R19C29D.M0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm_ns_a3_3[1]
MTOF_DEL    ---     0.193     R19C29D.M0 to   R19C29D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_7707
ROUTE         1     0.000   R19C29D.OFX0 to    R19C29D.DI0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm_ns[1] (to U1_CORE/s_u3_clk_spi)
                  --------
                    3.042   (25.2% logic, 74.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7706:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R36C28B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7707:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C29D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.219ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[4]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[3]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.991ns  (31.2% logic, 68.8% route), 4 logic levels.

 Constraint Details:

      2.991ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7702 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.219ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7702 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R20C29D.CLK to     R20C29D.Q1 U1_CORE/U7_CFI/U1_SPI/SLICE_7702 (from U1_CORE/s_u3_clk_spi)
ROUTE        12     0.823     R20C29D.Q1 to     R18C30A.A1 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[4]
CTOF_DEL    ---     0.180     R18C30A.A1 to     R18C30A.F1 U1_CORE/U7_CFI/U1_SPI/SLICE_10625
ROUTE         8     0.825     R18C30A.F1 to     R20C29D.A1 U1_CORE/U7_CFI/U1_SPI/N_128
CTOF_DEL    ---     0.180     R20C29D.A1 to     R20C29D.F1 U1_CORE/U7_CFI/U1_SPI/SLICE_7702
ROUTE         1     0.410     R20C29D.F1 to     R20C29D.A0 U1_CORE/U7_CFI/U1_SPI/N_138
CTOF_DEL    ---     0.180     R20C29D.A0 to     R20C29D.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_7702
ROUTE         1     0.000     R20C29D.F0 to    R20C29D.DI0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm_ns[8] (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.991   (31.2% logic, 68.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R20C29D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R20C29D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.263ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[2]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.846ns  (32.9% logic, 67.1% route), 4 logic levels.

 Constraint Details:

      2.846ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7701 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 15.109ns) by 12.263ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7701 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R20C29C.CLK to     R20C29C.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7701 (from U1_CORE/s_u3_clk_spi)
ROUTE         4     0.925     R20C29C.Q0 to     R18C28B.B1 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[2]
CTOF_DEL    ---     0.180     R18C28B.B1 to     R18C28B.F1 U1_CORE/U7_CFI/U1_SPI/SLICE_9685
ROUTE         1     0.409     R18C28B.F1 to     R18C28B.B0 U1_CORE/U7_CFI/U1_SPI/un1_s_cfi_fsm_20_1
CTOF_DEL    ---     0.180     R18C28B.B0 to     R18C28B.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_9685
ROUTE         1     0.308     R18C28B.F0 to     R19C28B.D0 U1_CORE/U7_CFI/U1_SPI/un1_s_cfi_fsm_20_3
CTOF_DEL    ---     0.180     R19C28B.D0 to     R19C28B.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_9684
ROUTE         1     0.269     R19C28B.F0 to     R19C28D.CE U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_1_sqmuxa_2_i (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.846   (32.9% logic, 67.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7701:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R20C29C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.275ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_tx_pop_en  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_rx_dat_push  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.935ns  (30.0% logic, 70.0% route), 3 logic levels.

 Constraint Details:

      2.935ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7860 to U1_CORE/U7_CFI/U1_SPI/SLICE_7865 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.275ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7860 to U1_CORE/U7_CFI/U1_SPI/SLICE_7865:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R43C27D.CLK to     R43C27D.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7860 (from U1_CORE/s_u3_clk_spi)
ROUTE         6     1.746     R43C27D.Q0 to     R20C29B.B1 U1_CORE/U7_CFI/s_tx_pop_en
CTOOFX_DEL  ---     0.306     R20C29B.B1 to   R20C29B.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8647
ROUTE         1     0.308   R20C29B.OFX0 to     R19C29A.D0 U1_CORE/U7_CFI/U1_SPI/s_rx_dat_push_5_u_1
CTOF_DEL    ---     0.180     R19C29A.D0 to     R19C29A.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_7865
ROUTE         1     0.000     R19C29A.F0 to    R19C29A.DI0 U1_CORE/U7_CFI/U1_SPI/s_rx_dat_push_5 (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.935   (30.0% logic, 70.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7860:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R43C27D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7865:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C29A.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.299ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_tx_pop_en  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[3]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.911ns  (25.9% logic, 74.1% route), 3 logic levels.

 Constraint Details:

      2.911ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7860 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.299ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7860 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R43C27D.CLK to     R43C27D.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7860 (from U1_CORE/s_u3_clk_spi)
ROUTE         6     1.746     R43C27D.Q0 to     R20C29D.B1 U1_CORE/U7_CFI/s_tx_pop_en
CTOF_DEL    ---     0.180     R20C29D.B1 to     R20C29D.F1 U1_CORE/U7_CFI/U1_SPI/SLICE_7702
ROUTE         1     0.410     R20C29D.F1 to     R20C29D.A0 U1_CORE/U7_CFI/U1_SPI/N_138
CTOF_DEL    ---     0.180     R20C29D.A0 to     R20C29D.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_7702
ROUTE         1     0.000     R20C29D.F0 to    R20C29D.DI0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm_ns[8] (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.911   (25.9% logic, 74.1% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7860:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R43C27D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R20C29D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.377ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_shift_pos[2]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.732ns  (27.6% logic, 72.4% route), 3 logic levels.

 Constraint Details:

      2.732ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7715 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 15.109ns) by 12.377ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7715 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R18C30B.CLK to     R18C30B.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7715 (from U1_CORE/s_u3_clk_spi)
ROUTE         5     0.967     R18C30B.Q0 to     R19C29A.B1 U1_CORE/U7_CFI/U1_SPI/s_shift_pos[2]
CTOF_DEL    ---     0.180     R19C29A.B1 to     R19C29A.F1 U1_CORE/U7_CFI/U1_SPI/SLICE_7865
ROUTE         3     0.741     R19C29A.F1 to     R19C28B.A0 U1_CORE/U7_CFI/U1_SPI/s_shift_pos11
CTOF_DEL    ---     0.180     R19C28B.A0 to     R19C28B.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_9684
ROUTE         1     0.269     R19C28B.F0 to     R19C28D.CE U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_1_sqmuxa_2_i (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.732   (27.6% logic, 72.4% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7715:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R18C30B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.461ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U7_CDC_CTL/s_cdc_guard_0[1]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.749ns  (39.0% logic, 61.0% route), 4 logic levels.

 Constraint Details:

      2.749ns physical path delay U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7879 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.461ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7879 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R24C26C.CLK to     R24C26C.Q1 U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7879 (from U1_CORE/s_u3_clk_spi)
ROUTE         2     0.899     R24C26C.Q1 to     R19C28A.M0 U1_CORE/U7_CFI/s_u7_cdc_out[1]
MTOF_DEL    ---     0.193     R19C28A.M0 to   R19C28A.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8648
ROUTE         1     0.458   R19C28A.OFX0 to     R18C28C.C0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_0
CTOF_DEL    ---     0.180     R18C28C.C0 to     R18C28C.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_11063
ROUTE         2     0.320     R18C28C.F0 to     R19C28D.D1 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_1
CTOOFX_DEL  ---     0.306     R19C28D.D1 to   R19C28D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28D.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11 (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.749   (39.0% logic, 61.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7879:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R24C26C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.461ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U7_CDC_CTL/s_cdc_guard_0[1]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.749ns  (39.0% logic, 61.0% route), 4 logic levels.

 Constraint Details:

      2.749ns physical path delay U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7879 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.461ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7879 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R24C26C.CLK to     R24C26C.Q1 U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7879 (from U1_CORE/s_u3_clk_spi)
ROUTE         2     0.899     R24C26C.Q1 to     R19C28A.M0 U1_CORE/U7_CFI/s_u7_cdc_out[1]
MTOF_DEL    ---     0.193     R19C28A.M0 to   R19C28A.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8648
ROUTE         1     0.458   R19C28A.OFX0 to     R18C28C.C0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_0
CTOF_DEL    ---     0.180     R18C28C.C0 to     R18C28C.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_11063
ROUTE         2     0.320     R18C28C.F0 to     R19C28D.D0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_1
CTOOFX_DEL  ---     0.306     R19C28D.D0 to   R19C28D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28D.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11 (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.749   (39.0% logic, 61.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7879:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R24C26C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.473ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_shift_pos[2]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[3]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.737ns  (34.2% logic, 65.8% route), 4 logic levels.

 Constraint Details:

      2.737ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7715 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.473ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7715 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R18C30B.CLK to     R18C30B.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7715 (from U1_CORE/s_u3_clk_spi)
ROUTE         5     0.567     R18C30B.Q0 to     R18C30A.B1 U1_CORE/U7_CFI/U1_SPI/s_shift_pos[2]
CTOF_DEL    ---     0.180     R18C30A.B1 to     R18C30A.F1 U1_CORE/U7_CFI/U1_SPI/SLICE_10625
ROUTE         8     0.825     R18C30A.F1 to     R20C29D.A1 U1_CORE/U7_CFI/U1_SPI/N_128
CTOF_DEL    ---     0.180     R20C29D.A1 to     R20C29D.F1 U1_CORE/U7_CFI/U1_SPI/SLICE_7702
ROUTE         1     0.410     R20C29D.F1 to     R20C29D.A0 U1_CORE/U7_CFI/U1_SPI/N_138
CTOF_DEL    ---     0.180     R20C29D.A0 to     R20C29D.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_7702
ROUTE         1     0.000     R20C29D.F0 to    R20C29D.DI0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm_ns[8] (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.737   (34.2% logic, 65.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7715:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R18C30B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R20C29D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.528ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_shift_pos[0]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[3]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.682ns  (34.9% logic, 65.1% route), 4 logic levels.

 Constraint Details:

      2.682ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7713 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.528ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7713 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R18C29D.CLK to     R18C29D.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7713 (from U1_CORE/s_u3_clk_spi)
ROUTE         8     0.512     R18C29D.Q0 to     R18C30A.C1 U1_CORE/U7_CFI/U1_SPI/s_shift_pos[0]
CTOF_DEL    ---     0.180     R18C30A.C1 to     R18C30A.F1 U1_CORE/U7_CFI/U1_SPI/SLICE_10625
ROUTE         8     0.825     R18C30A.F1 to     R20C29D.A1 U1_CORE/U7_CFI/U1_SPI/N_128
CTOF_DEL    ---     0.180     R20C29D.A1 to     R20C29D.F1 U1_CORE/U7_CFI/U1_SPI/SLICE_7702
ROUTE         1     0.410     R20C29D.F1 to     R20C29D.A0 U1_CORE/U7_CFI/U1_SPI/N_138
CTOF_DEL    ---     0.180     R20C29D.A0 to     R20C29D.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_7702
ROUTE         1     0.000     R20C29D.F0 to    R20C29D.DI0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm_ns[8] (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.682   (34.9% logic, 65.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R18C29D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R20C29D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.550ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[9]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.559ns  (29.5% logic, 70.5% route), 3 logic levels.

 Constraint Details:

      2.559ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7706 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 15.109ns) by 12.550ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7706 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R36C28B.CLK to     R36C28B.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7706 (from U1_CORE/s_u3_clk_spi)
ROUTE         6     1.227     R36C28B.Q0 to     R18C28B.D0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[9]
CTOF_DEL    ---     0.180     R18C28B.D0 to     R18C28B.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_9685
ROUTE         1     0.308     R18C28B.F0 to     R19C28B.D0 U1_CORE/U7_CFI/U1_SPI/un1_s_cfi_fsm_20_3
CTOF_DEL    ---     0.180     R19C28B.D0 to     R19C28B.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_9684
ROUTE         1     0.269     R19C28B.F0 to     R19C28D.CE U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_1_sqmuxa_2_i (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.559   (29.5% logic, 70.5% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7706:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R36C28B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.625ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_mode_cpha  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.585ns  (45.9% logic, 54.1% route), 4 logic levels.

 Constraint Details:

      2.585ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_9684 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.625ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_9684 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R19C28B.CLK to     R19C28B.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_9684 (from U1_CORE/s_u3_clk_spi)
ROUTE         3     0.620     R19C28B.Q0 to     R19C28A.A0 U1_CORE/U7_CFI/U1_SPI/s_mode_cpha
CTOOFX_DEL  ---     0.306     R19C28A.A0 to   R19C28A.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8648
ROUTE         1     0.458   R19C28A.OFX0 to     R18C28C.C0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_0
CTOF_DEL    ---     0.180     R18C28C.C0 to     R18C28C.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_11063
ROUTE         2     0.320     R18C28C.F0 to     R19C28D.D0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_1
CTOOFX_DEL  ---     0.306     R19C28D.D0 to   R19C28D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28D.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11 (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.585   (45.9% logic, 54.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_9684:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.625ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_mode_cpha  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.585ns  (45.9% logic, 54.1% route), 4 logic levels.

 Constraint Details:

      2.585ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_9684 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.625ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_9684 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R19C28B.CLK to     R19C28B.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_9684 (from U1_CORE/s_u3_clk_spi)
ROUTE         3     0.620     R19C28B.Q0 to     R19C28A.A1 U1_CORE/U7_CFI/U1_SPI/s_mode_cpha
CTOOFX_DEL  ---     0.306     R19C28A.A1 to   R19C28A.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8648
ROUTE         1     0.458   R19C28A.OFX0 to     R18C28C.C0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_0
CTOF_DEL    ---     0.180     R18C28C.C0 to     R18C28C.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_11063
ROUTE         2     0.320     R18C28C.F0 to     R19C28D.D0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_1
CTOOFX_DEL  ---     0.306     R19C28D.D0 to   R19C28D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28D.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11 (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.585   (45.9% logic, 54.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_9684:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.625ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_mode_cpha  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.585ns  (45.9% logic, 54.1% route), 4 logic levels.

 Constraint Details:

      2.585ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_9684 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.625ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_9684 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R19C28B.CLK to     R19C28B.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_9684 (from U1_CORE/s_u3_clk_spi)
ROUTE         3     0.620     R19C28B.Q0 to     R19C28A.A0 U1_CORE/U7_CFI/U1_SPI/s_mode_cpha
CTOOFX_DEL  ---     0.306     R19C28A.A0 to   R19C28A.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8648
ROUTE         1     0.458   R19C28A.OFX0 to     R18C28C.C0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_0
CTOF_DEL    ---     0.180     R18C28C.C0 to     R18C28C.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_11063
ROUTE         2     0.320     R18C28C.F0 to     R19C28D.D1 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_1
CTOOFX_DEL  ---     0.306     R19C28D.D1 to   R19C28D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28D.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11 (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.585   (45.9% logic, 54.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_9684:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.625ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_mode_cpha  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.585ns  (45.9% logic, 54.1% route), 4 logic levels.

 Constraint Details:

      2.585ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_9684 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.625ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_9684 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R19C28B.CLK to     R19C28B.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_9684 (from U1_CORE/s_u3_clk_spi)
ROUTE         3     0.620     R19C28B.Q0 to     R19C28A.A1 U1_CORE/U7_CFI/U1_SPI/s_mode_cpha
CTOOFX_DEL  ---     0.306     R19C28A.A1 to   R19C28A.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8648
ROUTE         1     0.458   R19C28A.OFX0 to     R18C28C.C0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_0
CTOF_DEL    ---     0.180     R18C28C.C0 to     R18C28C.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_11063
ROUTE         2     0.320     R18C28C.F0 to     R19C28D.D1 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_1
CTOOFX_DEL  ---     0.306     R19C28D.D1 to   R19C28D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28D.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11 (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.585   (45.9% logic, 54.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_9684:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.665ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.545ns  (46.6% logic, 53.4% route), 4 logic levels.

 Constraint Details:

      2.545ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_8059 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.665ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_8059 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R19C28D.CLK to     R19C28D.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059 (from U1_CORE/s_u3_clk_spi)
ROUTE         4     0.580     R19C28D.Q0 to     R19C28A.B1 s_u1_spi_sclk
CTOOFX_DEL  ---     0.306     R19C28A.B1 to   R19C28A.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8648
ROUTE         1     0.458   R19C28A.OFX0 to     R18C28C.C0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_0
CTOF_DEL    ---     0.180     R18C28C.C0 to     R18C28C.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_11063
ROUTE         2     0.320     R18C28C.F0 to     R19C28D.D0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_1
CTOOFX_DEL  ---     0.306     R19C28D.D0 to   R19C28D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28D.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11 (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.545   (46.6% logic, 53.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.665ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.545ns  (46.6% logic, 53.4% route), 4 logic levels.

 Constraint Details:

      2.545ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_8059 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.665ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_8059 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R19C28D.CLK to     R19C28D.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059 (from U1_CORE/s_u3_clk_spi)
ROUTE         4     0.580     R19C28D.Q0 to     R19C28A.B0 s_u1_spi_sclk
CTOOFX_DEL  ---     0.306     R19C28A.B0 to   R19C28A.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8648
ROUTE         1     0.458   R19C28A.OFX0 to     R18C28C.C0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_0
CTOF_DEL    ---     0.180     R18C28C.C0 to     R18C28C.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_11063
ROUTE         2     0.320     R18C28C.F0 to     R19C28D.D0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_1
CTOOFX_DEL  ---     0.306     R19C28D.D0 to   R19C28D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28D.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11 (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.545   (46.6% logic, 53.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.665ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.545ns  (46.6% logic, 53.4% route), 4 logic levels.

 Constraint Details:

      2.545ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_8059 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.665ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_8059 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R19C28D.CLK to     R19C28D.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059 (from U1_CORE/s_u3_clk_spi)
ROUTE         4     0.580     R19C28D.Q0 to     R19C28A.B0 s_u1_spi_sclk
CTOOFX_DEL  ---     0.306     R19C28A.B0 to   R19C28A.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8648
ROUTE         1     0.458   R19C28A.OFX0 to     R18C28C.C0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_0
CTOF_DEL    ---     0.180     R18C28C.C0 to     R18C28C.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_11063
ROUTE         2     0.320     R18C28C.F0 to     R19C28D.D1 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_1
CTOOFX_DEL  ---     0.306     R19C28D.D1 to   R19C28D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28D.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11 (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.545   (46.6% logic, 53.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.665ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.545ns  (46.6% logic, 53.4% route), 4 logic levels.

 Constraint Details:

      2.545ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_8059 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.665ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_8059 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R19C28D.CLK to     R19C28D.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059 (from U1_CORE/s_u3_clk_spi)
ROUTE         4     0.580     R19C28D.Q0 to     R19C28A.B1 s_u1_spi_sclk
CTOOFX_DEL  ---     0.306     R19C28A.B1 to   R19C28A.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8648
ROUTE         1     0.458   R19C28A.OFX0 to     R18C28C.C0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_0
CTOF_DEL    ---     0.180     R18C28C.C0 to     R18C28C.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_11063
ROUTE         2     0.320     R18C28C.F0 to     R19C28D.D1 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_1
CTOOFX_DEL  ---     0.306     R19C28D.D1 to   R19C28D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28D.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11 (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.545   (46.6% logic, 53.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.683ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[4]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[2]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.527ns  (34.8% logic, 65.2% route), 3 logic levels.

 Constraint Details:

      2.527ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7702 to U1_CORE/U7_CFI/U1_SPI/SLICE_7701 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.683ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7702 to U1_CORE/U7_CFI/U1_SPI/SLICE_7701:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R20C29D.CLK to     R20C29D.Q1 U1_CORE/U7_CFI/U1_SPI/SLICE_7702 (from U1_CORE/s_u3_clk_spi)
ROUTE        12     0.823     R20C29D.Q1 to     R18C30A.A1 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[4]
CTOF_DEL    ---     0.180     R18C30A.A1 to     R18C30A.F1 U1_CORE/U7_CFI/U1_SPI/SLICE_10625
ROUTE         8     0.825     R18C30A.F1 to     R20C29C.A0 U1_CORE/U7_CFI/U1_SPI/N_128
CTOOFX_DEL  ---     0.306     R20C29C.A0 to   R20C29C.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_7701
ROUTE         1     0.000   R20C29C.OFX0 to    R20C29C.DI0 U1_CORE/U7_CFI/U1_SPI/N_95_i (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.527   (34.8% logic, 65.2% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R20C29D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7701:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R20C29C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.688ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_shift_pos[1]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[3]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.522ns  (37.1% logic, 62.9% route), 4 logic levels.

 Constraint Details:

      2.522ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7714 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.688ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7714 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R18C29B.CLK to     R18C29B.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7714 (from U1_CORE/s_u3_clk_spi)
ROUTE         6     0.352     R18C29B.Q0 to     R18C30A.D1 U1_CORE/U7_CFI/U1_SPI/s_shift_pos[1]
CTOF_DEL    ---     0.180     R18C30A.D1 to     R18C30A.F1 U1_CORE/U7_CFI/U1_SPI/SLICE_10625
ROUTE         8     0.825     R18C30A.F1 to     R20C29D.A1 U1_CORE/U7_CFI/U1_SPI/N_128
CTOF_DEL    ---     0.180     R20C29D.A1 to     R20C29D.F1 U1_CORE/U7_CFI/U1_SPI/SLICE_7702
ROUTE         1     0.410     R20C29D.F1 to     R20C29D.A0 U1_CORE/U7_CFI/U1_SPI/N_138
CTOF_DEL    ---     0.180     R20C29D.A0 to     R20C29D.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_7702
ROUTE         1     0.000     R20C29D.F0 to    R20C29D.DI0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm_ns[8] (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.522   (37.1% logic, 62.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7714:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R18C29B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R20C29D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.695ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[4]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.515ns  (35.0% logic, 65.0% route), 3 logic levels.

 Constraint Details:

      2.515ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7702 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.695ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7702 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R20C29D.CLK to     R20C29D.Q1 U1_CORE/U7_CFI/U1_SPI/SLICE_7702 (from U1_CORE/s_u3_clk_spi)
ROUTE        12     0.823     R20C29D.Q1 to     R18C30A.A1 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[4]
CTOF_DEL    ---     0.180     R18C30A.A1 to     R18C30A.F1 U1_CORE/U7_CFI/U1_SPI/SLICE_10625
ROUTE         8     0.813     R18C30A.F1 to     R19C28D.A1 U1_CORE/U7_CFI/U1_SPI/N_128
CTOOFX_DEL  ---     0.306     R19C28D.A1 to   R19C28D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28D.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11 (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.515   (35.0% logic, 65.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R20C29D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.711ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[6]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.499ns  (47.5% logic, 52.5% route), 4 logic levels.

 Constraint Details:

      2.499ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7704 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.711ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7704 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R18C29A.CLK to     R18C29A.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7704 (from U1_CORE/s_u3_clk_spi)
ROUTE        10     0.534     R18C29A.Q0 to     R19C28A.D0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[6]
CTOOFX_DEL  ---     0.306     R19C28A.D0 to   R19C28A.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8648
ROUTE         1     0.458   R19C28A.OFX0 to     R18C28C.C0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_0
CTOF_DEL    ---     0.180     R18C28C.C0 to     R18C28C.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_11063
ROUTE         2     0.320     R18C28C.F0 to     R19C28D.D1 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_1
CTOOFX_DEL  ---     0.306     R19C28D.D1 to   R19C28D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28D.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11 (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.499   (47.5% logic, 52.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7704:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R18C29A.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.711ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[6]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.499ns  (47.5% logic, 52.5% route), 4 logic levels.

 Constraint Details:

      2.499ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7704 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.711ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7704 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R18C29A.CLK to     R18C29A.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7704 (from U1_CORE/s_u3_clk_spi)
ROUTE        10     0.534     R18C29A.Q0 to     R19C28A.D1 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[6]
CTOOFX_DEL  ---     0.306     R19C28A.D1 to   R19C28A.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8648
ROUTE         1     0.458   R19C28A.OFX0 to     R18C28C.C0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_0
CTOF_DEL    ---     0.180     R18C28C.C0 to     R18C28C.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_11063
ROUTE         2     0.320     R18C28C.F0 to     R19C28D.D1 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_1
CTOOFX_DEL  ---     0.306     R19C28D.D1 to   R19C28D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28D.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11 (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.499   (47.5% logic, 52.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7704:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R18C29A.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 12.711ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[6]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               2.499ns  (47.5% logic, 52.5% route), 4 logic levels.

 Constraint Details:

      2.499ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7704 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
     15.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 15.210ns) by 12.711ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7704 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R18C29A.CLK to     R18C29A.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7704 (from U1_CORE/s_u3_clk_spi)
ROUTE        10     0.534     R18C29A.Q0 to     R19C28A.D0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[6]
CTOOFX_DEL  ---     0.306     R19C28A.D0 to   R19C28A.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8648
ROUTE         1     0.458   R19C28A.OFX0 to     R18C28C.C0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_0
CTOF_DEL    ---     0.180     R18C28C.C0 to     R18C28C.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_11063
ROUTE         2     0.320     R18C28C.F0 to     R19C28D.D0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11_iv_1
CTOOFX_DEL  ---     0.306     R19C28D.D0 to   R19C28D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28D.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11 (to U1_CORE/s_u3_clk_spi)
                  --------
                    2.499   (47.5% logic, 52.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7704:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R18C29A.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     1.974 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

Report:  353.107MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U3_CLK/U1_PLL.PLL_E5/CLKOP" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "U1_CORE/U3_CLK/o_clk_pll_out" 3.669725 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 270.232ns
         The internal maximum frequency of the following component is 440.917 MHz

 Logical Details:  Cell type  Pin name       Component name

   Destination:    SLICE      CLK            U1_CORE/U3_CLK/SLICE_7948

   Delay:               2.268ns -- based on Minimum Pulse Width


Passed: The following path meets requirements by 271.984ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U3_CLK/s_rtl_xclk  (from U1_CORE/U3_CLK/o_clk_pll_out +)
   Destination:    FF         Data in        U1_CORE/U3_CLK/s_rtl_xclk  (to U1_CORE/U3_CLK/o_clk_pll_out +)

   Delay:               0.726ns  (79.2% logic, 20.8% route), 2 logic levels.

 Constraint Details:

      0.726ns physical path delay U1_CORE/U3_CLK/SLICE_7948 to U1_CORE/U3_CLK/SLICE_7948 meets
    272.500ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 272.710ns) by 271.984ns

 Physical Path Details:

      Data path U1_CORE/U3_CLK/SLICE_7948 to U1_CORE/U3_CLK/SLICE_7948:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R47C40A.CLK to     R47C40A.Q0 U1_CORE/U3_CLK/SLICE_7948 (from U1_CORE/U3_CLK/o_clk_pll_out)
ROUTE       529     0.151     R47C40A.Q0 to     R47C40A.D0 U1_CORE/s_u3_xclk
CTOF_DEL    ---     0.180     R47C40A.D0 to     R47C40A.F0 U1_CORE/U3_CLK/SLICE_7948
ROUTE         1     0.000     R47C40A.F0 to    R47C40A.DI0 U1_CORE/U3_CLK/s_rtl_xclk_i_i (to U1_CORE/U3_CLK/o_clk_pll_out)
                  --------
                    0.726   (79.2% logic, 20.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U3_CLK/SLICE_7948:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     1.974  PLL_TL0.CLKOS to    R47C40A.CLK U1_CORE/U3_CLK/o_clk_pll_out
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U3_CLK/SLICE_7948:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     1.974  PLL_TL0.CLKOS to    R47C40A.CLK U1_CORE/U3_CLK/o_clk_pll_out
                  --------
                    1.974   (0.0% logic, 100.0% route), 0 logic levels.

Report:  440.917MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE.U1_E5/s_u3_refclk" 100.000000 MHz PAR_ADJ 10.000000 ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 4.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[25]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               6.063ns  (23.4% logic, 76.6% route), 6 logic levels.

 Constraint Details:

      6.063ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.147ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C65A.CLK to     R51C65A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.780     R51C65A.Q1 to     R49C64A.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]
CTOF_DEL    ---     0.180     R49C64A.C0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.624     R49C61A.F1 to     R49C66B.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOOFX_DEL  ---     0.306     R49C66B.D1 to   R49C66B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506
ROUTE         1     0.000   R49C66B.OFX0 to    R49C66B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[25] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    6.063   (23.4% logic, 76.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C65A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C66B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[31]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               6.063ns  (23.4% logic, 76.6% route), 6 logic levels.

 Constraint Details:

      6.063ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.147ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C65A.CLK to     R51C65A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.780     R51C65A.Q1 to     R49C64A.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]
CTOF_DEL    ---     0.180     R49C64A.C0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.624     R49C61A.F1 to     R49C66A.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOOFX_DEL  ---     0.306     R49C66A.D1 to   R49C66A.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510
ROUTE         1     0.000   R49C66A.OFX0 to    R49C66A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[31] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    6.063   (23.4% logic, 76.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C65A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C66A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.152ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[25]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               6.058ns  (23.4% logic, 76.6% route), 6 logic levels.

 Constraint Details:

      6.058ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.152ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C64B.CLK to     R51C64B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.775     R51C64B.Q1 to     R49C64A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]
CTOF_DEL    ---     0.180     R49C64A.B0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.624     R49C61A.F1 to     R49C66B.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOOFX_DEL  ---     0.306     R49C66B.D1 to   R49C66B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506
ROUTE         1     0.000   R49C66B.OFX0 to    R49C66B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[25] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    6.058   (23.4% logic, 76.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C64B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C66B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.152ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[31]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               6.058ns  (23.4% logic, 76.6% route), 6 logic levels.

 Constraint Details:

      6.058ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.152ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C64B.CLK to     R51C64B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.775     R51C64B.Q1 to     R49C64A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]
CTOF_DEL    ---     0.180     R49C64A.B0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.624     R49C61A.F1 to     R49C66A.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOOFX_DEL  ---     0.306     R49C66A.D1 to   R49C66A.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510
ROUTE         1     0.000   R49C66A.OFX0 to    R49C66A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[31] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    6.058   (23.4% logic, 76.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C64B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C66A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[18]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[25]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               6.034ns  (23.5% logic, 76.5% route), 6 logic levels.

 Constraint Details:

      6.034ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.176ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R49C65D.CLK to     R49C65D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.924     R49C65D.Q0 to     R48C63B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[18]
CTOF_DEL    ---     0.180     R48C63B.B0 to     R48C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         2     0.600     R48C63B.F0 to     R48C63B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R48C63B.A1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.624     R49C61A.F1 to     R49C66B.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOOFX_DEL  ---     0.306     R49C66B.D1 to   R49C66B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506
ROUTE         1     0.000   R49C66B.OFX0 to    R49C66B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[25] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    6.034   (23.5% logic, 76.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C65D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C66B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.176ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[18]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[31]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               6.034ns  (23.5% logic, 76.5% route), 6 logic levels.

 Constraint Details:

      6.034ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.176ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R49C65D.CLK to     R49C65D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.924     R49C65D.Q0 to     R48C63B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[18]
CTOF_DEL    ---     0.180     R48C63B.B0 to     R48C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         2     0.600     R48C63B.F0 to     R48C63B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R48C63B.A1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.624     R49C61A.F1 to     R49C66A.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOOFX_DEL  ---     0.306     R49C66A.D1 to   R49C66A.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510
ROUTE         1     0.000   R49C66A.OFX0 to    R49C66A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[31] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    6.034   (23.5% logic, 76.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C65D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C66A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.245ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[15]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.965ns  (21.7% logic, 78.3% route), 6 logic levels.

 Constraint Details:

      5.965ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.245ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C65A.CLK to     R51C65A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.780     R51C65A.Q1 to     R49C64A.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]
CTOF_DEL    ---     0.180     R49C64A.C0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.652     R49C61A.F1 to     R48C65D.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOF_DEL    ---     0.180     R48C65D.D0 to     R48C65D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500
ROUTE         1     0.000     R48C65D.F0 to    R48C65D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[15] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.965   (21.7% logic, 78.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C65A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R48C65D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.245ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[16]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.965ns  (21.7% logic, 78.3% route), 6 logic levels.

 Constraint Details:

      5.965ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.245ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C65A.CLK to     R51C65A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.780     R51C65A.Q1 to     R49C64A.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]
CTOF_DEL    ---     0.180     R49C64A.C0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.652     R49C61A.F1 to     R48C65D.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOF_DEL    ---     0.180     R48C65D.D1 to     R48C65D.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500
ROUTE         1     0.000     R48C65D.F1 to    R48C65D.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[16] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.965   (21.7% logic, 78.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C65A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R48C65D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.249ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm[6]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.961ns  (24.7% logic, 75.3% route), 7 logic levels.

 Constraint Details:

      5.961ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.249ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C65A.CLK to     R51C65A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.780     R51C65A.Q1 to     R49C64A.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]
CTOF_DEL    ---     0.180     R49C64A.C0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     0.824     R49C61A.F1 to     R50C60A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOF_DEL    ---     0.180     R50C60A.B1 to     R50C60A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10865
ROUTE         1     0.644     R50C60A.F1 to     R49C61D.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm_21_1[6]
CTOF_DEL    ---     0.180     R49C61D.C0 to     R49C61D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518
ROUTE         1     0.000     R49C61D.F0 to    R49C61D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm_21[6] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.961   (24.7% logic, 75.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C65A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C61D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[16]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.960ns  (21.7% logic, 78.3% route), 6 logic levels.

 Constraint Details:

      5.960ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.250ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C64B.CLK to     R51C64B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.775     R51C64B.Q1 to     R49C64A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]
CTOF_DEL    ---     0.180     R49C64A.B0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.652     R49C61A.F1 to     R48C65D.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOF_DEL    ---     0.180     R48C65D.D1 to     R48C65D.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500
ROUTE         1     0.000     R48C65D.F1 to    R48C65D.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[16] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.960   (21.7% logic, 78.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C64B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R48C65D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.250ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[15]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.960ns  (21.7% logic, 78.3% route), 6 logic levels.

 Constraint Details:

      5.960ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.250ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C64B.CLK to     R51C64B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.775     R51C64B.Q1 to     R49C64A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]
CTOF_DEL    ---     0.180     R49C64A.B0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.652     R49C61A.F1 to     R48C65D.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOF_DEL    ---     0.180     R48C65D.D0 to     R48C65D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500
ROUTE         1     0.000     R48C65D.F0 to    R48C65D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[15] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.960   (21.7% logic, 78.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C64B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R48C65D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm[6]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.956ns  (24.7% logic, 75.3% route), 7 logic levels.

 Constraint Details:

      5.956ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.254ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C64B.CLK to     R51C64B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.775     R51C64B.Q1 to     R49C64A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]
CTOF_DEL    ---     0.180     R49C64A.B0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     0.824     R49C61A.F1 to     R50C60A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOF_DEL    ---     0.180     R50C60A.B1 to     R50C60A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10865
ROUTE         1     0.644     R50C60A.F1 to     R49C61D.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm_21_1[6]
CTOF_DEL    ---     0.180     R49C61D.C0 to     R49C61D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518
ROUTE         1     0.000     R49C61D.F0 to    R49C61D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm_21[6] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.956   (24.7% logic, 75.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C64B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C61D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.272ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[7]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.938ns  (23.9% logic, 76.1% route), 6 logic levels.

 Constraint Details:

      5.938ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3495 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.272ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3495:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C65A.CLK to     R51C65A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.780     R51C65A.Q1 to     R49C64A.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]
CTOF_DEL    ---     0.180     R49C64A.C0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.499     R49C61A.F1 to     R48C64B.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOOFX_DEL  ---     0.306     R48C64B.D1 to   R48C64B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3495
ROUTE         1     0.000   R48C64B.OFX0 to    R48C64B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[7] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.938   (23.9% logic, 76.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C65A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3495:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R48C64B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.274ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[18]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[16]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.936ns  (21.8% logic, 78.2% route), 6 logic levels.

 Constraint Details:

      5.936ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.274ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R49C65D.CLK to     R49C65D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.924     R49C65D.Q0 to     R48C63B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[18]
CTOF_DEL    ---     0.180     R48C63B.B0 to     R48C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         2     0.600     R48C63B.F0 to     R48C63B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R48C63B.A1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.652     R49C61A.F1 to     R48C65D.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOF_DEL    ---     0.180     R48C65D.D1 to     R48C65D.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500
ROUTE         1     0.000     R48C65D.F1 to    R48C65D.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[16] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.936   (21.8% logic, 78.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C65D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R48C65D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.274ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[18]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[15]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.936ns  (21.8% logic, 78.2% route), 6 logic levels.

 Constraint Details:

      5.936ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.274ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R49C65D.CLK to     R49C65D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.924     R49C65D.Q0 to     R48C63B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[18]
CTOF_DEL    ---     0.180     R48C63B.B0 to     R48C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         2     0.600     R48C63B.F0 to     R48C63B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R48C63B.A1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.652     R49C61A.F1 to     R48C65D.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOF_DEL    ---     0.180     R48C65D.D0 to     R48C65D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500
ROUTE         1     0.000     R48C65D.F0 to    R48C65D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[15] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.936   (21.8% logic, 78.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C65D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3500:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R48C65D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.277ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[7]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.933ns  (23.9% logic, 76.1% route), 6 logic levels.

 Constraint Details:

      5.933ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3495 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.277ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3495:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C64B.CLK to     R51C64B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.775     R51C64B.Q1 to     R49C64A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]
CTOF_DEL    ---     0.180     R49C64A.B0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.499     R49C61A.F1 to     R48C64B.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOOFX_DEL  ---     0.306     R48C64B.D1 to   R48C64B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3495
ROUTE         1     0.000   R48C64B.OFX0 to    R48C64B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[7] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.933   (23.9% logic, 76.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C64B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3495:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R48C64B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.278ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[18]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm[6]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.932ns  (24.9% logic, 75.1% route), 7 logic levels.

 Constraint Details:

      5.932ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.278ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R49C65D.CLK to     R49C65D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.924     R49C65D.Q0 to     R48C63B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[18]
CTOF_DEL    ---     0.180     R48C63B.B0 to     R48C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         2     0.600     R48C63B.F0 to     R48C63B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R48C63B.A1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     0.824     R49C61A.F1 to     R50C60A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOF_DEL    ---     0.180     R50C60A.B1 to     R50C60A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10865
ROUTE         1     0.644     R50C60A.F1 to     R49C61D.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm_21_1[6]
CTOF_DEL    ---     0.180     R49C61D.C0 to     R49C61D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518
ROUTE         1     0.000     R49C61D.F0 to    R49C61D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm_21[6] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.932   (24.9% logic, 75.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C65D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C61D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.286ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[27]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.823ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

      5.823ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3507 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.286ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3507:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C65A.CLK to     R51C65A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.780     R51C65A.Q1 to     R49C64A.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]
CTOF_DEL    ---     0.180     R49C64A.C0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     0.440     R49C61A.F1 to     R49C61A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOF_DEL    ---     0.180     R49C61A.B0 to     R49C61A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        20     1.070     R49C61A.F0 to     R51C66B.CE U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.823   (22.2% logic, 77.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C65A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3507:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C66B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.286ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[29]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.823ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

      5.823ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3509 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.286ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3509:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C65A.CLK to     R51C65A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.780     R51C65A.Q1 to     R49C64A.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[21]
CTOF_DEL    ---     0.180     R49C64A.C0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     0.440     R49C61A.F1 to     R49C61A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOF_DEL    ---     0.180     R49C61A.B0 to     R49C61A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        20     1.070     R49C61A.F0 to     R51C66A.CE U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.823   (22.2% logic, 77.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3503:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C65A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3509:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C66A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.291ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[27]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.818ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

      5.818ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3507 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.291ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3507:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C64B.CLK to     R51C64B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.775     R51C64B.Q1 to     R49C64A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]
CTOF_DEL    ---     0.180     R49C64A.B0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     0.440     R49C61A.F1 to     R49C61A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOF_DEL    ---     0.180     R49C61A.B0 to     R49C61A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        20     1.070     R49C61A.F0 to     R51C66B.CE U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.818   (22.2% logic, 77.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C64B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3507:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C66B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.291ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[29]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.818ns  (22.2% logic, 77.8% route), 6 logic levels.

 Constraint Details:

      5.818ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3509 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 10.109ns) by 4.291ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3509:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C64B.CLK to     R51C64B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.775     R51C64B.Q1 to     R49C64A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[6]
CTOF_DEL    ---     0.180     R49C64A.B0 to     R49C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10966
ROUTE         2     0.775     R49C64A.F0 to     R48C63B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_12_0
CTOF_DEL    ---     0.180     R48C63B.B1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     0.440     R49C61A.F1 to     R49C61A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOF_DEL    ---     0.180     R49C61A.B0 to     R49C61A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        20     1.070     R49C61A.F0 to     R51C66A.CE U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnte (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.818   (22.2% logic, 77.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3494:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C64B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3509:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C66A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.294ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[23]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[31]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.916ns  (24.2% logic, 75.8% route), 6 logic levels.

 Constraint Details:

      5.916ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3504 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.294ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3504 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R52C65C.CLK to     R52C65C.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3504 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         3     1.085     R52C65C.Q1 to     R51C64A.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[23]
CTOF_DEL    ---     0.180     R51C64A.C0 to     R51C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_11497
ROUTE         1     0.505     R51C64A.F0 to     R51C64D.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_16
MTOF_DEL    ---     0.193     R51C64D.M0 to   R51C64D.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_8535
ROUTE        28     0.693   R51C64D.OFX0 to     R49C62B.C1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_19
CTOF_DEL    ---     0.180     R49C62B.C1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.624     R49C61A.F1 to     R49C66A.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOOFX_DEL  ---     0.306     R49C66A.D1 to   R49C66A.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510
ROUTE         1     0.000   R49C66A.OFX0 to    R49C66A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[31] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.916   (24.2% logic, 75.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3504:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R52C65C.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3510:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C66A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.294ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[23]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[25]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.916ns  (24.2% logic, 75.8% route), 6 logic levels.

 Constraint Details:

      5.916ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3504 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.294ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3504 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R52C65C.CLK to     R52C65C.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3504 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         3     1.085     R52C65C.Q1 to     R51C64A.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[23]
CTOF_DEL    ---     0.180     R51C64A.C0 to     R51C64A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_11497
ROUTE         1     0.505     R51C64A.F0 to     R51C64D.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_16
MTOF_DEL    ---     0.193     R51C64D.M0 to   R51C64D.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_8535
ROUTE        28     0.693   R51C64D.OFX0 to     R49C62B.C1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_19
CTOF_DEL    ---     0.180     R49C62B.C1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.624     R49C61A.F1 to     R49C66B.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOOFX_DEL  ---     0.306     R49C66B.D1 to   R49C66B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506
ROUTE         1     0.000   R49C66B.OFX0 to    R49C66B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[25] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.916   (24.2% logic, 75.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3504:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R52C65C.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C66B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[18]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[7]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.909ns  (24.0% logic, 76.0% route), 6 logic levels.

 Constraint Details:

      5.909ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3495 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.301ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3495:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R49C65D.CLK to     R49C65D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.924     R49C65D.Q0 to     R48C63B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[18]
CTOF_DEL    ---     0.180     R48C63B.B0 to     R48C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         2     0.600     R48C63B.F0 to     R48C63B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_11
CTOF_DEL    ---     0.180     R48C63B.A1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.499     R49C61A.F1 to     R48C64B.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOOFX_DEL  ---     0.306     R48C64B.D1 to   R48C64B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3495
ROUTE         1     0.000   R48C64B.OFX0 to    R48C64B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[7] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.909   (24.0% logic, 76.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3502:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C65D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3495:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R48C64B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 4.305ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[1]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[25]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               5.905ns  (24.1% logic, 75.9% route), 6 logic levels.

 Constraint Details:

      5.905ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3492 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506 meets
     10.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 10.210ns) by 4.305ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3492 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C62D.CLK to     R51C62D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3492 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.925     R51C62D.Q0 to     R49C63D.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt[1]
CTOF_DEL    ---     0.180     R49C63D.A0 to     R49C63D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_10689
ROUTE         2     0.470     R49C63D.F0 to     R48C63B.C1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_cnt_13
CTOF_DEL    ---     0.180     R48C63B.C1 to     R48C63B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9993
ROUTE         1     0.888     R48C63B.F1 to     R49C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2_N_2L1
CTOF_DEL    ---     0.180     R49C62B.A1 to     R49C62B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9991
ROUTE         1     0.577     R49C62B.F1 to     R49C61A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_2
CTOF_DEL    ---     0.180     R49C61A.B1 to     R49C61A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_9996
ROUTE        38     1.624     R49C61A.F1 to     R49C66B.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_0_sqmuxa_6_1
CTOOFX_DEL  ---     0.306     R49C66B.D1 to   R49C66B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506
ROUTE         1     0.000   R49C66B.OFX0 to    R49C66B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/cnt_lm[25] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    5.905   (24.1% logic, 75.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3492:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R51C62D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3506:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     1.777 EXTREF0.REFCLKO to    R49C66B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

Report:  170.853MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE.U1_E5/s_u2_pclk" 250.000000 MHz PAR_ADJ 25.000000 ;
            1686 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.771ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.439ns  (48.3% logic, 51.7% route), 9 logic levels.

 Constraint Details:

      3.439ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.771ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R52C62A.A0 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R52C63A.FCI to    R52C63A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R52C63B.FCI to     R52C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635
ROUTE         1     0.000     R52C63B.F0 to    R52C63B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.439   (48.3% logic, 51.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.771ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.439ns  (48.3% logic, 51.7% route), 9 logic levels.

 Constraint Details:

      3.439ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.771ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R52C62A.A1 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R52C63A.FCI to    R52C63A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R52C63B.FCI to     R52C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635
ROUTE         1     0.000     R52C63B.F0 to    R52C63B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.439   (48.3% logic, 51.7% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.806ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.404ns  (47.8% logic, 52.2% route), 8 logic levels.

 Constraint Details:

      3.404ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.806ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R52C62A.A0 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R52C63A.FCI to     R52C63A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000     R52C63A.F1 to    R52C63A.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.404   (47.8% logic, 52.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.806ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.404ns  (47.8% logic, 52.2% route), 8 logic levels.

 Constraint Details:

      3.404ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.806ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R52C62A.A1 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R52C63A.FCI to     R52C63A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000     R52C63A.F1 to    R52C63A.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.404   (47.8% logic, 52.2% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.827ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.383ns  (47.5% logic, 52.5% route), 8 logic levels.

 Constraint Details:

      3.383ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.827ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R52C62B.A1 to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R52C63A.FCI to    R52C63A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R52C63B.FCI to     R52C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635
ROUTE         1     0.000     R52C63B.F0 to    R52C63B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.383   (47.5% logic, 52.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.827ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[7]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.383ns  (47.5% logic, 52.5% route), 8 logic levels.

 Constraint Details:

      3.383ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.827ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R52C62A.A0 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOF0_DE  ---     0.328    R52C63A.FCI to     R52C63A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000     R52C63A.F0 to    R52C63A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[7] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.383   (47.5% logic, 52.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.827ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.383ns  (47.5% logic, 52.5% route), 8 logic levels.

 Constraint Details:

      3.383ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.827ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62B.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R52C62B.A0 to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R52C63A.FCI to    R52C63A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R52C63B.FCI to     R52C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635
ROUTE         1     0.000     R52C63B.F0 to    R52C63B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.383   (47.5% logic, 52.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.827ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[7]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.383ns  (47.5% logic, 52.5% route), 8 logic levels.

 Constraint Details:

      3.383ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.827ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R52C62A.A1 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOF0_DE  ---     0.328    R52C63A.FCI to     R52C63A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000     R52C63A.F0 to    R52C63A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[7] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.383   (47.5% logic, 52.5% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.833ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[0]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.377ns  (49.2% logic, 50.8% route), 9 logic levels.

 Constraint Details:

      3.377ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.833ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C58B.CLK to     R51C58B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         2     0.796     R51C58B.Q0 to     R52C61B.B1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[0]
CTOF_DEL    ---     0.180     R52C61B.B1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R52C62A.A0 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R52C63A.FCI to    R52C63A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R52C63B.FCI to     R52C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635
ROUTE         1     0.000     R52C63B.F0 to    R52C63B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.377   (49.2% logic, 50.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C58B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.833ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[0]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.377ns  (49.2% logic, 50.8% route), 9 logic levels.

 Constraint Details:

      3.377ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.833ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C58B.CLK to     R51C58B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         2     0.796     R51C58B.Q0 to     R52C61B.B1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[0]
CTOF_DEL    ---     0.180     R52C61B.B1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R52C62A.A1 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R52C63A.FCI to    R52C63A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R52C63B.FCI to     R52C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635
ROUTE         1     0.000     R52C63B.F0 to    R52C63B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.377   (49.2% logic, 50.8% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C58B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.860ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/core_rstn_2  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.350ns  (49.6% logic, 50.4% route), 9 logic levels.

 Constraint Details:

      3.350ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_3411 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.860ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_3411 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C60B.CLK to     R51C60B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_3411 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         2     0.771     R51C60B.Q1 to     R52C61B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/core_rstn_2
CTOF_DEL    ---     0.180     R52C61B.A1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R52C62A.A0 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R52C63A.FCI to    R52C63A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R52C63B.FCI to     R52C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635
ROUTE         1     0.000     R52C63B.F0 to    R52C63B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.350   (49.6% logic, 50.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_3411:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C60B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.860ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/core_rstn_2  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.350ns  (49.6% logic, 50.4% route), 9 logic levels.

 Constraint Details:

      3.350ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_3411 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.860ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_3411 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R51C60B.CLK to     R51C60B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_3411 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         2     0.771     R51C60B.Q1 to     R52C61B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/core_rstn_2
CTOF_DEL    ---     0.180     R52C61B.A1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R52C62A.A1 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R52C63A.FCI to    R52C63A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R52C63B.FCI to     R52C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635
ROUTE         1     0.000     R52C63B.F0 to    R52C63B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.350   (49.6% logic, 50.4% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_3411:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C60B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.862ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[6]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.348ns  (46.9% logic, 53.1% route), 7 logic levels.

 Constraint Details:

      3.348ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.862ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R52C62A.A0 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOF1_DE  ---     0.349    R52C62D.FCI to     R52C62D.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000     R52C62D.F1 to    R52C62D.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[6] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.348   (46.9% logic, 53.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C62D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.862ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.348ns  (46.9% logic, 53.1% route), 7 logic levels.

 Constraint Details:

      3.348ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.862ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62B.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R52C62B.A0 to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R52C63A.FCI to     R52C63A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000     R52C63A.F1 to    R52C63A.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.348   (46.9% logic, 53.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.862ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.348ns  (46.9% logic, 53.1% route), 7 logic levels.

 Constraint Details:

      3.348ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.862ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R52C62B.A1 to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R52C63A.FCI to     R52C63A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000     R52C63A.F1 to    R52C63A.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.348   (46.9% logic, 53.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.862ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[6]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.348ns  (46.9% logic, 53.1% route), 7 logic levels.

 Constraint Details:

      3.348ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.862ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R52C62A.A1 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOF1_DE  ---     0.349    R52C62D.FCI to     R52C62D.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000     R52C62D.F1 to    R52C62D.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[6] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.348   (46.9% logic, 53.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C62D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.868ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[0]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.342ns  (48.7% logic, 51.3% route), 8 logic levels.

 Constraint Details:

      3.342ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.868ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C58B.CLK to     R51C58B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         2     0.796     R51C58B.Q0 to     R52C61B.B1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[0]
CTOF_DEL    ---     0.180     R52C61B.B1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R52C62A.A0 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R52C63A.FCI to     R52C63A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000     R52C63A.F1 to    R52C63A.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.342   (48.7% logic, 51.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C58B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.868ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[0]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[8]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.342ns  (48.7% logic, 51.3% route), 8 logic levels.

 Constraint Details:

      3.342ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.868ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C58B.CLK to     R51C58B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         2     0.796     R51C58B.Q0 to     R52C61B.B1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[0]
CTOF_DEL    ---     0.180     R52C61B.B1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R52C62A.A1 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOF1_DE  ---     0.349    R52C63A.FCI to     R52C63A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000     R52C63A.F1 to    R52C63A.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[8] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.342   (48.7% logic, 51.3% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C58B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.871ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.339ns  (46.4% logic, 53.6% route), 7 logic levels.

 Constraint Details:

      3.339ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.871ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.658     R52C61B.F0 to     R52C62C.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R52C62C.B0 to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R52C63A.FCI to    R52C63A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R52C63B.FCI to     R52C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635
ROUTE         1     0.000     R52C63B.F0 to    R52C63B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.339   (46.4% logic, 53.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.871ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[9]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.339ns  (46.4% logic, 53.6% route), 7 logic levels.

 Constraint Details:

      3.339ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.871ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.658     R52C61B.F0 to     R52C62C.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R52C62C.B1 to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOFCO_D  ---     0.056    R52C63A.FCI to    R52C63A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000    R52C63A.FCO to    R52C63B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[8]
FCITOF0_DE  ---     0.328    R52C63B.FCI to     R52C63B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635
ROUTE         1     0.000     R52C63B.F0 to    R52C63B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[9] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.339   (46.4% logic, 53.6% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.883ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[5]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.327ns  (46.6% logic, 53.4% route), 7 logic levels.

 Constraint Details:

      3.327ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.883ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R52C62A.A0 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOF0_DE  ---     0.328    R52C62D.FCI to     R52C62D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000     R52C62D.F0 to    R52C62D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[5] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.327   (46.6% logic, 53.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C62D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.883ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[7]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.327ns  (46.6% logic, 53.4% route), 7 logic levels.

 Constraint Details:

      3.327ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.883ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62B.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C0TOFCO_DE  ---     0.355     R52C62B.A0 to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOF0_DE  ---     0.328    R52C63A.FCI to     R52C63A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000     R52C63A.F0 to    R52C63A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[7] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.327   (46.6% logic, 53.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.883ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[7]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.327ns  (46.6% logic, 53.4% route), 7 logic levels.

 Constraint Details:

      3.327ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.883ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R52C62B.A1 to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOF0_DE  ---     0.328    R52C63A.FCI to     R52C63A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000     R52C63A.F0 to    R52C63A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[7] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.327   (46.6% logic, 53.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.883ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[5]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.327ns  (46.6% logic, 53.4% route), 7 logic levels.

 Constraint Details:

      3.327ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.883ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C53A.CLK to     R51C53A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         3     0.858     R51C53A.Q0 to     R52C61B.C1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[2]
CTOF_DEL    ---     0.180     R52C61B.C1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R52C62A.A1 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOF0_DE  ---     0.328    R52C62D.FCI to     R52C62D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000     R52C62D.F0 to    R52C62D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[5] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.327   (46.6% logic, 53.4% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5719:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C53A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C62D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.889ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx[0]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt[7]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               3.321ns  (48.4% logic, 51.6% route), 8 logic levels.

 Constraint Details:

      3.321ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.889ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R51C58B.CLK to     R51C58B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         2     0.796     R51C58B.Q0 to     R52C61B.B1 U1_CORE/U1_PCIE.U1_E5/s_u2_rxp_status[0]
CTOF_DEL    ---     0.180     R52C61B.B1 to     R52C61B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE         1     0.273     R52C61B.F1 to     R52C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt11_N_2L1
CTOF_DEL    ---     0.180     R52C61B.D0 to     R52C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_10015
ROUTE        11     0.646     R52C61B.F0 to     R52C62A.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt
C1TOFCO_DE  ---     0.355     R52C62A.A1 to    R52C62A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_630
ROUTE         1     0.000    R52C62A.FCO to    R52C62B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[0]
FCITOFCO_D  ---     0.056    R52C62B.FCI to    R52C62B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_631
ROUTE         1     0.000    R52C62B.FCO to    R52C62C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[2]
FCITOFCO_D  ---     0.056    R52C62C.FCI to    R52C62C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_632
ROUTE         1     0.000    R52C62C.FCO to    R52C62D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[4]
FCITOFCO_D  ---     0.056    R52C62D.FCI to    R52C62D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_633
ROUTE         1     0.000    R52C62D.FCO to    R52C63A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_cry[6]
FCITOF0_DE  ---     0.328    R52C63A.FCI to     R52C63A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634
ROUTE         1     0.000     R52C63A.F0 to    R52C63A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/rsl_rdy_cnt_s[7] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    3.321   (48.4% logic, 51.6% route), 8 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_5718:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R51C58B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/SLICE_634:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     1.647 PCSCLKDIV0.CDIV1 to    R52C63A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

Report:  309.693MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0" 250.000000 MHz PAR_ADJ 25.000000 ;
            304 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.091ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               3.119ns  (43.9% logic, 56.1% route), 6 logic levels.

 Constraint Details:

      3.119ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.091ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C51C.CLK to     R48C51C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         5     0.933     R48C51C.Q0 to     R49C50C.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w23
CTOF_DEL    ---     0.180     R49C50C.A0 to     R49C50C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_10692
ROUTE         2     0.816     R49C50C.F0 to     R47C50B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_g2b_xor_cluster_0
C1TOFCO_DE  ---     0.355     R47C50B.B1 to    R47C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_618
ROUTE         1     0.000    R47C50B.FCO to    R47C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R47C50C.FCI to    R47C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_619
ROUTE         1     0.000    R47C50C.FCO to    R47C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R47C50D.FCI to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    3.119   (43.9% logic, 56.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.246ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.964ns  (50.5% logic, 49.5% route), 6 logic levels.

 Constraint Details:

      2.964ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.246ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R49C52B.CLK to     R49C52B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         3     0.744     R49C52B.Q0 to     R49C50B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w21
CTOOFX_DEL  ---     0.306     R49C50B.A1 to   R49C50B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_8618
ROUTE         2     0.724   R49C50B.OFX0 to     R47C50B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R47C50B.B0 to    R47C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_618
ROUTE         1     0.000    R47C50B.FCO to    R47C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R47C50C.FCI to    R47C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_619
ROUTE         1     0.000    R47C50C.FCO to    R47C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R47C50D.FCI to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.964   (50.5% logic, 49.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R49C52B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.246ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.964ns  (50.5% logic, 49.5% route), 6 logic levels.

 Constraint Details:

      2.964ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.246ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R49C52B.CLK to     R49C52B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         3     0.744     R49C52B.Q0 to     R49C50B.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w21
CTOOFX_DEL  ---     0.306     R49C50B.A0 to   R49C50B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_8618
ROUTE         2     0.724   R49C50B.OFX0 to     R47C50B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R47C50B.B0 to    R47C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_618
ROUTE         1     0.000    R47C50B.FCO to    R47C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R47C50C.FCI to    R47C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_619
ROUTE         1     0.000    R47C50C.FCO to    R47C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R47C50D.FCI to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.964   (50.5% logic, 49.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R49C52B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.300ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.910ns  (47.1% logic, 52.9% route), 6 logic levels.

 Constraint Details:

      2.910ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.300ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C51C.CLK to     R48C51C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         5     0.933     R48C51C.Q0 to     R49C50C.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w23
CTOF_DEL    ---     0.180     R49C50C.A0 to     R49C50C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_10692
ROUTE         2     0.607     R49C50C.F0 to     R48C50B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_g2b_xor_cluster_0
C1TOFCO_DE  ---     0.355     R48C50B.A1 to    R48C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_600
ROUTE         1     0.000    R48C50B.FCO to    R48C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R48C50C.FCI to    R48C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_601
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R48C50D.FCI to    R48C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_602
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R48C51A.FCI to     R48C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603
ROUTE         1     0.000     R48C51A.F0 to    R48C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.910   (47.1% logic, 52.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.317ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.893ns  (51.7% logic, 48.3% route), 6 logic levels.

 Constraint Details:

      2.893ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.317ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C51C.CLK to     R48C51C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         5     0.673     R48C51C.Q0 to     R49C50B.C1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w23
CTOOFX_DEL  ---     0.306     R49C50B.C1 to   R49C50B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_8618
ROUTE         2     0.724   R49C50B.OFX0 to     R47C50B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R47C50B.B0 to    R47C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_618
ROUTE         1     0.000    R47C50B.FCO to    R47C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R47C50C.FCI to    R47C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_619
ROUTE         1     0.000    R47C50C.FCO to    R47C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R47C50D.FCI to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.893   (51.7% logic, 48.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.317ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.893ns  (51.7% logic, 48.3% route), 6 logic levels.

 Constraint Details:

      2.893ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.317ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C51C.CLK to     R48C51C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         5     0.673     R48C51C.Q0 to     R49C50B.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w23
CTOOFX_DEL  ---     0.306     R49C50B.C0 to   R49C50B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_8618
ROUTE         2     0.724   R49C50B.OFX0 to     R47C50B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R47C50B.B0 to    R47C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_618
ROUTE         1     0.000    R47C50B.FCO to    R47C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R47C50C.FCI to    R47C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_619
ROUTE         1     0.000    R47C50C.FCO to    R47C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R47C50D.FCI to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.893   (51.7% logic, 48.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.321ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_14  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.889ns  (47.4% logic, 52.6% route), 6 logic levels.

 Constraint Details:

      2.889ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.321ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R48C51C.CLK to     R48C51C.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         9     0.705     R48C51C.Q1 to     R49C50C.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w24
CTOF_DEL    ---     0.180     R49C50C.C0 to     R49C50C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_10692
ROUTE         2     0.816     R49C50C.F0 to     R47C50B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_g2b_xor_cluster_0
C1TOFCO_DE  ---     0.355     R47C50B.B1 to    R47C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_618
ROUTE         1     0.000    R47C50B.FCO to    R47C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R47C50C.FCI to    R47C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_619
ROUTE         1     0.000    R47C50C.FCO to    R47C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R47C50D.FCI to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.889   (47.4% logic, 52.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.371ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.839ns  (52.7% logic, 47.3% route), 6 logic levels.

 Constraint Details:

      2.839ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.371ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R49C52B.CLK to     R49C52B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         3     0.744     R49C52B.Q0 to     R49C50B.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w21
CTOOFX_DEL  ---     0.306     R49C50B.A1 to   R49C50B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_8618
ROUTE         2     0.599   R49C50B.OFX0 to     R48C50B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R48C50B.B0 to    R48C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_600
ROUTE         1     0.000    R48C50B.FCO to    R48C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R48C50C.FCI to    R48C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_601
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R48C50D.FCI to    R48C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_602
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R48C51A.FCI to     R48C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603
ROUTE         1     0.000     R48C51A.F0 to    R48C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.839   (52.7% logic, 47.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R49C52B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.371ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.839ns  (52.7% logic, 47.3% route), 6 logic levels.

 Constraint Details:

      2.839ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.371ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R49C52B.CLK to     R49C52B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         3     0.744     R49C52B.Q0 to     R49C50B.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w21
CTOOFX_DEL  ---     0.306     R49C50B.A0 to   R49C50B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_8618
ROUTE         2     0.599   R49C50B.OFX0 to     R48C50B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R48C50B.B0 to    R48C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_600
ROUTE         1     0.000    R48C50B.FCO to    R48C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R48C50C.FCI to    R48C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_601
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R48C50D.FCI to    R48C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_602
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R48C51A.FCI to     R48C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603
ROUTE         1     0.000     R48C51A.F0 to    R48C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.839   (52.7% logic, 47.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R49C52B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.829ns  (52.8% logic, 47.2% route), 6 logic levels.

 Constraint Details:

      2.829ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.381ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R49C52B.CLK to     R49C52B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         4     0.611     R49C52B.Q1 to     R49C50B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w22
CTOOFX_DEL  ---     0.306     R49C50B.B0 to   R49C50B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_8618
ROUTE         2     0.724   R49C50B.OFX0 to     R47C50B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R47C50B.B0 to    R47C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_618
ROUTE         1     0.000    R47C50B.FCO to    R47C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R47C50C.FCI to    R47C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_619
ROUTE         1     0.000    R47C50C.FCO to    R47C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R47C50D.FCI to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.829   (52.8% logic, 47.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R49C52B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.381ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.829ns  (52.8% logic, 47.2% route), 6 logic levels.

 Constraint Details:

      2.829ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.381ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R49C52B.CLK to     R49C52B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         4     0.611     R49C52B.Q1 to     R49C50B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w22
CTOOFX_DEL  ---     0.306     R49C50B.B1 to   R49C50B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_8618
ROUTE         2     0.724   R49C50B.OFX0 to     R47C50B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R47C50B.B0 to    R47C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_618
ROUTE         1     0.000    R47C50B.FCO to    R47C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R47C50C.FCI to    R47C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_619
ROUTE         1     0.000    R47C50C.FCO to    R47C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R47C50D.FCI to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.829   (52.8% logic, 47.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R49C52B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.415ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.795ns  (48.9% logic, 51.1% route), 6 logic levels.

 Constraint Details:

      2.795ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.415ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R49C52B.CLK to     R49C52B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         4     0.611     R49C52B.Q1 to     R49C50C.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w22
CTOF_DEL    ---     0.180     R49C50C.B0 to     R49C50C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_10692
ROUTE         2     0.816     R49C50C.F0 to     R47C50B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_g2b_xor_cluster_0
C1TOFCO_DE  ---     0.355     R47C50B.B1 to    R47C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_618
ROUTE         1     0.000    R47C50B.FCO to    R47C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R47C50C.FCI to    R47C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_619
ROUTE         1     0.000    R47C50C.FCO to    R47C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R47C50D.FCI to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.795   (48.9% logic, 51.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3599:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R49C52B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.437ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_14  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.773ns  (53.9% logic, 46.1% route), 6 logic levels.

 Constraint Details:

      2.773ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.437ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R48C51C.CLK to     R48C51C.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         9     0.555     R48C51C.Q1 to     R49C50B.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w24
CTOOFX_DEL  ---     0.306     R49C50B.D1 to   R49C50B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_8618
ROUTE         2     0.724   R49C50B.OFX0 to     R47C50B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R47C50B.B0 to    R47C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_618
ROUTE         1     0.000    R47C50B.FCO to    R47C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R47C50C.FCI to    R47C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_619
ROUTE         1     0.000    R47C50C.FCO to    R47C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R47C50D.FCI to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.773   (53.9% logic, 46.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.437ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_14  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.773ns  (53.9% logic, 46.1% route), 6 logic levels.

 Constraint Details:

      2.773ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.437ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R48C51C.CLK to     R48C51C.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         9     0.555     R48C51C.Q1 to     R49C50B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w24
CTOOFX_DEL  ---     0.306     R49C50B.D0 to   R49C50B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_8618
ROUTE         2     0.724   R49C50B.OFX0 to     R47C50B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R47C50B.B0 to    R47C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_618
ROUTE         1     0.000    R47C50B.FCO to    R47C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R47C50C.FCI to    R47C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_619
ROUTE         1     0.000    R47C50C.FCO to    R47C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R47C50D.FCI to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.773   (53.9% logic, 46.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.442ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.768ns  (54.0% logic, 46.0% route), 6 logic levels.

 Constraint Details:

      2.768ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.442ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C51C.CLK to     R48C51C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         5     0.673     R48C51C.Q0 to     R49C50B.C1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w23
CTOOFX_DEL  ---     0.306     R49C50B.C1 to   R49C50B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_8618
ROUTE         2     0.599   R49C50B.OFX0 to     R48C50B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R48C50B.B0 to    R48C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_600
ROUTE         1     0.000    R48C50B.FCO to    R48C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R48C50C.FCI to    R48C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_601
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R48C50D.FCI to    R48C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_602
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R48C51A.FCI to     R48C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603
ROUTE         1     0.000     R48C51A.F0 to    R48C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.768   (54.0% logic, 46.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.442ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.768ns  (54.0% logic, 46.0% route), 6 logic levels.

 Constraint Details:

      2.768ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.442ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C51C.CLK to     R48C51C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         5     0.673     R48C51C.Q0 to     R49C50B.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w23
CTOOFX_DEL  ---     0.306     R49C50B.C0 to   R49C50B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_8618
ROUTE         2     0.599   R49C50B.OFX0 to     R48C50B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R48C50B.B0 to    R48C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_600
ROUTE         1     0.000    R48C50B.FCO to    R48C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_3
FCITOFCO_D  ---     0.056    R48C50C.FCI to    R48C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_601
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R48C50D.FCI to    R48C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_602
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R48C51A.FCI to     R48C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603
ROUTE         1     0.000     R48C51A.F0 to    R48C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.768   (54.0% logic, 46.0% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.457ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_89  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.753ns  (45.7% logic, 54.3% route), 4 logic levels.

 Constraint Details:

      2.753ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_589 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.457ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_589 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C50D.CLK to     R50C50D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_589 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         8     0.704     R50C50D.Q0 to     R48C49D.C1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/wcount_4
CTOF_DEL    ---     0.180     R48C49D.C1 to     R48C49D.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_10564
ROUTE         1     0.791     R48C49D.F1 to     R47C50D.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_cmp_set
C0TOFCO_DE  ---     0.355     R47C50D.B0 to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.753   (45.7% logic, 54.3% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R50C50D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.482ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_18  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.728ns  (50.6% logic, 49.4% route), 6 logic levels.

 Constraint Details:

      2.728ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3598 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.482ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3598 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R48C51D.CLK to     R48C51D.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3598 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.623     R48C51D.Q1 to     R49C50B.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w20
MTOF_DEL    ---     0.193     R49C50B.M0 to   R49C50B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_8618
ROUTE         2     0.724   R49C50B.OFX0 to     R47C50B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w0
C0TOFCO_DE  ---     0.355     R47C50B.B0 to    R47C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_618
ROUTE         1     0.000    R47C50B.FCO to    R47C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R47C50C.FCI to    R47C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_619
ROUTE         1     0.000    R47C50C.FCO to    R47C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R47C50D.FCI to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.728   (50.6% logic, 49.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3598:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.484ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_89  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.726ns  (46.1% logic, 53.9% route), 4 logic levels.

 Constraint Details:

      2.726ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_589 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.484ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_589 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C50D.CLK to     R50C50D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_589 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         8     0.704     R50C50D.Q0 to     R48C49D.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/wcount_4
CTOF_DEL    ---     0.180     R48C49D.C0 to     R48C49D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_10564
ROUTE         1     0.764     R48C49D.F0 to     R47C50D.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_cmp_clr
C0TOFCO_DE  ---     0.355     R47C50D.A0 to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.726   (46.1% logic, 53.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R50C50D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.484ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_89  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.726ns  (46.1% logic, 53.9% route), 4 logic levels.

 Constraint Details:

      2.726ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_589 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.484ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_589 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C50D.CLK to     R50C50D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_589 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         8     0.704     R50C50D.Q0 to     R48C49A.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/wcount_4
CTOF_DEL    ---     0.180     R48C49A.C0 to     R48C49A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_10694
ROUTE         1     0.764     R48C49A.F0 to     R48C50D.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/full_cmp_set
C0TOFCO_DE  ---     0.355     R48C50D.A0 to    R48C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_602
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R48C51A.FCI to     R48C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603
ROUTE         1     0.000     R48C51A.F0 to    R48C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.726   (46.1% logic, 53.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_589:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R50C50D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.493ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.717ns  (48.4% logic, 51.6% route), 5 logic levels.

 Constraint Details:

      2.717ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.493ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C51C.CLK to     R48C51C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         5     0.673     R48C51C.Q0 to     R49C50A.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w23
CTOF_DEL    ---     0.180     R49C50A.C0 to     R49C50A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_11511
ROUTE         2     0.730     R49C50A.F0 to     R47C50C.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w3
C1TOFCO_DE  ---     0.355     R47C50C.A1 to    R47C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_619
ROUTE         1     0.000    R47C50C.FCO to    R47C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R47C50D.FCI to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.717   (48.4% logic, 51.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.493ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.717ns  (48.4% logic, 51.6% route), 5 logic levels.

 Constraint Details:

      2.717ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.493ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C51C.CLK to     R48C51C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         5     0.673     R48C51C.Q0 to     R49C50A.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/r_gcount_w23
CTOF_DEL    ---     0.180     R49C50A.C0 to     R49C50A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_11511
ROUTE         2     0.730     R49C50A.F0 to     R48C50C.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/rcount_w3
C1TOFCO_DE  ---     0.355     R48C50C.A1 to    R48C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_601
ROUTE         1     0.000    R48C50C.FCO to    R48C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_3
FCITOFCO_D  ---     0.056    R48C50D.FCI to    R48C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_602
ROUTE         1     0.000    R48C50D.FCO to    R48C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/full_d_c
FCITOF0_DE  ---     0.328    R48C51A.FCI to     R48C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603
ROUTE         1     0.000     R48C51A.F0 to    R48C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/full_d (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.717   (48.4% logic, 51.6% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3600:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.502ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DCUA       Port           U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst(ASIC)  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxStatus_chx_reg[1]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.568ns  (31.3% logic, 68.7% route), 1 logic levels.

 Constraint Details:

      2.568ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3559 meets
      4.000ns delay constraint less
      0.080ns skew and
     -0.150ns M_SET requirement (totaling 4.070ns) by 1.502ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3559:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.805 DCU0.CH0_FF_RXI_CLK to DCU0.CH0_FF_RX_D_10 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     1.763 DCU0.CH0_FF_RX_D_10 to     R53C42A.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/RxStatus_0_in[1] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.568   (31.3% logic, 68.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.857 DCU0.CH0_FF_RX_PCLK to DCU0.CH0_FF_RXI_CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.857   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3559:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R53C42A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.505ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.705ns  (52.7% logic, 47.3% route), 7 logic levels.

 Constraint Details:

      2.705ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 1.505ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C51A.CLK to     R48C51A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.423     R48C51A.Q0 to     R48C51B.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/full
CTOF_DEL    ---     0.180     R48C51B.C0 to     R48C51B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_11513
ROUTE        24     0.856     R48C51B.F0 to     R47C50A.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/wren_i
C1TOFCO_DE  ---     0.355     R47C50A.A1 to    R47C50A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_617
ROUTE         1     0.000    R47C50A.FCO to    R47C50B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/cmp_ci_3
FCITOFCO_D  ---     0.056    R47C50B.FCI to    R47C50B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_618
ROUTE         1     0.000    R47C50B.FCO to    R47C50C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co0_7
FCITOFCO_D  ---     0.056    R47C50C.FCI to    R47C50C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_619
ROUTE         1     0.000    R47C50C.FCO to    R47C50D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/co1_7
FCITOFCO_D  ---     0.056    R47C50D.FCI to    R47C50D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_620
ROUTE         1     0.000    R47C50D.FCO to    R47C51A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set_c
FCITOF0_DE  ---     0.328    R47C51A.FCI to     R47C51A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585
ROUTE         1     0.000     R47C51A.F0 to    R47C51A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/af_set (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.705   (52.7% logic, 47.3% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_603:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R48C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R47C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.506ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         DCUA       Port           U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst(ASIC)  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[0]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.624ns  (37.5% logic, 62.5% route), 2 logic levels.

 Constraint Details:

      2.624ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3579 meets
      4.000ns delay constraint less
      0.080ns skew and
     -0.210ns DIN_SET requirement (totaling 4.130ns) by 1.506ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3579:

   Name    Fanout   Delay (ns)          Site               Resource
C2OUT_DEL   ---     0.805 DCU0.CH0_FF_RXI_CLK to DCU0.CH0_FFS_LS_SYNC_STATUS U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         2     1.639 DCU0.CH0_FFS_LS_SYNC_STATUS to     R50C54C.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/RxValid_0_in
CTOF_DEL    ---     0.180     R50C54C.D0 to     R50C54C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3579
ROUTE         1     0.000     R50C54C.F0 to    R50C54C.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx_2[0] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.624   (37.5% logic, 62.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.857 DCU0.CH0_FF_RX_PCLK to DCU0.CH0_FF_RXI_CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.857   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3579:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     1.777 DCU0.CH0_FF_RX_PCLK to    R50C54C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

Report:  343.761MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk" 250.000000 MHz PAR_ADJ 25.000000 ;
            1385 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.794ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.416ns  (53.2% logic, 46.8% route), 14 logic levels.

 Constraint Details:

      3.416ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.794ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.782     R51C37A.F0 to     R53C37A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R53C37A.B1 to    R53C37A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518
ROUTE         1     0.000    R53C37A.FCO to    R53C37B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R53C37B.FCI to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R53C39C.FCI to    R53C39C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000    R53C39C.FCO to    R53C39D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R53C39D.FCI to     R53C39D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529
ROUTE         1     0.000     R53C39D.F0 to    R53C39D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.416   (53.2% logic, 46.8% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.794ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.416ns  (53.2% logic, 46.8% route), 14 logic levels.

 Constraint Details:

      3.416ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.794ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.782     R51C37A.F0 to     R53C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R53C37A.B0 to    R53C37A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518
ROUTE         1     0.000    R53C37A.FCO to    R53C37B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R53C37B.FCI to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R53C39C.FCI to    R53C39C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000    R53C39C.FCO to    R53C39D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R53C39D.FCI to     R53C39D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529
ROUTE         1     0.000     R53C39D.F0 to    R53C39D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.416   (53.2% logic, 46.8% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.829ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.381ns  (52.7% logic, 47.3% route), 13 logic levels.

 Constraint Details:

      3.381ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.829ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.782     R51C37A.F0 to     R53C37A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R53C37A.B1 to    R53C37A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518
ROUTE         1     0.000    R53C37A.FCO to    R53C37B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R53C37B.FCI to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R53C39C.FCI to     R53C39C.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000     R53C39C.F1 to    R53C39C.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.381   (52.7% logic, 47.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.829ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.381ns  (52.7% logic, 47.3% route), 13 logic levels.

 Constraint Details:

      3.381ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.829ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.782     R51C37A.F0 to     R53C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R53C37A.B0 to    R53C37A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518
ROUTE         1     0.000    R53C37A.FCO to    R53C37B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R53C37B.FCI to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R53C39C.FCI to     R53C39C.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000     R53C39C.F1 to    R53C39C.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.381   (52.7% logic, 47.3% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.850ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[19]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.360ns  (52.4% logic, 47.6% route), 13 logic levels.

 Constraint Details:

      3.360ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.850ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.782     R51C37A.F0 to     R53C37A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R53C37A.B1 to    R53C37A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518
ROUTE         1     0.000    R53C37A.FCO to    R53C37B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R53C37B.FCI to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF0_DE  ---     0.328    R53C39C.FCI to     R53C39C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000     R53C39C.F0 to    R53C39C.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[19] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.360   (52.4% logic, 47.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.850ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[19]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.360ns  (52.4% logic, 47.6% route), 13 logic levels.

 Constraint Details:

      3.360ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.850ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.782     R51C37A.F0 to     R53C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R53C37A.B0 to    R53C37A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518
ROUTE         1     0.000    R53C37A.FCO to    R53C37B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R53C37B.FCI to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF0_DE  ---     0.328    R53C39C.FCI to     R53C39C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000     R53C39C.F0 to    R53C39C.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[19] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.360   (52.4% logic, 47.6% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.862ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.348ns  (52.6% logic, 47.4% route), 13 logic levels.

 Constraint Details:

      3.348ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.862ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.770     R51C37A.F0 to     R53C37B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R53C37B.B0 to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R53C39C.FCI to    R53C39C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000    R53C39C.FCO to    R53C39D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R53C39D.FCI to     R53C39D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529
ROUTE         1     0.000     R53C39D.F0 to    R53C39D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.348   (52.6% logic, 47.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.862ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.348ns  (52.6% logic, 47.4% route), 13 logic levels.

 Constraint Details:

      3.348ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.862ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.770     R51C37A.F0 to     R53C37B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R53C37B.B1 to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R53C39C.FCI to    R53C39C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000    R53C39C.FCO to    R53C39D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R53C39D.FCI to     R53C39D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529
ROUTE         1     0.000     R53C39D.F0 to    R53C39D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.348   (52.6% logic, 47.4% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.885ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[18]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.325ns  (51.9% logic, 48.1% route), 12 logic levels.

 Constraint Details:

      3.325ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.885ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.782     R51C37A.F0 to     R53C37A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R53C37A.B1 to    R53C37A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518
ROUTE         1     0.000    R53C37A.FCO to    R53C37B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R53C37B.FCI to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOF1_DE  ---     0.349    R53C39B.FCI to     R53C39B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000     R53C39B.F1 to    R53C39B.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[18] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.325   (51.9% logic, 48.1% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.885ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[18]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.325ns  (51.9% logic, 48.1% route), 12 logic levels.

 Constraint Details:

      3.325ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.885ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.782     R51C37A.F0 to     R53C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R53C37A.B0 to    R53C37A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518
ROUTE         1     0.000    R53C37A.FCO to    R53C37B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R53C37B.FCI to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOF1_DE  ---     0.349    R53C39B.FCI to     R53C39B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000     R53C39B.F1 to    R53C39B.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[18] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.325   (51.9% logic, 48.1% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.897ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.313ns  (52.1% logic, 47.9% route), 12 logic levels.

 Constraint Details:

      3.313ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.897ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.770     R51C37A.F0 to     R53C37B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R53C37B.B0 to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R53C39C.FCI to     R53C39C.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000     R53C39C.F1 to    R53C39C.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.313   (52.1% logic, 47.9% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.897ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.313ns  (52.1% logic, 47.9% route), 12 logic levels.

 Constraint Details:

      3.313ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.897ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.770     R51C37A.F0 to     R53C37B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R53C37B.B1 to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R53C39C.FCI to     R53C39C.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000     R53C39C.F1 to    R53C39C.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.313   (52.1% logic, 47.9% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.906ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[17]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.304ns  (51.6% logic, 48.4% route), 12 logic levels.

 Constraint Details:

      3.304ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.906ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.782     R51C37A.F0 to     R53C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R53C37A.B0 to    R53C37A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518
ROUTE         1     0.000    R53C37A.FCO to    R53C37B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R53C37B.FCI to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOF0_DE  ---     0.328    R53C39B.FCI to     R53C39B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000     R53C39B.F0 to    R53C39B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[17] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.304   (51.6% logic, 48.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.906ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[17]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.304ns  (51.6% logic, 48.4% route), 12 logic levels.

 Constraint Details:

      3.304ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.906ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.782     R51C37A.F0 to     R53C37A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R53C37A.B1 to    R53C37A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518
ROUTE         1     0.000    R53C37A.FCO to    R53C37B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R53C37B.FCI to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOF0_DE  ---     0.328    R53C39B.FCI to     R53C39B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000     R53C39B.F0 to    R53C39B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[17] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.304   (51.6% logic, 48.4% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.918ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[19]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.292ns  (51.8% logic, 48.2% route), 12 logic levels.

 Constraint Details:

      3.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.918ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.770     R51C37A.F0 to     R53C37B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R53C37B.B0 to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF0_DE  ---     0.328    R53C39C.FCI to     R53C39C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000     R53C39C.F0 to    R53C39C.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[19] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.292   (51.8% logic, 48.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.918ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[19]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.292ns  (51.8% logic, 48.2% route), 12 logic levels.

 Constraint Details:

      3.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.918ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.770     R51C37A.F0 to     R53C37B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R53C37B.B1 to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF0_DE  ---     0.328    R53C39C.FCI to     R53C39C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000     R53C39C.F0 to    R53C39C.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[19] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.292   (51.8% logic, 48.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.918ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.292ns  (51.8% logic, 48.2% route), 12 logic levels.

 Constraint Details:

      3.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.918ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.770     R51C37A.F0 to     R53C37C.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R53C37C.B1 to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R53C39C.FCI to    R53C39C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000    R53C39C.FCO to    R53C39D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R53C39D.FCI to     R53C39D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529
ROUTE         1     0.000     R53C39D.F0 to    R53C39D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.292   (51.8% logic, 48.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.918ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.292ns  (51.8% logic, 48.2% route), 12 logic levels.

 Constraint Details:

      3.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.918ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.770     R51C37A.F0 to     R53C37C.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R53C37C.B0 to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R53C39C.FCI to    R53C39C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000    R53C39C.FCO to    R53C39D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R53C39D.FCI to     R53C39D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529
ROUTE         1     0.000     R53C39D.F0 to    R53C39D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.292   (51.8% logic, 48.2% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.941ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[16]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.269ns  (51.1% logic, 48.9% route), 11 logic levels.

 Constraint Details:

      3.269ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.941ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.782     R51C37A.F0 to     R53C37A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R53C37A.B1 to    R53C37A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518
ROUTE         1     0.000    R53C37A.FCO to    R53C37B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R53C37B.FCI to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOF1_DE  ---     0.349    R53C39A.FCI to     R53C39A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000     R53C39A.F1 to    R53C39A.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[16] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.269   (51.1% logic, 48.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.941ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[16]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.269ns  (51.1% logic, 48.9% route), 11 logic levels.

 Constraint Details:

      3.269ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.941ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.782     R51C37A.F0 to     R53C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R53C37A.B0 to    R53C37A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518
ROUTE         1     0.000    R53C37A.FCO to    R53C37B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[0]
FCITOFCO_D  ---     0.056    R53C37B.FCI to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOF1_DE  ---     0.349    R53C39A.FCI to     R53C39A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000     R53C39A.F1 to    R53C39A.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[16] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.269   (51.1% logic, 48.9% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[18]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.257ns  (51.3% logic, 48.7% route), 11 logic levels.

 Constraint Details:

      3.257ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.953ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.770     R51C37A.F0 to     R53C37B.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R53C37B.B0 to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOF1_DE  ---     0.349    R53C39B.FCI to     R53C39B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000     R53C39B.F1 to    R53C39B.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[18] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.257   (51.3% logic, 48.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[18]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.257ns  (51.3% logic, 48.7% route), 11 logic levels.

 Constraint Details:

      3.257ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.953ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.770     R51C37A.F0 to     R53C37B.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R53C37B.B1 to    R53C37B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000    R53C37B.FCO to    R53C37C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[2]
FCITOFCO_D  ---     0.056    R53C37C.FCI to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOF1_DE  ---     0.349    R53C39B.FCI to     R53C39B.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000     R53C39B.F1 to    R53C39B.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[18] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.257   (51.3% logic, 48.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.257ns  (51.3% logic, 48.7% route), 11 logic levels.

 Constraint Details:

      3.257ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.953ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.770     R51C37A.F0 to     R53C37C.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R53C37C.B1 to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R53C39C.FCI to     R53C39C.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000     R53C39C.F1 to    R53C39C.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.257   (51.3% logic, 48.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.953ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.257ns  (51.3% logic, 48.7% route), 11 logic levels.

 Constraint Details:

      3.257ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.953ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.770     R51C37A.F0 to     R53C37C.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C0TOFCO_DE  ---     0.355     R53C37C.B0 to    R53C37C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000    R53C37C.FCO to    R53C37D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[4]
FCITOFCO_D  ---     0.056    R53C37D.FCI to    R53C37D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000    R53C37D.FCO to    R53C38A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[6]
FCITOFCO_D  ---     0.056    R53C38A.FCI to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOF1_DE  ---     0.349    R53C39C.FCI to     R53C39C.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000     R53C39C.F1 to    R53C39C.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.257   (51.3% logic, 48.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.961ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               3.249ns  (49.1% logic, 50.9% route), 10 logic levels.

 Constraint Details:

      3.249ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529 meets
      4.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 4.210ns) by 0.961ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.816     R48C39B.Q0 to     R51C37A.B0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1
CTOF_DEL    ---     0.180     R51C37A.B0 to     R51C37A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_11500
ROUTE        23     0.839     R51C37A.F0 to     R53C38A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount
C1TOFCO_DE  ---     0.355     R53C38A.B1 to    R53C38A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000    R53C38A.FCO to    R53C38B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[8]
FCITOFCO_D  ---     0.056    R53C38B.FCI to    R53C38B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000    R53C38B.FCO to    R53C38C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[10]
FCITOFCO_D  ---     0.056    R53C38C.FCI to    R53C38C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000    R53C38C.FCO to    R53C38D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[12]
FCITOFCO_D  ---     0.056    R53C38D.FCI to    R53C38D.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000    R53C38D.FCO to    R53C39A.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[14]
FCITOFCO_D  ---     0.056    R53C39A.FCI to    R53C39A.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000    R53C39A.FCO to    R53C39B.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[16]
FCITOFCO_D  ---     0.056    R53C39B.FCI to    R53C39B.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_527
ROUTE         1     0.000    R53C39B.FCO to    R53C39C.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[18]
FCITOFCO_D  ---     0.056    R53C39C.FCI to    R53C39C.FCO U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000    R53C39C.FCO to    R53C39D.FCI U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_cry[20]
FCITOF0_DE  ---     0.328    R53C39D.FCI to     R53C39D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529
ROUTE         1     0.000     R53C39D.F0 to    R53C39D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    3.249   (49.1% logic, 50.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     1.777 DCU0.CH0_FF_TX_PCLK to    R53C39D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    1.777   (0.0% logic, 100.0% route), 0 logic levels.

Report:  311.915MHz is the maximum frequency for this preference.


================================================================================
Preference: FREQUENCY NET "s_u1_clk_sys" 125.000000 MHz PAR_ADJ 12.500000 ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 1.000ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/IC7779D4175ADF3F75C21392F9E824B6D[12]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4[7]  (to s_u1_clk_sys +)

   Delay:               7.109ns  (15.7% logic, 84.3% route), 5 logic levels.

 Constraint Details:

      7.109ns physical path delay U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_4412 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 1.000ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_4412:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R41C43B.CLK to     R41C43B.Q0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 (from s_u1_clk_sys)
ROUTE        14     1.950     R41C43B.Q0 to     R29C70B.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IE81C89DB2F6C737F2D82BE35AFC7DDA2[12]
CTOF_DEL    ---     0.180     R29C70B.C0 to     R29C70B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/SLICE_10086
ROUTE        14     1.508     R29C70B.F0 to     R32C48D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/N_1557
CTOF_DEL    ---     0.180     R32C48D.D1 to     R32C48D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_10134
ROUTE        69     1.207     R32C48D.F1 to     R44C52D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/N_1596
CTOF_DEL    ---     0.180     R44C52D.D1 to     R44C52D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_10147
ROUTE         4     0.469     R44C52D.F1 to     R44C51A.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A30
CTOF_DEL    ---     0.180     R44C51A.D0 to     R44C51A.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_11893
ROUTE         5     0.860     R44C51A.F0 to     R40C49C.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa (to s_u1_clk_sys)
                  --------
                    7.109   (15.7% logic, 84.3% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R41C43B.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_4412:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R40C49C.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.041ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U4_UART/U1_UART.2.U_16550/s_wb_ack_out  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/IE52F11681C095BD0BF82CB1F94B17953[7]  (to s_u1_clk_sys +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/IE52F11681C095BD0BF82CB1F94B17953[6]

   Delay:               7.068ns  (21.9% logic, 78.1% route), 6 logic levels.

 Constraint Details:

      7.068ns physical path delay U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_7913 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 1.041ns

 Physical Path Details:

      Data path U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_7913:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R21C39A.CLK to     R21C39A.Q0 U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 (from s_u1_clk_sys)
ROUTE        15     0.768     R21C39A.Q0 to     R21C35A.B0 U1_CORE/U4_UART/s_u1_wb_ack[2]
CTOF_DEL    ---     0.180     R21C35A.B0 to     R21C35A.F0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_11485
ROUTE         1     0.895     R21C35A.F0 to     R23C26C.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/s_rtl_ack_i_a2_0_a2_4
CTOOFX_DEL  ---     0.306     R23C26C.C0 to   R23C26C.OFX0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_8906
ROUTE        12     1.269   R23C26C.OFX0 to     R32C37C.D1 U1_CORE/N_913_i
CTOF_DEL    ---     0.180     R32C37C.D1 to     R32C37C.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_10037
ROUTE         8     0.338     R32C37C.F1 to     R32C37A.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/I611306DB4017E4CC74DC60EB7716CFC833_i_0
CTOF_DEL    ---     0.180     R32C37A.D1 to     R32C37A.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_10040
ROUTE        34     0.888     R32C37A.F1 to     R30C33D.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/N_3320
CTOOFX_DEL  ---     0.306     R30C33D.C0 to   R30C33D.OFX0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_8403
ROUTE        16     1.363   R30C33D.OFX0 to     R42C37D.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/un1_I36FECBB048E15937DC767259CBABEDCB_0_sqmuxa_1_0 (to s_u1_clk_sys)
                  --------
                    7.068   (21.9% logic, 78.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R21C39A.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_7913:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R42C37D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.060ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U4_UART/U1_UART.4.U_16550/s_wb_ack_out  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/IE52F11681C095BD0BF82CB1F94B17953[7]  (to s_u1_clk_sys +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/IE52F11681C095BD0BF82CB1F94B17953[6]

   Delay:               7.049ns  (21.9% logic, 78.1% route), 6 logic levels.

 Constraint Details:

      7.049ns physical path delay U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_7913 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 1.060ns

 Physical Path Details:

      Data path U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_7913:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R21C36B.CLK to     R21C36B.Q0 U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138 (from s_u1_clk_sys)
ROUTE        12     0.749     R21C36B.Q0 to     R21C35A.A0 U1_CORE/U4_UART/s_u1_wb_ack[4]
CTOF_DEL    ---     0.180     R21C35A.A0 to     R21C35A.F0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_11485
ROUTE         1     0.895     R21C35A.F0 to     R23C26C.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/s_rtl_ack_i_a2_0_a2_4
CTOOFX_DEL  ---     0.306     R23C26C.C0 to   R23C26C.OFX0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_8906
ROUTE        12     1.269   R23C26C.OFX0 to     R32C37C.D1 U1_CORE/N_913_i
CTOF_DEL    ---     0.180     R32C37C.D1 to     R32C37C.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_10037
ROUTE         8     0.338     R32C37C.F1 to     R32C37A.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/I611306DB4017E4CC74DC60EB7716CFC833_i_0
CTOF_DEL    ---     0.180     R32C37A.D1 to     R32C37A.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_10040
ROUTE        34     0.888     R32C37A.F1 to     R30C33D.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/N_3320
CTOOFX_DEL  ---     0.306     R30C33D.C0 to   R30C33D.OFX0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_8403
ROUTE        16     1.363   R30C33D.OFX0 to     R42C37D.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/un1_I36FECBB048E15937DC767259CBABEDCB_0_sqmuxa_1_0 (to s_u1_clk_sys)
                  --------
                    7.049   (21.9% logic, 78.1% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R21C36B.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_7913:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R42C37D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.102ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U4_UART/U1_UART.3.U_16550/s_wb_ack_out  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/IE52F11681C095BD0BF82CB1F94B17953[7]  (to s_u1_clk_sys +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/IE52F11681C095BD0BF82CB1F94B17953[6]

   Delay:               7.007ns  (22.1% logic, 77.9% route), 6 logic levels.

 Constraint Details:

      7.007ns physical path delay U1_CORE/U4_UART/U1_UART.3.U_16550/SLICE_7137 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_7913 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 1.102ns

 Physical Path Details:

      Data path U1_CORE/U4_UART/U1_UART.3.U_16550/SLICE_7137 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_7913:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R21C40D.CLK to     R21C40D.Q0 U1_CORE/U4_UART/U1_UART.3.U_16550/SLICE_7137 (from s_u1_clk_sys)
ROUTE        15     0.707     R21C40D.Q0 to     R21C35A.C0 U1_CORE/U4_UART/s_u1_wb_ack[3]
CTOF_DEL    ---     0.180     R21C35A.C0 to     R21C35A.F0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_11485
ROUTE         1     0.895     R21C35A.F0 to     R23C26C.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/s_rtl_ack_i_a2_0_a2_4
CTOOFX_DEL  ---     0.306     R23C26C.C0 to   R23C26C.OFX0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_8906
ROUTE        12     1.269   R23C26C.OFX0 to     R32C37C.D1 U1_CORE/N_913_i
CTOF_DEL    ---     0.180     R32C37C.D1 to     R32C37C.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_10037
ROUTE         8     0.338     R32C37C.F1 to     R32C37A.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/I611306DB4017E4CC74DC60EB7716CFC833_i_0
CTOF_DEL    ---     0.180     R32C37A.D1 to     R32C37A.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_10040
ROUTE        34     0.888     R32C37A.F1 to     R30C33D.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/N_3320
CTOOFX_DEL  ---     0.306     R30C33D.C0 to   R30C33D.OFX0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_8403
ROUTE        16     1.363   R30C33D.OFX0 to     R42C37D.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/un1_I36FECBB048E15937DC767259CBABEDCB_0_sqmuxa_1_0 (to s_u1_clk_sys)
                  --------
                    7.007   (22.1% logic, 77.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U4_UART/U1_UART.3.U_16550/SLICE_7137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R21C40D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_7913:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R42C37D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.113ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U4_UART/U1_UART.2.U_16550/s_wb_ack_out  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I8CDDE92DE2910086C77F2B20C50D61C7.IE1A203A1BCBBA5F947F638C3DFB65BF8[6]  (to s_u1_clk_sys +)

   Delay:               7.097ns  (31.5% logic, 68.5% route), 10 logic levels.

 Constraint Details:

      7.097ns physical path delay U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.113ns

 Physical Path Details:

      Data path U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R21C39A.CLK to     R21C39A.Q0 U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 (from s_u1_clk_sys)
ROUTE        15     0.768     R21C39A.Q0 to     R21C35A.B0 U1_CORE/U4_UART/s_u1_wb_ack[2]
CTOF_DEL    ---     0.180     R21C35A.B0 to     R21C35A.F0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_11485
ROUTE         1     0.895     R21C35A.F0 to     R23C26C.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/s_rtl_ack_i_a2_0_a2_4
CTOOFX_DEL  ---     0.306     R23C26C.C0 to   R23C26C.OFX0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_8906
ROUTE        12     0.743   R23C26C.OFX0 to     R31C32C.D1 U1_CORE/N_913_i
CTOF_DEL    ---     0.180     R31C32C.D1 to     R31C32C.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/SLICE_10033
ROUTE         1     0.770     R31C32C.F1 to     R35C35A.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60_m1_e
CTOF_DEL    ---     0.180     R35C35A.D1 to     R35C35A.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_10041
ROUTE        24     1.236     R35C35A.F1 to     R44C36A.B1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60
C1TOFCO_DE  ---     0.355     R44C36A.B1 to    R44C36A.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_832
ROUTE         1     0.000    R44C36A.FCO to    R44C36B.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_0
FCITOFCO_D  ---     0.056    R44C36B.FCI to    R44C36B.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_833
ROUTE         1     0.000    R44C36B.FCO to    R44C36C.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_2
FCITOFCO_D  ---     0.056    R44C36C.FCI to    R44C36C.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_834
ROUTE         1     0.000    R44C36C.FCO to    R44C36D.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_4
FCITOF1_DE  ---     0.349    R44C36D.FCI to     R44C36D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_835
ROUTE         1     0.448     R44C36D.F1 to     R44C37D.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_5_0_S1_3
CTOF_DEL    ---     0.180     R44C37D.D0 to     R44C37D.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548
ROUTE         1     0.000     R44C37D.F0 to    R44C37D.DI0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_17[6] (to s_u1_clk_sys)
                  --------
                    7.097   (31.5% logic, 68.5% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R21C39A.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R44C37D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.122ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/IC7779D4175ADF3F75C21392F9E824B6D[12]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A[10]  (to s_u1_clk_sys +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A[8]

   Delay:               6.987ns  (16.0% logic, 84.0% route), 5 logic levels.

 Constraint Details:

      6.987ns physical path delay U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_4363 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 1.122ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_4363:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R41C43B.CLK to     R41C43B.Q0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 (from s_u1_clk_sys)
ROUTE        14     1.950     R41C43B.Q0 to     R29C70B.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IE81C89DB2F6C737F2D82BE35AFC7DDA2[12]
CTOF_DEL    ---     0.180     R29C70B.C0 to     R29C70B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/SLICE_10086
ROUTE        14     1.508     R29C70B.F0 to     R32C48D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/N_1557
CTOF_DEL    ---     0.180     R32C48D.D1 to     R32C48D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_10134
ROUTE        69     1.207     R32C48D.F1 to     R44C52D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/N_1596
CTOF_DEL    ---     0.180     R44C52D.D1 to     R44C52D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_10147
ROUTE         4     0.358     R44C52D.F1 to     R44C52D.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A30
CTOF_DEL    ---     0.180     R44C52D.D0 to     R44C52D.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_10147
ROUTE         1     0.849     R44C52D.F0 to     R41C48C.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_2 (to s_u1_clk_sys)
                  --------
                    6.987   (16.0% logic, 84.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R41C43B.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_4363:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R41C48C.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.132ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U4_UART/U1_UART.4.U_16550/s_wb_ack_out  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I8CDDE92DE2910086C77F2B20C50D61C7.IE1A203A1BCBBA5F947F638C3DFB65BF8[6]  (to s_u1_clk_sys +)

   Delay:               7.078ns  (31.6% logic, 68.4% route), 10 logic levels.

 Constraint Details:

      7.078ns physical path delay U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.132ns

 Physical Path Details:

      Data path U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R21C36B.CLK to     R21C36B.Q0 U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138 (from s_u1_clk_sys)
ROUTE        12     0.749     R21C36B.Q0 to     R21C35A.A0 U1_CORE/U4_UART/s_u1_wb_ack[4]
CTOF_DEL    ---     0.180     R21C35A.A0 to     R21C35A.F0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_11485
ROUTE         1     0.895     R21C35A.F0 to     R23C26C.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/s_rtl_ack_i_a2_0_a2_4
CTOOFX_DEL  ---     0.306     R23C26C.C0 to   R23C26C.OFX0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_8906
ROUTE        12     0.743   R23C26C.OFX0 to     R31C32C.D1 U1_CORE/N_913_i
CTOF_DEL    ---     0.180     R31C32C.D1 to     R31C32C.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/SLICE_10033
ROUTE         1     0.770     R31C32C.F1 to     R35C35A.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60_m1_e
CTOF_DEL    ---     0.180     R35C35A.D1 to     R35C35A.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_10041
ROUTE        24     1.236     R35C35A.F1 to     R44C36A.B1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60
C1TOFCO_DE  ---     0.355     R44C36A.B1 to    R44C36A.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_832
ROUTE         1     0.000    R44C36A.FCO to    R44C36B.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_0
FCITOFCO_D  ---     0.056    R44C36B.FCI to    R44C36B.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_833
ROUTE         1     0.000    R44C36B.FCO to    R44C36C.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_2
FCITOFCO_D  ---     0.056    R44C36C.FCI to    R44C36C.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_834
ROUTE         1     0.000    R44C36C.FCO to    R44C36D.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_4
FCITOF1_DE  ---     0.349    R44C36D.FCI to     R44C36D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_835
ROUTE         1     0.448     R44C36D.F1 to     R44C37D.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_5_0_S1_3
CTOF_DEL    ---     0.180     R44C37D.D0 to     R44C37D.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548
ROUTE         1     0.000     R44C37D.F0 to    R44C37D.DI0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_17[6] (to s_u1_clk_sys)
                  --------
                    7.078   (31.6% logic, 68.4% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R21C36B.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R44C37D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.134ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/IB420C4D1279F971E867FA537CA4D6E82/IC7779D4175ADF3F75C21392F9E824B6D[2]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/IB420C4D1279F971E867FA537CA4D6E82/I074FD9C5AE408613B3750B75A6125486[16]  (to s_u1_clk_sys +)

   Delay:               7.076ns  (18.5% logic, 81.5% route), 6 logic levels.

 Constraint Details:

      7.076ns physical path delay U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/IB420C4D1279F971E867FA537CA4D6E82/SLICE_4025 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5405 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.134ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/IB420C4D1279F971E867FA537CA4D6E82/SLICE_4025 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5405:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R40C57D.CLK to     R40C57D.Q0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/IB420C4D1279F971E867FA537CA4D6E82/SLICE_4025 (from s_u1_clk_sys)
ROUTE       145     1.434     R40C57D.Q0 to     R45C69D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IC7779D4175ADF3F75C21392F9E824B6D[2]
CTOF_DEL    ---     0.180     R45C69D.D1 to     R45C69D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/SLICE_10094
ROUTE         7     0.875     R45C69D.F1 to     R33C70C.M0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/N_4196
MTOF_DEL    ---     0.193     R33C70C.M0 to   R33C70C.OFX0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/IB420C4D1279F971E867FA537CA4D6E82/SLICE_9177
ROUTE         4     1.793   R33C70C.OFX0 to     R42C46B.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/N_4275_2
CTOF_DEL    ---     0.180     R42C46B.D0 to     R42C46B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_10961
ROUTE         4     0.907     R42C46B.F0 to     R43C48D.A1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/ID9518A317572A0F59B950EF0E9602856[12]
CTOF_DEL    ---     0.180     R43C48D.A1 to     R43C48D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_10138
ROUTE         1     0.759     R43C48D.F1 to     R33C48C.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I7A347A14A6112DE258293F0AA5074560_3[16]
CTOF_DEL    ---     0.180     R33C48C.D0 to     R33C48C.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5405
ROUTE         1     0.000     R33C48C.F0 to    R33C48C.DI0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/IB420C4D1279F971E867FA537CA4D6E82/I074FD9C5AE408613B3750B75A6125486_14[16] (to s_u1_clk_sys)
                  --------
                    7.076   (18.5% logic, 81.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/IB420C4D1279F971E867FA537CA4D6E82/SLICE_4025:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R40C57D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5405:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R33C48C.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.135ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/IC7779D4175ADF3F75C21392F9E824B6D[12]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782[1]  (to s_u1_clk_sys +)

   Delay:               6.974ns  (16.0% logic, 84.0% route), 5 logic levels.

 Constraint Details:

      6.974ns physical path delay U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_10154 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 1.135ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_10154:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R41C43B.CLK to     R41C43B.Q0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 (from s_u1_clk_sys)
ROUTE        14     1.950     R41C43B.Q0 to     R29C70B.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IE81C89DB2F6C737F2D82BE35AFC7DDA2[12]
CTOF_DEL    ---     0.180     R29C70B.C0 to     R29C70B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/SLICE_10086
ROUTE        14     1.508     R29C70B.F0 to     R32C48D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/N_1557
CTOF_DEL    ---     0.180     R32C48D.D1 to     R32C48D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_10134
ROUTE        69     1.207     R32C48D.F1 to     R44C52D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/N_1596
CTOF_DEL    ---     0.180     R44C52D.D1 to     R44C52D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_10147
ROUTE         4     0.344     R44C52D.F1 to     R44C51D.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A30
CTOF_DEL    ---     0.180     R44C51D.D0 to     R44C51D.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_11892
ROUTE         5     0.850     R44C51D.F0 to     R44C45A.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I98A5F7A73018ADA8369DAA8753CA8782_1_sqmuxa (to s_u1_clk_sys)
                  --------
                    6.974   (16.0% logic, 84.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R41C43B.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_10154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R44C45A.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.136ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/IC7779D4175ADF3F75C21392F9E824B6D[12]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4[5]  (to s_u1_clk_sys +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4[4]

   Delay:               6.973ns  (16.0% logic, 84.0% route), 5 logic levels.

 Constraint Details:

      6.973ns physical path delay U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_4375 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 1.136ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_4375:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R41C43B.CLK to     R41C43B.Q0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 (from s_u1_clk_sys)
ROUTE        14     1.950     R41C43B.Q0 to     R29C70B.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IE81C89DB2F6C737F2D82BE35AFC7DDA2[12]
CTOF_DEL    ---     0.180     R29C70B.C0 to     R29C70B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/SLICE_10086
ROUTE        14     1.508     R29C70B.F0 to     R32C48D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/N_1557
CTOF_DEL    ---     0.180     R32C48D.D1 to     R32C48D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_10134
ROUTE        69     1.207     R32C48D.F1 to     R44C52D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/N_1596
CTOF_DEL    ---     0.180     R44C52D.D1 to     R44C52D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_10147
ROUTE         4     0.469     R44C52D.F1 to     R44C51A.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A30
CTOF_DEL    ---     0.180     R44C51A.D0 to     R44C51A.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_11893
ROUTE         5     0.724     R44C51A.F0 to     R43C46B.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa (to s_u1_clk_sys)
                  --------
                    6.973   (16.0% logic, 84.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R41C43B.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_4375:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R43C46B.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.143ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/IC7779D4175ADF3F75C21392F9E824B6D[12]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4[3]  (to s_u1_clk_sys +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4[1]

   Delay:               6.966ns  (16.0% logic, 84.0% route), 5 logic levels.

 Constraint Details:

      6.966ns physical path delay U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_4374 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 1.143ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_4374:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R41C43B.CLK to     R41C43B.Q0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 (from s_u1_clk_sys)
ROUTE        14     1.950     R41C43B.Q0 to     R29C70B.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IE81C89DB2F6C737F2D82BE35AFC7DDA2[12]
CTOF_DEL    ---     0.180     R29C70B.C0 to     R29C70B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/SLICE_10086
ROUTE        14     1.508     R29C70B.F0 to     R32C48D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/N_1557
CTOF_DEL    ---     0.180     R32C48D.D1 to     R32C48D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_10134
ROUTE        69     1.207     R32C48D.F1 to     R44C52D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/N_1596
CTOF_DEL    ---     0.180     R44C52D.D1 to     R44C52D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_10147
ROUTE         4     0.469     R44C52D.F1 to     R44C51A.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A30
CTOF_DEL    ---     0.180     R44C51A.D0 to     R44C51A.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_11893
ROUTE         5     0.717     R44C51A.F0 to     R44C45D.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa (to s_u1_clk_sys)
                  --------
                    6.966   (16.0% logic, 84.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R41C43B.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_4374:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R44C45D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.159ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/IC7779D4175ADF3F75C21392F9E824B6D[12]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A[6]  (to s_u1_clk_sys +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A[1]

   Delay:               6.950ns  (16.0% logic, 84.0% route), 5 logic levels.

 Constraint Details:

      6.950ns physical path delay U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_4370 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 1.159ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_4370:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R41C43B.CLK to     R41C43B.Q0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 (from s_u1_clk_sys)
ROUTE        14     1.950     R41C43B.Q0 to     R29C70B.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IE81C89DB2F6C737F2D82BE35AFC7DDA2[12]
CTOF_DEL    ---     0.180     R29C70B.C0 to     R29C70B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/SLICE_10086
ROUTE        14     1.508     R29C70B.F0 to     R32C48D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/N_1557
CTOF_DEL    ---     0.180     R32C48D.D1 to     R32C48D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_10134
ROUTE        69     1.207     R32C48D.F1 to     R44C52D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/N_1596
CTOF_DEL    ---     0.180     R44C52D.D1 to     R44C52D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_10147
ROUTE         4     0.508     R44C52D.F1 to     R44C51B.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A30
CTOF_DEL    ---     0.180     R44C51B.C0 to     R44C51B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_11894
ROUTE         2     0.662     R44C51B.F0 to     R44C45C.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1 (to s_u1_clk_sys)
                  --------
                    6.950   (16.0% logic, 84.0% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R41C43B.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_4370:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R44C45C.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.162ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/IC7779D4175ADF3F75C21392F9E824B6D[12]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A[2]  (to s_u1_clk_sys +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A[0]

   Delay:               6.947ns  (16.1% logic, 83.9% route), 5 logic levels.

 Constraint Details:

      6.947ns physical path delay U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_4362 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 1.162ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_4362:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R41C43B.CLK to     R41C43B.Q0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 (from s_u1_clk_sys)
ROUTE        14     1.950     R41C43B.Q0 to     R29C70B.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IE81C89DB2F6C737F2D82BE35AFC7DDA2[12]
CTOF_DEL    ---     0.180     R29C70B.C0 to     R29C70B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/SLICE_10086
ROUTE        14     1.508     R29C70B.F0 to     R32C48D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/N_1557
CTOF_DEL    ---     0.180     R32C48D.D1 to     R32C48D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_10134
ROUTE        69     1.207     R32C48D.F1 to     R44C52D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/N_1596
CTOF_DEL    ---     0.180     R44C52D.D1 to     R44C52D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_10147
ROUTE         4     0.508     R44C52D.F1 to     R44C51B.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A30
CTOF_DEL    ---     0.180     R44C51B.C0 to     R44C51B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_11894
ROUTE         2     0.659     R44C51B.F0 to     R39C51D.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A_0_sqmuxa_1 (to s_u1_clk_sys)
                  --------
                    6.947   (16.1% logic, 83.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R41C43B.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_4362:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R39C51D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.169ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U4_UART/U1_UART.2.U_16550/s_wb_ack_out  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I8CDDE92DE2910086C77F2B20C50D61C7.IE1A203A1BCBBA5F947F638C3DFB65BF8[6]  (to s_u1_clk_sys +)

   Delay:               7.041ns  (31.0% logic, 69.0% route), 9 logic levels.

 Constraint Details:

      7.041ns physical path delay U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.169ns

 Physical Path Details:

      Data path U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R21C39A.CLK to     R21C39A.Q0 U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 (from s_u1_clk_sys)
ROUTE        15     0.768     R21C39A.Q0 to     R21C35A.B0 U1_CORE/U4_UART/s_u1_wb_ack[2]
CTOF_DEL    ---     0.180     R21C35A.B0 to     R21C35A.F0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_11485
ROUTE         1     0.895     R21C35A.F0 to     R23C26C.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/s_rtl_ack_i_a2_0_a2_4
CTOOFX_DEL  ---     0.306     R23C26C.C0 to   R23C26C.OFX0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_8906
ROUTE        12     0.743   R23C26C.OFX0 to     R31C32C.D1 U1_CORE/N_913_i
CTOF_DEL    ---     0.180     R31C32C.D1 to     R31C32C.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/SLICE_10033
ROUTE         1     0.770     R31C32C.F1 to     R35C35A.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60_m1_e
CTOF_DEL    ---     0.180     R35C35A.D1 to     R35C35A.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_10041
ROUTE        24     1.236     R35C35A.F1 to     R44C36B.B0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60
C0TOFCO_DE  ---     0.355     R44C36B.B0 to    R44C36B.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_833
ROUTE         1     0.000    R44C36B.FCO to    R44C36C.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_2
FCITOFCO_D  ---     0.056    R44C36C.FCI to    R44C36C.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_834
ROUTE         1     0.000    R44C36C.FCO to    R44C36D.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_4
FCITOF1_DE  ---     0.349    R44C36D.FCI to     R44C36D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_835
ROUTE         1     0.448     R44C36D.F1 to     R44C37D.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_5_0_S1_3
CTOF_DEL    ---     0.180     R44C37D.D0 to     R44C37D.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548
ROUTE         1     0.000     R44C37D.F0 to    R44C37D.DI0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_17[6] (to s_u1_clk_sys)
                  --------
                    7.041   (31.0% logic, 69.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R21C39A.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R44C37D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.169ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U4_UART/U1_UART.2.U_16550/s_wb_ack_out  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I8CDDE92DE2910086C77F2B20C50D61C7.IE1A203A1BCBBA5F947F638C3DFB65BF8[6]  (to s_u1_clk_sys +)

   Delay:               7.041ns  (31.0% logic, 69.0% route), 9 logic levels.

 Constraint Details:

      7.041ns physical path delay U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.169ns

 Physical Path Details:

      Data path U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R21C39A.CLK to     R21C39A.Q0 U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 (from s_u1_clk_sys)
ROUTE        15     0.768     R21C39A.Q0 to     R21C35A.B0 U1_CORE/U4_UART/s_u1_wb_ack[2]
CTOF_DEL    ---     0.180     R21C35A.B0 to     R21C35A.F0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_11485
ROUTE         1     0.895     R21C35A.F0 to     R23C26C.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/s_rtl_ack_i_a2_0_a2_4
CTOOFX_DEL  ---     0.306     R23C26C.C0 to   R23C26C.OFX0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_8906
ROUTE        12     0.743   R23C26C.OFX0 to     R31C32C.D1 U1_CORE/N_913_i
CTOF_DEL    ---     0.180     R31C32C.D1 to     R31C32C.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/SLICE_10033
ROUTE         1     0.770     R31C32C.F1 to     R35C35A.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60_m1_e
CTOF_DEL    ---     0.180     R35C35A.D1 to     R35C35A.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_10041
ROUTE        24     1.236     R35C35A.F1 to     R44C36B.B1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60
C1TOFCO_DE  ---     0.355     R44C36B.B1 to    R44C36B.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_833
ROUTE         1     0.000    R44C36B.FCO to    R44C36C.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_2
FCITOFCO_D  ---     0.056    R44C36C.FCI to    R44C36C.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_834
ROUTE         1     0.000    R44C36C.FCO to    R44C36D.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_4
FCITOF1_DE  ---     0.349    R44C36D.FCI to     R44C36D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_835
ROUTE         1     0.448     R44C36D.F1 to     R44C37D.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_5_0_S1_3
CTOF_DEL    ---     0.180     R44C37D.D0 to     R44C37D.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548
ROUTE         1     0.000     R44C37D.F0 to    R44C37D.DI0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_17[6] (to s_u1_clk_sys)
                  --------
                    7.041   (31.0% logic, 69.0% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R21C39A.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R44C37D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U4_UART/U1_UART.3.U_16550/s_wb_ack_out  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I8CDDE92DE2910086C77F2B20C50D61C7.IE1A203A1BCBBA5F947F638C3DFB65BF8[6]  (to s_u1_clk_sys +)

   Delay:               7.036ns  (31.8% logic, 68.2% route), 10 logic levels.

 Constraint Details:

      7.036ns physical path delay U1_CORE/U4_UART/U1_UART.3.U_16550/SLICE_7137 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.174ns

 Physical Path Details:

      Data path U1_CORE/U4_UART/U1_UART.3.U_16550/SLICE_7137 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R21C40D.CLK to     R21C40D.Q0 U1_CORE/U4_UART/U1_UART.3.U_16550/SLICE_7137 (from s_u1_clk_sys)
ROUTE        15     0.707     R21C40D.Q0 to     R21C35A.C0 U1_CORE/U4_UART/s_u1_wb_ack[3]
CTOF_DEL    ---     0.180     R21C35A.C0 to     R21C35A.F0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_11485
ROUTE         1     0.895     R21C35A.F0 to     R23C26C.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/s_rtl_ack_i_a2_0_a2_4
CTOOFX_DEL  ---     0.306     R23C26C.C0 to   R23C26C.OFX0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_8906
ROUTE        12     0.743   R23C26C.OFX0 to     R31C32C.D1 U1_CORE/N_913_i
CTOF_DEL    ---     0.180     R31C32C.D1 to     R31C32C.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/SLICE_10033
ROUTE         1     0.770     R31C32C.F1 to     R35C35A.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60_m1_e
CTOF_DEL    ---     0.180     R35C35A.D1 to     R35C35A.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_10041
ROUTE        24     1.236     R35C35A.F1 to     R44C36A.B1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60
C1TOFCO_DE  ---     0.355     R44C36A.B1 to    R44C36A.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_832
ROUTE         1     0.000    R44C36A.FCO to    R44C36B.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_0
FCITOFCO_D  ---     0.056    R44C36B.FCI to    R44C36B.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_833
ROUTE         1     0.000    R44C36B.FCO to    R44C36C.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_2
FCITOFCO_D  ---     0.056    R44C36C.FCI to    R44C36C.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_834
ROUTE         1     0.000    R44C36C.FCO to    R44C36D.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_4
FCITOF1_DE  ---     0.349    R44C36D.FCI to     R44C36D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_835
ROUTE         1     0.448     R44C36D.F1 to     R44C37D.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_5_0_S1_3
CTOF_DEL    ---     0.180     R44C37D.D0 to     R44C37D.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548
ROUTE         1     0.000     R44C37D.F0 to    R44C37D.DI0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_17[6] (to s_u1_clk_sys)
                  --------
                    7.036   (31.8% logic, 68.2% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U4_UART/U1_UART.3.U_16550/SLICE_7137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R21C40D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R44C37D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I5A09FE74EFC8C7CD279F9D32F0E4BF2A  (from s_u1_clk_sys +)
   Destination:    PDPW16KD   Port           U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM/pmi_ram_dp512932512932rdssnonebEp137236d0_0_0_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               6.722ns  (21.1% logic, 78.9% route), 6 logic levels.

 Constraint Details:

      6.722ns physical path delay U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/SLICE_5054 to U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM/pmi_ram_dp512932512932rdssnonebEp137236d0_0_0_0 meets
      8.000ns delay constraint less
     -0.080ns skew and
      0.180ns ADDR_SET requirement (totaling 7.900ns) by 1.178ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/SLICE_5054 to U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM/pmi_ram_dp512932512932rdssnonebEp137236d0_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R31C16D.CLK to     R31C16D.Q0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/SLICE_5054 (from s_u1_clk_sys)
ROUTE         4     0.481     R31C16D.Q0 to     R31C17B.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I5A09FE74EFC8C7CD279F9D32F0E4BF2A
CTOF_DEL    ---     0.180     R31C17B.C0 to     R31C17B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/SLICE_11580
ROUTE        14     1.827     R31C17B.F0 to     R25C51B.D0 U1_CORE/s_u1_wbs_ack
CTOOFX_DEL  ---     0.306     R25C51B.D0 to   R25C51B.OFX0 U1_CORE/U5_DMA/U1_DMA_ENGINE/U4_LCMD_FIFO/U1_CTL/s_rtl_dpf_pop/SLICE_8227
ROUTE        12     0.743   R25C51B.OFX0 to     R27C44D.D1 U1_CORE/U5_DMA/U1_DMA_ENGINE/s_rtl_dpf_pop
CTOF_DEL    ---     0.180     R27C44D.D1 to     R27C44D.F1 U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/SLICE_9757
ROUTE         1     0.273     R27C44D.F1 to     R27C44A.D1 U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_0_tz_N_2L1
CTOF_DEL    ---     0.180     R27C44A.D1 to     R27C44A.F1 U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/SLICE_9749
ROUTE        18     0.548     R27C44A.F1 to     R27C41D.D0 U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/N_17
CTOF_DEL    ---     0.180     R27C41D.D0 to     R27C41D.F0 U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/SLICE_11219
ROUTE         1     1.429     R27C41D.F0 to EBR_R34C60.ADR13 U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/s_u1_mem_rd_adr[8] (to s_u1_clk_sys)
                  --------
                    6.722   (21.1% logic, 78.9% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/SLICE_5054:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R31C16D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM/pmi_ram_dp512932512932rdssnonebEp137236d0_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C60.CLKR s_u1_clk_sys
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.184ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/IC7779D4175ADF3F75C21392F9E824B6D[12]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4[6]  (to s_u1_clk_sys +)

   Delay:               6.925ns  (16.1% logic, 83.9% route), 5 logic levels.

 Constraint Details:

      6.925ns physical path delay U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_4376 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 1.184ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_4376:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R41C43B.CLK to     R41C43B.Q0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468 (from s_u1_clk_sys)
ROUTE        14     1.950     R41C43B.Q0 to     R29C70B.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IE81C89DB2F6C737F2D82BE35AFC7DDA2[12]
CTOF_DEL    ---     0.180     R29C70B.C0 to     R29C70B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/SLICE_10086
ROUTE        14     1.508     R29C70B.F0 to     R32C48D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/N_1557
CTOF_DEL    ---     0.180     R32C48D.D1 to     R32C48D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_10134
ROUTE        69     1.207     R32C48D.F1 to     R44C52D.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/N_1596
CTOF_DEL    ---     0.180     R44C52D.D1 to     R44C52D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_10147
ROUTE         4     0.469     R44C52D.F1 to     R44C51A.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I260136A9A24C25C95FB2C4050C40596A30
CTOF_DEL    ---     0.180     R44C51A.D0 to     R44C51A.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_11893
ROUTE         5     0.676     R44C51A.F0 to     R45C45C.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/I9AA568501293D14DB94CBECC5A62ABD4_1_sqmuxa (to s_u1_clk_sys)
                  --------
                    6.925   (16.1% logic, 83.9% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IBC36250DA2BF94F52180778260423E0E.I94FE2407114DC63C56410ECFC239E4D4/SLICE_5468:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R41C43B.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I617CBE084F8475F4DC0DA892B8855F84/SLICE_4376:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R45C45C.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U4_UART/U1_UART.4.U_16550/s_wb_ack_out  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I8CDDE92DE2910086C77F2B20C50D61C7.IE1A203A1BCBBA5F947F638C3DFB65BF8[6]  (to s_u1_clk_sys +)

   Delay:               7.022ns  (31.1% logic, 68.9% route), 9 logic levels.

 Constraint Details:

      7.022ns physical path delay U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.188ns

 Physical Path Details:

      Data path U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R21C36B.CLK to     R21C36B.Q0 U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138 (from s_u1_clk_sys)
ROUTE        12     0.749     R21C36B.Q0 to     R21C35A.A0 U1_CORE/U4_UART/s_u1_wb_ack[4]
CTOF_DEL    ---     0.180     R21C35A.A0 to     R21C35A.F0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_11485
ROUTE         1     0.895     R21C35A.F0 to     R23C26C.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/s_rtl_ack_i_a2_0_a2_4
CTOOFX_DEL  ---     0.306     R23C26C.C0 to   R23C26C.OFX0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_8906
ROUTE        12     0.743   R23C26C.OFX0 to     R31C32C.D1 U1_CORE/N_913_i
CTOF_DEL    ---     0.180     R31C32C.D1 to     R31C32C.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/SLICE_10033
ROUTE         1     0.770     R31C32C.F1 to     R35C35A.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60_m1_e
CTOF_DEL    ---     0.180     R35C35A.D1 to     R35C35A.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_10041
ROUTE        24     1.236     R35C35A.F1 to     R44C36B.B1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60
C1TOFCO_DE  ---     0.355     R44C36B.B1 to    R44C36B.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_833
ROUTE         1     0.000    R44C36B.FCO to    R44C36C.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_2
FCITOFCO_D  ---     0.056    R44C36C.FCI to    R44C36C.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_834
ROUTE         1     0.000    R44C36C.FCO to    R44C36D.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_4
FCITOF1_DE  ---     0.349    R44C36D.FCI to     R44C36D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_835
ROUTE         1     0.448     R44C36D.F1 to     R44C37D.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_5_0_S1_3
CTOF_DEL    ---     0.180     R44C37D.D0 to     R44C37D.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548
ROUTE         1     0.000     R44C37D.F0 to    R44C37D.DI0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_17[6] (to s_u1_clk_sys)
                  --------
                    7.022   (31.1% logic, 68.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R21C36B.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R44C37D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.188ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U4_UART/U1_UART.4.U_16550/s_wb_ack_out  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I8CDDE92DE2910086C77F2B20C50D61C7.IE1A203A1BCBBA5F947F638C3DFB65BF8[6]  (to s_u1_clk_sys +)

   Delay:               7.022ns  (31.1% logic, 68.9% route), 9 logic levels.

 Constraint Details:

      7.022ns physical path delay U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.188ns

 Physical Path Details:

      Data path U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R21C36B.CLK to     R21C36B.Q0 U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138 (from s_u1_clk_sys)
ROUTE        12     0.749     R21C36B.Q0 to     R21C35A.A0 U1_CORE/U4_UART/s_u1_wb_ack[4]
CTOF_DEL    ---     0.180     R21C35A.A0 to     R21C35A.F0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_11485
ROUTE         1     0.895     R21C35A.F0 to     R23C26C.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/s_rtl_ack_i_a2_0_a2_4
CTOOFX_DEL  ---     0.306     R23C26C.C0 to   R23C26C.OFX0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_8906
ROUTE        12     0.743   R23C26C.OFX0 to     R31C32C.D1 U1_CORE/N_913_i
CTOF_DEL    ---     0.180     R31C32C.D1 to     R31C32C.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/SLICE_10033
ROUTE         1     0.770     R31C32C.F1 to     R35C35A.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60_m1_e
CTOF_DEL    ---     0.180     R35C35A.D1 to     R35C35A.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_10041
ROUTE        24     1.236     R35C35A.F1 to     R44C36B.B0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60
C0TOFCO_DE  ---     0.355     R44C36B.B0 to    R44C36B.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_833
ROUTE         1     0.000    R44C36B.FCO to    R44C36C.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_2
FCITOFCO_D  ---     0.056    R44C36C.FCI to    R44C36C.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_834
ROUTE         1     0.000    R44C36C.FCO to    R44C36D.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_4
FCITOF1_DE  ---     0.349    R44C36D.FCI to     R44C36D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_835
ROUTE         1     0.448     R44C36D.F1 to     R44C37D.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_5_0_S1_3
CTOF_DEL    ---     0.180     R44C37D.D0 to     R44C37D.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548
ROUTE         1     0.000     R44C37D.F0 to    R44C37D.DI0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_17[6] (to s_u1_clk_sys)
                  --------
                    7.022   (31.1% logic, 68.9% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U4_UART/U1_UART.4.U_16550/SLICE_7138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R21C36B.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5548:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R44C37D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.190ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U4_UART/U1_UART.2.U_16550/s_wb_ack_out  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I8CDDE92DE2910086C77F2B20C50D61C7.IE1A203A1BCBBA5F947F638C3DFB65BF8[3]  (to s_u1_clk_sys +)

   Delay:               7.020ns  (30.8% logic, 69.2% route), 9 logic levels.

 Constraint Details:

      7.020ns physical path delay U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5546 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.190ns

 Physical Path Details:

      Data path U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5546:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R21C39A.CLK to     R21C39A.Q0 U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 (from s_u1_clk_sys)
ROUTE        15     0.768     R21C39A.Q0 to     R21C35A.B0 U1_CORE/U4_UART/s_u1_wb_ack[2]
CTOF_DEL    ---     0.180     R21C35A.B0 to     R21C35A.F0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_11485
ROUTE         1     0.895     R21C35A.F0 to     R23C26C.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/s_rtl_ack_i_a2_0_a2_4
CTOOFX_DEL  ---     0.306     R23C26C.C0 to   R23C26C.OFX0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_8906
ROUTE        12     0.743   R23C26C.OFX0 to     R31C32C.D1 U1_CORE/N_913_i
CTOF_DEL    ---     0.180     R31C32C.D1 to     R31C32C.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/SLICE_10033
ROUTE         1     0.770     R31C32C.F1 to     R35C35A.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60_m1_e
CTOF_DEL    ---     0.180     R35C35A.D1 to     R35C35A.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_10041
ROUTE        24     1.236     R35C35A.F1 to     R44C36A.B1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60
C1TOFCO_DE  ---     0.355     R44C36A.B1 to    R44C36A.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_832
ROUTE         1     0.000    R44C36A.FCO to    R44C36B.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_0
FCITOFCO_D  ---     0.056    R44C36B.FCI to    R44C36B.FCO U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_833
ROUTE         1     0.000    R44C36B.FCO to    R44C36C.FCI U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_2
FCITOF0_DE  ---     0.328    R44C36C.FCI to     R44C36C.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_834
ROUTE         1     0.448     R44C36C.F0 to     R44C35B.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_cry_3_0_S0_3
CTOF_DEL    ---     0.180     R44C35B.D1 to     R44C35B.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5546
ROUTE         1     0.000     R44C35B.F1 to    R44C35B.DI1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IE1A203A1BCBBA5F947F638C3DFB65BF8_17[3] (to s_u1_clk_sys)
                  --------
                    7.020   (30.8% logic, 69.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R21C39A.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5546:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R44C35B.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.193ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/IB420C4D1279F971E867FA537CA4D6E82/IC7779D4175ADF3F75C21392F9E824B6D[11]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/IB420C4D1279F971E867FA537CA4D6E82/I074FD9C5AE408613B3750B75A6125486[16]  (to s_u1_clk_sys +)

   Delay:               7.017ns  (20.3% logic, 79.7% route), 6 logic levels.

 Constraint Details:

      7.017ns physical path delay U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/SLICE_12573 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5405 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.210ns DIN_SET requirement (totaling 8.210ns) by 1.193ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/SLICE_12573 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5405:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R37C70A.CLK to     R37C70A.Q0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/SLICE_12573 (from s_u1_clk_sys)
ROUTE        31     0.850     R37C70A.Q0 to     R39C64C.A1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IC7779D4175ADF3F75C21392F9E824B6D[11]
CTOF_DEL    ---     0.180     R39C64C.A1 to     R39C64C.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/SLICE_10081
ROUTE        56     1.287     R39C64C.F1 to     R33C70C.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/N_1561
CTOOFX_DEL  ---     0.306     R33C70C.C0 to   R33C70C.OFX0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk9.I6783E3B3DCEAE9D0ED0773BD1B72AC00/IB420C4D1279F971E867FA537CA4D6E82/SLICE_9177
ROUTE         4     1.793   R33C70C.OFX0 to     R42C46B.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/N_4275_2
CTOF_DEL    ---     0.180     R42C46B.D0 to     R42C46B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_10961
ROUTE         4     0.907     R42C46B.F0 to     R43C48D.A1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/ID9518A317572A0F59B950EF0E9602856[12]
CTOF_DEL    ---     0.180     R43C48D.A1 to     R43C48D.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/SLICE_10138
ROUTE         1     0.759     R43C48D.F1 to     R33C48C.D0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/I7A347A14A6112DE258293F0AA5074560_3[16]
CTOF_DEL    ---     0.180     R33C48C.D0 to     R33C48C.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5405
ROUTE         1     0.000     R33C48C.F0 to    R33C48C.DI0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/IB420C4D1279F971E867FA537CA4D6E82/I074FD9C5AE408613B3750B75A6125486_14[16] (to s_u1_clk_sys)
                  --------
                    7.017   (20.3% logic, 79.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/IA2EA3BC627C5D679C3AE5BCC26B64F6D/SLICE_12573:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R37C70A.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I1F30E8154B2484DAE224B45CCEF4F59C/genblk12.I163D5B15D15A52B858B1A6A5B84A887B/IB420C4D1279F971E867FA537CA4D6E82/SLICE_5405:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R33C48C.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.197ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I5A09FE74EFC8C7CD279F9D32F0E4BF2A  (from s_u1_clk_sys +)
   Destination:    PDPW16KD   Port           U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM/pmi_ram_dp512932512932rdssnonebEp137236d0_0_0_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               6.703ns  (21.2% logic, 78.8% route), 6 logic levels.

 Constraint Details:

      6.703ns physical path delay U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/SLICE_5054 to U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM/pmi_ram_dp512932512932rdssnonebEp137236d0_0_0_0 meets
      8.000ns delay constraint less
     -0.080ns skew and
      0.180ns ADDR_SET requirement (totaling 7.900ns) by 1.197ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/SLICE_5054 to U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM/pmi_ram_dp512932512932rdssnonebEp137236d0_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R31C16D.CLK to     R31C16D.Q0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/SLICE_5054 (from s_u1_clk_sys)
ROUTE         4     0.481     R31C16D.Q0 to     R31C17B.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/I5A09FE74EFC8C7CD279F9D32F0E4BF2A
CTOF_DEL    ---     0.180     R31C17B.C0 to     R31C17B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/SLICE_11580
ROUTE        14     1.827     R31C17B.F0 to     R25C51B.D0 U1_CORE/s_u1_wbs_ack
CTOOFX_DEL  ---     0.306     R25C51B.D0 to   R25C51B.OFX0 U1_CORE/U5_DMA/U1_DMA_ENGINE/U4_LCMD_FIFO/U1_CTL/s_rtl_dpf_pop/SLICE_8227
ROUTE        12     0.743   R25C51B.OFX0 to     R27C44D.D1 U1_CORE/U5_DMA/U1_DMA_ENGINE/s_rtl_dpf_pop
CTOF_DEL    ---     0.180     R27C44D.D1 to     R27C44D.F1 U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/SLICE_9757
ROUTE         1     0.273     R27C44D.F1 to     R27C44A.D1 U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/s_mem_rd_adr_1_sqmuxa_0_tz_N_2L1
CTOF_DEL    ---     0.180     R27C44A.D1 to     R27C44A.F1 U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/SLICE_9749
ROUTE        18     0.516     R27C44A.F1 to     R27C42A.D0 U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/N_17
CTOF_DEL    ---     0.180     R27C42A.D0 to     R27C42A.F0 U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U1_CTL/SLICE_11217
ROUTE         1     1.442     R27C42A.F0 to EBR_R34C60.ADR11 U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/s_u1_mem_rd_adr[6] (to s_u1_clk_sys)
                  --------
                    6.703   (21.2% logic, 78.8% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/I2BFCA7961A4E4F9589575160D363B07A/SLICE_5054:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R31C16D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U5_DMA/U1_DMA_ENGINE/U3_DP_FIFO/U2_MEM/LAT_EQ2.U1_BMRAM.U_RAM/pmi_ram_dp512932512932rdssnonebEp137236d0_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.727 PCSCLKDIV0.CDIVX to EBR_R34C60.CLKR s_u1_clk_sys
                  --------
                    1.727   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.198ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U4_UART/U1_UART.2.U_16550/s_wb_ack_out  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/IE52F11681C095BD0BF82CB1F94B17953[31]  (to s_u1_clk_sys +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/IE52F11681C095BD0BF82CB1F94B17953[30]

   Delay:               6.911ns  (22.4% logic, 77.6% route), 6 logic levels.

 Constraint Details:

      6.911ns physical path delay U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_7925 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 1.198ns

 Physical Path Details:

      Data path U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_7925:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R21C39A.CLK to     R21C39A.Q0 U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 (from s_u1_clk_sys)
ROUTE        15     0.768     R21C39A.Q0 to     R21C35A.B0 U1_CORE/U4_UART/s_u1_wb_ack[2]
CTOF_DEL    ---     0.180     R21C35A.B0 to     R21C35A.F0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_11485
ROUTE         1     0.895     R21C35A.F0 to     R23C26C.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/s_rtl_ack_i_a2_0_a2_4
CTOOFX_DEL  ---     0.306     R23C26C.C0 to   R23C26C.OFX0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_8906
ROUTE        12     1.269   R23C26C.OFX0 to     R32C37C.D1 U1_CORE/N_913_i
CTOF_DEL    ---     0.180     R32C37C.D1 to     R32C37C.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_10037
ROUTE         8     0.338     R32C37C.F1 to     R32C37A.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/I611306DB4017E4CC74DC60EB7716CFC833_i_0
CTOF_DEL    ---     0.180     R32C37A.D1 to     R32C37A.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_10040
ROUTE        34     0.888     R32C37A.F1 to     R30C33D.C0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/N_3320
CTOOFX_DEL  ---     0.306     R30C33D.C0 to   R30C33D.OFX0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_8403
ROUTE        16     1.206   R30C33D.OFX0 to     R40C30A.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/un1_I36FECBB048E15937DC767259CBABEDCB_0_sqmuxa_1_0 (to s_u1_clk_sys)
                  --------
                    6.911   (22.4% logic, 77.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R21C39A.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IC04A0BD824E0F4065A39094302E4599A/SLICE_7925:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R40C30A.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.200ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U4_UART/U1_UART.2.U_16550/s_wb_ack_out  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I8CDDE92DE2910086C77F2B20C50D61C7.I01F907CE74154BFFA0C1437099B21186  (to s_u1_clk_sys +)

   Delay:               6.909ns  (25.2% logic, 74.8% route), 7 logic levels.

 Constraint Details:

      6.909ns physical path delay U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/SLICE_9577 meets
      8.000ns delay constraint less
      0.000ns skew and
     -0.109ns CE_SET requirement (totaling 8.109ns) by 1.200ns

 Physical Path Details:

      Data path U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/SLICE_9577:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R21C39A.CLK to     R21C39A.Q0 U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136 (from s_u1_clk_sys)
ROUTE        15     0.768     R21C39A.Q0 to     R21C35A.B0 U1_CORE/U4_UART/s_u1_wb_ack[2]
CTOF_DEL    ---     0.180     R21C35A.B0 to     R21C35A.F0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_11485
ROUTE         1     0.895     R21C35A.F0 to     R23C26C.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/s_rtl_ack_i_a2_0_a2_4
CTOOFX_DEL  ---     0.306     R23C26C.C0 to   R23C26C.OFX0 U1_CORE/U4_UART/U1_UART.0.U_16550/SLICE_8906
ROUTE        12     0.743   R23C26C.OFX0 to     R31C32C.D1 U1_CORE/N_913_i
CTOF_DEL    ---     0.180     R31C32C.D1 to     R31C32C.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/SLICE_10033
ROUTE         1     0.770     R31C32C.F1 to     R35C35A.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60_m1_e
CTOF_DEL    ---     0.180     R35C35A.D1 to     R35C35A.F1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_10041
ROUTE        24     0.692     R35C35A.F1 to     R39C37A.M0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I2C3263714ADF8DC5044612F1D1CA7C60
MTOF_DEL    ---     0.193     R39C37A.M0 to   R39C37A.OFX0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/SLICE_8411
ROUTE        11     0.649   R39C37A.OFX0 to     R43C37C.D1 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/IDDFF27981262750D43304A01A2EBF659e
CTOOFX_DEL  ---     0.306     R43C37C.D1 to   R43C37C.OFX0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I01F907CE74154BFFA0C1437099B21186_2_sqmuxa_i/SLICE_8345
ROUTE         1     0.652   R43C37C.OFX0 to     R35C37D.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/IB420C4D1279F971E867FA537CA4D6E82/I01F907CE74154BFFA0C1437099B21186_2_sqmuxa_i (to s_u1_clk_sys)
                  --------
                    6.909   (25.2% logic, 74.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U4_UART/U1_UART.2.U_16550/SLICE_7136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R21C39A.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IF18997A3ADD4120C792F1288A675E468/SLICE_9577:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     1.647 PCSCLKDIV0.CDIVX to    R35C37D.CLK s_u1_clk_sys
                  --------
                    1.647   (0.0% logic, 100.0% route), 0 logic levels.

Report:  142.857MHz is the maximum frequency for this preference.


================================================================================
Preference: BLOCK PATH FROM PORT "PERST_N" ;
            230 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[5]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[4]

   Delay:               9.071ns  (12.7% logic, 87.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.107     R50C54A.F0 to    R52C50D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    9.071   (12.7% logic, 87.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[1]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[0]

   Delay:               9.071ns  (12.7% logic, 87.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.107     R50C54A.F0 to    R52C50A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    9.071   (12.7% logic, 87.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[1]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[0]

   Delay:               9.071ns  (12.7% logic, 87.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.107     R50C54A.F0 to    R52C50B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    9.071   (12.7% logic, 87.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[1]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[0]

   Delay:               9.071ns  (12.7% logic, 87.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.107     R50C54A.F0 to    R53C50D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    9.071   (12.7% logic, 87.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[3]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[2]

   Delay:               9.059ns  (12.7% logic, 87.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.095     R50C54A.F0 to    R53C52C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    9.059   (12.7% logic, 87.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[9]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[8]

   Delay:               9.059ns  (12.7% logic, 87.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.095     R50C54A.F0 to    R52C52C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    9.059   (12.7% logic, 87.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[7]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[6]

   Delay:               9.059ns  (12.7% logic, 87.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.095     R50C54A.F0 to    R52C52B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    9.059   (12.7% logic, 87.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[7]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[6]

   Delay:               9.059ns  (12.7% logic, 87.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.095     R50C54A.F0 to    R52C52A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    9.059   (12.7% logic, 87.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[9]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[8]

   Delay:               9.059ns  (12.7% logic, 87.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.095     R50C54A.F0 to    R53C52D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    9.059   (12.7% logic, 87.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_85  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_86

   Delay:               8.889ns  (12.9% logic, 87.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.925     R50C54A.F0 to    R51C50C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    8.889   (12.9% logic, 87.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_30  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_31

   Delay:               8.889ns  (12.9% logic, 87.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.925     R50C54A.F0 to    R51C50A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    8.889   (12.9% logic, 87.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_35  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               8.748ns  (13.1% logic, 86.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.784     R50C54A.F0 to    R51C53B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    8.748   (13.1% logic, 86.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_48  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_50

   Delay:               8.748ns  (13.1% logic, 86.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.784     R50C54A.F0 to    R51C52B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    8.748   (13.1% logic, 86.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_status_out[2]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               8.748ns  (13.1% logic, 86.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.784     R50C54A.F0 to    R51C53D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    8.748   (13.1% logic, 86.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_52  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_54

   Delay:               8.748ns  (13.1% logic, 86.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.784     R50C54A.F0 to    R51C52A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    8.748   (13.1% logic, 86.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_49  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_51

   Delay:               8.748ns  (13.1% logic, 86.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.784     R50C54A.F0 to    R51C52D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    8.748   (13.1% logic, 86.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_status_out[1]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_status_out[0]

   Delay:               8.748ns  (13.1% logic, 86.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.784     R50C54A.F0 to    R51C53C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    8.748   (13.1% logic, 86.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[9]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[8]

   Delay:               8.662ns  (13.3% logic, 86.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.698     R50C54A.F0 to    R53C53A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    8.662   (13.3% logic, 86.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[12]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               8.578ns  (13.4% logic, 86.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.614     R50C54A.F0 to    R49C49A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    8.578   (13.4% logic, 86.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_84  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               8.578ns  (13.4% logic, 86.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.614     R50C54A.F0 to    R49C50D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    8.578   (13.4% logic, 86.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[12]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[12]

   Delay:               8.578ns  (13.4% logic, 86.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.614     R50C54A.F0 to    R49C49C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    8.578   (13.4% logic, 86.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_19  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_20

   Delay:               8.492ns  (13.5% logic, 86.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.528     R50C54A.F0 to    R50C53B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    8.492   (13.5% logic, 86.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_45  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_47

   Delay:               8.492ns  (13.5% logic, 86.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.528     R50C54A.F0 to    R50C53D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    8.492   (13.5% logic, 86.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_21  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_22

   Delay:               8.492ns  (13.5% logic, 86.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.528     R50C54A.F0 to    R50C53C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    8.492   (13.5% logic, 86.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17

   Delay:               8.385ns  (13.7% logic, 86.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.970         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     5.814       A6.PADDI to     R50C54A.B0 PERST_N_c
CTOF_DEL    ---     0.180     R50C54A.B0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.421     R50C54A.F0 to    R49C52B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    8.385   (13.7% logic, 86.3% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "*ctc_reset_chx*" ;
            43 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[5]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[4]

   Delay:               3.225ns  (17.8% logic, 82.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.107     R50C54A.F0 to    R52C50D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    3.225   (17.8% logic, 82.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[1]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[0]

   Delay:               3.225ns  (17.8% logic, 82.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.107     R50C54A.F0 to    R52C50A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    3.225   (17.8% logic, 82.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[1]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[0]

   Delay:               3.225ns  (17.8% logic, 82.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.107     R50C54A.F0 to    R52C50B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    3.225   (17.8% logic, 82.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[1]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[0]

   Delay:               3.225ns  (17.8% logic, 82.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.107     R50C54A.F0 to    R53C50D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    3.225   (17.8% logic, 82.2% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[9]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[8]

   Delay:               3.213ns  (17.9% logic, 82.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.095     R50C54A.F0 to    R52C52C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    3.213   (17.9% logic, 82.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[7]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[6]

   Delay:               3.213ns  (17.9% logic, 82.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.095     R50C54A.F0 to    R52C52B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    3.213   (17.9% logic, 82.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[3]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[2]

   Delay:               3.213ns  (17.9% logic, 82.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.095     R50C54A.F0 to    R53C52C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    3.213   (17.9% logic, 82.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[7]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[6]

   Delay:               3.213ns  (17.9% logic, 82.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.095     R50C54A.F0 to    R52C52A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    3.213   (17.9% logic, 82.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[9]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[8]

   Delay:               3.213ns  (17.9% logic, 82.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     2.095     R50C54A.F0 to    R53C52D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    3.213   (17.9% logic, 82.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_85  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_86

   Delay:               3.043ns  (18.9% logic, 81.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.925     R50C54A.F0 to    R51C50C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    3.043   (18.9% logic, 81.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[9]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[8]

   Delay:               2.816ns  (20.4% logic, 79.6% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.698     R50C54A.F0 to    R53C53A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.816   (20.4% logic, 79.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[12]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[12]

   Delay:               2.732ns  (21.0% logic, 79.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.614     R50C54A.F0 to    R49C49C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.732   (21.0% logic, 79.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[12]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.732ns  (21.0% logic, 79.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.614     R50C54A.F0 to    R49C49A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.732   (21.0% logic, 79.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_84  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.732ns  (21.0% logic, 79.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.614     R50C54A.F0 to    R49C50D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.732   (21.0% logic, 79.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_16  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_17

   Delay:               2.539ns  (22.6% logic, 77.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.421     R50C54A.F0 to    R49C52B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.539   (22.6% logic, 77.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_82  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_83

   Delay:               2.539ns  (22.6% logic, 77.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.421     R50C54A.F0 to    R49C51D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.539   (22.6% logic, 77.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_27  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_28

   Delay:               2.464ns  (23.3% logic, 76.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.346     R50C54A.F0 to    R49C53D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.464   (23.3% logic, 76.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_25  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_26

   Delay:               2.464ns  (23.3% logic, 76.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.346     R50C54A.F0 to    R48C53A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.464   (23.3% logic, 76.7% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_1  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.119ns  (27.1% logic, 72.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.001     R50C54A.F0 to    R47C49D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.119   (27.1% logic, 72.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_4  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_5

   Delay:               2.119ns  (27.1% logic, 72.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.001     R50C54A.F0 to    R47C49B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.119   (27.1% logic, 72.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_2  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_3

   Delay:               2.119ns  (27.1% logic, 72.9% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     1.001     R50C54A.F0 to    R47C49C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.119   (27.1% logic, 72.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/in_skip_removed  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.078ns  (27.7% logic, 72.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.960     R50C54A.F0 to    R47C51B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.078   (27.7% logic, 72.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_enable  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.078ns  (27.7% logic, 72.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.960     R50C54A.F0 to    R47C51C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.078   (27.7% logic, 72.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               2.078ns  (27.7% logic, 72.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.960     R50C54A.F0 to    R47C51A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.078   (27.7% logic, 72.3% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[3]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[2]

   Delay:               2.000ns  (28.8% logic, 71.3% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.543     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.180     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.882     R50C54A.F0 to    R53C51D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    2.000   (28.8% logic, 71.3% route), 2 logic levels.


================================================================================
Preference: Unconstrained: CLOCK_DOMAIN
            0 unconstrained paths found
--------------------------------------------------------------------------------


================================================================================
Preference: Unconstrained: INPUT_SETUP
            7 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   INPUT_SETUP PORT "SF_MISO" CLKNET "U1_CORE/s_u3_clk_spi" 

Report:    5.196ns delay SF_MISO to U1_CORE/U7_CFI/U1_SPI/SLICE_7864 (5.406ns delay and -0.210ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.876         V2.PAD to       V2.PADDI SF_MISO
ROUTE         2     4.350       V2.PADDI to     R20C27C.B1 SF_MISO_c
CTOF_DEL    ---     0.180     R20C27C.B1 to     R20C27C.F1 U1_CORE/U7_CFI/U1_SPI/SLICE_7864
ROUTE         1     0.000     R20C27C.F1 to    R20C27C.DI1 U1_CORE/U7_CFI/U1_SPI/s_spi_dat_rx_6[7] (to U1_CORE/s_u3_clk_spi)
                  --------
                    5.406   (19.5% logic, 80.5% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "SF_MISO" CLKNET "U1_CORE/s_u3_clk_spi" 

Report:    5.027ns delay SF_MISO to U1_CORE/U7_CFI/U1_SPI/SLICE_7861 (5.237ns delay and -0.210ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.876         V2.PAD to       V2.PADDI SF_MISO
ROUTE         2     4.181       V2.PADDI to     R20C28C.A0 SF_MISO_c
CTOF_DEL    ---     0.180     R20C28C.A0 to     R20C28C.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_7861
ROUTE         1     0.000     R20C28C.F0 to    R20C28C.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_dat_rx_6[0] (to U1_CORE/s_u3_clk_spi)
                  --------
                    5.237   (20.2% logic, 79.8% route), 2 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "UART_RX_0" CLKNET "s_u1_clk_sys" 

Report:    1.219ns delay UART_RX_0 to UART_RX_0_MGIOL (0.902ns delay and 0.317ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.876         B9.PAD to       B9.PADDI UART_RX_0
ROUTE         1     0.026       B9.PADDI to    IOL_T31A.DI UART_RX_0_c (to s_u1_clk_sys)
                  --------
                    0.902   (97.1% logic, 2.9% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "UART_RX_1" CLKNET "s_u1_clk_sys" 

Report:    1.219ns delay UART_RX_1 to UART_RX_1_MGIOL (0.902ns delay and 0.317ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.876         D5.PAD to       D5.PADDI UART_RX_1
ROUTE         1     0.026       D5.PADDI to    IOL_L17B.DI UART_RX_1_c (to s_u1_clk_sys)
                  --------
                    0.902   (97.1% logic, 2.9% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "UART_RX_2" CLKNET "s_u1_clk_sys" 

Report:    1.219ns delay UART_RX_2 to UART_RX_2_MGIOL (0.902ns delay and 0.317ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.876        E14.PAD to      E14.PADDI UART_RX_2
ROUTE         1     0.026      E14.PADDI to    IOL_T58B.DI UART_RX_2_c (to s_u1_clk_sys)
                  --------
                    0.902   (97.1% logic, 2.9% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "UART_RX_3" CLKNET "s_u1_clk_sys" 

Report:    1.219ns delay UART_RX_3 to UART_RX_3_MGIOL (0.902ns delay and 0.317ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.876        D12.PAD to      D12.PADDI UART_RX_3
ROUTE         1     0.026      D12.PADDI to    IOL_T47A.DI UART_RX_3_c (to s_u1_clk_sys)
                  --------
                    0.902   (97.1% logic, 2.9% route), 1 logic levels.

Unconstrained Preference:
   INPUT_SETUP PORT "UART_RX_4" CLKNET "s_u1_clk_sys" 

Report:    1.219ns delay UART_RX_4 to UART_RX_4_MGIOL (0.902ns delay and 0.317ns setup)

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.876        D11.PAD to      D11.PADDI UART_RX_4
ROUTE         1     0.026      D11.PADDI to    IOL_T42A.DI UART_RX_4_c (to s_u1_clk_sys)
                  --------
                    0.902   (97.1% logic, 2.9% route), 1 logic levels.


================================================================================
Preference: Unconstrained: CLOCK_TO_OUT
            8 unconstrained paths found
--------------------------------------------------------------------------------

Unconstrained Preference:
   CLOCK_TO_OUT PORT "DL_UP" CLKNET "s_u1_clk_sys" 

Report:    7.674ns delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/SLICE_5679 to DL_UP

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C34C.CLK to     R61C34C.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/SLICE_5679 (from s_u1_clk_sys)
ROUTE        47     1.192     R61C34C.Q0 to     R59C37C.B0 U1_CORE/U1_PCIE.U1_E5/s_u1_dl_up
CTOF_DEL    ---     0.180     R59C37C.B0 to     R59C37C.F0 U1_CORE/U1_PCIE.U1_E5/SLICE_12556
ROUTE         3     4.141     R59C37C.F0 to      E18.PADDO s_u1_dl_up_i
DOPAD_DEL   ---     1.766      E18.PADDO to        E18.PAD DL_UP
                  --------
                    7.674   (30.5% logic, 69.5% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "SEGL_B" CLKNET "s_u1_clk_sys" 

Report:    6.732ns delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/SLICE_5679 to SEGL_B

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C34C.CLK to     R61C34C.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/SLICE_5679 (from s_u1_clk_sys)
ROUTE        47     1.192     R61C34C.Q0 to     R59C37C.B0 U1_CORE/U1_PCIE.U1_E5/s_u1_dl_up
CTOF_DEL    ---     0.180     R59C37C.B0 to     R59C37C.F0 U1_CORE/U1_PCIE.U1_E5/SLICE_12556
ROUTE         3     3.199     R59C37C.F0 to      L18.PADDO s_u1_dl_up_i
DOPAD_DEL   ---     1.766      L18.PADDO to        L18.PAD SEGL_B
                  --------
                    6.732   (34.8% logic, 65.2% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LTSSM_0" CLKNET "s_u1_clk_sys" 

Report:    6.122ns delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_5680 to LTSSM_0

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R59C76D.CLK to     R59C76D.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_5680 (from s_u1_clk_sys)
ROUTE        14     1.102     R59C76D.Q0 to     R52C79A.A0 U1_CORE/U1_PCIE.U1_E5/s_u1_ltssm_state[0]
CTOF_DEL    ---     0.180     R52C79A.A0 to     R52C79A.F0 U1_CORE/U1_PCIE.U1_E5/SLICE_12557
ROUTE         1     2.679     R52C79A.F0 to      F16.PADDO s_u1_ltssm_state_i[0]
DOPAD_DEL   ---     1.766      F16.PADDO to        F16.PAD LTSSM_0
                  --------
                    6.122   (38.2% logic, 61.8% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LTSSM_1" CLKNET "s_u1_clk_sys" 

Report:    5.976ns delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_5680 to LTSSM_1

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R59C76D.CLK to     R59C76D.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_5680 (from s_u1_clk_sys)
ROUTE        13     1.098     R59C76D.Q1 to     R52C79B.A0 U1_CORE/U1_PCIE.U1_E5/s_u1_ltssm_state[1]
CTOF_DEL    ---     0.180     R52C79B.A0 to     R52C79B.F0 U1_CORE/U1_PCIE.U1_E5/SLICE_12558
ROUTE         1     2.539     R52C79B.F0 to      E17.PADDO s_u1_ltssm_state_i[1]
DOPAD_DEL   ---     1.766      E17.PADDO to        E17.PAD LTSSM_1
                  --------
                    5.976   (39.1% logic, 60.9% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "SEGL_DP" CLKNET "s_u1_clk_sys" 

Report:    5.883ns delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/SLICE_5679 to SEGL_DP

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R61C34C.CLK to     R61C34C.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_lcmfci/SLICE_5679 (from s_u1_clk_sys)
ROUTE        47     1.192     R61C34C.Q0 to     R59C37C.B0 U1_CORE/U1_PCIE.U1_E5/s_u1_dl_up
CTOF_DEL    ---     0.180     R59C37C.B0 to     R59C37C.F0 U1_CORE/U1_PCIE.U1_E5/SLICE_12556
ROUTE         3     2.226     R59C37C.F0 to       U1.PADDO s_u1_dl_up_i
DOPAD_DEL   ---     1.890       U1.PADDO to         U1.PAD SEGL_DP
                  --------
                    5.883   (41.9% logic, 58.1% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LTSSM_3" CLKNET "s_u1_clk_sys" 

Report:    5.850ns delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_5681 to LTSSM_3

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.393    R59C74C.CLK to     R59C74C.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_5681 (from s_u1_clk_sys)
ROUTE        10     1.070     R59C74C.Q1 to     R52C76B.A0 U1_CORE/U1_PCIE.U1_E5/s_u1_ltssm_state[3]
CTOF_DEL    ---     0.180     R52C76B.A0 to     R52C76B.F0 U1_CORE/U1_PCIE.U1_E5/SLICE_12560
ROUTE         1     2.441     R52C76B.F0 to      F17.PADDO s_u1_ltssm_state_i[3]
DOPAD_DEL   ---     1.766      F17.PADDO to        F17.PAD LTSSM_3
                  --------
                    5.850   (40.0% logic, 60.0% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "LTSSM_2" CLKNET "s_u1_clk_sys" 

Report:    5.629ns delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_5681 to LTSSM_2

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395    R59C74C.CLK to     R59C74C.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_ltssm/SLICE_5681 (from s_u1_clk_sys)
ROUTE        10     1.074     R59C74C.Q0 to     R52C76A.A0 U1_CORE/U1_PCIE.U1_E5/s_u1_ltssm_state[2]
CTOF_DEL    ---     0.180     R52C76A.A0 to     R52C76A.F0 U1_CORE/U1_PCIE.U1_E5/SLICE_12559
ROUTE         1     2.214     R52C76A.F0 to      F18.PADDO s_u1_ltssm_state_i[2]
DOPAD_DEL   ---     1.766      F18.PADDO to        F18.PAD LTSSM_2
                  --------
                    5.629   (41.6% logic, 58.4% route), 3 logic levels.

Unconstrained Preference:
   CLOCK_TO_OUT PORT "SF_CS_N" CLKNET "s_u1_clk_sys" 

Report:    5.351ns delay U3_SYNC/SLICE_1757 to SF_CS_N

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.395     R18C7A.CLK to      R18C7A.Q0 U3_SYNC/SLICE_1757 (from s_u1_clk_sys)
ROUTE         2     3.066      R18C7A.Q0 to       R2.PADDO SF_CS_N_c
DOPAD_DEL   ---     1.890       R2.PADDO to         R2.PAD SF_CS_N
                  --------
                    5.351   (42.7% logic, 57.3% route), 2 logic levels.


================================================================================
Preference: Unconstrained: MAXDELAY
            0 unconstrained paths found
--------------------------------------------------------------------------------

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "U1_CORE/s_u3_clk_spi"    |             |             |
66.666667 MHz ;                         |   66.667 MHz|  353.107 MHz|   3  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U3_CLK/U1_PLL.PLL_E5/CLKOP"    |             |             |
100.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U3_CLK/o_clk_pll_out" 3.669725 |             |             |
MHz ;                                   |    3.670 MHz|  440.917 MHz|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE.U1_E5/s_u3_refclk"     |             |             |
100.000000 MHz PAR_ADJ 10.000000 ;      |  100.000 MHz|  170.853 MHz|   6  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE.U1_E5/s_u2_pclk"       |             |             |
250.000000 MHz PAR_ADJ 25.000000 ;      |  250.000 MHz|  309.693 MHz|   9  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk|             |             |
_0" 250.000000 MHz PAR_ADJ 25.000000 ;  |  250.000 MHz|  343.761 MHz|   6  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk"  |             |             |
250.000000 MHz PAR_ADJ 25.000000 ;      |  250.000 MHz|  311.915 MHz|  14  
                                        |             |             |
FREQUENCY NET "s_u1_clk_sys" 125.000000 |             |             |
MHz PAR_ADJ 12.500000 ;                 |  125.000 MHz|  142.857 MHz|   5  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

    0.026ns UART_RX_0.PADDI to UART_RX_0_MGIOL.DI UART_RX_0_c
    0.000ns SLICE_8057.F0 to SLICE_8057.DI0 s_u1_spi_ssel_i
    0.000ns U1_CORE/U7_CFI/SLICE_7849.F0 to U1_CORE/U7_CFI/SLICE_7849.DI0 U1_CORE/U7_CFI/s_cfi_fsm_i[10]
    0.689ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7841.Q0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7840.M0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_flag
    0.537ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7842.Q0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7874.M0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[0]
    0.853ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7842.Q1 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7874.M1 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[1]
    0.837ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7843.Q0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7875.M0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[2]
    0.837ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7843.Q1 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7875.M1 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[3]
    0.717ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7844.Q0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7876.M0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[4]
    0.837ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7844.Q1 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7876.M1 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[5]
    0.667ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7845.Q0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7877.M0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[6]
    0.667ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7845.Q1 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7877.M1 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[7]
    1.257ns U1_CORE/U7_CFI/U1_SPI/SLICE_7716.Q0 to SLICE_8057.C0 U1_CORE/U7_CFI/U1_SPI/s_u1_spi_ssel
    0.853ns U1_CORE/U7_CFI/U1_SPI/SLICE_7707.Q0 to U1_CORE/U7_CFI/SLICE_7849.A0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[10]
    4.181ns SF_MISO.PADDI to U1_CORE/U7_CFI/U1_SPI/SLICE_7861.A0 SF_MISO_c
    4.350ns SF_MISO.PADDI to U1_CORE/U7_CFI/U1_SPI/SLICE_7864.B1 SF_MISO_c
    0.532ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.532ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6242.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.758ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.758ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.908ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.590ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6239.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.743ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6239.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.474ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6239.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.994ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.971ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.352ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.255ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.052ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.917ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.454ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.999ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.716ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.801ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.801ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6175.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.801ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6176.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.427ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6177.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.440ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.255ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.788ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.914ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.914ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.914ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.914ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.914ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.914ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.837ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.837ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.687ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.687ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.661ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.661ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.309ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.309ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.333ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.333ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.129ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.129ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.433ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.433ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.663ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.663ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.256ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.256ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.663ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.663ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.560ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.560ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.926ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.926ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.792ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8514.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.998ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.268ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.502ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.799ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.421ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.062ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.835ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.441ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.441ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.321ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.799ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.230ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.955ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.309ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.309ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.700ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.778ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.160ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    2.426ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.847ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.468ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11305.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.058ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11306.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.274ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.A0 U1_CORE/U4_UART/s_cwr_rst
    1.557ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5747.CE U1_CORE/U4_UART/s_cwr_rst
    1.374ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.A0 U1_CORE/U4_UART/s_cwr_rst
    1.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5755.CE U1_CORE/U4_UART/s_cwr_rst
    1.130ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.C1 U1_CORE/U4_UART/s_cwr_rst
    1.312ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.C0 U1_CORE/U4_UART/s_cwr_rst
    1.130ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.C1 U1_CORE/U4_UART/s_cwr_rst
    1.057ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.B0 U1_CORE/U4_UART/s_cwr_rst
    1.312ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.C0 U1_CORE/U4_UART/s_cwr_rst
    1.660ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.B1 U1_CORE/U4_UART/s_cwr_rst
    1.011ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.CE U1_CORE/U4_UART/s_cwr_rst
    1.240ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.CE U1_CORE/U4_UART/s_cwr_rst
    1.354ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.C0 U1_CORE/U4_UART/s_cwr_rst
    1.522ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6027.CE U1_CORE/U4_UART/s_cwr_rst
    1.386ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.A0 U1_CORE/U4_UART/s_cwr_rst
    1.467ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6034.CE U1_CORE/U4_UART/s_cwr_rst
    2.097ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.C1 U1_CORE/U4_UART/s_cwr_rst
    1.540ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.D0 U1_CORE/U4_UART/s_cwr_rst
    1.895ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.A1 U1_CORE/U4_UART/s_cwr_rst
    2.085ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.C0 U1_CORE/U4_UART/s_cwr_rst
    2.021ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.D0 U1_CORE/U4_UART/s_cwr_rst
    1.157ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.D0 U1_CORE/U4_UART/s_cwr_rst
    1.157ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.D1 U1_CORE/U4_UART/s_cwr_rst
    1.522ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.CE U1_CORE/U4_UART/s_cwr_rst
    1.282ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.CE U1_CORE/U4_UART/s_cwr_rst
    2.804ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.A0 U1_CORE/U4_UART/s_cwr_rst
    3.282ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6300.CE U1_CORE/U4_UART/s_cwr_rst
    2.972ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.B0 U1_CORE/U4_UART/s_cwr_rst
    2.637ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6307.CE U1_CORE/U4_UART/s_cwr_rst
    2.865ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.C1 U1_CORE/U4_UART/s_cwr_rst
    2.839ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.D0 U1_CORE/U4_UART/s_cwr_rst
    3.092ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.C1 U1_CORE/U4_UART/s_cwr_rst
    3.492ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.C0 U1_CORE/U4_UART/s_cwr_rst
    3.786ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.C0 U1_CORE/U4_UART/s_cwr_rst
    3.124ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.D0 U1_CORE/U4_UART/s_cwr_rst
    3.124ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.D1 U1_CORE/U4_UART/s_cwr_rst
    2.864ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.CE U1_CORE/U4_UART/s_cwr_rst
    2.676ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.CE U1_CORE/U4_UART/s_cwr_rst
    2.768ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.A0 U1_CORE/U4_UART/s_cwr_rst
    2.637ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6575.CE U1_CORE/U4_UART/s_cwr_rst
    2.728ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.D0 U1_CORE/U4_UART/s_cwr_rst
    3.047ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6582.CE U1_CORE/U4_UART/s_cwr_rst
    2.878ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.C1 U1_CORE/U4_UART/s_cwr_rst
    2.993ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.C0 U1_CORE/U4_UART/s_cwr_rst
    2.878ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.C1 U1_CORE/U4_UART/s_cwr_rst
    2.885ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.D0 U1_CORE/U4_UART/s_cwr_rst
    3.421ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.D0 U1_CORE/U4_UART/s_cwr_rst
    3.367ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.D0 U1_CORE/U4_UART/s_cwr_rst
    3.367ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.D1 U1_CORE/U4_UART/s_cwr_rst
    2.634ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.CE U1_CORE/U4_UART/s_cwr_rst
    2.611ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.CE U1_CORE/U4_UART/s_cwr_rst
    2.075ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.A0 U1_CORE/U4_UART/s_cwr_rst
    2.460ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6851.CE U1_CORE/U4_UART/s_cwr_rst
    1.993ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.A0 U1_CORE/U4_UART/s_cwr_rst
    1.465ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6858.CE U1_CORE/U4_UART/s_cwr_rst
    2.027ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.B1 U1_CORE/U4_UART/s_cwr_rst
    1.523ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.D0 U1_CORE/U4_UART/s_cwr_rst
    1.855ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.C1 U1_CORE/U4_UART/s_cwr_rst
    1.745ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.C0 U1_CORE/U4_UART/s_cwr_rst
    1.901ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.C0 U1_CORE/U4_UART/s_cwr_rst
    2.300ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.A0 U1_CORE/U4_UART/s_cwr_rst
    2.300ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.A1 U1_CORE/U4_UART/s_cwr_rst
    2.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.CE U1_CORE/U4_UART/s_cwr_rst
    1.477ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.CE U1_CORE/U4_UART/s_cwr_rst
    2.652ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.D0 U1_CORE/U4_UART/s_cwr_rst
    2.652ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.D1 U1_CORE/U4_UART/s_cwr_rst
    2.211ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.B0 U1_CORE/U4_UART/s_cwr_rst
    2.211ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.B1 U1_CORE/U4_UART/s_cwr_rst
    1.381ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.B0 U1_CORE/U4_UART/s_cwr_rst
    1.381ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.B1 U1_CORE/U4_UART/s_cwr_rst
    1.652ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.B0 U1_CORE/U4_UART/s_cwr_rst
    1.689ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.B0 U1_CORE/U4_UART/s_cwr_rst
    2.972ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.B0 U1_CORE/U4_UART/s_cwr_rst
    3.448ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.B0 U1_CORE/U4_UART/s_cwr_rst
    3.517ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.C0 U1_CORE/U4_UART/s_cwr_rst
    2.878ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.C0 U1_CORE/U4_UART/s_cwr_rst
    2.481ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.B0 U1_CORE/U4_UART/s_cwr_rst
    1.855ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.C0 U1_CORE/U4_UART/s_cwr_rst
    0.776ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.D0 U1_CORE/U4_UART/s_cwr_rst
    1.120ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.D0 U1_CORE/U4_UART/s_cwr_rst
    0.553ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.B1 U1_CORE/U4_UART/s_cwr_rst
    2.621ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.B1 U1_CORE/U4_UART/s_cwr_rst
    3.367ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.D1 U1_CORE/U4_UART/s_cwr_rst
    3.611ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/SLICE_10827.B1 U1_CORE/U4_UART/s_cwr_rst
    3.112ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.D1 U1_CORE/U4_UART/s_cwr_rst
    2.065ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.A0 U1_CORE/U4_UART/s_cwr_rst
    1.823ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.A0 U1_CORE/U4_UART/s_cwr_rst
    0.773ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6251.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIK1G41
    0.761ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6252.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIK1G41
    0.916ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6253.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIK1G41
    0.916ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6254.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIK1G41
    0.564ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.560ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.628ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8514.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.764ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.764ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.719ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.764ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8569.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.719ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.946ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.710ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.508ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.864ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.984ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    1.236ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_11277.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.423ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.591ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.286ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_11277.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.511ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.511ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.603ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.802ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_11277.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.311ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.590ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.591ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.479ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.590ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_11277.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.913ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_11277.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.913ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_11277.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.854ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_11277.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag_0
    0.858ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6117.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.692ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6129.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    1.355ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    1.003ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6136.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    1.040ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.639ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6144.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    1.071ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    1.185ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6151.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    1.210ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.540ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6158.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    1.071ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.901ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.540ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6239.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.698ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.335ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6239.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6239.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_sync
    0.918ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6251.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8572.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.487ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6251.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.760ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6251.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.729ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6251.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.728ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6252.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.604ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6252.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.585ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6252.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8571.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.280ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6252.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.320ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6253.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.729ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6253.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11286.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.730ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6253.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9778.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.610ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6253.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9784.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.320ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6254.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8513.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.610ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6254.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11286.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.775ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6254.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.330ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6254.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9784.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/N_111_i
    0.595ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.528ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.528ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.788ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8571.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.788ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8572.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.958ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11288.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.352ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.352ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.595ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.595ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.563ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.809ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.526ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8514.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.183ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.706ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8571.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.706ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8572.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.170ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.184ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.760ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.080ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11288.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.591ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/N_207
    0.525ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/N_207
    0.525ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/N_207
    0.591ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/N_207
    0.450ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.300ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.777ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.951ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.686ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.855ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    1.147ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8571.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    1.147ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8572.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    1.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.681ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11284.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.953ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11288.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.514ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.156ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.750ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.159ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.827ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.568ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.568ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.514ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.301ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.389ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.389ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.582ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.582ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.856ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.856ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.794ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.794ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.794ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.794ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.794ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.794ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.497ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.497ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.542ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.542ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.739ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.739ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.623ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.623ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.542ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.542ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.750ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.750ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.426ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.426ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.794ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.794ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.724ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.724ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.827ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.337ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.358ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.425ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.425ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.890ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.718ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11284.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.160ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12566.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.739ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.177ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.006ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.006ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.049ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.692ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.692ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.219ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.785ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.101ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.101ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.101ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.101ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.101ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.101ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.613ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.613ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.062ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.062ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.943ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.943ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.372ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.372ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.763ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.763ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.371ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.371ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.371ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.371ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.575ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.575ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.575ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.575ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.575ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.575ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.575ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.575ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.580ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.580ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.199ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.451ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.450ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.372ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.372ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.883ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.692ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11284.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.856ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12566.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.140ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11284.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_177
    0.566ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.705ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.350ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.309ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.501ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.671ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.501ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.705ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.964ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12566.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.420ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.631ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.631ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.672ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.801ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    1.040ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.632ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.771ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.968ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    1.210ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    1.210ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.968ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.849ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    1.244ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.895ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8520.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    1.210ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    1.198ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.441ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    1.094ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    1.239ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.992ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.876ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    1.069ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.573ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_105
    0.803ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.803ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.430ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.444ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.171ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.454ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8514.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.532ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.702ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.532ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.454ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.473ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_221
    0.581ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.580ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.580ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.334ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.410ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_206
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_101
    0.593ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12566.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_274
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_68_i
    0.598ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[6]
    0.644ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.848ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.644ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8514.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    1.041ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    1.041ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.733ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    1.041ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8569.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    1.003ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.420ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.988ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.644ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.644ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.644ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.441ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.621ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8569.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.791ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.441ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.491ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.791ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.763ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_247
    0.308ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[3]
    0.473ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_252
    0.578ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[4]
    0.718ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_254
    0.334ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.481ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.685ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.685ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.685ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.535ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_110
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_55_i
    0.577ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_258
    0.410ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_259
    0.613ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.613ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.315ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_272
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[0]
    0.345ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_3
    0.345ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_3
    0.670ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_3
    0.670ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_3
    0.697ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6215.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_3
    0.637ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_3
    0.478ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6086.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u3_tx
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[1]
    0.639ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[2]
    0.764ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[3]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[4]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[5]
    0.763ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[5]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[6]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[7]
    0.764ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[7]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[8]
    0.764ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6215.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6215.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_0_iv_i[9]
    0.278ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6215.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8569.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[9]
    1.097ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/N_389_i
    0.941ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/N_389_i
    0.941ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/N_389_i
    1.346ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/N_389_i
    1.346ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/N_389_i
    1.332ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/N_389_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_57_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_97_i
    0.311ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.479ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.515ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns_0_i_i_3[4]
    0.619ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.791ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.591ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.436ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11287.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[3]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_93_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_91_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[0]
    0.457ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.282ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.471ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.471ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_196
    0.151ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.353ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.353ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.353ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.503ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_30_i
    0.292ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.437ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.764ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_214
    0.513ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.513ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.781ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.780ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.661ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8513.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.661ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8513.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.331ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9778.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.308ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8569.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_iv_0_0_0[8]
    0.799ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.799ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.680ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.800ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.693ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.693ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.690ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.309ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.309ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.713ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8569.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.477ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8569.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.592ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8513.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_249
    0.481ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.481ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.924ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.805ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.563ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11288.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6215.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.480ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11288.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6215.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.564ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11288.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.140ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9778.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_248
    0.601ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6215.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.924ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8513.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.805ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9778.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.553ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.642ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.450ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.642ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.450ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.450ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.618ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.811ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_231
    0.140ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11287.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_219
    0.448ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_25
    0.410ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_287
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8514.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_123
    0.140ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8572.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_251
    0.140ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8571.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_141
    0.290ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9784.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_3
    0.140ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11286.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_4
    0.409ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_5
    0.362ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6155.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.620ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.620ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.420ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.420ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag_RNO_2
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_ready_2
    0.319ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.553ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.278ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6158.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6158.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag_sync
    0.666ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6158.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag
    0.290ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_4
    0.409ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_5
    0.410ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_sample_tick
    0.308ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_11292.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/un1_s_u3_rd_ready[0]
    0.771ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.596ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.811ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.554ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.331ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.695ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.780ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6184.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.320ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6184.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.671ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.700ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.620ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.301ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.695ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.481ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.417ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.811ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.597ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.791ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.829ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.350ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.346ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6148.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.567ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.448ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.421ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.421ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag_RNO_3
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready_2
    0.542ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready
    0.278ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6151.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6151.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag_sync
    0.747ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6151.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag
    0.011ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.561ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.561ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.561ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.875ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.686ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.681ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.676ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.488ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.488ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.863ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    1.053ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.639ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.811ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10868.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.639ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.313ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6141.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.161ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.577ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.329ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.650ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.420ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag_RNO_4
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready_2
    0.323ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready
    0.278ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6144.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6144.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag_sync
    0.956ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6144.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag
    0.871ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.871ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.917ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/o_err_ovr_1
    1.012ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.147ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.760ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.588ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.452ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.180ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.634ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.920ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.451ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.773ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.451ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.592ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.637ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.544ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.544ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.637ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.624ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.855ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.835ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.617ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.481ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.789ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.651ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_2
    0.640ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready
    0.630ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10868.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready
    0.505ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6136.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6136.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag_sync
    0.623ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6136.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_ldmx_0
    0.313ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6133.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.311ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.578ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.508ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.508ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.760ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10868.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.760ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10868.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.628ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_en_17
    0.491ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6166.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    1.496ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6166.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.752ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6166.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10868.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.753ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6166.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10985.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.665ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6166.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_11292.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.911ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_10
    0.652ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_10
    0.630ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_10
    0.767ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_11
    1.036ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_11
    0.421ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_11
    0.592ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_en_13
    0.628ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_en_14
    0.865ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_8
    0.865ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_8
    0.421ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_8
    0.308ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[4]
    0.308ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[4]
    0.329ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[4]
    0.738ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[4]
    0.601ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[5]
    0.601ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[5]
    0.485ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[5]
    0.485ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[5]
    0.492ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[6]
    0.492ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[6]
    0.492ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[6]
    0.492ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[6]
    0.563ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[7]
    0.563ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[7]
    0.597ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[7]
    0.597ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[7]
    0.303ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6126.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.301ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.568ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.420ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.420ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag_RNO_5
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready_2
    0.592ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready
    0.278ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6129.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6129.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag_sync
    0.686ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6129.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag
    0.691ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6123.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    1.162ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    1.284ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    1.284ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    1.284ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.513ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.513ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10909.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.513ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10909.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.609ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6118.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    1.005ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6119.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    1.005ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6120.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.633ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.463ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.609ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6123.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.474ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6114.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.161ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.578ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_RNO_1
    0.526ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.526ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6118.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.603ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.453ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6118.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6289.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[0]
    0.874ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6118.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.704ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.487ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.505ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6118.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6289.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[1]
    0.516ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6119.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.662ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    1.127ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.667ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6119.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6290.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[2]
    0.662ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6119.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.662ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.957ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.667ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6119.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6290.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[3]
    0.830ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6120.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.474ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.329ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.887ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6120.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6291.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[4]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[5]
    0.746ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6291.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[5]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[6]
    0.671ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6292.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[6]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[7]
    0.753ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6292.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[7]
    0.887ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6196.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[8]
    0.623ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6123.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6196.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[10]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_ready_2
    0.335ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6117.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6117.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag_sync
    0.747ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6117.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag
    0.655ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.655ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.655ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.796ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.655ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.655ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.655ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.484ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.567ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.564ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.180ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.706ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.706ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.787ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.826ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.502ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.589ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.513ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.706ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.965ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.381ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.965ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.589ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.786ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.513ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11306.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.699ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/N_74
    0.421ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/N_74
    1.064ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/N_74
    1.194ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/N_74
    1.012ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/N_74
    0.882ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11306.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/N_74
    0.654ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timere
    0.654ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timere
    0.654ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timere
    0.654ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timere
    0.577ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10985.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_2
    0.543ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart
    0.140ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_4
    0.409ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_4
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10985.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng
    0.329ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.549ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.948ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8229.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.377ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8406.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.688ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.944ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.675ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.535ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8229.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.503ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8406.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.503ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8406.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.825ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.459ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10657.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.448ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.673ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.081ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.910ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.274ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.760ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.317ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.124ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.317ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.317ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.448ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8520.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.875ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.727ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.727ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.897ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.930ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.727ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.809ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.693ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.809ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.693ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.809ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.808ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.494ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.691ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.344ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.691ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.321ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.795ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.834ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.489ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.834ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.360ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.353ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.353ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.567ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.788ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.977ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.508ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.607ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11311.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.633ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.802ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.598ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.430ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.773ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9800.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.632ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.696ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.159ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.716ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.054ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8573.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.054ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8573.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.750ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8574.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.750ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8574.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.546ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.331ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.554ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.696ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11312.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.600ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.557ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.091ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.231ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.466ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.670ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.546ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.677ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8573.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.677ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8573.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.677ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8574.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.677ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8574.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.481ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.841ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.477ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.670ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.295ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.171ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.328ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10657.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.328ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10657.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.482ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10658.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.482ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10658.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.600ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11311.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.637ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11312.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_3
    0.161ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.801ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.511ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10909.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.329ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11311.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising_4
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8574.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_184
    0.611ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.752ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.611ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.600ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.471ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.918ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.441ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.441ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.609ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.729ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_78
    0.460ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9800.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_78
    0.487ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8522.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.670ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8522.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.690ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8522.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.601ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.601ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.421ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.481ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.485ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.755ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.651ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.473ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.593ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.663ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.989ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.135ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.783ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.544ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.103ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.933ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.498ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.739ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8573.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.739ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8573.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.594ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.594ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.696ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.889ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9800.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.696ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.593ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11305.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.430ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_94
    0.315ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_94
    0.389ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.389ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.659ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.659ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.659ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.710ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_11307.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.431ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.431ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.431ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.567ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.567ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.503ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.503ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.503ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.503ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.316ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.461ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.461ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.342ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.765ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.765ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.342ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n2
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_368_i
    0.471ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.471ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.471ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n3
    0.567ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.361ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.361ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.361ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.567ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_11307.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_129
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_38_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_34_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_32_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[1]
    0.457ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.576ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.886ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.716ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.900ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.705ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.900ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.886ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.576ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.492ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8521.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.487ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8575.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.492ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.492ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[3]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[4]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[5]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[6]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[7]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[8]
    0.462ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.602ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.312ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8229.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.348ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.689ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.348ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11310.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[9]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[10]
    0.767ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8229.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    1.076ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9802.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.494ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10658.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.613ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11310.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[11]
    0.334ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8406.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.469ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10658.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6086.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6086.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_sdin
    0.623ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6086.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_sync
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_367_i
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.161ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.665ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.502ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.788ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.788ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.761ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10659.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.519ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11313.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n1
    0.416ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.650ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.630ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.630ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.629ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10659.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.630ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11313.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n2
    0.311ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.563ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.352ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.352ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.506ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10659.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.506ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10659.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n3
    0.417ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.809ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.680ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.507ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.507ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_143_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_51_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_140_i
    0.812ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.855ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.037ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.048ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.038ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.219ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.049ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.811ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.630ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.630ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.982ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.280ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11305.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_138_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns[0]
    0.331ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.331ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.331ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10909.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_369_i
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.321ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.504ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.655ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8575.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.351ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.774ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.574ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11308.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_370_i
    0.605ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.757ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8575.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.602ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.487ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.436ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11308.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_371_i
    0.331ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8575.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.481ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.568ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.567ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11308.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_29
    0.417ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.596ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8575.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.597ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.140ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_125
    0.577ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_104
    0.308ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8573.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count_cnst_tz[0]
    0.743ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_382
    0.473ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_382
    0.420ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_382
    0.140ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8520.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0[1]
    0.409ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_2[1]
    0.593ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_0
    0.323ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_5_s2
    0.473ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9802.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_8_s8
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8575.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_109
    0.140ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_i_0[4]
    0.320ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11313.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_c1
    0.320ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11313.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_c1
    0.614ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.494ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.599ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.804ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.688ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.688ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.621ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.621ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.564ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.469ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.589ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2[0]
    0.589ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2[0]
    0.494ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9799.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_88
    0.409ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_a3_1_2
    0.410ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_137
    0.763ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_385
    0.331ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.331ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.513ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.513ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.297ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_179
    0.297ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_179
    0.297ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11306.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_181
    0.297ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11306.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_181
    0.423ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11305.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_97
    0.611ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.303ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8521.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.482ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.752ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.298ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.814ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.909ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.909ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.685ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8520.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.803ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8521.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.488ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8522.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.633ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.431ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.483ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.308ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8521.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_169
    0.763ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11308.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_70
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9800.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_384
    0.760ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11311.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_374
    0.760ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11311.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_374
    0.577ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_countlde_0_0
    0.308ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_countlde_0_a3_0_0
    0.448ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8229.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9799.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_11
    0.470ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9799.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.470ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9802.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.742ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8521.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_a5_2_1[1]
    0.140ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_a3_0_1[0]
    0.430ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.430ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.430ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.290ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11312.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_0_sqmuxa_1
    0.430ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.430ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.621ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.973ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.886ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.803ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.140ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_159
    0.470ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_0
    0.470ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_0
    0.147ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_11307.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_a3_1
    0.771ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_11307.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_a3_1
    0.409ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_141
    0.410ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10909.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8520.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_a5_1_0[1]
    0.611ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8520.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.793ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8521.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.420ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.611ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10909.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.794ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11306.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.410ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_0
    0.140ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10659.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_a3_0_2
    0.308ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10657.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_238
    0.612ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.612ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.986ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    1.106ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.421ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.323ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10657.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_239
    0.410ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10658.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_391_mux
    0.290ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10658.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_243
    0.655ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_2
    0.567ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_2
    0.567ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_2
    0.431ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.431ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.431ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.409ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10659.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_a3_2
    0.410ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_a3_0_1
    0.718ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10909.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_379
    0.765ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11310.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_249
    0.874ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8406.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_254
    0.287ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8522.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un62_s_mark
    0.287ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un62_s_mark
    0.599ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8522.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un75_s_mark
    0.549ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un75_s_mark
    0.917ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un59_s_space
    0.593ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un72_s_space
    0.465ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.147ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.290ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2_1[0]
    0.409ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_138_i_1
    0.645ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_366.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.742ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.742ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.730ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.860ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.946ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    1.065ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.946ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    1.065ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.644ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.644ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.644ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.644ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.860ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.860ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.796ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.796ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.278ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6203.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6182.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_word_length_sync[0]
    0.592ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6182.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[2]
    0.278ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6203.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6182.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_word_length_sync[1]
    0.578ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6182.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[3]
    0.278ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6184.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6184.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_s[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_s[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_s[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_s[3]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_s[4]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_s[5]
    0.423ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6175.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[0]
    0.764ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6175.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[1]
    0.644ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6176.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_11314.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[2]
    0.542ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6176.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_11314.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[3]
    0.478ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6177.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[4]
    0.639ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6166.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6166.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng_1
    0.473ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_0
    0.592ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_11314.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_1
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_cry[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_cry[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_cry[4]
    0.161ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.682ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6037.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.329ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag_RNO_2
    0.335ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6034.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6034.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag_sync
    0.785ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6034.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_ready_2
    0.151ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.476ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6030.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.331ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag_RNO_3
    0.278ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6027.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6027.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag_sync
    0.577ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6027.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_ready_2
    0.311ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.491ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.491ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.564ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[1]
    0.344ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.344ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.480ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[2]
    0.618ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.618ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.319ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[3]
    0.601ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.601ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.600ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[4]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[5]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[6]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[7]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[8]
    0.651ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.651ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.775ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[9]
    0.600ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.600ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.621ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[10]
    0.481ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.481ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.331ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[11]
    0.600ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.600ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.600ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[12]
    0.481ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.481ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.775ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[13]
    0.597ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.597ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.480ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[14]
    0.568ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.568ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.319ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[15]
    0.599ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_366.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.584ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.140ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_366.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_s_15_0_S0_3
    0.578ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_365.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S1_3
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_365.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S0_3
    0.578ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_364.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S1_3
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_364.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S0_3
    0.577ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_363.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S1_3
    0.308ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_363.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S0_3
    0.577ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_362.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S1_3
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_362.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S0_3
    0.747ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_361.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S1_3
    0.308ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_361.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S0_3
    0.577ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_360.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S1_3
    0.308ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_360.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S0_3
    0.578ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_359.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S1_3
    0.458ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_359.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S0_3
    0.747ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_358.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_0_0_RNO_3
    0.903ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_359.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_4
    0.718ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_359.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_0_3
    0.717ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_360.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_4
    0.763ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_360.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_0_3
    0.887ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_361.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_4
    1.087ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_361.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_0_3
    0.718ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_362.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_4
    0.763ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_362.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_0_3
    0.717ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_363.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_4
    0.718ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_363.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_0_3
    0.763ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_364.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_4
    0.763ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_364.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_0_3
    0.717ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_365.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_4
    0.593ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_365.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_0_3
    0.766ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.616ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_358.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_359.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_0
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_359.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_360.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_2
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_360.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_361.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_4
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_361.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_362.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_6
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_362.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_363.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_8
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_363.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_364.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_10
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_364.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_365.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_12
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_365.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_366.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_14
    0.356ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.674ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6517.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.308ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.578ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.679ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.808ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6514.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.829ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6514.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.709ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6514.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.724ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.555ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    2.001ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.814ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.027ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.050ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.758ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.545ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.383ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.749ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6450.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.526ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6451.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.526ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6452.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    2.048ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.699ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.664ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.360ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.761ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.302ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.302ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.180ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.180ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.345ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.345ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.350ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.350ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.528ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.528ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.378ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.788ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.378ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.378ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    2.293ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    2.293ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    2.143ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    2.193ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    2.143ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    2.143ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.076ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.076ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.692ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.692ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    2.293ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    2.293ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.503ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.503ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.926ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.926ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.814ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.698ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.898ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.022ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.441ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.848ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.249ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.665ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.489ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.838ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.555ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.008ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    2.167ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.302ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.302ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.180ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.180ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.688ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.696ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/SLICE_10827.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.819ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    2.503ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11347.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.535ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6526.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNINVD71
    1.030ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6527.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNINVD71
    0.887ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6528.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNINVD71
    1.030ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6529.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNINVD71
    0.298ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.554ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.567ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.417ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.607ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.608ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.608ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.498ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.789ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.342ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.492ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.492ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.619ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.619ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.705ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.705ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.555ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.555ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.743ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.743ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.320ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag_0_5
    0.535ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6392.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.710ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6404.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.710ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.698ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6411.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    1.016ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    1.241ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6419.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    1.071ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.887ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6426.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.684ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    1.021ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6433.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.878ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    1.198ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.698ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6514.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    1.241ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.335ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6514.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6514.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_sync
    0.797ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6526.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8578.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.469ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6526.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.793ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6526.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8579.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.585ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6526.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.490ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6527.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8580.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.320ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6527.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.584ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6527.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8577.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.584ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6527.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.603ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6528.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8576.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.729ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6528.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11336.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.658ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6528.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.337ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6528.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9827.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.490ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6529.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8523.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.470ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6529.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11336.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.462ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6529.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.731ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6529.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9827.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/N_111_i
    0.448ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.303ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.498ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    1.299ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8576.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    1.299ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8577.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.353ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8578.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.353ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8579.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.958ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8580.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.958ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11335.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.992ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.594ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.594ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.593ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.593ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.353ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.081ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8576.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.081ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8577.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.503ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8578.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.503ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8579.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.263ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8580.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.718ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.718ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.977ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.113ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11335.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.991ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12598.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.651ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/N_207
    0.833ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/N_207
    0.833ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/N_207
    0.651ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/N_207
    0.659ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.659ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.983ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.864ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.602ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.602ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.539ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.730ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11332.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.560ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12598.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.492ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.932ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.195ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.889ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.879ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.264ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.949ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.948ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.855ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.301ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.948ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.948ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.075ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.075ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.186ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.186ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.279ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.279ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.926ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.926ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.183ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.183ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.345ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.345ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.540ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.540ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.560ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.560ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.594ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.594ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.367ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.367ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.379ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.379ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.540ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.540ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.279ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.279ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.367ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.367ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.325ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.464ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.179ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    2.138ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.744ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.744ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.948ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11331.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.264ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11332.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.342ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.563ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.850ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.466ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.053ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.074ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.580ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.784ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.784ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.861ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.161ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.056ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.056ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.984ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.984ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.261ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.261ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.720ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.720ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.508ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.508ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.842ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.379ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.508ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.508ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.768ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.768ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.034ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.614ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.034ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.034ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.338ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.338ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.508ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.508ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.659ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.659ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.720ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.720ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.453ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.453ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.582ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.582ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.053ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    2.226ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.852ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.852ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.934ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11331.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.580ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11332.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.745ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.553ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.755ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.755ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.771ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.181ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.372ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.372ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.522ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.531ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.554ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8576.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.554ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8577.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.841ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8578.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.841ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8579.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.982ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8580.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.796ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11331.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.648ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.692ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11335.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.140ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11331.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_177
    0.764ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11332.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_274
    0.719ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    1.501ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    1.654ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    1.087ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.837ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.645ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.815ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    1.147ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.849ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.849ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    1.385ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    1.385ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.645ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    1.178ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.421ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    1.385ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.912ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.858ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11333.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.645ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12598.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_105
    0.431ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.685ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.815ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.678ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.632ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.371ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.633ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.692ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.521ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.736ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.597ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.784ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11333.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.494ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11337.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.334ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.481ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.481ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.658ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.917ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.931ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.931ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.478ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.488ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.748ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_68_i
    0.409ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_55_i
    0.563ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.642ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.352ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.352ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.785ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11333.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_123
    0.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.489ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.509ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.611ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.409ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_258
    0.420ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.420ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.140ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_95
    0.542ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[1]
    0.451ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.451ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.631ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.631ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.824ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.963ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.963ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.451ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.631ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[0]
    0.410ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_259
    0.906ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.147ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.458ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_272
    0.481ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_2
    0.481ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_2
    0.520ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_2
    0.649ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_2
    0.481ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6490.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_2
    0.481ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_2
    0.308ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6361.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u3_tx
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[1]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[2]
    0.542ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[2]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[3]
    0.458ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[3]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[4]
    0.473ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[4]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[5]
    0.323ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[5]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[6]
    0.592ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[6]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[7]
    0.593ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[7]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[8]
    0.323ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6490.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6490.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_0_iv_i[9]
    0.478ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6490.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[9]
    0.691ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/N_389_i
    0.691ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/N_389_i
    0.691ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/N_389_i
    1.505ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/N_389_i
    1.505ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/N_389_i
    1.661ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/N_389_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_57_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_97_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns_0_i_i_2[4]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[3]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_93_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_91_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_110
    0.467ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.524ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.524ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.467ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.171ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.573ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.521ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.930ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.650ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.650ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.381ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_196
    0.311ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.564ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.352ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.352ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.502ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_101
    0.151ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.492ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.492ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.632ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_30_i
    0.292ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.557ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.308ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_217
    0.625ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11335.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.303ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11335.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6490.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.303ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11335.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6490.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.745ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11335.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.593ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_iv_0_0_0[8]
    0.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8523.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_249
    0.298ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8523.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.420ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8523.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.568ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.140ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_248
    0.770ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6490.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.953ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8523.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.952ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.655ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.940ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.530ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.465ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.700ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.530ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11333.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.680ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12598.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12598.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns_i_0_0_1[2]
    0.140ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11333.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_231
    0.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11337.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_219
    0.423ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_25
    0.409ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_206
    0.458ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8576.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_147
    0.140ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8580.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_255
    0.140ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8579.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_253
    0.140ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8578.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_251
    0.458ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8577.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_141
    0.543ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9827.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_3
    0.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11336.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_4
    0.409ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_5
    0.644ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6430.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.161ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.444ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.421ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.553ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag_RNO_10
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_ready_2
    0.899ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.469ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.278ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6433.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6433.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag_sync
    0.578ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6433.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag
    0.718ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_4
    0.423ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_5
    0.577ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_sample_tick
    0.308ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_11339.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/un1_s_u3_rd_ready[0]
    0.783ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.725ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.953ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.564ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.329ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.329ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    1.090ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6459.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    1.260ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6459.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.667ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.657ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.667ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.301ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.481ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.481ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.417ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.613ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.613ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.787ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.787ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.787ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.464ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6423.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.618ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.669ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.420ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.554ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag_RNO_11
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready_2
    0.542ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready
    0.335ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6426.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6426.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag_sync
    0.747ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6426.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag
    0.021ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.344ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.521ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.521ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.692ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.934ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    1.431ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    1.300ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    0.607ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    0.757ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    1.281ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    0.939ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    0.798ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    1.565ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10867.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    1.664ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    0.313ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6416.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.311ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.578ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.344ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.289ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.420ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag_RNO_12
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready_2
    0.543ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready
    0.278ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6419.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6419.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag_sync
    0.578ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6419.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag
    0.951ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/o_err_ovr_1
    1.291ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.706ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.479ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.304ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/o_err_ovr_1
    1.128ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.666ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.378ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.128ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.786ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.363ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.667ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.363ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.920ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.104ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.533ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.013ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.013ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.363ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.992ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.992ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.494ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.688ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.104ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.128ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.128ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11353.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.128ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.499ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.341ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.161ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.661ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_2
    0.783ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready
    0.603ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10867.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready
    0.278ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6411.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6411.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag_sync
    1.011ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6411.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_ldmx
    0.484ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6408.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.321ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.504ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.587ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.587ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.421ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10867.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.421ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10867.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.858ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_en_17
    0.549ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6441.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    1.891ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6441.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    1.475ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6441.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10867.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.923ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6441.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10981.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.909ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6441.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_11339.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.786ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_10
    0.936ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_10
    0.936ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_10
    0.725ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_10
    0.915ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_11
    0.916ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_11
    0.916ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_11
    0.284ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_11
    0.592ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_en_13
    0.458ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_en_14
    0.966ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_8
    0.816ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_8
    0.816ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_8
    0.421ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_8
    0.342ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[10]
    0.342ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[10]
    0.655ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[10]
    0.682ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[10]
    0.448ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[8]
    0.448ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[8]
    0.481ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[8]
    0.481ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[8]
    0.613ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[9]
    0.613ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[9]
    0.597ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[9]
    0.597ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[9]
    0.781ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[11]
    0.781ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[11]
    0.781ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[11]
    0.781ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[11]
    0.528ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6401.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.301ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.667ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.421ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.421ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag_RNO_13
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready_2
    0.273ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready
    0.335ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6404.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6404.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag_sync
    0.273ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6404.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag
    0.696ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6398.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.950ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.960ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.691ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.691ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.294ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.352ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8528.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.781ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11348.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.955ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6393.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.955ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6394.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.955ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6395.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.746ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.467ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.637ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6398.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.694ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6389.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.311ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.563ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.989ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_RNO_9
    1.167ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    1.167ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.817ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6393.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.672ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11351.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.704ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6393.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6564.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[0]
    0.664ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6393.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.681ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.681ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.469ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11351.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.842ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6393.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6564.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[1]
    0.816ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6394.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.448ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.448ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.481ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.661ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6394.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6565.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[2]
    0.678ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6394.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.619ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.619ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.973ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.661ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6394.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6565.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[3]
    0.830ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6395.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.491ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.491ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.613ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11351.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.661ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6395.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6566.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[4]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[5]
    1.028ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6566.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[5]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[6]
    0.769ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6567.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[6]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[7]
    0.838ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6567.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[7]
    0.527ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6471.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[8]
    0.914ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6398.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6471.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[10]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_ready_2
    0.335ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6392.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6392.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag_sync
    0.955ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6392.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag
    0.633ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    0.633ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    0.633ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    0.774ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    0.800ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    0.800ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    0.800ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    0.803ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    1.164ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.454ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.730ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.506ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.506ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.784ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.074ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.846ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.774ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.351ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.568ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.775ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.784ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.784ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.760ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.351ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.601ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/N_74
    0.421ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/N_74
    0.992ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/N_74
    1.173ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/N_74
    1.173ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/N_74
    0.484ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timere
    0.484ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timere
    0.484ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timere
    0.484ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timere
    0.959ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10981.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_2
    0.478ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart
    0.140ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_4
    0.409ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_4
    0.785ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10981.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng
    0.683ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.620ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.683ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.521ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.423ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.286ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.603ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.603ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9853.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.600ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8627.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2_1
    0.770ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2_1
    0.838ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.643ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.174ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.826ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8582.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.826ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8582.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.334ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.893ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.858ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10662.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.613ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11350.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.366ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.521ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.362ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.786ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.786ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.077ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.893ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.544ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.544ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.847ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.496ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.678ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.247ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8582.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.247ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8582.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.574ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.520ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.242ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.787ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.367ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10662.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.367ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10662.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.197ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10666.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.197ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10666.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.848ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11349.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.930ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11350.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.367ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11352.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10662.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count_cnst_tz[0]
    0.704ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.878ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.712ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8251.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.554ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8408.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.640ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8408.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.479ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.627ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10666.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.364ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.773ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.364ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.364ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8251.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.553ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8408.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.364ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.895ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.892ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.513ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.782ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.513ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.782ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.337ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.074ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.329ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.790ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.785ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11347.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.785ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11350.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.601ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.665ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.887ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.373ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.521ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.373ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.521ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.678ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.762ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.600ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.331ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.924ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.853ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11347.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.712ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.712ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.505ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.505ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.505ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.505ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.675ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.439ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.439ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.725ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8528.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.512ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.512ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.651ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.651ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.472ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.725ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.725ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.472ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.539ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11353.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.512ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.699ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.699ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.584ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.584ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.420ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.161ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.745ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.733ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11348.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.511ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11352.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.339ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.489ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.339ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.356ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.748ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.797ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.159ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising_4
    0.151ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.553ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11352.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_3
    0.718ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8582.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_184
    0.526ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.481ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.479ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.750ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.429ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.795ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.795ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.609ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.597ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.609ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.311ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.534ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.534ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.534ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.491ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.384ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.491ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.617ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.811ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.811ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.811ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.331ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8583.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.331ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.593ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.593ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.594ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.594ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.528ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.941ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8583.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.941ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.771ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11353.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.330ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11353.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.542ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_104
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[1]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[2]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[4]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[6]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[5]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[3]
    0.759ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.349ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.349ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.940ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.940ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.147ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.315ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.430ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.286ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.602ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8583.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.619ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.619ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.602ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.308ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_125
    0.869ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8627.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.981ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8627.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    1.039ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8627.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.298ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.420ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.568ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.430ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.430ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.430ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.816ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.700ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.632ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8627.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.363ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.363ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9853.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.700ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11354.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.329ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.474ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.474ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.331ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8627.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.755ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.754ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9853.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.593ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11354.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n2
    0.313ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.463ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.313ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.313ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.732ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.462ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.689ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.550ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.689ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.689ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.689ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.590ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.590ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.627ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.627ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.590ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.627ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.627ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n2
    0.309ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.309ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.309ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    1.237ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8528.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    1.561ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8529.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    1.029ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8627.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.500ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    1.154ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    1.292ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    1.043ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11348.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_367_i
    0.492ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.492ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.632ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.487ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_29
    0.301ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.481ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8583.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.481ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_368_i
    0.674ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.807ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.674ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n3
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_129
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_38_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_34_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_32_i
    0.469ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.557ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.428ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.514ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.942ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.799ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.942ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.799ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.735ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.481ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8529.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.660ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8583.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.994ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.805ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[7]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[8]
    0.777ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.624ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.765ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8251.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.765ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.624ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.590ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[9]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[10]
    0.603ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8251.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    1.027ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9848.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.336ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.555ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10666.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[11]
    0.557ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8408.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.993ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11349.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6361.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6361.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_sdin
    1.098ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6361.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_sync
    0.678ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.678ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.678ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n3
    0.604ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.787ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.787ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_143_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_51_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_140_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_138_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns[0]
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8528.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.448ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.568ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_369_i
    0.520ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.678ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.520ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_370_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_371_i
    0.409ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_159
    0.628ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[2]
    0.843ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_0
    0.409ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9829.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_5_s2
    0.140ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9848.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_8_s8
    1.191ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8583.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_109
    0.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_i_0[4]
    0.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11354.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.409ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_c1
    0.420ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2[0]
    0.420ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2[0]
    0.743ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_a3_0_1[0]
    0.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9846.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_88
    0.592ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_a3_1_2
    0.410ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[5]
    0.900ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.900ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.861ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.861ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.421ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_181
    0.421ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_181
    0.470ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_2315
    0.470ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_2315
    0.628ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11347.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_97
    0.497ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.787ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8529.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.677ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.159ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.732ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.487ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11352.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_374
    0.487ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11352.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_374
    0.986ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.441ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.874ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.441ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.986ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.654ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.453ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_countlde_0_0
    0.140ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8251.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9846.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_11
    0.606ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9846.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.727ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9848.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.573ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8529.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_a5_2_1[1]
    0.308ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8529.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_169
    0.409ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_0_sqmuxa_1
    0.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_377
    1.052ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.612ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.612ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.870ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8528.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    1.052ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8529.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.870ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.612ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.410ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_141
    0.830ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.857ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.857ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    1.494ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    1.084ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.957ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.153ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.140ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10666.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_238
    0.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8528.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_168
    0.723ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10662.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_239
    0.409ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10666.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_391_mux
    0.991ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11351.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9829.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_2
    0.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11351.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_2
    0.147ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11351.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_2
    0.748ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9829.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.498ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.421ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.458ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11349.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_243
    0.450ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_300
    0.450ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_300
    0.450ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_300
    0.450ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_300
    0.450ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_300
    0.165ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_0
    0.165ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_0
    0.165ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_0
    0.165ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_0
    0.165ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_0
    0.409ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_249
    0.593ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8408.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_254
    0.458ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11348.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_379
    0.453ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11350.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_a4_2
    0.590ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9853.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_1
    0.590ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9853.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_1
    0.542ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2_1[0]
    0.409ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i_1
    0.759ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_394.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    1.076ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    1.076ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    1.059ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    1.346ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    1.406ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    1.526ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    1.525ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    1.525ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.985ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.985ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.883ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.985ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    1.592ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.985ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    1.153ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    1.153ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.505ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6478.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6457.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_word_length_sync[0]
    0.592ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6457.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[2]
    0.278ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6478.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6457.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_word_length_sync[1]
    0.578ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6457.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[3]
    0.278ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6459.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6459.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_s[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_s[1]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_s[2]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_s[3]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_s[4]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_s[5]
    0.543ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6450.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_11355.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[0]
    0.323ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6450.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_11355.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[1]
    0.593ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6451.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[2]
    0.273ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6451.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[3]
    0.323ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6452.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[4]
    0.278ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6441.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6441.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng_1
    0.543ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_0
    0.666ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_11355.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_1
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_cry[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_cry[2]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_cry[4]
    0.161ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.644ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6310.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.329ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag_RNO_8
    0.335ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6307.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6307.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag_sync
    0.578ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6307.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_ready_2
    0.161ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.474ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6303.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.784ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag_RNO_9
    0.278ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6300.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6300.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag_sync
    0.842ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6300.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_ready_2
    0.311ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.508ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.508ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.665ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[1]
    0.772ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.772ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.590ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[2]
    0.501ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.501ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[3]
    0.614ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.614ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.584ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[4]
    0.567ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.567ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[5]
    0.597ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.597ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.584ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[6]
    0.623ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.623ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.469ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[7]
    0.596ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.596ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.585ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[8]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[9]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[10]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[11]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[12]
    0.567ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.567ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.469ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[13]
    0.600ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.600ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.601ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[14]
    0.331ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.331ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[15]
    0.755ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_394.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.584ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.628ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_387.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S0_2
    0.747ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_387.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S1_2
    0.628ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_388.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S0_2
    0.578ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_388.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S1_2
    0.458ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_389.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S0_2
    0.578ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_389.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S1_2
    0.308ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_390.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S0_2
    0.747ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_390.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S1_2
    0.768ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_391.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S0_2
    0.577ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_391.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S1_2
    0.458ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_392.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S0_2
    0.578ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_392.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S1_2
    0.458ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_393.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S0_2
    0.577ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_393.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S1_2
    0.628ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_394.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_s_15_0_S0_2
    0.593ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_386.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_0_0_RNO_2
    0.763ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_387.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_3
    0.718ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_387.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_0_2
    0.887ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_388.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_3
    0.592ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_388.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_0_2
    0.718ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_389.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_3
    0.717ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_389.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_0_2
    0.747ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_390.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_3
    0.887ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_390.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_0_2
    0.764ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_391.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_3
    0.763ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_391.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_0_2
    0.887ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_392.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_3
    0.717ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_392.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_0_2
    0.764ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_393.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_3
    0.717ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_393.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_0_2
    1.025ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    1.024ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    1.024ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_386.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_387.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_0
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_387.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_388.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_2
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_388.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_389.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_4
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_389.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_390.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_6
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_390.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_391.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_8
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_391.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_392.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_10
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_392.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_393.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_12
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_393.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_394.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_14
    0.319ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.664ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6796.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.584ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.364ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.349ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.600ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6793.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.621ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6793.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.600ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6793.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.919ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.112ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.684ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.087ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.578ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.270ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.126ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.439ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.588ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.588ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6730.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.705ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6731.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    2.052ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6732.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.944ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.462ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.581ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.184ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.264ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.264ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.685ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.685ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.916ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.916ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.264ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.264ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.852ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.852ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.944ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.944ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.557ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.557ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.867ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.867ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.647ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.647ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.739ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.739ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.991ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.991ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.841ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.110ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.685ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.685ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.352ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.352ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.647ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.647ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.797ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.797ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.304ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.304ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.032ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.113ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.778ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.157ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.461ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.685ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.161ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.011ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.609ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.968ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.053ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.032ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.844ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.018ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.860ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.944ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.294ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.110ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.110ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.352ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.582ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.352ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.461ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.421ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.044ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6805.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIQTBA1
    1.044ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6806.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIQTBA1
    1.044ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6807.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIQTBA1
    1.044ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6808.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIQTBA1
    0.567ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.568ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.553ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.280ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.607ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.608ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.608ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.568ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.568ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.492ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.342ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.342ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.580ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.580ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.580ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.342ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.492ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.492ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.786ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.786ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.786ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag_0_9
    0.567ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6672.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.968ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6684.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.968ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.349ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6691.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.555ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.994ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6699.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    1.293ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.915ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6706.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.956ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    1.293ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6713.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    1.141ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.567ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.349ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6793.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.349ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.335ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6793.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6793.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_sync
    0.944ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6805.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.319ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6805.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.673ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6805.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.584ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6805.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.760ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6806.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.470ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6806.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.490ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6806.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.590ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6806.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.733ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6807.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.469ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6807.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11377.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.337ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6807.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10670.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.337ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6807.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10670.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.489ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6808.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.319ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6808.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11377.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.730ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6808.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10670.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.759ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6808.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11376.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/N_111_i
    0.352ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.526ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.474ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.642ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.534ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.534ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.932ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.673ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.654ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.654ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.578ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.654ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.102ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.349ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8585.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.542ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8586.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.695ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8587.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.155ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8588.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.488ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8589.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.295ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8590.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.426ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8591.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.964ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.695ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.695ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.485ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/N_207
    0.494ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/N_207
    0.494ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/N_207
    0.423ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.613ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.613ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.614ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.489ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.682ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.807ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.989ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.989ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.614ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11374.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.931ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.931ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.916ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.023ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.250ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.991ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.754ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.191ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.041ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.704ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.311ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.758ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.758ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.754ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.754ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.002ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.002ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.626ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.626ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.694ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.694ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.776ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.776ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.002ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.002ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.053ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.053ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.002ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.002ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.425ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.425ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.694ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.425ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.780ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.780ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.264ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.264ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.027ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.027ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.054ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.054ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.023ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.695ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.695ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.041ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11374.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    1.432ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11375.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.573ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.351ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.894ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.860ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.726ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.726ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.324ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.737ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.887ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.694ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.623ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.323ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.323ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.086ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.086ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.130ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.130ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.272ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.272ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.816ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.816ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.893ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.893ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.130ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.130ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.236ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.236ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.130ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.130ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.860ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.860ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.936ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.936ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.893ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.893ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.871ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.871ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.236ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.236ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.509ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.509ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.310ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.816ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.816ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.887ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11374.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    1.191ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11375.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.290ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11374.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_177
    0.918ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.043ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.042ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.128ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.654ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.655ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.439ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.707ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.707ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.643ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.654ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.675ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.870ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.642ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.781ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.795ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.795ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.451ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.451ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.889ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.258ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8593.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.258ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8593.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.695ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.525ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.643ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.583ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.814ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.440ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_105
    0.921ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.921ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.489ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.748ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.639ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.639ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.690ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.611ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.646ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.906ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    1.175ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8585.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    1.346ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8586.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    1.347ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8587.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    1.358ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8588.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    1.176ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8589.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    1.358ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8590.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    1.346ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8591.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.697ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.720ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    1.051ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.646ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    1.116ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    1.116ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.641ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.635ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.740ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.635ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11378.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.606ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.790ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.960ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.519ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.928ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.802ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.943ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.619ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.500ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.620ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_68_i
    0.410ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_55_i
    0.284ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.705ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    1.248ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8585.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    1.431ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8586.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    1.431ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8587.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.737ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8588.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    1.098ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8589.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.887ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8590.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    1.551ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8591.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.361ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.705ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.290ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_123
    0.284ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.334ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.420ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_209
    0.420ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_209
    0.671ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.671ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.671ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11375.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.494ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.578ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.578ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.628ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_258
    0.273ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_230
    0.578ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_222
    0.947ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.947ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.716ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.716ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    1.167ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    1.043ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.316ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.705ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.898ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8585.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    1.091ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8586.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    1.091ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8587.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    1.025ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8588.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    1.188ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8589.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.705ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8590.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    1.241ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8591.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.581ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.581ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11375.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11375.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_272_1
    0.410ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_259
    0.593ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_272
    0.815ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6769.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.441ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.609ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10670.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.441ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11376.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_215
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[0]
    0.667ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_1
    0.708ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_1
    0.549ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_1
    0.549ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_1
    0.549ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6769.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_1
    0.455ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_1
    1.336ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6640.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u3_tx
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[1]
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[2]
    0.278ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8588.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[3]
    0.639ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8590.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[3]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[4]
    0.505ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8585.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[4]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[5]
    0.453ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8589.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[5]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[6]
    0.453ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8587.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[6]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[7]
    0.453ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8586.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[7]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[8]
    0.453ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8591.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6769.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6769.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_0_iv_i[9]
    0.458ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6769.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[9]
    0.644ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/N_389_i
    0.345ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/N_389_i
    0.474ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/N_389_i
    0.791ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/N_389_i
    0.791ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/N_389_i
    1.090ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/N_389_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_57_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_97_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns_0_i_i_1[4]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[3]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_93_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_91_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_110
    0.512ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.467ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.651ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.651ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.311ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.784ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.935ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.935ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.835ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    1.104ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_196
    0.311ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.563ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.781ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.781ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_101
    0.301ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.505ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_30_i
    0.494ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11376.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_214
    0.458ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_iv_0_0_0[8]
    0.763ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8591.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_185
    0.420ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6769.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.284ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6769.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8586.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_175
    0.747ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10670.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_212
    0.662ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.492ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.492ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.524ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.844ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11378.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_219
    0.598ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_25
    0.420ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.611ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.611ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.611ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.140ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8585.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_254
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8587.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_247
    0.290ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8588.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_250
    0.140ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8590.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_252
    0.290ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8589.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_245
    0.409ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10670.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_3
    0.140ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11377.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_4
    0.410ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_5
    0.340ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6710.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.311ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.294ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.421ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.421ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag_RNO_18
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_ready_2
    0.508ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.607ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10854.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.335ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6713.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6713.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag_sync
    0.592ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6713.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag
    0.473ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10854.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_4
    0.410ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_5
    0.697ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_sample_tick
    0.420ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_sample_tick
    0.409ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10854.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/un1_s_u3_rd_ready[0]
    0.416ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.344ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.665ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10854.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.617ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.469ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.788ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10854.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.759ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6739.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.490ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6739.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10854.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.787ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.597ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.311ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.785ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.784ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.423ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.760ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.590ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.554ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.501ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.821ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.666ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6703.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.930ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.661ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.421ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.553ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag_RNO_19
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready_2
    0.542ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready
    0.505ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6706.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6706.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag_sync
    0.578ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6706.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag
    0.011ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.801ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_par
    1.257ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.834ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.677ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.811ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.502ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.813ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.968ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.961ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.749ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.440ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.698ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.474ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6696.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.161ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.358ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.358ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.517ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.656ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag_RNO_20
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready_2
    0.644ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready
    0.278ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6699.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6699.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag_sync
    0.747ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6699.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag
    0.720ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/o_err_ovr_1
    1.130ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/o_err_ovr_1
    1.130ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.840ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9879.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.554ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.535ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.567ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.771ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.975ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.888ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.384ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.125ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.385ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.771ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.018ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.738ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.705ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.535ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.525ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.479ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.567ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11395.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.628ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.938ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.161ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.329ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.953ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6689.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6688.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.554ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6689.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6689.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.941ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6689.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10840.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.458ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6689.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_0_sqmuxa
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6689.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6689.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_0
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_2
    0.423ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready
    0.278ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6691.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6691.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag_sync
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6691.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10840.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag
    0.655ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.601ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.601ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    1.062ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6678.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_break
    1.378ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_break
    1.099ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.498ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_break
    1.419ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.971ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_break
    1.110ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10840.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.785ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10840.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_1
    1.325ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6721.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.927ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6721.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    1.247ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6721.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10854.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.667ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6721.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10978.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.644ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6681.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.161ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.444ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.421ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.421ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag_RNO_21
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready_2
    0.543ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready
    0.335ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6684.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6684.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag_sync
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6684.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag
    0.848ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6673.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    1.027ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6674.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.898ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6675.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.848ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    1.250ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    1.549ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6678.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.484ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6669.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.321ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.304ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.489ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_RNO_17
    0.771ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.771ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.662ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6673.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.786ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.319ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6673.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6840.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[0]
    0.696ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6673.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.627ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.627ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.739ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.809ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6673.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6840.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[1]
    0.664ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6674.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.498ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.498ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.519ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10866.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.319ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6674.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6841.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[2]
    0.340ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6674.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.649ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.639ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6674.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6841.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[3]
    0.644ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6675.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.341ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.341ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.614ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10866.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.505ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6675.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6842.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[4]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[5]
    0.489ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6842.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[5]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[6]
    0.639ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6843.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[6]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[7]
    0.623ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6843.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[7]
    0.623ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6750.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[8]
    0.527ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6678.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6750.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[10]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_ready_2
    0.639ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6672.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6672.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag_sync
    0.747ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6672.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag
    0.656ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.656ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.656ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.795ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.655ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.655ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.655ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.759ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.862ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timere
    0.862ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timere
    0.862ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timere
    0.862ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timere
    0.863ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10978.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_2
    0.764ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart
    0.290ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_4
    0.410ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_4
    0.763ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10978.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng
    0.504ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.364ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.534ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8274.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.546ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8461.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.546ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8461.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.514ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.553ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10672.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.811ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.034ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.903ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.200ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.177ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.176ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.174ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.039ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8594.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.993ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.993ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.163ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.284ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.955ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.797ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.363ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.178ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.533ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.235ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.249ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.249ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.053ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.951ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.831ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.877ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.137ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.479ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.772ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.705ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.027ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.147ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.907ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.919ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.209ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.027ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.737ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.339ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.521ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.468ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.351ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.725ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.588ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10840.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.705ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11395.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.612ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.612ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.666ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.666ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.484ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.589ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.830ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[1]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[3]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[5]
    0.923ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.641ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.641ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.922ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8274.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.521ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8461.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.613ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10866.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[6]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[4]
    0.147ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.147ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.502ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.845ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    1.105ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.845ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.640ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.464ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.334ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.300ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.606ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.336ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.570ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.444ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.161ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.590ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.590ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.590ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.479ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11396.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.342ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.607ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.607ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.607ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.337ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.319ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11396.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n2
    0.436ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.605ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.745ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.745ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.786ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.786ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.421ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.171ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.354ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.637ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.637ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.339ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.555ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.620ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.620ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.698ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.694ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.967ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n2
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.431ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.674ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.674ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_29
    0.683ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.683ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.354ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.620ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.304ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.608ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.790ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.929ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8594.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.777ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.321ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.573ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.624ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.523ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.373ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.523ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8594.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.373ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.171ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.623ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.651ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.531ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.339ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8594.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.531ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.151ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.580ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.581ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8594.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.581ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_371_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_368_i
    0.641ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.641ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.641ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n3
    0.301ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.481ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.481ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_129
    0.543ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.631ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.334ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.746ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    1.326ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_38_i
    0.151ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.631ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    1.055ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.532ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_34_i
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.803ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.973ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_32_i
    0.513ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.503ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.564ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.815ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.815ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    1.340ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    1.722ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.717ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.717ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.469ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.930ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.717ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    1.721ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11395.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.456ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.883ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    1.235ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.701ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    1.053ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    1.575ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    1.026ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    1.026ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.701ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.469ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.492ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.492ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.922ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[7]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[8]
    0.513ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.986ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.856ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8274.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.336ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9879.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.590ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.513ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10866.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[9]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[10]
    0.777ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8274.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.478ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9885.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.771ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10673.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.608ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10866.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[11]
    0.603ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8461.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.899ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10673.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6640.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6640.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_sdin
    1.252ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6640.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_sync
    0.796ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.976ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.440ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.611ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.909ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.940ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8530.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.384ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8532.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8592.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8592.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8593.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8593.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.523ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.523ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.523ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.796ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.624ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.909ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.688ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.441ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10672.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.441ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10672.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.440ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10673.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.440ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10673.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.623ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.934ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.331ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.789ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.974ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8592.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.974ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8592.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.973ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8593.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.973ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8593.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.156ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.717ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.617ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.717ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_367_i
    0.322ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.520ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.520ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n3
    0.151ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.448ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.448ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_143_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_51_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_140_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_138_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns[0]
    0.767ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.330ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10840.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.767ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising_4
    0.311ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.340ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8533.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.491ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.661ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_3
    0.301ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.604ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_369_i
    0.328ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.514ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.296ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.296ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_370_i
    0.600ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.741ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.961ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.592ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[2]
    0.628ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8594.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_a3_1_0[2]
    0.717ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9879.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_0
    0.593ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9892.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_5_s2
    0.290ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9885.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_8_s8
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.458ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11396.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_c1
    0.628ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2[0]
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_a3_0_1[0]
    0.764ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9884.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9879.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_88
    0.409ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9879.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9879.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_a3_1_2
    0.410ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[5]
    0.421ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.421ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_181
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.649ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.140ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_179
    0.505ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[3]
    0.628ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11395.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_5903_tz
    0.338ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.670ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.523ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.508ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.670ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.409ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_374
    0.793ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.794ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.421ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.794ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.793ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.782ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_countlde_0_0
    0.140ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_i_0[4]
    0.593ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8593.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count_cnst[0]
    0.593ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8274.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9884.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_11
    0.465ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9884.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.297ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9885.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.410ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_1[0]
    0.140ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_a3_0[0]
    0.643ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.642ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.845ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.824ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.824ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.440ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.440ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    1.015ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.608ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.600ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.600ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.600ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.320ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8532.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.470ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8532.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.470ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8530.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_1
    0.470ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8530.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_1
    0.764ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8533.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_377
    0.494ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_141
    0.792ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.481ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.962ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.290ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_151
    0.458ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8592.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count_n1_0_a3_0
    0.458ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10672.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_238
    0.474ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.599ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9879.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    0.431ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    0.431ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9892.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    0.423ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10672.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_239
    0.410ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10673.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_391_mux
    0.290ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10673.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_243
    0.290ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_a5_2_1[1]
    0.656ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_249
    0.786ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8461.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_254
    0.564ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8530.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un59_s_space
    0.738ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un59_s_space
    0.614ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un59_s_space
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8530.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un72_s_space
    0.599ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un72_s_space
    0.665ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un72_s_space
    0.729ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8532.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un62_s_mark
    0.617ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8533.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un62_s_mark
    0.789ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un62_s_mark
    0.724ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8532.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un75_s_mark
    0.477ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8533.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un75_s_mark
    0.906ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un75_s_mark
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10866.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.409ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10840.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_a5_1_1[1]
    0.147ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.147ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.747ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i_1
    0.410ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i_1_0
    0.984ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_422.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    1.297ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    1.297ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    1.182ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    1.298ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.610ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.610ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    1.182ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    1.298ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    1.490ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    1.490ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.628ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.628ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    1.525ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    1.525ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.714ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.850ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.453ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6757.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6737.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_word_length_sync[0]
    0.593ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6737.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[2]
    0.453ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6757.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6737.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_word_length_sync[1]
    0.578ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6737.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[3]
    0.278ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6739.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6739.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_s[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_s[1]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_s[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_s[3]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_s[4]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_s[5]
    0.764ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6730.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[0]
    0.592ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6730.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[1]
    0.542ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6731.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_11398.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[2]
    0.423ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6731.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_11398.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[3]
    0.887ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6732.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[4]
    0.278ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6721.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6721.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng_1
    0.410ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_0
    0.140ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_11398.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_1
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_cry[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_cry[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_cry[4]
    0.301ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.854ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6585.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.979ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag_RNO_12
    0.335ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6582.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6582.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag_sync
    0.747ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6582.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_ready_2
    0.301ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.303ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6578.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.568ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag_RNO_13
    0.278ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6575.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6575.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag_sync
    0.833ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6575.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_ready_2
    0.161ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.341ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.341ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.785ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[1]
    0.597ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.597ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.584ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[2]
    0.481ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.481ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.481ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[3]
    0.500ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.500ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.521ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[4]
    0.481ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.481ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.284ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[5]
    0.597ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.597ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.549ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[6]
    0.568ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.568ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.639ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[7]
    1.112ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    1.112ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.760ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[8]
    0.298ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.298ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.944ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[9]
    0.601ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.601ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.471ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[10]
    0.331ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.331ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.469ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[11]
    0.663ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.663ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.585ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[12]
    0.568ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.568ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.629ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[13]
    0.772ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.772ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.760ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[14]
    0.651ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.651ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.821ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[15]
    0.606ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_422.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.947ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.140ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_422.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_s_15_0_S0_1
    0.578ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_421.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S1_1
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_421.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S0_1
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_420.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S1_1
    0.458ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_420.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S0_1
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_419.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S1_1
    0.458ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_419.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S0_1
    0.578ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_418.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S1_1
    0.478ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_418.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S0_1
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_417.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S1_1
    0.458ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_417.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S0_1
    0.578ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_416.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S1_1
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_416.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S0_1
    0.578ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_415.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S1_1
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_415.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S0_1
    0.764ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_414.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_0_0_RNO_1
    0.717ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_415.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_2
    0.764ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_415.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_0_1
    0.904ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_416.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_2
    0.763ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_416.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_0_1
    0.717ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_417.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_2
    0.718ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_417.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_0_1
    0.763ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_418.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_2
    0.592ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_418.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_0_1
    0.764ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_419.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_2
    0.747ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_419.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_0_1
    0.717ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_420.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_2
    0.718ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_420.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_0_1
    0.887ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_421.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_2
    0.718ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_421.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_0_1
    0.724ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    0.614ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    0.925ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    0.331ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.481ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.331ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.760ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.743ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.743ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.651ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.501ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.651ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_414.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_415.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_0
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_415.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_416.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_2
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_416.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_417.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_4
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_417.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_418.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_6
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_418.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_419.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_8
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_419.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_420.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_10
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_420.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_421.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_12
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_421.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_422.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_14
    0.299ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.753ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7070.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.940ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.940ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.567ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.350ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7067.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.350ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7067.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.835ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7067.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.786ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.941ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.956ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.227ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.561ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.390ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.286ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.937ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.228ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.228ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7003.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.228ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7004.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.661ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7005.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.601ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.790ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.790ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.314ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.314ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.498ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.498ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.147ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.147ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.148ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.148ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.174ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.174ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.092ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.092ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.251ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.251ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.147ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.147ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.977ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.977ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.966ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.966ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.555ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.555ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.440ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.440ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.660ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.660ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.526ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.526ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.251ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.251ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.676ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.676ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.448ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.413ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.933ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.923ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.665ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.451ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.748ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.568ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.390ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.968ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.893ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.187ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.221ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.545ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.945ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.759ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.966ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.966ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.071ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.187ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.696ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.391ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.556ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.451ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.595ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7080.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNITR9T
    0.894ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7081.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNITR9T
    0.595ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7082.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNITR9T
    0.595ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7083.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNITR9T
    0.289ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.770ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.331ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.678ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.678ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.678ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.860ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.860ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.311ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.541ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.964ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.964ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.529ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.738ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.321ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.587ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.587ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.368ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.368ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.807ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.807ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.743ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.743ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.824ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag_0_15
    1.681ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6945.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    1.009ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6957.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    1.511ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    1.179ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6964.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.997ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    1.190ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6972.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    1.190ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    1.020ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6979.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    1.382ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    1.208ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6986.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    1.019ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    1.186ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.846ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7067.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    1.100ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.278ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7067.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7067.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_sync
    0.900ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7080.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.470ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7080.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.508ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7080.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8596.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.828ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7080.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.337ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7081.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.798ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7081.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.462ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7081.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8595.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.731ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7081.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.658ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7082.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.508ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7082.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11417.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.798ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7082.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9908.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.778ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7082.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11416.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.779ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7083.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.639ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7083.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11417.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.487ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7083.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11415.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.658ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7083.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11416.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/N_111_i
    0.303ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.665ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    1.492ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8595.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    1.492ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8596.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.568ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    1.252ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.652ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.061ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.652ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.652ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.622ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.298ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    1.298ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.736ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8595.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.736ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8596.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.439ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.888ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.553ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.589ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.594ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/N_207
    0.565ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/N_207
    0.565ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/N_207
    0.494ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/N_207
    0.562ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.719ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.719ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.827ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.827ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.717ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.717ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    1.135ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8595.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    1.135ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8596.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.660ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.953ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.875ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.533ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.533ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.995ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.176ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.176ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.189ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    2.304ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    2.304ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.323ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.955ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.955ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.955ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.161ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.415ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.415ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.919ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.919ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.649ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.649ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.275ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.275ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.469ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.469ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.856ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.856ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.469ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.469ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.619ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.619ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.403ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.403ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.619ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.619ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.619ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.619ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.856ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.856ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.568ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.568ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.856ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.856ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.533ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.533ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.176ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.056ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.972ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.228ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.403ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.403ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.827ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.479ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.264ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.524ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.236ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.146ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.146ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.439ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.541ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.541ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.706ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.734ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.734ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.734ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.613ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.472ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.472ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.904ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.904ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.904ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.904ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.904ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.904ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.494ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.494ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.644ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.644ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.837ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.837ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.494ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.494ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.644ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.644ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.440ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.440ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.440ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.440ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.721ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.721ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.429ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.429ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.797ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.797ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.429ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.429ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.146ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.146ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.763ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.916ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.644ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.644ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.541ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.421ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_177
    0.421ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_177
    0.497ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.803ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.679ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.672ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.814ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.797ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.405ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.352ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.578ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.344ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.578ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.739ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    1.739ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    1.343ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    1.524ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    1.558ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    1.573ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    1.960ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.629ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.880ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.880ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.461ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.461ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.992ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.992ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    1.790ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.831ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8603.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.727ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    1.138ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.643ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    1.408ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    1.160ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    1.513ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.597ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_105
    0.582ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.582ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.582ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.313ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.542ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_206
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_101
    0.577ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_274
    0.749ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.749ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.856ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.621ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.294ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.621ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.663ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.596ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.596ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.663ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11418.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.161ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.613ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.619ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.863ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.863ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    1.001ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    1.260ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    1.456ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    1.456ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    1.277ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    1.277ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    1.157ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9908.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    1.215ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    1.215ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    1.626ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    1.626ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_57_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_68_i
    0.545ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.524ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.331ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.524ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.331ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.644ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_110
    0.161ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.393ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.591ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.591ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.591ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_123
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_230
    0.414ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.683ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.564ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_258
    0.460ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.652ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.652ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.782ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_272
    0.598ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7043.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.628ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.628ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9908.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.430ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11415.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.592ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_215
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[0]
    0.725ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_0
    0.959ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_0
    0.918ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_0
    1.102ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_0
    1.102ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7043.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_0
    0.280ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_0
    1.021ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6914.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u3_tx
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[1]
    0.832ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[2]
    0.423ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[2]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[3]
    0.693ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[3]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[4]
    0.273ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[4]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[5]
    0.308ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[5]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[6]
    0.543ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[6]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[7]
    0.593ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[7]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[8]
    0.644ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7043.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7043.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_0_iv_i[9]
    0.273ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7043.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[9]
    0.542ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i
    0.758ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i
    0.887ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i
    0.819ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i
    0.819ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i
    0.962ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i
    0.962ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_55_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_97_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns_0_i_i_0[4]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[3]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_93_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_91_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[0]
    0.512ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.652ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.652ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.652ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_196
    0.151ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.511ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.814ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.834ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.511ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_30_i
    0.292ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.557ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.308ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_249
    0.882ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.882ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    1.245ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    1.245ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.943ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.943ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.881ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.881ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.420ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.458ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_186
    0.643ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7043.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.643ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7043.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.441ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.643ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9908.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.441ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.441ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.825ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.825ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11415.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_214
    0.308ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9908.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_248
    0.409ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9908.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9908.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_212
    0.830ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.760ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.930ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.483ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    1.070ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.741ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.760ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.577ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_231
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11418.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_219
    0.718ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_25
    0.147ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.379ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.812ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_251
    0.577ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_255
    0.140ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_147
    0.592ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8596.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_253
    0.458ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8595.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_141
    0.140ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11416.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_3
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11417.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_4
    0.409ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_5
    1.022ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6983.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.161ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.329ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.604ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.421ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag_RNO_26
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_ready_2
    0.603ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.775ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10879.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.278ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6986.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6986.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag_sync
    0.763ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6986.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag
    0.430ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    0.921ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    0.294ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    1.832ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    2.015ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    2.170ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    2.004ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    1.900ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    0.574ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.829ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.247ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.454ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.615ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.465ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.901ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.782ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.901ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.925ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.785ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11433.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.323ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_4
    0.577ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6991.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_5
    0.717ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10879.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6991.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_3
    0.817ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6994.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.354ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6994.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6991.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.504ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6994.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.574ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6994.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10973.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.771ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.736ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.596ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10879.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.668ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.481ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.331ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10879.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    1.070ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7012.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.470ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7012.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10879.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.430ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.596ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.597ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.311ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.655ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.329ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.549ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.597ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.596ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.553ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.481ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.331ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.644ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6976.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.785ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.649ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.505ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag_RNO_27
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready_2
    0.323ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready
    0.335ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6979.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6979.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag_sync
    0.578ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6979.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag
    0.011ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.652ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.951ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.657ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.703ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.686ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.652ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.441ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.354ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.836ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.967ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.441ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    1.154ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.484ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6969.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.321ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.354ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.624ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.289ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.420ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag_RNO_28
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready_2
    0.542ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready
    0.278ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6972.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6972.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag_sync
    0.628ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6972.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag
    1.086ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/o_err_ovr_1
    1.140ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/o_err_ovr_1
    1.409ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.956ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9922.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.421ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.491ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.958ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.614ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.752ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.902ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.867ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.432ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.431ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.502ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.684ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.352ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.843ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.294ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.957ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.432ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.614ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11433.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.564ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.661ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.311ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.651ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.512ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6962.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6961.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.553ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6962.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6962.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.821ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6962.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_11419.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.628ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6962.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_0_sqmuxa
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6962.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6962.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_0_0
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_2
    0.542ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready
    0.335ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6964.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6964.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag_sync
    0.577ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6964.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_11419.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag
    0.784ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.431ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.431ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.799ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6951.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.804ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.816ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.563ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.816ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.522ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8597.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.486ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.786ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_11419.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_1
    0.474ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6954.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.311ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.564ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.420ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.420ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag_RNO_29
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready_2
    0.592ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready
    0.335ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6957.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6957.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag_sync
    0.666ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6957.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag
    0.522ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6946.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.698ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6947.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.528ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6948.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.522ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.469ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.328ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6951.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.530ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6942.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.301ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.531ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.531ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_RNO_25
    0.736ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.736ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.647ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6946.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.942ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.453ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6946.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7116.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[0]
    0.544ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6946.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.620ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.620ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.853ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.453ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6946.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7116.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[1]
    0.854ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6947.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.617ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.617ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    1.288ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10906.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.335ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6947.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7117.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[2]
    0.644ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6947.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.745ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.745ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.738ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.278ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6947.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7117.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[3]
    0.352ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6948.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.665ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.294ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.491ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10906.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.505ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6948.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7118.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[4]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[5]
    0.453ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7118.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[5]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[6]
    0.809ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7119.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[6]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[7]
    0.489ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7119.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[7]
    0.453ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7024.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[8]
    0.639ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6951.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7024.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[10]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_ready_2
    0.278ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6945.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6945.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag_sync
    0.578ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6945.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag
    0.869ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    0.869ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    0.869ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    0.869ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    1.037ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    1.037ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    1.037ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    0.759ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    0.730ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timere
    0.730ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timere
    0.730ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timere
    0.730ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timere
    0.494ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10973.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_2
    0.473ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart
    0.542ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_4
    0.410ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_3
    1.079ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10973.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng
    0.610ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.631ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.903ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.344ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.488ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.488ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.460ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.460ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.460ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.460ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.460ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.352ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.534ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.534ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8296.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.923ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.329ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.762ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10681.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.805ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.285ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.265ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.265ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.252ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.253ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.466ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8598.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.987ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.805ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.946ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.590ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.252ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.627ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.690ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.153ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.153ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.153ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.936ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.936ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.627ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8603.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.545ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.954ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.031ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.031ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.329ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.777ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.341ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.545ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.413ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.004ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.004ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.015ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.165ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.843ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8597.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.341ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.545ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.693ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.545ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.341ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.661ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.305ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.015ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11433.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.674ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.934ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.327ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.327ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.524ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_6918.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.301ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.554ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.610ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.611ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.431ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.687ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.620ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.964ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.069ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.963ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8600.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.963ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8600.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.963ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8601.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.963ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8601.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.963ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8602.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.543ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8603.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.555ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.991ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.722ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.671ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.991ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11435.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.329ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.568ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.707ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.341ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.494ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.494ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.684ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.544ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_6918.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.606ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.554ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.534ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.534ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.092ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8600.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.092ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8600.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.092ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8601.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.092ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8601.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.092ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8602.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    2.017ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8603.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.525ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.525ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.137ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.157ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.137ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.718ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.525ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.607ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.482ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.544ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10680.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.544ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10680.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.544ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10681.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.544ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10681.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.525ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11435.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.341ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11438.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_3
    0.161ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.902ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.341ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.341ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising_4
    0.360ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.360ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.360ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.822ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.822ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.822ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.147ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.769ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11438.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[2]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[3]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[5]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[4]
    0.524ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.524ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.524ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.945ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8296.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.934ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10906.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.342ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11434.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[6]
    0.556ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.557ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.631ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.494ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.430ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.780ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.601ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.601ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.553ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.294ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.294ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.294ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.564ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.484ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.588ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.596ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.331ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.595ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.476ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.476ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.621ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.621ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.622ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.622ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.622ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.621ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.621ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n2
    0.280ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.307ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.457ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.457ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.470ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11438.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.729ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11438.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.580ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.360ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.498ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.581ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.581ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.607ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.607ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.487ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.487ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.606ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.348ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.348ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n2
    0.309ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.309ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.309ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.766ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    1.260ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8597.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    1.090ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    1.090ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.500ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.500ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    1.260ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_367_i
    0.165ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.165ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.165ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.967ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.999ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8597.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    1.423ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    1.012ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.987ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.784ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.345ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11438.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    1.303ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_368_i
    0.641ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.641ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.641ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n3
    0.301ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.617ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.617ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_129
    0.650ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    1.161ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    1.046ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    1.315ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_38_i
    0.520ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.606ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.670ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_34_i
    0.417ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.280ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_32_i
    0.463ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.792ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.792ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.921ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_6918.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.433ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.576ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.576ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    1.472ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.902ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.664ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8599.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.617ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.348ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.789ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[7]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[8]
    0.556ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.783ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.619ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8296.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    1.208ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.350ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9922.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.783ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[9]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[10]
    0.778ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8296.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.619ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.778ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9931.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.597ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10681.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_6918.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_6918.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[11]
    0.732ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_6918.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10680.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.731ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_6918.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11434.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6914.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6914.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_sdin
    0.720ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6914.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_sync
    0.471ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.471ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.471ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n3
    0.301ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.568ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.298ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_143_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_51_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_140_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_138_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns[0]
    0.600ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8597.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.600ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.600ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_369_i
    0.513ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.839ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.839ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.839ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.664ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.587ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.664ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.664ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.339ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.988ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8598.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.587ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8599.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.988ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.573ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11432.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_370_i
    0.640ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.640ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.812ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.753ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8598.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.628ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8599.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.753ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.628ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11432.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_371_i
    0.491ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8598.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.341ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8599.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.299ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.341ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.341ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11432.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_29
    0.331ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8598.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.481ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8599.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.481ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.481ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11432.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    1.214ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    1.075ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    1.075ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.308ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[2]
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8598.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_a3_1_0[2]
    0.140ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9922.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_0
    0.577ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10906.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_5_s2
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9931.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_8_s8
    0.628ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8599.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_109
    0.478ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_i_0[4]
    0.410ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.410ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_c1
    0.593ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2[0]
    0.140ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_a3_0_1[0]
    0.458ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9928.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9922.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_88
    0.409ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9922.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9922.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_a3_1_2
    0.410ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[5]
    0.624ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.764ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.410ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_181
    0.430ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.430ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.594ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_179
    0.577ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_97
    0.477ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.488ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.488ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.488ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.647ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.140ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11433.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_5904_tz
    0.409ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_374
    0.611ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.508ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.430ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.679ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.780ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.747ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_countlde_0_0
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_125
    0.623ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8603.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count_cnst[0]
    0.763ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8296.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9928.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_11
    0.501ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9928.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.501ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9931.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.578ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_a5_2_1[1]
    0.308ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_169
    0.409ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_1[0]
    0.308ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_a3_0[0]
    1.042ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    1.042ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.892ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11435.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_0_sqmuxa_1
    0.666ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_377
    0.409ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_141
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_151
    0.308ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8600.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count_n1_0_a3_0
    0.470ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8602.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_91
    0.470ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8602.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_91
    0.319ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11432.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_105_i
    0.542ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10681.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_238
    0.656ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8601.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_184
    0.916ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8601.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_184
    0.458ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8597.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_168
    0.593ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10680.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_243
    0.542ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10680.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_239
    0.578ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10681.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_391_mux
    0.599ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9922.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    0.431ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    0.431ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10906.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    1.013ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11434.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_252
    0.140ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10906.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.147ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.147ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.578ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i_1
    1.067ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_450.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.650ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.650ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.650ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.654ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.663ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.663ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.663ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.663ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.654ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.654ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.798ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.887ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.654ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.654ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    1.067ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    1.067ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.505ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7031.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7010.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_word_length_sync[0]
    0.953ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7010.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[2]
    0.335ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7031.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7010.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_word_length_sync[1]
    0.812ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7010.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[3]
    0.278ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7012.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7012.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_s[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_s[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_s[2]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_s[3]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_s[4]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_s[5]
    0.644ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7003.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_11440.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[0]
    0.592ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7003.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_11440.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[1]
    0.644ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7004.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[2]
    0.273ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7004.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[3]
    0.473ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7005.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[4]
    0.629ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6994.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6994.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng_1
    0.409ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_0
    0.140ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_11440.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_1
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_cry[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_cry[2]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_cry[4]
    0.311ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.526ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6861.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.567ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag_RNO_18
    0.335ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6858.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6858.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag_sync
    0.748ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6858.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_ready_2
    0.151ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    1.105ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6854.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.498ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag_RNO_19
    0.335ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6851.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6851.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag_sync
    0.273ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6851.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_ready_2
    0.348ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.531ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.531ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.728ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[1]
    0.767ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.767ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.330ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[2]
    0.567ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.567ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.469ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[3]
    0.601ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.601ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.601ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[4]
    0.567ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.567ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.655ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[5]
    0.294ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.294ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.771ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[6]
    0.331ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.331ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.331ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[7]
    0.766ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.766ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.584ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[8]
    0.481ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.481ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.501ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[9]
    0.770ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.770ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.791ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[10]
    0.716ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.716ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.855ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[11]
    0.601ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.601ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    1.006ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[12]
    0.567ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.567ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.728ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[13]
    0.294ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.294ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.455ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[14]
    0.567ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.567ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    1.134ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[15]
    0.550ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_450.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.732ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.458ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_443.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S0_0
    0.578ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_443.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S1_0
    0.308ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_444.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S0_0
    0.578ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_444.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S1_0
    0.458ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_445.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S0_0
    0.578ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_445.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S1_0
    0.644ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_446.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S0_0
    0.577ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_446.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S1_0
    0.634ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_447.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S0_0
    0.641ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_447.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S1_0
    0.522ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_448.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S0_0
    0.577ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_448.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S1_0
    0.308ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_449.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S0_0
    0.642ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_449.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S1_0
    0.140ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_450.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_s_15_0_S0_0
    0.592ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_442.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_0_0_RNO_0
    0.888ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_443.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_1
    0.593ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_443.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_0_0
    0.764ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_444.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_1
    0.718ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_444.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_0_0
    0.592ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_445.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_1
    0.888ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_445.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_0_0
    0.717ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_446.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_1
    0.763ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_446.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_0_0
    0.888ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_447.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_1
    0.717ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_447.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_0_0
    0.823ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_448.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_1
    0.717ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_448.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_0_0
    0.763ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_449.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_1
    0.657ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_449.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_0_0
    0.606ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    0.556ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    0.556ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    0.729ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.502ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.502ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.297ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.613ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.613ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.315ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.663ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.663ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_442.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_443.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_0
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_443.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_444.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_2
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_444.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_445.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_4
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_445.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_446.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_6
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_446.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_447.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_8
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_447.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_448.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_10
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_448.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_449.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_12
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_449.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_450.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_14
    0.460ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5970.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.759ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5970.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.665ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.674ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5973.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.938ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.614ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.714ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.100ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.786ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.051ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.987ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.234ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.548ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.848ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.615ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.615ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5903.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.114ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5904.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.615ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5905.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.911ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.180ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.945ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.371ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.823ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.764ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.764ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.195ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.195ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.330ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.330ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.195ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.195ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.238ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.238ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.489ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.489ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.238ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.238ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    2.030ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    2.030ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.370ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.370ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.581ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.581ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.432ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.432ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.618ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.618ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.581ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.581ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.761ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.761ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.432ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.432ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.195ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.507ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.268ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.416ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.521ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.864ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.072ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.099ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.234ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.914ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.761ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.426ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.427ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.293ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.555ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.676ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.195ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.195ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.949ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.949ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.196ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.711ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.936ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.784ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.653ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5980.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIH3I11
    0.653ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5981.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIH3I11
    0.653ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5982.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIH3I11
    0.626ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5983.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIH3I11
    0.703ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.614ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.358ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.564ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    1.216ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8605.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    1.195ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8606.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    1.336ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8607.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.832ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.832ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.409ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag_0_sqmuxa_0_a3_0_a2_1
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag_RNO_20
    0.878ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5845.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    1.377ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5857.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    1.418ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.726ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5864.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.737ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    1.060ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5872.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    1.242ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    1.259ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5879.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.901ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.696ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5886.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    1.412ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.866ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.901ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5970.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    1.241ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.335ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5970.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5970.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_sync
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5980.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5980.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5980.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.460ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5980.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8606.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.589ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5980.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.653ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5981.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.487ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5981.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.590ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5981.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8605.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.590ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5981.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.319ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5982.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8607.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.655ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5982.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11454.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.501ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5982.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.330ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5982.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9953.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.319ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5983.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8534.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.319ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5983.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11454.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.656ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5983.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.915ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5983.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9953.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/N_111_i
    0.410ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/N_263
    1.460ns U1_CORE/U4_UART/SLICE_10827.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/N_202
    1.500ns U1_CORE/U4_UART/SLICE_10827.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/N_202
    1.459ns U1_CORE/U4_UART/SLICE_10827.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/N_202
    0.952ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.351ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.675ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.351ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.697ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.979ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8605.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.980ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8606.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.979ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8607.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.501ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.775ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.505ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.966ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.663ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12599.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.491ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.311ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.491ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.785ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.601ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.941ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.881ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.638ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.638ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.484ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.736ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8605.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.886ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8606.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.886ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8607.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.481ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.481ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.532ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11452.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.567ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.139ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.139ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.256ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.040ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.040ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.224ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.054ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.338ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.483ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.298ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.655ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.655ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.054ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.054ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.386ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.386ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.307ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.307ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.191ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.191ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    2.344ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    2.344ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.845ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.845ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.191ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.191ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.995ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.995ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.362ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.362ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.181ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.181ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.995ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.995ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    2.062ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    2.062ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.516ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.516ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.311ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.311ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.042ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.309ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.934ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.386ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.386ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.986ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.054ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11452.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.013ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12568.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.139ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12569.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.577ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.782ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.103ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.107ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.874ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.874ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.914ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.209ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.209ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.044ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.107ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.107ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.090ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.090ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.107ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.107ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.908ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.908ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.395ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.395ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.908ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.908ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.172ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.172ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.395ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.395ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.172ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.172ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.300ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.300ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.482ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.482ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.172ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.172ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.172ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.172ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.438ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.438ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.047ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.908ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.518ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.874ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.749ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.107ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    2.107ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.188ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.209ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11452.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.183ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12568.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.749ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12569.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.140ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11452.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_177
    0.303ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.615ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.490ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.677ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.697ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.448ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.498ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12568.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.615ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12599.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.802ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.500ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.500ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.823ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.161ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[0]
    0.564ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[0]
    0.358ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[0]
    0.711ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[0]
    1.814ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q0 to U1_CORE/U4_UART/SLICE_10827.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[0]
    0.991ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.991ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    1.291ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    1.343ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    1.731ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.687ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.687ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.450ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.450ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.920ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.920ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    1.221ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8610.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    1.221ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8610.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    1.102ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8611.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    1.102ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8611.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    1.392ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    1.392ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    1.131ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.687ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    1.067ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    1.065ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    1.343ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.588ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11453.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.618ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12599.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_105
    0.718ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12568.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_274
    0.463ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.583ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.583ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.583ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.423ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_206
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_101
    0.621ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.621ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.692ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.368ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.304ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.518ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.601ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.783ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.953ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11453.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.600ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11455.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.301ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.740ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.641ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.819ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.819ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.704ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.704ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.820ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.690ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.886ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    1.001ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    1.036ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.479ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[1]
    0.311ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[1]
    0.661ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[1]
    1.684ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.Q0 to U1_CORE/U4_UART/SLICE_10827.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_68_i
    0.553ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.364ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.364ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.364ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.364ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.364ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_110
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_55_i
    0.421ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.589ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.458ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_countlde_0_0_0
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[1]
    0.676ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.642ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.795ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.660ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.642ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.451ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.541ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.583ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.541ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.451ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.574ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.790ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.623ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.440ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.790ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[0]
    0.740ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.140ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_272
    0.519ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0
    0.519ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0
    0.648ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0
    0.857ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0
    0.857ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0
    0.830ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5946.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0
    0.857ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0
    0.763ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5814.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u3_tx
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[1]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[2]
    0.278ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[3]
    0.763ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[3]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[4]
    0.487ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[4]
    0.487ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[4]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[5]
    0.458ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[5]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[6]
    0.542ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[6]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[7]
    0.764ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[7]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[8]
    0.593ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5946.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5946.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_0_iv_i[9]
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5946.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[9]
    0.872ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/N_389_i
    1.056ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/N_389_i
    1.056ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/N_389_i
    1.238ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/N_389_i
    1.461ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/N_389_i
    1.250ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/N_389_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_57_i
    0.422ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[2]
    0.760ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[2]
    1.180ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q1 to U1_CORE/U4_UART/SLICE_10827.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_97_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns_0_i_i[4]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[3]
    0.311ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.791ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.962ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.792ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.479ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11453.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_93_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_91_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[0]
    0.626ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.690ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.690ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.690ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_196
    0.311ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.627ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.627ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.627ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.627ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_30_i
    0.289ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.284ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8534.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_249
    0.763ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_217
    0.781ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.611ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5946.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.344ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5946.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.494ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.140ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_iv_0_0_0[8]
    0.792ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.792ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.791ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.627ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8534.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.431ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8534.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.798ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_248
    0.779ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5946.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.441ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8534.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.441ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.441ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.827ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.827ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.531ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.338ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.531ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.996ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.701ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.996ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11453.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.508ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12599.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.409ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_259
    0.458ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12599.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns_i_0_0_1[2]
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11453.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_231
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11455.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_219
    0.409ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_257
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_25
    0.290ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_230
    0.628ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8607.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_147
    0.458ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8606.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_253
    0.764ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8605.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_141
    0.628ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9953.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_3
    0.764ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11454.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_4
    0.409ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_5
    0.696ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5883.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.161ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.329ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.588ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.420ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag_RNO_34
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_ready_2
    0.795ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5902.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.604ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.335ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5886.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5886.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag_sync
    0.748ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5886.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.479ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.623ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.802ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.632ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.600ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.600ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.632ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.321ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.501ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.930ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.683ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.726ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.601ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.601ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.174ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.876ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.036ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11467.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.577ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_5
    0.578ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5891.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_6
    0.409ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5902.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5891.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_4
    0.688ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5894.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.501ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5894.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5891.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.651ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5894.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    1.246ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5894.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10972.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.785ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.771ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5902.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.655ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.564ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.499ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5902.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.739ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.797ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5912.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5902.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.967ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5912.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.651ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.513ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.663ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.301ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.617ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.348ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.417ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.597ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.596ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.775ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.481ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.740ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.474ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5876.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.311ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.613ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.421ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.334ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag_RNO_35
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready_2
    0.473ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready
    0.335ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5879.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5879.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag_sync
    0.578ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5879.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag
    0.021ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.610ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.430ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.486ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.309ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    0.814ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    1.154ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    0.995ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    1.016ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    1.124ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    0.675ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    0.441ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    0.632ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    0.340ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5869.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.311ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.358ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.358ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.289ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.421ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag_RNO_36
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready_2
    0.592ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready
    0.278ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5872.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5872.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag_sync
    0.577ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5872.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag
    0.497ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/o_err_ovr_1
    1.289ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/o_err_ovr_1
    1.301ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/o_err_ovr_1
    1.001ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9969.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.147ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.533ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.533ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.314ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.159ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.460ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.919ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.460ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.321ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.935ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.321ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.138ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.737ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.715ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.715ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.511ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.499ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.511ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.909ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.737ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11467.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.737ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12569.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.578ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.329ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.161ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.577ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.660ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5862.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5861.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.161ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5862.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5862.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.479ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5862.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_10839.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.458ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5862.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_0_sqmuxa
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5862.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5862.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_0_1
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_2
    0.323ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready
    0.335ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5864.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5864.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag_sync
    0.748ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5864.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_10839.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag
    0.431ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.431ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.431ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.513ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5851.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.329ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.673ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.344ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.673ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.513ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8608.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.658ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_10839.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_10839.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_1
    0.662ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5854.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.151ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.807ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.421ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.553ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag_RNO_37
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready_2
    0.473ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready
    0.278ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5857.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5857.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag_sync
    0.578ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5857.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag
    0.912ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5846.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.900ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5847.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    1.237ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5848.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    1.237ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    1.393ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.698ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5851.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.350ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5842.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.321ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.354ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.624ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_RNO_33
    1.001ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5986.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_cwr_rst_sync_0
    0.631ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.631ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.543ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5846.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.342ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.342ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.342ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.319ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5846.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6015.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[0]
    0.360ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5846.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.531ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.531ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.798ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.798ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.798ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.453ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5846.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6015.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[1]
    0.490ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5847.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.754ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.655ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.453ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5847.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6016.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[2]
    0.686ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5847.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.364ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.364ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.514ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.514ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.514ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.453ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5847.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6016.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[3]
    0.464ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5848.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.630ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.630ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.942ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.278ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5848.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6017.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[4]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[5]
    0.278ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6017.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[5]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[6]
    0.453ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6018.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[6]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[7]
    0.623ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6018.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[7]
    0.623ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5924.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[8]
    0.639ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5851.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5924.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[10]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_ready_2
    0.278ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5845.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5845.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag_sync
    0.747ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5845.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag
    0.826ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.826ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.826ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.967ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.826ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.826ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.826ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.590ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.484ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timere
    0.484ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timere
    0.484ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timere
    0.484ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timere
    0.883ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10972.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_2
    0.458ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart
    0.592ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_4
    0.410ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_4
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10972.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng
    0.611ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.611ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.766ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.420ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.496ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12569.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.937ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    1.073ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.860ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8321.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    1.170ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8409.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.721ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8492.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.721ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8492.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    1.652ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9965.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.528ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10688.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.531ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.348ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.618ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    1.003ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8321.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.617ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8492.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.713ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.301ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.663ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.936ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.937ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10971.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.350ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.802ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    1.139ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    1.020ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.791ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    1.020ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10971.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.760ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10971.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_a3_1
    0.760ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10971.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_a3_1
    0.542ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_a3_0_1
    0.535ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.189ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.196ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.493ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.492ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.867ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.669ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.481ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.027ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.196ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    1.466ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.618ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.564ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.612ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.362ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.985ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.985ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.782ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.430ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    1.430ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.545ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8609.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.545ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8609.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.727ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.727ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.955ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.341ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.985ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.795ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.795ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.928ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.258ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.991ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.991ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.727ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.258ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.195ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.999ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.602ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8608.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.625ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.625ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.625ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.794ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.050ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.129ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    1.159ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.999ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11467.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.999ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12569.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.621ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.641ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.441ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.441ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.504ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    1.100ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8613.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.606ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.690ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.785ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.596ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8613.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.494ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.596ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.353ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.353ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.353ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8613.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.554ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.777ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.777ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.311ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.560ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.699ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8613.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.699ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.699ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.607ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_105_i
    0.607ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_105_i
    0.603ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.604ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.833ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.855ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.673ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.673ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.420ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    1.330ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.541ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.943ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.134ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.153ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8609.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.153ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8609.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.533ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8610.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.533ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8610.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.152ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8611.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.152ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8611.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.564ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    1.015ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.529ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11469.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.695ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.151ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.864ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.984ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.548ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.053ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.667ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.799ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8609.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.799ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8609.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.032ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8610.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.032ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8610.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.800ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8611.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.363ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8611.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.870ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.741ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.895ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.673ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.741ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.750ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.667ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.113ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10687.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.113ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10687.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.113ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10688.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.113ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10688.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.667ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11469.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_3
    0.151ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.802ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.511ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.801ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_10839.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising_4
    0.458ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_104
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[6]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[5]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[4]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[3]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[1]
    0.644ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.644ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.624ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.624ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.147ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.465ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    1.061ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.469ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.430ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.965ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.911ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.599ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.465ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.453ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8609.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_91
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_29
    0.431ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.431ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.431ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.161ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.444ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.947ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.947ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.751ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.693ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.316ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.580ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.580ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.524ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.524ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.844ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.481ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n2
    0.423ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.606ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.614ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.614ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.614ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9978.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.568ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.448ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.420ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.311ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.640ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.640ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.640ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9978.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.578ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11471.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.329ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.593ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.593ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.511ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.511ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.511ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9978.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.474ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11471.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n2
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_368_i
    0.471ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.471ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.471ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n3
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_129
    0.289ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.787ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.671ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.821ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_38_i
    0.151ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.568ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.567ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_34_i
    0.658ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.508ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_32_i
    0.508ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.844ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.844ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.844ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    1.023ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.894ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.894ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.844ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.508ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.962ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    1.157ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8613.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.911ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    1.081ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[7]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[8]
    0.613ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.778ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    1.129ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8321.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    1.129ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8409.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.660ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.678ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11468.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[9]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[10]
    0.596ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8321.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.949ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9965.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.330ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10688.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.949ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11468.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[11]
    0.774ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8492.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.584ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10687.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5814.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5814.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_sdin
    1.048ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5814.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_sync
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_367_i
    0.508ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.637ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.508ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n3
    0.797ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.161ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.817ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.341ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.341ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_143_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_51_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_140_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_138_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns[0]
    0.344ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8608.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.563ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.564ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_369_i
    0.657ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.657ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.657ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_370_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_371_i
    0.628ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9969.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_0
    0.764ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9954.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_5_s2
    0.592ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9965.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_8_s8
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8613.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_109
    0.458ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_i_0[4]
    0.290ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11471.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_c1
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.621ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.600ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.961ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.410ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2[0]
    0.409ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_a3_0_1[0]
    0.903ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10971.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9969.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_88
    0.410ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9969.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9969.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_a3_1_2
    0.409ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[5]
    0.600ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.599ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.409ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_181
    0.491ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.321ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.946ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.410ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_179
    0.278ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[3]
    0.423ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11467.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_5909_tz
    0.674ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.674ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8608.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.694ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.502ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.674ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.822ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.410ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_374
    0.640ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.371ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.563ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.704ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.769ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    1.164ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.748ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_countlde_0_0
    0.458ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8611.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_65
    0.577ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_69
    0.697ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8610.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count_cnst[0]
    0.644ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8321.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10971.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_11
    0.763ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8409.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10971.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_7_s6_1
    0.448ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_a5_2_1[1]
    0.779ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.620ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.441ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.621ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.593ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.764ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_169
    0.770ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.770ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.771ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11469.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_0_sqmuxa_1
    0.589ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_0
    0.589ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_0
    0.320ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9965.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un13_s_chk_par
    0.730ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9969.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un13_s_chk_par
    0.578ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_377
    0.410ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_141
    0.593ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10688.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_238
    0.644ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8608.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_168
    0.766ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.960ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8608.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.959ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.315ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.960ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_10839.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.542ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10687.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_243
    0.423ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10687.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_239
    0.409ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10688.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_391_mux
    0.577ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_10839.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_379
    0.598ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11468.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_249
    1.058ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8492.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_254
    0.490ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8409.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    0.490ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9954.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    0.430ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.430ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.430ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.480ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.599ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.589ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9978.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.589ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9978.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.290ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2_1[0]
    0.453ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_138_i_1
    0.785ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i_1
    0.916ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_478.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.621ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.621ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    1.074ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    1.074ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.665ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.621ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.796ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.796ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    1.240ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    1.074ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.646ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.646ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.971ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.971ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.646ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.710ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.639ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5931.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5910.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_word_length_sync[0]
    0.592ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5910.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[2]
    0.639ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5931.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5910.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_word_length_sync[1]
    0.578ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5910.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[3]
    0.505ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5912.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5912.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_s[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_s[1]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_s[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_s[3]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_s[4]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_s[5]
    0.542ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5903.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[0]
    0.273ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5903.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[1]
    0.473ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5904.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_11472.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[2]
    0.577ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5904.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_11472.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[3]
    0.323ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5905.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[4]
    0.278ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5894.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5894.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng_1
    0.409ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_0
    0.712ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_11472.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_1
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_cry[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_cry[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_cry[4]
    0.151ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.303ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5758.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.448ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag_RNO_25
    0.505ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5755.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5755.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag_sync
    0.831ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5755.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_ready_2
    0.151ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.303ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5750.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.568ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag_RNO_26
    0.278ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5747.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5747.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag_sync
    1.033ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5747.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_ready_2
    0.161ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.578ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.458ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.329ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[1]
    0.596ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.596ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.584ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[2]
    0.651ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.651ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.931ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[3]
    0.766ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.766ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    1.047ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[4]
    0.481ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.481ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    1.080ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[5]
    0.563ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.563ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.793ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[6]
    0.770ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.770ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.793ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[7]
    0.600ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.600ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.905ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[8]
    0.652ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.652ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    1.374ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[9]
    0.735ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.735ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.755ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[10]
    0.481ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.481ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.735ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[11]
    0.854ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.854ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    1.025ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[12]
    0.904ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.904ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    1.095ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[13]
    0.904ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.904ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    1.245ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[14]
    0.419ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.419ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.589ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[15]
    0.549ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_478.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.849ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.140ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_478.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_s_15_0_S0
    0.578ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_477.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S1
    0.458ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_477.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S0
    0.578ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_476.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S1
    0.458ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_476.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S0
    0.577ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_475.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S1
    0.458ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_475.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S0
    0.578ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_474.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S1
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_474.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S0
    0.578ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_473.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S1
    0.396ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_473.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S0
    0.665ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_472.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S1
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_472.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S0
    0.323ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_471.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S1
    0.562ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_471.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S0
    0.982ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_470.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_0_0_RNO
    0.982ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_471.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO
    0.593ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_471.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_0
    0.718ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_472.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO
    0.843ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_472.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_0
    0.806ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_473.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO
    0.592ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_473.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_0
    0.903ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_474.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO
    0.718ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_474.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_0
    0.959ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_475.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO
    0.718ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_475.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_0
    0.805ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_476.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO
    0.843ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_476.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_0
    0.843ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_477.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO
    1.028ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_477.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_0
    0.818ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    0.818ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    1.110ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    1.110ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.528ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.528ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.967ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.967ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_470.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_471.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_0
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_471.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_472.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_2
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_472.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_473.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_4
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_473.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_474.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_6
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_474.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_475.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_8
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_475.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_476.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_10
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_476.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_477.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_12
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_477.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_478.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_14
    0.026ns UART_RX_4.PADDI to UART_RX_4_MGIOL.DI UART_RX_4_c
    0.026ns UART_RX_3.PADDI to UART_RX_3_MGIOL.DI UART_RX_3_c
    0.026ns UART_RX_2.PADDI to UART_RX_2_MGIOL.DI UART_RX_2_c
    0.026ns UART_RX_1.PADDI to UART_RX_1_MGIOL.DI UART_RX_1_c

--------------------------------------------------------------------------------


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 254404 paths, 8 nets, and 78073 connections (92.50% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Fri Mar 04 20:35:20 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 25 -p -c -u 256 -fullname -gt -sethld -sp 8 -sphld m -o versa_ecp5_mf8c.twr -gui -msgset C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/promote.xml versa_ecp5_mf8c.ncd versa_ecp5_mf8c.prf 
Design file:     versa_ecp5_mf8c.ncd
Preference file: versa_ecp5_mf8c.prf
Device,speed:    LFE5UM-45F,m
Report level:    verbose report, limited to 25 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------


Derating parameters
-------------------
VCCIO Voltage:
                   3.300 V (Bank 0, defined by PAR)
                   2.500 V (Bank 2, defined by PAR)



================================================================================
Preference: FREQUENCY NET "U1_CORE/s_u3_clk_spi" 66.666667 MHz ;
            228 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[1]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[0]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.295ns  (55.3% logic, 44.7% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7700 to U1_CORE/U7_CFI/U1_SPI/SLICE_7700 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7700 to U1_CORE/U7_CFI/U1_SPI/SLICE_7700:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R18C28A.CLK to     R18C28A.Q1 U1_CORE/U7_CFI/U1_SPI/SLICE_7700 (from U1_CORE/s_u3_clk_spi)
ROUTE         3     0.132     R18C28A.Q1 to     R18C28A.M0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[1] (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.295   (55.3% logic, 44.7% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7700:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R18C28A.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7700:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R18C28A.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_spi_dat_rx[4]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[4]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7863 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7844 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7863 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7844:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R20C27B.CLK to     R20C27B.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7863 (from U1_CORE/s_u3_clk_spi)
ROUTE         3     0.131     R20C27B.Q0 to     R20C27D.M0 U1_CORE/U7_CFI/s_u1_rxdat[4] (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C27B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7844:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C27D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[11]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U5_MBX_DAT_TX/s_crd_rst  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.295ns  (55.6% logic, 44.4% route), 1 logic levels.

 Constraint Details:

      0.295ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7855 to U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7857 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7855 to U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7857:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R21C28D.CLK to     R21C28D.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7855 (from U1_CORE/s_u3_clk_spi)
ROUTE         2     0.131     R21C28D.Q0 to     R21C28A.M0 U1_CORE/U7_CFI/s_cfi_fsm[11] (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.295   (55.6% logic, 44.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7855:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R21C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7857:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R21C28A.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U5_MBX_DAT_TX/s_crd_ready  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U5_MBX_DAT_TX/s_crd_ready  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7873 to U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7873 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7873 to U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7873:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R21C31B.CLK to     R21C31B.Q0 U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7873 (from U1_CORE/s_u3_clk_spi)
ROUTE         4     0.058     R21C31B.Q0 to     R21C31B.D0 U1_CORE/U7_CFI/s_u5_rd_ready
CTOF_DEL    ---     0.076     R21C31B.D0 to     R21C31B.F0 U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7873
ROUTE         1     0.000     R21C31B.F0 to    R21C31B.DI0 U1_CORE/U7_CFI/U5_MBX_DAT_TX/s_crd_ready_2 (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7873:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R21C31B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7873:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R21C31B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.180ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_spi_dat_rx[5]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[5]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.298ns  (54.7% logic, 45.3% route), 1 logic levels.

 Constraint Details:

      0.298ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7863 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7844 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.180ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7863 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7844:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R20C27B.CLK to     R20C27B.Q1 U1_CORE/U7_CFI/U1_SPI/SLICE_7863 (from U1_CORE/s_u3_clk_spi)
ROUTE         3     0.135     R20C27B.Q1 to     R20C27D.M1 U1_CORE/U7_CFI/s_u1_rxdat[5] (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.298   (54.7% logic, 45.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C27B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7844:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C27D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_spi_dat_rx[6]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[6]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.299ns  (54.8% logic, 45.2% route), 1 logic levels.

 Constraint Details:

      0.299ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7864 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7845 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.181ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7864 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7845:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R20C27C.CLK to     R20C27C.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7864 (from U1_CORE/s_u3_clk_spi)
ROUTE         3     0.135     R20C27C.Q0 to     R20C27A.M0 U1_CORE/U7_CFI/s_u1_rxdat[6] (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.299   (54.8% logic, 45.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7864:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C27C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7845:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C27A.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.181ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_spi_dat_rx[2]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[2]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.299ns  (54.8% logic, 45.2% route), 1 logic levels.

 Constraint Details:

      0.299ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7862 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7843 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.181ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7862 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7843:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R20C28B.CLK to     R20C28B.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7862 (from U1_CORE/s_u3_clk_spi)
ROUTE         3     0.135     R20C28B.Q0 to     R20C28D.M0 U1_CORE/U7_CFI/s_u1_rxdat[2] (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.299   (54.8% logic, 45.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7862:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C28B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7843:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_spi_dat_rx[7]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[7]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.310ns  (52.6% logic, 47.4% route), 1 logic levels.

 Constraint Details:

      0.310ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7864 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7845 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.192ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7864 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7845:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R20C27C.CLK to     R20C27C.Q1 U1_CORE/U7_CFI/U1_SPI/SLICE_7864 (from U1_CORE/s_u3_clk_spi)
ROUTE         2     0.147     R20C27C.Q1 to     R20C27A.M1 U1_CORE/U7_CFI/s_u1_rxdat[7] (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.310   (52.6% logic, 47.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7864:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C27C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7845:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C27A.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.194ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_shift_pos[0]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_shift_pos[0]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.313ns  (76.7% logic, 23.3% route), 2 logic levels.

 Constraint Details:

      0.313ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7713 to U1_CORE/U7_CFI/U1_SPI/SLICE_7713 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.194ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7713 to U1_CORE/U7_CFI/U1_SPI/SLICE_7713:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R18C29D.CLK to     R18C29D.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7713 (from U1_CORE/s_u3_clk_spi)
ROUTE         8     0.073     R18C29D.Q0 to     R18C29D.C0 U1_CORE/U7_CFI/U1_SPI/s_shift_pos[0]
CTOF_DEL    ---     0.076     R18C29D.C0 to     R18C29D.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_7713
ROUTE         1     0.000     R18C29D.F0 to    R18C29D.DI0 U1_CORE/U7_CFI/U1_SPI/N_22_i_m_i (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.313   (76.7% logic, 23.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R18C29D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7713:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R18C29D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.196ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[8]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[7]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.314ns  (52.2% logic, 47.8% route), 1 logic levels.

 Constraint Details:

      0.314ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_9685 to U1_CORE/U7_CFI/U1_SPI/SLICE_7704 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.196ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_9685 to U1_CORE/U7_CFI/U1_SPI/SLICE_7704:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R18C28B.CLK to     R18C28B.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_9685 (from U1_CORE/s_u3_clk_spi)
ROUTE         3     0.150     R18C28B.Q0 to     R18C29A.M1 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[8] (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.314   (52.2% logic, 47.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_9685:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R18C28B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7704:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R18C29A.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.232ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[5]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_rx_dat_pend  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.292ns  (56.2% logic, 43.8% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7703 to U1_CORE/U7_CFI/U1_SPI/SLICE_7712 meets
      0.060ns CE_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.060ns) by 0.232ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7703 to U1_CORE/U7_CFI/U1_SPI/SLICE_7712:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R19C30D.CLK to     R19C30D.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7703 (from U1_CORE/s_u3_clk_spi)
ROUTE         9     0.128     R19C30D.Q0 to     R19C30A.CE U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[5] (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.292   (56.2% logic, 43.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7703:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R19C30D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7712:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R19C30A.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.244ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_spi_dat_rx[0]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_dat_rx[1]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.363ns  (66.1% logic, 33.9% route), 2 logic levels.

 Constraint Details:

      0.363ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7861 to U1_CORE/U7_CFI/U1_SPI/SLICE_7861 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.244ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7861 to U1_CORE/U7_CFI/U1_SPI/SLICE_7861:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R20C28C.CLK to     R20C28C.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7861 (from U1_CORE/s_u3_clk_spi)
ROUTE         2     0.123     R20C28C.Q0 to     R20C28C.D1 U1_CORE/U7_CFI/s_u1_rxdat[0]
CTOF_DEL    ---     0.076     R20C28C.D1 to     R20C28C.F1 U1_CORE/U7_CFI/U1_SPI/SLICE_7861
ROUTE         1     0.000     R20C28C.F1 to    R20C28C.DI1 U1_CORE/U7_CFI/U1_SPI/s_spi_dat_rx_6[1] (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.363   (66.1% logic, 33.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7861:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C28C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7861:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C28C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_shift_pos[2]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_shift_pos[2]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.373ns  (63.8% logic, 36.2% route), 2 logic levels.

 Constraint Details:

      0.373ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7715 to U1_CORE/U7_CFI/U1_SPI/SLICE_7715 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.254ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7715 to U1_CORE/U7_CFI/U1_SPI/SLICE_7715:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R18C30B.CLK to     R18C30B.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7715 (from U1_CORE/s_u3_clk_spi)
ROUTE         5     0.135     R18C30B.Q0 to     R18C30B.M0 U1_CORE/U7_CFI/U1_SPI/s_shift_pos[2]
MTOF_DEL    ---     0.074     R18C30B.M0 to   R18C30B.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_7715
ROUTE         1     0.000   R18C30B.OFX0 to    R18C30B.DI0 U1_CORE/U7_CFI/U1_SPI/N_24_i_m_i (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.373   (63.8% logic, 36.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7715:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R18C30B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7715:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R18C30B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U5_MBX_DAT_TX/s_crd_flag  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U5_MBX_DAT_TX/s_crd_flag  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.375ns  (64.0% logic, 36.0% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7838 to U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7838 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.256ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7838 to U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7838:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R21C31D.CLK to     R21C31D.Q0 U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7838 (from U1_CORE/s_u3_clk_spi)
ROUTE         2     0.135     R21C31D.Q0 to     R21C31D.D0 U1_CORE/U7_CFI/U5_MBX_DAT_TX/s_crd_flag
CTOF_DEL    ---     0.076     R21C31D.D0 to     R21C31D.F0 U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7838
ROUTE         1     0.000     R21C31D.F0 to    R21C31D.DI0 U1_CORE/U7_CFI/U5_MBX_DAT_TX/s_crd_flag_RNO (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.375   (64.0% logic, 36.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7838:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R21C31D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7838:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R21C31D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_spi_dat_rx[5]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_dat_rx[6]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.375ns  (63.7% logic, 36.3% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7863 to U1_CORE/U7_CFI/U1_SPI/SLICE_7864 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.256ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7863 to U1_CORE/U7_CFI/U1_SPI/SLICE_7864:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R20C27B.CLK to     R20C27B.Q1 U1_CORE/U7_CFI/U1_SPI/SLICE_7863 (from U1_CORE/s_u3_clk_spi)
ROUTE         3     0.136     R20C27B.Q1 to     R20C27C.C0 U1_CORE/U7_CFI/s_u1_rxdat[5]
CTOF_DEL    ---     0.076     R20C27C.C0 to     R20C27C.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_7864
ROUTE         1     0.000     R20C27C.F0 to    R20C27C.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_dat_rx_6[6] (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.375   (63.7% logic, 36.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7863:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C27B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7864:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C27C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.258ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_spi_sclk  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.377ns  (63.1% logic, 36.9% route), 2 logic levels.

 Constraint Details:

      0.377ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_8059 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.258ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_8059 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R19C28D.CLK to     R19C28D.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059 (from U1_CORE/s_u3_clk_spi)
ROUTE         4     0.139     R19C28D.Q0 to     R19C28D.M0 s_u1_spi_sclk
MTOF_DEL    ---     0.074     R19C28D.M0 to   R19C28D.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_8059
ROUTE         1     0.000   R19C28D.OFX0 to    R19C28D.DI0 U1_CORE/U7_CFI/U1_SPI/s_spi_sclk_11 (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.377   (63.1% logic, 36.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_8059:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R19C28D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_spi_dat_rx[0]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[0]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.377ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.377ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7861 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7842 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.259ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7861 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7842:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R20C28C.CLK to     R20C28C.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7861 (from U1_CORE/s_u3_clk_spi)
ROUTE         2     0.213     R20C28C.Q0 to     R21C28C.M0 U1_CORE/U7_CFI/s_u1_rxdat[0] (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.377   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7861:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C28C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7842:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R21C28C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.260ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U5_MBX_DAT_TX/s_crd_rst  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_flag  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.379ns  (63.3% logic, 36.7% route), 2 logic levels.

 Constraint Details:

      0.379ns physical path delay U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7857 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7841 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.260ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7857 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7841:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R21C28A.CLK to     R21C28A.Q0 U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7857 (from U1_CORE/s_u3_clk_spi)
ROUTE         5     0.139     R21C28A.Q0 to     R21C29C.D0 U1_CORE/U7_CFI/s_crd_rst
CTOF_DEL    ---     0.076     R21C29C.D0 to     R21C29C.F0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7841
ROUTE         1     0.000     R21C29C.F0 to    R21C29C.DI0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_flag_RNO (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.379   (63.3% logic, 36.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U5_MBX_DAT_TX/SLICE_7857:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R21C28A.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7841:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R21C29C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.271ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_rx_dat_push  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_flag  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.390ns  (61.5% logic, 38.5% route), 2 logic levels.

 Constraint Details:

      0.390ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7865 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7841 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.271ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7865 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7841:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R19C29A.CLK to     R19C29A.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7865 (from U1_CORE/s_u3_clk_spi)
ROUTE         3     0.150     R19C29A.Q0 to     R21C29C.C0 U1_CORE/U7_CFI/s_u1_rxdat_push
CTOF_DEL    ---     0.076     R21C29C.C0 to     R21C29C.F0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7841
ROUTE         1     0.000     R21C29C.F0 to    R21C29C.DI0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_flag_RNO (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.390   (61.5% logic, 38.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7865:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R19C29A.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7841:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R21C29C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.271ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_rx_dat_push  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_ready  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.390ns  (61.5% logic, 38.5% route), 2 logic levels.

 Constraint Details:

      0.390ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7865 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7878 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.271ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7865 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7878:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R19C29A.CLK to     R19C29A.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7865 (from U1_CORE/s_u3_clk_spi)
ROUTE         3     0.150     R19C29A.Q0 to     R21C29D.C0 U1_CORE/U7_CFI/s_u1_rxdat_push
CTOF_DEL    ---     0.076     R21C29D.C0 to     R21C29D.F0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7878
ROUTE         1     0.000     R21C29D.F0 to    R21C29D.DI0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_ready_2 (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.390   (61.5% logic, 38.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7865:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R19C29A.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7878:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R21C29D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[3]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[2]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.392ns  (66.8% logic, 33.2% route), 2 logic levels.

 Constraint Details:

      0.392ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7702 to U1_CORE/U7_CFI/U1_SPI/SLICE_7701 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.273ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7702 to U1_CORE/U7_CFI/U1_SPI/SLICE_7701:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R20C29D.CLK to     R20C29D.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7702 (from U1_CORE/s_u3_clk_spi)
ROUTE         7     0.130     R20C29D.Q0 to     R20C29C.D0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[3]
CTOOFX_DEL  ---     0.098     R20C29C.D0 to   R20C29C.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_7701
ROUTE         1     0.000   R20C29C.OFX0 to    R20C29C.DI0 U1_CORE/U7_CFI/U1_SPI/N_95_i (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.392   (66.8% logic, 33.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C29D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7701:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C29C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U7_CDC_CTL/s_cdc_sync[3]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U7_CDC_CTL/s_cdc_guard_0[3]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.391ns  (41.7% logic, 58.3% route), 1 logic levels.

 Constraint Details:

      0.391ns physical path delay U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7880 to U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7880 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.273ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7880 to U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7880:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R24C25D.CLK to     R24C25D.Q1 U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7880 (from U1_CORE/s_u3_clk_spi)
ROUTE         1     0.228     R24C25D.Q1 to     R24C25D.M0 U1_CORE/U7_CFI/U7_CDC_CTL/s_cdc_sync[3] (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.391   (41.7% logic, 58.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7880:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R24C25D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7880:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R24C25D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_xmit_rdy  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[3]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.392ns  (61.2% logic, 38.8% route), 2 logic levels.

 Constraint Details:

      0.392ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7708 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.273ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7708 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R20C30C.CLK to     R20C30C.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7708 (from U1_CORE/s_u3_clk_spi)
ROUTE         5     0.152     R20C30C.Q0 to     R20C29D.C0 U1_CORE/U7_CFI/U1_SPI/s_cfi_xmit_rdy
CTOF_DEL    ---     0.076     R20C29D.C0 to     R20C29D.F0 U1_CORE/U7_CFI/U1_SPI/SLICE_7702
ROUTE         1     0.000     R20C29D.F0 to    R20C29D.DI0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm_ns[8] (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.392   (61.2% logic, 38.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7708:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C30C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7702:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R20C29D.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.273ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U7_CDC_CTL/s_cdc_sync[1]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U7_CDC_CTL/s_cdc_guard_0[1]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.391ns  (41.7% logic, 58.3% route), 1 logic levels.

 Constraint Details:

      0.391ns physical path delay U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7846 to U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7879 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.273ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7846 to U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7879:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R24C24C.CLK to     R24C24C.Q1 U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7846 (from U1_CORE/s_u3_clk_spi)
ROUTE         1     0.228     R24C24C.Q1 to     R24C26C.M1 U1_CORE/U7_CFI/U7_CDC_CTL/s_cdc_sync[1] (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.391   (41.7% logic, 58.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7846:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R24C24C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U7_CDC_CTL/SLICE_7879:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R24C26C.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.280ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[6]  (from U1_CORE/s_u3_clk_spi +)
   Destination:    FF         Data in        U1_CORE/U7_CFI/U1_SPI/s_shift_pos[2]  (to U1_CORE/s_u3_clk_spi +)

   Delay:               0.399ns  (65.7% logic, 34.3% route), 2 logic levels.

 Constraint Details:

      0.399ns physical path delay U1_CORE/U7_CFI/U1_SPI/SLICE_7704 to U1_CORE/U7_CFI/U1_SPI/SLICE_7715 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.280ns

 Physical Path Details:

      Data path U1_CORE/U7_CFI/U1_SPI/SLICE_7704 to U1_CORE/U7_CFI/U1_SPI/SLICE_7715:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R18C29A.CLK to     R18C29A.Q0 U1_CORE/U7_CFI/U1_SPI/SLICE_7704 (from U1_CORE/s_u3_clk_spi)
ROUTE        10     0.137     R18C29A.Q0 to     R18C30B.D1 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[6]
CTOOFX_DEL  ---     0.098     R18C30B.D1 to   R18C30B.OFX0 U1_CORE/U7_CFI/U1_SPI/SLICE_7715
ROUTE         1     0.000   R18C30B.OFX0 to    R18C30B.DI0 U1_CORE/U7_CFI/U1_SPI/N_24_i_m_i (to U1_CORE/s_u3_clk_spi)
                  --------
                    0.399   (65.7% logic, 34.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7704:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R18C29A.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U7_CFI/U1_SPI/SLICE_7715:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        39     0.768 PLL_TL0.CLKOS2 to    R18C30B.CLK U1_CORE/s_u3_clk_spi
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U3_CLK/U1_PLL.PLL_E5/CLKOP" 100.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Preference: FREQUENCY NET "U1_CORE/U3_CLK/o_clk_pll_out" 3.669725 MHz ;
            1 item scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U3_CLK/s_rtl_xclk  (from U1_CORE/U3_CLK/o_clk_pll_out +)
   Destination:    FF         Data in        U1_CORE/U3_CLK/s_rtl_xclk  (to U1_CORE/U3_CLK/o_clk_pll_out +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay U1_CORE/U3_CLK/SLICE_7948 to U1_CORE/U3_CLK/SLICE_7948 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path U1_CORE/U3_CLK/SLICE_7948 to U1_CORE/U3_CLK/SLICE_7948:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C40A.CLK to     R47C40A.Q0 U1_CORE/U3_CLK/SLICE_7948 (from U1_CORE/U3_CLK/o_clk_pll_out)
ROUTE       529     0.057     R47C40A.Q0 to     R47C40A.D0 U1_CORE/s_u3_xclk
CTOF_DEL    ---     0.076     R47C40A.D0 to     R47C40A.F0 U1_CORE/U3_CLK/SLICE_7948
ROUTE         1     0.000     R47C40A.F0 to    R47C40A.DI0 U1_CORE/U3_CLK/s_rtl_xclk_i_i (to U1_CORE/U3_CLK/o_clk_pll_out)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U3_CLK/SLICE_7948:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.768  PLL_TL0.CLKOS to    R47C40A.CLK U1_CORE/U3_CLK/o_clk_pll_out
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U3_CLK/U1_PLL.PLL_E5/PLLInst_0 to U1_CORE/U3_CLK/SLICE_7948:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE         1     0.768  PLL_TL0.CLKOS to    R47C40A.CLK U1_CORE/U3_CLK/o_clk_pll_out
                  --------
                    0.768   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE.U1_E5/s_u3_refclk" 100.000000 MHz PAR_ADJ 10.000000 ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm[2]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C61B.CLK to     R49C61B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         5     0.058     R49C61B.Q0 to     R49C61B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm_1[2]
CTOF_DEL    ---     0.076     R49C61B.D0 to     R49C61B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516
ROUTE         1     0.000     R49C61B.F0 to    R49C61B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm_21[2] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R49C61B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R49C61B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/rtc_ctrl  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/rtc_ctrl  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.298ns  (80.5% logic, 19.5% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3542 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3542 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.179ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3542 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3542:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R51C59B.CLK to     R51C59B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3542 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         8     0.058     R51C59B.Q0 to     R51C59B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/rtc_ctrl
CTOF_DEL    ---     0.076     R51C59B.D0 to     R51C59B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3542
ROUTE         1     0.000     R51C59B.F0 to    R51C59B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/N_35501_0 (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.298   (80.5% logic, 19.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3542:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R51C59B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3542:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R51C59B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.182ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/rhb_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/rhb_sync_p2  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.300ns  (54.7% logic, 45.3% route), 1 logic levels.

 Constraint Details:

      0.300ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3540 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3540 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.182ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3540 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3540:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C44B.CLK to     R50C44B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3540 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         3     0.136     R50C44B.Q0 to     R50C44B.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/rhb_sync_p1 (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.300   (54.7% logic, 45.3% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3540:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C44B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3540:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C44B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.191ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.rlols_p1  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.rlols_p2  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.309ns  (53.1% logic, 46.9% route), 1 logic levels.

 Constraint Details:

      0.309ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.191ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C42A.CLK to     R50C42A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         1     0.145     R50C42A.Q0 to     R50C42A.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rlols_p1 (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.309   (53.1% logic, 46.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C42A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C42A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.genblk3.rxsdr_appd  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.genblk3.rxsdr_appd  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3479 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3479 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3479 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3479:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C44D.CLK to     R50C44D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3479 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         2     0.071     R50C44D.Q0 to     R50C44D.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rxsdr_appd_4
CTOF_DEL    ---     0.076     R50C44D.C0 to     R50C44D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3479
ROUTE         1     0.000     R50C44D.F0 to    R50C44D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/N_44_i (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C44D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3479:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C44D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.genblk3.lfor[0].rxsr_appd[0]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.genblk3.lfor[0].rxsr_appd[0]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3480 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3480 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3480 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3480:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C45C.CLK to     R50C45C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3480 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         2     0.071     R50C45C.Q0 to     R50C45C.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rxsr_appd[0]
CTOF_DEL    ---     0.076     R50C45C.C0 to     R50C45C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3480
ROUTE         1     0.000     R50C45C.F0 to    R50C45C.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/N_35497_0 (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3480:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C45C.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3480:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C45C.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.192ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk1.txs_cnt[0]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk1.txs_cnt[0]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.311ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.311ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3483 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3483 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.192ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3483 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3483:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R53C46D.CLK to     R53C46D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3483 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         3     0.071     R53C46D.Q0 to     R53C46D.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/txs_cnt[0]
CTOF_DEL    ---     0.076     R53C46D.C0 to     R53C46D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3483
ROUTE         1     0.000     R53C46D.F0 to    R53C46D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/N_25_i (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.311   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3483:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R53C46D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3483:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R53C46D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.195ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk1.plol0_cnt[1]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk1.plol0_cnt[1]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.314ns  (76.4% logic, 23.6% route), 2 logic levels.

 Constraint Details:

      0.314ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3435 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3435 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.195ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3435 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3435:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R51C45D.CLK to     R51C45D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3435 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         9     0.074     R51C45D.Q0 to     R51C45D.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/plol0_cnt[1]
CTOF_DEL    ---     0.076     R51C45D.C0 to     R51C45D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3435
ROUTE         1     0.000     R51C45D.F0 to    R51C45D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/plol0_cnt_3[1] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.314   (76.4% logic, 23.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3435:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R51C45D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3435:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R51C45D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.201ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk1.txp_cnt[0]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk1.txp_cnt[0]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.320ns  (81.9% logic, 18.1% route), 2 logic levels.

 Constraint Details:

      0.320ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3481 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3481 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.201ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3481 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3481:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R51C44B.CLK to     R51C44B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3481 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         4     0.058     R51C44B.Q0 to     R51C44B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/txp_cnt[0]
CTOOFX_DEL  ---     0.098     R51C44B.D0 to   R51C44B.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3481
ROUTE         1     0.000   R51C44B.OFX0 to    R51C44B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/N_26_i (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.320   (81.9% logic, 18.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3481:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R51C44B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3481:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R51C44B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.216ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk1.plol0_cnt[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk1.plol0_cnt[2]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.335ns  (78.2% logic, 21.8% route), 2 logic levels.

 Constraint Details:

      0.335ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3436 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3436 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.216ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3436 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3436:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R51C45C.CLK to     R51C45C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3436 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         8     0.073     R51C45C.Q0 to     R51C45C.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/plol0_cnt[2]
CTOOFX_DEL  ---     0.098     R51C45C.C0 to   R51C45C.OFX0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3436
ROUTE         1     0.000   R51C45C.OFX0 to    R51C45C.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/plol0_cnt_3[2] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.335   (78.2% logic, 21.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3436:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R51C45C.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3436:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R51C45C.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.246ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm[4]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm[4]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.365ns  (65.8% logic, 34.2% route), 2 logic levels.

 Constraint Details:

      0.365ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3517 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3517 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.246ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3517 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3517:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C60D.CLK to     R50C60D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3517 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         6     0.125     R50C60D.Q0 to     R50C60D.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm_1[4]
CTOF_DEL    ---     0.076     R50C60D.D0 to     R50C60D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3517
ROUTE         1     0.000     R50C60D.F0 to    R50C60D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm_21[4] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.365   (65.8% logic, 34.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3517:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C60D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3517:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C60D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.246ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk1.txp_cnt[1]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk1.txp_cnt[1]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.365ns  (65.8% logic, 34.2% route), 2 logic levels.

 Constraint Details:

      0.365ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3482 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3482 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.246ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3482 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3482:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R51C44D.CLK to     R51C44D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3482 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         2     0.125     R51C44D.Q0 to     R51C44D.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/txp_cnt[1]
CTOF_DEL    ---     0.076     R51C44D.D0 to     R51C44D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3482
ROUTE         1     0.000     R51C44D.F0 to    R51C44D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/txp_cnt_RNO[1] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.365   (65.8% logic, 34.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3482:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R51C44D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3482:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R51C44D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.248ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.rxs_cnt[0]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.rxs_cnt[1]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.367ns  (65.4% logic, 34.6% route), 2 logic levels.

 Constraint Details:

      0.367ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3477 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3477 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.248ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3477 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3477:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C55C.CLK to     R50C55C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3477 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         3     0.127     R50C55C.Q0 to     R50C55C.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rxs_cnt[0]
CTOF_DEL    ---     0.076     R50C55C.D1 to     R50C55C.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3477
ROUTE         1     0.000     R50C55C.F1 to    R50C55C.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/N_34_i_i (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.367   (65.4% logic, 34.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3477:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C55C.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3477:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C55C.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.258ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.rlols_p3  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.waita_rlols0  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.377ns  (63.7% logic, 36.3% route), 2 logic levels.

 Constraint Details:

      0.377ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_10794 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3485 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.258ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_10794 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3485:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R51C40A.CLK to     R51C40A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_10794 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         2     0.137     R51C40A.Q0 to     R51C40C.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rlols_p3
CTOF_DEL    ---     0.076     R51C40C.D0 to     R51C40C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3485
ROUTE         1     0.000     R51C40C.F0 to    R51C40C.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rlols_fedge (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.377   (63.7% logic, 36.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_10794:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R51C40A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3485:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R51C40C.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/rhb_sync_p2  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/rstat_pclk  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.378ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.378ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3540 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3541 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.259ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3540 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3541:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R50C44B.CLK to     R50C44B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3540 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         2     0.139     R50C44B.Q1 to     R50C44A.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/rhb_sync_p2
CTOF_DEL    ---     0.076     R50C44A.C0 to     R50C44A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3541
ROUTE         1     0.000     R50C44A.F0 to    R50C44A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/rstat_pclk_2 (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.378   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3540:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C44B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3541:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C44A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/sll_state[1]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pll_lock  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.377ns  (43.5% logic, 56.5% route), 1 logic levels.

 Constraint Details:

      0.377ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3545 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3534 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.259ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3545 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3534:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C38A.CLK to     R50C38A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3545 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         2     0.213     R50C38A.Q0 to     R50C40A.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/sll_state[1] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.377   (43.5% logic, 56.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3545:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C38A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3534:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C40A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.rlols_p2  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.rlols0_cnt[9]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.378ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.378ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3462 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.259ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3462:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R50C42A.CLK to     R50C42A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE        46     0.139     R50C42A.Q1 to     R50C42D.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rlols_p2
CTOF_DEL    ---     0.076     R50C42D.D1 to     R50C42D.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3462
ROUTE         1     0.000     R50C42D.F1 to    R50C42D.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rlols0_cnt_lm[9] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.378   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C42A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3462:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C42D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.rlols_p2  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.rlols0_cnt[10]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.378ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.378ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3463 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.259ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R50C42A.CLK to     R50C42A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE        46     0.139     R50C42A.Q1 to     R50C42C.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rlols_p2
CTOF_DEL    ---     0.076     R50C42C.D0 to     R50C42C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3463
ROUTE         1     0.000     R50C42C.F0 to    R50C42C.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rlols0_cnt_lm[10] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.378   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C42A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C42C.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.rlols_p2  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.rlols0_cnt[11]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.378ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.378ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3463 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.259ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3463:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R50C42A.CLK to     R50C42A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE        46     0.139     R50C42A.Q1 to     R50C42C.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rlols_p2
CTOF_DEL    ---     0.076     R50C42C.D1 to     R50C42C.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3463
ROUTE         1     0.000     R50C42C.F1 to    R50C42C.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rlols0_cnt_lm[11] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.378   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C42A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3463:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C42C.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.rlols_p2  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk2.rlols0_cnt[8]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.378ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.378ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3462 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.259ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3462:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R50C42A.CLK to     R50C42A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE        46     0.139     R50C42A.Q1 to     R50C42D.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rlols_p2
CTOF_DEL    ---     0.076     R50C42D.D0 to     R50C42D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3462
ROUTE         1     0.000     R50C42D.F0 to    R50C42D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/rlols0_cnt_lm[8] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.378   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3467:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C42A.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3462:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C42D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_pcs_rst  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.380ns  (63.2% logic, 36.8% route), 2 logic levels.

 Constraint Details:

      0.380ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3486 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.261ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3486:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C61B.CLK to     R49C61B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         5     0.140     R49C61B.Q0 to     R49C60B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm_1[2]
CTOF_DEL    ---     0.076     R49C60B.D0 to     R49C60B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3486
ROUTE         1     0.000     R49C60B.F0 to    R49C60B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/un1_rx_sm_1_i (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.380   (63.2% logic, 36.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R49C61B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3486:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R49C60B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.268ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk1.pll_lol_p2  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk1.pll_lol_p3  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.386ns  (42.2% logic, 57.8% route), 1 logic levels.

 Constraint Details:

      0.386ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/SLICE_3432 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3433 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.268ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/SLICE_3432 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3433:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R50C46D.CLK to     R50C46D.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/SLICE_3432 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE        27     0.223     R50C46D.Q1 to     R50C45D.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/pll_lol_p2 (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.386   (42.2% logic, 57.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/SLICE_3432:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C46D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3433:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R50C45D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.269ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm[1]  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.388ns  (61.9% logic, 38.1% route), 2 logic levels.

 Constraint Details:

      0.388ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3515 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.269ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C61B.CLK to     R49C61B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         5     0.148     R49C61B.Q0 to     R48C61D.C1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm_1[2]
CTOF_DEL    ---     0.076     R48C61D.C1 to     R48C61D.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3515
ROUTE         1     0.000     R48C61D.F1 to    R48C61D.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm_21[1] (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.388   (61.9% logic, 38.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3516:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R49C61B.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3515:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R48C61D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.271ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk1.plol0_cnt[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/genblk1.txp_rst  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.390ns  (61.5% logic, 38.5% route), 2 logic levels.

 Constraint Details:

      0.390ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3436 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3488 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.271ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3436 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3488:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R51C45C.CLK to     R51C45C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3436 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         8     0.148     R51C45C.Q0 to     R51C44C.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/plol0_cnt[2]
CTOF_DEL    ---     0.076     R51C44C.D0 to     R51C44C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3488
ROUTE         2     0.002     R51C44C.F0 to    R51C44C.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/un10_plol0_cnt_tc (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.390   (61.5% logic, 38.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3436:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R51C45C.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rsl_inst/SLICE_3488:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R51C44C.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.272ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm[6]  (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_serdes_rst  (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk +)

   Delay:               0.391ns  (61.4% logic, 38.6% route), 2 logic levels.

 Constraint Details:

      0.391ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3487 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.272ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3487:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C61D.CLK to     R49C61D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518 (from U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
ROUTE         5     0.151     R49C61D.Q0 to     R49C60C.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/rx_sm_1[6]
CTOF_DEL    ---     0.076     R49C60C.C0 to     R49C60C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3487
ROUTE         1     0.000     R49C60C.F0 to    R49C60C.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/N_36_i (to U1_CORE/U1_PCIE.U1_E5/s_u3_refclk)
                  --------
                    0.391   (61.4% logic, 38.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3518:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R49C61D.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U3_REFCLK/EXTREF0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/rx_rsl_inst/SLICE_3487:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       113     0.661 EXTREF0.REFCLKO to    R49C60C.CLK U1_CORE/U1_PCIE.U1_E5/s_u3_refclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE.U1_E5/s_u2_pclk" 250.000000 MHz PAR_ADJ 25.000000 ;
            1686 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg2  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg3  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3044 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3045 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3044 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3045:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R59C57D.CLK to     R59C57D.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3044 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R59C57D.Q1 to     R59C57B.M0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg2 (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3044:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R59C57D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3045:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R59C57B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/f_reg2[1]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/f_reg3[1]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3147 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3148 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3147 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3148:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R56C77C.CLK to     R56C77C.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3147 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R56C77C.Q1 to     R56C77B.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/f_reg2[1] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R56C77C.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R56C77B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[7]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[8]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3571 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3572 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3571 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3572:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R52C44A.CLK to     R52C44A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3571 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R52C44A.Q1 to     R52C44B.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[7] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3571:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C44A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3572:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C44B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[17]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[18]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3576 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3577 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3576 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3577:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R50C55B.CLK to     R50C55B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3576 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R50C55B.Q1 to     R50C55D.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[17] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3576:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R50C55B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3577:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R50C55D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_48  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_49  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_2 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3619 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_2 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3619:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R51C52B.CLK to     R51C52B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_2 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R51C52B.Q1 to     R51C52D.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/edataout7 (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R51C52B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3619:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R51C52D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/power_down_int[1]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/power_down[1]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/SLICE_3142 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/SLICE_5682 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/SLICE_3142 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/SLICE_5682:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R54C63C.CLK to     R54C63C.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/SLICE_3142 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R54C63C.Q1 to     R54C63A.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/power_down_int[1] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/SLICE_3142:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R54C63C.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/SLICE_5682:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R54C63A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[13]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[14]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3574 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3575 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3574 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3575:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R48C54C.CLK to     R48C54C.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3574 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R48C54C.Q1 to     R48C54B.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[13] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3574:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R48C54C.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3575:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R48C54B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_56  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_57  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.7 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3617 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.7 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3617:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R51C51B.CLK to     R51C51B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.7 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R51C51B.Q1 to     R51C51D.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/edataout3 (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R51C51B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3617:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R51C51D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[3]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[4]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3569 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3570 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3569 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3570:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R52C43C.CLK to     R52C43C.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3569 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R52C43C.Q1 to     R52C43B.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[3] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C43C.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3570:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C43B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/drate_f3  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/drate_f4  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3049 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3050 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3049 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3050:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R57C45D.CLK to     R57C45D.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3049 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R57C45D.Q1 to     R57C45A.M0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/drate_f3 (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3049:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R57C45D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3050:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R57C45A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/fndisp_8_reg  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/ltssm_fndisp_8  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_5700 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_5700 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_5700 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_5700:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R66C48C.CLK to     R66C48C.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_5700 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R66C48C.Q1 to     R66C48C.M0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/fndisp_8_reg (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_5700:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R66C48C.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_5700:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R66C48C.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Sync_RAM   Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_40  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_41  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_1.4 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3621 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_1.4 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3621:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R50C52B.CLK to     R50C52B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_1.4 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R50C52B.Q1 to     R50C52D.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/edataout11 (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_1.4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R50C52B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3621:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R50C52D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[16]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[17]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3576 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3576 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3576 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3576:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C55B.CLK to     R50C55B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3576 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R50C55B.Q0 to     R50C55B.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[16] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3576:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R50C55B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3576:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R50C55B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/f_reg2[0]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/f_reg3[0]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3147 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3148 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3147 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3148:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R56C77C.CLK to     R56C77C.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3147 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R56C77C.Q0 to     R56C77B.M0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/f_reg2[0] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3147:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R56C77C.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3148:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R56C77B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/ltssm_eidle_tx_f0  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/ltssm_eidle_tx_f1  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3054 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3054 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3054 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3054:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R61C60B.CLK to     R61C60B.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3054 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R61C60B.Q0 to     R61C60B.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/ltssm_eidle_tx_f0 (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3054:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R61C60B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3054:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R61C60B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_kcntl_reg1  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_kcntl_reg2  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3043 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3043 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3043 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3043:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R55C57A.CLK to     R55C57A.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3043 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R55C57A.Q0 to     R55C57A.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_kcntl_reg1 (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3043:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R55C57A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3043:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R55C57A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/drate_f0  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/drate_f1  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3048 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3048 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3048 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3048:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R57C56D.CLK to     R57C56D.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3048 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R57C56D.Q0 to     R57C56D.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/drate_f0 (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3048:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R57C56D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3048:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R57C56D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_err_reg1  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_err_reg2  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3041 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3041 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3041 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3041:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R54C55A.CLK to     R54C55A.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3041 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R54C55A.Q0 to     R54C55A.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_err_reg1 (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3041:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R54C55A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3041:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R54C55A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg1  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg2  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3044 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3044 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3044 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3044:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R59C57D.CLK to     R59C57D.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3044 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R59C57D.Q0 to     R59C57D.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg1 (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3044:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R59C57D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3044:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R59C57D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_err_reg3  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_err_reg4_0  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3042 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3042 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3042 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3042:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R55C54D.CLK to     R55C54D.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3042 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R55C54D.Q0 to     R55C54D.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_err_reg3 (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3042:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R55C54D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3042:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R55C54D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg3  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg4_0  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3045 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3045 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3045 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3045:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R59C57B.CLK to     R59C57B.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3045 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R59C57B.Q0 to     R59C57B.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_lane_sync_reg3 (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3045:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R59C57B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3045:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R59C57B.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[3]  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3569 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3569 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3569 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3569:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R52C43C.CLK to     R52C43C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3569 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R52C43C.Q0 to     R52C43C.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxelec_ctc_delay_chx[2] (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C43C.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3569:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R52C43C.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/drate_f4  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/drate_f5  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3050 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3050 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3050 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3050:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R57C45A.CLK to     R57C45A.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3050 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R57C45A.Q0 to     R57C45A.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/drate_f4 (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3050:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R57C45A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3050:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R57C45A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/drate_f2  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/drate_f3  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3049 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3049 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3049 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3049:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R57C45D.CLK to     R57C45D.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3049 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R57C45D.Q0 to     R57C45D.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/drate_f2 (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3049:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R57C45D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3049:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R57C45D.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_eidle_rx_reg3  (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_eidle_rx_reg4  (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3040 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3040 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3040 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3040:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R60C62A.CLK to     R60C62A.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3040 (from U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
ROUTE         1     0.129     R60C62A.Q0 to     R60C62A.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/asb_eidle_rx_reg3 (to U1_CORE/U1_PCIE.U1_E5/s_u2_pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3040:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R60C62A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/SLICE_3040:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       235     0.601 PCSCLKDIV0.CDIV1 to    R60C62A.CLK U1_CORE/U1_PCIE.U1_E5/s_u2_pclk
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0" 250.000000 MHz PAR_ADJ 25.000000 ;
            304 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.157ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_83  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM1  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM1

   Delay:               0.298ns  (55.0% logic, 45.0% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.7 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.157ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C51D.CLK to     R49C51D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         4     0.134     R49C51D.Q0 to     R51C51C.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/wptr_0
ZERO_DEL    ---     0.000     R51C51C.D0 to  R51C51C.WADO0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3
ROUTE         2     0.000  R51C51C.WADO0 to   R51C51B.WAD0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/WAD0_INT (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.298   (55.0% logic, 45.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C51D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R51C51B.WCK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.157ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_83  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM0

   Delay:               0.298ns  (55.0% logic, 45.0% route), 2 logic levels.

 Constraint Details:

      0.298ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.8 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.157ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C51D.CLK to     R49C51D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         4     0.134     R49C51D.Q0 to     R51C51C.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/wptr_0
ZERO_DEL    ---     0.000     R51C51C.D0 to  R51C51C.WADO0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3
ROUTE         2     0.000  R51C51C.WADO0 to   R51C51A.WAD0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/WAD0_INT (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.298   (55.0% logic, 45.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C51D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R51C51A.WCK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.159ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_83  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/RAM1  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.300ns  (54.7% logic, 45.3% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.2 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.159ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C51D.CLK to     R49C51D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         4     0.136     R49C51D.Q0 to     R49C51C.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/wptr_0
ZERO_DEL    ---     0.000     R49C51C.D0 to  R49C51C.WADO0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0
ROUTE         2     0.000  R49C51C.WADO0 to   R49C51B.WAD0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/WAD0_INT (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.300   (54.7% logic, 45.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C51D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C51B.WCK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.159ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_83  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/RAM0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/RAM0

   Delay:               0.300ns  (54.7% logic, 45.3% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.1 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.159ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C51D.CLK to     R49C51D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         4     0.136     R49C51D.Q0 to     R49C51C.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/wptr_0
ZERO_DEL    ---     0.000     R49C51C.D0 to  R49C51C.WADO0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0
ROUTE         2     0.000  R49C51C.WADO0 to   R49C51A.WAD0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/WAD0_INT (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.300   (54.7% logic, 45.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3612:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C51D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C51A.WCK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.173ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_81  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM0

   Delay:               0.312ns  (52.6% logic, 47.4% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.8 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.173ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.8:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C51A.CLK to     R50C51A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         4     0.148     R50C51A.Q0 to     R51C51C.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/wptr_2
ZERO_DEL    ---     0.000     R51C51C.C0 to  R51C51C.WADO2 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3
ROUTE         2     0.000  R51C51C.WADO2 to   R51C51A.WAD2 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/WAD2_INT (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.312   (52.6% logic, 47.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R50C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.8:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R51C51A.WCK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.173ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_81  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM1  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/RAM1

   Delay:               0.312ns  (52.6% logic, 47.4% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.7 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.173ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.7:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C51A.CLK to     R50C51A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         4     0.148     R50C51A.Q0 to     R51C51C.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/wptr_2
ZERO_DEL    ---     0.000     R51C51C.C0 to  R51C51C.WADO2 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3
ROUTE         2     0.000  R51C51C.WADO2 to   R51C51B.WAD2 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3/WAD2_INT (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.312   (52.6% logic, 47.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R50C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_3.7:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R51C51B.WCK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.173ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_81  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/RAM1  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.312ns  (52.6% logic, 47.4% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.2 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.173ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C51A.CLK to     R50C51A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         4     0.148     R50C51A.Q0 to     R49C51C.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/wptr_2
ZERO_DEL    ---     0.000     R49C51C.C0 to  R49C51C.WADO2 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0
ROUTE         2     0.000  R49C51C.WADO2 to   R49C51B.WAD2 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/WAD2_INT (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.312   (52.6% logic, 47.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R50C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C51B.WCK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.173ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_81  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/RAM0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/RAM0

   Delay:               0.312ns  (52.6% logic, 47.4% route), 2 logic levels.

 Constraint Details:

      0.312ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.1 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.173ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C51A.CLK to     R50C51A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         4     0.148     R50C51A.Q0 to     R49C51C.C0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/wptr_2
ZERO_DEL    ---     0.000     R49C51C.C0 to  R49C51C.WADO2 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0
ROUTE         2     0.000  R49C51C.WADO2 to   R49C51A.WAD2 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0/WAD2_INT (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.312   (52.6% logic, 47.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/SLICE_3613:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R50C51A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/fifo_pfu_0_0.1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C51A.WCK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[11]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[11]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3635 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3642 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3635 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3642:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R52C48A.CLK to     R52C48A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3635 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R52C48A.Q1 to     R52C48B.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[11] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R52C48A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3642:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R52C48B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[19]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[20]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3588 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3589 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3588 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R49C46A.CLK to     R49C46A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3588 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R49C46A.Q1 to     R49C46B.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[19] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3588:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C46A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3589:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C46B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[12]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[12]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3643 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3643 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3643 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3643:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R49C49C.CLK to     R49C49C.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3643 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R49C49C.Q1 to     R49C49C.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[12] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3643:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C49C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3643:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C49C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[11]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[12]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3584 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3585 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3584 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R48C45B.CLK to     R48C45B.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3584 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R48C45B.Q1 to     R48C45C.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[11] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3584:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R48C45B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R48C45C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[9]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[10]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3583 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3584 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3583 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3584:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R48C45D.CLK to     R48C45D.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3583 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R48C45D.Q1 to     R48C45B.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[9] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3583:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R48C45D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3584:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R48C45B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[5]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[6]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3581 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3582 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3581 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3582:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R49C45C.CLK to     R49C45C.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3581 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R49C45C.Q1 to     R49C45B.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[5] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C45C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3582:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C45B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/pcs_wait_done_chx_sync  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/pcs_wait_done_chx  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3567 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3567 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3567 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3567:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C54D.CLK to     R50C54D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3567 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R50C54D.Q0 to     R50C54D.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/pcs_wait_done_chx_sync (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3567:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R50C54D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3567:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R50C54D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[16]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[17]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3587 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3587 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3587 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3587:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R48C46B.CLK to     R48C46B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3587 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R48C46B.Q0 to     R48C46B.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[16] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3587:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R48C46B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3587:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R48C46B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ei_ctc_chx_sync  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ei_ctc_chx  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3565 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3565 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3565 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3565:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C59D.CLK to     R50C59D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3565 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R50C59D.Q0 to     R50C59D.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ei_ctc_chx_sync (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3565:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R50C59D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3565:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R50C59D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[2]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[3]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3580 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3580 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3580 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3580:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R50C46B.CLK to     R50C46B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3580 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R50C46B.Q0 to     R50C46B.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[2] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3580:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R50C46B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3580:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R50C46B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[10]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[10]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3635 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3642 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3635 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3642:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R52C48A.CLK to     R52C48A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3635 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R52C48A.Q0 to     R52C48B.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[10] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3635:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R52C48A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3642:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R52C48B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[4]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[5]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3581 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3581 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3581 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C45C.CLK to     R49C45C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3581 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R49C45C.Q0 to     R49C45C.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[4] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C45C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3581:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C45C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/sync1_RxPolarity  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/sync2_RxPolarity  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3592 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3592 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3592 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3592:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R53C64A.CLK to     R53C64A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3592 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R53C64A.Q0 to     R53C64A.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/sync1_RxPolarity (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3592:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R53C64A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3592:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R53C64A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[12]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[12]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3643 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3650 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3643 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C49C.CLK to     R49C49C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3643 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R49C49C.Q0 to     R49C49A.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[12] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3643:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C49C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/SLICE_3650:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C49A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[14]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[15]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3586 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3586 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3586 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3586:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R48C45A.CLK to     R48C45A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3586 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R48C45A.Q0 to     R48C45A.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[14] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3586:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R48C45A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3586:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R48C45A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[20]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/RxValid_chx_reg  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3589 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3589 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3589 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3589:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R49C46B.CLK to     R49C46B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3589 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R49C46B.Q0 to     R49C46B.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[20] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3589:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C46B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3589:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R49C46B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[12]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[13]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3585 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3585 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3585 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3585:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R48C45C.CLK to     R48C45C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3585 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.129     R48C45C.Q0 to     R48C45C.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/rxvalid_delay_chx[12] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R48C45C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3585:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        74     0.661 DCU0.CH0_FF_RX_PCLK to    R48C45C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk" 250.000000 MHz PAR_ADJ 25.000000 ;
            1385 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.293ns  (56.0% logic, 44.0% route), 1 logic levels.

 Constraint Details:

      0.293ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3535 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.175ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3535 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R48C39A.CLK to     R48C39A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3535 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         1     0.129     R48C39A.Q0 to     R48C39B.M0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.293   (56.0% logic, 44.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3535:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R48C39A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[1]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[1]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C47A.CLK to     R47C47A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.057     R47C47A.Q0 to     R47C47A.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[1]
CTOF_DEL    ---     0.076     R47C47A.D0 to     R47C47A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533
ROUTE         1     0.000     R47C47A.F0 to    R47C47A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt_RNO[1] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C47A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C47A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.178ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[0]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[0]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.297ns  (80.8% logic, 19.2% route), 2 logic levels.

 Constraint Details:

      0.297ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.178ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C47B.CLK to     R47C47B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         3     0.057     R47C47B.Q0 to     R47C47B.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/CO0
CTOF_DEL    ---     0.076     R47C47B.D0 to     R47C47B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519
ROUTE         1     0.000     R47C47B.F0 to    R47C47B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/CO0_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.297   (80.8% logic, 19.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C47B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C47B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p2  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.297ns  (55.2% logic, 44.8% route), 1 logic levels.

 Constraint Details:

      0.297ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.179ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R48C39B.CLK to     R48C39B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         4     0.133     R48C39B.Q0 to     R48C39B.M1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/ppul_sync_p1 (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.297   (55.2% logic, 44.8% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3536:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R48C39B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.243ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[2]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.362ns  (66.0% logic, 34.0% route), 2 logic levels.

 Constraint Details:

      0.362ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3532 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.243ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3532:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R47C47A.CLK to     R47C47A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.123     R47C47A.Q1 to     R47C47D.D0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[2]
CTOF_DEL    ---     0.076     R47C47D.D0 to     R47C47D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3532
ROUTE         1     0.000     R47C47D.F0 to    R47C47D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt_i[2] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.362   (66.0% logic, 34.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C47A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3532:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C47D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[1]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[2]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.375ns  (64.0% logic, 36.0% route), 2 logic levels.

 Constraint Details:

      0.375ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.256ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C47A.CLK to     R47C47A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.135     R47C47A.Q0 to     R47C47A.D1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[1]
CTOF_DEL    ---     0.076     R47C47A.D1 to     R47C47A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533
ROUTE         1     0.000     R47C47A.F1 to    R47C47A.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt_RNO[2] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.375   (64.0% logic, 36.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C47A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C47A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.262ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[0]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[2]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.381ns  (63.0% logic, 37.0% route), 2 logic levels.

 Constraint Details:

      0.381ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.262ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C47B.CLK to     R47C47B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         3     0.141     R47C47B.Q0 to     R47C47A.C1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/CO0
CTOF_DEL    ---     0.076     R47C47A.C1 to     R47C47A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533
ROUTE         1     0.000     R47C47A.F1 to    R47C47A.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt_RNO[2] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.381   (63.0% logic, 37.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C47B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C47A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[4]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[4]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R53C37C.CLK to     R53C37C.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.156     R53C37C.Q1 to     R53C37C.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[4]
CTOF_DEL    ---     0.076     R53C37C.A1 to     R53C37C.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520
ROUTE         1     0.000     R53C37C.F1 to    R53C37C.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[4] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C37C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_520:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C37C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[14]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[14]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R53C38D.CLK to     R53C38D.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.156     R53C38D.Q1 to     R53C38D.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[14]
CTOF_DEL    ---     0.076     R53C38D.A1 to     R53C38D.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000     R53C38D.F1 to    R53C38D.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[14] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C38D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C38D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[20]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[20]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R53C39C.CLK to     R53C39C.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.156     R53C39C.Q1 to     R53C39C.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[20]
CTOF_DEL    ---     0.076     R53C39C.A1 to     R53C39C.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000     R53C39C.F1 to    R53C39C.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[20] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C39C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C39C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[12]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[12]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R53C38C.CLK to     R53C38C.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.156     R53C38C.Q1 to     R53C38C.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[12]
CTOF_DEL    ---     0.076     R53C38C.A1 to     R53C38C.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000     R53C38C.F1 to    R53C38C.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[12] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C38C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C38C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.276ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[6]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[6]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.395ns  (60.5% logic, 39.5% route), 2 logic levels.

 Constraint Details:

      0.395ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.276ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R53C37D.CLK to     R53C37D.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.156     R53C37D.Q1 to     R53C37D.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[6]
CTOF_DEL    ---     0.076     R53C37D.A1 to     R53C37D.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000     R53C37D.F1 to    R53C37D.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[6] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.395   (60.5% logic, 39.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C37D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C37D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[2]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[2]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.401ns  (59.6% logic, 40.4% route), 2 logic levels.

 Constraint Details:

      0.401ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.282ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R47C47A.CLK to     R47C47A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.162     R47C47A.Q1 to     R47C47A.B1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[2]
CTOF_DEL    ---     0.076     R47C47A.B1 to     R47C47A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533
ROUTE         1     0.000     R47C47A.F1 to    R47C47A.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt_RNO[2] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.401   (59.6% logic, 40.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C47A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C47A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[8]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[8]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.461ns  (51.8% logic, 48.2% route), 2 logic levels.

 Constraint Details:

      0.461ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.342ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R53C38A.CLK to     R53C38A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.222     R53C38A.Q1 to     R53C38A.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[8]
CTOF_DEL    ---     0.076     R53C38A.A1 to     R53C38A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000     R53C38A.F1 to    R53C38A.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[8] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.461   (51.8% logic, 48.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C38A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C38A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[0]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[0]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.461ns  (51.8% logic, 48.2% route), 2 logic levels.

 Constraint Details:

      0.461ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.342ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R53C37A.CLK to     R53C37A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         3     0.222     R53C37A.Q1 to     R53C37A.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[0]
CTOF_DEL    ---     0.076     R53C37A.A1 to     R53C37A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518
ROUTE         1     0.000     R53C37A.F1 to    R53C37A.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[0] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.461   (51.8% logic, 48.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C37A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_518:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C37A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[16]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[16]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.461ns  (51.8% logic, 48.2% route), 2 logic levels.

 Constraint Details:

      0.461ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.342ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R53C39A.CLK to     R53C39A.Q1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.222     R53C39A.Q1 to     R53C39A.A1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[16]
CTOF_DEL    ---     0.076     R53C39A.A1 to     R53C39A.F1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526
ROUTE         1     0.000     R53C39A.F1 to    R53C39A.DI1 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[16] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.461   (51.8% logic, 48.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C39A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_526:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C39A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[19]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[19]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R53C39C.CLK to     R53C39C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.222     R53C39C.Q0 to     R53C39C.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[19]
CTOF_DEL    ---     0.076     R53C39C.A0 to     R53C39C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528
ROUTE         1     0.000     R53C39C.F0 to    R53C39C.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[19] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C39C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_528:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C39C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[9]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[9]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R53C38B.CLK to     R53C38B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.222     R53C38B.Q0 to     R53C38B.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[9]
CTOF_DEL    ---     0.076     R53C38B.A0 to     R53C38B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523
ROUTE         1     0.000     R53C38B.F0 to    R53C38B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[9] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C38B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_523:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C38B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[7]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[7]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R53C38A.CLK to     R53C38A.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.222     R53C38A.Q0 to     R53C38A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[7]
CTOF_DEL    ---     0.076     R53C38A.A0 to     R53C38A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522
ROUTE         1     0.000     R53C38A.F0 to    R53C38A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[7] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C38A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_522:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C38A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[5]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[5]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R53C37D.CLK to     R53C37D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.222     R53C37D.Q0 to     R53C37D.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[5]
CTOF_DEL    ---     0.076     R53C37D.A0 to     R53C37D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521
ROUTE         1     0.000     R53C37D.F0 to    R53C37D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[5] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C37D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_521:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C37D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[21]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[21]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R53C39D.CLK to     R53C39D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.222     R53C39D.Q0 to     R53C39D.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[21]
CTOF_DEL    ---     0.076     R53C39D.A0 to     R53C39D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529
ROUTE         1     0.000     R53C39D.F0 to    R53C39D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[21] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C39D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_529:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C39D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[13]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[13]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R53C38D.CLK to     R53C38D.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.222     R53C38D.Q0 to     R53C38D.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[13]
CTOF_DEL    ---     0.076     R53C38D.A0 to     R53C38D.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525
ROUTE         1     0.000     R53C38D.F0 to    R53C38D.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[13] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C38D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_525:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C38D.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[1]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[1]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R53C37B.CLK to     R53C37B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.222     R53C37B.Q0 to     R53C37B.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[1]
CTOF_DEL    ---     0.076     R53C37B.A0 to     R53C37B.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519
ROUTE         1     0.000     R53C37B.F0 to    R53C37B.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[1] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C37B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C37B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.343ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[11]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[11]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.462ns  (51.9% logic, 48.1% route), 2 logic levels.

 Constraint Details:

      0.462ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.343ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R53C38C.CLK to     R53C38C.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         2     0.222     R53C38C.Q0 to     R53C38C.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount[11]
CTOF_DEL    ---     0.076     R53C38C.A0 to     R53C38C.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524
ROUTE         1     0.000     R53C38C.F0 to    R53C38C.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/pcount_s[11] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.462   (51.9% logic, 48.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C38C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_524:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R53C38C.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.347ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[0]  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt[1]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk +)

   Delay:               0.466ns  (51.5% logic, 48.5% route), 2 logic levels.

 Constraint Details:

      0.466ns physical path delay U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533 meets
      0.119ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.119ns) by 0.347ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519 to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R47C47B.CLK to     R47C47B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
ROUTE         3     0.226     R47C47B.Q0 to     R47C47A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/CO0
CTOF_DEL    ---     0.076     R47C47A.A0 to     R47C47A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533
ROUTE         1     0.000     R47C47A.F0 to    R47C47A.DI0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/phb_cnt_RNO[1] (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk)
                  --------
                    0.466   (51.5% logic, 48.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3519:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C47B.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/DCU0_inst to U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_top_0/sll_inst/SLICE_3533:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        31     0.661 DCU0.CH0_FF_TX_PCLK to    R47C47A.CLK U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk
                  --------
                    0.661   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: FREQUENCY NET "s_u1_clk_sys" 125.000000 MHz PAR_ADJ 12.500000 ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CF2[0]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/RAM0  (to s_u1_clk_sys +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/RAM0

   Delay:               0.288ns  (56.9% logic, 43.1% route), 2 logic levels.

 Constraint Details:

      0.288ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2121 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1710 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.147ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2121 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1710:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R64C43D.CLK to     R64C43D.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2121 (from s_u1_clk_sys)
ROUTE         7     0.124     R64C43D.Q0 to     R64C43C.D0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/CO0
ZERO_DEL    ---     0.000     R64C43C.D0 to  R64C43C.WADO0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1709
ROUTE         2     0.000  R64C43C.WADO0 to   R64C43A.WAD0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/WAD0_INT (to s_u1_clk_sys)
                  --------
                    0.288   (56.9% logic, 43.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R64C43D.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1710:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R64C43A.WCK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.147ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CF2[0]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/RAM1  (to s_u1_clk_sys +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/RAM1

   Delay:               0.288ns  (56.9% logic, 43.1% route), 2 logic levels.

 Constraint Details:

      0.288ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2121 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1711 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.147ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2121 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1711:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R64C43D.CLK to     R64C43D.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2121 (from s_u1_clk_sys)
ROUTE         7     0.124     R64C43D.Q0 to     R64C43C.D0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/CO0
ZERO_DEL    ---     0.000     R64C43C.D0 to  R64C43C.WADO0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1709
ROUTE         2     0.000  R64C43C.WADO0 to   R64C43B.WAD0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/WAD0_INT (to s_u1_clk_sys)
                  --------
                    0.288   (56.9% logic, 43.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2121:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R64C43D.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram/SLICE_1711:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R64C43B.WCK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.159ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/wr_pntr[0]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_1/RAM0  (to s_u1_clk_sys +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_1/RAM0

   Delay:               0.300ns  (54.7% logic, 45.3% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_3137 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_1/SLICE_1748 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.159ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_3137 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_1/SLICE_1748:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R60C56A.CLK to     R60C56A.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_3137 (from s_u1_clk_sys)
ROUTE        12     0.136     R60C56A.Q0 to     R60C57C.D0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/wr_pntr[0]
ZERO_DEL    ---     0.000     R60C57C.D0 to  R60C57C.WADO0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_1/SLICE_1747
ROUTE         2     0.000  R60C57C.WADO0 to   R60C57A.WAD0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_1/WAD0_INT (to s_u1_clk_sys)
                  --------
                    0.300   (54.7% logic, 45.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_3137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R60C56A.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_1/SLICE_1748:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R60C57A.WCK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.159ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/wr_pntr[0]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_1/RAM1  (to s_u1_clk_sys +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_1/RAM1

   Delay:               0.300ns  (54.7% logic, 45.3% route), 2 logic levels.

 Constraint Details:

      0.300ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_3137 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_1/SLICE_1749 meets
      0.141ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.141ns) by 0.159ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_3137 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_1/SLICE_1749:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.164    R60C56A.CLK to     R60C56A.Q0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_3137 (from s_u1_clk_sys)
ROUTE        12     0.136     R60C56A.Q0 to     R60C57C.D0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/wr_pntr[0]
ZERO_DEL    ---     0.000     R60C57C.D0 to  R60C57C.WADO0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_1/SLICE_1747
ROUTE         2     0.000  R60C57C.WADO0 to   R60C57B.WAD0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_1/WAD0_INT (to s_u1_clk_sys)
                  --------
                    0.300   (54.7% logic, 45.3% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/SLICE_3137:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R60C56A.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_phy/u1_scram/u1_txrc/rf_1_ram_1/SLICE_1749:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R60C57B.WCK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.163ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CF2[2]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_1/RAM0  (to s_u1_clk_sys +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_1/RAM0

   Delay:               0.302ns  (54.0% logic, 46.0% route), 2 logic levels.

 Constraint Details:

      0.302ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2166 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_1/SLICE_1704 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.163ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2166 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_1/SLICE_1704:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R65C44D.CLK to     R65C44D.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2166 (from s_u1_clk_sys)
ROUTE         5     0.139     R65C44D.Q1 to     R65C44C.C0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tmp1[2]
ZERO_DEL    ---     0.000     R65C44C.C0 to  R65C44C.WADO2 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_1/SLICE_1703
ROUTE         2     0.000  R65C44C.WADO2 to   R65C44A.WAD2 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_1/WAD2_INT (to s_u1_clk_sys)
                  --------
                    0.302   (54.0% logic, 46.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R65C44D.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_1/SLICE_1704:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R65C44A.WCK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.163ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CF2[2]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_1/RAM1  (to s_u1_clk_sys +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_1/RAM1

   Delay:               0.302ns  (54.0% logic, 46.0% route), 2 logic levels.

 Constraint Details:

      0.302ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2166 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_1/SLICE_1705 meets
      0.139ns WAD_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.139ns) by 0.163ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2166 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_1/SLICE_1705:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R65C44D.CLK to     R65C44D.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2166 (from s_u1_clk_sys)
ROUTE         5     0.139     R65C44D.Q1 to     R65C44C.C0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tmp1[2]
ZERO_DEL    ---     0.000     R65C44C.C0 to  R65C44C.WADO2 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_1/SLICE_1703
ROUTE         2     0.000  R65C44C.WADO2 to   R65C44B.WAD2 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_1/WAD2_INT (to s_u1_clk_sys)
                  --------
                    0.302   (54.0% logic, 46.0% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2166:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R65C44D.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/tdata7_CR15_ram_1/SLICE_1705:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R65C44B.WCK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb2  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb3  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2134 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2134 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2134 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2134:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R66C35A.CLK to     R66C35A.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2134 (from s_u1_clk_sys)
ROUTE         1     0.129     R66C35A.Q1 to     R66C35A.M0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb2_Q (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R66C35A.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2134:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R66C35A.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/rxtp_dreg7[5]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/tlpdec_data[5]  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3292 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3155 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3292 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3155:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R63C17D.CLK to     R63C17D.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3292 (from s_u1_clk_sys)
ROUTE         1     0.129     R63C17D.Q1 to     R63C17C.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/rxtp_dreg7[5] (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3292:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R63C17D.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3155:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R63C17C.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/skip_cnt_del2[3]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/skip_cnt_del3[3]  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2310 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2312 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2310 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2312:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R61C46C.CLK to     R61C46C.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2310 (from s_u1_clk_sys)
ROUTE         1     0.129     R61C46C.Q1 to     R61C46A.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/skip_cnt_del2[3] (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2310:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R61C46C.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2312:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R61C46A.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb6  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb7  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2138 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2138 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2138 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2138:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R66C50C.CLK to     R66C50C.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2138 (from s_u1_clk_sys)
ROUTE         1     0.129     R66C50C.Q1 to     R66C50C.M0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb6_Q (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R66C50C.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2138:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R66C50C.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[5]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt_1[5]  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2244 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2064 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2244 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2064:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R56C47A.CLK to     R56C47A.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2244 (from s_u1_clk_sys)
ROUTE         1     0.129     R56C47A.Q1 to     R56C47B.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[5] (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2244:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R56C47A.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2064:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R56C47B.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[13]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt_1[13]  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2248 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2068 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2248 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2068:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R60C48C.CLK to     R60C48C.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2248 (from s_u1_clk_sys)
ROUTE         1     0.129     R60C48C.Q1 to     R60C48B.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[13] (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2248:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R60C48C.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2068:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R60C48B.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/s_reg1[1]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/s_reg2[1]  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3149 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_1758 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3149 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_1758:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R56C76B.CLK to     R56C76B.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3149 (from s_u1_clk_sys)
ROUTE         1     0.129     R56C76B.Q1 to     R56C76D.M0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/s_reg1[1] (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_3149:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R56C76B.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_pipe/u1_sync1s/SLICE_1758:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R56C76D.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/st4  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/st5  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2158 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2158 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2158 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2158:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R56C40D.CLK to     R56C40D.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2158 (from s_u1_clk_sys)
ROUTE         1     0.129     R56C40D.Q1 to     R56C40D.M0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/st4_Q (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R56C40D.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2158:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R56C40D.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/rxtp_dreg7[1]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/tlpdec_data[1]  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3290 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3153 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3290 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3153:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R57C32A.CLK to     R57C32A.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3290 (from s_u1_clk_sys)
ROUTE         1     0.129     R57C32A.Q1 to     R57C32B.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/rxtp_dreg7[1] (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3290:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R57C32A.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_tlpdec/SLICE_3153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R57C32B.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[11]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt_1[11]  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2247 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2067 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2247 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2067:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R55C43C.CLK to     R55C43C.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2247 (from s_u1_clk_sys)
ROUTE         1     0.129     R55C43C.Q1 to     R55C43D.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[11] (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2247:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R55C43C.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2067:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R55C43D.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[19]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt_1[19]  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2251 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2071 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2251 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2071:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R60C50B.CLK to     R60C50B.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2251 (from s_u1_clk_sys)
ROUTE         1     0.129     R60C50B.Q1 to     R60C50C.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[19] (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2251:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R60C50B.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2071:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R60C50C.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/G_2  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/G_10  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2123 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2125 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2123 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2125:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R55C54B.CLK to     R55C54B.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2123 (from s_u1_clk_sys)
ROUTE         1     0.129     R55C54B.Q1 to     R55C54A.M0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/G_2 (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2123:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R55C54B.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2125:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R55C54A.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/txtp_edb  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb1  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/SLICE_2132 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/SLICE_2132 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/SLICE_2132 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/SLICE_2132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R66C31A.CLK to     R66C31A.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/SLICE_2132 (from s_u1_clk_sys)
ROUTE         1     0.129     R66C31A.Q1 to     R66C31A.M0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/txtp_edb_Q (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/SLICE_2132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R66C31A.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/SLICE_2132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R66C31A.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[1]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp_pkt_1[1]  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2242 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2062 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2242 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2062:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R56C48A.CLK to     R56C48A.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2242 (from s_u1_clk_sys)
ROUTE         1     0.129     R56C48A.Q1 to     R56C48D.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/pv_dllp[1] (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2242:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R56C48A.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2062:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R56C48D.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/end3  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/end4  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2143 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2143 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2143 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2143:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R56C42C.CLK to     R56C42C.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2143 (from s_u1_clk_sys)
ROUTE         1     0.129     R56C42C.Q1 to     R56C42C.M0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/end3_Q (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R56C42C.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2143:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R56C42C.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_cins/txtp_st  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/st1  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/SLICE_2154 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/SLICE_2154 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/SLICE_2154 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/SLICE_2154:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R60C27B.CLK to     R60C27B.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/SLICE_2154 (from s_u1_clk_sys)
ROUTE         1     0.129     R60C27B.Q1 to     R60C27B.M0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/txtp_st_Q (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/SLICE_2154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R60C27B.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/SLICE_2154:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R60C27B.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/skip_cnt_del1[1]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/skip_cnt_del2[1]  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2307 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2309 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2307 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2309:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R61C33A.CLK to     R61C33A.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2307 (from s_u1_clk_sys)
ROUTE         1     0.129     R61C33A.Q1 to     R61C33B.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/skip_cnt_del1[1] (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2307:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R61C33A.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_txdp_ctrl/SLICE_2309:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R61C33B.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/txintf_data[3]  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/tlpgen_data_reg[3]  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/SLICE_1846 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/SLICE_2539 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/SLICE_1846 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/SLICE_2539:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R63C13C.CLK to     R63C13C.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/SLICE_1846 (from s_u1_clk_sys)
ROUTE         1     0.129     R63C13C.Q1 to     R63C13A.M1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/tlpgen_data[3] (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_trnc/u1_txintf/SLICE_1846:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R63C13C.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtp/u1_txtp_seq/SLICE_2539:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R63C13A.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.174ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb4  (from s_u1_clk_sys +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb5  (to s_u1_clk_sys +)

   Delay:               0.292ns  (55.8% logic, 44.2% route), 1 logic levels.

 Constraint Details:

      0.292ns physical path delay U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2136 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2136 meets
      0.118ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.174ns

 Physical Path Details:

      Data path U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2136 to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2136:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.163    R66C41D.CLK to     R66C41D.Q1 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2136 (from s_u1_clk_sys)
ROUTE         1     0.129     R66C41D.Q1 to     R66C41D.M0 U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/edb4_Q (to s_u1_clk_sys)
                  --------
                    0.292   (55.8% logic, 44.2% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R66C41D.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path U1_CORE/U1_PCIE.U1_E5/U2_PHY/pcs_clkdiv to U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_txtdp/u1_td_mux/SLICE_2136:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       999     0.601 PCSCLKDIV0.CDIVX to    R66C41D.CLK s_u1_clk_sys
                  --------
                    0.601   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
Preference: BLOCK PATH FROM PORT "PERST_N" ;
            230 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    PDPW16KD   Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr339512339512p137242e5_1_0_0_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               1.691ns  (33.6% logic, 66.4% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.377       A6.PADDI to EBR_R34C13.RST PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.117   (35.0% logic, 65.0% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    PDPW16KD   Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IC6BE0D645D48779DADE25A4973891991/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr339512339512p137242e5_1_0_0_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               1.691ns  (33.6% logic, 66.4% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.377       A6.PADDI to EBR_R34C13.RST PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.117   (35.0% logic, 65.0% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    DP16KD     Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr3310102433101024p13b9c845_0_0_1(ASIC)  (to s_u1_clk_sys +)

   Delay:               1.776ns  (32.0% logic, 68.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.479       A6.PADDI to EBR_R34C15.RSTA PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.219   (33.3% logic, 66.7% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    DP16KD     Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr3310102433101024p13b9c845_0_0_1(ASIC)  (to s_u1_clk_sys +)

   Delay:               1.776ns  (32.0% logic, 68.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.479       A6.PADDI to EBR_R34C15.RSTB PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.219   (33.3% logic, 66.7% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    PDPW16KD   Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr329512329512p137236d0_0_0_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               1.839ns  (30.9% logic, 69.1% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.536       A6.PADDI to  EBR_R34C8.RST PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.276   (32.5% logic, 67.5% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    DP16KD     Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IA440041682C400211AAD0D987978451E/IA440041682C400211AAD0D987978451E/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr238238p130635c1_0_0_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               1.928ns  (29.5% logic, 70.5% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.646       A6.PADDI to EBR_R34C6.RSTB PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.386   (31.0% logic, 69.0% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    DP16KD     Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr3310102433101024p13b9c845_0_1_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               1.945ns  (29.3% logic, 70.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.668       A6.PADDI to EBR_R34C17.RSTA PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.408   (30.7% logic, 69.3% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U3_SYNC/s_cdc_sync[0]  (to s_u1_clk_sys +)

   Delay:               1.819ns  (35.5% logic, 64.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.291       A6.PADDI to      R18C7C.A0 PERST_N_c
CTOF_DEL    ---     0.089      R18C7C.A0 to      R18C7C.F0 U3_SYNC/SLICE_11015
ROUTE         2     0.153      R18C7C.F0 to     R18C7B.LSR U3_SYNC/s_rst_sync_n_i (to s_u1_clk_sys)
                  --------
                    2.273   (36.5% logic, 63.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U3_SYNC/s_cdc_guard_0[0]  (to s_u1_clk_sys +)

   Delay:               1.819ns  (35.5% logic, 64.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.291       A6.PADDI to      R18C7C.A0 PERST_N_c
CTOF_DEL    ---     0.089      R18C7C.A0 to      R18C7C.F0 U3_SYNC/SLICE_11015
ROUTE         2     0.153      R18C7C.F0 to     R18C7A.LSR U3_SYNC/s_rst_sync_n_i (to s_u1_clk_sys)
                  --------
                    2.273   (36.5% logic, 63.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    DP16KD     Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I4FE5E72F36162FB85A7454C2F371EED7/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr3310102433101024p13b9c845_0_1_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               1.964ns  (29.0% logic, 71.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.707       A6.PADDI to EBR_R34C17.RSTB PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.447   (30.2% logic, 69.8% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    PDPW16KD   Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I55AD3DB98631F7D24697571C1AE7D521/IDD4356A81322E2CDA89609EEA437DC75/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr329512329512p137236d0_0_0_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               1.928ns  (29.5% logic, 70.5% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.646       A6.PADDI to  EBR_R34C8.RST PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.386   (31.0% logic, 69.0% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    PDPW16KD   Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr339512339512p137242e5_2_0_0_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               1.964ns  (29.0% logic, 71.0% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.707       A6.PADDI to EBR_R34C19.RST PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.447   (30.2% logic, 69.8% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    DP16KD     Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I25719AD8557B4584865155DAE07C7840/pmi_ram_dpEbnonessdr3410102434101024p13b9ceac_0_1_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               2.051ns  (27.7% logic, 72.3% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.816       A6.PADDI to EBR_R34C22.RSTA PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.556   (29.0% logic, 71.0% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U1_CORE/u1_dut/u1_dut/u1_dll/u1_rxtp/phy_l0_rp  (to s_u1_clk_sys +)

   Delay:               2.224ns  (25.6% logic, 74.4% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.995       A6.PADDI to     R56C12C.CE PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.735   (27.1% logic, 72.9% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    PDPW16KD   Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr339512339512p137242e5_0_0_0_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               2.013ns  (28.3% logic, 71.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.749       A6.PADDI to EBR_R34C10.RST PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.489   (29.7% logic, 70.3% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    PDPW16KD   Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IDFB6DB2CA10C61E108DCCB4FB9528FEB/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr339512339512p137242e5_0_0_0_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               2.013ns  (28.3% logic, 71.7% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.749       A6.PADDI to EBR_R34C10.RST PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.489   (29.7% logic, 70.3% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    PDPW16KD   Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/I48BFA8FF344ECC3BA7AAD048A7985C79/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr339512339512p137242e5_2_0_0_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               2.051ns  (27.7% logic, 72.3% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.816       A6.PADDI to EBR_R34C19.RST PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.556   (29.0% logic, 71.0% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    DP16KD     Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IA440041682C400211AAD0D987978451E/IA440041682C400211AAD0D987978451E/I32900CECD80193336B4F376406D5DFF6/pmi_ram_dpEbnonessdr238238p130635c1_0_0_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               2.137ns  (26.6% logic, 73.4% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.902       A6.PADDI to EBR_R34C6.RSTA PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.642   (28.0% logic, 72.0% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    DP16KD     Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I25719AD8557B4584865155DAE07C7840/pmi_ram_dpEbnonessdr3410102434101024p13b9ceac_0_0_1(ASIC)  (to s_u1_clk_sys +)

   Delay:               2.138ns  (26.6% logic, 73.4% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.924       A6.PADDI to EBR_R34C24.RSTA PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.664   (27.8% logic, 72.2% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    DP16KD     Port           U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/IB07EBEEDDFB2F1AD47B27590E82A92BE/I25719AD8557B4584865155DAE07C7840/pmi_ram_dpEbnonessdr3410102434101024p13b9ceac_0_1_0(ASIC)  (to s_u1_clk_sys +)

   Delay:               2.138ns  (26.6% logic, 73.4% route), 1 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.924       A6.PADDI to EBR_R34C22.RSTB PERST_N_c (to s_u1_clk_sys)
                  --------
                    2.664   (27.8% logic, 72.2% route), 1 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/ID0A5ECECBEC8CE692F380DDF069E842F[8]  (to s_u1_clk_sys +)

   Delay:               2.314ns  (27.9% logic, 72.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.798       A6.PADDI to     R40C16B.C0 PERST_N_c
CTOF_DEL    ---     0.089     R40C16B.C0 to     R40C16B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/SLICE_11679
ROUTE        32     0.316     R40C16B.F0 to     R37C16B.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/ID0A5ECECBEC8CE692F380DDF069E842F_0_sqmuxa (to s_u1_clk_sys)
                  --------
                    2.943   (28.2% logic, 71.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/ID0A5ECECBEC8CE692F380DDF069E842F[5]  (to s_u1_clk_sys +)

   Delay:               2.317ns  (27.8% logic, 72.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.798       A6.PADDI to     R40C16B.C0 PERST_N_c
CTOF_DEL    ---     0.089     R40C16B.C0 to     R40C16B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/SLICE_11679
ROUTE        32     0.324     R40C16B.F0 to     R38C16D.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/ID0A5ECECBEC8CE692F380DDF069E842F_0_sqmuxa (to s_u1_clk_sys)
                  --------
                    2.951   (28.1% logic, 71.9% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/ID0A5ECECBEC8CE692F380DDF069E842F[1]  (to s_u1_clk_sys +)

   Delay:               2.347ns  (27.5% logic, 72.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.798       A6.PADDI to     R40C16B.C0 PERST_N_c
CTOF_DEL    ---     0.089     R40C16B.C0 to     R40C16B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/SLICE_11679
ROUTE        32     0.381     R40C16B.F0 to     R37C17D.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/ID0A5ECECBEC8CE692F380DDF069E842F_0_sqmuxa (to s_u1_clk_sys)
                  --------
                    3.008   (27.6% logic, 72.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/ID0A5ECECBEC8CE692F380DDF069E842F[22]  (to s_u1_clk_sys +)

   Delay:               2.347ns  (27.5% logic, 72.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.798       A6.PADDI to     R40C16B.C0 PERST_N_c
CTOF_DEL    ---     0.089     R40C16B.C0 to     R40C16B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/SLICE_11679
ROUTE        32     0.381     R40C16B.F0 to     R37C18A.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/ID0A5ECECBEC8CE692F380DDF069E842F_0_sqmuxa (to s_u1_clk_sys)
                  --------
                    3.008   (27.6% logic, 72.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            PERST_N
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/ID0A5ECECBEC8CE692F380DDF069E842F[11]  (to s_u1_clk_sys +)

   Delay:               2.347ns  (27.5% logic, 72.5% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.740         A6.PAD to       A6.PADDI PERST_N
ROUTE        53     1.798       A6.PADDI to     R40C16B.C0 PERST_N_c
CTOF_DEL    ---     0.089     R40C16B.C0 to     R40C16B.F0 U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/SLICE_11679
ROUTE        32     0.381     R40C16B.F0 to     R37C17C.CE U1_CORE/U1_PCIE.U1_E5/U4_MF/U1_PCIE_SUBS/I50AE61DF7EF91EA9267CD28222E12D54/IBC503D04A72C6E62ECAE6A99BC68A860.I052230D66B4BFAAC87011F404C4761F3/ID0A5ECECBEC8CE692F380DDF069E842F_0_sqmuxa (to s_u1_clk_sys)
                  --------
                    3.008   (27.6% logic, 72.4% route), 2 logic levels.


================================================================================
Preference: BLOCK PATH FROM CELL "*ctc_reset_chx*" ;
            43 items scored.
--------------------------------------------------------------------------------


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_92  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_93

   Delay:               0.707ns  (33.9% logic, 66.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.338     R50C54A.F0 to    R50C50B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.901   (31.4% logic, 68.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_90  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_91

   Delay:               0.707ns  (33.9% logic, 66.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.338     R50C54A.F0 to    R50C50C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.901   (31.4% logic, 68.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_89  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.707ns  (33.9% logic, 66.1% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.338     R50C54A.F0 to    R50C50D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.901   (31.4% logic, 68.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[5]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[4]

   Delay:               0.773ns  (31.0% logic, 69.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.401     R50C54A.F0 to    R52C51A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.964   (29.4% logic, 70.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[11]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[10]

   Delay:               0.773ns  (31.0% logic, 69.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.401     R50C54A.F0 to    R52C48B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.964   (29.4% logic, 70.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[11]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[10]

   Delay:               0.773ns  (31.0% logic, 69.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.401     R50C54A.F0 to    R52C48A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.964   (29.4% logic, 70.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[11]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[10]

   Delay:               0.773ns  (31.0% logic, 69.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.401     R50C54A.F0 to    R52C48C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.964   (29.4% logic, 70.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[3]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d2[2]

   Delay:               0.773ns  (31.0% logic, 69.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.401     R50C54A.F0 to    R52C51C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.964   (29.4% logic, 70.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[5]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[4]

   Delay:               0.773ns  (31.0% logic, 69.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.401     R50C54A.F0 to    R52C51B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.964   (29.4% logic, 70.6% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_18  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_24

   Delay:               0.778ns  (30.8% logic, 69.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.415     R50C54A.F0 to    R48C51D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.978   (28.9% logic, 71.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_14  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_15

   Delay:               0.778ns  (30.8% logic, 69.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.415     R50C54A.F0 to    R48C51C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.978   (28.9% logic, 71.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_12  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.778ns  (30.8% logic, 69.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.415     R50C54A.F0 to    R48C51A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.978   (28.9% logic, 71.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_enable_d0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.778ns  (30.8% logic, 69.2% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.415     R50C54A.F0 to    R48C51B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    0.978   (28.9% logic, 71.1% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_79  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.791ns  (30.3% logic, 69.7% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.440     R50C54A.F0 to    R48C49A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    1.003   (28.2% logic, 71.8% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_80  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_81

   Delay:               0.794ns  (30.2% logic, 69.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.447     R50C54A.F0 to    R50C51A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    1.010   (28.0% logic, 72.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_87  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_88

   Delay:               0.794ns  (30.2% logic, 69.8% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.447     R50C54A.F0 to    R50C51D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    1.010   (28.0% logic, 72.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[3]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d1[2]

   Delay:               0.858ns  (28.0% logic, 72.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.504     R50C54A.F0 to    R53C51D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    1.067   (26.5% logic, 73.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[7]  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_data_d0[6]

   Delay:               0.858ns  (28.0% logic, 72.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.504     R50C54A.F0 to    R53C51C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    1.067   (26.5% logic, 73.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/in_det_BC_1C  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.858ns  (28.0% logic, 72.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.504     R50C54A.F0 to    R53C51B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    1.067   (26.5% logic, 73.5% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_0  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.889ns  (27.0% logic, 73.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.543     R50C54A.F0 to    R47C51A.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    1.106   (25.6% logic, 74.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/write_enable  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.889ns  (27.0% logic, 73.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.543     R50C54A.F0 to    R47C51C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    1.106   (25.6% logic, 74.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/in_skip_removed  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.889ns  (27.0% logic, 73.0% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.543     R50C54A.F0 to    R47C51B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    1.106   (25.6% logic, 74.4% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_2  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_3

   Delay:               0.902ns  (26.6% logic, 73.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.569     R50C54A.F0 to    R47C49C.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    1.132   (25.0% logic, 75.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_4  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
                   FF                        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_5

   Delay:               0.902ns  (26.6% logic, 73.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.569     R50C54A.F0 to    R47C49B.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    1.132   (25.0% logic, 75.0% route), 2 logic levels.


Blocked: 

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx  (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)
   Destination:    FF         Data in        U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/u0_ctc/ctc_fifo_U/FF_1  (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0 +)

   Delay:               0.902ns  (26.6% logic, 73.4% route), 2 logic levels.

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.194    R50C54B.CLK to     R50C54B.Q0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_3563 (from U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
ROUTE         1     0.280     R50C54B.Q0 to     R50C54A.A0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/ctc_reset_chx
CTOF_DEL    ---     0.089     R50C54A.A0 to     R50C54A.F0 U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/SLICE_11517
ROUTE        90     0.569     R50C54A.F0 to    R47C49D.LSR U1_CORE/U1_PCIE.U1_E5/U2_PHY/pipe_top_0/chx_RESET_n_i (to U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk_0)
                  --------
                    1.132   (25.0% logic, 75.0% route), 2 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "U1_CORE/s_u3_clk_spi"    |             |             |
66.666667 MHz ;                         |     0.000 ns|     0.177 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U3_CLK/U1_PLL.PLL_E5/CLKOP"    |             |             |
100.000000 MHz ;                        |            -|            -|   0  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U3_CLK/o_clk_pll_out" 3.669725 |             |             |
MHz ;                                   |     0.000 ns|     0.178 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE.U1_E5/s_u3_refclk"     |             |             |
100.000000 MHz PAR_ADJ 10.000000 ;      |     0.000 ns|     0.179 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE.U1_E5/s_u2_pclk"       |             |             |
250.000000 MHz PAR_ADJ 25.000000 ;      |     0.000 ns|     0.174 ns|   1  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE.U1_E5/U2_PHY/ff_rx_fclk|             |             |
_0" 250.000000 MHz PAR_ADJ 25.000000 ;  |     0.000 ns|     0.157 ns|   2  
                                        |             |             |
FREQUENCY NET                           |             |             |
"U1_CORE/U1_PCIE.U1_E5/U2_PHY/tx_pclk"  |             |             |
250.000000 MHz PAR_ADJ 25.000000 ;      |     0.000 ns|     0.175 ns|   1  
                                        |             |             |
FREQUENCY NET "s_u1_clk_sys" 125.000000 |             |             |
MHz PAR_ADJ 12.500000 ;                 |     0.000 ns|     0.147 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

No clock domain analysis is done. To analyze clock domains, please remove the BLOCK INTERCLOCKDOMAIN PATHS preference.


--------------------------------------------------------------------------------
                Connections not covered by the preferences
--------------------------------------------------------------------------------

     Delay                        Element                 Net

    0.015ns UART_RX_0.PADDI to UART_RX_0_MGIOL.DI UART_RX_0_c
    0.000ns SLICE_8057.F0 to SLICE_8057.DI0 s_u1_spi_ssel_i
    0.000ns U1_CORE/U7_CFI/SLICE_7849.F0 to U1_CORE/U7_CFI/SLICE_7849.DI0 U1_CORE/U7_CFI/s_cfi_fsm_i[10]
    0.380ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7841.Q0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7840.M0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_flag
    0.303ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7842.Q0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7874.M0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[0]
    0.472ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7842.Q1 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7874.M1 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[1]
    0.462ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7843.Q0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7875.M0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[2]
    0.462ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7843.Q1 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7875.M1 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[3]
    0.405ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7844.Q0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7876.M0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[4]
    0.462ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7844.Q1 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7876.M1 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[5]
    0.366ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7845.Q0 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7877.M0 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[6]
    0.366ns U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7845.Q1 to U1_CORE/U7_CFI/U6_MBX_DAT_RX/SLICE_7877.M1 U1_CORE/U7_CFI/U6_MBX_DAT_RX/s_cwr_reg_mst[7]
    0.707ns U1_CORE/U7_CFI/U1_SPI/SLICE_7716.Q0 to SLICE_8057.C0 U1_CORE/U7_CFI/U1_SPI/s_u1_spi_ssel
    0.464ns U1_CORE/U7_CFI/U1_SPI/SLICE_7707.Q0 to U1_CORE/U7_CFI/SLICE_7849.A0 U1_CORE/U7_CFI/U1_SPI/s_cfi_fsm[10]
    2.356ns SF_MISO.PADDI to U1_CORE/U7_CFI/U1_SPI/SLICE_7861.A0 SF_MISO_c
    2.456ns SF_MISO.PADDI to U1_CORE/U7_CFI/U1_SPI/SLICE_7864.B1 SF_MISO_c
    0.305ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.305ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6242.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.427ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.427ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.499ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.313ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6239.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.397ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6239.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.262ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6239.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.567ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.554ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.763ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.686ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.168ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.063ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.823ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.130ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.951ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.590ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.590ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6175.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.590ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6176.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.814ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6177.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.797ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.686ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.439ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.091ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.091ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.091ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.091ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.091ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.091ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.030ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.030ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.958ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.958ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.941ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.941ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.309ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.309ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.328ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.328ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.212ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.212ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.364ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.364ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.496ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.496ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.284ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.284ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.496ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.496ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.435ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.435ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.638ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.638ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.446ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8514.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.563ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.694ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.836ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.445ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.577ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.013ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.793ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.793ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.734ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.445ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.670ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.542ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.309ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.309ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.944ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.437ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.660ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.379ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    1.052ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.815ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11305.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.578ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11306.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_xclk_en
    0.710ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.A0 U1_CORE/U4_UART/s_cwr_rst
    0.894ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5747.CE U1_CORE/U4_UART/s_cwr_rst
    0.765ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.A0 U1_CORE/U4_UART/s_cwr_rst
    0.942ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5755.CE U1_CORE/U4_UART/s_cwr_rst
    0.633ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.C1 U1_CORE/U4_UART/s_cwr_rst
    0.736ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.C0 U1_CORE/U4_UART/s_cwr_rst
    0.633ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.C1 U1_CORE/U4_UART/s_cwr_rst
    0.588ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.B0 U1_CORE/U4_UART/s_cwr_rst
    0.736ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.C0 U1_CORE/U4_UART/s_cwr_rst
    0.921ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.B1 U1_CORE/U4_UART/s_cwr_rst
    0.583ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.CE U1_CORE/U4_UART/s_cwr_rst
    0.709ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.CE U1_CORE/U4_UART/s_cwr_rst
    0.760ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.C0 U1_CORE/U4_UART/s_cwr_rst
    0.865ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6027.CE U1_CORE/U4_UART/s_cwr_rst
    0.762ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.A0 U1_CORE/U4_UART/s_cwr_rst
    0.837ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6034.CE U1_CORE/U4_UART/s_cwr_rst
    1.176ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.C1 U1_CORE/U4_UART/s_cwr_rst
    0.871ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.D0 U1_CORE/U4_UART/s_cwr_rst
    1.062ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.A1 U1_CORE/U4_UART/s_cwr_rst
    1.168ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.C0 U1_CORE/U4_UART/s_cwr_rst
    1.149ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.D0 U1_CORE/U4_UART/s_cwr_rst
    0.663ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.D0 U1_CORE/U4_UART/s_cwr_rst
    0.663ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.D1 U1_CORE/U4_UART/s_cwr_rst
    0.865ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.CE U1_CORE/U4_UART/s_cwr_rst
    0.731ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.CE U1_CORE/U4_UART/s_cwr_rst
    1.592ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.A0 U1_CORE/U4_UART/s_cwr_rst
    1.883ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6300.CE U1_CORE/U4_UART/s_cwr_rst
    1.691ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.B0 U1_CORE/U4_UART/s_cwr_rst
    1.514ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6307.CE U1_CORE/U4_UART/s_cwr_rst
    1.635ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.C1 U1_CORE/U4_UART/s_cwr_rst
    1.628ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.D0 U1_CORE/U4_UART/s_cwr_rst
    1.764ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.C1 U1_CORE/U4_UART/s_cwr_rst
    1.991ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.C0 U1_CORE/U4_UART/s_cwr_rst
    2.159ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.C0 U1_CORE/U4_UART/s_cwr_rst
    1.795ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.D0 U1_CORE/U4_UART/s_cwr_rst
    1.795ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.D1 U1_CORE/U4_UART/s_cwr_rst
    1.646ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.CE U1_CORE/U4_UART/s_cwr_rst
    1.537ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.CE U1_CORE/U4_UART/s_cwr_rst
    1.567ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.A0 U1_CORE/U4_UART/s_cwr_rst
    1.514ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6575.CE U1_CORE/U4_UART/s_cwr_rst
    1.572ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.D0 U1_CORE/U4_UART/s_cwr_rst
    1.743ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6582.CE U1_CORE/U4_UART/s_cwr_rst
    1.644ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.C1 U1_CORE/U4_UART/s_cwr_rst
    1.698ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.C0 U1_CORE/U4_UART/s_cwr_rst
    1.644ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.C1 U1_CORE/U4_UART/s_cwr_rst
    1.658ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.D0 U1_CORE/U4_UART/s_cwr_rst
    1.955ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.D0 U1_CORE/U4_UART/s_cwr_rst
    1.936ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.D0 U1_CORE/U4_UART/s_cwr_rst
    1.936ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.D1 U1_CORE/U4_UART/s_cwr_rst
    1.511ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.CE U1_CORE/U4_UART/s_cwr_rst
    1.497ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.CE U1_CORE/U4_UART/s_cwr_rst
    1.167ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.A0 U1_CORE/U4_UART/s_cwr_rst
    1.393ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6851.CE U1_CORE/U4_UART/s_cwr_rst
    1.106ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.A0 U1_CORE/U4_UART/s_cwr_rst
    0.841ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6858.CE U1_CORE/U4_UART/s_cwr_rst
    1.138ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.B1 U1_CORE/U4_UART/s_cwr_rst
    0.876ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.D0 U1_CORE/U4_UART/s_cwr_rst
    1.051ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.C1 U1_CORE/U4_UART/s_cwr_rst
    0.984ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.C0 U1_CORE/U4_UART/s_cwr_rst
    1.079ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.C0 U1_CORE/U4_UART/s_cwr_rst
    1.292ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.A0 U1_CORE/U4_UART/s_cwr_rst
    1.292ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.A1 U1_CORE/U4_UART/s_cwr_rst
    1.322ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.CE U1_CORE/U4_UART/s_cwr_rst
    0.848ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.CE U1_CORE/U4_UART/s_cwr_rst
    1.516ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.D0 U1_CORE/U4_UART/s_cwr_rst
    1.516ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.D1 U1_CORE/U4_UART/s_cwr_rst
    1.243ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.B0 U1_CORE/U4_UART/s_cwr_rst
    1.243ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.B1 U1_CORE/U4_UART/s_cwr_rst
    0.763ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.B0 U1_CORE/U4_UART/s_cwr_rst
    0.763ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.B1 U1_CORE/U4_UART/s_cwr_rst
    0.920ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.B0 U1_CORE/U4_UART/s_cwr_rst
    0.950ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.B0 U1_CORE/U4_UART/s_cwr_rst
    1.691ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.B0 U1_CORE/U4_UART/s_cwr_rst
    1.955ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.B0 U1_CORE/U4_UART/s_cwr_rst
    2.008ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.C0 U1_CORE/U4_UART/s_cwr_rst
    1.644ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.C0 U1_CORE/U4_UART/s_cwr_rst
    1.399ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.B0 U1_CORE/U4_UART/s_cwr_rst
    1.051ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.C0 U1_CORE/U4_UART/s_cwr_rst
    0.446ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.D0 U1_CORE/U4_UART/s_cwr_rst
    0.631ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.D0 U1_CORE/U4_UART/s_cwr_rst
    0.288ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.B1 U1_CORE/U4_UART/s_cwr_rst
    1.469ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.B1 U1_CORE/U4_UART/s_cwr_rst
    1.936ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.D1 U1_CORE/U4_UART/s_cwr_rst
    2.054ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/SLICE_10827.B1 U1_CORE/U4_UART/s_cwr_rst
    1.787ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.D1 U1_CORE/U4_UART/s_cwr_rst
    1.157ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.A0 U1_CORE/U4_UART/s_cwr_rst
    1.011ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.A0 U1_CORE/U4_UART/s_cwr_rst
    0.443ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6251.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIK1G41
    0.436ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6252.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIK1G41
    0.522ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6253.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIK1G41
    0.522ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6254.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIK1G41
    0.287ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.314ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.332ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8514.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.429ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.429ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.400ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.429ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8569.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.400ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.532ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.386ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.273ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.466ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.525ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.674ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_11277.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.218ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.315ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.158ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_11277.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.279ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.279ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.324ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.433ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_11277.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.157ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.309ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.305ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.254ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.309ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_11277.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.492ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_11277.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.492ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_11277.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.465ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_11277.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag_0
    0.489ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6117.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.394ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6129.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.764ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.566ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6136.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.592ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.361ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6144.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.608ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.669ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6151.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.687ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.311ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6158.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.608ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.513ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.311ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6239.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.399ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11290.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un15_i_wr_clk_en
    0.192ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6239.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6239.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_sync
    0.491ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6251.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8572.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.266ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6251.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.408ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6251.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.387ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6251.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.384ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6252.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.319ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6252.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.311ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6252.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8571.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.154ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6252.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.182ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6253.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.387ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6253.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11286.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.383ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6253.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9778.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.325ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6253.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9784.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.182ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6254.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8513.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.325ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6254.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11286.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.418ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6254.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.190ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6254.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9784.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/N_111_i
    0.340ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.298ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.298ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.449ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8571.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.449ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8572.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.544ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11288.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.196ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.196ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.877ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.877ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.291ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.993ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6255.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.294ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8514.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.641ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.383ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8571.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.383ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8572.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.627ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.637ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.426ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.594ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11288.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.341ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/N_207
    0.286ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/N_207
    0.286ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6237.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/N_207
    0.341ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/N_207
    0.240ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.168ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.421ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.512ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.387ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.482ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.633ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8571.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.633ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8572.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.548ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.381ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11284.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.524ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11288.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.277ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.629ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.423ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.628ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.445ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.320ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.320ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.277ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.154ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.775ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.775ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.884ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.884ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.022ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.022ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.831ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.831ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.852ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.852ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.968ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.968ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.917ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.917ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.852ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.852ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.976ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.976ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.801ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.801ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    1.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.955ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.955ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.445ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.736ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.743ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.800ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.800ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.493ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.393ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11284.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.624ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12566.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u2_dlms_update
    0.383ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.655ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.559ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.559ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.596ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.941ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.941ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.691ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.419ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.609ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.609ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.609ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.609ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.609ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.609ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.349ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.349ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.580ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.580ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.517ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.517ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.758ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.758ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.421ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.421ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.762ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.762ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.762ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.762ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.877ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.877ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.877ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.877ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.877ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.877ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.877ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.877ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.330ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.330ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.668ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.794ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.798ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.758ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.758ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    1.044ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.941ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11284.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.487ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12566.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_dlls_update
    0.077ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11284.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_177
    0.314ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.380ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.192ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.165ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.265ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.360ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.265ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.380ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.513ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12566.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.217ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.337ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.337ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.373ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.429ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.561ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.330ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.404ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.517ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.655ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.655ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.517ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.454ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.676ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.495ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8520.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.655ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.653ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.219ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.604ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.684ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.532ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.480ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.588ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.294ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u1_baud_chng
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_105
    0.429ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.429ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.220ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.228ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.088ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.231ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8514.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.294ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.389ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.294ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.231ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.257ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_221
    0.302ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.306ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.306ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.188ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.208ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_206
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_101
    0.315ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12566.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_274
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_68_i
    0.317ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[6]
    0.347ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.462ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.347ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8514.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.571ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.571ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.406ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.571ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8569.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.537ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.217ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.532ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.347ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.347ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.347ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.219ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.324ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8569.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.419ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.219ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.263ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.419ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.416ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9775.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_247
    0.175ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[3]
    0.257ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9776.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_252
    0.306ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[4]
    0.376ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_254
    0.188ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.259ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.374ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.374ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.374ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.302ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_110
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_55_i
    0.310ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10869.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_258
    0.208ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_259
    0.334ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.334ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.180ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.247ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9777.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_272
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[0]
    0.198ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_3
    0.198ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_3
    0.380ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_3
    0.380ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_3
    0.396ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6215.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_3
    0.360ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_3
    0.270ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6086.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_u3_tx
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[1]
    0.357ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[2]
    0.411ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[3]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[4]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[5]
    0.416ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[5]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[6]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[7]
    0.411ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[7]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[8]
    0.411ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6215.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6215.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_0_iv_i[9]
    0.155ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6215.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8569.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[9]
    0.622ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/N_389_i
    0.536ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/N_389_i
    0.536ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/N_389_i
    0.770ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/N_389_i
    0.770ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6249.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/N_389_i
    0.760ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6250.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/N_389_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6248.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_57_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_97_i
    0.157ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.254ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.288ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns_0_i_i_3[4]
    0.338ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.430ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9774.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.315ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.230ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11287.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[3]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_93_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_91_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[0]
    0.259ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6204.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.162ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.268ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.268ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_196
    0.082ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.199ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6206.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.199ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.199ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.271ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6205.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_30_i
    0.164ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.230ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6207.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.411ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_214
    0.291ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.291ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.416ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.420ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.357ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8513.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.357ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8513.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.188ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9778.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.175ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8569.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_iv_0_0_0[8]
    0.433ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.433ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.371ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.429ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.383ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.383ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.393ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.163ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.163ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6294.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.406ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8569.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.261ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8516.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8569.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.319ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8513.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_249
    0.261ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.261ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.498ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.436ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8570.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6214.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.298ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11288.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6215.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.262ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11288.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6215.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.294ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11288.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8515.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.077ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9778.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6213.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_248
    0.317ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6215.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.496ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8513.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.433ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9778.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.288ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.333ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.226ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6209.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.333ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6210.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.226ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6247.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.226ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.324ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.432ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9782.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.247ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9780.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_231
    0.077ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11287.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6208.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_219
    0.245ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9779.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_25
    0.208ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9781.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_287
    0.247ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8514.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11285.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_123
    0.077ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8572.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6211.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_251
    0.077ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8571.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6212.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_141
    0.150ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9784.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_3
    0.077ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11286.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_4
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9783.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_5
    0.209ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6155.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.333ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.333ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.217ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.217ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag_RNO_2
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_ready_2
    0.179ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.288ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.155ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6158.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6158.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag_sync
    0.367ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6158.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag
    0.150ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_4
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_5
    0.208ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_sample_tick
    0.175ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_11292.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6202.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/un1_s_u3_rd_ready[0]
    0.417ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.322ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.433ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.284ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.186ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.374ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.420ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6184.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.182ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6184.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.371ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.387ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.333ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.154ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.374ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.259ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.214ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.433ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.318ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.429ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.452ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6156.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.202ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.196ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6148.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.297ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.235ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6149.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag_RNO_3
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready_2
    0.284ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready
    0.155ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6151.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6151.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag_sync
    0.405ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6151.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag
    0.004ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.320ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.320ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.320ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.490ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.388ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.375ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.379ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.266ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.266ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.477ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6152.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.596ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.351ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.443ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10868.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.351ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_push
    0.172ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6141.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.085ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.300ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.182ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.361ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.217ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6142.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag_RNO_4
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready_2
    0.184ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready
    0.155ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6144.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6144.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag_sync
    0.521ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6144.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag
    0.484ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.484ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.520ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.550ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.083ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.398ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.321ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.787ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.625ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.890ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.496ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.792ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.964ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.792ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.857ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.339ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.293ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.293ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.339ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.326ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.460ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.448ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.333ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.259ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6145.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.425ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.354ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_2
    0.350ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready
    0.348ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10868.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready
    0.287ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6136.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6136.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag_sync
    0.347ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6136.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_ldmx_0
    0.172ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6133.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.157ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.296ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.273ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.273ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.408ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10868.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.408ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10868.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.342ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_en_17
    0.262ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6166.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.817ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6166.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.397ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6166.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10868.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.393ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6166.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10985.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.360ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6166.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_11292.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.490ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_10
    0.357ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_10
    0.348ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_10
    0.428ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_11
    0.563ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_11
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_11
    0.319ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_en_13
    0.342ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_en_14
    0.471ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_8
    0.471ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_8
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/un5_o_xclk_en_8
    0.165ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[4]
    0.165ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[4]
    0.182ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[4]
    0.387ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[4]
    0.319ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[5]
    0.319ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[5]
    0.268ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[5]
    0.268ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[5]
    0.267ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[6]
    0.267ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[6]
    0.267ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[6]
    0.267ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[6]
    0.298ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[7]
    0.298ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[7]
    0.318ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[7]
    0.318ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_baud_counter[7]
    0.169ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6126.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.154ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.293ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.217ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.217ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6127.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag_RNO_5
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready_2
    0.319ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready
    0.155ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6129.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6129.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag_sync
    0.391ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6129.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag
    0.391ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6123.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.663ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6130.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.716ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6134.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.716ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.716ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6137.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.283ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.283ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10909.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.283ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10909.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.352ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6118.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.570ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6119.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.570ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6120.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.357ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.262ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.352ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_11289.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6123.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.259ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6114.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.085ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.296ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.238ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6115.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_RNO_1
    0.291ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.291ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6118.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.324ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.251ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6118.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6289.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[0]
    0.488ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6118.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.393ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.266ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.287ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6118.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6289.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[1]
    0.291ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6119.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.369ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.614ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.366ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6119.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6290.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[2]
    0.371ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6119.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.371ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.520ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.366ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6119.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6290.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[3]
    0.460ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6120.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.259ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.182ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.500ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6120.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6291.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[4]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[5]
    0.421ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6291.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[5]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[6]
    0.373ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6292.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[6]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_u1_dout[7]
    0.430ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6292.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[7]
    0.500ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6196.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[8]
    0.347ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6123.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6196.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[10]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_ready_2
    0.192ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6117.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6117.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag_sync
    0.405ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6117.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6197.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag
    0.353ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.353ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.353ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.419ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.353ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.353ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.353ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.261ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer
    0.317ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.287ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.632ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.383ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.383ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.413ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.442ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.268ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.325ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.274ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.383ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.516ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.749ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.516ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.325ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.417ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.274ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11306.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.380ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/N_74
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/N_74
    0.589ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/N_74
    0.650ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/N_74
    0.548ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/N_74
    0.487ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11306.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/N_74
    0.371ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timere
    0.371ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timere
    0.371ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timere
    0.371ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timere
    0.310ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10985.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_2
    0.280ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart
    0.077ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9790.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_4
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9791.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_4
    0.247ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10985.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng
    0.182ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.308ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.503ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8229.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.208ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8406.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.374ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.507ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.372ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.302ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8229.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.271ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8406.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.271ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8406.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.444ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.249ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10657.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.235ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.366ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.592ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.495ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.700ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.423ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.737ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.628ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.737ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.737ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.235ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8520.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.492ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.409ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.409ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.505ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.518ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.409ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.438ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.386ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.438ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.386ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.438ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.442ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.271ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.375ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.199ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.375ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.160ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.422ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.443ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.258ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.443ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.205ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.199ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.199ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.314ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_9789.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.429ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.515ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_10881.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.290ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.325ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11311.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.333ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.432ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.317ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.220ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.403ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9800.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.337ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.380ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.628ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.403ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.575ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8573.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.575ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8573.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.423ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8574.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.423ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8574.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.308ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.186ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.284ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.380ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11312.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.312ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.302ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.598ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.668ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.804ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.367ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.866ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.360ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8573.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.360ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8573.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.360ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8574.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.360ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8574.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.249ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.016ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.816ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.925ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.713ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.654ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.727ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10657.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.727ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10657.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.806ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10658.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.806ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10658.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.312ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11311.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.339ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11312.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6077.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_3
    0.085ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.427ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.285ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10909.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.182ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11311.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6078.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising_4
    0.247ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8574.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_184
    0.328ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.394ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.328ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.321ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.257ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.486ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.219ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.219ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.316ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.387ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_78
    0.252ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9800.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_78
    0.266ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8522.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.370ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8522.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.393ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8522.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.317ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.317ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.261ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.268ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.399ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.356ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.257ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.314ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.364ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.522ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.634ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.437ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.840ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.604ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.509ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.275ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.417ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8573.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.417ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8573.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.310ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.310ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.380ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.489ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9800.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.380ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.314ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11305.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.226ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_94
    0.180ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9796.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_94
    0.227ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.227ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.358ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.358ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.358ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.396ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_11307.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.216ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.216ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.216ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.297ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.297ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.271ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.271ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.271ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.271ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.177ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.243ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.243ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.193ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.407ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.407ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.193ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n2
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_368_i
    0.267ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.267ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.267ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6094.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n3
    0.297ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.206ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.206ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.206ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.297ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_11307.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_129
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_38_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_34_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_32_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[1]
    0.259ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.327ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.498ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.403ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.508ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.397ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.508ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.498ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.327ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.267ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8521.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.271ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8575.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.267ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.267ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[3]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[4]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[5]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[6]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[7]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[8]
    0.248ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.328ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6121.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.176ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8229.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.202ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.394ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.202ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11310.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[9]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[10]
    0.414ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8229.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.583ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9802.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.271ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10658.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.334ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11310.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[11]
    0.188ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8406.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.251ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10658.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6086.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6086.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_sdin
    0.347ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6086.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_sync
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_367_i
    0.259ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.259ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.085ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.360ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.268ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.419ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.419ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.401ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10659.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.284ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11313.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n1
    0.218ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.349ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.337ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.337ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.341ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10659.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.337ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6082.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11313.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n2
    0.157ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.291ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.196ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.196ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.275ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10659.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.275ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10659.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n3
    0.214ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.446ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.381ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.280ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.280ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_143_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_51_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_140_i
    0.440ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6087.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.464ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.566ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6186.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.573ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6187.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.562ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6188.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.664ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6189.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.569ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6190.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.444ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9795.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.337ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.337ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.535ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.154ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11305.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_138_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns[0]
    0.188ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.188ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.188ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10909.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_369_i
    0.259ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.259ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.CE U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.160ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.267ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.344ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8575.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.193ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.407ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.290ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11308.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_370_i
    0.329ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.402ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8575.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.327ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.271ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.230ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11308.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_371_i
    0.186ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8575.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.259ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.293ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.297ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11308.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_29
    0.214ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.322ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8575.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.318ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.077ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_125
    0.310ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9794.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_104
    0.175ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8573.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6075.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count_cnst_tz[0]
    0.389ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_382
    0.259ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_382
    0.217ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_382
    0.077ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8520.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0[1]
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_2[1]
    0.315ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_0
    0.184ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_5_s2
    0.257ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9802.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6122.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_8_s8
    0.247ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8575.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_109
    0.077ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_i_0[4]
    0.182ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11313.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_c1
    0.182ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11313.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6083.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_c1
    0.330ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.271ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.325ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10846.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.429ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.378ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.378ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.331ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.331ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.287ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.252ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.317ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2[0]
    0.317ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2[0]
    0.281ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9799.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_88
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_a3_1_2
    0.208ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_137
    0.416ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_385
    0.188ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.188ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.291ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.291ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.155ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_179
    0.155ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8519.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_179
    0.155ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11306.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_181
    0.155ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11306.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8518.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_181
    0.221ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11305.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_97
    0.328ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6079.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.169ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8521.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.263ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.394ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.162ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.440ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6191.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.492ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.492ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8405.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.375ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8520.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.428ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8521.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.268ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8522.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.333ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.216ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.262ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.175ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8521.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6080.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_169
    0.416ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11308.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_70
    0.247ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9800.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6076.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_384
    0.408ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11311.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_374
    0.408ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11311.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8517.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_374
    0.310ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10856.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_countlde_0_0
    0.175ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9798.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_countlde_0_a3_0_0
    0.245ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8229.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9799.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_11
    0.254ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9799.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.254ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9802.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.424ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8521.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_a5_2_1[1]
    0.077ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6081.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_a3_0_1[0]
    0.220ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.220ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6092.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.220ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6185.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.150ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11312.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9555.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_0_sqmuxa_1
    0.220ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.220ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.331ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.529ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.478ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.433ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10984.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.077ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9801.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_159
    0.254ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_0
    0.254ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_0
    0.083ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_11307.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6093.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_a3_1
    0.417ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_11307.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6095.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_a3_1
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9556.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_141
    0.208ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10909.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8520.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_a5_1_0[1]
    0.328ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8520.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.430ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8521.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.217ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.328ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10909.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.426ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11306.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.208ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_0
    0.077ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10659.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_a3_0_2
    0.175ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10657.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_238
    0.324ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.324ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6088.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.535ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.594ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6090.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.184ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10657.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_239
    0.208ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10658.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_391_mux
    0.150ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10658.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6089.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_243
    0.357ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_2
    0.297ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_2
    0.297ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_2
    0.216ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9797.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.216ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.216ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9807.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9809.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10659.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9557.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_a3_2
    0.208ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9808.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_a3_0_1
    0.376ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10909.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_379
    0.406ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11310.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_249
    0.471ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8406.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9804.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_254
    0.158ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8522.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un62_s_mark
    0.158ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un62_s_mark
    0.325ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8522.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un75_s_mark
    0.289ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10561.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9806.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un75_s_mark
    0.500ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un59_s_space
    0.315ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10560.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9805.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un72_s_space
    0.252ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6091.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.083ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9810.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.150ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9558.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2_1[0]
    0.213ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9803.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6178.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_138_i_1
    0.342ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_366.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.394ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.394ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.403ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.464ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.518ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.581ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.518ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.581ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.347ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.347ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.347ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.347ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.464ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.464ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.446ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.446ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10656.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/s_sample_countlde_1_i_a3_3
    0.155ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6203.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6182.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_word_length_sync[0]
    0.319ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6182.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[2]
    0.155ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6203.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6182.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_word_length_sync[1]
    0.306ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6182.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[3]
    0.155ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6184.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6184.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_s[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_s[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_s[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_s[3]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_s[4]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_s[5]
    0.221ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6175.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[0]
    0.411ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6175.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[1]
    0.353ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6176.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_11314.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[2]
    0.284ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6176.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_11314.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[3]
    0.270ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6177.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[4]
    0.357ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6166.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6166.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_fifo_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng_1
    0.257ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_0
    0.319ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_11314.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_6160.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_1
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_351.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_cry[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_352.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_cry[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_353.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/SLICE_354.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U2_RX/s_rx_timer_cry[4]
    0.085ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.379ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6037.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.182ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6032.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag_RNO_2
    0.192ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6034.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6034.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag_sync
    0.430ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6034.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6285.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_ready_2
    0.082ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.263ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6030.M0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.186ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6025.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag_RNO_3
    0.155ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6027.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6027.M1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag_sync
    0.310ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6027.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6268.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_ready_2
    0.157ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.262ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.262ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.287ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[0]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[1]
    0.199ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.199ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.262ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[2]
    0.329ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.329ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.179ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[3]
    0.319ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.319ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.324ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9786.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[4]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[5]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[6]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[7]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[8]
    0.354ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.354ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.416ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[9]
    0.324ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.324ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.331ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[10]
    0.261ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.261ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.188ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.D0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[11]
    0.324ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.324ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.324ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10817.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[12]
    0.259ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.C0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.259ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.416ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[13]
    0.318ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.318ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.262ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.DI0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[14]
    0.293ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.293ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.179ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.Q0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.DI1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter_5[15]
    0.325ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_366.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.315ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.Q1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9785.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.077ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_366.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_s_15_0_S0_3
    0.306ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_365.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6045.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S1_3
    0.247ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_365.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S0_3
    0.306ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_364.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6044.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S1_3
    0.247ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_364.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S0_3
    0.310ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_363.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6043.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S1_3
    0.175ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_363.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S0_3
    0.310ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_362.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6042.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S1_3
    0.247ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_362.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S0_3
    0.405ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_361.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6258.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S1_3
    0.175ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_361.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S0_3
    0.310ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_360.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6257.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S1_3
    0.175ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_360.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S0_3
    0.306ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_359.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6041.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S1_3
    0.247ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_359.F0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_6040.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S0_3
    0.405ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8445.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_358.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_0_0_RNO_3
    0.486ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8444.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_359.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_4
    0.376ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8443.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_359.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_0_3
    0.380ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8442.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_360.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_4
    0.416ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8441.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_360.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_0_3
    0.475ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8440.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_361.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_4
    0.596ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8439.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_361.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_0_3
    0.376ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8438.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_362.A0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_4
    0.416ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8437.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_362.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_0_3
    0.380ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8436.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_363.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_4
    0.376ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8435.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_363.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_0_3
    0.416ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8434.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_364.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_4
    0.416ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8433.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_364.B1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_0_3
    0.380ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8432.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_365.B0 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_4
    0.315ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_8431.OFX0 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_365.A1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_0_3
    0.426ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8395.C1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.354ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_10654.F1 to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/SLICE_9770.D1 U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_358.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_359.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_0
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_359.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_360.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_2
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_360.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_361.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_4
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_361.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_362.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_6
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_362.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_363.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_8
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_363.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_364.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_10
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_364.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_365.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_12
    0.000ns U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_365.FCO to U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/SLICE_366.FCI U1_CORE/U4_UART/U1_UART.1.U_16550/U1_UART/U1_CTL/un4_cry_14
    0.199ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.374ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6517.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.165ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.296ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.370ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.444ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6514.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.451ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6514.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.404ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6514.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.401ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.309ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.107ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.432ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.557ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.571ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.422ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.857ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.778ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.417ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6450.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.857ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6451.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.857ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6452.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.136ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.370ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.353ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.736ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.394ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.721ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.721ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.637ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.637ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.758ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.758ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.731ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.731ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.849ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.849ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.777ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.978ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.777ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.777ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.278ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.278ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.206ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.220ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.206ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.206ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.594ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.594ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.946ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.946ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.278ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.278ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.815ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.815ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.521ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.521ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.432ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.381ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.064ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.548ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.219ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.453ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.694ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.349ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.805ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.447ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.309ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.538ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.199ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.721ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.721ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.637ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.637ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.939ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.941ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/SLICE_10827.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.428ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    1.385ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11347.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_xclk_en
    0.307ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6526.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNINVD71
    0.584ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6527.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNINVD71
    0.505ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6528.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNINVD71
    0.584ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6529.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNINVD71
    0.162ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.284ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.297ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.214ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.329ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.325ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.325ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.270ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.425ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.193ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.265ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.265ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.337ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.337ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.391ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.391ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.318ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.318ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.397ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.397ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.182ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag_0_5
    0.303ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6392.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.404ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6404.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.404ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.397ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6411.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.571ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.701ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6419.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.606ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.500ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6426.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.387ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.580ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6433.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.497ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.681ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.397ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6514.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.701ns U1_CORE/U4_UART/SLICE_10827.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un15_i_wr_clk_en
    0.192ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6514.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6514.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_sync
    0.430ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6526.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8578.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.251ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6526.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.431ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6526.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8579.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.311ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6526.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.277ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6527.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8580.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.182ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6527.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.315ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6527.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8577.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.315ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6527.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.324ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6528.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8576.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.380ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6528.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11336.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.362ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6528.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.194ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6528.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9827.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.277ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6529.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8523.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.254ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6529.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11336.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.254ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6529.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.389ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6529.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9827.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/N_111_i
    0.235ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.169ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.275ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.703ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8576.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.703ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8577.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.199ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8578.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.199ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8579.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.516ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8580.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.516ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11335.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.531ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.310ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.310ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.314ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.314ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6530.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.199ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.597ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8576.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.597ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8577.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.271ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8578.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.271ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8579.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.699ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8580.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.393ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.393ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.526ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.627ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11335.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.535ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12598.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.356ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/N_207
    0.459ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/N_207
    0.459ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6512.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/N_207
    0.356ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/N_207
    0.359ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.359ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.539ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.476ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.300ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.389ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11332.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.325ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12598.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.265ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.526ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.669ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.489ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.487ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.700ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.507ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.511ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.469ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.154ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.082ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.082ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.175ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.175ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.218ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.218ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.069ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.069ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.659ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.659ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.306ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.306ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.851ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.851ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.427ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.427ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.448ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.448ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.318ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.318ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.851ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.851ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.318ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.318ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.730ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.804ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.643ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    1.188ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.966ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.966ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.511ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11331.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.700ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11332.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.727ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u2_dlms_update
    0.291ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.461ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.807ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.580ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.587ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.330ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.445ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.445ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.467ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.085ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.140ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.140ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.087ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.087ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.251ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.251ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.950ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.950ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.396ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.396ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.015ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.331ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.396ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.396ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.552ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.552ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.128ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.472ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.128ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.128ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.309ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.309ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.396ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.396ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.916ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.916ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.950ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.950ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.364ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.364ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.442ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.442ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.580ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.235ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.025ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    1.025ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.517ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11331.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.330ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11332.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.423ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_dlls_update
    0.288ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.397ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.397ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.413ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.091ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.202ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.202ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.274ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.288ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.169ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.305ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8576.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.305ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8577.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.452ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8578.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.452ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8579.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.518ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8580.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.413ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11331.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.338ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.370ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11335.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.077ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11331.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_177
    0.411ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11332.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_274
    0.397ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.821ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.905ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.607ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.455ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.342ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.438ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.621ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.458ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.458ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.770ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.770ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.342ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.651ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.770ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.506ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.463ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11333.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.342ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12598.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u1_baud_chng
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_105
    0.216ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.375ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.436ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.374ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.337ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.209ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.333ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.378ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.282ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.393ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.318ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.430ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11333.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.271ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11337.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.188ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.259ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.259ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.361ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.494ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.504ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.504ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.264ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.266ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.395ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9820.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_68_i
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/SLICE_10660.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_55_i
    0.291ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.338ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.196ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.196ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.419ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11333.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.150ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_123
    0.188ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.268ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.291ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.188ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.333ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_258
    0.217ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.217ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.077ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9821.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_95
    0.284ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[1]
    0.222ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.222ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.436ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.510ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.510ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.222ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[0]
    0.208ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_259
    0.488ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.187ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.083ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.247ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9822.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_272
    0.272ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_2
    0.272ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_2
    0.295ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_2
    0.365ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_2
    0.272ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6490.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_2
    0.272ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11334.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_2
    0.175ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6569.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6361.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_u3_tx
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[1]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[2]
    0.284ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[2]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[3]
    0.247ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[3]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[4]
    0.257ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[4]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[5]
    0.184ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[5]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[6]
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[6]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[7]
    0.315ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[7]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[8]
    0.184ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6490.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6490.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_0_iv_i[9]
    0.270ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6490.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[9]
    0.395ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/N_389_i
    0.395ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/N_389_i
    0.395ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/N_389_i
    0.854ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/N_389_i
    0.854ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6524.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/N_389_i
    0.940ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6525.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/N_389_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6523.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_57_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_97_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns_0_i_i_2[4]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[3]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_93_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_91_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6485.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_110
    0.261ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.296ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.296ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.261ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9559.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.088ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.294ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.288ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.493ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.348ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.348ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6479.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_196
    0.157ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.287ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.196ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.196ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.268ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6480.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_101
    0.082ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.265ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.265ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.335ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6481.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_30_i
    0.164ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.289ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6482.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.175ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_217
    0.336ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11335.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.159ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11335.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6490.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.159ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11335.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6490.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.395ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11335.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.315ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9828.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_iv_0_0_0[8]
    0.150ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8523.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6489.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_249
    0.162ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8523.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.217ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8523.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.293ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.077ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_248
    0.417ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6490.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.515ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8523.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.519ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9823.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.357ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.503ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.302ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.252ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6522.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.397ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.302ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11333.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.374ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12598.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.150ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12598.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6484.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns_i_0_0_1[2]
    0.077ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11333.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_231
    0.150ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11337.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6483.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_219
    0.221ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9824.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_25
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9825.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_206
    0.247ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8576.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6488.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_147
    0.077ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8580.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_255
    0.077ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8579.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_253
    0.077ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8578.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6486.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_251
    0.247ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8577.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6487.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_141
    0.280ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9827.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_3
    0.150ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11336.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_4
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9826.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_5
    0.354ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6430.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.085ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.228ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.288ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag_RNO_10
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_ready_2
    0.475ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.251ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.155ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6433.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6433.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag_sync
    0.306ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6433.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag
    0.376ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_4
    0.221ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_5
    0.310ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_sample_tick
    0.175ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_11339.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6477.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/un1_s_u3_rd_ready[0]
    0.424ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.381ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.519ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.287ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.182ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.182ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.607ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6459.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.703ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6459.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.366ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.364ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.366ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.154ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.259ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.259ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.214ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.334ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.334ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.425ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.425ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6431.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.425ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.255ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6423.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.329ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.366ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.217ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.284ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6424.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag_RNO_11
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready_2
    0.284ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready
    0.192ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6426.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6426.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag_sync
    0.405ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6426.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag
    0.007ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.192ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.282ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.282ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.378ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.524ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    0.787ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    0.731ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    0.344ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    0.417ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    0.715ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6427.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    0.519ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    0.440ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    0.855ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10867.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    0.918ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_push
    0.172ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6416.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.157ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.296ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.192ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.159ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.217ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6417.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag_RNO_12
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready_2
    0.280ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready
    0.155ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6419.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6419.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag_sync
    0.306ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6419.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag
    0.515ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.706ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.393ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.255ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.159ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.624ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.380ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.772ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.624ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.417ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.202ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.354ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.202ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.518ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.610ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.839ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.569ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.569ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.202ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.544ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.544ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.264ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.393ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.610ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.624ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.624ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11353.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.624ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.277ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.190ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6420.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.085ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.357ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_2
    0.440ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready
    0.324ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10867.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready
    0.155ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6411.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6411.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag_sync
    0.562ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6411.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_ldmx
    0.262ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6408.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.160ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.267ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.304ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.304ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10867.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10867.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.461ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_en_17
    0.310ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6441.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    1.054ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6441.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.814ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6441.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10867.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.502ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6441.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10981.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.478ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6441.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_11339.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.445ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_10
    0.517ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_10
    0.517ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_10
    0.381ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_10
    0.505ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_11
    0.500ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_11
    0.500ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_11
    0.153ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_11
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_en_13
    0.247ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_en_14
    0.537ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_8
    0.465ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_8
    0.465ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_8
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/un5_o_xclk_en_8
    0.193ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[10]
    0.193ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[10]
    0.357ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[10]
    0.383ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[10]
    0.235ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[8]
    0.235ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[8]
    0.259ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[8]
    0.259ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[8]
    0.334ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[9]
    0.334ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[9]
    0.318ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[9]
    0.318ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[9]
    0.425ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[11]
    0.425ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[11]
    0.425ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[11]
    0.425ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_baud_counter[11]
    0.298ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6401.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.154ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.364ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6402.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag_RNO_13
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready_2
    0.149ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready
    0.192ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6404.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6404.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag_sync
    0.149ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6404.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag
    0.387ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6398.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.515ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6405.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.516ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6409.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.381ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.381ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6412.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.156ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.196ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8528.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.416ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11348.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.537ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6393.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.537ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6394.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.537ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6395.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.416ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.261ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.356ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6398.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.386ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6389.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.157ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.291ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.536ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6390.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_RNO_9
    0.630ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.630ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.456ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6393.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.380ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11351.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.402ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6393.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6564.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[0]
    0.371ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6393.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.374ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.374ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.251ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11351.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.471ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6393.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6564.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[1]
    0.453ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6394.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.235ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.235ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.259ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.372ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6394.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6565.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[2]
    0.382ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6394.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.337ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.337ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.532ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.372ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6394.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6565.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[3]
    0.460ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6395.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.262ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.262ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11351.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.372ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6395.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6566.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[4]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[5]
    0.580ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6566.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[5]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[6]
    0.431ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6567.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[6]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_u1_dout[7]
    0.472ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6567.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[7]
    0.302ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6471.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[8]
    0.506ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6398.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6471.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[10]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_ready_2
    0.192ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6392.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6392.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag_sync
    0.526ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6392.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6472.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag
    0.342ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    0.342ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    0.342ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    0.408ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    0.430ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    0.430ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    0.430ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    0.438ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer
    0.637ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.231ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.399ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.833ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.833ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.442ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.584ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.024ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.407ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.193ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.403ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.442ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.442ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.398ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.193ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.317ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/N_74
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/N_74
    0.538ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/N_74
    0.645ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/N_74
    0.645ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/N_74
    0.275ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timere
    0.275ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timere
    0.275ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timere
    0.275ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timere
    0.537ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10981.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_2
    0.270ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart
    0.077ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9836.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_4
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9837.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_4
    0.430ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10981.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng
    0.378ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.333ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.378ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.298ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.218ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.158ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.322ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.322ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9853.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.320ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8627.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2_1
    0.421ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2_1
    0.455ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.350ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.661ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.453ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8582.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.453ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8582.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.188ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.486ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.467ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10662.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.891ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11350.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.757ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.832ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.199ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.409ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.409ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.588ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.507ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.302ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.302ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.461ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.269ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.372ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.694ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8582.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.694ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8582.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.837ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.698ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.433ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.753ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10662.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.753ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10662.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.647ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10666.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.647ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10666.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.456ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11349.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.524ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11350.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.753ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11352.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.181ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10662.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count_cnst_tz[0]
    0.385ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.468ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.401ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8251.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.313ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8408.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.344ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8408.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.254ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.336ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10666.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.205ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.410ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.205ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.205ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8251.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.288ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8408.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.205ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.492ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.488ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.288ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.423ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.288ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.423ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.729ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.591ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.725ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.435ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.425ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11347.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.425ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11350.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.308ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.376ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.469ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.205ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.285ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.205ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.285ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.372ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.415ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.312ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.177ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.500ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.463ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11347.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.386ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.386ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.698ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.820ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.820ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.820ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.820ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.915ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.242ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.242ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.395ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8528.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.271ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.271ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.698ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.343ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.343ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.801ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.395ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.395ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.801ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.300ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11353.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.271ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.377ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.377ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.321ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.321ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.217ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.085ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.400ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.393ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11348.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.285ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11352.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.196ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.268ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.196ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.207ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.401ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.435ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.091ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6352.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising_4
    0.082ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.288ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11352.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6351.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_3
    0.397ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8582.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_184
    0.294ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.260ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.254ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.395ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.222ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.432ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.432ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.157ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.290ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.262ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_9834.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.218ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.262ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10855.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.333ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.443ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.443ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.443ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.186ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8583.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.186ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.314ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.314ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.310ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.310ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.298ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.503ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8583.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.503ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.417ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11353.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.190ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11353.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.284ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8581.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_104
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[1]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[2]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[4]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[6]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[5]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[3]
    0.401ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.200ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.200ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.508ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.508ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.083ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.180ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.226ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.158ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8583.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.338ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.338ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.327ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.175ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8822.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_125
    0.468ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8627.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.535ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8627.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.563ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8627.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.162ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.217ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.293ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.220ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.220ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.220ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.445ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.394ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.346ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8627.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.210ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.210ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9853.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.394ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11354.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.185ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.251ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.251ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.186ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8627.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.397ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.401ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9853.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.314ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11354.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n2
    0.175ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.247ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.175ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.175ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.385ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.254ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.379ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.313ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.379ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.379ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.379ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.309ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.309ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.336ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.336ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.309ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.336ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.336ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n2
    0.163ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.163ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.163ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.681ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8528.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.855ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8529.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.579ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8627.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.274ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.633ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.720ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.571ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11348.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_367_i
    0.267ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.267ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.337ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.271ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12567.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_29
    0.154ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.259ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8583.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.259ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_368_i
    0.382ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.455ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.382ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6369.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n3
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_129
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_38_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_34_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_32_i
    0.266ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.315ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.245ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.294ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.530ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6461.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.450ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6462.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.530ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6463.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.450ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6464.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.411ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6465.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.261ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8529.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.370ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8583.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.532ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.436ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6362.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[7]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[8]
    0.421ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.339ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6396.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.405ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8251.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.405ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.339ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[9]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[10]
    0.322ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8251.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.556ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9848.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.194ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.293ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10666.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[11]
    0.300ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8408.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.530ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6365.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11349.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6361.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6361.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_sdin
    0.617ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6361.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9842.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_sync
    0.383ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6356.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.383ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.383ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6357.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n3
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.423ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.423ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8252.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_143_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_51_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_140_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_138_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns[0]
    0.179ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8528.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.235ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.293ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_369_i
    0.297ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6348.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.385ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.297ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6350.CE U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_370_i
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6349.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_371_i
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_159
    0.342ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6453.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[2]
    0.451ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_0
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9829.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_5_s2
    0.077ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9848.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6397.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_8_s8
    0.652ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8583.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_109
    0.150ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_i_0[4]
    0.150ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11354.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6358.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_c1
    0.217ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2[0]
    0.217ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2[0]
    0.415ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_a3_0_1[0]
    0.150ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9846.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_88
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_a3_1_2
    0.208ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[5]
    0.499ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.499ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.468ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.468ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_181
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_181
    0.254ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_2315
    0.254ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_2315
    0.342ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11347.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_97
    0.284ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6353.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.445ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8529.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.376ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.091ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.404ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.266ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11352.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_374
    0.266ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11352.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_374
    0.544ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.219ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.462ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9845.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.219ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.544ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.370ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9849.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.251ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9843.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_countlde_0_0
    0.077ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8251.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9846.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_11
    0.329ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9846.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.400ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9848.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.320ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8529.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_a5_2_1[1]
    0.175ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8529.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_169
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9847.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_0_sqmuxa_1
    0.150ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_10980.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_377
    0.571ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6466.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.324ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.324ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8407.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.468ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8528.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.571ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8529.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.468ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.324ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9841.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10665.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.208ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9560.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_141
    0.477ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6355.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.461ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.461ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8524.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.817ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8525.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.616ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8526.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.536ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8527.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.087ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9854.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_191
    0.077ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10666.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6363.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_238
    0.150ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8528.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_168
    0.393ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10662.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_239
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10666.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_391_mux
    0.527ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11351.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9829.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_2
    0.187ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11351.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_2
    0.083ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11351.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_2
    0.406ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9829.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.270ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9844.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9850.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.247ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11349.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6364.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_243
    0.226ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_300
    0.226ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_300
    0.226ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_300
    0.226ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_300
    0.226ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_300
    0.095ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_0
    0.095ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6366.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_0
    0.095ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_0
    0.095ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6367.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_0
    0.095ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6460.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_0
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_249
    0.315ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8408.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9851.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_254
    0.247ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11348.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_379
    0.251ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11350.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8584.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_a4_2
    0.313ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9853.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6368.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_1
    0.313ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9853.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6370.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_1
    0.284ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9561.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2_1[0]
    0.213ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9852.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6354.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i_1
    0.413ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_394.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.602ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.602ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.586ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.733ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.775ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.833ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.838ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.838ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.540ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.540ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.493ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.540ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.886ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.540ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.624ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.624ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10664.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/s_sample_countlde_1_i_a3_2
    0.287ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6478.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6457.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_word_length_sync[0]
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6457.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[2]
    0.155ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6478.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6457.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_word_length_sync[1]
    0.306ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6457.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[3]
    0.155ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6459.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6459.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_s[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_s[1]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_s[2]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_s[3]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_s[4]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_s[5]
    0.280ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6450.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_11355.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[0]
    0.184ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6450.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_11355.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[1]
    0.315ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6451.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[2]
    0.149ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6451.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[3]
    0.184ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6452.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[4]
    0.155ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6441.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6441.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_fifo_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng_1
    0.280ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_0
    0.367ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_11355.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_6435.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_1
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_379.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_cry[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_380.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_cry[2]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_381.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/SLICE_382.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U2_RX/s_rx_timer_cry[4]
    0.085ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.354ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6310.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.182ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6305.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag_RNO_8
    0.192ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6307.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6307.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag_sync
    0.306ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6307.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6560.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_ready_2
    0.085ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.259ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6303.M0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.423ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6298.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag_RNO_9
    0.155ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6300.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6300.M1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag_sync
    0.460ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6300.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6543.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_ready_2
    0.157ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.273ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.273ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.360ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[0]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[1]
    0.416ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.416ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.313ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[2]
    0.282ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.282ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.179ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[3]
    0.330ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.330ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.315ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9830.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[4]
    0.297ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.297ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.179ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[5]
    0.318ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.318ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.315ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[6]
    0.331ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.331ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.251ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.C0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[7]
    0.322ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.322ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.311ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10815.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[8]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[9]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[10]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[11]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[12]
    0.297ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.297ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.251ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[13]
    0.324ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.324ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.DI0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[14]
    0.186ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.D0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.186ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.179ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.Q0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.DI1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter_5[15]
    0.406ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_394.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.315ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.Q1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9831.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.342ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_387.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6313.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S0_2
    0.405ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_387.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S1_2
    0.342ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_388.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6314.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S0_2
    0.306ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_388.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S1_2
    0.247ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_389.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6315.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S0_2
    0.306ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_389.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S1_2
    0.175ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_390.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6316.D1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S0_2
    0.405ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_390.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S1_2
    0.413ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_391.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6532.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S0_2
    0.310ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_391.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S1_2
    0.247ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_392.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6533.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S0_2
    0.306ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_392.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S1_2
    0.247ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_393.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6317.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S0_2
    0.310ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_393.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S1_2
    0.342ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_394.F0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_6318.C1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_s_15_0_S0_2
    0.315ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8460.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_386.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_0_0_RNO_2
    0.416ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8459.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_387.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_3
    0.376ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8458.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_387.A1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_0_2
    0.475ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8457.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_388.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_3
    0.319ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8456.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_388.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_0_2
    0.376ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8455.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_389.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_3
    0.380ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8454.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_389.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_0_2
    0.405ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8453.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_390.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_3
    0.475ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8452.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_390.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_0_2
    0.411ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8451.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_391.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_3
    0.416ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8450.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_391.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_0_2
    0.475ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8449.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_392.B0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_3
    0.380ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8448.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_392.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_0_2
    0.411ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8447.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_393.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_3
    0.380ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_8446.OFX0 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_393.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_0_2
    0.553ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8392.A0 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.557ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8396.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.557ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_10661.F1 to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/SLICE_9816.B1 U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_386.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_387.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_0
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_387.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_388.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_2
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_388.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_389.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_4
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_389.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_390.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_6
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_390.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_391.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_8
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_391.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_392.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_10
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_392.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_393.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_12
    0.000ns U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_393.FCO to U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/SLICE_394.FCI U1_CORE/U4_UART/U1_UART.2.U_16550/U1_UART/U1_CTL/un4_cry_14
    0.169ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.360ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6796.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.293ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.198ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.188ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.324ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6793.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.331ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6793.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.324ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6793.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.510ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.619ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.359ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.595ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.859ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.693ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.620ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.793ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.892ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.892ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6730.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.955ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6731.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    1.151ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6732.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.502ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.799ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.862ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.640ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.695ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.695ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.355ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.355ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.489ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.489ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.704ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.704ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.443ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.443ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.502ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.502ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.305ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.305ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.458ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.458ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.354ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.354ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.399ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.399ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.531ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.531ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.459ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.594ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.355ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.355ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.732ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.732ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.354ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.354ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.426ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.426ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.698ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.698ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.543ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.601ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.428ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.622ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.225ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.355ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.641ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.569ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.879ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.532ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.566ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.543ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.466ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.534ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.458ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.502ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.721ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.594ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.594ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.732ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.312ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.732ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.225ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.770ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_xclk_en
    0.595ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6805.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIQTBA1
    0.595ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6806.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIQTBA1
    0.595ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6807.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIQTBA1
    0.595ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6808.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIQTBA1
    0.297ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.293ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.288ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.154ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.329ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.325ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.325ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.293ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.293ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.265ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.193ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.193ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.306ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.306ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.306ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.193ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.265ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.265ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.429ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.429ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.429ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag_0_9
    0.325ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6672.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.554ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6684.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.554ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.197ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6691.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.317ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.572ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6699.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.737ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.521ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6706.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.547ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.737ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6713.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.653ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.325ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.197ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6793.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.197ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/un15_i_wr_clk_en
    0.192ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6793.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6793.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_sync
    0.515ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6805.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.179ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6805.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.373ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6805.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.315ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6805.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.408ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6806.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.254ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6806.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.277ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6806.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.313ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6806.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.405ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6807.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.251ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6807.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11377.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.194ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6807.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10670.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.194ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6807.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10670.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.274ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6808.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.179ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6808.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11377.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.383ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6808.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10670.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.413ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6808.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11376.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/N_111_i
    0.196ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.294ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.259ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.338ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.298ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.298ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.497ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.364ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.349ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.349ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.296ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.349ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6809.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.593ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.736ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8585.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.845ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8586.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.929ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8587.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.631ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8588.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.810ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8589.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.701ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8590.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.794ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8591.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.300ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.519ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.929ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.929ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.275ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/N_207
    0.271ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/N_207
    0.271ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U3_THR/SLICE_6791.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/N_207
    0.218ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.333ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.333ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.329ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.274ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.383ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.438ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.540ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.540ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.329ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11374.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.496ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.496ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.497ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.579ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.682ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.549ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.415ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.649ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.394ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.157ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.422ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.422ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.415ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.415ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.555ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.555ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.355ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.355ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.939ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.939ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.427ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.427ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.555ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.555ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.574ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.574ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.555ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.555ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.804ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.804ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.939ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.804ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.435ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.435ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.691ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.691ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.557ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.557ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.570ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.570ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.579ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.935ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.935ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.577ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11374.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.784ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11375.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u2_dlms_update
    0.294ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.193ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.483ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.468ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.404ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.404ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.726ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.410ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.483ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.374ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.330ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.730ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.730ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.621ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.621ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.621ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.621ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.701ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.701ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.455ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.455ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.487ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.487ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.621ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.621ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.693ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.693ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.621ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.621ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.468ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.468ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.514ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.514ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.487ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.487ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.499ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.499ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.693ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.693ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.836ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.836ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.730ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.455ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.455ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.483ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11374.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.667ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11375.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_dlls_update
    0.150ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11374.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_177
    0.508ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.562ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.566ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.623ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.912ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.908ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.790ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.950ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.950ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.906ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.912ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.919ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    1.044ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.333ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.407ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.417ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.417ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.222ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.222ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.484ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.684ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8593.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.684ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8593.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.942ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.847ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.906ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.297ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.997ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.786ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u1_baud_chng
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_105
    0.494ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.494ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.268ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.401ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.347ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.347ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.384ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.333ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_278
    0.350ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.513ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.646ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8585.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.742ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8586.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.738ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8587.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.744ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8588.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.642ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8589.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.744ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8590.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.742ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8591.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.387ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.401ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.579ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.350ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.637ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.637ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.354ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.340ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.394ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.340ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11378.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.329ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.428ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.524ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.297ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.503ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.442ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.508ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.338ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.275ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.334ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9862.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_68_i
    0.208ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/SLICE_10668.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_202
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_55_i
    0.153ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.388ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.689ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8585.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.793ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8586.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.793ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8587.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.419ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8588.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.617ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8589.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.491ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8590.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.851ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8591.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.206ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.388ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.150ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_123
    0.153ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.188ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.217ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_209
    0.217ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_209
    0.379ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.379ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.379ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11375.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.264ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.220ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.296ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.296ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.342ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9864.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_258
    0.149ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_230
    0.306ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_222
    0.505ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.505ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.403ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.403ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.641ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.582ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.177ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.397ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.506ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8585.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.615ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8586.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.615ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8587.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.564ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8588.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.648ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8589.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.397ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8590.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.687ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8591.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.302ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.302ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11375.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.175ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11375.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_272_1
    0.208ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_259
    0.315ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9866.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_272
    0.433ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6769.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.219ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.316ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10670.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.219ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11376.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.175ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_215
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[0]
    0.376ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_1
    0.401ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_1
    0.312ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_1
    0.312ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_1
    0.312ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6769.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_1
    0.253ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_1
    0.738ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6640.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_u3_tx
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[1]
    0.175ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[2]
    0.155ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8588.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[3]
    0.357ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8590.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[3]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[4]
    0.287ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8585.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[4]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[5]
    0.251ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8589.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[5]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[6]
    0.251ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8587.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[6]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[7]
    0.251ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8586.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[7]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[8]
    0.251ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8591.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6769.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6769.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_0_iv_i[9]
    0.247ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6769.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[9]
    0.363ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/N_389_i
    0.198ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/N_389_i
    0.268ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/N_389_i
    0.451ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/N_389_i
    0.451ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6803.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/N_389_i
    0.617ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6804.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/N_389_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6802.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_57_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_97_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns_0_i_i_1[4]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[3]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_93_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_91_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_110
    0.289ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.261ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.365ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.365ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.157ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.423ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.495ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.495ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.460ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.595ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6758.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_196
    0.157ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.291ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.416ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.416ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6759.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_101
    0.154ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.285ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6760.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9863.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6761.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_30_i
    0.281ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11376.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_214
    0.247ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_iv_0_0_0[8]
    0.416ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8591.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6768.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_185
    0.217ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6769.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.153ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10669.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6769.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.175ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8586.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_175
    0.405ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10670.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_212
    0.362ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.267ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6763.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.267ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6764.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.297ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6801.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.465ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.175ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11378.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6762.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_219
    0.317ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9867.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_25
    0.217ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.328ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9562.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.328ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9865.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.328ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6845.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10880.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.077ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8585.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_254
    0.175ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8587.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6767.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_247
    0.150ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8588.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_250
    0.077ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8590.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6765.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_252
    0.150ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8589.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6766.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_245
    0.213ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10670.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_3
    0.077ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11377.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_4
    0.208ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9868.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_5
    0.188ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6710.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.157ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.156ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.213ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.213ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag_RNO_18
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_ready_2
    0.290ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.325ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10854.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.192ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6713.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6713.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag_sync
    0.319ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6713.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag
    0.257ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10854.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_4
    0.208ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_5
    0.395ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_sample_tick
    0.217ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_sample_tick
    0.213ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10854.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6756.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/un1_s_u3_rd_ready[0]
    0.218ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.199ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.367ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10854.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.333ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.251ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.429ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10854.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.413ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6739.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.277ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6739.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10854.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.226ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.425ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.318ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.157ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.419ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.423ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.218ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.415ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.319ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.284ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.282ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6711.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.449ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.375ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6703.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.504ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.369ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.213ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.288ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6704.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag_RNO_19
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready_2
    0.284ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready
    0.287ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6706.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6706.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag_sync
    0.306ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6706.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag
    0.004ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.432ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.700ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.466ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.371ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.269ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.437ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.512ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.514ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6707.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.386ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.223ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.381ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_push
    0.259ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6696.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.085ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.201ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.201ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.294ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.360ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6697.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag_RNO_20
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready_2
    0.353ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready
    0.155ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6699.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6699.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag_sync
    0.405ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6699.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag
    0.409ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.610ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.610ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.456ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9879.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.284ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.287ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.317ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.432ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.548ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.489ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.753ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.620ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.749ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.432ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.550ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.387ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.382ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.287ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.285ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.254ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.317ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11395.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.332ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.503ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6700.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.085ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.182ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.532ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6689.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6688.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.284ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6689.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6689.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.526ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6689.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10840.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.247ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6689.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_0_sqmuxa
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6689.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6689.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_0
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_2
    0.221ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready
    0.155ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6691.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6691.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag_sync
    0.310ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6691.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10840.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag
    0.357ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.317ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.317ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.599ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6678.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.768ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.625ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.270ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.793ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8389.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.528ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.602ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10840.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10840.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_1
    0.727ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6721.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6692.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.533ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6721.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.700ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6721.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10854.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.373ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6721.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10978.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.354ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6681.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.085ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.228ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.213ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.213ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6682.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag_RNO_21
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready_2
    0.280ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready
    0.192ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6684.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6684.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag_sync
    0.310ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6684.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6685.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag
    0.482ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6673.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.581ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6674.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.511ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6675.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.482ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.709ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.874ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6678.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.262ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6669.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.160ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.159ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.258ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6670.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_RNO_17
    0.413ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.413ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.369ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6673.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.427ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.181ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6673.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6840.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[0]
    0.389ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6673.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.336ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.336ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.383ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.452ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6673.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6840.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[1]
    0.371ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6674.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.270ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.270ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.294ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10866.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.181ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6674.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6841.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[2]
    0.188ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6674.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.300ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.300ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.350ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.357ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6674.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6841.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[3]
    0.354ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6675.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.190ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.190ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.322ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10866.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.287ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6675.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6842.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[4]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[5]
    0.276ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6842.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[5]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[6]
    0.357ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6843.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[6]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_u1_dout[7]
    0.347ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6843.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[7]
    0.347ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6750.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[8]
    0.302ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6678.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6750.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[10]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_ready_2
    0.357ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6672.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6672.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag_sync
    0.405ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6672.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag
    0.349ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.349ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.349ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.423ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.353ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.353ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.353ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.405ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer
    0.491ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timere
    0.491ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timere
    0.491ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timere
    0.491ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timere
    0.481ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10978.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_2
    0.411ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart
    0.150ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9874.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_4
    0.208ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9875.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_4
    0.416ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10978.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng
    0.275ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.205ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.300ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8274.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8461.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.308ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8461.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.277ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.288ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10672.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.443ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.571ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.500ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.660ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.639ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.643ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.641ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.582ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8594.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.545ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.545ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.641ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.153ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.506ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.426ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.202ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.640ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.297ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.688ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.697ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.697ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.585ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.506ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.447ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.480ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.608ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.254ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.400ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.380ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.553ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.611ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.506ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.513ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.655ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.553ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.410ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.185ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.288ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.241ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.193ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.403ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.299ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10840.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.380ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11395.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.324ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.324ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.367ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.367ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.261ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.317ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.468ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6751.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[1]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[3]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[5]
    0.488ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.340ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.340ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.492ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8274.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.282ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8461.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.327ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10866.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[6]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[4]
    0.083ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.083ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.285ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.466ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.595ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.466ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.350ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.255ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.188ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.168ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.325ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.194ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.298ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.220ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.228ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.220ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.085ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.309ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.309ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.309ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.254ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11396.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.194ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.318ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.318ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.318ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.187ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.179ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11396.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n2
    0.230ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.329ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.395ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.395ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.427ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.427ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.213ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.088ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.195ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.339ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.339ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.185ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.318ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.333ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.333ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.392ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.384ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.527ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n2
    0.300ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.216ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.165ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.374ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.374ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_29
    0.367ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.367ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.195ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.328ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.159ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.320ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.428ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.503ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8594.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.425ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.160ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.294ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.326ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.277ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.205ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.277ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8594.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.205ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.088ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.330ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.343ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.285ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.185ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8594.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.285ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.082ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.306ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.302ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8594.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.302ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_371_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_368_i
    0.362ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.362ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.362ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6649.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n3
    0.154ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.259ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.259ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_129
    0.309ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.337ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.188ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.424ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.720ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_38_i
    0.082ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.337ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.584ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.303ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_34_i
    0.226ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.443ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.538ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_32_i
    0.274ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.272ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.287ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.436ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.436ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.722ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.945ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9873.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.389ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.389ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.252ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.521ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.389ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.950ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11395.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[3]
    0.257ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.499ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.697ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.397ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.595ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6740.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.888ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6741.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.579ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6742.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.579ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6743.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.397ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6744.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.251ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.265ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.265ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.489ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6641.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[7]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[8]
    0.284ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.541ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6676.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.481ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8274.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.194ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9879.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.319ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.284ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10866.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[9]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[10]
    0.424ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8274.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.264ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9885.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.417ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10673.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.325ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10866.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[11]
    0.324ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8461.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.475ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10673.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6640.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6640.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_sdin
    0.711ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6640.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_sync
    0.420ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.515ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.790ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.882ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6644.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.495ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.525ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8530.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.211ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8532.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.320ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8592.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.320ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8592.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.320ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8593.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.320ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8593.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.277ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.277ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.277ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.420ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.326ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.495ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.377ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.786ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10672.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.786ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10672.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.790ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10673.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.790ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10673.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.330ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.496ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.186ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.425ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.522ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8592.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.522ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8592.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.527ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8593.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.527ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8593.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.634ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.404ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.333ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.404ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_367_i
    0.184ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.297ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.297ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6636.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n3
    0.082ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.235ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.235ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_143_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_51_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_140_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_138_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns[0]
    0.414ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.190ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10840.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.414ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising_4
    0.157ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.188ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8533.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.262ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.357ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6631.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_3
    0.154ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.319ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6630.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_369_i
    0.188ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.294ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.172ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6628.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.172ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6629.CE U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_370_i
    0.324ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.389ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.521ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.319ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[2]
    0.342ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8594.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6733.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_a3_1_0[2]
    0.380ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9879.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_0
    0.315ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9892.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_5_s2
    0.150ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9885.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6677.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_8_s8
    0.175ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.247ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11396.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_c1
    0.342ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2[0]
    0.175ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_a3_0_1[0]
    0.411ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9884.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9879.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_88
    0.213ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9879.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9879.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_a3_1_2
    0.208ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[5]
    0.213ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.213ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.175ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_181
    0.220ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9564.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.220ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.350ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.077ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_179
    0.287ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6633.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[3]
    0.342ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11395.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_5903_tz
    0.194ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.369ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.300ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_9869.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.289ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.369ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.213ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9882.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_374
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.426ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.213ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.426ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.430ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.419ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.310ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9878.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9883.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_countlde_0_0
    0.077ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6632.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_i_0[4]
    0.315ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8593.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6626.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count_cnst[0]
    0.315ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8274.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9884.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_11
    0.252ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9884.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.155ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9885.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.208ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_1[0]
    0.077ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_a3_0[0]
    0.336ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.340ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.450ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.443ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.443ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.223ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9880.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.223ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.545ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.320ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9887.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_74
    0.324ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.324ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6646.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.324ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6647.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.182ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8532.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6635.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.254ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8532.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6637.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.254ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8530.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6648.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_1
    0.254ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8530.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6650.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_1
    0.411ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8533.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6745.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_377
    0.281ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_141
    0.427ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9566.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.220ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9881.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.220ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.260ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.522ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.150ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11397.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9565.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_151
    0.247ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8592.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6627.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count_n1_0_a3_0
    0.247ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10672.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6642.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_238
    0.259ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.220ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.220ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9889.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.313ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9879.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    0.216ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    0.216ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9892.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    0.221ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10672.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_239
    0.208ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10673.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_391_mux
    0.150ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10673.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6643.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_243
    0.150ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_a5_2_1[1]
    0.365ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10866.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_249
    0.426ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8461.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9886.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_254
    0.287ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8530.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un59_s_space
    0.387ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un59_s_space
    0.322ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un59_s_space
    0.220ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8530.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un72_s_space
    0.313ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8531.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un72_s_space
    0.360ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10853.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9893.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un72_s_space
    0.380ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8532.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un62_s_mark
    0.333ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8533.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un62_s_mark
    0.425ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un62_s_mark
    0.385ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8532.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un75_s_mark
    0.260ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8533.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un75_s_mark
    0.488ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10562.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9888.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un75_s_mark
    0.175ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10866.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9890.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.213ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_10840.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_a5_1_1[1]
    0.083ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6645.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.083ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9894.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.405ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i_1
    0.208ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9891.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6634.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i_1_0
    0.528ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_422.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.716ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.716ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.661ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.712ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.325ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.325ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.661ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.712ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.825ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.825ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.332ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.332ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.842ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.842ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.397ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.460ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10671.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/s_sample_countlde_1_i_a3_1
    0.251ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6757.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6737.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_word_length_sync[0]
    0.315ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6737.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[2]
    0.251ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6757.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6737.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_word_length_sync[1]
    0.306ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6737.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[3]
    0.155ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6739.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6739.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_s[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_s[1]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_s[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_s[3]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_s[4]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_s[5]
    0.411ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6730.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[0]
    0.319ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6730.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[1]
    0.284ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6731.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_11398.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[2]
    0.221ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6731.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_11398.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[3]
    0.475ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6732.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[4]
    0.155ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6721.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6721.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_fifo_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng_1
    0.208ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_0
    0.077ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_11398.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_6715.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_1
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_407.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_cry[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_408.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_cry[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_409.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/SLICE_410.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U2_RX/s_rx_timer_cry[4]
    0.154ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.478ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6585.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.533ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6580.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag_RNO_12
    0.192ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6582.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6582.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag_sync
    0.405ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6582.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6836.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_ready_2
    0.154ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.169ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6578.M0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.293ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6573.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag_RNO_13
    0.155ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6575.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6575.M1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag_sync
    0.466ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6575.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6820.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_ready_2
    0.085ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.190ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.190ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.419ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[0]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[1]
    0.318ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.318ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.315ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[2]
    0.261ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.261ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.261ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[3]
    0.274ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.274ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.298ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[4]
    0.259ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.259ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.153ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[5]
    0.318ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.318ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.289ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[6]
    0.293ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.293ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.347ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[7]
    0.606ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.606ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.408ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[8]
    0.162ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.162ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.515ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[9]
    0.319ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.319ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.259ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[10]
    0.186ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.186ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.251ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[11]
    0.365ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.365ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.311ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[12]
    0.293ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.293ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.344ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[13]
    0.416ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.416ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.408ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.DI0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[14]
    0.356ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.356ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.451ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.Q0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.DI1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter_5[15]
    0.329ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_422.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.520ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.Q1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.077ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_422.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_s_15_0_S0_1
    0.306ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_421.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6595.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S1_1
    0.175ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_421.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S0_1
    0.310ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_420.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6594.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S1_1
    0.247ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_420.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S0_1
    0.310ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_419.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6593.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S1_1
    0.247ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_419.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S0_1
    0.306ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_418.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6592.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S1_1
    0.270ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_418.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S0_1
    0.310ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_417.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6591.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S1_1
    0.247ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_417.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S0_1
    0.306ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_416.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6590.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S1_1
    0.175ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_416.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S0_1
    0.306ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_415.F1 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6589.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S1_1
    0.175ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_415.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_6588.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S0_1
    0.411ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8476.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_414.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_0_0_RNO_1
    0.380ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8475.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_415.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_2
    0.411ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8474.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_415.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_0_1
    0.482ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8473.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_416.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_2
    0.416ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8472.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_416.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_0_1
    0.380ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8471.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_417.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_2
    0.376ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8470.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_417.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_0_1
    0.416ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8469.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_418.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_2
    0.319ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8468.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_418.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_0_1
    0.411ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8467.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_419.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_2
    0.405ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8466.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_419.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_0_1
    0.380ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8465.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_420.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_2
    0.376ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8464.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_420.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_0_1
    0.475ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8463.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_421.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_2
    0.376ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_8462.OFX0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_421.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_0_1
    0.385ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.B0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    0.330ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    0.496ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10813.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.A1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    0.188ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.D0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.261ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.188ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10812.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.408ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.A0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.397ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.397ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10811.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.B1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.356ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8397.C0 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.284ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8398.D1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.356ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_10810.F0 to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/SLICE_9858.C1 U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_414.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_415.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_0
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_415.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_416.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_2
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_416.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_417.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_4
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_417.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_418.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_6
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_418.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_419.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_8
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_419.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_420.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_10
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_420.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_421.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_12
    0.000ns U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_421.FCO to U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/SLICE_422.FCI U1_CORE/U4_UART/U1_UART.3.U_16550/U1_UART/U1_CTL/un4_cry_14
    0.162ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.422ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7070.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.520ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.520ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.304ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.202ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7067.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.202ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7067.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.470ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7067.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.441ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.526ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.528ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.680ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.859ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.767ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.692ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.069ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.692ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.692ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7003.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.692ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7004.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.936ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7005.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.336ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.437ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.437ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.741ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.741ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.827ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.827ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.622ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.622ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.618ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.618ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.652ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.652ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.591ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.591ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.692ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.692ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.622ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.622ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.535ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.535ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.530ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.530ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.852ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.852ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.797ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.797ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.351ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.351ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.282ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.282ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.692ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.692ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.354ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.354ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.784ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.767ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.511ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.509ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.901ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.222ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.958ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.843ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.767ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    1.090ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.480ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.648ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.669ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.843ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.521ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.423ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.530ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.530ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.597ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.648ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.918ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.216ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.848ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.222ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_xclk_en
    0.338ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7080.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNITR9T
    0.504ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7081.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNITR9T
    0.338ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7082.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNITR9T
    0.338ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7083.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNITR9T
    0.159ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.417ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.186ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.373ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.373ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.373ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.475ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.475ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[2]
    0.157ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.305ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.519ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.519ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.297ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.387ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[1]
    0.160ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.304ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.304ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.204ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.204ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.429ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.429ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_sample_count[0]
    0.397ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.397ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.448ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/N_293
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag_0_15
    0.955ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6945.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.580ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6957.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.860ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.675ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6964.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.573ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.682ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6972.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.682ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.586ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6979.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.789ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.693ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6986.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.585ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.673ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.483ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7067.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.621ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/un15_i_wr_clk_en
    0.155ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7067.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7067.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_sync
    0.478ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7080.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.254ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7080.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7080.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8596.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.458ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7080.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.194ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7081.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.432ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7081.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.254ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7081.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8595.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.389ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7081.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.362ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7082.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7082.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11417.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.432ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7082.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9908.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.421ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7082.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11416.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.428ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7083.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.347ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7083.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11417.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.266ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7083.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11415.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.362ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7083.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11416.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/N_111_i
    0.169ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.373ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.807ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8595.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.807ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8596.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.293ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.701ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.360ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.565ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.360ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.360ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.348ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.694ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7084.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.694ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.396ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8595.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.396ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8596.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.242ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.493ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.296ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.314ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.335ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/N_207
    0.309ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/N_207
    0.309ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U3_THR/SLICE_7065.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/N_207
    0.271ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/N_207
    0.293ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.388ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.388ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.458ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.458ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.408ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.408ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.626ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8595.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.626ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8596.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.362ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.524ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.470ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.297ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.297ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.541ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.633ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.633ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.646ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.726ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.526ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.526ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.526ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.085ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.786ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.786ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.056ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.056ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.926ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.926ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.703ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.703ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.829ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.829ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.035ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.035ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.829ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.829ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.901ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.901ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.772ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.772ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.901ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.901ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.901ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.901ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.035ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.035ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.864ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.864ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.035ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.035ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.847ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.847ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.633ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.575ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.109ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.664ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.772ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.772ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    1.005ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u2_dlms_update
    0.254ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.707ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.836ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.683ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.648ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.648ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.802ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.857ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.857ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.943ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.966ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.966ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.966ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.327ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.815ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.815ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.500ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.500ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.500ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.500ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.500ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.500ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.827ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.827ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.913ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.913ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.022ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.022ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.827ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.827ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.913ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.913ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.798ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.798ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.798ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.798ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.971ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.971ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.792ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.792ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.997ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.997ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.792ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.792ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.648ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.648ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.978ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    1.073ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.913ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.913ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.857ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_dlls_update
    0.213ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_177
    0.213ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_177
    0.272ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.433ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.375ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.372ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.433ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.426ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.228ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.196ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.296ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.192ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.296ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.383ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.971ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.741ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.834ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.855ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.862ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    1.075ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.322ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.465ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.465ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.225ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.225ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.531ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.531ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.980ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.460ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8603.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.381ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.617ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.336ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.783ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.638ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.837ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.320ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u1_baud_chng
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_105
    0.310ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.310ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.310ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.175ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_206
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_101
    0.310ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/SLICE_10976.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_274
    0.406ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.406ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.470ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.331ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.156ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.331ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.365ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.322ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.322ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.365ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11418.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.085ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.327ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.325ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.489ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.489ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.554ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.687ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.799ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.799ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.694ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.694ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.636ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9908.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.687ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.687ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.894ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.894ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9902.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_57_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_68_i
    0.311ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.287ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.186ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.287ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.186ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.346ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_110
    0.085ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.221ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.305ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.305ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.305ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.150ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_123
    0.150ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_230
    0.240ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.375ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.312ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.150ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9904.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_258
    0.252ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.357ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.357ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.415ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9905.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_272
    0.317ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7043.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.332ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.332ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9908.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.220ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11415.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.319ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_215
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[0]
    0.405ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_0
    0.539ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_0
    0.514ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_0
    0.619ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_0
    0.619ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7043.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_0
    0.157ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0_0
    0.557ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6914.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_u3_tx
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[1]
    0.444ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[2]
    0.221ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[2]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[3]
    0.378ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[3]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[4]
    0.149ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[4]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[5]
    0.175ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[5]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[6]
    0.280ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[6]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[7]
    0.315ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[7]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[8]
    0.353ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7043.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7043.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_0_iv_i[9]
    0.149ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7043.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[9]
    0.312ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i
    0.425ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i
    0.495ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i
    0.464ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7076.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i
    0.464ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7077.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i
    0.543ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7078.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i
    0.543ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/N_389_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7079.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_55_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_97_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns_0_i_i_0[4]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[3]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_93_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_91_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[0]
    0.289ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7032.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.366ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.366ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.366ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_196
    0.082ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.279ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7034.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.441ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.452ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.279ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7033.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_30_i
    0.164ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.289ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7035.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.175ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_249
    0.475ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.475ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.680ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.680ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.518ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.518ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.480ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.480ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.217ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7121.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.247ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7042.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_186
    0.336ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7043.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.336ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7043.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.219ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.336ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9908.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.219ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.219ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.439ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.439ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.150ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11415.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9907.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_214
    0.175ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9908.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_248
    0.213ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9908.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9908.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_212
    0.446ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.416ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7037.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.511ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7038.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.264ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7075.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.576ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.408ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9909.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.416ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.310ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_231
    0.150ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11418.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7036.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_219
    0.376ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9906.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_25
    0.083ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9568.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.219ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10907.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9903.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.441ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10675.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_251
    0.310ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_255
    0.077ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10676.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7041.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_147
    0.319ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8596.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7039.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_253
    0.247ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8595.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_7040.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_141
    0.077ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11416.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_3
    0.150ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11417.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_4
    0.213ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9910.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_5
    0.570ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6983.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.085ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.182ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.319ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.213ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag_RNO_26
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_ready_2
    0.324ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.416ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10879.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.155ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6986.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6986.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag_sync
    0.416ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6986.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag
    0.220ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    0.486ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    0.156ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    1.012ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    1.116ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    1.191ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    1.105ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    1.061ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/N_74
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.448ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.673ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.231ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.893ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.821ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.044ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.981ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    1.044ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.500ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.988ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11433.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.184ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_4
    0.310ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6991.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_7030.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_5
    0.380ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10879.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6991.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_3
    0.437ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6994.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.195ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6994.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6991.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.267ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6994.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.290ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6994.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10973.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.417ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.393ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.322ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10879.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.357ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.259ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.186ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10879.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.574ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7012.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.254ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7012.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10879.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.226ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.322ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.318ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.157ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.358ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.182ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.289ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.318ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.322ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.288ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.259ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_6984.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.186ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.354ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6976.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.419ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.350ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.285ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.153ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag_RNO_27
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready_2
    0.184ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready
    0.192ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6979.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6979.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag_sync
    0.306ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6979.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag
    0.004ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.358ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.518ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.364ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.387ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.374ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.341ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.219ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.195ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.446ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_6980.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.516ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.219ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.623ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_push
    0.262ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6969.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.160ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.195ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.326ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.159ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.217ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6970.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag_RNO_28
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready_2
    0.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready
    0.155ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6972.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6972.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag_sync
    0.342ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6972.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag
    0.596ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.640ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.775ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.535ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9922.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.213ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.262ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.509ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.881ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.967ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.040ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    1.023ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.778ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.782ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.268ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.371ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.196ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.460ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.156ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.513ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.778ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.881ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11433.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.287ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.357ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_6973.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.157ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.355ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.288ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6962.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6961.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.288ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6962.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6962.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.449ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6962.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_11419.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.342ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6962.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_0_sqmuxa
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6962.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6962.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_0_0
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_2
    0.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready
    0.192ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6964.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6964.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag_sync
    0.310ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6964.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_11419.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag
    0.423ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.216ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.216ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.449ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6951.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.445ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.452ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.291ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.452ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8390.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.291ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8597.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.266ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.426ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_11419.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_6965.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_1
    0.259ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6954.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.157ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.287ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.217ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.217ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6955.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag_RNO_29
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready_2
    0.319ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready
    0.192ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6957.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6957.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag_sync
    0.367ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6957.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_6958.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag
    0.298ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6946.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.399ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6947.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.304ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6948.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.298ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.266ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.188ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6951.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.300ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6942.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.154ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.302ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.302ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6943.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_RNO_25
    0.400ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.400ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.361ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6946.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.511ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.251ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6946.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7116.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[0]
    0.312ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6946.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.333ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.333ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.473ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.251ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6946.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7116.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[1]
    0.478ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6947.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.333ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.333ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.703ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10906.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.192ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6947.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7117.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[2]
    0.354ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6947.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.400ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.400ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.387ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.155ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6947.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7117.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[3]
    0.196ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6948.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.360ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.156ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.262ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10906.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.287ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6948.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7118.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[4]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[5]
    0.251ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7118.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[5]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[6]
    0.452ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7119.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[6]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_u1_dout[7]
    0.276ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7119.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[7]
    0.251ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7024.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[8]
    0.357ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6951.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7024.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[10]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_ready_2
    0.155ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6945.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6945.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag_sync
    0.306ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6945.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_7025.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag
    0.474ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    0.474ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    0.474ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    0.474ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    0.558ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    0.558ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    0.558ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    0.413ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer
    0.415ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timere
    0.415ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timere
    0.415ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timere
    0.415ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timere
    0.281ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10973.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_2
    0.257ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart
    0.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9917.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_4
    0.208ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9918.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_3
    0.597ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10973.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng
    0.325ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.332ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.490ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.192ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.247ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.247ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.229ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.229ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.229ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.229ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.229ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_83
    0.196ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.298ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.298ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8296.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.502ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.182ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.397ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10681.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.441ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.703ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.691ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.691ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.688ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.684ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.261ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8598.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.543ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.441ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.507ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.319ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.688ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.336ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.381ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.640ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.640ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.640ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.516ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.516ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.336ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8603.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.305ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.510ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.559ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.559ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.182ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.430ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.190ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.305ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.764ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.559ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.559ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.565ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.638ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.460ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8597.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.190ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.305ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.387ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.305ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.190ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.357ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.708ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.565ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11433.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.372ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.500ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.187ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.187ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.299ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11431.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_6918.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.154ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.325ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.320ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.216ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.375ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.333ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.524ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.596ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.549ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8600.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.549ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8600.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.549ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8601.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.549ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8601.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.549ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8602.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.845ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8603.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.318ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.541ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.406ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.371ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.541ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11435.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.725ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.320ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.386ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.731ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.815ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.815ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.920ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.850ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_6918.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.881ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.851ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.840ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.840ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.603ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8600.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.603ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8600.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.603ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8601.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.603ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8601.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.603ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8602.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    1.127ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8603.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.616ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.627ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.616ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.393ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.876ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.822ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.850ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10680.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.850ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10680.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.850ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10681.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.850ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10681.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11435.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.731ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11438.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.153ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6905.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_3
    0.085ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.494ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.190ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.190ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6906.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising_4
    0.206ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.206ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.206ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.450ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.450ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.450ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.083ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.411ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11438.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[2]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[3]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[5]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[4]
    0.295ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.295ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.295ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.511ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8296.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.496ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10906.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.193ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11434.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[6]
    0.293ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.289ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.332ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.264ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.220ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.420ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.317ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.317ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.288ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.163ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.163ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.163ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.294ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.261ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.314ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.314ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.190ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.318ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.255ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.255ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.335ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.335ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.331ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.331ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.331ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.335ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.335ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n2
    0.154ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.172ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.244ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.244ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.254ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11438.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.387ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11438.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.306ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.205ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.270ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.302ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.302ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.318ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.318ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.260ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.260ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.322ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.198ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.198ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n2
    0.163ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.163ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.163ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.420ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.689ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8597.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.594ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.594ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.274ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9920.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.274ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.689ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_367_i
    0.095ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.095ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.095ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.536ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.566ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8597.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.777ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.558ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.559ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.430ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.200ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11438.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.718ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_368_i
    0.362ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6921.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.362ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.362ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6922.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n3
    0.154ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.333ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.333ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8298.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_129
    0.361ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.644ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.588ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.723ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_38_i
    0.297ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.329ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.370ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_34_i
    0.214ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.154ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9915.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_32_i
    0.262ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.445ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.445ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.515ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_6918.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.247ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7014.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.327ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7015.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.327ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7016.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.826ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7017.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.508ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7018.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.371ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8599.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.333ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.198ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.425ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6915.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[7]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[8]
    0.289ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.428ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6949.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.338ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8296.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.658ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.203ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9922.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.428ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[9]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[10]
    0.425ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8296.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.357ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.425ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9931.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.318ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10681.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_6918.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_6918.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[11]
    0.385ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_6918.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10680.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.389ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_6918.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11434.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6914.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6914.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_sdin
    0.407ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6914.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_sync
    0.267ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6909.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.267ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.267ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6910.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n3
    0.154ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.293ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.162ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8297.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_143_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_51_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_140_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_138_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns[0]
    0.324ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8597.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.324ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.324ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_369_i
    0.292ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.475ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.475ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.475ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.CE U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.352ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.304ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.352ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.352ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.185ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.532ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8598.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.304ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8599.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.532ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.294ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11432.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_370_i
    0.344ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.344ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.437ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.393ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8598.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.332ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8599.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.393ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.332ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11432.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_371_i
    0.262ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8598.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.190ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8599.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.162ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.190ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.190ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11432.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_29
    0.186ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8598.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.259ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8599.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.259ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.259ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11432.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.666ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.592ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.592ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.175ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[2]
    0.150ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8598.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7006.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_a3_1_0[2]
    0.077ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9922.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_0
    0.310ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10906.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_5_s2
    0.150ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9931.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6950.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_8_s8
    0.342ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8599.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_109
    0.270ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_i_0[4]
    0.208ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6923.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.208ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6911.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_c1
    0.315ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2[0]
    0.077ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_a3_0_1[0]
    0.247ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9928.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9922.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_88
    0.213ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9922.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9922.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_a3_1_2
    0.208ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[5]
    0.359ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.429ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.208ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_181
    0.220ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9923.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.220ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.328ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.150ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10679.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9924.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_179
    0.310ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_97
    0.260ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6907.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.266ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.266ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.266ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.355ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.077ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11433.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_9911.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_5904_tz
    0.213ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9926.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_374
    0.320ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9925.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.273ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.220ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.370ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.420ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9932.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.405ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9921.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9927.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_countlde_0_0
    0.150ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6903.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_125
    0.347ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8603.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6901.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count_cnst[0]
    0.416ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8296.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9928.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_11
    0.286ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9928.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.286ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9931.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un23_s_chk_par
    0.306ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_a5_2_1[1]
    0.175ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9929.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_169
    0.213ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_1[0]
    0.175ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8604.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_a3_0[0]
    0.583ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.583ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6920.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.511ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7013.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.150ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11435.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9930.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_0_sqmuxa_1
    0.355ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6977.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_7019.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_377
    0.213ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9571.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_141
    0.150ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11439.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9570.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_151
    0.175ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8600.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6902.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count_n1_0_a3_0
    0.254ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8602.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_91
    0.254ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8602.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_91
    0.181ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11432.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6904.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_105_i
    0.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10681.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6916.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_238
    0.360ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8601.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_184
    0.489ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8601.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8867.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_184
    0.247ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8597.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_168
    0.315ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10680.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_243
    0.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10680.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_239
    0.306ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10681.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6917.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_391_mux
    0.313ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9922.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    0.216ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    0.216ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10906.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    0.547ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11434.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit_u/SLICE_8299.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_252
    0.077ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10906.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9933.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.083ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6919.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.083ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9934.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.306ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_6908.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i_1
    0.580ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_450.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.348ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.348ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.348ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.342ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.356ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.356ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.356ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.356ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.342ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.342ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.445ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.484ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.342ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.342ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.580ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.580ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10678.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/s_sample_countlde_1_i_a3_0
    0.287ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7031.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7010.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_word_length_sync[0]
    0.507ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7010.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[2]
    0.192ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7031.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7010.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_word_length_sync[1]
    0.441ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7010.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[3]
    0.155ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7012.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7012.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_s[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_s[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_s[2]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_s[3]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_s[4]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_s[5]
    0.353ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7003.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_11440.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[0]
    0.319ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7003.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_11440.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[1]
    0.353ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7004.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[2]
    0.149ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7004.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[3]
    0.257ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_7005.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[4]
    0.358ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6994.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6994.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_fifo_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng_1
    0.213ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_0
    0.077ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_11440.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_6988.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_1
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_435.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_cry[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_436.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_cry[2]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_437.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/SLICE_438.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U2_RX/s_rx_timer_cry[4]
    0.157ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.294ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6861.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.304ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6856.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag_RNO_18
    0.192ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6858.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6858.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag_sync
    0.401ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6858.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_7112.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_ready_2
    0.082ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.622ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6854.M0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.270ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6849.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag_RNO_19
    0.192ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6851.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6851.M1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag_sync
    0.149ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_6851.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_7095.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_ready_2
    0.198ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.302ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.302ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.384ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[0]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[1]
    0.414ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.414ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.190ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[2]
    0.297ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.297ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.251ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[3]
    0.319ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.319ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.319ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[4]
    0.297ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.297ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.357ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[5]
    0.163ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.163ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.417ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[6]
    0.188ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.188ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.188ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[7]
    0.418ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.418ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.315ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[8]
    0.261ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.261ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.284ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[9]
    0.419ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.419ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.426ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[10]
    0.389ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.389ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.470ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[11]
    0.319ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.319ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.545ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[12]
    0.297ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.297ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.384ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[13]
    0.163ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.163ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.250ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.DI0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[14]
    0.297ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.297ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.606ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.Q0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.DI1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter_5[15]
    0.285ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_450.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.408ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.Q1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.247ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_443.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6864.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S0_0
    0.306ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_443.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S1_0
    0.175ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_444.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6865.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S0_0
    0.306ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_444.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S1_0
    0.247ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_445.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6866.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S0_0
    0.306ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_445.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S1_0
    0.353ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_446.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6867.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S0_0
    0.310ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_446.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S1_0
    0.351ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_447.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6868.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S0_0
    0.349ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_447.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S1_0
    0.286ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_448.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6869.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S0_0
    0.310ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_448.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S1_0
    0.175ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_449.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6870.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S0_0
    0.344ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_449.F1 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S1_0
    0.077ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_450.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_6871.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_s_15_0_S0_0
    0.319ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8491.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_442.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_0_0_RNO_0
    0.471ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8490.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_443.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_1
    0.315ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8489.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_443.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_0_0
    0.411ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8488.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_444.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_1
    0.376ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8487.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_444.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_0_0
    0.319ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8486.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_445.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_1
    0.471ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8485.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_445.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_0_0
    0.380ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8484.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_446.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_1
    0.416ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8483.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_446.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_0_0
    0.471ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8482.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_447.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_1
    0.380ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8481.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_447.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_0_0
    0.449ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8480.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_448.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_1
    0.380ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8479.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_448.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_0_0
    0.416ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8478.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_449.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_1
    0.353ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_8477.OFX0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_449.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_0_0
    0.325ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.A0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    0.289ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    0.289ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10808.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.A1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    0.387ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.B0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.285ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.285ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10807.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.D1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.155ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.C0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.334ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.334ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10806.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.B1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.180ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8393.D0 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.365ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8399.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.365ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_10805.F0 to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/SLICE_9898.C1 U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_442.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_443.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_0
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_443.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_444.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_2
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_444.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_445.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_4
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_445.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_446.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_6
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_446.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_447.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_8
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_447.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_448.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_10
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_448.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_449.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_12
    0.000ns U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_449.FCO to U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/SLICE_450.FCI U1_CORE/U4_UART/U1_UART.4.U_16550/U1_UART/U1_CTL/un4_cry_14
    0.252ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5970.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.413ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5970.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag
    0.360ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.374ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5973.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.503ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.322ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag
    0.398ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.616ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.445ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.574ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.529ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.672ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.310ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.454ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.913ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.913ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5903.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.625ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5904.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.913ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5905.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.503ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.638ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.506ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.209ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.448ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.432ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.432ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.749ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.749ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.696ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.696ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.815ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.815ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.696ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.696ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.121ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    1.121ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.752ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.752ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.890ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.890ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.798ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.798ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.908ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.908ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.890ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.890ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.986ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.986ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.798ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.798ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.831ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.693ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.775ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.282ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.478ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.581ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.599ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.672ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.505ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.401ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.785ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.781ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.725ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.849ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.371ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.527ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.527ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.646ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.394ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.517ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.996ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_xclk_en
    0.370ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5980.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIH3I11
    0.370ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5981.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIH3I11
    0.370ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5982.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIH3I11
    0.352ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5983.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_RNIH3I11
    0.387ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.322ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.201ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.287ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8605.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.656ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8606.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.722ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8607.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.452ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.452ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_ready
    0.213ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag_0_sqmuxa_0_a3_0_a2_1
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_flag_RNO_20
    0.499ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5845.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.786ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5857.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.811ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.416ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5864.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.422ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.602ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5872.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.705ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.715ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5879.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.516ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.397ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5886.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.800ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.492ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.516ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5970.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.707ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/un15_i_wr_clk_en
    0.192ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5970.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5970.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/s_crd_wr_flag_sync
    0.188ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5980.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.188ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5980.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.188ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5980.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[0]
    0.252ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5980.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8606.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.317ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5980.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[1]
    0.366ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5981.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.266ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5981.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[2]
    0.313ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5981.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8605.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.313ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5981.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[3]
    0.179ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5982.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8607.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.357ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5982.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11454.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[4]
    0.286ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5982.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.190ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5982.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9953.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[5]
    0.179ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5983.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8534.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.179ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5983.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11454.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[6]
    0.360ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5983.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.493ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5983.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9953.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_u3_rd_dout[7]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/N_111_i
    0.208ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/N_263
    0.811ns U1_CORE/U4_UART/SLICE_10827.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/N_202
    0.846ns U1_CORE/U4_UART/SLICE_10827.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/N_202
    0.816ns U1_CORE/U4_UART/SLICE_10827.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/N_202
    0.506ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.193ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.363ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.193ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.380ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.524ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8605.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.519ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8606.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.524ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8607.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.265ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.403ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.272ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.515ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.348ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12599.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_fsm_tx[4]
    0.262ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5968.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.157ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.262ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U3_THR/SLICE_5984.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.419ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/s_sample_count[3]
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.499ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.486ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.335ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.335ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.262ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.409ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8605.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.482ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8606.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.482ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8607.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.249ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.249ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.294ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11452.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[5]
    0.297ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.629ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.629ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.698ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.591ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.591ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.690ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.595ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.751ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.823ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.162ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.920ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.920ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.595ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.595ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.785ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.785ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.731ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.731ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.678ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.678ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.302ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.302ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.040ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.040ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.678ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.678ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.112ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.112ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.775ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.775ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.112ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.112ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.141ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    1.141ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.854ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.854ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.738ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.738ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.587ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.726ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.513ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.785ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.785ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.555ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.595ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11452.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.573ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12568.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.629ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12569.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u2_dlms_update
    0.300ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.444ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.612ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.177ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.473ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.473ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.508ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.569ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.165ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.177ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.177ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.166ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.166ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.177ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.177ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.064ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.064ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.335ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.335ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.064ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.064ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.206ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.206ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.335ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.335ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.206ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.206ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.286ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.286ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.388ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.388ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.206ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.206ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.206ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.206ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.352ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.352ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.138ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.064ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.833ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.473ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.422ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.177ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    1.177ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.652ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11452.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.643ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12568.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.422ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12569.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_dlls_update
    0.077ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11452.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_177
    0.173ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.276ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.375ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.398ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.239ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.274ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12568.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12599.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[3]
    0.441ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.274ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.274ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.448ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_289
    0.085ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[0]
    0.287ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[0]
    0.201ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[0]
    0.400ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[0]
    1.003ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q0 to U1_CORE/U4_UART/SLICE_10827.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[0]
    0.558ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.558ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.718ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.756ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.944ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.363ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.363ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.226ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.226ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.504ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.504ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8610.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.664ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8610.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.601ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8611.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.601ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8611.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.760ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.760ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.628ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.363ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.584ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.578ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.756ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.329ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11453.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.324ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12599.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u1_baud_chng
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_105
    0.376ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12568.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_274
    0.247ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.306ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.306ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.306ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[2]
    0.221ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_206
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_101
    0.324ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.324ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.382ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.204ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.159ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.276ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_203
    0.319ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.422ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.517ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11453.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.324ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11455.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[1]
    0.154ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.392ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.352ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[0]
    0.448ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.448ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.393ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.393ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.444ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.383ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.495ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.551ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.567ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_237
    0.254ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[1]
    0.157ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[1]
    0.357ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[1]
    0.939ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.Q0 to U1_CORE/U4_UART/SLICE_10827.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_68_i
    0.288ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.205ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.205ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.205ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.205ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.205ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_110
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_55_i
    0.213ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.310ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_200
    0.247ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_countlde_0_0_0
    0.175ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[1]
    0.354ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.333ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.417ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.351ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.333ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.222ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.288ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.297ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.288ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.222ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_284
    0.290ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.423ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.330ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.223ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.423ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_198
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[0]
    0.394ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.188ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.188ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_295
    0.077ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9947.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_272
    0.294ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0
    0.294ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0
    0.364ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0
    0.485ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0
    0.485ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0
    0.467ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5946.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0
    0.485ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/un1_s_tx_shift_reg26_2_i_0_0
    0.416ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5814.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_u3_tx
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[1]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[2]
    0.155ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[3]
    0.416ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[3]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[4]
    0.266ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[4]
    0.266ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[4]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[5]
    0.247ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[5]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[6]
    0.284ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[6]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[7]
    0.411ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[7]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11[8]
    0.315ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5946.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5946.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_0_iv_i[9]
    0.175ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5946.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg[9]
    0.497ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/N_389_i
    0.602ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/N_389_i
    0.602ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/N_389_i
    0.706ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/N_389_i
    0.833ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5940.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/N_389_i
    0.713ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5979.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/N_389_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_57_i
    0.222ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[2]
    0.415ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9945.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[2]
    0.676ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5939.Q1 to U1_CORE/U4_UART/SLICE_10827.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_sample_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_97_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns_0_i_i[4]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[3]
    0.157ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.426ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_6020.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.517ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9946.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.422ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.254ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11453.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_93_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_91_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns[0]
    0.352ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5932.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.391ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.391ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.391ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_counte
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_196
    0.157ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.336ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5934.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.336ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.336ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.336ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5933.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_30_i
    0.159ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.153ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5935.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_bit_count[3]
    0.175ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8534.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_249
    0.416ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_217
    0.416ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.320ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5946.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.192ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5946.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.264ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_292
    0.077ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5945.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_tx_shift_reg_11_iv_0_0_0[8]
    0.422ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.422ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5941.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.426ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5943.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.336ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8534.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.216ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8534.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.432ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_296
    0.175ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_248
    0.411ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5946.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.219ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8534.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.219ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.219ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9949.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_205
    0.451ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.451ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.303ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.194ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.303ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.551ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9951.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.398ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10852.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.551ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11453.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.289ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12599.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_204
    0.213ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5978.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_259
    0.247ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_12599.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5937.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/s_fsm_tx_ns_i_0_0_1[2]
    0.175ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11453.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_231
    0.175ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11455.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5936.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_219
    0.213ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5938.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_257
    0.175ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9948.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_25
    0.150ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_10683.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9950.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_230
    0.342ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8607.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5944.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_147
    0.247ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8606.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_253
    0.411ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8605.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_5942.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/N_141
    0.342ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9953.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_3
    0.411ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_11454.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_4
    0.213ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_9952.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/v_par_5
    0.389ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5883.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.085ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.182ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag
    0.314ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.217ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_flag_RNO_34
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_ready_2
    0.427ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5902.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.319ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u9_wr_ready
    0.192ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5886.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5886.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag_sync
    0.401ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5886.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/s_cwr_rd_flag
    0.177ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.255ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.330ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.425ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.330ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.312ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.312ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.330ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/N_74
    0.160ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.265ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.493ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.177ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.367ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.404ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.308ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.646ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.476ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.570ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11467.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_sample_count[3]
    0.310ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_5
    0.306ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5891.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5930.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_6
    0.213ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5902.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5891.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/un4_i_wr_clk_en_4
    0.379ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5894.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.282ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5894.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5891.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.354ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5894.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.685ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5894.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10972.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_en_xclk
    0.426ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.417ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5902.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.365ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[0]
    0.287ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.277ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5902.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.383ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[1]
    0.438ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5912.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5902.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.533ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5912.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_xclk
    0.358ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.293ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.365ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[2]
    0.154ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.333ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.198ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[3]
    0.214ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.318ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.322ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[4]
    0.416ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.259ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U9_RX_TMOUT/SLICE_5884.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.392ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer[5]
    0.259ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5876.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.157ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.327ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag
    0.213ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.188ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_flag_RNO_35
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready_2
    0.257ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_ready
    0.192ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5879.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5879.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag_sync
    0.306ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5879.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/s_cwr_rd_flag
    0.007ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.325ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.220ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.266ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_par
    0.165ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    0.432ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    0.623ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    0.539ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    0.547ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    0.598ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U8_ERR_PAR/SLICE_5880.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    0.363ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    0.219ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    0.330ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_push
    0.188ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5869.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.157ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.201ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.201ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag
    0.159ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.213ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/un4_i_wr_clk_en_2
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5870.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_flag_RNO_36
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready_2
    0.319ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_ready
    0.155ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5872.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5872.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag_sync
    0.310ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5872.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/s_cwr_rd_flag
    0.283ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.707ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.714ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.558ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9969.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.083ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/o_err_ovr_1
    0.281ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.281ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.162ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.630ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.796ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.498ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.796ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.721ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.504ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.721ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.623ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.396ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.383ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.383ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.268ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.261ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.268ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.496ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.396ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11467.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.396ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12569.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fsm_rx[3]
    0.296ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.182ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U7_ERR_OVR/SLICE_5873.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.085ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.300ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u3_wr_ready
    0.364ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5862.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5861.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.085ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5862.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5862.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.254ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5862.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_10839.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag
    0.247ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5862.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_0_sqmuxa
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5862.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5862.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_flag_0_1
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_2
    0.184ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready
    0.192ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5864.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5864.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag_sync
    0.401ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5864.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_10839.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_rd_flag
    0.216ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.216ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.216ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/un4_i_wr_clk_en_0
    0.284ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5851.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.182ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.364ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.192ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.364ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_8391.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.284ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8608.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.350ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_10839.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_err_break
    0.175ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_10839.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/SLICE_5865.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U5_ERR_FIFO/s_cwr_ready_1
    0.369ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5854.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.082ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.435ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag
    0.213ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.288ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/un4_i_wr_clk_en
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5855.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_flag_RNO_37
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready_2
    0.257ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_ready
    0.155ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5857.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5857.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag_sync
    0.306ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5857.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/SLICE_5858.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U4_ERR_BRK/s_cwr_rd_flag
    0.515ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5846.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.508ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5847.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.697ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5848.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.697ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.783ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.398ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5851.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_0_sqmuxa
    0.192ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5842.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.160ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.195ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.326ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5843.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_flag_RNO_33
    0.562ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5986.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_cwr_rst_sync_0
    0.337ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.337ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.309ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5846.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.193ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.193ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.193ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[0]
    0.181ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5846.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6015.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[0]
    0.205ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5846.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.302ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.302ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.429ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.429ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.429ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[1]
    0.251ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5846.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6015.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[1]
    0.272ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5847.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.186ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.401ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.357ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[2]
    0.251ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5847.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6016.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[2]
    0.386ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5847.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.205ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.205ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.277ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.277ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.277ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[3]
    0.251ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5847.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6016.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[3]
    0.255ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5848.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.341ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.341ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.504ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[4]
    0.155ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5848.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6017.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[4]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[5]
    0.155ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6017.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[5]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[6]
    0.251ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6018.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[6]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_u1_dout[7]
    0.347ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_6018.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[7]
    0.347ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5924.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[8]
    0.357ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5851.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5924.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_reg_mst[10]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_ready_2
    0.155ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5845.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5845.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag_sync
    0.405ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/SLICE_5845.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U3_RHR/s_cwr_rd_flag
    0.451ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.451ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.451ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.517ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.451ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.451ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.451ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.313ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer
    0.275ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timere
    0.275ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timere
    0.275ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timere
    0.275ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timere
    0.504ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10972.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_2
    0.247ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart
    0.319ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9960.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_1_4
    0.208ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_9961.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/s_timer_restart_4
    0.175ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U2_FIFO/U1_CTL/SLICE_10972.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng
    0.328ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.328ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.403ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.217ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.272ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_373
    0.175ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12569.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_337
    0.506ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.607ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.475ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8321.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.641ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8409.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.409ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8492.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.409ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8492.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.908ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9965.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.300ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10688.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[9]
    0.302ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.198ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.329ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.547ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8321.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.333ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8492.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.404ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[7]
    0.154ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.361ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.504ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.186ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.499ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10971.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[3]
    0.202ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.441ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.624ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.561ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.429ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.561ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10971.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[2]
    0.408ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10971.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_a3_1
    0.408ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10971.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_a3_1
    0.284ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_a3_0_1
    0.302ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.649ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.653ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.812ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.817ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.476ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.366ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.259ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.570ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.653ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.800ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.329ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[2]
    0.287ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.903ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.745ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.555ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.555ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.998ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.800ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.800ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.305ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8609.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.305ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8609.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.407ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.407ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.506ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.190ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.536ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[1]
    0.436ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.436ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.517ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.707ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.557ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.557ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.962ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.707ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.659ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.551ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5925.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.327ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8608.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.335ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.335ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.335ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.435ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.583ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.616ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.641ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.551ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11467.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.551ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_12569.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[4]
    0.324ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.335ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.219ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.219ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.267ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un97_i_xclk_en_i_0
    0.594ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8613.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.329ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.393ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[3]
    0.426ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.322ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8613.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.271ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.322ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[2]
    0.199ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.199ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.199ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8613.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.284ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.409ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.409ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[1]
    0.157ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.165ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.314ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.380ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8613.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.165ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.380ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.380ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count[0]
    0.325ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_105_i
    0.325ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_105_i
    0.324ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.319ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling
    0.460ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.469ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.366ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.366ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.217ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.739ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_68
    0.305ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.498ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.615ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.620ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8609.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.620ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8609.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.297ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8610.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.297ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8610.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.624ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8611.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.624ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8611.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.287ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.552ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.297ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11469.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_prev
    0.377ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.623ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.469ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.528ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.310ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.575ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.357ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.425ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8609.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.425ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8609.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.560ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8610.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.560ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8610.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.421ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8611.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.202ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8611.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.483ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.408ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.488ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.367ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.408ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.422ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.357ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.612ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10687.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.612ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10687.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.612ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10688.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.612ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10688.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.357ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11469.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5804.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_3
    0.082ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.433ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.279ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.438ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_10839.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5805.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_rising_4
    0.247ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8612.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_104
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[6]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[5]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[4]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[3]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[1]
    0.357ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.357ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.334ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.334ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301_1
    0.083ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.252ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_76
    0.584ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.252ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.220ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.534ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.512ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_75
    0.325ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.252ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_81
    0.251ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8609.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_91
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_29
    0.216ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.216ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.216ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_319
    0.085ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.228ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.503ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.503ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.391ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.387ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[1]
    0.177ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.306ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.306ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.295ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.295ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.463ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.259ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n2
    0.218ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.325ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.329ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.329ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.329ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9978.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[2]
    0.293ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.235ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.217ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_301
    0.157ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.165ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.344ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.344ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.344ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9978.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.296ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11471.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[1]
    0.185ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.314ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.314ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.279ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.279ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.279ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9978.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.251ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11471.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n2
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_368_i
    0.267ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.267ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.267ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_counte
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5822.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_count_n3
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_129
    0.159ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.423ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.372ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.444ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_38_i
    0.082ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.293ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.297ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[1]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_34_i
    0.362ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.290ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9958.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_sample_count[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_32_i
    0.288ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.476ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.476ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.476ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.576ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5914.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.506ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5915.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.506ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5916.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.476ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5917.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.288ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5918.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_67
    0.522ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.647ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8613.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.490ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.585ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5815.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[1]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[7]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[8]
    0.334ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.420ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5849.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.622ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8321.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.622ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8409.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.372ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.384ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11468.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[8]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[9]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[10]
    0.322ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8321.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.516ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9965.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.190ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10688.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.516ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11468.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[10]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg_9[11]
    0.420ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8492.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.325ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5818.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10687.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_shift_reg[11]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5814.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5814.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_sdin
    0.592ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5814.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_rx_data_sync
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_367_i
    0.288ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.358ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.288ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_counte
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5810.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n1
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_n3
    0.426ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.085ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.438ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.190ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.190ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count[3]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_143_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_51_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_140_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_138_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns[0]
    0.192ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8608.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.291ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.287ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx[5]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_369_i
    0.373ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.373ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.373ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5803.CE U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_counte
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_370_i
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_371_i
    0.342ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9969.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_0
    0.411ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9954.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_5_s2
    0.319ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9965.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5850.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_8_s8
    0.175ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8613.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_109
    0.247ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_i_0[4]
    0.150ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11471.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_count_c1
    0.188ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.188ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.188ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10831.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_161_2
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.324ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.521ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_221
    0.208ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2[0]
    0.213ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_a3_0_1[0]
    0.486ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10971.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9969.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_88
    0.208ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9969.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9969.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/o_err_par_0_a3_1_2
    0.213ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[5]
    0.320ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.325ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_101
    0.213ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_181
    0.280ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.184ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.520ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10686.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_220
    0.208ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_179
    0.155ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5807.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_0_0[3]
    0.221ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11467.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_5909_tz
    0.370ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.370ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8608.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.393ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.285ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_9955.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.370ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.452ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space_i_0_m2/SLICE_8323.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9971.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_space
    0.208ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9972.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_374
    0.344ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.209ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.291ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.385ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.408ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.634ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_71
    0.401ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9967.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9973.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_countlde_0_0
    0.247ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8611.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_65
    0.310ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10904.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5802.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_69
    0.397ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8610.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5801.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_bit_count_cnst[0]
    0.353ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/P_SYM_CHK.s_chk_par_11_i_m2/SLICE_8321.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10971.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_11
    0.416ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8409.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10971.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_chk_par_1_sqmuxa_7_s6_1
    0.245ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_i_a5_2_1[1]
    0.411ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5808.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.328ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.219ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.324ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.324ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_stop_bit
    0.411ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_169
    0.419ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.419ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5820.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.415ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5913.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_287
    0.175ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11469.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9975.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_edge_falling_0_sqmuxa_1
    0.317ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5821.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_0
    0.317ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9966.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5823.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_1_0_230_0_0
    0.182ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9965.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un13_s_chk_par
    0.383ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9969.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un13_s_chk_par
    0.306ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5919.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_377
    0.208ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9573.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_141
    0.315ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10688.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5816.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_238
    0.353ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8608.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_168
    0.418ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5877.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.522ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8608.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.527ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9968.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.180ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9970.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.522ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark_i_0_m2/SLICE_8322.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_10839.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_mark
    0.284ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10687.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_243
    0.221ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10687.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_239
    0.213ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10688.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5817.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_391_mux
    0.310ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_10839.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_379
    0.317ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_11468.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_249
    0.566ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8492.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9974.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_254
    0.277ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8409.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    0.277ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9954.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un3_s_chk_par
    0.220ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.220ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_8410.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.220ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9977.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un2_s_chk_par_0_a2_3
    0.262ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5819.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.325ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9979.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_0_178_1
    0.317ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9978.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5809.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.317ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9978.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5811.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/un1_i_baud_chng_2_0_204_0_1
    0.150ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9574.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/s_fsm_rx_ns_0_0_2_1[0]
    0.251ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_9976.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5906.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_138_i_1
    0.430ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_5806.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/N_136_i_1
    0.489ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_478.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.581ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.581ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.360ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.331ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.430ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.430ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.673ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.581ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.358ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.358ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.538ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.538ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.358ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.376ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/U1_RX_CORE/SLICE_10685.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/s_sample_countlde_1_i_a3
    0.357ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5931.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5910.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_word_length_sync[0]
    0.319ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5910.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[2]
    0.357ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5931.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5910.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_word_length_sync[1]
    0.306ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5910.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_cnst[3]
    0.287ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5912.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5912.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_int_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_s[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_s[1]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_s[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_s[3]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_s[4]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_s[5]
    0.284ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5903.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[0]
    0.149ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5903.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[1]
    0.257ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5904.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_11472.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[2]
    0.310ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5904.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_11472.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[3]
    0.184ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5905.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_wr_count_reg[4]
    0.155ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5894.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5894.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_fifo_en_sync
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_ev_fifo_lvl_chng_1
    0.213ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_0
    0.385ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_11472.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_5888.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/un2_s_ev_fifo_lvl_chng_NE_1
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_463.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_cry[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_464.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_cry[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_465.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/SLICE_466.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U2_RX/s_rx_timer_cry[4]
    0.082ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.169ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5758.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.235ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5753.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_flag_RNO_25
    0.287ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5755.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5755.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag_sync
    0.448ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_5755.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/SLICE_6011.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U2_CDC_DLMS/s_crd_ready_2
    0.082ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.169ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5750.M0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.293ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5745.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_flag_RNO_26
    0.155ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5747.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5747.M1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag_sync
    0.576ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5747.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_wr_flag
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/SLICE_5995.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/U1_CDC_DLLS/s_crd_ready_2
    0.085ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.296ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.238ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.182ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[0]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[1]
    0.322ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.322ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.315ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[1]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[2]
    0.354ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.354ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.510ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[2]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[3]
    0.418ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.418ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.570ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[3]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[4]
    0.261ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.261ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.584ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[4]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[5]
    0.298ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.298ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.431ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[5]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[6]
    0.417ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.417ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.451ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[6]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[7]
    0.324ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.324ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.494ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[7]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[8]
    0.357ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.357ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.753ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[8]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[9]
    0.399ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.399ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.422ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[9]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[10]
    0.261ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.261ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.399ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[10]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[11]
    0.462ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.462ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.553ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[11]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[12]
    0.500ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.500ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.603ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[12]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[13]
    0.500ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.500ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.687ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[13]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.DI0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[14]
    0.238ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.238ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.333ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.Q0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[14]
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.DI1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter_5[15]
    0.289ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_478.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.461ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.Q1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/s_baud_counter[15]
    0.077ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_478.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_s_15_0_S0
    0.306ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_477.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5769.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S1
    0.247ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_477.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_13_0_S0
    0.306ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_476.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5768.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S1
    0.247ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_476.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_11_0_S0
    0.310ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_475.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5767.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S1
    0.247ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_475.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_9_0_S0
    0.306ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_474.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5766.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S1
    0.175ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_474.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_7_0_S0
    0.306ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_473.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5765.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S1
    0.224ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_473.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_5_0_S0
    0.359ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_472.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5764.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S1
    0.175ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_472.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_3_0_S0
    0.184ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_471.F1 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5763.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S1
    0.313ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_471.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_5762.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_1_0_S0
    0.526ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8507.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_470.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_0_0_RNO
    0.526ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8506.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_471.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO
    0.315ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8505.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_471.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_1_0_RNO_0
    0.376ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8504.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_472.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO
    0.451ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8503.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_472.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_3_0_RNO_0
    0.425ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8502.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_473.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO
    0.319ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8501.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_473.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_5_0_RNO_0
    0.486ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8500.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_474.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO
    0.376ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8499.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_474.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_7_0_RNO_0
    0.521ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8498.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_475.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO
    0.376ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8497.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_475.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_9_0_RNO_0
    0.429ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8496.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_476.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO
    0.451ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8495.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_476.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_11_0_RNO_0
    0.451ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8494.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_477.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO
    0.556ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_8493.OFX0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_477.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_13_0_RNO_0
    0.445ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.C0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    0.445ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10801.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.C1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_8
    0.601ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.A0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.601ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10800.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.A1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_9
    0.303ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.D0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.303ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10799.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.D1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_10
    0.533ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U3_TX/U1_TX_CORE/SLICE_8394.B0 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.533ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_10798.F0 to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/SLICE_9940.B1 U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un5_o_xclk_en_11
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_470.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_471.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_0
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_471.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_472.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_2
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_472.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_473.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_4
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_473.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_474.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_6
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_474.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_475.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_8
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_475.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_476.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_10
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_476.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_477.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_12
    0.000ns U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_477.FCO to U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/SLICE_478.FCI U1_CORE/U4_UART/U1_UART.0.U_16550/U1_UART/U1_CTL/un4_cry_14
    0.015ns UART_RX_4.PADDI to UART_RX_4_MGIOL.DI UART_RX_4_c
    0.015ns UART_RX_3.PADDI to UART_RX_3_MGIOL.DI UART_RX_3_c
    0.015ns UART_RX_2.PADDI to UART_RX_2_MGIOL.DI UART_RX_2_c
    0.015ns UART_RX_1.PADDI to UART_RX_1_MGIOL.DI UART_RX_1_c

--------------------------------------------------------------------------------


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 254404 paths, 8 nets, and 78073 connections (92.50% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

