[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 3368008 heartbeat IPC: 2.969 cumulative IPC: 2.969 (Simulation time: 00 hr 01 min 08 sec)
Tendency balance: 0.049362.
Warmup finished CPU 0 instructions: 20000000 cycles: 6990010 cumulative IPC: 2.861 (Simulation time: 00 hr 02 min 24 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 6990010 cumulative IPC: 2.861 (Simulation time: 00 hr 02 min 24 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 6990011 heartbeat IPC: 2.761 cumulative IPC: 3 (Simulation time: 00 hr 02 min 24 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 9272169 cumulative IPC: 1.078 (Simulation time: 00 hr 04 min 49 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 9272169 cumulative IPC: 1.078 (Simulation time: 00 hr 04 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/hugo/APA/traces/401.bzip2-226B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.078 instructions: 10000002 cycles: 9272169
CPU 0 Branch Prediction Accuracy: 99.99% MPKI: 0.0043 Average ROB Occupancy at Mispredict: 126.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0043
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:     245798 HIT:     244825 MISS:        973 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     245798 HIT:     244825 MISS:        973 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 289.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     166846 HIT:     107391 MISS:      59455 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:      28298 HIT:       9831 MISS:      18467 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      62097 HIT:      21756 MISS:      40341 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      76203 HIT:      75706 MISS:        497 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:        248 HIT:         98 MISS:        150 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 182.7 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1737950 HIT:    1737939 MISS:         11 MSHR_MERGE:          5
cpu0->cpu0_L1I LOAD         ACCESS:    1737950 HIT:    1737939 MISS:         11 MSHR_MERGE:          5
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 239.2 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:    2898201 HIT:    2341139 MISS:     557062 MSHR_MERGE:     466424
cpu0->cpu0_L1D LOAD         ACCESS:    1077456 HIT:     998028 MISS:      79428 MSHR_MERGE:      51135
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    1819759 HIT:    1342379 MISS:     477380 MSHR_MERGE:     415283
cpu0->cpu0_L1D TRANSLATION  ACCESS:        986 HIT:        732 MISS:        254 MSHR_MERGE:          6
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 127.4 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1530008 HIT:    1530008 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1530008 HIT:    1530008 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:    2871827 HIT:    2614606 MISS:     257221 MSHR_MERGE:      11423
cpu0->cpu0_DTLB LOAD         ACCESS:    2871827 HIT:    2614606 MISS:     257221 MSHR_MERGE:      11423
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.15 cycles
cpu0->LLC TOTAL        ACCESS:     103643 HIT:      51648 MISS:      51995 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      18467 HIT:       5908 MISS:      12559 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      40341 HIT:       1393 MISS:      38948 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      44685 HIT:      44342 MISS:        343 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:        150 HIT:          5 MISS:        145 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          1 USELESS:          7
cpu0->LLC AVERAGE MISS LATENCY: 194.3 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1760
  ROW_BUFFER_MISS:      49886
  AVG DBUS CONGESTED CYCLE: 15.04
Channel 0 WQ ROW_BUFFER_HIT:       9518
  ROW_BUFFER_MISS:      17432
  FULL:          0
Channel 0 REFRESHES ISSUED:        773
