{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711061712598 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711061712600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 16:55:12 2024 " "Processing started: Thu Mar 21 16:55:12 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711061712600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061712600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Deliverable_4 -c Deliverable_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Deliverable_4 -c Deliverable_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061712600 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711061713002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711061713002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "upconv.v 1 1 " "Found 1 design units, including 1 entities, in source file upconv.v" { { "Info" "ISGN_ENTITY_NAME" "1 upconv " "Found entity 1: upconv" {  } { { "upconv.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/upconv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717129 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "up_sampler_4.v(21) " "Verilog HDL information at up_sampler_4.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "up_sampler_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_4.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711061717139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_sampler_4.v 1 1 " "Found 1 design units, including 1 entities, in source file up_sampler_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_sampler_4 " "Found entity 1: up_sampler_4" {  } { { "up_sampler_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717140 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "up_sampler_2_2.v(21) " "Verilog HDL information at up_sampler_2_2.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "up_sampler_2_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_2.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711061717150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_sampler_2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file up_sampler_2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_sampler_2_2 " "Found entity 1: up_sampler_2_2" {  } { { "up_sampler_2_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717151 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "up_sampler_2_1.v(21) " "Verilog HDL information at up_sampler_2_1.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "up_sampler_2_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_1.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711061717160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_sampler_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file up_sampler_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 up_sampler_2_1 " "Found entity 1: up_sampler_2_1" {  } { { "up_sampler_2_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tx_practical.v 1 1 " "Found 1 design units, including 1 entities, in source file tx_practical.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_practical " "Found entity 1: tx_practical" {  } { { "tx_practical.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/tx_practical.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "square_error.v 1 1 " "Found 1 design units, including 1 entities, in source file square_error.v" { { "Info" "ISGN_ENTITY_NAME" "1 square_error " "Found entity 1: square_error" {  } { { "square_error.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slicer.v 1 1 " "Found 1 design units, including 1 entities, in source file slicer.v" { { "Info" "ISGN_ENTITY_NAME" "1 slicer " "Found entity 1: slicer" {  } { { "slicer.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_red2.v 1 1 " "Found 1 design units, including 1 entities, in source file rx_red2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_red2 " "Found entity 1: rx_red2" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717202 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "mer_test.v(58) " "Verilog HDL error at mer_test.v(58): constant value overflow" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 58 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1711061717211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mer_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mer_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 mer_test " "Found entity 1: mer_test" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper_power.v 1 1 " "Found 1 design units, including 1 entities, in source file mapper_power.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_power " "Found entity 1: mapper_power" {  } { { "mapper_power.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717222 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lfsr.v(22) " "Verilog HDL information at lfsr.v(22): always construct contains both blocking and non-blocking assignments" {  } { { "lfsr.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711061717231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr " "Found entity 1: lfsr" {  } { { "lfsr.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_band_filter_2.v 1 1 " "Found 1 design units, including 1 entities, in source file half_band_filter_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_band_filter_2 " "Found entity 1: half_band_filter_2" {  } { { "half_band_filter_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_band_filter_1.v 1 1 " "Found 1 design units, including 1 entities, in source file half_band_filter_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_band_filter_1 " "Found entity 1: half_band_filter_1" {  } { { "half_band_filter_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gs_rx_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file gs_rx_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 gs_rx_filter " "Found entity 1: gs_rx_filter" {  } { { "gs_rx_filter.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/gs_rx_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_sampler_4.v 1 1 " "Found 1 design units, including 1 entities, in source file down_sampler_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_sampler_4 " "Found entity 1: down_sampler_4" {  } { { "down_sampler_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_sampler_2_2.v 1 1 " "Found 1 design units, including 1 entities, in source file down_sampler_2_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_sampler_2_2 " "Found entity 1: down_sampler_2_2" {  } { { "down_sampler_2_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_2_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_sampler_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file down_sampler_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_sampler_2_1 " "Found entity 1: down_sampler_2_1" {  } { { "down_sampler_2_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/down_sampler_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Deliverable_4.v 1 1 " "Found 1 design units, including 1 entities, in source file Deliverable_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Deliverable_4 " "Found entity 1: Deliverable_4" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dc_error.v 1 1 " "Found 1 design units, including 1 entities, in source file dc_error.v" { { "Info" "ISGN_ENTITY_NAME" "1 dc_error " "Found entity 1: dc_error" {  } { { "dc_error.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/dc_error.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717308 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "up1 UP1 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"up1\" differs only in case from object \"UP1\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711061717316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half1 HALF1 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"half1\" differs only in case from object \"HALF1\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711061717316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "up2 UP2 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"up2\" differs only in case from object \"UP2\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711061717316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half2 HALF2 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"half2\" differs only in case from object \"HALF2\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711061717316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half3 HALF3 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"half3\" differs only in case from object \"HALF3\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711061717316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "down1 DOWN1 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"down1\" differs only in case from object \"DOWN1\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711061717316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "half4 HALF4 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"half4\" differs only in case from object \"HALF4\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711061717316 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "down2 DOWN2 comm_SUT.v(63) " "Verilog HDL Declaration information at comm_SUT.v(63): object \"down2\" differs only in case from object \"DOWN2\" in the same scope" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1711061717316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comm_SUT.v 1 1 " "Found 1 design units, including 1 entities, in source file comm_SUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 comm_SUT " "Found entity 1: comm_SUT" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061717317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717317 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "mer_test mer_test.v(37) " "Verilog HDL Parameter Declaration warning at mer_test.v(37): Parameter Declaration in module \"mer_test\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 37 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1711061717323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Deliverable_4 " "Elaborating entity \"Deliverable_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711061717626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "square_error square_error:SQERR_I " "Elaborating entity \"square_error\" for hierarchy \"square_error:SQERR_I\"" {  } { { "Deliverable_4.v" "SQERR_I" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061717699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dc_error dc_error:DCERR_I " "Elaborating entity \"dc_error\" for hierarchy \"dc_error:DCERR_I\"" {  } { { "Deliverable_4.v" "DCERR_I" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061717762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_power mapper_power:MAPPOW_I " "Elaborating entity \"mapper_power\" for hierarchy \"mapper_power:MAPPOW_I\"" {  } { { "Deliverable_4.v" "MAPPOW_I" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061717780 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 18 mapper_power.v(34) " "Verilog HDL assignment warning at mapper_power.v(34): truncated value with size 36 to match size of target (18)" {  } { { "mapper_power.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711061717780 "|Deliverable_4|mapper_power:MAPPOW_I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mer_test mer_test:MER_I " "Elaborating entity \"mer_test\" for hierarchy \"mer_test:MER_I\"" {  } { { "Deliverable_4.v" "MER_I" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061717814 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_input mer_test.v(20) " "Verilog HDL or VHDL warning at mer_test.v(20): object \"x_input\" assigned a value but never read" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711061717814 "|Deliverable_4|mer_test:MER_I"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 2 mer_test.v(54) " "Verilog HDL assignment warning at mer_test.v(54): truncated value with size 18 to match size of target (2)" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711061717815 "|Deliverable_4|mer_test:MER_I"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr mer_test:MER_I\|lfsr:SUT " "Elaborating entity \"lfsr\" for hierarchy \"mer_test:MER_I\|lfsr:SUT\"" {  } { { "mer_test.v" "SUT" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061717832 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "clear_accum lfsr.v(29) " "Verilog HDL Always Construct warning at lfsr.v(29): inferring latch(es) for variable \"clear_accum\", which holds its previous value in one or more paths through the always construct" {  } { { "lfsr.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711061717833 "|Deliverable_4|mer_test:MER_I|lfsr:SUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clear_accum lfsr.v(29) " "Inferred latch for \"clear_accum\" at lfsr.v(29)" {  } { { "lfsr.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/lfsr.v" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717833 "|Deliverable_4|mer_test:MER_I|lfsr:SUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comm_SUT mer_test:MER_I\|comm_SUT:SUT_2 " "Elaborating entity \"comm_SUT\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\"" {  } { { "mer_test.v" "SUT_2" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061717847 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "comm_SUT.v(35) " "Verilog HDL Case Statement warning at comm_SUT.v(35): incomplete case statement has no default case item" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1711061717848 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx comm_SUT.v(35) " "Verilog HDL Always Construct warning at comm_SUT.v(35): inferring latch(es) for variable \"rx\", which holds its previous value in one or more paths through the always construct" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711061717848 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[0\] comm_SUT.v(35) " "Inferred latch for \"rx\[0\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717850 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[1\] comm_SUT.v(35) " "Inferred latch for \"rx\[1\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717850 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[2\] comm_SUT.v(35) " "Inferred latch for \"rx\[2\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[3\] comm_SUT.v(35) " "Inferred latch for \"rx\[3\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[4\] comm_SUT.v(35) " "Inferred latch for \"rx\[4\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[5\] comm_SUT.v(35) " "Inferred latch for \"rx\[5\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[6\] comm_SUT.v(35) " "Inferred latch for \"rx\[6\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[7\] comm_SUT.v(35) " "Inferred latch for \"rx\[7\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[8\] comm_SUT.v(35) " "Inferred latch for \"rx\[8\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[9\] comm_SUT.v(35) " "Inferred latch for \"rx\[9\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[10\] comm_SUT.v(35) " "Inferred latch for \"rx\[10\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[11\] comm_SUT.v(35) " "Inferred latch for \"rx\[11\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[12\] comm_SUT.v(35) " "Inferred latch for \"rx\[12\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[13\] comm_SUT.v(35) " "Inferred latch for \"rx\[13\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[14\] comm_SUT.v(35) " "Inferred latch for \"rx\[14\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[15\] comm_SUT.v(35) " "Inferred latch for \"rx\[15\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[16\] comm_SUT.v(35) " "Inferred latch for \"rx\[16\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx\[17\] comm_SUT.v(35) " "Inferred latch for \"rx\[17\]\" at comm_SUT.v(35)" {  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061717851 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_sampler_4 mer_test:MER_I\|comm_SUT:SUT_2\|up_sampler_4:UPPER " "Elaborating entity \"up_sampler_4\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|up_sampler_4:UPPER\"" {  } { { "comm_SUT.v" "UPPER" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061717885 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sampler up_sampler_4.v(10) " "Verilog HDL or VHDL warning at up_sampler_4.v(10): object \"sampler\" assigned a value but never read" {  } { { "up_sampler_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_4.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711061717885 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|up_sampler_4:UPPER"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_practical mer_test:MER_I\|comm_SUT:SUT_2\|tx_practical:TRANSMITTER " "Elaborating entity \"tx_practical\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|tx_practical:TRANSMITTER\"" {  } { { "comm_SUT.v" "TRANSMITTER" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061717901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_sampler_2_1 mer_test:MER_I\|comm_SUT:SUT_2\|up_sampler_2_1:UP1 " "Elaborating entity \"up_sampler_2_1\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|up_sampler_2_1:UP1\"" {  } { { "comm_SUT.v" "UP1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061718244 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sampler up_sampler_2_1.v(11) " "Verilog HDL or VHDL warning at up_sampler_2_1.v(11): object \"sampler\" assigned a value but never read" {  } { { "up_sampler_2_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_1.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711061718244 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_1:UP1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_band_filter_1 mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1 " "Elaborating entity \"half_band_filter_1\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1\"" {  } { { "comm_SUT.v" "HALF1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061718257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_sampler_2_2 mer_test:MER_I\|comm_SUT:SUT_2\|up_sampler_2_2:UP2 " "Elaborating entity \"up_sampler_2_2\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|up_sampler_2_2:UP2\"" {  } { { "comm_SUT.v" "UP2" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061718296 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sampler up_sampler_2_2.v(11) " "Verilog HDL or VHDL warning at up_sampler_2_2.v(11): object \"sampler\" assigned a value but never read" {  } { { "up_sampler_2_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/up_sampler_2_2.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711061718296 "|Deliverable_4|mer_test:MER_I|comm_SUT:SUT_2|up_sampler_2_2:UP2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_band_filter_2 mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2 " "Elaborating entity \"half_band_filter_2\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\"" {  } { { "comm_SUT.v" "HALF2" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061718309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_sampler_2_1 mer_test:MER_I\|comm_SUT:SUT_2\|down_sampler_2_1:DOWN1 " "Elaborating entity \"down_sampler_2_1\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|down_sampler_2_1:DOWN1\"" {  } { { "comm_SUT.v" "DOWN1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061718373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_sampler_2_2 mer_test:MER_I\|comm_SUT:SUT_2\|down_sampler_2_2:DOWN2 " "Elaborating entity \"down_sampler_2_2\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|down_sampler_2_2:DOWN2\"" {  } { { "comm_SUT.v" "DOWN2" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061718386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_red2 mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER " "Elaborating entity \"rx_red2\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\"" {  } { { "comm_SUT.v" "RECEIVER" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061718399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "down_sampler_4 mer_test:MER_I\|comm_SUT:SUT_2\|down_sampler_4:DOWNER " "Elaborating entity \"down_sampler_4\" for hierarchy \"mer_test:MER_I\|comm_SUT:SUT_2\|down_sampler_4:DOWNER\"" {  } { { "comm_SUT.v" "DOWNER" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061718713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slicer mer_test:MER_I\|slicer:SLIC " "Elaborating entity \"slicer\" for hierarchy \"mer_test:MER_I\|slicer:SLIC\"" {  } { { "mer_test.v" "SLIC" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061718727 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "slice_out slicer.v(12) " "Verilog HDL Always Construct warning at slicer.v(12): inferring latch(es) for variable \"slice_out\", which holds its previous value in one or more paths through the always construct" {  } { { "slicer.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1711061718727 "|Deliverable_4|mer_test:MER_I|slicer:SLIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slice_out\[0\] slicer.v(12) " "Inferred latch for \"slice_out\[0\]\" at slicer.v(12)" {  } { { "slicer.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061718728 "|Deliverable_4|mer_test:MER_I|slicer:SLIC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "slice_out\[1\] slicer.v(12) " "Inferred latch for \"slice_out\[1\]\" at slicer.v(12)" {  } { { "slicer.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/slicer.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061718728 "|Deliverable_4|mer_test:MER_I|slicer:SLIC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mer_test mer_test:MER_Q " "Elaborating entity \"mer_test\" for hierarchy \"mer_test:MER_Q\"" {  } { { "Deliverable_4.v" "MER_Q" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061718745 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x_input mer_test.v(20) " "Verilog HDL or VHDL warning at mer_test.v(20): object \"x_input\" assigned a value but never read" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1711061718746 "|Deliverable_4|mer_test:MER_Q"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 2 mer_test.v(54) " "Verilog HDL assignment warning at mer_test.v(54): truncated value with size 18 to match size of target (2)" {  } { { "mer_test.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mer_test.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711061718747 "|Deliverable_4|mer_test:MER_Q"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[17\] " "Net \"MER_val\[17\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[17\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[16\] " "Net \"MER_val\[16\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[16\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[15\] " "Net \"MER_val\[15\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[15\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[14\] " "Net \"MER_val\[14\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[14\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[13\] " "Net \"MER_val\[13\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[13\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[12\] " "Net \"MER_val\[12\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[12\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[11\] " "Net \"MER_val\[11\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[11\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[10\] " "Net \"MER_val\[10\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[10\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[9\] " "Net \"MER_val\[9\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[9\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[8\] " "Net \"MER_val\[8\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[8\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[7\] " "Net \"MER_val\[7\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[7\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[6\] " "Net \"MER_val\[6\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[6\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[5\] " "Net \"MER_val\[5\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[5\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[4\] " "Net \"MER_val\[4\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[4\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[3\] " "Net \"MER_val\[3\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[3\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[2\] " "Net \"MER_val\[2\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[2\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[1\] " "Net \"MER_val\[1\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[1\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[0\] " "Net \"MER_val\[0\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[0\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719380 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711061719380 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[17\] " "Net \"MER_val\[17\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[17\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[16\] " "Net \"MER_val\[16\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[16\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[15\] " "Net \"MER_val\[15\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[15\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[14\] " "Net \"MER_val\[14\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[14\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[13\] " "Net \"MER_val\[13\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[13\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[12\] " "Net \"MER_val\[12\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[12\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[11\] " "Net \"MER_val\[11\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[11\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[10\] " "Net \"MER_val\[10\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[10\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[9\] " "Net \"MER_val\[9\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[9\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[8\] " "Net \"MER_val\[8\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[8\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[7\] " "Net \"MER_val\[7\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[7\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[6\] " "Net \"MER_val\[6\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[6\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[5\] " "Net \"MER_val\[5\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[5\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[4\] " "Net \"MER_val\[4\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[4\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[3\] " "Net \"MER_val\[3\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[3\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[2\] " "Net \"MER_val\[2\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[2\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[1\] " "Net \"MER_val\[1\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[1\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[0\] " "Net \"MER_val\[0\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[0\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719381 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711061719381 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[17\] " "Net \"MER_val\[17\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[17\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[16\] " "Net \"MER_val\[16\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[16\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[15\] " "Net \"MER_val\[15\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[15\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[14\] " "Net \"MER_val\[14\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[14\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[13\] " "Net \"MER_val\[13\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[13\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[12\] " "Net \"MER_val\[12\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[12\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[11\] " "Net \"MER_val\[11\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[11\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[10\] " "Net \"MER_val\[10\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[10\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[9\] " "Net \"MER_val\[9\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[9\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[8\] " "Net \"MER_val\[8\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[8\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[7\] " "Net \"MER_val\[7\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[7\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[6\] " "Net \"MER_val\[6\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[6\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[5\] " "Net \"MER_val\[5\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[5\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[4\] " "Net \"MER_val\[4\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[4\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[3\] " "Net \"MER_val\[3\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[3\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[2\] " "Net \"MER_val\[2\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[2\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[1\] " "Net \"MER_val\[1\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[1\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[0\] " "Net \"MER_val\[0\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[0\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719383 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711061719383 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[17\] " "Net \"MER_val\[17\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[17\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[16\] " "Net \"MER_val\[16\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[16\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[15\] " "Net \"MER_val\[15\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[15\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[14\] " "Net \"MER_val\[14\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[14\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[13\] " "Net \"MER_val\[13\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[13\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[12\] " "Net \"MER_val\[12\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[12\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[11\] " "Net \"MER_val\[11\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[11\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[10\] " "Net \"MER_val\[10\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[10\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[9\] " "Net \"MER_val\[9\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[9\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[8\] " "Net \"MER_val\[8\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[8\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[7\] " "Net \"MER_val\[7\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[7\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[6\] " "Net \"MER_val\[6\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[6\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[5\] " "Net \"MER_val\[5\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[5\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[4\] " "Net \"MER_val\[4\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[4\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[3\] " "Net \"MER_val\[3\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[3\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[2\] " "Net \"MER_val\[2\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[2\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[1\] " "Net \"MER_val\[1\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[1\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "MER_val\[0\] " "Net \"MER_val\[0\]\" is missing source, defaulting to GND" {  } { { "Deliverable_4.v" "MER_val\[0\]" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 69 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1711061719385 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1711061719385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fd24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fd24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fd24 " "Found entity 1: altsyncram_fd24" {  } { { "db/altsyncram_fd24.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/altsyncram_fd24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061722359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061722359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061722701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061722701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061722780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061722780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6ii " "Found entity 1: cntr_6ii" {  } { { "db/cntr_6ii.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_6ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061722946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061722946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061723000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061723000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061723071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061723071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061723240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061723240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061723293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061723293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061723360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061723360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061723409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061723409 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061724018 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711061724137 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.03.21.16:55:25 Progress: Loading sld4f823103/alt_sld_fab_wrapper_hw.tcl " "2024.03.21.16:55:25 Progress: Loading sld4f823103/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061725617 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061726421 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061726540 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061726962 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061727026 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061727094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061727175 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061727181 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061727184 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1711061727820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4f823103/alt_sld_fab.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061727968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061727968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061728021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061728021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061728027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061728027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061728074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061728074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061728130 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061728130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061728130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/ip/sld4f823103/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061728181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061728181 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "25 " "Inferred 25 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mapper_power:MAPPOW_I\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mapper_power:MAPPOW_I\|Mult0\"" {  } { { "mapper_power.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v" 26 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|Mult0\"" {  } { { "half_band_filter_2.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|Mult1\"" {  } { { "half_band_filter_2.v" "Mult1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF3\|Mult0\"" {  } { { "half_band_filter_2.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 31 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF3\|Mult1\"" {  } { { "half_band_filter_2.v" "Mult1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "square_error:SQERR_I\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"square_error:SQERR_I\|Mult0\"" {  } { { "square_error.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1\|Mult0\"" {  } { { "half_band_filter_1.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF4\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF4\|Mult0\"" {  } { { "half_band_filter_1.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult15\"" {  } { { "rx_red2.v" "Mult15" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 547 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult14\"" {  } { { "rx_red2.v" "Mult14" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 543 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult13\"" {  } { { "rx_red2.v" "Mult13" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 539 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult12\"" {  } { { "rx_red2.v" "Mult12" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 535 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult11\"" {  } { { "rx_red2.v" "Mult11" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 531 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult10\"" {  } { { "rx_red2.v" "Mult10" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 527 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult9\"" {  } { { "rx_red2.v" "Mult9" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 523 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult7\"" {  } { { "rx_red2.v" "Mult7" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 515 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult8\"" {  } { { "rx_red2.v" "Mult8" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 519 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult5\"" {  } { { "rx_red2.v" "Mult5" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 507 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult6\"" {  } { { "rx_red2.v" "Mult6" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 511 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult16 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult16\"" {  } { { "rx_red2.v" "Mult16" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 661 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult2\"" {  } { { "rx_red2.v" "Mult2" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 495 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult3\"" {  } { { "rx_red2.v" "Mult3" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 499 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult4\"" {  } { { "rx_red2.v" "Mult4" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 503 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult0\"" {  } { { "rx_red2.v" "Mult0" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 487 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|Mult1\"" {  } { { "rx_red2.v" "Mult1" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 491 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061732192 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1711061732192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mapper_power:MAPPOW_I\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mapper_power:MAPPOW_I\|lpm_mult:Mult0\"" {  } { { "mapper_power.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v" 26 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061732436 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mapper_power:MAPPOW_I\|lpm_mult:Mult0 " "Instantiated megafunction \"mapper_power:MAPPOW_I\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732436 ""}  } { { "mapper_power.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/mapper_power.v" 26 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061732436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_c6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061732475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061732475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult0\"" {  } { { "half_band_filter_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 31 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061732506 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult0 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732506 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732506 ""}  } { { "half_band_filter_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 31 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061732506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0at.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0at.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0at " "Found entity 1: mult_0at" {  } { { "db/mult_0at.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_0at.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061732545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061732545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult1\"" {  } { { "half_band_filter_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 34 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061732580 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult1 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_2:HALF2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732580 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732580 ""}  } { { "half_band_filter_2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_2.v" 34 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061732580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s9t " "Found entity 1: mult_s9t" {  } { { "db/mult_s9t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_s9t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061732616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061732616 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "square_error:SQERR_I\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"square_error:SQERR_I\|lpm_mult:Mult0\"" {  } { { "square_error.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061732655 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "square_error:SQERR_I\|lpm_mult:Mult0 " "Instantiated megafunction \"square_error:SQERR_I\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732655 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732655 ""}  } { { "square_error.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/square_error.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061732655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1\|lpm_mult:Mult0\"" {  } { { "half_band_filter_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061732673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1\|lpm_mult:Mult0 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|half_band_filter_1:HALF1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732673 ""}  } { { "half_band_filter_1.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/half_band_filter_1.v" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061732673 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult15 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult15\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 547 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061732693 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult15 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult15\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732693 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732693 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 547 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061732693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_86t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_86t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_86t " "Found entity 1: mult_86t" {  } { { "db/mult_86t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_86t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061732731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061732731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult14\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 543 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061732762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult14 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732762 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 543 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061732762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_46t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061732798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061732798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult13\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 539 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061732830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult13 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732830 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 539 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061732830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_26t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_26t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_26t " "Found entity 1: mult_26t" {  } { { "db/mult_26t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_26t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061732866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061732866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult12\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 535 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061732905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult12 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732905 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 535 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061732905 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult11\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 531 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061732922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult11 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732922 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732922 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 531 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061732922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_06t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_06t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_06t " "Found entity 1: mult_06t" {  } { { "db/mult_06t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_06t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061732959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061732959 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult10\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 527 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061732989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult10 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 30 " "Parameter \"LPM_WIDTHP\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 30 " "Parameter \"LPM_WIDTHR\" = \"30\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061732989 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 527 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061732989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult9\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 523 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061733005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult9 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733005 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 523 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061733005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_76t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_76t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_76t " "Found entity 1: mult_76t" {  } { { "db/mult_76t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_76t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061733044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061733044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult7\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 515 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061733074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult7 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 28 " "Parameter \"LPM_WIDTHP\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 28 " "Parameter \"LPM_WIDTHR\" = \"28\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733074 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 515 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061733074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_56t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_56t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_56t " "Found entity 1: mult_56t" {  } { { "db/mult_56t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_56t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061733112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061733112 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult8\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 519 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061733163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult8 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 29 " "Parameter \"LPM_WIDTHP\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 29 " "Parameter \"LPM_WIDTHR\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733163 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 519 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061733163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult5\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 507 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061733182 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult5 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733182 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733182 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 507 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061733182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_s4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_s4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_s4t " "Found entity 1: mult_s4t" {  } { { "db/mult_s4t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_s4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061733220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061733220 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult6\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 511 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061733253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult6 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733253 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 511 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061733253 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult16 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult16\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 661 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061733271 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult16 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733271 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733271 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 661 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061733271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_r9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_r9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_r9t " "Found entity 1: mult_r9t" {  } { { "db/mult_r9t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_r9t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061733309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061733309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult3\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 499 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061733344 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult3 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733344 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733344 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 499 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061733344 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult4\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 503 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061733362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult4 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733362 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 503 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061733362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult0\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 487 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061733379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult0 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 26 " "Parameter \"LPM_WIDTHP\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 26 " "Parameter \"LPM_WIDTHR\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733379 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 487 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061733379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q4t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q4t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q4t " "Found entity 1: mult_q4t" {  } { { "db/mult_q4t.tdf" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/db/mult_q4t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711061733415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061733415 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult1\"" {  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 491 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061733450 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult1 " "Instantiated megafunction \"mer_test:MER_I\|comm_SUT:SUT_2\|rx_red2:RECEIVER\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 27 " "Parameter \"LPM_WIDTHP\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 27 " "Parameter \"LPM_WIDTHR\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1711061733450 ""}  } { { "rx_red2.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/rx_red2.v" 491 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1711061733450 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1711061733960 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[0\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[10\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[11\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[12\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[13\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[14\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[15\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[16\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[17\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[1\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[2\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[3\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[4\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[5\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[6\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[7\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[8\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mer_test:MER_I\|comm_SUT:SUT_2\|rx\[9\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA PHYS_SW\[2\] " "Ports D and ENA on the latch are fed by the same signal PHYS_SW\[2\]" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1711061734155 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1711061734155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061734956 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1711061736247 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/output_files/Deliverable_4.map.smsg " "Generated suppressed messages file /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/output_files/Deliverable_4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061736711 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 981 1053 0 0 72 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 981 of its 1053 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 72 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1711061738184 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711061738478 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711061738478 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_KEY\[1\] " "No output dependent on input pin \"PHYS_KEY\[1\]\"" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061739590 "|Deliverable_4|PHYS_KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_KEY\[2\] " "No output dependent on input pin \"PHYS_KEY\[2\]\"" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061739590 "|Deliverable_4|PHYS_KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_KEY\[3\] " "No output dependent on input pin \"PHYS_KEY\[3\]\"" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061739590 "|Deliverable_4|PHYS_KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_SW\[3\] " "No output dependent on input pin \"PHYS_SW\[3\]\"" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1711061739590 "|Deliverable_4|PHYS_SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1711061739590 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17100 " "Implemented 17100 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711061739591 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711061739591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16503 " "Implemented 16503 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711061739591 ""} { "Info" "ICUT_CUT_TM_RAMS" "510 " "Implemented 510 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1711061739591 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "50 " "Implemented 50 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1711061739591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711061739591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 134 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 134 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "959 " "Peak virtual memory: 959 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711061739926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 16:55:39 2024 " "Processing ended: Thu Mar 21 16:55:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711061739926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711061739926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711061739926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711061739926 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1711061740945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711061740946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 16:55:40 2024 " "Processing started: Thu Mar 21 16:55:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711061740946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1711061740946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Deliverable_4 -c Deliverable_4 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Deliverable_4 -c Deliverable_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1711061740946 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1711061740966 ""}
{ "Info" "0" "" "Project  = Deliverable_4" {  } {  } 0 0 "Project  = Deliverable_4" 0 0 "Fitter" 0 0 1711061740967 ""}
{ "Info" "0" "" "Revision = Deliverable_4" {  } {  } 0 0 "Revision = Deliverable_4" 0 0 "Fitter" 0 0 1711061740967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1711061741202 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1711061741204 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Deliverable_4 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Deliverable_4\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1711061741278 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711061741300 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1711061741300 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1711061741711 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711061741974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711061741974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711061741974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711061741974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711061741974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711061741974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711061741974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711061741974 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1711061741974 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1711061741974 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/" { { 0 { 0 ""} 0 44721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711061741997 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/" { { 0 { 0 ""} 0 44723 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711061741997 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/" { { 0 { 0 ""} 0 44725 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711061741997 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/" { { 0 { 0 ""} 0 44727 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711061741997 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/" { { 0 { 0 ""} 0 44729 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1711061741997 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1711061741997 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1711061742000 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1711061744100 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 32 " "No exact pin location assignment(s) for 23 pins of 32 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1711061744744 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1711061745574 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711061745585 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711061745585 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1711061745585 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1711061745585 ""}
{ "Info" "ISTA_SDC_FOUND" "Deliverable_4.out.sdc " "Reading SDC File: 'Deliverable_4.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1711061745663 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Deliverable_4.out.sdc 50 clk_smp register " "Ignored filter at Deliverable_4.out.sdc(50): clk_smp could not be matched with a register" {  } { { "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1711061745665 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Deliverable_4.out.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at Deliverable_4.out.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{clk_spm\} -source \[get_ports \{CLOCK_50\}\] -divide_by 8 -master_clock \{CLOCK_50\} \[get_registers \{clk_smp\}\]  " "create_generated_clock -name \{clk_spm\} -source \[get_ports \{CLOCK_50\}\] -divide_by 8 -master_clock \{CLOCK_50\} \[get_registers \{clk_smp\}\] " {  } { { "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1711061745665 ""}  } { { "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1711061745665 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Deliverable_4.out.sdc 51 clk_sym register " "Ignored filter at Deliverable_4.out.sdc(51): clk_sym could not be matched with a register" {  } { { "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1711061745666 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Deliverable_4.out.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at Deliverable_4.out.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{clk_sym\} -source \[get_ports \{CLOCK_50\}\] -divide_by 32 -master_clock \{CLOCK_50\} \[get_registers \{clk_sym\}\]  " "create_generated_clock -name \{clk_sym\} -source \[get_ports \{CLOCK_50\}\] -divide_by 32 -master_clock \{CLOCK_50\} \[get_registers \{clk_sym\}\] " {  } { { "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1711061745666 ""}  } { { "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1711061745666 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PHYS_SW\[0\] " "Node: PHYS_SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[0\] PHYS_SW\[0\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[0\] is being clocked by PHYS_SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1711061745698 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1711061745698 "|Deliverable_4|PHYS_SW[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061745785 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061745785 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk_50 (Rise) setup and hold " "From clk (Rise) to clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061745785 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk_50 (Rise) setup and hold " "From clk (Fall) to clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061745785 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061745785 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061745785 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Fall) setup and hold " "From clk (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061745785 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Fall) setup and hold " "From clk (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061745785 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1711061745785 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1711061745786 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711061745786 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711061745786 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711061745786 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000          clk " "  40.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711061745786 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000       clk_50 " "  20.000       clk_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1711061745786 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1711061745786 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711061746765 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~0 " "Destination node clk~0" {  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 8 -1 0 } } { "temporary_test_loc" "" { Generic "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/" { { 0 { 0 ""} 0 19194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711061746765 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711061746765 ""}  } { { "Deliverable_4.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.v" 8 0 0 } } { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "temporary_test_loc" "" { Generic "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/" { { 0 { 0 ""} 0 559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711061746765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711061746765 ""}  } { { "temporary_test_loc" "" { Generic "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/" { { 0 { 0 ""} 0 19202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711061746765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "mer_test:MER_I\|comm_SUT:SUT_2\|Mux2~0  " "Automatically promoted node mer_test:MER_I\|comm_SUT:SUT_2\|Mux2~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711061746765 ""}  } { { "comm_SUT.v" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/comm_SUT.v" 35 -1 0 } } { "temporary_test_loc" "" { Generic "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/" { { 0 { 0 ""} 0 14241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711061746765 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1711061746765 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/" { { 0 { 0 ""} 0 30772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711061746765 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/" { { 0 { 0 ""} 0 30796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711061746765 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/" { { 0 { 0 ""} 0 20266 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1711061746765 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1711061746765 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/22.1.2/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/" { { 0 { 0 ""} 0 25153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1711061746765 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1711061748045 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711061748069 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1711061748070 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711061748099 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1711061748155 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1711061748202 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1711061748795 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "350 Embedded multiplier block " "Packed 350 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1711061748818 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "579 Embedded multiplier output " "Packed 579 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1711061748818 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "32 " "Created 32 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1711061748818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1711061748818 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 2.5V 0 23 0 " "Number of I/O pins in group: 23 (unused VREF, 2.5V VCCIO, 0 input, 23 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1711061748920 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1711061748920 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1711061748920 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711061748921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711061748921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711061748921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711061748921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 5 60 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711061748921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 4 54 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  54 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711061748921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711061748921 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1711061748921 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1711061748921 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1711061748921 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_A " "Node \"ADC_CLK_A\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CLK_B " "Node \"ADC_CLK_B\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[0\] " "Node \"ADC_DA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[10\] " "Node \"ADC_DA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[11\] " "Node \"ADC_DA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[12\] " "Node \"ADC_DA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[13\] " "Node \"ADC_DA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[1\] " "Node \"ADC_DA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[2\] " "Node \"ADC_DA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[3\] " "Node \"ADC_DA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[4\] " "Node \"ADC_DA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[5\] " "Node \"ADC_DA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[6\] " "Node \"ADC_DA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[7\] " "Node \"ADC_DA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[8\] " "Node \"ADC_DA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DA\[9\] " "Node \"ADC_DA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[0\] " "Node \"ADC_DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[10\] " "Node \"ADC_DB\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[11\] " "Node \"ADC_DB\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[12\] " "Node \"ADC_DB\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[13\] " "Node \"ADC_DB\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[1\] " "Node \"ADC_DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[2\] " "Node \"ADC_DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[3\] " "Node \"ADC_DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[4\] " "Node \"ADC_DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[5\] " "Node \"ADC_DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[6\] " "Node \"ADC_DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[7\] " "Node \"ADC_DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[8\] " "Node \"ADC_DB\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DB\[9\] " "Node \"ADC_DB\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_DB\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OEB_A " "Node \"ADC_OEB_A\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_OEB_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OEB_B " "Node \"ADC_OEB_B\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_OEB_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_A " "Node \"ADC_OTR_A\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_B " "Node \"ADC_OTR_B\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_CLK_A " "Node \"DAC_CLK_A\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_CLK_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_CLK_B " "Node \"DAC_CLK_B\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_CLK_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[0\] " "Node \"DAC_DA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[10\] " "Node \"DAC_DA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[11\] " "Node \"DAC_DA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[12\] " "Node \"DAC_DA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[13\] " "Node \"DAC_DA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[1\] " "Node \"DAC_DA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[2\] " "Node \"DAC_DA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[3\] " "Node \"DAC_DA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[4\] " "Node \"DAC_DA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[5\] " "Node \"DAC_DA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[6\] " "Node \"DAC_DA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[7\] " "Node \"DAC_DA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[8\] " "Node \"DAC_DA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DA\[9\] " "Node \"DAC_DA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[0\] " "Node \"DAC_DB\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[10\] " "Node \"DAC_DB\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[11\] " "Node \"DAC_DB\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[12\] " "Node \"DAC_DB\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[13\] " "Node \"DAC_DB\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[1\] " "Node \"DAC_DB\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[2\] " "Node \"DAC_DB\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[3\] " "Node \"DAC_DB\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[4\] " "Node \"DAC_DB\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[5\] " "Node \"DAC_DB\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[6\] " "Node \"DAC_DB\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[7\] " "Node \"DAC_DB\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[8\] " "Node \"DAC_DB\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_DB\[9\] " "Node \"DAC_DB\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_DB\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_MODE " "Node \"DAC_MODE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_MODE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_WRT_A " "Node \"DAC_WRT_A\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_WRT_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DAC_WRT_B " "Node \"DAC_WRT_B\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DAC_WRT_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[0\] " "Node \"KEY\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_SMA_ADC4 " "Node \"OSC_SMA_ADC4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_SMA_ADC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PHYS_SW\[10\] " "Node \"PHYS_SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PHYS_SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PHYS_SW\[11\] " "Node \"PHYS_SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PHYS_SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PHYS_SW\[12\] " "Node \"PHYS_SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PHYS_SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PHYS_SW\[13\] " "Node \"PHYS_SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PHYS_SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PHYS_SW\[14\] " "Node \"PHYS_SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PHYS_SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PHYS_SW\[15\] " "Node \"PHYS_SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PHYS_SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PHYS_SW\[16\] " "Node \"PHYS_SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PHYS_SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PHYS_SW\[17\] " "Node \"PHYS_SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PHYS_SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PHYS_SW\[4\] " "Node \"PHYS_SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PHYS_SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PHYS_SW\[5\] " "Node \"PHYS_SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PHYS_SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PHYS_SW\[6\] " "Node \"PHYS_SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PHYS_SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PHYS_SW\[7\] " "Node \"PHYS_SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PHYS_SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PHYS_SW\[8\] " "Node \"PHYS_SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PHYS_SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PHYS_SW\[9\] " "Node \"PHYS_SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PHYS_SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_DAC4 " "Node \"SMA_DAC4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_DAC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock_27 " "Node \"clock_27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "clock_50 " "Node \"clock_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clock_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1711061751083 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1711061751083 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:10 " "Fitter preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711061751085 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1711061751158 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1711061753205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711061754968 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1711061755084 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1711061758780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711061758780 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1711061760277 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "37 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/" { { 1 { 0 "Router estimated peak interconnect usage is 37% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1711061766815 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1711061766815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1711061768019 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1711061768019 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1711061768019 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711061768021 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.35 " "Total time spent on timing analysis during the Fitter is 4.35 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1711061768585 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711061768707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711061769487 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1711061769493 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1711061770238 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1711061772406 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1711061775192 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/output_files/Deliverable_4.fit.smsg " "Generated suppressed messages file /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/output_files/Deliverable_4.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1711061776068 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 152 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 152 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2037 " "Peak virtual memory: 2037 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711061779624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 16:56:19 2024 " "Processing ended: Thu Mar 21 16:56:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711061779624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711061779624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711061779624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1711061779624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1711061780417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711061780418 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 16:56:20 2024 " "Processing started: Thu Mar 21 16:56:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711061780418 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1711061780418 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Deliverable_4 -c Deliverable_4 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Deliverable_4 -c Deliverable_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1711061780418 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1711061780798 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1711061783339 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1711061783428 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711061783900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 16:56:23 2024 " "Processing ended: Thu Mar 21 16:56:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711061783900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711061783900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711061783900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1711061783900 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1711061784201 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1711061784665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711061784666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 16:56:24 2024 " "Processing started: Thu Mar 21 16:56:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711061784666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711061784666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Deliverable_4 -c Deliverable_4 " "Command: quartus_sta Deliverable_4 -c Deliverable_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711061784667 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711061784688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711061785054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711061785054 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061785075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061785075 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "19 " "The Timing Analyzer is analyzing 19 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1711061785648 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711061786034 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1711061786034 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1711061786034 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1711061786034 ""}
{ "Info" "ISTA_SDC_FOUND" "Deliverable_4.out.sdc " "Reading SDC File: 'Deliverable_4.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1711061786114 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Deliverable_4.out.sdc 50 clk_smp register " "Ignored filter at Deliverable_4.out.sdc(50): clk_smp could not be matched with a register" {  } { { "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1711061786116 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Deliverable_4.out.sdc 50 Argument <targets> is an empty collection " "Ignored create_generated_clock at Deliverable_4.out.sdc(50): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{clk_spm\} -source \[get_ports \{CLOCK_50\}\] -divide_by 8 -master_clock \{CLOCK_50\} \[get_registers \{clk_smp\}\]  " "create_generated_clock -name \{clk_spm\} -source \[get_ports \{CLOCK_50\}\] -divide_by 8 -master_clock \{CLOCK_50\} \[get_registers \{clk_smp\}\] " {  } { { "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1711061786116 ""}  } { { "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" 50 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1711061786116 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Deliverable_4.out.sdc 51 clk_sym register " "Ignored filter at Deliverable_4.out.sdc(51): clk_sym could not be matched with a register" {  } { { "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1711061786117 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Deliverable_4.out.sdc 51 Argument <targets> is an empty collection " "Ignored create_generated_clock at Deliverable_4.out.sdc(51): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -name \{clk_sym\} -source \[get_ports \{CLOCK_50\}\] -divide_by 32 -master_clock \{CLOCK_50\} \[get_registers \{clk_sym\}\]  " "create_generated_clock -name \{clk_sym\} -source \[get_ports \{CLOCK_50\}\] -divide_by 32 -master_clock \{CLOCK_50\} \[get_registers \{clk_sym\}\] " {  } { { "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1711061786117 ""}  } { { "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" "" { Text "/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/Deliverable_4.out.sdc" 51 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1711061786117 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PHYS_SW\[0\] " "Node: PHYS_SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[0\] PHYS_SW\[0\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[0\] is being clocked by PHYS_SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1711061786153 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1711061786153 "|Deliverable_4|PHYS_SW[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061786191 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061786191 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk_50 (Rise) setup and hold " "From clk (Rise) to clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061786191 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk_50 (Rise) setup and hold " "From clk (Fall) to clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061786191 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061786191 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061786191 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Fall) setup and hold " "From clk (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061786191 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Fall) setup and hold " "From clk (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061786191 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1711061786191 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711061786191 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711061786215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 18.186 " "Worst-case setup slack is 18.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.186               0.000 clk  " "   18.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.210               0.000 clk_50  " "   19.210               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786369 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.432               0.000 altera_reserved_tck  " "   43.432               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786369 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061786369 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.310 " "Worst-case hold slack is 0.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 clk  " "    0.310               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 altera_reserved_tck  " "    0.402               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 clk_50  " "    0.445               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061786401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.152 " "Worst-case recovery slack is 95.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.152               0.000 altera_reserved_tck  " "   95.152               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061786411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.001 " "Worst-case removal slack is 1.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.001               0.000 altera_reserved_tck  " "    1.001               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061786419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.720 " "Worst-case minimum pulse width slack is 9.720" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.720               0.000 clk_50  " "    9.720               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.532               0.000 clk  " "   19.532               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.561               0.000 altera_reserved_tck  " "   49.561               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061786435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061786435 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061786890 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061786890 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061786890 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061786890 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 195.332 ns " "Worst Case Available Settling Time: 195.332 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061786890 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061786890 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711061786890 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711061786966 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711061786989 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711061787763 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PHYS_SW\[0\] " "Node: PHYS_SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[0\] PHYS_SW\[0\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[0\] is being clocked by PHYS_SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1711061788205 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1711061788205 "|Deliverable_4|PHYS_SW[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061788225 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061788225 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk_50 (Rise) setup and hold " "From clk (Rise) to clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061788225 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk_50 (Rise) setup and hold " "From clk (Fall) to clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061788225 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061788225 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061788225 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Fall) setup and hold " "From clk (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061788225 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Fall) setup and hold " "From clk (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061788225 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1711061788225 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.297 " "Worst-case setup slack is 19.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.297               0.000 clk_50  " "   19.297               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   20.210               0.000 clk  " "   20.210               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.896               0.000 altera_reserved_tck  " "   43.896               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061788421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.312 " "Worst-case hold slack is 0.312" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk  " "    0.312               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 clk_50  " "    0.398               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061788516 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.643 " "Worst-case recovery slack is 95.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.643               0.000 altera_reserved_tck  " "   95.643               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061788574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.905 " "Worst-case removal slack is 0.905" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788635 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.905               0.000 altera_reserved_tck  " "    0.905               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788635 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061788635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.724 " "Worst-case minimum pulse width slack is 9.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.724               0.000 clk_50  " "    9.724               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.569               0.000 clk  " "   19.569               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788652 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.489               0.000 altera_reserved_tck  " "   49.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061788652 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061788652 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061789276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061789276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061789276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061789276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 195.762 ns " "Worst Case Available Settling Time: 195.762 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061789276 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061789276 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711061789276 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711061789355 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "PHYS_SW\[0\] " "Node: PHYS_SW\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[0\] PHYS_SW\[0\] " "Latch mer_test:MER_I\|comm_SUT:SUT_2\|rx\[0\] is being clocked by PHYS_SW\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1711061789664 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1711061789664 "|Deliverable_4|PHYS_SW[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061789682 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061789682 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk_50 (Rise) setup and hold " "From clk (Rise) to clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061789682 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk_50 (Rise) setup and hold " "From clk (Fall) to clk_50 (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061789682 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Rise) setup and hold " "From clk (Rise) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061789682 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Rise) setup and hold " "From clk (Fall) to clk (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061789682 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Rise) clk (Fall) setup and hold " "From clk (Rise) to clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061789682 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "clk (Fall) clk (Fall) setup and hold " "From clk (Fall) to clk (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1711061789682 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1711061789682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 19.626 " "Worst-case setup slack is 19.626" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.626               0.000 clk_50  " "   19.626               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   29.127               0.000 clk  " "   29.127               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.754               0.000 altera_reserved_tck  " "   46.754               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061789728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.113 " "Worst-case hold slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 clk  " "    0.113               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 altera_reserved_tck  " "    0.181               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789813 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 clk_50  " "    0.208               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789813 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061789813 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.387 " "Worst-case recovery slack is 97.387" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.387               0.000 altera_reserved_tck  " "   97.387               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061789839 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.489 " "Worst-case removal slack is 0.489" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789900 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.489               0.000 altera_reserved_tck  " "    0.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789900 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061789900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.457 " "Worst-case minimum pulse width slack is 9.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.457               0.000 clk_50  " "    9.457               0.000 clk_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.707               0.000 clk  " "   19.707               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789929 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.456               0.000 altera_reserved_tck  " "   49.456               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711061789929 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711061789929 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061790418 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061790418 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061790418 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061790418 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 197.715 ns " "Worst Case Available Settling Time: 197.715 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061790418 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1711061790418 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711061790418 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711061791110 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711061791110 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 36 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1015 " "Peak virtual memory: 1015 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711061791646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 16:56:31 2024 " "Processing ended: Thu Mar 21 16:56:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711061791646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711061791646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711061791646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711061791646 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1711061792588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711061792589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 16:56:32 2024 " "Processing started: Thu Mar 21 16:56:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711061792589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711061792589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Deliverable_4 -c Deliverable_4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Deliverable_4 -c Deliverable_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1711061792589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1711061793012 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Deliverable_4.vo /home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/simulation/questa/ simulation " "Generated file Deliverable_4.vo in folder \"/home/.engr-ece/nrp211/Documents/Deliverable_4/Deliverable_4/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1711061795082 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "976 " "Peak virtual memory: 976 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711061795945 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 21 16:56:35 2024 " "Processing ended: Thu Mar 21 16:56:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711061795945 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711061795945 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711061795945 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711061795945 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 324 s " "Quartus Prime Full Compilation was successful. 0 errors, 324 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1711061796118 ""}
