<?xml version="1.0" encoding="utf-8"?>
<CyXmlSerializer>
<!--This file is machine generated and read. It is not intended to be edited by hand.-->
<!--Due to this, there is no schema for this file.-->
<CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21 type_name="CyDesigner.Common.ProjMgmt.Model.CyPrjMgmtWrkspcCustomData" version="4">
<CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997 type_name="CyDesigner.Common.Base.CyCustomData" version="2">
<userData>
<dataGuid v="1b906a0f-a7b6-4e4d-a428-82f98b53cb35">
<CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35 type_name="CyDesigner.Common.ProjMgmt.GUI.CyExplorerWindow+CyExplorerWindowState" version="3" SelectedTab="Source">
<TreeKeys>
<v>Source</v>
<v>Components</v>
<v>Output</v>
</TreeKeys>
<TreeStates>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="">
<ExpandedNodeIds>
<v>Workspace03</v>
<v>Workspace03\Design01</v>
<v>Workspace03\Design01\TopDesign</v>
<v>Workspace03\Design01\Design01.cydwr</v>
<v>Workspace03\Design01\Design01.cydwr\Pins</v>
<v>Workspace03\Design01\Design01.cydwr\Analog</v>
<v>Workspace03\Design01\Design01.cydwr\Clocks</v>
<v>Workspace03\Design01\Design01.cydwr\Interrupts</v>
<v>Workspace03\Design01\Design01.cydwr\DMA</v>
<v>Workspace03\Design01\Design01.cydwr\System</v>
<v>Workspace03\Design01\Design01.cydwr\Directives</v>
<v>Workspace03\Design01\Design01.cydwr\Flash Security</v>
<v>Workspace03\Design01\Design01.cydwr\EEPROM</v>
<v>Workspace03\Design01\Header Files</v>
<v>Workspace03\Design01\Header Files\cyapicallbacks.h</v>
<v>Workspace03\Design01\Header Files\DSP.h</v>
<v>Workspace03\Design01\Header Files\res.h</v>
<v>Workspace03\Design01\Source Files</v>
<v>Workspace03\Design01\Source Files\DSP.c</v>
<v>Workspace03\Design01\Source Files\main.c</v>
<v>Workspace03\Design01\Generated_Source</v>
<v>Workspace03\Design01\Generated_Source\PSoC5</v>
<v>Workspace03\Design01\Generated_Source\PSoC5\PGA_Channel1</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Workspace03</v>
<v>Workspace03\Design01</v>
<v>Workspace03\Design01\TopDesign</v>
<v>Workspace03\Design01\Design01.cydwr</v>
<v>Workspace03\Design01\Design01.cydwr\Pins</v>
<v>Workspace03\Design01\Design01.cydwr\Analog</v>
<v>Workspace03\Design01\Design01.cydwr\Clocks</v>
<v>Workspace03\Design01\Design01.cydwr\Interrupts</v>
<v>Workspace03\Design01\Design01.cydwr\DMA</v>
<v>Workspace03\Design01\Design01.cydwr\System</v>
<v>Workspace03\Design01\Design01.cydwr\Directives</v>
<v>Workspace03\Design01\Design01.cydwr\Flash Security</v>
<v>Workspace03\Design01\Design01.cydwr\EEPROM</v>
<v>Workspace03\Design01\Header Files</v>
<v>Workspace03\Design01\Header Files\cyapicallbacks.h</v>
<v>Workspace03\Design01\Header Files\DSP.h</v>
<v>Workspace03\Design01\Header Files\res.h</v>
<v>Workspace03\Design01\Source Files</v>
<v>Workspace03\Design01\Source Files\DSP.c</v>
<v>Workspace03\Design01\Source Files\main.c</v>
<v>Workspace03\Design01\Generated_Source</v>
<v>Workspace03\Design01\Generated_Source\PSoC5</v>
<v>Workspace03\Design01\Generated_Source\PSoC5\ADC_Channel1</v>
<v>Workspace03\Design01\Generated_Source\PSoC5\ADC_Channel1_IRQ</v>
<v>Workspace03\Design01\Generated_Source\PSoC5\ADC_Channel1_theACLK</v>
<v>Workspace03\Design01\Generated_Source\PSoC5\Cap1_1</v>
<v>Workspace03\Design01\Generated_Source\PSoC5\Cap1_2</v>
<v>Workspace03\Design01\Generated_Source\PSoC5\Cap1_3</v>
<v>Workspace03\Design01\Generated_Source\PSoC5\Cap1_4</v>
<v>Workspace03\Design01\Generated_Source\PSoC5\Channel_1</v>
<v>Workspace03\Design01\Generated_Source\PSoC5\Channel1_R</v>
<v>Workspace03\Design01\Generated_Source\PSoC5\Clock_1</v>
<v>Workspace03\Design01\Generated_Source\PSoC5\Control_Reg_1</v>
<v>Workspace03\Design01\Generated_Source\PSoC5\Count7_1</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="Workspace03">
<ExpandedNodeIds>
<v>Workspace03</v>
<v>Workspace03\Design01</v>
<v>Workspace03\Design01\TopDesign</v>
<v>Workspace03\Design01\TopDesign\TopDesign.cysch</v>
<v>Workspace03\Design01\TopDesign\TopDesign.cysym</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Workspace03</v>
<v>Workspace03\Design01</v>
<v>Workspace03\Design01\TopDesign</v>
<v>Workspace03\Design01\TopDesign\TopDesign.cysch</v>
<v>Workspace03\Design01\TopDesign\TopDesign.cysym</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="Workspace03">
<ExpandedNodeIds>
<v>Workspace03</v>
<v>Workspace03\Design01</v>
<v>Workspace03\Design01\CortexM3</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ADC_Channel1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ADC_Channel1_INT.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ADC_Channel1_IRQ.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ADC_Channel1_PM.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ADC_Channel1_theACLK.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Cap1_1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Cap1_2.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Cap1_3.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Cap1_4.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Channel_1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Channel1_R.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Clock_1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Cm3Start.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Control_Reg_1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Control_Reg_1_PM.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Count7_1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Count7_1_PM.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\CyDmac.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\CySpc.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\DSP.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\EN_Channel1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\EN_Channel1_PM.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\main.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Opamp_Channel1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Opamp_Channel1_1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Opamp_Channel1_1_PM.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Opamp_Channel1_PM.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\PGA_Channel1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\PGA_Channel1_PM.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Pin_1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Pin_2.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Pin_3.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Sel_Gen_Channel1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Sel_Gen_Channel1_PM.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ShiftReg_5.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ShiftReg_5_PM.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ShiftReg_6.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ShiftReg_6_PM.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ShiftReg_7.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ShiftReg_7_PM.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ShiftReg_8.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ShiftReg_8_PM.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\SWReg_Channel1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USB_isr.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1_audio.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1_boot.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1_cdc.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1_cls.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1_descr.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1_Dm.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1_Dp.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1_drv.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1_episr.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1_hid.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1_midi.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1_msc.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1_pm.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1_std.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\USBUART_1_vnd.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Vout_R1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Design01.elf</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Design01.hex</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Design01.map</v>
<v>Workspace03\Design01\Design01.gpdsc</v>
<v>Workspace03\Design01\Design01.rpt</v>
<v>Workspace03\Design01\Design01_timing.html</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Workspace03</v>
<v>Workspace03\Design01</v>
<v>Workspace03\Design01\CortexM3</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ADC_Channel1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ADC_Channel1_INT.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ADC_Channel1_IRQ.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ADC_Channel1_PM.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\ADC_Channel1_theACLK.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Cap1_1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Cap1_2.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Cap1_3.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Cap1_4.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Channel_1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Channel1_R.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Clock_1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Cm3Start.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Control_Reg_1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Control_Reg_1_PM.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Count7_1.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\Count7_1_PM.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\cy_em_eeprom.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\CyBootAsmGnu.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\CyDmac.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\cyfitter_cfg.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\CyFlash.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\CyLib.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\cymetadata.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\cyPm.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\CySpc.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\cyutils.lst</v>
<v>Workspace03\Design01\CortexM3\ARM_GCC_541\Debug\Listing Files\DSP.lst</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStates>
<TreeKeysV2>
<v>Datasheet</v>
</TreeKeysV2>
<TreeStatesV2>
<CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237 type_name="CyDesigner.Common.Base.Controls.CyTreeViewState" version="1" SelectedNodeId="Workspace03">
<ExpandedNodeIds>
<v>Workspace03</v>
<v>Workspace03\Design01</v>
<v>Workspace03\Design01\PSoC 5LP Architecture TRM</v>
<v>Workspace03\Design01\CY8C58LP Family Datasheet</v>
<v>Workspace03\Design01\System Reference Guides</v>
<v>Workspace03\Design01\System Reference Guides\cy_boot_v5_60</v>
<v>Workspace03\Design01\ADC_SAR_v3_10.pdf</v>
<v>Workspace03\Design01\AMuxHw_v1_50.pdf</v>
<v>Workspace03\Design01\and_v1_0</v>
<v>Workspace03\Design01\and_v1_0\and_v1_0.pdf</v>
<v>Workspace03\Design01\BasicCounter_v1_0.pdf</v>
<v>Workspace03\Design01\Capacitor_v1_0</v>
<v>Workspace03\Design01\Capacitor_v1_0\Capacitor_v1_0.pdf</v>
<v>Workspace03\Design01\Count7_v1_0.pdf</v>
<v>Workspace03\Design01\cy_clock_v2_20</v>
<v>Workspace03\Design01\cy_clock_v2_20\cy_clock_v2_20.pdf</v>
<v>Workspace03\Design01\cy_constant_v1_0</v>
<v>Workspace03\Design01\cy_constant_v1_0\cy_constant_v1_0.pdf</v>
<v>Workspace03\Design01\cy_isr_v1_70.pdf</v>
<v>Workspace03\Design01\cy_pins_v2_20</v>
<v>Workspace03\Design01\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Workspace03\Design01\cy_vref_v1_70</v>
<v>Workspace03\Design01\cy_vref_v1_70\cy_vref_v1_70.pdf</v>
<v>Workspace03\Design01\CyControlReg_v1_80</v>
<v>Workspace03\Design01\CyControlReg_v1_80\CyControlReg_v1_80.pdf</v>
<v>Workspace03\Design01\cydff_v1_30</v>
<v>Workspace03\Design01\cydff_v1_30\cydff_v1_30.pdf</v>
<v>Workspace03\Design01\CyStatusReg_v1_90.pdf</v>
<v>Workspace03\Design01\DigitalComp_v1_0</v>
<v>Workspace03\Design01\DigitalComp_v1_0\DigitalComp_v1_0.pdf</v>
<v>Workspace03\Design01\Gnd_v1_0.pdf</v>
<v>Workspace03\Design01\Inductor_v1_0.pdf</v>
<v>Workspace03\Design01\LUT_v1_50.pdf</v>
<v>Workspace03\Design01\not_v1_0</v>
<v>Workspace03\Design01\not_v1_0\not_v1_0.pdf</v>
<v>Workspace03\Design01\OpAmp_v1_90</v>
<v>Workspace03\Design01\OpAmp_v1_90\OpAmp_v1_90.pdf</v>
<v>Workspace03\Design01\PGA_Inv_v2_0.pdf</v>
<v>Workspace03\Design01\Resistor_v1_0.pdf</v>
<v>Workspace03\Design01\ShiftReg_v2_30</v>
<v>Workspace03\Design01\ShiftReg_v2_30\ShiftReg_v2_30.pdf</v>
<v>Workspace03\Design01\USBFS_v3_20.pdf</v>
</ExpandedNodeIds>
<VisibleNodeIds>
<v>Workspace03</v>
<v>Workspace03\Design01</v>
<v>Workspace03\Design01\PSoC 5LP Architecture TRM</v>
<v>Workspace03\Design01\CY8C58LP Family Datasheet</v>
<v>Workspace03\Design01\System Reference Guides</v>
<v>Workspace03\Design01\System Reference Guides\cy_boot_v5_60</v>
<v>Workspace03\Design01\ADC_SAR_v3_10.pdf</v>
<v>Workspace03\Design01\AMuxHw_v1_50.pdf</v>
<v>Workspace03\Design01\and_v1_0</v>
<v>Workspace03\Design01\and_v1_0\and_v1_0.pdf</v>
<v>Workspace03\Design01\BasicCounter_v1_0.pdf</v>
<v>Workspace03\Design01\Capacitor_v1_0</v>
<v>Workspace03\Design01\Capacitor_v1_0\Capacitor_v1_0.pdf</v>
<v>Workspace03\Design01\Count7_v1_0.pdf</v>
<v>Workspace03\Design01\cy_clock_v2_20</v>
<v>Workspace03\Design01\cy_clock_v2_20\cy_clock_v2_20.pdf</v>
<v>Workspace03\Design01\cy_constant_v1_0</v>
<v>Workspace03\Design01\cy_constant_v1_0\cy_constant_v1_0.pdf</v>
<v>Workspace03\Design01\cy_isr_v1_70.pdf</v>
<v>Workspace03\Design01\cy_pins_v2_20</v>
<v>Workspace03\Design01\cy_pins_v2_20\cy_pins_v2_20.pdf</v>
<v>Workspace03\Design01\cy_vref_v1_70</v>
<v>Workspace03\Design01\cy_vref_v1_70\cy_vref_v1_70.pdf</v>
<v>Workspace03\Design01\CyControlReg_v1_80</v>
<v>Workspace03\Design01\CyControlReg_v1_80\CyControlReg_v1_80.pdf</v>
<v>Workspace03\Design01\cydff_v1_30</v>
<v>Workspace03\Design01\cydff_v1_30\cydff_v1_30.pdf</v>
<v>Workspace03\Design01\CyStatusReg_v1_90.pdf</v>
<v>Workspace03\Design01\DigitalComp_v1_0</v>
<v>Workspace03\Design01\DigitalComp_v1_0\DigitalComp_v1_0.pdf</v>
<v>Workspace03\Design01\Gnd_v1_0.pdf</v>
<v>Workspace03\Design01\Inductor_v1_0.pdf</v>
<v>Workspace03\Design01\LUT_v1_50.pdf</v>
<v>Workspace03\Design01\not_v1_0</v>
</VisibleNodeIds>
</CyGuid_2a325b3b-c96a-4e9f-b7a0-2c44ecb5f237>
</TreeStatesV2>
</CyGuid_1b906a0f-a7b6-4e4d-a428-82f98b53cb35>
</dataGuid>
</userData>
</CyGuid_fdba8dfd-b15b-4469-9bbb-9e40c3e70997>
<Unloaded />
<OpenDocs>
<name v=".\Design01.cydsn\TopDesign\TopDesign.cysch" />
<name v=".\Design01.cydsn\main.c" />
<name v=".\Design01.cydsn\DSP.c" />
<name v=".\Design01.cydsn\Design01.cydwr" />
</OpenDocs>
<OpenDocsLayout><![CDATA[<?xml version="1.0"?><!--

  Actipro Docking/MDI for WinForms
  Copyright (c) 2001-2016 Actipro Software LLC.  All rights reserved.
  http://www.actiprosoftware.com

--><DocumentLayout Version="1.0"><LayoutData><TabbedMdiRootContainer Orientation="Horizontal"><TabbedMdiContainer Size="1161, 646" SelectedTabbedMdiWindow="70971e52-c5a7-44de-acae-9a28f44dd0cd"><DocumentWindow Key="G:\DSA\PORIGE\Workspace03\Design01.cydsn\TopDesign\TopDesign.cysch" Guid="70971e52-c5a7-44de-acae-9a28f44dd0cd" /><DocumentWindow Key="G:\DSA\PORIGE\Workspace03\Design01.cydsn\main.c" Guid="e4c44a8f-7c6c-4624-b486-01a1db5566da" /><DocumentWindow Key="G:\DSA\PORIGE\Workspace03\Design01.cydsn\DSP.c" Guid="7225dd92-53ba-4305-8dd2-dfa306ac1a1d" /><DocumentWindow Key="G:\DSA\PORIGE\Workspace03\Design01.cydsn\Design01.cydwr" Guid="f62b810e-414a-4870-ba26-558defcffd96" /></TabbedMdiContainer></TabbedMdiRootContainer><FloatingContainers /></LayoutData></DocumentLayout>]]></OpenDocsLayout>
<config v="Debug" />
<AutoUpdate v="true" />
</CyGuid_843a90a4-0c4b-4e44-991d-05e7fb117a21>
</CyXmlSerializer>