$date
	Fri Jun  2 19:49:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module divisor_entero_tb $end
$var wire 4 ! test_resto [3:0] $end
$var wire 4 " test_cociente [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ test_down $end
$var reg 1 % test_ok $end
$var reg 1 & test_selector $end
$var reg 1 ' test_up $end
$scope module UUT $end
$var wire 1 # clock $end
$var wire 1 $ down $end
$var wire 1 % ok $end
$var wire 1 & selector $end
$var wire 1 ' up $end
$var reg 4 ( cociente [3:0] $end
$var reg 4 ) dividendo [3:0] $end
$var reg 4 * divisor [3:0] $end
$var reg 4 + resto [3:0] $end
$var integer 32 , cont [31:0] $end
$var integer 32 - d [31:0] $end
$var integer 32 . num [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx .
bx -
bx ,
bx +
b1 *
b0 )
bx (
x'
x&
x%
x$
0#
bx "
bx !
$end
#50000
1#
#100000
0#
0&
#150000
1#
#200000
b1 )
0#
0$
1'
#250000
1#
#300000
0#
#350000
1#
#400000
0#
#450000
1#
#500000
0#
#550000
b0 )
1#
1$
0'
#600000
0#
#650000
1#
#700000
0#
1&
#750000
1#
#800000
b10 *
0#
0$
1'
#850000
1#
#900000
0#
#950000
