	component float is
		port (
			clk_clk       : in  std_logic                     := 'X';             -- clk
			reset_reset_n : in  std_logic                     := 'X';             -- reset_n
			s1_dataa      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- dataa
			s1_datab      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datab
			s1_n          : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- n
			s1_result     : out std_logic_vector(31 downto 0);                    -- result
			s2_clk        : in  std_logic                     := 'X';             -- clk
			s2_clk_en     : in  std_logic                     := 'X';             -- clk_en
			s2_dataa      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- dataa
			s2_datab      : in  std_logic_vector(31 downto 0) := (others => 'X'); -- datab
			s2_n          : in  std_logic_vector(2 downto 0)  := (others => 'X'); -- n
			s2_reset      : in  std_logic                     := 'X';             -- reset
			s2_reset_req  : in  std_logic                     := 'X';             -- reset_req
			s2_start      : in  std_logic                     := 'X';             -- start
			s2_done       : out std_logic;                                        -- done
			s2_result     : out std_logic_vector(31 downto 0)                     -- result
		);
	end component float;

