DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "acq"
duLibraryName "BCTR_LIB"
duName "aio_acq"
elements [
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
]
mwi 0
uid 312,0
)
(Instance
name "i2c"
duLibraryName "BCTR_LIB"
duName "aio_i2c"
elements [
]
mwi 0
uid 726,0
)
(Instance
name "txn"
duLibraryName "BCTR_LIB"
duName "aio_txn"
elements [
(GiElement
name "I2C_CLK_PRESCALE"
type "std_logic_vector (15 DOWNTO 0)"
value "X\"00BC\""
)
]
mwi 0
uid 808,0
)
(Instance
name "dpram"
duLibraryName "BCTR_LIB"
duName "aio_dpram"
elements [
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
(GiElement
name "MEM_SIZE"
type "integer"
value "7"
)
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
]
mwi 0
uid 1923,0
)
(Instance
name "subbus"
duLibraryName "BCtr_lib"
duName "subbus_io"
elements [
(GiElement
name "USE_BD_WR_EN"
type "std_logic"
value "'1'"
)
]
mwi 0
uid 2162,0
)
(Instance
name "addr"
duLibraryName "BCTR_LIB"
duName "aio_addr"
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "BASE_ADDR"
)
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
]
mwi 0
uid 2172,0
)
]
libraryRefs [
"ieee"
]
)
version "31.1"
appVersion "2016.1 (Build 8)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\i2c_aio\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\i2c_aio\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\i2c_aio"
)
(vvPair
variable "d_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\i2c_aio"
)
(vvPair
variable "date"
value "12/12/2017"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "12"
)
(vvPair
variable "entity_name"
value "i2c_aio"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "nort"
)
(vvPair
variable "graphical_source_date"
value "12/12/2017"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "NORT-XPS14"
)
(vvPair
variable "graphical_source_time"
value "15:16:18"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-XPS14"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "BCtr_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/BCtr_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/BCtr_lib/work"
)
(vvPair
variable "mm"
value "12"
)
(vvPair
variable "module_name"
value "i2c_aio"
)
(vvPair
variable "month"
value "Dec"
)
(vvPair
variable "month_long"
value "December"
)
(vvPair
variable "p"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\i2c_aio\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\Users\\nort.ARP\\Documents\\Exp\\HCHO\\BCtr\\HDS\\BCtr\\BCtr_lib\\hds\\i2c_aio\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "BCtr"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\modeltech64_10.6\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "15:16:18"
)
(vvPair
variable "unit"
value "i2c_aio"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2016.1 (Build 8)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2017"
)
(vvPair
variable "yy"
value "17"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,84000,94000,85000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,84000,86000,85000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,80000,98000,81000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,80000,97200,81000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,82000,94000,83000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,82000,87200,83000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,82000,77000,83000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,82000,75300,83000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "94000,81000,114000,85000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "94200,81200,103400,82200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "98000,80000,114000,81000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "98200,80000,100200,81000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,80000,94000,82000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "80150,80500,86850,81500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,83000,77000,84000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,83000,75300,84000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "73000,84000,77000,85000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "73200,84000,75900,85000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "77000,83000,94000,84000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "77200,83000,85900,84000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "73000,80000,114000,85000"
)
oxt "14000,66000,55000,71000"
)
*12 (Net
uid 160,0
lang 11
decl (Decl
n "rst"
t "std_logic"
o 7
suid 2,0
)
declText (MLText
uid 161,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6800,34000,7600"
st "rst       : std_logic"
)
)
*13 (Net
uid 190,0
lang 11
decl (Decl
n "wb_ack_o"
t "std_logic"
o 45
suid 5,0
)
declText (MLText
uid 191,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,36600,37500,37400"
st "SIGNAL wb_ack_o  : std_logic"
)
)
*14 (Net
uid 200,0
lang 11
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 46
suid 6,0
)
declText (MLText
uid 201,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,37400,47500,38200"
st "SIGNAL wb_adr_i  : std_logic_vector(2 DOWNTO 0)"
)
)
*15 (Net
uid 210,0
lang 11
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 47
suid 7,0
)
declText (MLText
uid 211,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,38200,37500,39000"
st "SIGNAL wb_cyc_i  : std_logic"
)
)
*16 (Net
uid 220,0
lang 11
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 48
suid 8,0
)
declText (MLText
uid 221,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,39000,47500,39800"
st "SIGNAL wb_dat_i  : std_logic_vector(7 DOWNTO 0)"
)
)
*17 (Net
uid 230,0
lang 11
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 49
suid 9,0
)
declText (MLText
uid 231,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,39800,47500,40600"
st "SIGNAL wb_dat_o  : std_logic_vector(7 DOWNTO 0)"
)
)
*18 (Net
uid 240,0
lang 11
decl (Decl
n "wb_inta_o"
t "std_logic"
o 50
suid 10,0
)
declText (MLText
uid 241,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,40600,37500,41400"
st "SIGNAL wb_inta_o : std_logic"
)
)
*19 (Net
uid 250,0
lang 11
decl (Decl
n "wb_stb_i"
t "std_logic"
o 51
suid 11,0
)
declText (MLText
uid 251,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,41400,37500,42200"
st "SIGNAL wb_stb_i  : std_logic"
)
)
*20 (Net
uid 260,0
lang 11
decl (Decl
n "wb_we_i"
t "std_logic"
o 52
suid 12,0
)
declText (MLText
uid 261,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,42200,37500,43000"
st "SIGNAL wb_we_i   : std_logic"
)
)
*21 (Net
uid 286,0
lang 11
decl (Decl
n "clk"
t "std_logic"
o 4
suid 13,0
)
declText (MLText
uid 287,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4400,34000,5200"
st "clk       : std_logic"
)
)
*22 (Blk
uid 312,0
shape (Rectangle
uid 313,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "55000,49000,63000,65000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 314,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*23 (Text
uid 315,0
va (VaSet
font "Arial,8,1"
)
xt "55700,53500,60100,54500"
st "BCTR_LIB"
blo "55700,54300"
tm "BdLibraryNameMgr"
)
*24 (Text
uid 316,0
va (VaSet
font "Arial,8,1"
)
xt "55700,54500,58900,55500"
st "aio_acq"
blo "55700,55300"
tm "BlkNameMgr"
)
*25 (Text
uid 317,0
va (VaSet
font "Arial,8,1"
)
xt "55700,55500,57400,56500"
st "acq"
blo "55700,56300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 318,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 319,0
text (MLText
uid 320,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "55700,63500,86700,64300"
st "ADDR_WIDTH = ADDR_WIDTH    ( integer range 16 downto 8 )  "
)
header ""
)
elements [
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 321,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "55250,63250,56750,64750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"ChanAddr2"
"Done"
"Err"
"WrEn2"
"WrRdy1"
"clk"
"i2c_rdata"
"rst"
"wData2"
"Rd"
"Start"
"Stop"
"Wr"
"WrAck2"
"WrAddr1"
"WrEn1"
"i2c_wdata"
"wData1"
"htr1_cmd"
"htr2_cmd"
"RdStat"
"Timeout"
"IdxWrAck"
]
)
*26 (Net
uid 334,0
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 38
suid 16,0
)
declText (MLText
uid 335,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,34200,47500,35000"
st "SIGNAL i2c_wdata : std_logic_vector(7 DOWNTO 0)"
)
)
*27 (Net
uid 356,0
decl (Decl
n "Wr"
t "std_logic"
o 29
suid 19,0
)
declText (MLText
uid 357,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27000,37500,27800"
st "SIGNAL Wr        : std_logic"
)
)
*28 (Net
uid 358,0
decl (Decl
n "Rd"
t "std_logic"
o 22
suid 20,0
)
declText (MLText
uid 359,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,21400,37500,22200"
st "SIGNAL Rd        : std_logic"
)
)
*29 (Net
uid 370,0
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 37
suid 22,0
)
declText (MLText
uid 371,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,33400,47500,34200"
st "SIGNAL i2c_rdata : std_logic_vector(7 DOWNTO 0)"
)
)
*30 (Net
uid 392,0
decl (Decl
n "Stop"
t "std_logic"
o 27
suid 25,0
)
declText (MLText
uid 393,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,25400,37500,26200"
st "SIGNAL Stop      : std_logic"
)
)
*31 (Net
uid 434,0
decl (Decl
n "Done"
t "std_logic"
o 19
suid 30,0
)
declText (MLText
uid 435,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19000,37500,19800"
st "SIGNAL Done      : std_logic"
)
)
*32 (Net
uid 436,0
decl (Decl
n "Err"
t "std_logic"
o 20
suid 31,0
)
declText (MLText
uid 437,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,19800,37500,20600"
st "SIGNAL Err       : std_logic"
)
)
*33 (Net
uid 452,0
decl (Decl
n "Start"
t "std_logic"
o 26
suid 32,0
)
declText (MLText
uid 453,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,24600,37500,25400"
st "SIGNAL Start     : std_logic"
)
)
*34 (SaComponent
uid 726,0
optionalChildren [
*35 (CptPort
uid 678,0
ps "OnEdgeStrategy"
shape (Triangle
uid 679,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,58625,85000,59375"
)
tg (CPTG
uid 680,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 681,0
va (VaSet
)
xt "86000,58500,87300,59500"
st "clk"
blo "86000,59300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_ulogic"
o 16
suid 13,0
)
)
)
*36 (CptPort
uid 682,0
ps "OnEdgeStrategy"
shape (Triangle
uid 683,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,59625,85000,60375"
)
tg (CPTG
uid 684,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 685,0
va (VaSet
)
xt "86000,59500,87300,60500"
st "rst"
blo "86000,60300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 1
suid 14,0
)
)
)
*37 (CptPort
uid 694,0
ps "OnEdgeStrategy"
shape (Triangle
uid 695,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,56625,85000,57375"
)
tg (CPTG
uid 696,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 697,0
va (VaSet
)
xt "86000,56500,89600,57500"
st "wb_ack_o"
blo "86000,57300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "wb_ack_o"
t "std_logic"
o 13
suid 17,0
)
)
)
*38 (CptPort
uid 698,0
ps "OnEdgeStrategy"
shape (Triangle
uid 699,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,50625,85000,51375"
)
tg (CPTG
uid 700,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 701,0
va (VaSet
)
xt "86000,50500,89400,51500"
st "wb_adr_i"
blo "86000,51300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 2
suid 18,0
)
)
)
*39 (CptPort
uid 702,0
ps "OnEdgeStrategy"
shape (Triangle
uid 703,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,55625,85000,56375"
)
tg (CPTG
uid 704,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 705,0
va (VaSet
)
xt "86000,55500,89400,56500"
st "wb_cyc_i"
blo "86000,56300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 3
suid 19,0
)
)
)
*40 (CptPort
uid 706,0
ps "OnEdgeStrategy"
shape (Triangle
uid 707,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,51625,85000,52375"
)
tg (CPTG
uid 708,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 709,0
va (VaSet
)
xt "86000,51500,89300,52500"
st "wb_dat_i"
blo "86000,52300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 4
suid 20,0
)
)
)
*41 (CptPort
uid 710,0
ps "OnEdgeStrategy"
shape (Triangle
uid 711,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,52625,85000,53375"
)
tg (CPTG
uid 712,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 713,0
va (VaSet
)
xt "86000,52500,89500,53500"
st "wb_dat_o"
blo "86000,53300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 14
suid 21,0
)
)
)
*42 (CptPort
uid 714,0
ps "OnEdgeStrategy"
shape (Triangle
uid 715,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,57625,85000,58375"
)
tg (CPTG
uid 716,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 717,0
va (VaSet
)
xt "86000,57500,89700,58500"
st "wb_inta_o"
blo "86000,58300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "wb_inta_o"
t "std_logic"
o 15
suid 22,0
)
)
)
*43 (CptPort
uid 718,0
ps "OnEdgeStrategy"
shape (Triangle
uid 719,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,54625,85000,55375"
)
tg (CPTG
uid 720,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 721,0
va (VaSet
)
xt "86000,54500,89300,55500"
st "wb_stb_i"
blo "86000,55300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_stb_i"
t "std_logic"
o 5
suid 23,0
)
)
)
*44 (CptPort
uid 722,0
ps "OnEdgeStrategy"
shape (Triangle
uid 723,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "84250,53625,85000,54375"
)
tg (CPTG
uid 724,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 725,0
va (VaSet
)
xt "86000,53500,89200,54500"
st "wb_we_i"
blo "86000,54300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_we_i"
t "std_logic"
o 6
suid 24,0
)
)
)
*45 (CptPort
uid 5357,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5358,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,53625,96750,54375"
)
tg (CPTG
uid 5359,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5360,0
va (VaSet
)
xt "91400,53500,95000,54500"
st "scl_pad_i"
ju 2
blo "95000,54300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "scl_pad_i"
t "std_logic"
o 7
suid 13,0
)
)
)
*46 (CptPort
uid 5361,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5362,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,54625,96750,55375"
)
tg (CPTG
uid 5363,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5364,0
va (VaSet
)
xt "91200,54500,95000,55500"
st "scl_pad_o"
ju 2
blo "95000,55300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "scl_pad_o"
t "std_logic"
o 8
suid 14,0
)
)
)
*47 (CptPort
uid 5365,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5366,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,55625,96750,56375"
)
tg (CPTG
uid 5367,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5368,0
va (VaSet
)
xt "89600,55500,95000,56500"
st "scl_padoen_o"
ju 2
blo "95000,56300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "scl_padoen_o"
t "std_logic"
o 9
suid 15,0
)
)
)
*48 (CptPort
uid 5369,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5370,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,56625,96750,57375"
)
tg (CPTG
uid 5371,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5372,0
va (VaSet
)
xt "91200,56500,95000,57500"
st "sda_pad_i"
ju 2
blo "95000,57300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sda_pad_i"
t "std_logic"
o 10
suid 16,0
)
)
)
*49 (CptPort
uid 5373,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5374,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,57625,96750,58375"
)
tg (CPTG
uid 5375,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5376,0
va (VaSet
)
xt "91000,57500,95000,58500"
st "sda_pad_o"
ju 2
blo "95000,58300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sda_pad_o"
t "std_logic"
o 11
suid 17,0
)
)
)
*50 (CptPort
uid 5377,0
ps "OnEdgeStrategy"
shape (Triangle
uid 5378,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "96000,58625,96750,59375"
)
tg (CPTG
uid 5379,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 5380,0
va (VaSet
)
xt "89400,58500,95000,59500"
st "sda_padoen_o"
ju 2
blo "95000,59300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sda_padoen_o"
t "std_logic"
o 12
suid 18,0
)
)
)
]
shape (Rectangle
uid 727,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "85000,50000,96000,63000"
)
oxt "15000,6000,23000,18000"
ttg (MlTextGroup
uid 728,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*51 (Text
uid 729,0
va (VaSet
font "Arial,8,1"
)
xt "87700,60000,92100,61000"
st "BCTR_LIB"
blo "87700,60800"
tm "BdLibraryNameMgr"
)
*52 (Text
uid 730,0
va (VaSet
font "Arial,8,1"
)
xt "87700,61000,90600,62000"
st "aio_i2c"
blo "87700,61800"
tm "CptNameMgr"
)
*53 (Text
uid 731,0
va (VaSet
font "Arial,8,1"
)
xt "87700,62000,89100,63000"
st "i2c"
blo "87700,62800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 732,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 733,0
text (MLText
uid 734,0
va (VaSet
font "Courier New,8,0"
)
xt "65000,52000,65000,52000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 735,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "85250,61250,86750,62750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*54 (SaComponent
uid 808,0
optionalChildren [
*55 (CptPort
uid 736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 737,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,59625,69000,60375"
)
tg (CPTG
uid 738,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 739,0
va (VaSet
)
xt "70000,59500,71300,60500"
st "clk"
blo "70000,60300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 5
suid 19,0
)
)
)
*56 (CptPort
uid 740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 741,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,56625,69000,57375"
)
tg (CPTG
uid 742,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 743,0
va (VaSet
)
xt "70000,56500,72200,57500"
st "Done"
blo "70000,57300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Done"
t "std_logic"
o 11
suid 20,0
)
)
)
*57 (CptPort
uid 744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 745,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,57625,69000,58375"
)
tg (CPTG
uid 746,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 747,0
va (VaSet
)
xt "70000,57500,71500,58500"
st "Err"
blo "70000,58300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Err"
t "std_logic"
o 12
suid 21,0
)
)
)
*58 (CptPort
uid 748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 749,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,51625,69000,52375"
)
tg (CPTG
uid 750,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 751,0
va (VaSet
)
xt "70000,51500,73500,52500"
st "i2c_rdata"
blo "70000,52300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 14
suid 22,0
)
)
)
*59 (CptPort
uid 752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 753,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,50625,69000,51375"
)
tg (CPTG
uid 754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 755,0
va (VaSet
)
xt "70000,50500,73700,51500"
st "i2c_wdata"
blo "70000,51300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 6
suid 23,0
)
)
)
*60 (CptPort
uid 756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 757,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,53625,69000,54375"
)
tg (CPTG
uid 758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 759,0
va (VaSet
)
xt "70000,53500,71400,54500"
st "Rd"
blo "70000,54300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Rd"
t "std_logic"
o 1
suid 24,0
)
)
)
*61 (CptPort
uid 760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 761,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,60625,69000,61375"
)
tg (CPTG
uid 762,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 763,0
va (VaSet
)
xt "70000,60500,71300,61500"
st "rst"
blo "70000,61300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 7
suid 25,0
)
)
)
*62 (CptPort
uid 764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,54625,69000,55375"
)
tg (CPTG
uid 766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 767,0
va (VaSet
)
xt "70000,54500,72000,55500"
st "Start"
blo "70000,55300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Start"
t "std_logic"
o 2
suid 26,0
)
)
)
*63 (CptPort
uid 768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 769,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,55625,69000,56375"
)
tg (CPTG
uid 770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 771,0
va (VaSet
)
xt "70000,55500,71900,56500"
st "Stop"
blo "70000,56300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Stop"
t "std_logic"
o 3
suid 27,0
)
)
)
*64 (CptPort
uid 772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 773,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,56625,78750,57375"
)
tg (CPTG
uid 774,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 775,0
va (VaSet
)
xt "73400,56500,77000,57500"
st "wb_ack_o"
ju 2
blo "77000,57300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_ack_o"
t "std_logic"
o 8
suid 28,0
)
)
)
*65 (CptPort
uid 776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 777,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,50625,78750,51375"
)
tg (CPTG
uid 778,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 779,0
va (VaSet
)
xt "73600,50500,77000,51500"
st "wb_adr_i"
ju 2
blo "77000,51300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 15
suid 29,0
)
)
)
*66 (CptPort
uid 780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 781,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,55625,78750,56375"
)
tg (CPTG
uid 782,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 783,0
va (VaSet
)
xt "73600,55500,77000,56500"
st "wb_cyc_i"
ju 2
blo "77000,56300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 16
suid 30,0
)
)
)
*67 (CptPort
uid 784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 785,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,51625,78750,52375"
)
tg (CPTG
uid 786,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 787,0
va (VaSet
)
xt "73700,51500,77000,52500"
st "wb_dat_i"
ju 2
blo "77000,52300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 17
suid 31,0
)
)
)
*68 (CptPort
uid 788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 789,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,52625,78750,53375"
)
tg (CPTG
uid 790,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 791,0
va (VaSet
)
xt "73500,52500,77000,53500"
st "wb_dat_o"
ju 2
blo "77000,53300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 9
suid 32,0
)
)
)
*69 (CptPort
uid 792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 793,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,57625,78750,58375"
)
tg (CPTG
uid 794,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 795,0
va (VaSet
)
xt "73300,57500,77000,58500"
st "wb_inta_o"
ju 2
blo "77000,58300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "wb_inta_o"
t "std_logic"
o 10
suid 33,0
)
)
)
*70 (CptPort
uid 796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 797,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,54625,78750,55375"
)
tg (CPTG
uid 798,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 799,0
va (VaSet
)
xt "73700,54500,77000,55500"
st "wb_stb_i"
ju 2
blo "77000,55300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_stb_i"
t "std_logic"
o 18
suid 34,0
)
)
)
*71 (CptPort
uid 800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "78000,53625,78750,54375"
)
tg (CPTG
uid 802,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 803,0
va (VaSet
)
xt "73800,53500,77000,54500"
st "wb_we_i"
ju 2
blo "77000,54300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "wb_we_i"
t "std_logic"
o 19
suid 35,0
)
)
)
*72 (CptPort
uid 804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,52625,69000,53375"
)
tg (CPTG
uid 806,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 807,0
va (VaSet
)
xt "70000,52500,71400,53500"
st "Wr"
blo "70000,53300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "Wr"
t "std_logic"
o 4
suid 36,0
)
)
)
*73 (CptPort
uid 4011,0
ps "OnEdgeStrategy"
shape (Triangle
uid 4012,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "68250,58625,69000,59375"
)
tg (CPTG
uid 4013,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 4014,0
va (VaSet
)
xt "70000,58500,73100,59500"
st "Timeout"
blo "70000,59300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "Timeout"
t "std_logic"
o 13
suid 19,0
)
)
)
]
shape (Rectangle
uid 809,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "69000,50000,78000,63000"
)
oxt "15000,6000,23000,18000"
ttg (MlTextGroup
uid 810,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*74 (Text
uid 811,0
va (VaSet
font "Arial,8,1"
)
xt "71700,60000,76100,61000"
st "BCTR_LIB"
blo "71700,60800"
tm "BdLibraryNameMgr"
)
*75 (Text
uid 812,0
va (VaSet
font "Arial,8,1"
)
xt "71700,61000,74800,62000"
st "aio_txn"
blo "71700,61800"
tm "CptNameMgr"
)
*76 (Text
uid 813,0
va (VaSet
font "Arial,8,1"
)
xt "71700,62000,73300,63000"
st "txn"
blo "71700,62800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 814,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 815,0
text (MLText
uid 816,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "53000,63200,88000,64000"
st "I2C_CLK_PRESCALE = X\"00BC\"    ( std_logic_vector (15 DOWNTO 0) )  "
)
header ""
)
elements [
(GiElement
name "I2C_CLK_PRESCALE"
type "std_logic_vector (15 DOWNTO 0)"
value "X\"00BC\""
)
]
)
viewicon (ZoomableIcon
uid 817,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "69250,61250,70750,62750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*77 (Net
uid 943,0
decl (Decl
n "WrEn1"
t "std_logic"
o 33
suid 40,0
)
declText (MLText
uid 944,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,30200,37500,31000"
st "SIGNAL WrEn1     : std_logic"
)
)
*78 (Net
uid 955,0
lang 11
decl (Decl
n "wData1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 43
suid 42,0
)
declText (MLText
uid 956,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,35000,48000,35800"
st "SIGNAL wData1    : std_logic_vector(15 DOWNTO 0)"
)
)
*79 (Net
uid 969,0
lang 11
decl (Decl
n "WrAddr1"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 31
suid 45,0
)
declText (MLText
uid 970,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,28600,53000,29400"
st "SIGNAL WrAddr1   : std_logic_vector(ADDR_WIDTH-1 DOWNTO 0)"
)
)
*80 (SaComponent
uid 1923,0
optionalChildren [
*81 (CptPort
uid 1887,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1888,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,54625,38000,55375"
)
tg (CPTG
uid 1889,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1890,0
va (VaSet
)
xt "39000,54500,40300,55500"
st "clk"
blo "39000,55300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_ulogic"
o 5
suid 90,0
)
)
)
*82 (CptPort
uid 1891,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1892,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,51625,38000,52375"
)
tg (CPTG
uid 1893,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1894,0
va (VaSet
)
xt "39000,51500,42000,52500"
st "RdAddr"
blo "39000,52300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "RdAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 1
suid 91,0
)
)
)
*83 (CptPort
uid 1895,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1896,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,53625,38000,54375"
)
tg (CPTG
uid 1897,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1898,0
va (VaSet
)
xt "39000,53500,41300,54500"
st "rData"
blo "39000,54300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(WORD_SIZE-1 DOWNTO 0)"
o 9
suid 92,0
)
)
)
*84 (CptPort
uid 1899,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1900,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,50625,38000,51375"
)
tg (CPTG
uid 1901,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1902,0
va (VaSet
)
xt "39000,50500,41300,51500"
st "RdEn"
blo "39000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "RdEn"
t "std_logic"
o 2
suid 93,0
)
)
)
*85 (CptPort
uid 1903,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1904,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "37250,55625,38000,56375"
)
tg (CPTG
uid 1905,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 1906,0
va (VaSet
)
xt "39000,55500,40300,56500"
st "rst"
blo "39000,56300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_ulogic"
o 6
suid 94,0
)
)
)
*86 (CptPort
uid 1919,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1920,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,51625,46750,52375"
)
tg (CPTG
uid 1921,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1922,0
va (VaSet
)
xt "42300,51500,45000,52500"
st "WrRdy"
ju 2
blo "45000,52300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "WrRdy"
t "std_logic"
o 8
suid 98,0
)
)
)
*87 (CptPort
uid 1933,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1934,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,53625,46750,54375"
)
tg (CPTG
uid 1935,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1936,0
va (VaSet
)
xt "42500,53500,45000,54500"
st "wData"
ju 2
blo "45000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "wData"
t "std_logic_vector"
b "(WORD_SIZE-1 DOWNTO 0)"
o 7
)
)
)
*88 (CptPort
uid 1937,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1938,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,52625,46750,53375"
)
tg (CPTG
uid 1939,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1940,0
va (VaSet
)
xt "42000,52500,45000,53500"
st "WrAddr"
ju 2
blo "45000,53300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "WrAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 3
)
)
)
*89 (CptPort
uid 1941,0
ps "OnEdgeStrategy"
shape (Triangle
uid 1942,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "46000,50625,46750,51375"
)
tg (CPTG
uid 1943,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 1944,0
va (VaSet
)
xt "42700,50500,45000,51500"
st "WrEn"
ju 2
blo "45000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "WrEn"
t "std_logic"
o 4
)
)
)
]
shape (Rectangle
uid 1924,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "38000,50000,46000,60000"
)
oxt "15000,6000,23000,16000"
ttg (MlTextGroup
uid 1925,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*90 (Text
uid 1926,0
va (VaSet
font "Arial,8,1"
)
xt "39700,57000,44100,58000"
st "BCTR_LIB"
blo "39700,57800"
tm "BdLibraryNameMgr"
)
*91 (Text
uid 1927,0
va (VaSet
font "Arial,8,1"
)
xt "39700,58000,44000,59000"
st "aio_dpram"
blo "39700,58800"
tm "CptNameMgr"
)
*92 (Text
uid 1928,0
va (VaSet
font "Arial,8,1"
)
xt "39700,59000,42500,60000"
st "dpram"
blo "39700,59800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 1929,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 1930,0
text (MLText
uid 1931,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "38000,60400,69000,62800"
st "ADDR_WIDTH = ADDR_WIDTH    ( integer range 16 downto 8 )  
MEM_SIZE   = 7             ( integer                   )  
WORD_SIZE  = 16            ( integer                   )  "
)
header ""
)
elements [
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
(GiElement
name "MEM_SIZE"
type "integer"
value "7"
)
(GiElement
name "WORD_SIZE"
type "integer"
value "16"
)
]
)
viewicon (ZoomableIcon
uid 1932,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "38250,58250,39750,59750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*93 (SaComponent
uid 2162,0
optionalChildren [
*94 (CptPort
uid 2134,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2135,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,50625,9000,51375"
)
tg (CPTG
uid 2136,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2137,0
va (VaSet
)
xt "10000,50500,12600,51500"
st "ExpRd"
blo "10000,51300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_logic"
o 1
)
)
)
*95 (CptPort
uid 2138,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2139,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,51625,9000,52375"
)
tg (CPTG
uid 2140,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2141,0
va (VaSet
)
xt "10000,51500,12600,52500"
st "ExpWr"
blo "10000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_logic"
o 2
)
)
)
*96 (CptPort
uid 2142,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2143,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,52625,9000,53375"
)
tg (CPTG
uid 2144,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2145,0
va (VaSet
)
xt "10000,52500,12800,53500"
st "ExpAck"
blo "10000,53300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_logic"
o 3
)
)
)
*97 (CptPort
uid 2146,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2147,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "8250,53625,9000,54375"
)
tg (CPTG
uid 2148,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 2149,0
va (VaSet
)
xt "10000,53500,12000,54500"
st "F8M"
blo "10000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_logic"
o 4
)
)
)
*98 (CptPort
uid 2150,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2151,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18000,50625,18750,51375"
)
tg (CPTG
uid 2152,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2153,0
va (VaSet
)
xt "14700,50500,17000,51500"
st "RdEn"
ju 2
blo "17000,51300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "RdEn"
t "std_logic"
o 5
)
)
)
*99 (CptPort
uid 2154,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2155,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18000,51625,18750,52375"
)
tg (CPTG
uid 2156,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2157,0
va (VaSet
)
xt "14700,51500,17000,52500"
st "WrEn"
ju 2
blo "17000,52300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WrEn"
t "std_logic"
o 6
)
)
)
*100 (CptPort
uid 2158,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2159,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18000,52625,18750,53375"
)
tg (CPTG
uid 2160,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2161,0
va (VaSet
)
xt "14800,52500,17000,53500"
st "BdEn"
ju 2
blo "17000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "BdEn"
t "std_logic"
o 7
)
)
)
*101 (CptPort
uid 2700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 2701,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "18000,53625,18750,54375"
)
tg (CPTG
uid 2702,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 2703,0
va (VaSet
)
xt "13800,53500,17000,54500"
st "BdWrEn"
ju 2
blo "17000,54300"
)
)
thePort (LogicalPort
decl (Decl
n "BdWrEn"
t "std_logic"
o 8
)
)
)
]
shape (Rectangle
uid 2163,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "9000,50000,18000,58000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2164,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 2165,0
va (VaSet
font "Arial,8,1"
)
xt "10700,55000,17300,56000"
st "BCtr_lib"
blo "10700,55800"
tm "BdLibraryNameMgr"
)
*103 (Text
uid 2166,0
va (VaSet
font "Arial,8,1"
)
xt "10700,56000,15000,57000"
st "subbus_io"
blo "10700,56800"
tm "CptNameMgr"
)
*104 (Text
uid 2167,0
va (VaSet
font "Arial,8,1"
)
xt "10700,57000,13900,58000"
st "subbus"
blo "10700,57800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2168,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2169,0
text (MLText
uid 2170,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "9000,49200,29000,50000"
st "USE_BD_WR_EN = '1'    ( std_logic )  "
)
header ""
)
elements [
(GiElement
name "USE_BD_WR_EN"
type "std_logic"
value "'1'"
)
]
)
viewicon (ZoomableIcon
uid 2171,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "9250,56250,10750,57750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*105 (Blk
uid 2172,0
shape (Rectangle
uid 2173,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "22000,50000,30000,67000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 2174,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*106 (Text
uid 2175,0
va (VaSet
font "Arial,8,1"
)
xt "22700,53500,27100,54500"
st "BCTR_LIB"
blo "22700,54300"
tm "BdLibraryNameMgr"
)
*107 (Text
uid 2176,0
va (VaSet
font "Arial,8,1"
)
xt "22700,54500,26300,55500"
st "aio_addr"
blo "22700,55300"
tm "BlkNameMgr"
)
*108 (Text
uid 2177,0
va (VaSet
font "Arial,8,1"
)
xt "22700,55500,24800,56500"
st "addr"
blo "22700,56300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 2178,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 2179,0
text (MLText
uid 2180,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "22000,60400,55000,62000"
st "BASE_ADDR  = BASE_ADDR     ( std_logic_vector(15 DOWNTO 0) )  
ADDR_WIDTH = ADDR_WIDTH    ( integer range 16 downto 8     )  "
)
header ""
)
elements [
(GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "BASE_ADDR"
)
(GiElement
name "ADDR_WIDTH"
type "integer range 16 downto 8"
value "ADDR_WIDTH"
)
]
)
viewicon (ZoomableIcon
uid 2181,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "22250,65250,23750,66750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"ExpAddr"
"RdEn"
"WrAck2"
"WrEn"
"clk"
"wData"
"ChanAddr2"
"RdAddr"
"WrEn2"
"dpRdEn"
"wData2"
"RdStat"
"rst"
"BdEn"
"BdWrEn"
"idxData"
"idxWr"
"idxAck"
"IdxWrAck"
]
)
*109 (Net
uid 2224,0
decl (Decl
n "BdEn"
t "std_logic"
o 16
suid 62,0
)
declText (MLText
uid 2225,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,16600,37500,17400"
st "SIGNAL BdEn      : std_logic"
)
)
*110 (PortIoIn
uid 2240,0
shape (CompositeShape
uid 2241,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2242,0
sl 0
ro 270
xt "17000,58625,18500,59375"
)
(Line
uid 2243,0
sl 0
ro 270
xt "18500,59000,19000,59000"
pts [
"18500,59000"
"19000,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2244,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2245,0
va (VaSet
)
xt "12800,58500,16000,59500"
st "ExpAddr"
ju 2
blo "16000,59300"
tm "WireNameMgr"
)
)
)
*111 (Net
uid 2246,0
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 1
suid 64,0
)
declText (MLText
uid 2247,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2000,49500,2800"
st "ExpAddr   : std_logic_vector(ADDR_WIDTH-1 DOWNTO 0)"
)
)
*112 (Net
uid 2248,0
lang 11
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 65,0
)
declText (MLText
uid 2249,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,13200,44500,14000"
st "rData     : std_logic_vector(15 DOWNTO 0)"
)
)
*113 (PortIoOut
uid 2254,0
shape (CompositeShape
uid 2255,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2256,0
sl 0
ro 90
xt "34000,53625,35500,54375"
)
(Line
uid 2257,0
sl 0
ro 90
xt "35500,54000,36000,54000"
pts [
"36000,54000"
"35500,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2258,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2259,0
va (VaSet
)
xt "30700,53500,33000,54500"
st "rData"
ju 2
blo "33000,54300"
tm "WireNameMgr"
)
)
)
*114 (Net
uid 2272,0
lang 11
decl (Decl
n "RdAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 23
suid 68,0
)
declText (MLText
uid 2273,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,22200,53000,23000"
st "SIGNAL RdAddr    : std_logic_vector(ADDR_WIDTH-1 DOWNTO 0)"
)
)
*115 (Net
uid 2274,0
decl (Decl
n "dpRdEn"
t "std_logic"
o 36
suid 69,0
)
declText (MLText
uid 2275,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,32600,37500,33400"
st "SIGNAL dpRdEn    : std_logic"
)
)
*116 (Net
uid 2276,0
lang 2
decl (Decl
n "RdEn"
t "std_logic"
o 24
suid 70,0
)
declText (MLText
uid 2277,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23000,37500,23800"
st "SIGNAL RdEn      : std_logic"
)
)
*117 (PortIoIn
uid 2294,0
shape (CompositeShape
uid 2295,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2296,0
sl 0
ro 270
xt "5000,53625,6500,54375"
)
(Line
uid 2297,0
sl 0
ro 270
xt "6500,54000,7000,54000"
pts [
"6500,54000"
"7000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2298,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2299,0
va (VaSet
)
xt "2700,53500,4000,54500"
st "clk"
ju 2
blo "4000,54300"
tm "WireNameMgr"
)
)
)
*118 (Net
uid 2300,0
decl (Decl
n "ExpRd"
t "std_logic"
o 2
suid 76,0
)
declText (MLText
uid 2301,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,2800,34000,3600"
st "ExpRd     : std_logic"
)
)
*119 (PortIoIn
uid 2306,0
shape (CompositeShape
uid 2307,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2308,0
sl 0
ro 270
xt "5000,50625,6500,51375"
)
(Line
uid 2309,0
sl 0
ro 270
xt "6500,51000,7000,51000"
pts [
"6500,51000"
"7000,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2310,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2311,0
va (VaSet
)
xt "1400,50500,4000,51500"
st "ExpRd"
ju 2
blo "4000,51300"
tm "WireNameMgr"
)
)
)
*120 (Net
uid 2312,0
decl (Decl
n "ExpWr"
t "std_logic"
o 3
suid 77,0
)
declText (MLText
uid 2313,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3600,34000,4400"
st "ExpWr     : std_logic"
)
)
*121 (PortIoIn
uid 2318,0
shape (CompositeShape
uid 2319,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2320,0
sl 0
ro 270
xt "5000,51625,6500,52375"
)
(Line
uid 2321,0
sl 0
ro 270
xt "6500,52000,7000,52000"
pts [
"6500,52000"
"7000,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2322,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2323,0
va (VaSet
)
xt "1400,51500,4000,52500"
st "ExpWr"
ju 2
blo "4000,52300"
tm "WireNameMgr"
)
)
)
*122 (Net
uid 2336,0
decl (Decl
n "ExpAck"
t "std_logic"
o 9
suid 79,0
)
declText (MLText
uid 2337,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10000,34000,10800"
st "ExpAck    : std_logic"
)
)
*123 (PortIoOut
uid 2342,0
shape (CompositeShape
uid 2343,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2344,0
sl 0
ro 90
xt "5000,52625,6500,53375"
)
(Line
uid 2345,0
sl 0
ro 90
xt "6500,53000,7000,53000"
pts [
"7000,53000"
"6500,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2346,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2347,0
va (VaSet
)
xt "1200,52500,4000,53500"
st "ExpAck"
ju 2
blo "4000,53300"
tm "WireNameMgr"
)
)
)
*124 (Net
uid 2374,0
lang 11
decl (Decl
n "WrRdy1"
t "std_logic"
o 35
suid 80,0
)
declText (MLText
uid 2375,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,31800,37500,32600"
st "SIGNAL WrRdy1    : std_logic"
)
)
*125 (Net
uid 2509,0
decl (Decl
n "WrEn"
t "std_logic"
o 32
suid 85,0
)
declText (MLText
uid 2510,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,29400,37500,30200"
st "SIGNAL WrEn      : std_logic"
)
)
*126 (Net
uid 2517,0
decl (Decl
n "WrEn2"
t "std_logic"
o 34
suid 86,0
)
declText (MLText
uid 2518,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,31000,37500,31800"
st "SIGNAL WrEn2     : std_logic"
)
)
*127 (Net
uid 2664,0
decl (Decl
n "WrAck2"
t "std_logic"
o 30
suid 89,0
)
declText (MLText
uid 2665,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,27800,37500,28600"
st "SIGNAL WrAck2    : std_logic"
)
)
*128 (Net
uid 2666,0
decl (Decl
n "wData2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 44
suid 90,0
)
declText (MLText
uid 2667,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,35800,48000,36600"
st "SIGNAL wData2    : std_logic_vector(15 DOWNTO 0)"
)
)
*129 (Net
uid 2668,0
lang 2
decl (Decl
n "ChanAddr2"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 18
suid 91,0
)
declText (MLText
uid 2669,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,18200,47500,19000"
st "SIGNAL ChanAddr2 : std_logic_vector(1 DOWNTO 0)"
)
)
*130 (PortIoIn
uid 2690,0
shape (CompositeShape
uid 2691,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 2692,0
sl 0
ro 270
xt "17000,59625,18500,60375"
)
(Line
uid 2693,0
sl 0
ro 270
xt "18500,60000,19000,60000"
pts [
"18500,60000"
"19000,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 2694,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2695,0
va (VaSet
)
xt "13500,59500,16000,60500"
st "wData"
ju 2
blo "16000,60300"
tm "WireNameMgr"
)
)
)
*131 (Net
uid 2696,0
decl (Decl
n "wData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 93,0
)
declText (MLText
uid 2697,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9200,44500,10000"
st "wData     : std_logic_vector(15 DOWNTO 0)"
)
)
*132 (Net
uid 2704,0
decl (Decl
n "BdWrEn"
t "std_logic"
o 17
suid 94,0
)
declText (MLText
uid 2705,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,17400,37500,18200"
st "SIGNAL BdWrEn    : std_logic"
)
)
*133 (Net
uid 2798,0
decl (Decl
n "RdStat"
t "std_logic"
o 25
suid 102,0
)
declText (MLText
uid 2799,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,23800,37500,24600"
st "SIGNAL RdStat    : std_logic"
)
)
*134 (PortIoIn
uid 3022,0
shape (CompositeShape
uid 3023,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 3024,0
sl 0
ro 270
xt "34000,55625,35500,56375"
)
(Line
uid 3025,0
sl 0
ro 270
xt "35500,56000,36000,56000"
pts [
"35500,56000"
"36000,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 3026,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3027,0
va (VaSet
)
xt "31700,55500,33000,56500"
st "rst"
ju 2
blo "33000,56300"
tm "WireNameMgr"
)
)
)
*135 (Net
uid 4015,0
lang 11
decl (Decl
n "Timeout"
t "std_logic"
o 28
suid 104,0
)
declText (MLText
uid 4016,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,26200,37500,27000"
st "SIGNAL Timeout   : std_logic"
)
)
*136 (Net
uid 5733,0
lang 2
decl (Decl
n "htr1_cmd"
t "std_logic"
o 10
suid 113,0
)
declText (MLText
uid 5734,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10800,34000,11600"
st "htr1_cmd  : std_logic"
)
)
*137 (Net
uid 5743,0
lang 2
decl (Decl
n "htr2_cmd"
t "std_logic"
o 11
suid 114,0
)
declText (MLText
uid 5744,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11600,34000,12400"
st "htr2_cmd  : std_logic"
)
)
*138 (PortIoOut
uid 5749,0
shape (CompositeShape
uid 5750,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5751,0
sl 0
ro 270
xt "69500,64625,71000,65375"
)
(Line
uid 5752,0
sl 0
ro 270
xt "69000,65000,69500,65000"
pts [
"69000,65000"
"69500,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5753,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5754,0
va (VaSet
)
xt "72000,64500,75500,65500"
st "htr2_cmd"
blo "72000,65300"
tm "WireNameMgr"
)
)
)
*139 (PortIoOut
uid 5755,0
shape (CompositeShape
uid 5756,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5757,0
sl 0
ro 270
xt "69500,63625,71000,64375"
)
(Line
uid 5758,0
sl 0
ro 270
xt "69000,64000,69500,64000"
pts [
"69000,64000"
"69500,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5759,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5760,0
va (VaSet
)
xt "72000,63500,75500,64500"
st "htr1_cmd"
blo "72000,64300"
tm "WireNameMgr"
)
)
)
*140 (PortIoIn
uid 5882,0
shape (CompositeShape
uid 5883,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5884,0
sl 0
ro 270
xt "17000,60625,18500,61375"
)
(Line
uid 5885,0
sl 0
ro 270
xt "18500,61000,19000,61000"
pts [
"18500,61000"
"19000,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5886,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5887,0
va (VaSet
)
xt "13100,60500,16000,61500"
st "idxData"
ju 2
blo "16000,61300"
tm "WireNameMgr"
)
)
)
*141 (Net
uid 5894,0
lang 2
decl (Decl
n "idxData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 115,0
)
declText (MLText
uid 5895,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5200,44500,6000"
st "idxData   : std_logic_vector(15 DOWNTO 0)"
)
)
*142 (PortIoIn
uid 5896,0
shape (CompositeShape
uid 5897,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 5898,0
sl 0
ro 270
xt "17000,61625,18500,62375"
)
(Line
uid 5899,0
sl 0
ro 270
xt "18500,62000,19000,62000"
pts [
"18500,62000"
"19000,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 5900,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5901,0
va (VaSet
)
xt "13700,61500,16000,62500"
st "idxWr"
ju 2
blo "16000,62300"
tm "WireNameMgr"
)
)
)
*143 (Net
uid 5908,0
lang 2
decl (Decl
n "idxWr"
t "std_logic"
o 6
suid 116,0
)
declText (MLText
uid 5909,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6000,34000,6800"
st "idxWr     : std_logic"
)
)
*144 (PortIoOut
uid 6037,0
shape (CompositeShape
uid 6038,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6039,0
sl 0
ro 90
xt "17000,62625,18500,63375"
)
(Line
uid 6040,0
sl 0
ro 90
xt "18500,63000,19000,63000"
pts [
"19000,63000"
"18500,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6041,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6042,0
va (VaSet
)
xt "13500,62500,16000,63500"
st "idxAck"
ju 2
blo "16000,63300"
tm "WireNameMgr"
)
)
)
*145 (Net
uid 6043,0
lang 2
decl (Decl
n "idxAck"
t "std_logic"
o 12
suid 119,0
)
declText (MLText
uid 6044,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,12400,34000,13200"
st "idxAck    : std_logic"
)
)
*146 (Net
uid 6057,0
decl (Decl
n "IdxWrAck"
t "std_logic"
o 21
suid 121,0
)
declText (MLText
uid 6058,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,20600,37500,21400"
st "SIGNAL IdxWrAck  : std_logic"
)
)
*147 (PortIoOut
uid 6204,0
shape (CompositeShape
uid 6205,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6206,0
sl 0
ro 270
xt "101500,55625,103000,56375"
)
(Line
uid 6207,0
sl 0
ro 270
xt "101000,56000,101500,56000"
pts [
"101000,56000"
"101500,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6208,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6209,0
va (VaSet
)
xt "104000,55500,106200,56500"
st "scl_o"
blo "104000,56300"
tm "WireNameMgr"
)
)
)
*148 (PortIoOut
uid 6218,0
shape (CompositeShape
uid 6219,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6220,0
sl 0
ro 270
xt "101500,58625,103000,59375"
)
(Line
uid 6221,0
sl 0
ro 270
xt "101000,59000,101500,59000"
pts [
"101000,59000"
"101500,59000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6222,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6223,0
va (VaSet
)
xt "104000,58500,106400,59500"
st "sda_o"
blo "104000,59300"
tm "WireNameMgr"
)
)
)
*149 (Net
uid 6224,0
decl (Decl
n "sda_o"
t "std_logic"
o 42
suid 123,0
)
declText (MLText
uid 6225,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14800,34000,15600"
st "sda_o     : std_logic"
)
)
*150 (PortIoIn
uid 6232,0
shape (CompositeShape
uid 6233,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6234,0
sl 0
ro 90
xt "101500,56625,103000,57375"
)
(Line
uid 6235,0
sl 0
ro 90
xt "101000,57000,101500,57000"
pts [
"101500,57000"
"101000,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6236,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6237,0
va (VaSet
)
xt "104000,56500,106200,57500"
st "sda_i"
blo "104000,57300"
tm "WireNameMgr"
)
)
)
*151 (Net
uid 6238,0
lang 2
decl (Decl
n "sda_i"
t "std_logic"
o 49
suid 125,0
)
declText (MLText
uid 6239,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8400,34000,9200"
st "sda_i     : std_logic"
)
)
*152 (Net
uid 6371,0
decl (Decl
n "scl_o"
t "std_logic"
o 40
suid 126,0
)
declText (MLText
uid 6372,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,14000,34000,14800"
st "scl_o     : std_logic"
)
)
*153 (PortIoIn
uid 6379,0
shape (CompositeShape
uid 6380,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 6381,0
sl 0
ro 90
xt "101500,53625,103000,54375"
)
(Line
uid 6382,0
sl 0
ro 90
xt "101000,54000,101500,54000"
pts [
"101500,54000"
"101000,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 6383,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6384,0
va (VaSet
)
xt "104000,53500,106000,54500"
st "scl_i"
blo "104000,54300"
tm "WireNameMgr"
)
)
)
*154 (Net
uid 6385,0
lang 2
decl (Decl
n "scl_i"
t "std_logic"
o 50
suid 128,0
)
declText (MLText
uid 6386,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7600,34000,8400"
st "scl_i     : std_logic"
)
)
*155 (Wire
uid 142,0
shape (OrthoPolyLine
uid 143,0
va (VaSet
vasetType 3
)
xt "81000,59000,84250,59000"
pts [
"81000,59000"
"84250,59000"
]
)
end &35
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 148,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 149,0
va (VaSet
)
xt "82000,58000,83300,59000"
st "clk"
blo "82000,58800"
tm "WireNameMgr"
)
)
on &21
)
*156 (Wire
uid 152,0
shape (OrthoPolyLine
uid 153,0
va (VaSet
vasetType 3
)
xt "81000,60000,84250,60000"
pts [
"81000,60000"
"84250,60000"
]
)
end &36
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 159,0
va (VaSet
)
xt "82000,59000,83300,60000"
st "rst"
blo "82000,59800"
tm "WireNameMgr"
)
)
on &12
)
*157 (Wire
uid 182,0
shape (OrthoPolyLine
uid 183,0
va (VaSet
vasetType 3
)
xt "78750,57000,84250,57000"
pts [
"84250,57000"
"78750,57000"
]
)
start &37
end &64
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 189,0
va (VaSet
)
xt "80000,56000,83600,57000"
st "wb_ack_o"
blo "80000,56800"
tm "WireNameMgr"
)
)
on &13
)
*158 (Wire
uid 192,0
shape (OrthoPolyLine
uid 193,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,51000,84250,51000"
pts [
"78750,51000"
"84250,51000"
]
)
start &65
end &38
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 199,0
va (VaSet
)
xt "80000,50000,83400,51000"
st "wb_adr_i"
blo "80000,50800"
tm "WireNameMgr"
)
)
on &14
)
*159 (Wire
uid 202,0
shape (OrthoPolyLine
uid 203,0
va (VaSet
vasetType 3
)
xt "78750,56000,84250,56000"
pts [
"78750,56000"
"84250,56000"
]
)
start &66
end &39
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 208,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 209,0
va (VaSet
)
xt "80000,55000,83400,56000"
st "wb_cyc_i"
blo "80000,55800"
tm "WireNameMgr"
)
)
on &15
)
*160 (Wire
uid 212,0
shape (OrthoPolyLine
uid 213,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,52000,84250,52000"
pts [
"78750,52000"
"84250,52000"
]
)
start &67
end &40
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 218,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 219,0
va (VaSet
)
xt "80000,51000,83300,52000"
st "wb_dat_i"
blo "80000,51800"
tm "WireNameMgr"
)
)
on &16
)
*161 (Wire
uid 222,0
shape (OrthoPolyLine
uid 223,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "78750,53000,84250,53000"
pts [
"84250,53000"
"78750,53000"
]
)
start &41
end &68
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 229,0
va (VaSet
)
xt "80000,52000,83500,53000"
st "wb_dat_o"
blo "80000,52800"
tm "WireNameMgr"
)
)
on &17
)
*162 (Wire
uid 232,0
shape (OrthoPolyLine
uid 233,0
va (VaSet
vasetType 3
)
xt "78750,58000,84250,58000"
pts [
"84250,58000"
"78750,58000"
]
)
start &42
end &69
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 239,0
va (VaSet
)
xt "80000,57000,83700,58000"
st "wb_inta_o"
blo "80000,57800"
tm "WireNameMgr"
)
)
on &18
)
*163 (Wire
uid 242,0
shape (OrthoPolyLine
uid 243,0
va (VaSet
vasetType 3
)
xt "78750,55000,84250,55000"
pts [
"78750,55000"
"84250,55000"
]
)
start &70
end &43
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 248,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 249,0
va (VaSet
)
xt "80000,54000,83300,55000"
st "wb_stb_i"
blo "80000,54800"
tm "WireNameMgr"
)
)
on &19
)
*164 (Wire
uid 252,0
shape (OrthoPolyLine
uid 253,0
va (VaSet
vasetType 3
)
xt "78750,54000,84250,54000"
pts [
"78750,54000"
"84250,54000"
]
)
start &71
end &44
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 258,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 259,0
va (VaSet
)
xt "80000,53000,83200,54000"
st "wb_we_i"
blo "80000,53800"
tm "WireNameMgr"
)
)
on &20
)
*165 (Wire
uid 324,0
shape (OrthoPolyLine
uid 325,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,51000,68250,51000"
pts [
"63000,51000"
"68250,51000"
]
)
start &22
end &59
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 330,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 331,0
va (VaSet
)
xt "64000,50000,67700,51000"
st "i2c_wdata"
blo "64000,50800"
tm "WireNameMgr"
)
)
on &26
)
*166 (Wire
uid 338,0
shape (OrthoPolyLine
uid 339,0
va (VaSet
vasetType 3
)
xt "63000,53000,68250,53000"
pts [
"63000,53000"
"68250,53000"
]
)
start &22
end &72
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 344,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 345,0
va (VaSet
)
xt "64000,52000,65400,53000"
st "Wr"
blo "64000,52800"
tm "WireNameMgr"
)
)
on &27
)
*167 (Wire
uid 348,0
shape (OrthoPolyLine
uid 349,0
va (VaSet
vasetType 3
)
xt "63000,54000,68250,54000"
pts [
"63000,54000"
"68250,54000"
]
)
start &22
end &60
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 354,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 355,0
va (VaSet
)
xt "64000,53000,65400,54000"
st "Rd"
blo "64000,53800"
tm "WireNameMgr"
)
)
on &28
)
*168 (Wire
uid 362,0
shape (OrthoPolyLine
uid 363,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "63000,52000,68250,52000"
pts [
"68250,52000"
"63000,52000"
]
)
start &58
end &22
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 368,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 369,0
va (VaSet
)
xt "64000,51000,67500,52000"
st "i2c_rdata"
blo "64000,51800"
tm "WireNameMgr"
)
)
on &29
)
*169 (Wire
uid 384,0
shape (OrthoPolyLine
uid 385,0
va (VaSet
vasetType 3
)
xt "63000,56000,68250,56000"
pts [
"63000,56000"
"68250,56000"
]
)
start &22
end &63
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 390,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 391,0
va (VaSet
)
xt "64000,55000,65900,56000"
st "Stop"
blo "64000,55800"
tm "WireNameMgr"
)
)
on &30
)
*170 (Wire
uid 396,0
shape (OrthoPolyLine
uid 397,0
va (VaSet
vasetType 3
)
xt "63000,57000,68250,57000"
pts [
"68250,57000"
"63000,57000"
]
)
start &56
end &22
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 402,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 403,0
va (VaSet
)
xt "64000,56000,66200,57000"
st "Done"
blo "64000,56800"
tm "WireNameMgr"
)
)
on &31
)
*171 (Wire
uid 406,0
shape (OrthoPolyLine
uid 407,0
va (VaSet
vasetType 3
)
xt "63000,58000,68250,58000"
pts [
"68250,58000"
"63000,58000"
]
)
start &57
end &22
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 413,0
va (VaSet
)
xt "64000,57000,65500,58000"
st "Err"
blo "64000,57800"
tm "WireNameMgr"
)
)
on &32
)
*172 (Wire
uid 416,0
shape (OrthoPolyLine
uid 417,0
va (VaSet
vasetType 3
)
xt "65000,60000,68250,60000"
pts [
"65000,60000"
"68250,60000"
]
)
end &55
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 422,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 423,0
va (VaSet
)
xt "66000,59000,67300,60000"
st "clk"
blo "66000,59800"
tm "WireNameMgr"
)
)
on &21
)
*173 (Wire
uid 426,0
shape (OrthoPolyLine
uid 427,0
va (VaSet
vasetType 3
)
xt "65000,61000,68250,61000"
pts [
"65000,61000"
"68250,61000"
]
)
end &61
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 432,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 433,0
va (VaSet
)
xt "66000,60000,67300,61000"
st "rst"
blo "66000,60800"
tm "WireNameMgr"
)
)
on &12
)
*174 (Wire
uid 454,0
shape (OrthoPolyLine
uid 455,0
va (VaSet
vasetType 3
)
xt "63000,55000,68250,55000"
pts [
"63000,55000"
"68250,55000"
]
)
start &22
end &62
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 461,0
va (VaSet
)
xt "64000,54000,66000,55000"
st "Start"
blo "64000,54800"
tm "WireNameMgr"
)
)
on &33
)
*175 (Wire
uid 887,0
shape (OrthoPolyLine
uid 888,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,52000,37250,53000"
pts [
"30000,53000"
"35000,53000"
"35000,52000"
"37250,52000"
]
)
start &105
end &82
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 893,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 894,0
va (VaSet
)
xt "34000,51000,37000,52000"
st "RdAddr"
blo "34000,51800"
tm "WireNameMgr"
)
)
on &114
)
*176 (Wire
uid 915,0
shape (OrthoPolyLine
uid 916,0
va (VaSet
vasetType 3
)
xt "34000,55000,37250,55000"
pts [
"34000,55000"
"37250,55000"
]
)
end &81
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 921,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 922,0
va (VaSet
)
xt "36000,54000,37300,55000"
st "clk"
blo "36000,54800"
tm "WireNameMgr"
)
)
on &21
)
*177 (Wire
uid 925,0
shape (OrthoPolyLine
uid 926,0
va (VaSet
vasetType 3
)
xt "36000,56000,37250,56000"
pts [
"36000,56000"
"37250,56000"
]
)
start &134
end &85
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 932,0
va (VaSet
)
xt "36000,55000,37300,56000"
st "rst"
blo "36000,55800"
tm "WireNameMgr"
)
)
on &12
)
*178 (Wire
uid 935,0
shape (OrthoPolyLine
uid 936,0
va (VaSet
vasetType 3
)
xt "46750,51000,55000,51000"
pts [
"55000,51000"
"46750,51000"
]
)
start &22
end &89
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 941,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 942,0
va (VaSet
)
xt "51000,50000,53700,51000"
st "WrEn1"
blo "51000,50800"
tm "WireNameMgr"
)
)
on &77
)
*179 (Wire
uid 947,0
shape (OrthoPolyLine
uid 948,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46750,54000,55000,54000"
pts [
"55000,54000"
"46750,54000"
]
)
start &22
end &87
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 953,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 954,0
va (VaSet
)
xt "51000,53000,53900,54000"
st "wData1"
blo "51000,53800"
tm "WireNameMgr"
)
)
on &78
)
*180 (Wire
uid 959,0
shape (OrthoPolyLine
uid 960,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "46750,53000,55000,53000"
pts [
"55000,53000"
"46750,53000"
]
)
start &22
end &88
es 0
sat 2
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 965,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 966,0
va (VaSet
)
xt "51000,52000,54400,53000"
st "WrAddr1"
blo "51000,52800"
tm "WireNameMgr"
)
)
on &79
)
*181 (Wire
uid 1693,0
shape (OrthoPolyLine
uid 1694,0
va (VaSet
vasetType 3
)
xt "46750,52000,55000,52000"
pts [
"46750,52000"
"55000,52000"
]
)
start &86
end &22
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 1699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1700,0
va (VaSet
)
xt "51000,51000,54100,52000"
st "WrRdy1"
blo "51000,51800"
tm "WireNameMgr"
)
)
on &124
)
*182 (Wire
uid 2017,0
shape (OrthoPolyLine
uid 2018,0
va (VaSet
vasetType 3
)
xt "52000,62000,55000,62000"
pts [
"52000,62000"
"55000,62000"
]
)
end &22
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2023,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2024,0
va (VaSet
)
xt "53000,61000,54300,62000"
st "clk"
blo "53000,61800"
tm "WireNameMgr"
)
)
on &21
)
*183 (Wire
uid 2027,0
shape (OrthoPolyLine
uid 2028,0
va (VaSet
vasetType 3
)
xt "52000,63000,55000,63000"
pts [
"52000,63000"
"55000,63000"
]
)
end &22
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2033,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2034,0
va (VaSet
)
xt "53000,62000,54300,63000"
st "rst"
blo "53000,62800"
tm "WireNameMgr"
)
)
on &12
)
*184 (Wire
uid 2210,0
shape (OrthoPolyLine
uid 2211,0
va (VaSet
vasetType 3
)
xt "18750,51000,22000,51000"
pts [
"18750,51000"
"22000,51000"
]
)
start &98
end &105
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2214,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2215,0
va (VaSet
isHidden 1
)
xt "18000,50000,20300,51000"
st "RdEn"
blo "18000,50800"
tm "WireNameMgr"
)
)
on &116
)
*185 (Wire
uid 2226,0
shape (OrthoPolyLine
uid 2227,0
va (VaSet
vasetType 3
)
xt "18750,53000,22000,53000"
pts [
"22000,53000"
"18750,53000"
]
)
start &105
end &100
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2231,0
va (VaSet
isHidden 1
)
xt "18000,52000,20200,53000"
st "BdEn"
blo "18000,52800"
tm "WireNameMgr"
)
)
on &109
)
*186 (Wire
uid 2234,0
shape (OrthoPolyLine
uid 2235,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,59000,22000,59000"
pts [
"19000,59000"
"22000,59000"
]
)
start &110
end &105
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2238,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2239,0
va (VaSet
isHidden 1
)
xt "22000,58000,25200,59000"
st "ExpAddr"
blo "22000,58800"
tm "WireNameMgr"
)
)
on &111
)
*187 (Wire
uid 2250,0
shape (OrthoPolyLine
uid 2251,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,54000,37250,54000"
pts [
"37250,54000"
"36000,54000"
]
)
start &83
end &113
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 2252,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2253,0
va (VaSet
isHidden 1
)
xt "34250,53000,36550,54000"
st "rData"
blo "34250,53800"
tm "WireNameMgr"
)
)
on &112
)
*188 (Wire
uid 2266,0
shape (OrthoPolyLine
uid 2267,0
va (VaSet
vasetType 3
)
xt "30000,51000,37250,52000"
pts [
"37250,51000"
"34000,51000"
"34000,52000"
"30000,52000"
]
)
start &84
end &105
sat 32
eat 2
stc 0
st 0
si 0
tg (WTG
uid 2270,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2271,0
va (VaSet
)
xt "34000,50000,37100,51000"
st "dpRdEn"
blo "34000,50800"
tm "WireNameMgr"
)
)
on &115
)
*189 (Wire
uid 2288,0
shape (OrthoPolyLine
uid 2289,0
va (VaSet
vasetType 3
)
xt "7000,54000,8250,54000"
pts [
"7000,54000"
"8250,54000"
]
)
start &117
end &97
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2292,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2293,0
va (VaSet
isHidden 1
)
xt "6000,53000,7300,54000"
st "clk"
blo "6000,53800"
tm "WireNameMgr"
)
)
on &21
)
*190 (Wire
uid 2302,0
shape (OrthoPolyLine
uid 2303,0
va (VaSet
vasetType 3
)
xt "7000,51000,8250,51000"
pts [
"7000,51000"
"8250,51000"
]
)
start &119
end &94
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2304,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2305,0
va (VaSet
isHidden 1
)
xt "8000,50000,10600,51000"
st "ExpRd"
blo "8000,50800"
tm "WireNameMgr"
)
)
on &118
)
*191 (Wire
uid 2314,0
shape (OrthoPolyLine
uid 2315,0
va (VaSet
vasetType 3
)
xt "7000,52000,8250,52000"
pts [
"7000,52000"
"8250,52000"
]
)
start &121
end &95
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2316,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2317,0
va (VaSet
isHidden 1
)
xt "7000,51000,9600,52000"
st "ExpWr"
blo "7000,51800"
tm "WireNameMgr"
)
)
on &120
)
*192 (Wire
uid 2338,0
shape (OrthoPolyLine
uid 2339,0
va (VaSet
vasetType 3
)
xt "7000,53000,8250,53000"
pts [
"8250,53000"
"7000,53000"
]
)
start &96
end &123
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2341,0
va (VaSet
isHidden 1
)
xt "5250,52000,8050,53000"
st "ExpAck"
blo "5250,52800"
tm "WireNameMgr"
)
)
on &122
)
*193 (Wire
uid 2388,0
shape (OrthoPolyLine
uid 2389,0
va (VaSet
vasetType 3
)
xt "19000,64000,22000,64000"
pts [
"19000,64000"
"22000,64000"
]
)
end &105
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2394,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2395,0
va (VaSet
)
xt "20000,63000,21300,64000"
st "clk"
blo "20000,63800"
tm "WireNameMgr"
)
)
on &21
)
*194 (Wire
uid 2511,0
shape (OrthoPolyLine
uid 2512,0
va (VaSet
vasetType 3
)
xt "18750,52000,22000,52000"
pts [
"18750,52000"
"22000,52000"
]
)
start &99
end &105
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2515,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2516,0
va (VaSet
isHidden 1
)
xt "18000,51000,20300,52000"
st "WrEn"
blo "18000,51800"
tm "WireNameMgr"
)
)
on &125
)
*195 (Wire
uid 2626,0
shape (OrthoPolyLine
uid 2627,0
va (VaSet
vasetType 3
)
xt "30000,55000,55000,61000"
pts [
"30000,61000"
"47000,61000"
"47000,55000"
"55000,55000"
]
)
start &105
end &22
sat 2
eat 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2630,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2631,0
va (VaSet
)
xt "51000,54000,53700,55000"
st "WrEn2"
blo "51000,54800"
tm "WireNameMgr"
)
)
on &126
)
*196 (Wire
uid 2634,0
shape (OrthoPolyLine
uid 2635,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,57000,55000,63000"
pts [
"30000,63000"
"49000,63000"
"49000,57000"
"55000,57000"
]
)
start &105
end &22
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2638,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2639,0
va (VaSet
)
xt "50000,56000,54200,57000"
st "ChanAddr2"
blo "50000,56800"
tm "WireNameMgr"
)
)
on &129
)
*197 (Wire
uid 2642,0
shape (OrthoPolyLine
uid 2643,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "30000,58000,55000,64000"
pts [
"30000,64000"
"50000,64000"
"50000,58000"
"55000,58000"
]
)
start &105
end &22
sat 2
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2646,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2647,0
va (VaSet
)
xt "51000,57000,53900,58000"
st "wData2"
blo "51000,57800"
tm "WireNameMgr"
)
)
on &128
)
*198 (Wire
uid 2652,0
shape (OrthoPolyLine
uid 2653,0
va (VaSet
vasetType 3
)
xt "30000,56000,55000,62000"
pts [
"55000,56000"
"48000,56000"
"48000,62000"
"30000,62000"
]
)
start &22
end &105
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2658,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2659,0
va (VaSet
)
xt "51000,55000,54000,56000"
st "WrAck2"
blo "51000,55800"
tm "WireNameMgr"
)
)
on &127
)
*199 (Wire
uid 2684,0
shape (OrthoPolyLine
uid 2685,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,60000,22000,60000"
pts [
"19000,60000"
"22000,60000"
]
)
start &130
end &105
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 2688,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2689,0
va (VaSet
isHidden 1
)
xt "17000,59000,19500,60000"
st "wData"
blo "17000,59800"
tm "WireNameMgr"
)
)
on &131
)
*200 (Wire
uid 2706,0
shape (OrthoPolyLine
uid 2707,0
va (VaSet
vasetType 3
)
xt "18750,54000,22000,54000"
pts [
"22000,54000"
"18750,54000"
]
)
start &105
end &101
sat 2
eat 32
st 0
sf 1
si 0
tg (WTG
uid 2710,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2711,0
va (VaSet
isHidden 1
)
xt "18000,53000,21200,54000"
st "BdWrEn"
blo "18000,53800"
tm "WireNameMgr"
)
)
on &132
)
*201 (Wire
uid 2788,0
shape (OrthoPolyLine
uid 2789,0
va (VaSet
vasetType 3
)
xt "30000,49000,55000,51000"
pts [
"30000,51000"
"33000,51000"
"33000,49000"
"49000,49000"
"49000,50000"
"55000,50000"
]
)
start &105
end &22
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 2794,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 2795,0
va (VaSet
)
xt "33000,48000,35700,49000"
st "RdStat"
blo "33000,48800"
tm "WireNameMgr"
)
)
on &133
)
*202 (Wire
uid 3347,0
shape (OrthoPolyLine
uid 3348,0
va (VaSet
vasetType 3
)
xt "19000,65000,22000,65000"
pts [
"19000,65000"
"22000,65000"
]
)
end &105
sat 16
eat 1
st 0
sf 1
si 0
tg (WTG
uid 3353,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 3354,0
va (VaSet
)
xt "20000,64000,21300,65000"
st "rst"
blo "20000,64800"
tm "WireNameMgr"
)
)
on &12
)
*203 (Wire
uid 4017,0
shape (OrthoPolyLine
uid 4018,0
va (VaSet
vasetType 3
)
xt "63000,59000,68250,59000"
pts [
"68250,59000"
"63000,59000"
]
)
start &73
end &22
sat 32
eat 1
stc 0
st 0
si 0
tg (WTG
uid 4021,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4022,0
va (VaSet
)
xt "64000,58000,67100,59000"
st "Timeout"
blo "64000,58800"
tm "WireNameMgr"
)
)
on &135
)
*204 (Wire
uid 5437,0
shape (OrthoPolyLine
uid 5438,0
va (VaSet
vasetType 3
)
xt "96750,56000,101000,56000"
pts [
"101000,56000"
"96750,56000"
]
)
start &147
end &47
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5439,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5440,0
va (VaSet
isHidden 1
)
xt "93750,55000,95950,56000"
st "scl_o"
blo "93750,55800"
tm "WireNameMgr"
)
)
on &152
)
*205 (Wire
uid 5455,0
shape (OrthoPolyLine
uid 5456,0
va (VaSet
vasetType 3
)
xt "96750,59000,101000,59000"
pts [
"101000,59000"
"96750,59000"
]
)
start &148
end &50
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 5457,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5458,0
va (VaSet
isHidden 1
)
xt "93250,58000,95650,59000"
st "sda_o"
blo "93250,58800"
tm "WireNameMgr"
)
)
on &149
)
*206 (Wire
uid 5725,0
shape (OrthoPolyLine
uid 5726,0
va (VaSet
vasetType 3
)
xt "63000,63000,69000,64000"
pts [
"63000,63000"
"66000,63000"
"66000,64000"
"69000,64000"
]
)
start &22
end &139
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5732,0
va (VaSet
isHidden 1
)
xt "65000,62000,68500,63000"
st "htr1_cmd"
blo "65000,62800"
tm "WireNameMgr"
)
)
on &136
)
*207 (Wire
uid 5735,0
shape (OrthoPolyLine
uid 5736,0
va (VaSet
vasetType 3
)
xt "63000,64000,69000,65000"
pts [
"63000,64000"
"65000,64000"
"65000,65000"
"69000,65000"
]
)
start &22
end &138
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 5741,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5742,0
va (VaSet
isHidden 1
)
xt "65000,63000,68500,64000"
st "htr2_cmd"
blo "65000,63800"
tm "WireNameMgr"
)
)
on &137
)
*208 (Wire
uid 5888,0
shape (OrthoPolyLine
uid 5889,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "19000,61000,22000,61000"
pts [
"19000,61000"
"22000,61000"
]
)
start &140
end &105
sat 32
eat 1
sty 1
st 0
sf 1
si 0
tg (WTG
uid 5892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5893,0
va (VaSet
isHidden 1
)
xt "21000,60000,26900,61000"
st "idxData : (15:0)"
blo "21000,60800"
tm "WireNameMgr"
)
)
on &141
)
*209 (Wire
uid 5902,0
shape (OrthoPolyLine
uid 5903,0
va (VaSet
vasetType 3
)
xt "19000,62000,22000,62000"
pts [
"19000,62000"
"22000,62000"
]
)
start &142
end &105
sat 32
eat 1
st 0
sf 1
si 0
tg (WTG
uid 5906,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 5907,0
va (VaSet
isHidden 1
)
xt "21000,61000,23300,62000"
st "idxWr"
blo "21000,61800"
tm "WireNameMgr"
)
)
on &143
)
*210 (Wire
uid 6031,0
shape (OrthoPolyLine
uid 6032,0
va (VaSet
vasetType 3
)
xt "19000,63000,22000,63000"
pts [
"22000,63000"
"19000,63000"
]
)
start &105
end &144
sat 2
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6035,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6036,0
va (VaSet
isHidden 1
)
xt "19000,62000,21500,63000"
st "idxAck"
blo "19000,62800"
tm "WireNameMgr"
)
)
on &145
)
*211 (Wire
uid 6049,0
shape (OrthoPolyLine
uid 6050,0
va (VaSet
vasetType 3
)
xt "30000,59000,55000,65000"
pts [
"55000,59000"
"51000,59000"
"51000,65000"
"30000,65000"
]
)
start &22
end &105
sat 2
eat 1
st 0
sf 1
si 0
tg (WTG
uid 6055,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6056,0
va (VaSet
)
xt "51000,58000,54500,59000"
st "IdxWrAck"
blo "51000,58800"
tm "WireNameMgr"
)
)
on &146
)
*212 (Wire
uid 6228,0
shape (OrthoPolyLine
uid 6229,0
va (VaSet
vasetType 3
)
xt "96750,57000,101000,57000"
pts [
"101000,57000"
"96750,57000"
]
)
start &150
end &48
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 6230,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6231,0
va (VaSet
isHidden 1
)
xt "96000,56000,98200,57000"
st "sda_i"
blo "96000,56800"
tm "WireNameMgr"
)
)
on &151
)
*213 (Wire
uid 6375,0
shape (OrthoPolyLine
uid 6376,0
va (VaSet
vasetType 3
)
xt "96750,54000,101000,54000"
pts [
"96750,54000"
"101000,54000"
]
)
start &45
end &153
sat 32
eat 32
stc 0
st 0
si 0
tg (WTG
uid 6377,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6378,0
va (VaSet
isHidden 1
)
xt "98750,53000,100750,54000"
st "scl_i"
blo "98750,53800"
tm "WireNameMgr"
)
)
on &154
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *214 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*215 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*216 (MLText
uid 43,0
va (VaSet
)
xt "0,1000,10900,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*217 (Text
uid 45,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*218 (Text
uid 46,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*219 (MLText
uid 47,0
va (VaSet
isHidden 1
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*220 (Text
uid 48,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*221 (MLText
uid 49,0
va (VaSet
isHidden 1
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*222 (Text
uid 50,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*223 (MLText
uid 51,0
va (VaSet
isHidden 1
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,14,1284,1024"
viewArea "-1625,-1625,116323,90968"
cachedDiagramExtent "0,0,114000,85000"
pageSetupInfo (PageSetupInfo
ptrCmd ""
toPrinter 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 60
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 6515,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "Arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*224 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*225 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*226 (Text
va (VaSet
font "Arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*227 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*228 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*229 (Text
va (VaSet
font "Arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*230 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*231 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*232 (Text
va (VaSet
font "Arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*233 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*234 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*235 (Text
va (VaSet
font "Arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*236 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*237 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*238 (Text
va (VaSet
font "Arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*239 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*240 (Text
va (VaSet
font "Arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "Arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
)
)
second (MLText
va (VaSet
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*241 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*242 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*243 (Text
va (VaSet
font "Arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*244 (MLText
va (VaSet
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "Arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "Arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "Arial,8,1"
)
xt "20000,15600,27100,16600"
st "Diagram Signals:"
blo "20000,16400"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "Arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 128,0
usingSuid 1
emptyRow *245 (LEmptyRow
)
uid 54,0
optionalChildren [
*246 (RefLabelRowHdr
)
*247 (TitleRowHdr
)
*248 (FilterRowHdr
)
*249 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*250 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*251 (GroupColHdr
tm "GroupColHdrMgr"
)
*252 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*253 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*254 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*255 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*256 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*257 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*258 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "rst"
t "std_logic"
o 7
suid 2,0
)
)
uid 264,0
)
*259 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_ack_o"
t "std_logic"
o 45
suid 5,0
)
)
uid 270,0
)
*260 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_adr_i"
t "std_logic_vector"
b "(2 DOWNTO 0)"
o 46
suid 6,0
)
)
uid 272,0
)
*261 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_cyc_i"
t "std_logic"
o 47
suid 7,0
)
)
uid 274,0
)
*262 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_dat_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 48
suid 8,0
)
)
uid 276,0
)
*263 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_dat_o"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 49
suid 9,0
)
)
uid 278,0
)
*264 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_inta_o"
t "std_logic"
o 50
suid 10,0
)
)
uid 280,0
)
*265 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_stb_i"
t "std_logic"
o 51
suid 11,0
)
)
uid 282,0
)
*266 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wb_we_i"
t "std_logic"
o 52
suid 12,0
)
)
uid 284,0
)
*267 (LeafLogPort
port (LogicalPort
lang 11
decl (Decl
n "clk"
t "std_logic"
o 4
suid 13,0
)
)
uid 300,0
)
*268 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_wdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 38
suid 16,0
)
)
uid 438,0
)
*269 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Wr"
t "std_logic"
o 29
suid 19,0
)
)
uid 440,0
)
*270 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Rd"
t "std_logic"
o 22
suid 20,0
)
)
uid 442,0
)
*271 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "i2c_rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 37
suid 22,0
)
)
uid 444,0
)
*272 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Stop"
t "std_logic"
o 27
suid 25,0
)
)
uid 446,0
)
*273 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Done"
t "std_logic"
o 19
suid 30,0
)
)
uid 448,0
)
*274 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Err"
t "std_logic"
o 20
suid 31,0
)
)
uid 450,0
)
*275 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Start"
t "std_logic"
o 26
suid 32,0
)
)
uid 462,0
)
*276 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn1"
t "std_logic"
o 33
suid 40,0
)
)
uid 971,0
)
*277 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "wData1"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 43
suid 42,0
)
)
uid 973,0
)
*278 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "WrAddr1"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 31
suid 45,0
)
)
uid 975,0
)
*279 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdEn"
t "std_logic"
o 16
suid 62,0
)
)
uid 2350,0
)
*280 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 1
suid 64,0
)
)
uid 2352,0
)
*281 (LeafLogPort
port (LogicalPort
lang 11
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 13
suid 65,0
)
)
uid 2354,0
)
*282 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "RdAddr"
t "std_logic_vector"
b "(ADDR_WIDTH-1 DOWNTO 0)"
o 23
suid 68,0
)
)
uid 2356,0
)
*283 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dpRdEn"
t "std_logic"
o 36
suid 69,0
)
)
uid 2358,0
)
*284 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "RdEn"
t "std_logic"
o 24
suid 70,0
)
)
uid 2360,0
)
*285 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpRd"
t "std_logic"
o 2
suid 76,0
)
)
uid 2368,0
)
*286 (LeafLogPort
port (LogicalPort
decl (Decl
n "ExpWr"
t "std_logic"
o 3
suid 77,0
)
)
uid 2370,0
)
*287 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_logic"
o 9
suid 79,0
)
)
uid 2372,0
)
*288 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "WrRdy1"
t "std_logic"
o 35
suid 80,0
)
)
uid 2376,0
)
*289 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn"
t "std_logic"
o 32
suid 85,0
)
)
uid 2525,0
)
*290 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrEn2"
t "std_logic"
o 34
suid 86,0
)
)
uid 2527,0
)
*291 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "WrAck2"
t "std_logic"
o 30
suid 89,0
)
)
uid 2670,0
)
*292 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "wData2"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 44
suid 90,0
)
)
uid 2672,0
)
*293 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "ChanAddr2"
t "std_logic_vector"
b "(1 DOWNTO 0)"
o 18
suid 91,0
)
)
uid 2674,0
)
*294 (LeafLogPort
port (LogicalPort
decl (Decl
n "wData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 8
suid 93,0
)
)
uid 2712,0
)
*295 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "BdWrEn"
t "std_logic"
o 17
suid 94,0
)
)
uid 2714,0
)
*296 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "RdStat"
t "std_logic"
o 25
suid 102,0
)
)
uid 2800,0
)
*297 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "Timeout"
t "std_logic"
o 28
suid 104,0
)
)
uid 4023,0
)
*298 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "htr1_cmd"
t "std_logic"
o 10
suid 113,0
)
)
uid 5745,0
)
*299 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "htr2_cmd"
t "std_logic"
o 11
suid 114,0
)
)
uid 5747,0
)
*300 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "idxData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 115,0
)
)
uid 5876,0
scheme 0
)
*301 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "idxWr"
t "std_logic"
o 6
suid 116,0
)
)
uid 5878,0
scheme 0
)
*302 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "idxAck"
t "std_logic"
o 12
suid 119,0
)
)
uid 6045,0
)
*303 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "IdxWrAck"
t "std_logic"
o 21
suid 121,0
)
)
uid 6059,0
)
*304 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "sda_o"
t "std_logic"
o 42
suid 123,0
)
)
uid 6242,0
)
*305 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "sda_i"
t "std_logic"
o 49
suid 125,0
)
)
uid 6244,0
)
*306 (LeafLogPort
port (LogicalPort
m 1
decl (Decl
n "scl_o"
t "std_logic"
o 40
suid 126,0
)
)
uid 6387,0
)
*307 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "scl_i"
t "std_logic"
o 50
suid 128,0
)
)
uid 6389,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*308 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *309 (MRCItem
litem &245
pos 50
dimension 20
)
uid 69,0
optionalChildren [
*310 (MRCItem
litem &246
pos 0
dimension 20
uid 70,0
)
*311 (MRCItem
litem &247
pos 1
dimension 23
uid 71,0
)
*312 (MRCItem
litem &248
pos 2
hidden 1
dimension 20
uid 72,0
)
*313 (MRCItem
litem &258
pos 34
dimension 20
uid 265,0
)
*314 (MRCItem
litem &259
pos 40
dimension 20
uid 271,0
)
*315 (MRCItem
litem &260
pos 41
dimension 20
uid 273,0
)
*316 (MRCItem
litem &261
pos 42
dimension 20
uid 275,0
)
*317 (MRCItem
litem &262
pos 43
dimension 20
uid 277,0
)
*318 (MRCItem
litem &263
pos 44
dimension 20
uid 279,0
)
*319 (MRCItem
litem &264
pos 45
dimension 20
uid 281,0
)
*320 (MRCItem
litem &265
pos 46
dimension 20
uid 283,0
)
*321 (MRCItem
litem &266
pos 47
dimension 20
uid 285,0
)
*322 (MRCItem
litem &267
pos 24
dimension 20
uid 301,0
)
*323 (MRCItem
litem &268
pos 29
dimension 20
uid 439,0
)
*324 (MRCItem
litem &269
pos 17
dimension 20
uid 441,0
)
*325 (MRCItem
litem &270
pos 10
dimension 20
uid 443,0
)
*326 (MRCItem
litem &271
pos 28
dimension 20
uid 445,0
)
*327 (MRCItem
litem &272
pos 15
dimension 20
uid 447,0
)
*328 (MRCItem
litem &273
pos 3
dimension 20
uid 449,0
)
*329 (MRCItem
litem &274
pos 4
dimension 20
uid 451,0
)
*330 (MRCItem
litem &275
pos 14
dimension 20
uid 463,0
)
*331 (MRCItem
litem &276
pos 21
dimension 20
uid 972,0
)
*332 (MRCItem
litem &277
pos 38
dimension 20
uid 974,0
)
*333 (MRCItem
litem &278
pos 19
dimension 20
uid 976,0
)
*334 (MRCItem
litem &279
pos 0
dimension 20
uid 2351,0
)
*335 (MRCItem
litem &280
pos 6
dimension 20
uid 2353,0
)
*336 (MRCItem
litem &281
pos 33
dimension 20
uid 2355,0
)
*337 (MRCItem
litem &282
pos 11
dimension 20
uid 2357,0
)
*338 (MRCItem
litem &283
pos 25
dimension 20
uid 2359,0
)
*339 (MRCItem
litem &284
pos 12
dimension 20
uid 2361,0
)
*340 (MRCItem
litem &285
pos 7
dimension 20
uid 2369,0
)
*341 (MRCItem
litem &286
pos 8
dimension 20
uid 2371,0
)
*342 (MRCItem
litem &287
pos 5
dimension 20
uid 2373,0
)
*343 (MRCItem
litem &288
pos 23
dimension 20
uid 2377,0
)
*344 (MRCItem
litem &289
pos 20
dimension 20
uid 2526,0
)
*345 (MRCItem
litem &290
pos 22
dimension 20
uid 2528,0
)
*346 (MRCItem
litem &291
pos 18
dimension 20
uid 2671,0
)
*347 (MRCItem
litem &292
pos 39
dimension 20
uid 2673,0
)
*348 (MRCItem
litem &293
pos 2
dimension 20
uid 2675,0
)
*349 (MRCItem
litem &294
pos 37
dimension 20
uid 2713,0
)
*350 (MRCItem
litem &295
pos 1
dimension 20
uid 2715,0
)
*351 (MRCItem
litem &296
pos 13
dimension 20
uid 2801,0
)
*352 (MRCItem
litem &297
pos 16
dimension 20
uid 4024,0
)
*353 (MRCItem
litem &298
pos 26
dimension 20
uid 5746,0
)
*354 (MRCItem
litem &299
pos 27
dimension 20
uid 5748,0
)
*355 (MRCItem
litem &300
pos 31
dimension 20
uid 5877,0
)
*356 (MRCItem
litem &301
pos 32
dimension 20
uid 5879,0
)
*357 (MRCItem
litem &302
pos 30
dimension 20
uid 6046,0
)
*358 (MRCItem
litem &303
pos 9
dimension 20
uid 6060,0
)
*359 (MRCItem
litem &304
pos 36
dimension 20
uid 6243,0
)
*360 (MRCItem
litem &305
pos 35
dimension 20
uid 6245,0
)
*361 (MRCItem
litem &306
pos 48
dimension 20
uid 6388,0
)
*362 (MRCItem
litem &307
pos 49
dimension 20
uid 6390,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*363 (MRCItem
litem &249
pos 0
dimension 20
uid 74,0
)
*364 (MRCItem
litem &251
pos 1
dimension 50
uid 75,0
)
*365 (MRCItem
litem &252
pos 2
dimension 100
uid 76,0
)
*366 (MRCItem
litem &253
pos 3
dimension 50
uid 77,0
)
*367 (MRCItem
litem &254
pos 4
dimension 100
uid 78,0
)
*368 (MRCItem
litem &255
pos 5
dimension 100
uid 79,0
)
*369 (MRCItem
litem &256
pos 6
dimension 50
uid 80,0
)
*370 (MRCItem
litem &257
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *371 (LEmptyRow
)
uid 83,0
optionalChildren [
*372 (RefLabelRowHdr
)
*373 (TitleRowHdr
)
*374 (FilterRowHdr
)
*375 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*376 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*377 (GroupColHdr
tm "GroupColHdrMgr"
)
*378 (NameColHdr
tm "GenericNameColHdrMgr"
)
*379 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*380 (InitColHdr
tm "GenericValueColHdrMgr"
)
*381 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*382 (EolColHdr
tm "GenericEolColHdrMgr"
)
*383 (LogGeneric
generic (GiElement
name "BASE_ADDR"
type "std_logic_vector(15 DOWNTO 0)"
value "X\"0050\""
)
uid 3133,0
)
*384 (LogGeneric
generic (GiElement
name "ADDR_WIDTH"
type "integer"
value "16"
)
uid 3464,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*385 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *386 (MRCItem
litem &371
pos 2
dimension 20
)
uid 97,0
optionalChildren [
*387 (MRCItem
litem &372
pos 0
dimension 20
uid 98,0
)
*388 (MRCItem
litem &373
pos 1
dimension 23
uid 99,0
)
*389 (MRCItem
litem &374
pos 2
hidden 1
dimension 20
uid 100,0
)
*390 (MRCItem
litem &383
pos 0
dimension 20
uid 3134,0
)
*391 (MRCItem
litem &384
pos 1
dimension 20
uid 3465,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*392 (MRCItem
litem &375
pos 0
dimension 20
uid 102,0
)
*393 (MRCItem
litem &377
pos 1
dimension 50
uid 103,0
)
*394 (MRCItem
litem &378
pos 2
dimension 100
uid 104,0
)
*395 (MRCItem
litem &379
pos 3
dimension 198
uid 105,0
)
*396 (MRCItem
litem &380
pos 4
dimension 50
uid 106,0
)
*397 (MRCItem
litem &381
pos 5
dimension 50
uid 107,0
)
*398 (MRCItem
litem &382
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
