#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x5633375da560 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
P_0x5633375915a0 .param/l "num_cycles" 0 2 10, +C4<00000000000000000000000001000000>;
v0x563337617d30_0 .var "Clk", 0 0;
v0x563337617dd0_0 .var "Reset", 0 0;
v0x563337617ee0_0 .var "Start", 0 0;
v0x563337617f80_0 .var/i "counter", 31 0;
v0x563337618020_0 .var/i "flush", 31 0;
v0x563337618150_0 .var/i "i", 31 0;
v0x563337618230_0 .var/i "outfile", 31 0;
v0x563337618310_0 .var/i "stall", 31 0;
S_0x5633375d1340 .scope module, "CPU" "CPU" 2 14, 3 1 0, S_0x5633375da560;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x5633376142e0_0 .net "ALUCtrl", 3 0, v0x5633375d7660_0;  1 drivers
v0x5633376143f0_0 .net "ALU_Res", 31 0, v0x5633375dd700_0;  1 drivers
v0x563337614500_0 .net "Ctrl_ALUOp", 1 0, v0x563337606400_0;  1 drivers
v0x5633376145f0_0 .net "Ctrl_ALUSrc", 0 0, v0x563337606500_0;  1 drivers
v0x5633376146e0_0 .net "Ctrl_Branch", 0 0, v0x5633376065c0_0;  1 drivers
v0x563337614820_0 .net "Ctrl_MemRead", 0 0, v0x5633376066c0_0;  1 drivers
v0x563337614910_0 .net "Ctrl_MemWrite", 0 0, v0x563337606760_0;  1 drivers
v0x563337614a00_0 .net "Ctrl_MemtoReg", 0 0, v0x563337606850_0;  1 drivers
v0x563337614af0_0 .net "Ctrl_RegWrite", 0 0, v0x563337606ab0_0;  1 drivers
v0x563337614b90_0 .net "EXMEM_ALU_Res", 31 0, v0x56333760dfd0_0;  1 drivers
v0x563337614c50_0 .net "EXMEM_MemRead", 0 0, v0x56333760e140_0;  1 drivers
v0x563337614d40_0 .net "EXMEM_MemWrite", 0 0, v0x56333760e490_0;  1 drivers
v0x563337614e30_0 .net "EXMEM_MemWrite_Data", 31 0, v0x56333760e350_0;  1 drivers
v0x563337614f40_0 .net "EXMEM_MemtoReg", 0 0, v0x56333760e660_0;  1 drivers
v0x563337615030_0 .net "EXMEM_RDaddr", 4 0, v0x56333760e7f0_0;  1 drivers
v0x5633376150f0_0 .net "EXMEM_RegWrite", 0 0, v0x56333760e960_0;  1 drivers
v0x563337615190_0 .net "Equal_Res", 0 0, L_0x563337628700;  1 drivers
v0x563337615390_0 .net "Flush", 0 0, L_0x5633375d9570;  1 drivers
v0x563337615430_0 .net "ForwardA_MUX_Res", 31 0, L_0x56333762af60;  1 drivers
v0x563337615540_0 .net "ForwardB_MUX_Res", 31 0, v0x563337609050_0;  1 drivers
v0x563337615600_0 .net "Forward_A", 1 0, L_0x56333762ae80;  1 drivers
v0x563337615710_0 .net "Forward_B", 1 0, L_0x56333762aef0;  1 drivers
v0x563337615820_0 .net "IDEX_ALUOp", 1 0, v0x56333760f360_0;  1 drivers
v0x563337615930_0 .net "IDEX_ALUSrc", 0 0, v0x56333760f530_0;  1 drivers
v0x563337615a20_0 .net "IDEX_MemRead", 0 0, v0x56333760f6f0_0;  1 drivers
v0x563337615ac0_0 .net "IDEX_MemWrite", 0 0, v0x56333760f880_0;  1 drivers
v0x563337615bb0_0 .net "IDEX_MemtoReg", 0 0, v0x56333760fa20_0;  1 drivers
v0x563337615ca0_0 .net "IDEX_RDaddr", 4 0, v0x56333760fb90_0;  1 drivers
v0x563337615d60_0 .net "IDEX_RS1Addr", 4 0, v0x56333760fcd0_0;  1 drivers
v0x563337615e70_0 .net "IDEX_RS1Data", 31 0, v0x56333760fe40_0;  1 drivers
v0x563337615f80_0 .net "IDEX_RS2Addr", 4 0, v0x56333760ffb0_0;  1 drivers
v0x563337616090_0 .net "IDEX_RS2Data", 31 0, v0x563337610150_0;  1 drivers
v0x5633376161a0_0 .net "IDEX_RegWrite", 0 0, v0x5633376102f0_0;  1 drivers
v0x563337616290_0 .net "IDEX_SignExtend_Res", 31 0, v0x563337610460_0;  1 drivers
v0x5633376163a0_0 .net "IDEX_funct", 9 0, v0x563337610670_0;  1 drivers
v0x5633376164b0_0 .net "IFID_PC", 31 0, v0x563337611330_0;  1 drivers
v0x5633376165c0_0 .net "IFID_instr", 31 0, v0x5633376111f0_0;  1 drivers
v0x5633376166d0_0 .net "MEMWB_ALU_Res", 31 0, v0x5633376118c0_0;  1 drivers
v0x5633376167e0_0 .net "MEMWB_MemRead_Data", 31 0, v0x563337611ab0_0;  1 drivers
v0x5633376168f0_0 .net "MEMWB_MemtoReg", 0 0, v0x563337611c20_0;  1 drivers
v0x5633376169e0_0 .net "MEMWB_RDaddr", 4 0, v0x563337611de0_0;  1 drivers
v0x563337616aa0_0 .net "MEMWB_RegWrite", 0 0, v0x563337611fb0_0;  1 drivers
v0x563337616b40_0 .net "MUX_ALUSrc_Res", 31 0, L_0x563337629190;  1 drivers
v0x563337616c50_0 .net "MUX_MemtoReg_Res", 31 0, L_0x563337629530;  1 drivers
v0x563337616d10_0 .net "MUX_PC_Res", 31 0, L_0x563337629850;  1 drivers
v0x563337616dd0_0 .net "MemRead_Res", 31 0, L_0x563337628e20;  1 drivers
v0x563337616ee0_0 .net "NoOp", 0 0, v0x56333760a6d0_0;  1 drivers
v0x563337616fd0_0 .net "PCWrite", 0 0, v0x56333760a7c0_0;  1 drivers
v0x5633376170c0_0 .net "PC_branch", 31 0, L_0x5633376284a0;  1 drivers
v0x5633376171d0_0 .net "PC_four", 31 0, L_0x5633376183f0;  1 drivers
v0x5633376172e0_0 .net "PC_now", 31 0, v0x56333760d800_0;  1 drivers
v0x563337617430_0 .net "RS1Data", 31 0, L_0x563337629fc0;  1 drivers
v0x5633376174f0_0 .net "RS2Data", 31 0, L_0x56333762a4d0;  1 drivers
v0x5633376175b0_0 .net "ShiftLeft_Res", 31 0, L_0x563337629b90;  1 drivers
v0x563337617670_0 .net "SignExtend_Res", 31 0, v0x563337614190_0;  1 drivers
v0x563337617730_0 .net "Stall", 0 0, v0x56333760ab40_0;  1 drivers
v0x563337617820_0 .net *"_ivl_11", 2 0, L_0x56333762a970;  1 drivers
v0x563337617900_0 .net *"_ivl_9", 6 0, L_0x56333762a8d0;  1 drivers
v0x5633376179e0_0 .net "clk_i", 0 0, v0x563337617d30_0;  1 drivers
v0x563337617a80_0 .net "instr", 31 0, L_0x56333758cfc0;  1 drivers
v0x563337617b90_0 .net "rst_i", 0 0, v0x563337617dd0_0;  1 drivers
v0x563337617c30_0 .net "start_i", 0 0, v0x563337617ee0_0;  1 drivers
L_0x56333762a660 .part v0x5633376111f0_0, 15, 5;
L_0x56333762a700 .part v0x5633376111f0_0, 20, 5;
L_0x56333762a830 .part v0x5633376111f0_0, 0, 7;
L_0x56333762a8d0 .part v0x5633376111f0_0, 25, 7;
L_0x56333762a970 .part v0x5633376111f0_0, 12, 3;
L_0x56333762aa10 .concat [ 3 7 0 0], L_0x56333762a970, L_0x56333762a8d0;
L_0x56333762ab40 .part v0x5633376111f0_0, 7, 5;
L_0x56333762acf0 .part v0x5633376111f0_0, 15, 5;
L_0x56333762ade0 .part v0x5633376111f0_0, 20, 5;
L_0x56333762b040 .part v0x5633376111f0_0, 15, 5;
L_0x56333762b140 .part v0x5633376111f0_0, 20, 5;
S_0x5633375cfc50 .scope module, "ALU" "ALU" 3 166, 4 13 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /NODIR 0 "";
v0x56333759c660_0 .net "ALUCtrl_i", 3 0, v0x5633375d7660_0;  alias, 1 drivers
v0x5633375f4820_0 .net "data1_i", 31 0, L_0x56333762af60;  alias, 1 drivers
v0x5633375d1ea0_0 .net "data2_i", 31 0, L_0x563337629190;  alias, 1 drivers
v0x5633375dd700_0 .var "data_o", 31 0;
E_0x56333753af50 .event edge, v0x56333759c660_0, v0x5633375f4820_0, v0x5633375d1ea0_0;
S_0x563337604da0 .scope module, "ALU_Control" "ALU_Control" 3 173, 5 17 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 4 "ALUCtrl_o";
v0x5633375d7660_0 .var "ALUCtrl_o", 3 0;
v0x5633375d9690_0 .net "ALUOp_i", 1 0, v0x56333760f360_0;  alias, 1 drivers
v0x5633375dc550_0 .net "funct_i", 9 0, v0x563337610670_0;  alias, 1 drivers
E_0x5633375205a0 .event edge, v0x5633375d9690_0, v0x5633375dc550_0;
S_0x5633376050e0 .scope module, "Add_Branch" "Adder" 3 94, 6 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x563337605310_0 .net "data1_in", 31 0, L_0x563337629b90;  alias, 1 drivers
v0x5633376053f0_0 .net "data2_in", 31 0, v0x563337611330_0;  alias, 1 drivers
v0x5633376054d0_0 .net "data_o", 31 0, L_0x5633376284a0;  alias, 1 drivers
L_0x5633376284a0 .arith/sum 32, L_0x563337629b90, v0x563337611330_0;
S_0x563337605610 .scope module, "Add_PC" "Adder" 3 88, 6 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x563337605840_0 .net "data1_in", 31 0, v0x56333760d800_0;  alias, 1 drivers
L_0x7fc5b0e74018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x563337605940_0 .net "data2_in", 31 0, L_0x7fc5b0e74018;  1 drivers
v0x563337605a20_0 .net "data_o", 31 0, L_0x5633376183f0;  alias, 1 drivers
L_0x5633376183f0 .arith/sum 32, v0x56333760d800_0, L_0x7fc5b0e74018;
S_0x563337605b90 .scope module, "And" "AND" 3 100, 7 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data1_in";
    .port_info 1 /INPUT 1 "data2_in";
    .port_info 2 /OUTPUT 1 "data_o";
L_0x5633375d9570 .functor AND 1, v0x5633376065c0_0, L_0x563337628700, C4<1>, C4<1>;
v0x563337605e10_0 .net "data1_in", 0 0, v0x5633376065c0_0;  alias, 1 drivers
v0x563337605ef0_0 .net "data2_in", 0 0, L_0x563337628700;  alias, 1 drivers
v0x563337605fb0_0 .net "data_o", 0 0, L_0x5633375d9570;  alias, 1 drivers
S_0x5633376060d0 .scope module, "Control" "Control" 3 190, 8 11 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /INPUT 1 "NoOp_i";
    .port_info 2 /OUTPUT 1 "RegWrite_o";
    .port_info 3 /OUTPUT 1 "MemtoReg_o";
    .port_info 4 /OUTPUT 1 "MemRead_o";
    .port_info 5 /OUTPUT 1 "MemWrite_o";
    .port_info 6 /OUTPUT 2 "ALUOp_o";
    .port_info 7 /OUTPUT 1 "ALUSrc_o";
    .port_info 8 /OUTPUT 1 "Branch_o";
v0x563337606400_0 .var "ALUOp_o", 1 0;
v0x563337606500_0 .var "ALUSrc_o", 0 0;
v0x5633376065c0_0 .var "Branch_o", 0 0;
v0x5633376066c0_0 .var "MemRead_o", 0 0;
v0x563337606760_0 .var "MemWrite_o", 0 0;
v0x563337606850_0 .var "MemtoReg_o", 0 0;
v0x563337606910_0 .net "NoOp_i", 0 0, v0x56333760a6d0_0;  alias, 1 drivers
v0x5633376069d0_0 .net "Op_i", 6 0, L_0x56333762a830;  1 drivers
v0x563337606ab0_0 .var "RegWrite_o", 0 0;
E_0x5633375f4300 .event edge, v0x563337606910_0, v0x5633376069d0_0;
S_0x563337606c90 .scope module, "Data_Memory" "Data_Memory" 3 126, 9 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 1 "MemWrite_i";
    .port_info 4 /INPUT 32 "data_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0x563337606f00_0 .net "MemRead_i", 0 0, v0x56333760e140_0;  alias, 1 drivers
v0x563337606fe0_0 .net "MemWrite_i", 0 0, v0x56333760e490_0;  alias, 1 drivers
v0x5633376070a0_0 .net *"_ivl_0", 31 0, L_0x563337628b00;  1 drivers
v0x563337607160_0 .net *"_ivl_2", 31 0, L_0x563337628c90;  1 drivers
v0x563337607240_0 .net *"_ivl_4", 29 0, L_0x563337628ba0;  1 drivers
L_0x7fc5b0e74138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563337607370_0 .net *"_ivl_6", 1 0, L_0x7fc5b0e74138;  1 drivers
L_0x7fc5b0e74180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x563337607450_0 .net/2u *"_ivl_8", 31 0, L_0x7fc5b0e74180;  1 drivers
v0x563337607530_0 .net "addr_i", 31 0, v0x56333760dfd0_0;  alias, 1 drivers
v0x563337607610_0 .net "clk_i", 0 0, v0x563337617d30_0;  alias, 1 drivers
v0x5633376076d0_0 .net "data_i", 31 0, v0x56333760e350_0;  alias, 1 drivers
v0x5633376077b0_0 .net "data_o", 31 0, L_0x563337628e20;  alias, 1 drivers
v0x563337607890 .array "memory", 1023 0, 31 0;
E_0x5633375f4340 .event posedge, v0x563337607610_0;
L_0x563337628b00 .array/port v0x563337607890, L_0x563337628c90;
L_0x563337628ba0 .part v0x56333760dfd0_0, 2, 30;
L_0x563337628c90 .concat [ 30 2 0 0], L_0x563337628ba0, L_0x7fc5b0e74138;
L_0x563337628e20 .functor MUXZ 32, L_0x7fc5b0e74180, L_0x563337628b00, v0x56333760e140_0, C4<>;
S_0x563337607a10 .scope module, "Equal" "Equal" 3 106, 10 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 1 "data_o";
v0x563337607c10_0 .net *"_ivl_0", 0 0, L_0x563337628540;  1 drivers
L_0x7fc5b0e74060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x563337607cf0_0 .net/2u *"_ivl_2", 0 0, L_0x7fc5b0e74060;  1 drivers
L_0x7fc5b0e740a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563337607dd0_0 .net/2u *"_ivl_4", 0 0, L_0x7fc5b0e740a8;  1 drivers
v0x563337607e90_0 .net "data1_in", 31 0, L_0x563337629fc0;  alias, 1 drivers
v0x563337607f70_0 .net "data2_in", 31 0, L_0x56333762a4d0;  alias, 1 drivers
v0x5633376080a0_0 .net "data_o", 0 0, L_0x563337628700;  alias, 1 drivers
L_0x563337628540 .cmp/eq 32, L_0x563337629fc0, L_0x56333762a4d0;
L_0x563337628700 .functor MUXZ 1, L_0x7fc5b0e740a8, L_0x7fc5b0e74060, L_0x563337628540, C4<>;
S_0x5633376081a0 .scope module, "ForwardA_MUX" "MUX32_4i" 3 307, 11 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_in";
    .port_info 1 /INPUT 32 "EXRS_Data_in";
    .port_info 2 /INPUT 32 "MEM_ALU_Result_in";
    .port_info 3 /INPUT 32 "WB_WriteData_in";
    .port_info 4 /OUTPUT 32 "MUX_Res_o";
L_0x56333762af60 .functor BUFZ 32, v0x563337608750_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x563337608470_0 .net "EXRS_Data_in", 31 0, v0x56333760fe40_0;  alias, 1 drivers
v0x563337608570_0 .net "Forward_in", 1 0, L_0x56333762ae80;  alias, 1 drivers
v0x563337608650_0 .net "MEM_ALU_Result_in", 31 0, v0x56333760dfd0_0;  alias, 1 drivers
v0x563337608750_0 .var "MUX_Res", 31 0;
v0x563337608810_0 .net "MUX_Res_o", 31 0, L_0x56333762af60;  alias, 1 drivers
v0x5633376088d0_0 .net "WB_WriteData_in", 31 0, L_0x563337629530;  alias, 1 drivers
E_0x5633375f3220 .event edge, v0x563337608570_0, v0x563337608470_0, v0x5633376088d0_0, v0x563337607530_0;
S_0x563337608a60 .scope module, "ForwardB_MUX" "MUX32_4i" 3 315, 11 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Forward_in";
    .port_info 1 /INPUT 32 "EXRS_Data_in";
    .port_info 2 /INPUT 32 "MEM_ALU_Result_in";
    .port_info 3 /INPUT 32 "WB_WriteData_in";
    .port_info 4 /OUTPUT 32 "MUX_Res_o";
v0x563337608d50_0 .net "EXRS_Data_in", 31 0, v0x563337610150_0;  alias, 1 drivers
v0x563337608e50_0 .net "Forward_in", 1 0, L_0x56333762aef0;  alias, 1 drivers
v0x563337608f30_0 .net "MEM_ALU_Result_in", 31 0, v0x56333760dfd0_0;  alias, 1 drivers
v0x563337609050_0 .var "MUX_Res", 31 0;
v0x563337609130_0 .net "MUX_Res_o", 31 0, v0x563337609050_0;  alias, 1 drivers
v0x563337609260_0 .net "WB_WriteData_in", 31 0, L_0x563337629530;  alias, 1 drivers
E_0x563337608cc0 .event edge, v0x563337608e50_0, v0x563337608d50_0, v0x5633376088d0_0, v0x563337607530_0;
S_0x5633376093a0 .scope module, "Forwarding_Unit" "Forwarding_Unit" 3 296, 12 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_RS1_i";
    .port_info 1 /INPUT 5 "EX_RS2_i";
    .port_info 2 /INPUT 1 "MEM_RegWrite_i";
    .port_info 3 /INPUT 5 "MEM_Rd_i";
    .port_info 4 /INPUT 1 "WB_RegWrite_i";
    .port_info 5 /INPUT 5 "WB_Rd_i";
    .port_info 6 /OUTPUT 2 "Forward_A_o";
    .port_info 7 /OUTPUT 2 "Forward_B_o";
L_0x56333762ae80 .functor BUFZ 2, v0x563337609a00_0, C4<00>, C4<00>, C4<00>;
L_0x56333762aef0 .functor BUFZ 2, v0x563337609bd0_0, C4<00>, C4<00>, C4<00>;
v0x563337609750_0 .net "EX_RS1_i", 4 0, v0x56333760fcd0_0;  alias, 1 drivers
v0x563337609850_0 .net "EX_RS2_i", 4 0, v0x56333760ffb0_0;  alias, 1 drivers
v0x563337609930_0 .net "Forward_A_o", 1 0, L_0x56333762ae80;  alias, 1 drivers
v0x563337609a00_0 .var "Forward_A_res", 1 0;
v0x563337609ac0_0 .net "Forward_B_o", 1 0, L_0x56333762aef0;  alias, 1 drivers
v0x563337609bd0_0 .var "Forward_B_res", 1 0;
v0x563337609c90_0 .net "MEM_Rd_i", 4 0, v0x56333760e7f0_0;  alias, 1 drivers
v0x563337609d70_0 .net "MEM_RegWrite_i", 0 0, v0x56333760e960_0;  alias, 1 drivers
v0x563337609e30_0 .net "WB_Rd_i", 4 0, v0x563337611de0_0;  alias, 1 drivers
v0x563337609fa0_0 .net "WB_RegWrite_i", 0 0, v0x563337611fb0_0;  alias, 1 drivers
v0x56333760a060_0 .var "flag_A", 0 0;
v0x56333760a120_0 .var "flag_B", 0 0;
E_0x5633376096a0/0 .event edge, v0x563337609d70_0, v0x563337609c90_0, v0x563337609750_0, v0x563337609850_0;
E_0x5633376096a0/1 .event edge, v0x563337609fa0_0, v0x563337609e30_0, v0x56333760a060_0, v0x56333760a120_0;
E_0x5633376096a0 .event/or E_0x5633376096a0/0, E_0x5633376096a0/1;
S_0x56333760a2e0 .scope module, "Hazard_Detection" "Hazard_Detection" 3 323, 13 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "RS1addr_i";
    .port_info 1 /INPUT 5 "RS2addr_i";
    .port_info 2 /INPUT 1 "MemRead_i";
    .port_info 3 /INPUT 5 "RdAddr_i";
    .port_info 4 /OUTPUT 1 "PCWrite_o";
    .port_info 5 /OUTPUT 1 "Stall_o";
    .port_info 6 /OUTPUT 1 "NoOp_o";
v0x56333760a5f0_0 .net "MemRead_i", 0 0, v0x56333760f6f0_0;  alias, 1 drivers
v0x56333760a6d0_0 .var "NoOp_o", 0 0;
v0x56333760a7c0_0 .var "PCWrite_o", 0 0;
v0x56333760a890_0 .net "RS1addr_i", 4 0, L_0x56333762b040;  1 drivers
v0x56333760a930_0 .net "RS2addr_i", 4 0, L_0x56333762b140;  1 drivers
v0x56333760aa60_0 .net "RdAddr_i", 4 0, v0x56333760fb90_0;  alias, 1 drivers
v0x56333760ab40_0 .var "Stall_o", 0 0;
E_0x56333760a560 .event edge, v0x56333760a5f0_0, v0x56333760aa60_0, v0x56333760a890_0, v0x56333760a930_0;
S_0x56333760ad20 .scope module, "Instruction_Memory" "Instruction_Memory" 3 121, 14 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x56333758cfc0 .functor BUFZ 32, L_0x563337628830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56333760af20_0 .net *"_ivl_0", 31 0, L_0x563337628830;  1 drivers
v0x56333760b020_0 .net *"_ivl_2", 31 0, L_0x563337628970;  1 drivers
v0x56333760b100_0 .net *"_ivl_4", 29 0, L_0x5633376288d0;  1 drivers
L_0x7fc5b0e740f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56333760b1c0_0 .net *"_ivl_6", 1 0, L_0x7fc5b0e740f0;  1 drivers
v0x56333760b2a0_0 .net "addr_i", 31 0, v0x56333760d800_0;  alias, 1 drivers
v0x56333760b3b0_0 .net "instr_o", 31 0, L_0x56333758cfc0;  alias, 1 drivers
v0x56333760b470 .array "memory", 255 0, 31 0;
L_0x563337628830 .array/port v0x56333760b470, L_0x563337628970;
L_0x5633376288d0 .part v0x56333760d800_0, 2, 30;
L_0x563337628970 .concat [ 30 2 0 0], L_0x5633376288d0, L_0x7fc5b0e740f0;
S_0x56333760b590 .scope module, "MUX_ALUSrc" "MUX32" 3 135, 15 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x56333760b7a0_0 .net *"_ivl_0", 31 0, L_0x563337628f60;  1 drivers
L_0x7fc5b0e741c8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56333760b880_0 .net *"_ivl_3", 30 0, L_0x7fc5b0e741c8;  1 drivers
L_0x7fc5b0e74210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56333760b960_0 .net/2u *"_ivl_4", 31 0, L_0x7fc5b0e74210;  1 drivers
v0x56333760ba50_0 .net *"_ivl_6", 0 0, L_0x563337629050;  1 drivers
v0x56333760bb10_0 .net "data1_i", 31 0, v0x563337609050_0;  alias, 1 drivers
v0x56333760bc20_0 .net "data2_i", 31 0, v0x563337610460_0;  alias, 1 drivers
v0x56333760bce0_0 .net "data_o", 31 0, L_0x563337629190;  alias, 1 drivers
v0x56333760bdd0_0 .net "select_i", 0 0, v0x56333760f530_0;  alias, 1 drivers
L_0x563337628f60 .concat [ 1 31 0 0], v0x56333760f530_0, L_0x7fc5b0e741c8;
L_0x563337629050 .cmp/eq 32, L_0x563337628f60, L_0x7fc5b0e74210;
L_0x563337629190 .functor MUXZ 32, v0x563337610460_0, v0x563337609050_0, L_0x563337629050, C4<>;
S_0x56333760bf20 .scope module, "MUX_MemtoReg" "MUX32" 3 142, 15 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x56333760c100_0 .net *"_ivl_0", 31 0, L_0x563337629310;  1 drivers
L_0x7fc5b0e74258 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56333760c200_0 .net *"_ivl_3", 30 0, L_0x7fc5b0e74258;  1 drivers
L_0x7fc5b0e742a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56333760c2e0_0 .net/2u *"_ivl_4", 31 0, L_0x7fc5b0e742a0;  1 drivers
v0x56333760c3d0_0 .net *"_ivl_6", 0 0, L_0x563337629440;  1 drivers
v0x56333760c490_0 .net "data1_i", 31 0, v0x5633376118c0_0;  alias, 1 drivers
v0x56333760c5c0_0 .net "data2_i", 31 0, v0x563337611ab0_0;  alias, 1 drivers
v0x56333760c6a0_0 .net "data_o", 31 0, L_0x563337629530;  alias, 1 drivers
v0x56333760c7b0_0 .net "select_i", 0 0, v0x563337611c20_0;  alias, 1 drivers
L_0x563337629310 .concat [ 1 31 0 0], v0x563337611c20_0, L_0x7fc5b0e74258;
L_0x563337629440 .cmp/eq 32, L_0x563337629310, L_0x7fc5b0e742a0;
L_0x563337629530 .functor MUXZ 32, v0x563337611ab0_0, v0x5633376118c0_0, L_0x563337629440, C4<>;
S_0x56333760c8f0 .scope module, "MUX_PC" "MUX32" 3 149, 15 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x56333760cad0_0 .net *"_ivl_0", 31 0, L_0x563337629620;  1 drivers
L_0x7fc5b0e742e8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56333760cbd0_0 .net *"_ivl_3", 30 0, L_0x7fc5b0e742e8;  1 drivers
L_0x7fc5b0e74330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56333760ccb0_0 .net/2u *"_ivl_4", 31 0, L_0x7fc5b0e74330;  1 drivers
v0x56333760cd70_0 .net *"_ivl_6", 0 0, L_0x563337629710;  1 drivers
v0x56333760ce30_0 .net "data1_i", 31 0, L_0x5633376183f0;  alias, 1 drivers
v0x56333760cf40_0 .net "data2_i", 31 0, L_0x5633376284a0;  alias, 1 drivers
v0x56333760d010_0 .net "data_o", 31 0, L_0x563337629850;  alias, 1 drivers
v0x56333760d0d0_0 .net "select_i", 0 0, L_0x5633375d9570;  alias, 1 drivers
L_0x563337629620 .concat [ 1 31 0 0], L_0x5633375d9570, L_0x7fc5b0e742e8;
L_0x563337629710 .cmp/eq 32, L_0x563337629620, L_0x7fc5b0e74330;
L_0x563337629850 .functor MUXZ 32, L_0x5633376284a0, L_0x5633376183f0, L_0x563337629710, C4<>;
S_0x56333760d230 .scope module, "PC" "PC" 3 112, 16 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 1 "PCWrite_i";
    .port_info 4 /INPUT 32 "pc_i";
    .port_info 5 /OUTPUT 32 "pc_o";
v0x56333760d570_0 .net "PCWrite_i", 0 0, v0x56333760a7c0_0;  alias, 1 drivers
v0x56333760d630_0 .net "clk_i", 0 0, v0x563337617d30_0;  alias, 1 drivers
v0x56333760d700_0 .net "pc_i", 31 0, L_0x563337629850;  alias, 1 drivers
v0x56333760d800_0 .var "pc_o", 31 0;
v0x56333760d8f0_0 .net "rst_i", 0 0, v0x563337617dd0_0;  alias, 1 drivers
v0x56333760d9e0_0 .net "start_i", 0 0, v0x563337617ee0_0;  alias, 1 drivers
E_0x56333760d4f0 .event posedge, v0x56333760d8f0_0, v0x563337607610_0;
S_0x56333760db80 .scope module, "Register_EXMEM" "Register_EXMEM" 3 253, 17 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "ALU_Res_i";
    .port_info 3 /OUTPUT 32 "ALU_Res_o";
    .port_info 4 /INPUT 32 "MemWrite_Data_i";
    .port_info 5 /OUTPUT 32 "MemWrite_Data_o";
    .port_info 6 /INPUT 5 "RDaddr_i";
    .port_info 7 /OUTPUT 5 "RDaddr_o";
    .port_info 8 /INPUT 1 "RegWrite_i";
    .port_info 9 /INPUT 1 "MemtoReg_i";
    .port_info 10 /INPUT 1 "MemRead_i";
    .port_info 11 /INPUT 1 "MemWrite_i";
    .port_info 12 /OUTPUT 1 "RegWrite_o";
    .port_info 13 /OUTPUT 1 "MemtoReg_o";
    .port_info 14 /OUTPUT 1 "MemRead_o";
    .port_info 15 /OUTPUT 1 "MemWrite_o";
v0x56333760def0_0 .net "ALU_Res_i", 31 0, v0x5633375dd700_0;  alias, 1 drivers
v0x56333760dfd0_0 .var "ALU_Res_o", 31 0;
v0x56333760e070_0 .net "MemRead_i", 0 0, v0x56333760f6f0_0;  alias, 1 drivers
v0x56333760e140_0 .var "MemRead_o", 0 0;
v0x56333760e210_0 .net "MemWrite_Data_i", 31 0, v0x563337609050_0;  alias, 1 drivers
v0x56333760e350_0 .var "MemWrite_Data_o", 31 0;
v0x56333760e3f0_0 .net "MemWrite_i", 0 0, v0x56333760f880_0;  alias, 1 drivers
v0x56333760e490_0 .var "MemWrite_o", 0 0;
v0x56333760e530_0 .net "MemtoReg_i", 0 0, v0x56333760fa20_0;  alias, 1 drivers
v0x56333760e660_0 .var "MemtoReg_o", 0 0;
v0x56333760e700_0 .net "RDaddr_i", 4 0, v0x56333760fb90_0;  alias, 1 drivers
v0x56333760e7f0_0 .var "RDaddr_o", 4 0;
v0x56333760e8c0_0 .net "RegWrite_i", 0 0, v0x5633376102f0_0;  alias, 1 drivers
v0x56333760e960_0 .var "RegWrite_o", 0 0;
v0x56333760ea30_0 .net "clk_i", 0 0, v0x563337617d30_0;  alias, 1 drivers
v0x56333760ead0_0 .net "start_i", 0 0, v0x563337617ee0_0;  alias, 1 drivers
S_0x56333760edc0 .scope module, "Register_IDEX" "Register_IDEX" 3 215, 18 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "RS1Data_i";
    .port_info 3 /INPUT 32 "RS2Data_i";
    .port_info 4 /OUTPUT 32 "RS1Data_o";
    .port_info 5 /OUTPUT 32 "RS2Data_o";
    .port_info 6 /INPUT 32 "SignExtend_Res_i";
    .port_info 7 /OUTPUT 32 "SignExtend_Res_o";
    .port_info 8 /INPUT 10 "funct_i";
    .port_info 9 /OUTPUT 10 "funct_o";
    .port_info 10 /INPUT 5 "RDaddr_i";
    .port_info 11 /OUTPUT 5 "RDaddr_o";
    .port_info 12 /INPUT 5 "RS1Addr_i";
    .port_info 13 /INPUT 5 "RS2Addr_i";
    .port_info 14 /OUTPUT 5 "RS1Addr_o";
    .port_info 15 /OUTPUT 5 "RS2Addr_o";
    .port_info 16 /INPUT 1 "RegWrite_i";
    .port_info 17 /INPUT 1 "MemtoReg_i";
    .port_info 18 /INPUT 1 "MemRead_i";
    .port_info 19 /INPUT 1 "MemWrite_i";
    .port_info 20 /INPUT 2 "ALUOp_i";
    .port_info 21 /INPUT 1 "ALUSrc_i";
    .port_info 22 /OUTPUT 1 "RegWrite_o";
    .port_info 23 /OUTPUT 1 "MemtoReg_o";
    .port_info 24 /OUTPUT 1 "MemRead_o";
    .port_info 25 /OUTPUT 1 "MemWrite_o";
    .port_info 26 /OUTPUT 2 "ALUOp_o";
    .port_info 27 /OUTPUT 1 "ALUSrc_o";
v0x56333760f250_0 .net "ALUOp_i", 1 0, v0x563337606400_0;  alias, 1 drivers
v0x56333760f360_0 .var "ALUOp_o", 1 0;
v0x56333760f430_0 .net "ALUSrc_i", 0 0, v0x563337606500_0;  alias, 1 drivers
v0x56333760f530_0 .var "ALUSrc_o", 0 0;
v0x56333760f600_0 .net "MemRead_i", 0 0, v0x5633376066c0_0;  alias, 1 drivers
v0x56333760f6f0_0 .var "MemRead_o", 0 0;
v0x56333760f7e0_0 .net "MemWrite_i", 0 0, v0x563337606760_0;  alias, 1 drivers
v0x56333760f880_0 .var "MemWrite_o", 0 0;
v0x56333760f950_0 .net "MemtoReg_i", 0 0, v0x563337606850_0;  alias, 1 drivers
v0x56333760fa20_0 .var "MemtoReg_o", 0 0;
v0x56333760faf0_0 .net "RDaddr_i", 4 0, L_0x56333762ab40;  1 drivers
v0x56333760fb90_0 .var "RDaddr_o", 4 0;
v0x56333760fc30_0 .net "RS1Addr_i", 4 0, L_0x56333762acf0;  1 drivers
v0x56333760fcd0_0 .var "RS1Addr_o", 4 0;
v0x56333760fd70_0 .net "RS1Data_i", 31 0, L_0x563337629fc0;  alias, 1 drivers
v0x56333760fe40_0 .var "RS1Data_o", 31 0;
v0x56333760ff10_0 .net "RS2Addr_i", 4 0, L_0x56333762ade0;  1 drivers
v0x56333760ffb0_0 .var "RS2Addr_o", 4 0;
v0x563337610080_0 .net "RS2Data_i", 31 0, L_0x56333762a4d0;  alias, 1 drivers
v0x563337610150_0 .var "RS2Data_o", 31 0;
v0x563337610220_0 .net "RegWrite_i", 0 0, v0x563337606ab0_0;  alias, 1 drivers
v0x5633376102f0_0 .var "RegWrite_o", 0 0;
v0x5633376103c0_0 .net "SignExtend_Res_i", 31 0, v0x563337614190_0;  alias, 1 drivers
v0x563337610460_0 .var "SignExtend_Res_o", 31 0;
v0x563337610530_0 .net "clk_i", 0 0, v0x563337617d30_0;  alias, 1 drivers
v0x5633376105d0_0 .net "funct_i", 9 0, L_0x56333762aa10;  1 drivers
v0x563337610670_0 .var "funct_o", 9 0;
v0x563337610760_0 .net "start_i", 0 0, v0x563337617ee0_0;  alias, 1 drivers
S_0x563337610bb0 .scope module, "Register_IFID" "Register_IFID" 3 202, 19 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "instr_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "instr_o";
    .port_info 5 /OUTPUT 32 "pc_o";
    .port_info 6 /INPUT 1 "Stall_i";
    .port_info 7 /INPUT 1 "Flush_i";
v0x563337610eb0_0 .net "Flush_i", 0 0, L_0x5633375d9570;  alias, 1 drivers
v0x563337610fc0_0 .net "Stall_i", 0 0, v0x56333760ab40_0;  alias, 1 drivers
v0x563337611080_0 .net "clk_i", 0 0, v0x563337617d30_0;  alias, 1 drivers
v0x563337611120_0 .net "instr_i", 31 0, L_0x56333758cfc0;  alias, 1 drivers
v0x5633376111f0_0 .var "instr_o", 31 0;
v0x563337611290_0 .net "pc_i", 31 0, v0x56333760d800_0;  alias, 1 drivers
v0x563337611330_0 .var "pc_o", 31 0;
v0x5633376113f0_0 .net "start_i", 0 0, v0x563337617ee0_0;  alias, 1 drivers
S_0x5633376115c0 .scope module, "Register_MEMWB" "Register_MEMWB" 3 277, 20 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "start_i";
    .port_info 2 /INPUT 32 "MemAddr_i";
    .port_info 3 /INPUT 32 "MemRead_Data_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /OUTPUT 32 "MemAddr_o";
    .port_info 6 /OUTPUT 32 "MemRead_Data_o";
    .port_info 7 /OUTPUT 5 "RDaddr_o";
    .port_info 8 /INPUT 1 "RegWrite_i";
    .port_info 9 /INPUT 1 "MemtoReg_i";
    .port_info 10 /OUTPUT 1 "RegWrite_o";
    .port_info 11 /OUTPUT 1 "MemtoReg_o";
v0x563337611750_0 .net "MemAddr_i", 31 0, v0x56333760dfd0_0;  alias, 1 drivers
v0x5633376118c0_0 .var "MemAddr_o", 31 0;
v0x5633376119b0_0 .net "MemRead_Data_i", 31 0, L_0x563337628e20;  alias, 1 drivers
v0x563337611ab0_0 .var "MemRead_Data_o", 31 0;
v0x563337611b80_0 .net "MemtoReg_i", 0 0, v0x56333760e660_0;  alias, 1 drivers
v0x563337611c20_0 .var "MemtoReg_o", 0 0;
v0x563337611cf0_0 .net "RDaddr_i", 4 0, v0x56333760e7f0_0;  alias, 1 drivers
v0x563337611de0_0 .var "RDaddr_o", 4 0;
v0x563337611e80_0 .net "RegWrite_i", 0 0, v0x56333760e960_0;  alias, 1 drivers
v0x563337611fb0_0 .var "RegWrite_o", 0 0;
v0x563337612050_0 .net "clk_i", 0 0, v0x563337617d30_0;  alias, 1 drivers
v0x5633376120f0_0 .net "start_i", 0 0, v0x563337617ee0_0;  alias, 1 drivers
S_0x563337612320 .scope module, "Registers" "Registers" 3 179, 21 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x5633375ea7f0 .functor AND 1, L_0x563337629cc0, v0x563337611fb0_0, C4<1>, C4<1>;
L_0x56333762a1a0 .functor AND 1, L_0x56333762a100, v0x563337611fb0_0, C4<1>, C4<1>;
v0x5633376125d0_0 .net "RDaddr_i", 4 0, v0x563337611de0_0;  alias, 1 drivers
v0x563337612700_0 .net "RDdata_i", 31 0, L_0x563337629530;  alias, 1 drivers
v0x5633376127c0_0 .net "RS1addr_i", 4 0, L_0x56333762a660;  1 drivers
v0x563337612880_0 .net "RS1data_o", 31 0, L_0x563337629fc0;  alias, 1 drivers
v0x563337612990_0 .net "RS2addr_i", 4 0, L_0x56333762a700;  1 drivers
v0x563337612ac0_0 .net "RS2data_o", 31 0, L_0x56333762a4d0;  alias, 1 drivers
v0x563337612bd0_0 .net "RegWrite_i", 0 0, v0x563337611fb0_0;  alias, 1 drivers
v0x563337612cc0_0 .net *"_ivl_0", 0 0, L_0x563337629cc0;  1 drivers
v0x563337612d80_0 .net *"_ivl_12", 0 0, L_0x56333762a100;  1 drivers
v0x563337612ed0_0 .net *"_ivl_15", 0 0, L_0x56333762a1a0;  1 drivers
v0x563337612f90_0 .net *"_ivl_16", 31 0, L_0x56333762a260;  1 drivers
v0x563337613070_0 .net *"_ivl_18", 6 0, L_0x56333762a340;  1 drivers
L_0x7fc5b0e74408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x563337613150_0 .net *"_ivl_21", 1 0, L_0x7fc5b0e74408;  1 drivers
v0x563337613230_0 .net *"_ivl_3", 0 0, L_0x5633375ea7f0;  1 drivers
v0x5633376132f0_0 .net *"_ivl_4", 31 0, L_0x563337629e80;  1 drivers
v0x5633376133d0_0 .net *"_ivl_6", 6 0, L_0x563337629f20;  1 drivers
L_0x7fc5b0e743c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5633376134b0_0 .net *"_ivl_9", 1 0, L_0x7fc5b0e743c0;  1 drivers
v0x5633376136a0_0 .net "clk_i", 0 0, v0x563337617d30_0;  alias, 1 drivers
v0x563337613740 .array/s "register", 31 0, 31 0;
L_0x563337629cc0 .cmp/eq 5, L_0x56333762a660, v0x563337611de0_0;
L_0x563337629e80 .array/port v0x563337613740, L_0x563337629f20;
L_0x563337629f20 .concat [ 5 2 0 0], L_0x56333762a660, L_0x7fc5b0e743c0;
L_0x563337629fc0 .functor MUXZ 32, L_0x563337629e80, L_0x563337629530, L_0x5633375ea7f0, C4<>;
L_0x56333762a100 .cmp/eq 5, L_0x56333762a700, v0x563337611de0_0;
L_0x56333762a260 .array/port v0x563337613740, L_0x56333762a340;
L_0x56333762a340 .concat [ 5 2 0 0], L_0x56333762a700, L_0x7fc5b0e74408;
L_0x56333762a4d0 .functor MUXZ 32, L_0x56333762a260, L_0x563337629530, L_0x56333762a1a0, C4<>;
S_0x563337613900 .scope module, "ShiftLeft" "Shift_Left" 3 161, 22 1 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x563337613ab0_0 .net *"_ivl_2", 30 0, L_0x563337629a60;  1 drivers
L_0x7fc5b0e74378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x563337613bb0_0 .net *"_ivl_4", 0 0, L_0x7fc5b0e74378;  1 drivers
v0x563337613c90_0 .net "data_i", 31 0, v0x563337614190_0;  alias, 1 drivers
v0x563337613d30_0 .net "data_o", 31 0, L_0x563337629b90;  alias, 1 drivers
L_0x563337629a60 .part v0x563337614190_0, 0, 31;
L_0x563337629b90 .concat [ 1 31 0 0], L_0x7fc5b0e74378, L_0x563337629a60;
S_0x563337613e10 .scope module, "Sign_Extend" "Sign_Extend" 3 156, 23 7 0, S_0x5633375d1340;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x5633376140b0_0 .net "data_i", 31 0, v0x5633376111f0_0;  alias, 1 drivers
v0x563337614190_0 .var "data_o", 31 0;
E_0x563337614030 .event edge, v0x5633376111f0_0;
    .scope S_0x56333760d230;
T_0 ;
    %wait E_0x56333760d4f0;
    %load/vec4 v0x56333760d8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56333760d800_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x56333760d570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x56333760d9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x56333760d700_0;
    %assign/vec4 v0x56333760d800_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x56333760d800_0;
    %assign/vec4 v0x56333760d800_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x563337606c90;
T_1 ;
    %wait E_0x5633375f4340;
    %load/vec4 v0x563337606fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x5633376076d0_0;
    %load/vec4 v0x563337607530_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563337607890, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x563337613e10;
T_2 ;
    %wait E_0x563337614030;
    %load/vec4 v0x5633376140b0_0;
    %parti/s 7, 0, 2;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563337614190_0, 0, 32;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563337614190_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x5633376140b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5633376140b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563337614190_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x5633376140b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x5633376140b0_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x563337614190_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x5633376140b0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563337614190_0, 4, 20;
    %load/vec4 v0x5633376140b0_0;
    %parti/s 7, 25, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563337614190_0, 4, 7;
    %load/vec4 v0x5633376140b0_0;
    %parti/s 5, 7, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563337614190_0, 4, 5;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x5633376140b0_0;
    %parti/s 1, 31, 6;
    %replicate 21;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563337614190_0, 4, 21;
    %load/vec4 v0x5633376140b0_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563337614190_0, 4, 1;
    %load/vec4 v0x5633376140b0_0;
    %parti/s 6, 25, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563337614190_0, 4, 6;
    %load/vec4 v0x5633376140b0_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x563337614190_0, 4, 4;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5633375cfc50;
T_3 ;
    %wait E_0x56333753af50;
    %load/vec4 v0x56333759c660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5633375dd700_0, 0;
    %jmp T_3.12;
T_3.0 ;
    %load/vec4 v0x5633375f4820_0;
    %load/vec4 v0x5633375d1ea0_0;
    %and;
    %assign/vec4 v0x5633375dd700_0, 0;
    %jmp T_3.12;
T_3.1 ;
    %load/vec4 v0x5633375f4820_0;
    %load/vec4 v0x5633375d1ea0_0;
    %xor;
    %assign/vec4 v0x5633375dd700_0, 0;
    %jmp T_3.12;
T_3.2 ;
    %load/vec4 v0x5633375f4820_0;
    %ix/getv 4, v0x5633375d1ea0_0;
    %shiftl 4;
    %assign/vec4 v0x5633375dd700_0, 0;
    %jmp T_3.12;
T_3.3 ;
    %load/vec4 v0x5633375f4820_0;
    %load/vec4 v0x5633375d1ea0_0;
    %add;
    %assign/vec4 v0x5633375dd700_0, 0;
    %jmp T_3.12;
T_3.4 ;
    %load/vec4 v0x5633375f4820_0;
    %load/vec4 v0x5633375d1ea0_0;
    %sub;
    %assign/vec4 v0x5633375dd700_0, 0;
    %jmp T_3.12;
T_3.5 ;
    %load/vec4 v0x5633375f4820_0;
    %load/vec4 v0x5633375d1ea0_0;
    %mul;
    %assign/vec4 v0x5633375dd700_0, 0;
    %jmp T_3.12;
T_3.6 ;
    %load/vec4 v0x5633375f4820_0;
    %load/vec4 v0x5633375d1ea0_0;
    %add;
    %assign/vec4 v0x5633375dd700_0, 0;
    %jmp T_3.12;
T_3.7 ;
    %load/vec4 v0x5633375f4820_0;
    %load/vec4 v0x5633375d1ea0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x5633375dd700_0, 0;
    %jmp T_3.12;
T_3.8 ;
    %load/vec4 v0x5633375f4820_0;
    %load/vec4 v0x5633375d1ea0_0;
    %add;
    %assign/vec4 v0x5633375dd700_0, 0;
    %jmp T_3.12;
T_3.9 ;
    %load/vec4 v0x5633375f4820_0;
    %load/vec4 v0x5633375d1ea0_0;
    %add;
    %assign/vec4 v0x5633375dd700_0, 0;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5633375dd700_0, 0;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x563337604da0;
T_4 ;
    %wait E_0x5633375205a0;
    %load/vec4 v0x5633375d9690_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %jmp T_4.4;
T_4.0 ;
    %load/vec4 v0x5633375dc550_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5633375d7660_0, 0;
    %jmp T_4.12;
T_4.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5633375d7660_0, 0;
    %jmp T_4.12;
T_4.6 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5633375d7660_0, 0;
    %jmp T_4.12;
T_4.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5633375d7660_0, 0;
    %jmp T_4.12;
T_4.8 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5633375d7660_0, 0;
    %jmp T_4.12;
T_4.9 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5633375d7660_0, 0;
    %jmp T_4.12;
T_4.10 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5633375d7660_0, 0;
    %jmp T_4.12;
T_4.12 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.1 ;
    %load/vec4 v0x5633375dc550_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5633375d7660_0, 0;
    %jmp T_4.17;
T_4.13 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5633375d7660_0, 0;
    %jmp T_4.17;
T_4.14 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5633375d7660_0, 0;
    %jmp T_4.17;
T_4.15 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5633375d7660_0, 0;
    %jmp T_4.17;
T_4.17 ;
    %pop/vec4 1;
    %jmp T_4.4;
T_4.2 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5633375d7660_0, 0;
    %jmp T_4.4;
T_4.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x5633375d7660_0, 0;
    %jmp T_4.4;
T_4.4 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x563337612320;
T_5 ;
    %wait E_0x5633375f4340;
    %load/vec4 v0x563337612bd0_0;
    %load/vec4 v0x5633376125d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x563337612700_0;
    %load/vec4 v0x5633376125d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x563337613740, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5633376060d0;
T_6 ;
    %wait E_0x5633375f4300;
    %load/vec4 v0x563337606910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633376066c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606760_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563337606400_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633376065c0_0, 0, 1;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5633376069d0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633376066c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606760_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563337606400_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633376065c0_0, 0, 1;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563337606ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633376066c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606760_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563337606400_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633376065c0_0, 0, 1;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563337606ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633376066c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606760_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563337606400_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563337606500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633376065c0_0, 0, 1;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563337606ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563337606850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5633376066c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606760_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563337606400_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563337606500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633376065c0_0, 0, 1;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633376066c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563337606760_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563337606400_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563337606500_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633376065c0_0, 0, 1;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633376066c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606760_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x563337606400_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337606500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5633376065c0_0, 0, 1;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x563337610bb0;
T_7 ;
    %wait E_0x5633375f4340;
    %load/vec4 v0x5633376113f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5633376111f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563337611330_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x563337610eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5633376111f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x563337611330_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x563337610fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x5633376111f0_0;
    %assign/vec4 v0x5633376111f0_0, 0;
    %load/vec4 v0x563337611330_0;
    %assign/vec4 v0x563337611330_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x563337611120_0;
    %assign/vec4 v0x5633376111f0_0, 0;
    %load/vec4 v0x563337611290_0;
    %assign/vec4 v0x563337611330_0, 0;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56333760edc0;
T_8 ;
    %wait E_0x5633375f4340;
    %load/vec4 v0x563337610760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x56333760fd70_0;
    %assign/vec4 v0x56333760fe40_0, 0;
    %load/vec4 v0x563337610080_0;
    %assign/vec4 v0x563337610150_0, 0;
    %load/vec4 v0x5633376103c0_0;
    %assign/vec4 v0x563337610460_0, 0;
    %load/vec4 v0x5633376105d0_0;
    %assign/vec4 v0x563337610670_0, 0;
    %load/vec4 v0x56333760faf0_0;
    %assign/vec4 v0x56333760fb90_0, 0;
    %load/vec4 v0x56333760fc30_0;
    %assign/vec4 v0x56333760fcd0_0, 0;
    %load/vec4 v0x56333760ff10_0;
    %assign/vec4 v0x56333760ffb0_0, 0;
    %load/vec4 v0x563337610220_0;
    %assign/vec4 v0x5633376102f0_0, 0;
    %load/vec4 v0x56333760f950_0;
    %assign/vec4 v0x56333760fa20_0, 0;
    %load/vec4 v0x56333760f600_0;
    %assign/vec4 v0x56333760f6f0_0, 0;
    %load/vec4 v0x56333760f7e0_0;
    %assign/vec4 v0x56333760f880_0, 0;
    %load/vec4 v0x56333760f250_0;
    %assign/vec4 v0x56333760f360_0, 0;
    %load/vec4 v0x56333760f430_0;
    %assign/vec4 v0x56333760f530_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56333760fe40_0;
    %assign/vec4 v0x56333760fe40_0, 0;
    %load/vec4 v0x563337610150_0;
    %assign/vec4 v0x563337610150_0, 0;
    %load/vec4 v0x563337610460_0;
    %assign/vec4 v0x563337610460_0, 0;
    %load/vec4 v0x563337610670_0;
    %assign/vec4 v0x563337610670_0, 0;
    %load/vec4 v0x56333760fb90_0;
    %assign/vec4 v0x56333760fb90_0, 0;
    %load/vec4 v0x56333760fcd0_0;
    %assign/vec4 v0x56333760fcd0_0, 0;
    %load/vec4 v0x56333760ffb0_0;
    %assign/vec4 v0x56333760ffb0_0, 0;
    %load/vec4 v0x5633376102f0_0;
    %assign/vec4 v0x5633376102f0_0, 0;
    %load/vec4 v0x56333760fa20_0;
    %assign/vec4 v0x56333760fa20_0, 0;
    %load/vec4 v0x56333760f6f0_0;
    %assign/vec4 v0x56333760f6f0_0, 0;
    %load/vec4 v0x56333760f880_0;
    %assign/vec4 v0x56333760f880_0, 0;
    %load/vec4 v0x56333760f360_0;
    %assign/vec4 v0x56333760f360_0, 0;
    %load/vec4 v0x56333760f530_0;
    %assign/vec4 v0x56333760f530_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56333760db80;
T_9 ;
    %wait E_0x5633375f4340;
    %load/vec4 v0x56333760ead0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x56333760def0_0;
    %assign/vec4 v0x56333760dfd0_0, 0;
    %load/vec4 v0x56333760e210_0;
    %assign/vec4 v0x56333760e350_0, 0;
    %load/vec4 v0x56333760e700_0;
    %assign/vec4 v0x56333760e7f0_0, 0;
    %load/vec4 v0x56333760e8c0_0;
    %assign/vec4 v0x56333760e960_0, 0;
    %load/vec4 v0x56333760e530_0;
    %assign/vec4 v0x56333760e660_0, 0;
    %load/vec4 v0x56333760e070_0;
    %assign/vec4 v0x56333760e140_0, 0;
    %load/vec4 v0x56333760e3f0_0;
    %assign/vec4 v0x56333760e490_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x56333760dfd0_0;
    %assign/vec4 v0x56333760dfd0_0, 0;
    %load/vec4 v0x56333760e350_0;
    %assign/vec4 v0x56333760e350_0, 0;
    %load/vec4 v0x56333760e7f0_0;
    %assign/vec4 v0x56333760e7f0_0, 0;
    %load/vec4 v0x56333760e960_0;
    %assign/vec4 v0x56333760e960_0, 0;
    %load/vec4 v0x56333760e660_0;
    %assign/vec4 v0x56333760e660_0, 0;
    %load/vec4 v0x56333760e140_0;
    %assign/vec4 v0x56333760e140_0, 0;
    %load/vec4 v0x56333760e490_0;
    %assign/vec4 v0x56333760e490_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5633376115c0;
T_10 ;
    %wait E_0x5633375f4340;
    %load/vec4 v0x5633376120f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x563337611750_0;
    %assign/vec4 v0x5633376118c0_0, 0;
    %load/vec4 v0x5633376119b0_0;
    %assign/vec4 v0x563337611ab0_0, 0;
    %load/vec4 v0x563337611cf0_0;
    %assign/vec4 v0x563337611de0_0, 0;
    %load/vec4 v0x563337611e80_0;
    %assign/vec4 v0x563337611fb0_0, 0;
    %load/vec4 v0x563337611b80_0;
    %assign/vec4 v0x563337611c20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5633376118c0_0;
    %assign/vec4 v0x5633376118c0_0, 0;
    %load/vec4 v0x563337611ab0_0;
    %assign/vec4 v0x563337611ab0_0, 0;
    %load/vec4 v0x563337611de0_0;
    %assign/vec4 v0x563337611de0_0, 0;
    %load/vec4 v0x563337611fb0_0;
    %assign/vec4 v0x563337611fb0_0, 0;
    %load/vec4 v0x563337611c20_0;
    %assign/vec4 v0x563337611c20_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5633376093a0;
T_11 ;
    %wait E_0x5633376096a0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563337609a00_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x563337609bd0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56333760a060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56333760a120_0, 0, 1;
    %load/vec4 v0x563337609d70_0;
    %load/vec4 v0x563337609c90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x563337609750_0;
    %load/vec4 v0x563337609c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563337609a00_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56333760a060_0, 0, 1;
T_11.0 ;
    %load/vec4 v0x563337609d70_0;
    %load/vec4 v0x563337609c90_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x563337609850_0;
    %load/vec4 v0x563337609c90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x563337609bd0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56333760a120_0, 0, 1;
T_11.2 ;
    %load/vec4 v0x563337609fa0_0;
    %load/vec4 v0x563337609e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56333760a060_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x563337609750_0;
    %load/vec4 v0x563337609e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563337609a00_0, 0, 2;
T_11.4 ;
    %load/vec4 v0x563337609fa0_0;
    %load/vec4 v0x563337609e30_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x56333760a120_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x563337609850_0;
    %load/vec4 v0x563337609e30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x563337609bd0_0, 0, 2;
T_11.6 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5633376081a0;
T_12 ;
    %wait E_0x5633375f3220;
    %load/vec4 v0x563337608570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %load/vec4 v0x563337608470_0;
    %store/vec4 v0x563337608750_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0x563337608470_0;
    %store/vec4 v0x563337608750_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0x5633376088d0_0;
    %store/vec4 v0x563337608750_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0x563337608650_0;
    %store/vec4 v0x563337608750_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x563337608a60;
T_13 ;
    %wait E_0x563337608cc0;
    %load/vec4 v0x563337608e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %load/vec4 v0x563337608d50_0;
    %store/vec4 v0x563337609050_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x563337608d50_0;
    %store/vec4 v0x563337609050_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x563337609260_0;
    %store/vec4 v0x563337609050_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x563337608f30_0;
    %store/vec4 v0x563337609050_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x56333760a2e0;
T_14 ;
    %wait E_0x56333760a560;
    %load/vec4 v0x56333760a5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v0x56333760aa60_0;
    %load/vec4 v0x56333760a890_0;
    %cmp/e;
    %jmp/0xz  T_14.2, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56333760a7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56333760ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56333760a6d0_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x56333760aa60_0;
    %load/vec4 v0x56333760a930_0;
    %cmp/e;
    %jmp/0xz  T_14.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56333760a7c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56333760ab40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56333760a6d0_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56333760a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56333760ab40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56333760a6d0_0, 0;
T_14.5 ;
T_14.3 ;
    %jmp T_14.1;
T_14.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x56333760a7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56333760ab40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56333760a6d0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5633375da560;
T_15 ;
    %delay 25, 0;
    %load/vec4 v0x563337617d30_0;
    %inv;
    %store/vec4 v0x563337617d30_0, 0, 1;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5633375da560;
T_16 ;
    %vpi_call 2 21 "$dumpfile", "CPU.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563337617f80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563337618310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563337618020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563337618150_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x563337618150_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x563337618150_0;
    %store/vec4a v0x56333760b470, 4, 0;
    %load/vec4 v0x563337618150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563337618150_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563337618150_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x563337618150_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x563337618150_0;
    %store/vec4a v0x563337607890, 4, 0;
    %load/vec4 v0x563337618150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563337618150_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x563337607890, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563337618150_0, 0, 32;
T_16.4 ;
    %load/vec4 v0x563337618150_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_16.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x563337618150_0;
    %store/vec4a v0x563337613740, 4, 0;
    %load/vec4 v0x563337618150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563337618150_0, 0, 32;
    %jmp T_16.4;
T_16.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5633376111f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56333760fe40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563337610150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563337610460_0, 0, 32;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x563337610670_0, 0, 10;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56333760fb90_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5633376102f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56333760fa20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56333760f6f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56333760f880_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56333760f360_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56333760f530_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56333760dfd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56333760e350_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56333760e7f0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56333760e960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56333760e660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56333760e140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56333760e490_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5633376118c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x563337611ab0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x563337611de0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337611fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337611c20_0, 0, 1;
    %vpi_call 2 85 "$readmemb", "instruction_3.txt", v0x56333760b470 {0 0 0};
    %vpi_func 2 89 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x563337618230_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563337617d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563337617dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337617ee0_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x563337617dd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x563337617ee0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x5633375da560;
T_17 ;
    %wait E_0x5633375f4340;
    %load/vec4 v0x563337617f80_0;
    %cmpi/e 64, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %vpi_call 2 104 "$finish" {0 0 0};
T_17.0 ;
    %load/vec4 v0x56333760ab40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5633376065c0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x563337618310_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563337618310_0, 0, 32;
T_17.2 ;
    %load/vec4 v0x563337615390_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x563337618020_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563337618020_0, 0, 32;
T_17.4 ;
    %vpi_call 2 112 "$fdisplay", v0x563337618230_0, "cycle = %d, Start = %0d, Stall = %0d, Flush = %0d\012PC = %d", v0x563337617f80_0, v0x563337617ee0_0, v0x563337618310_0, v0x563337618020_0, v0x56333760d800_0 {0 0 0};
    %vpi_call 2 116 "$fdisplay", v0x563337618230_0, "Registers" {0 0 0};
    %vpi_call 2 117 "$fdisplay", v0x563337618230_0, "x0 = %d, x8  = %d, x16 = %d, x24 = %d", &A<v0x563337613740, 0>, &A<v0x563337613740, 8>, &A<v0x563337613740, 16>, &A<v0x563337613740, 24> {0 0 0};
    %vpi_call 2 118 "$fdisplay", v0x563337618230_0, "x1 = %d, x9  = %d, x17 = %d, x25 = %d", &A<v0x563337613740, 1>, &A<v0x563337613740, 9>, &A<v0x563337613740, 17>, &A<v0x563337613740, 25> {0 0 0};
    %vpi_call 2 119 "$fdisplay", v0x563337618230_0, "x2 = %d, x10 = %d, x18 = %d, x26 = %d", &A<v0x563337613740, 2>, &A<v0x563337613740, 10>, &A<v0x563337613740, 18>, &A<v0x563337613740, 26> {0 0 0};
    %vpi_call 2 120 "$fdisplay", v0x563337618230_0, "x3 = %d, x11 = %d, x19 = %d, x27 = %d", &A<v0x563337613740, 3>, &A<v0x563337613740, 11>, &A<v0x563337613740, 19>, &A<v0x563337613740, 27> {0 0 0};
    %vpi_call 2 121 "$fdisplay", v0x563337618230_0, "x4 = %d, x12 = %d, x20 = %d, x28 = %d", &A<v0x563337613740, 4>, &A<v0x563337613740, 12>, &A<v0x563337613740, 20>, &A<v0x563337613740, 28> {0 0 0};
    %vpi_call 2 122 "$fdisplay", v0x563337618230_0, "x5 = %d, x13 = %d, x21 = %d, x29 = %d", &A<v0x563337613740, 5>, &A<v0x563337613740, 13>, &A<v0x563337613740, 21>, &A<v0x563337613740, 29> {0 0 0};
    %vpi_call 2 123 "$fdisplay", v0x563337618230_0, "x6 = %d, x14 = %d, x22 = %d, x30 = %d", &A<v0x563337613740, 6>, &A<v0x563337613740, 14>, &A<v0x563337613740, 22>, &A<v0x563337613740, 30> {0 0 0};
    %vpi_call 2 124 "$fdisplay", v0x563337618230_0, "x7 = %d, x15 = %d, x23 = %d, x31 = %d", &A<v0x563337613740, 7>, &A<v0x563337613740, 15>, &A<v0x563337613740, 23>, &A<v0x563337613740, 31> {0 0 0};
    %vpi_call 2 128 "$fdisplay", v0x563337618230_0, "Data Memory: 0x00 = %10d", &A<v0x563337607890, 0> {0 0 0};
    %vpi_call 2 129 "$fdisplay", v0x563337618230_0, "Data Memory: 0x04 = %10d", &A<v0x563337607890, 1> {0 0 0};
    %vpi_call 2 130 "$fdisplay", v0x563337618230_0, "Data Memory: 0x08 = %10d", &A<v0x563337607890, 2> {0 0 0};
    %vpi_call 2 131 "$fdisplay", v0x563337618230_0, "Data Memory: 0x0C = %10d", &A<v0x563337607890, 3> {0 0 0};
    %vpi_call 2 132 "$fdisplay", v0x563337618230_0, "Data Memory: 0x10 = %10d", &A<v0x563337607890, 4> {0 0 0};
    %vpi_call 2 133 "$fdisplay", v0x563337618230_0, "Data Memory: 0x14 = %10d", &A<v0x563337607890, 5> {0 0 0};
    %vpi_call 2 134 "$fdisplay", v0x563337618230_0, "Data Memory: 0x18 = %10d", &A<v0x563337607890, 6> {0 0 0};
    %vpi_call 2 135 "$fdisplay", v0x563337618230_0, "Data Memory: 0x1C = %10d", &A<v0x563337607890, 7> {0 0 0};
    %vpi_call 2 137 "$fdisplay", v0x563337618230_0, "\012" {0 0 0};
    %load/vec4 v0x563337617f80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x563337617f80_0, 0, 32;
    %jmp T_17;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "AND.v";
    "Control.v";
    "Data_Memory.v";
    "Equal.v";
    "MUX32_4i.v";
    "Forwarding_Unit.v";
    "Hazard_Detection.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "PC.v";
    "Register_EXMEM.v";
    "Register_IDEX.v";
    "Register_IFID.v";
    "Register_MEMWB.v";
    "Registers.v";
    "Shift_Left.v";
    "Sign_Extend.v";
