
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007914  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407914  00407914  00017914  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20000000  0040791c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00018c34  200009c0  004082dc  000209c0  2**2
                  ALLOC
  4 .stack        00003004  200195f4  00420f10  000209c0  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  7 .debug_info   00019f31  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003a79  00000000  00000000  0003a974  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00005a93  00000000  00000000  0003e3ed  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000b78  00000000  00000000  00043e80  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000ac0  00000000  00000000  000449f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000802d  00000000  00000000  000454b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000fe70  00000000  00000000  0004d4e5  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00052f6e  00000000  00000000  0005d355  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000025d0  00000000  00000000  000b02c4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	f8 c5 01 20 15 16 40 00 11 16 40 00 11 16 40 00     ... ..@...@...@.
  400010:	11 16 40 00 11 16 40 00 11 16 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	11 16 40 00 11 16 40 00 00 00 00 00 11 16 40 00     ..@...@.......@.
  40003c:	11 16 40 00 11 16 40 00 11 16 40 00 11 16 40 00     ..@...@...@...@.
  40004c:	11 16 40 00 11 16 40 00 11 16 40 00 11 16 40 00     ..@...@...@...@.
  40005c:	00 00 00 00 11 16 40 00 11 16 40 00 00 00 00 00     ......@...@.....
  40006c:	11 02 40 00 25 02 40 00 00 00 00 00 51 0d 40 00     ..@.%.@.....Q.@.
  40007c:	11 16 40 00 00 00 00 00 00 00 00 00 11 16 40 00     ..@...........@.
  40008c:	11 16 40 00 11 16 40 00 4d 0f 40 00 11 16 40 00     ..@...@.M.@...@.
  40009c:	89 0c 40 00 11 16 40 00 11 16 40 00 00 00 00 00     ..@...@...@.....
	...
  4000b4:	11 16 40 00 11 16 40 00 11 16 40 00 11 16 40 00     ..@...@...@...@.
  4000c4:	11 16 40 00 11 16 40 00                             ..@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009c0 	.word	0x200009c0
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040791c 	.word	0x0040791c

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	0040791c 	.word	0x0040791c
  40012c:	200009c4 	.word	0x200009c4
  400130:	0040791c 	.word	0x0040791c
  400134:	00000000 	.word	0x00000000

00400138 <pio_handler_process>:
  400138:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40013c:	4681      	mov	r9, r0
  40013e:	460f      	mov	r7, r1
  400140:	4b12      	ldr	r3, [pc, #72]	; (40018c <pio_handler_process+0x54>)
  400142:	4798      	blx	r3
  400144:	4605      	mov	r5, r0
  400146:	4648      	mov	r0, r9
  400148:	4b11      	ldr	r3, [pc, #68]	; (400190 <pio_handler_process+0x58>)
  40014a:	4798      	blx	r3
  40014c:	4005      	ands	r5, r0
  40014e:	d013      	beq.n	400178 <pio_handler_process+0x40>
  400150:	4c10      	ldr	r4, [pc, #64]	; (400194 <pio_handler_process+0x5c>)
  400152:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400156:	e003      	b.n	400160 <pio_handler_process+0x28>
  400158:	42b4      	cmp	r4, r6
  40015a:	d00d      	beq.n	400178 <pio_handler_process+0x40>
  40015c:	3410      	adds	r4, #16
  40015e:	b15d      	cbz	r5, 400178 <pio_handler_process+0x40>
  400160:	6820      	ldr	r0, [r4, #0]
  400162:	42b8      	cmp	r0, r7
  400164:	d1f8      	bne.n	400158 <pio_handler_process+0x20>
  400166:	6861      	ldr	r1, [r4, #4]
  400168:	4229      	tst	r1, r5
  40016a:	d0f5      	beq.n	400158 <pio_handler_process+0x20>
  40016c:	68e3      	ldr	r3, [r4, #12]
  40016e:	4798      	blx	r3
  400170:	6863      	ldr	r3, [r4, #4]
  400172:	ea25 0503 	bic.w	r5, r5, r3
  400176:	e7ef      	b.n	400158 <pio_handler_process+0x20>
  400178:	4b07      	ldr	r3, [pc, #28]	; (400198 <pio_handler_process+0x60>)
  40017a:	681b      	ldr	r3, [r3, #0]
  40017c:	b123      	cbz	r3, 400188 <pio_handler_process+0x50>
  40017e:	4b07      	ldr	r3, [pc, #28]	; (40019c <pio_handler_process+0x64>)
  400180:	681b      	ldr	r3, [r3, #0]
  400182:	b10b      	cbz	r3, 400188 <pio_handler_process+0x50>
  400184:	4648      	mov	r0, r9
  400186:	4798      	blx	r3
  400188:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40018c:	00401243 	.word	0x00401243
  400190:	00401247 	.word	0x00401247
  400194:	200009dc 	.word	0x200009dc
  400198:	20019564 	.word	0x20019564
  40019c:	20000a50 	.word	0x20000a50

004001a0 <pio_handler_set>:
  4001a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4001a2:	4c18      	ldr	r4, [pc, #96]	; (400204 <pio_handler_set+0x64>)
  4001a4:	6826      	ldr	r6, [r4, #0]
  4001a6:	2e06      	cmp	r6, #6
  4001a8:	d829      	bhi.n	4001fe <pio_handler_set+0x5e>
  4001aa:	f04f 0c00 	mov.w	ip, #0
  4001ae:	4664      	mov	r4, ip
  4001b0:	4f15      	ldr	r7, [pc, #84]	; (400208 <pio_handler_set+0x68>)
  4001b2:	e004      	b.n	4001be <pio_handler_set+0x1e>
  4001b4:	3401      	adds	r4, #1
  4001b6:	b2e4      	uxtb	r4, r4
  4001b8:	46a4      	mov	ip, r4
  4001ba:	42a6      	cmp	r6, r4
  4001bc:	d309      	bcc.n	4001d2 <pio_handler_set+0x32>
  4001be:	46a6      	mov	lr, r4
  4001c0:	0125      	lsls	r5, r4, #4
  4001c2:	597d      	ldr	r5, [r7, r5]
  4001c4:	428d      	cmp	r5, r1
  4001c6:	d1f5      	bne.n	4001b4 <pio_handler_set+0x14>
  4001c8:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4001cc:	686d      	ldr	r5, [r5, #4]
  4001ce:	4295      	cmp	r5, r2
  4001d0:	d1f0      	bne.n	4001b4 <pio_handler_set+0x14>
  4001d2:	4d0d      	ldr	r5, [pc, #52]	; (400208 <pio_handler_set+0x68>)
  4001d4:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4001d8:	eb05 040e 	add.w	r4, r5, lr
  4001dc:	f845 100e 	str.w	r1, [r5, lr]
  4001e0:	6062      	str	r2, [r4, #4]
  4001e2:	60a3      	str	r3, [r4, #8]
  4001e4:	9906      	ldr	r1, [sp, #24]
  4001e6:	60e1      	str	r1, [r4, #12]
  4001e8:	3601      	adds	r6, #1
  4001ea:	4566      	cmp	r6, ip
  4001ec:	bf04      	itt	eq
  4001ee:	4905      	ldreq	r1, [pc, #20]	; (400204 <pio_handler_set+0x64>)
  4001f0:	600e      	streq	r6, [r1, #0]
  4001f2:	4611      	mov	r1, r2
  4001f4:	461a      	mov	r2, r3
  4001f6:	4b05      	ldr	r3, [pc, #20]	; (40020c <pio_handler_set+0x6c>)
  4001f8:	4798      	blx	r3
  4001fa:	2000      	movs	r0, #0
  4001fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4001fe:	2001      	movs	r0, #1
  400200:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400202:	bf00      	nop
  400204:	20000a4c 	.word	0x20000a4c
  400208:	200009dc 	.word	0x200009dc
  40020c:	0040120d 	.word	0x0040120d

00400210 <PIOA_Handler>:
  400210:	b508      	push	{r3, lr}
  400212:	210b      	movs	r1, #11
  400214:	4801      	ldr	r0, [pc, #4]	; (40021c <PIOA_Handler+0xc>)
  400216:	4b02      	ldr	r3, [pc, #8]	; (400220 <PIOA_Handler+0x10>)
  400218:	4798      	blx	r3
  40021a:	bd08      	pop	{r3, pc}
  40021c:	400e0e00 	.word	0x400e0e00
  400220:	00400139 	.word	0x00400139

00400224 <PIOB_Handler>:
  400224:	b508      	push	{r3, lr}
  400226:	210c      	movs	r1, #12
  400228:	4801      	ldr	r0, [pc, #4]	; (400230 <PIOB_Handler+0xc>)
  40022a:	4b02      	ldr	r3, [pc, #8]	; (400234 <PIOB_Handler+0x10>)
  40022c:	4798      	blx	r3
  40022e:	bd08      	pop	{r3, pc}
  400230:	400e1000 	.word	0x400e1000
  400234:	00400139 	.word	0x00400139

00400238 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400238:	b508      	push	{r3, lr}
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  40023a:	2015      	movs	r0, #21
  40023c:	4b01      	ldr	r3, [pc, #4]	; (400244 <spi_enable_clock+0xc>)
  40023e:	4798      	blx	r3
  400240:	bd08      	pop	{r3, pc}
  400242:	bf00      	nop
  400244:	004014b9 	.word	0x004014b9

00400248 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  400248:	6843      	ldr	r3, [r0, #4]
  40024a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  40024e:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400250:	6843      	ldr	r3, [r0, #4]
  400252:	0409      	lsls	r1, r1, #16
  400254:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  400258:	4319      	orrs	r1, r3
  40025a:	6041      	str	r1, [r0, #4]
  40025c:	4770      	bx	lr

0040025e <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
  40025e:	b410      	push	{r4}
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  400260:	f643 2399 	movw	r3, #15001	; 0x3a99
  400264:	6904      	ldr	r4, [r0, #16]
  400266:	f014 0f01 	tst.w	r4, #1
  40026a:	d103      	bne.n	400274 <spi_read+0x16>
		if (!timeout--) {
  40026c:	3b01      	subs	r3, #1
  40026e:	d1f9      	bne.n	400264 <spi_read+0x6>
			return SPI_ERROR_TIMEOUT;
  400270:	2001      	movs	r0, #1
  400272:	e009      	b.n	400288 <spi_read+0x2a>
		}
	}

	reg_value = p_spi->SPI_RDR;
  400274:	6883      	ldr	r3, [r0, #8]
 *
 * \return 1 for Variable mode, 0 for fixed mode.
 */
static inline uint32_t spi_get_peripheral_select_mode(Spi *p_spi)
{
	if (p_spi->SPI_MR & SPI_MR_PS) {
  400276:	6840      	ldr	r0, [r0, #4]
	if (spi_get_peripheral_select_mode(p_spi)) {
  400278:	f010 0f02 	tst.w	r0, #2
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
  40027c:	bf1c      	itt	ne
  40027e:	f3c3 4003 	ubfxne	r0, r3, #16, #4
  400282:	7010      	strbne	r0, [r2, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
  400284:	800b      	strh	r3, [r1, #0]

	return SPI_OK;
  400286:	2000      	movs	r0, #0
}
  400288:	bc10      	pop	{r4}
  40028a:	4770      	bx	lr

0040028c <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  40028c:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  40028e:	f643 2499 	movw	r4, #15001	; 0x3a99
  400292:	6905      	ldr	r5, [r0, #16]
  400294:	f015 0f02 	tst.w	r5, #2
  400298:	d103      	bne.n	4002a2 <spi_write+0x16>
		if (!timeout--) {
  40029a:	3c01      	subs	r4, #1
  40029c:	d1f9      	bne.n	400292 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  40029e:	2001      	movs	r0, #1
  4002a0:	e00c      	b.n	4002bc <spi_write+0x30>
  4002a2:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  4002a4:	f014 0f02 	tst.w	r4, #2
  4002a8:	d006      	beq.n	4002b8 <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  4002aa:	0412      	lsls	r2, r2, #16
  4002ac:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  4002b0:	4311      	orrs	r1, r2
		if (uc_last) {
  4002b2:	b10b      	cbz	r3, 4002b8 <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  4002b4:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  4002b8:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  4002ba:	2000      	movs	r0, #0
}
  4002bc:	bc30      	pop	{r4, r5}
  4002be:	4770      	bx	lr

004002c0 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  4002c0:	b932      	cbnz	r2, 4002d0 <spi_set_clock_polarity+0x10>
  4002c2:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4002c6:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002c8:	f023 0301 	bic.w	r3, r3, #1
  4002cc:	6303      	str	r3, [r0, #48]	; 0x30
  4002ce:	4770      	bx	lr
  4002d0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4002d4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002d6:	f043 0301 	orr.w	r3, r3, #1
  4002da:	6303      	str	r3, [r0, #48]	; 0x30
  4002dc:	4770      	bx	lr

004002de <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  4002de:	b932      	cbnz	r2, 4002ee <spi_set_clock_phase+0x10>
  4002e0:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  4002e4:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002e6:	f023 0302 	bic.w	r3, r3, #2
  4002ea:	6303      	str	r3, [r0, #48]	; 0x30
  4002ec:	4770      	bx	lr
  4002ee:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  4002f2:	6b03      	ldr	r3, [r0, #48]	; 0x30
  4002f4:	f043 0302 	orr.w	r3, r3, #2
  4002f8:	6303      	str	r3, [r0, #48]	; 0x30
  4002fa:	4770      	bx	lr

004002fc <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  4002fc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  400300:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  400302:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  400306:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400308:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40030a:	431a      	orrs	r2, r3
  40030c:	630a      	str	r2, [r1, #48]	; 0x30
  40030e:	4770      	bx	lr

00400310 <tc_init>:
  400310:	b410      	push	{r4}
  400312:	0189      	lsls	r1, r1, #6
  400314:	1843      	adds	r3, r0, r1
  400316:	2402      	movs	r4, #2
  400318:	5044      	str	r4, [r0, r1]
  40031a:	f04f 31ff 	mov.w	r1, #4294967295
  40031e:	6299      	str	r1, [r3, #40]	; 0x28
  400320:	6a19      	ldr	r1, [r3, #32]
  400322:	605a      	str	r2, [r3, #4]
  400324:	bc10      	pop	{r4}
  400326:	4770      	bx	lr

00400328 <tc_start>:
  400328:	0189      	lsls	r1, r1, #6
  40032a:	2305      	movs	r3, #5
  40032c:	5043      	str	r3, [r0, r1]
  40032e:	4770      	bx	lr

00400330 <tc_write_rc>:
  400330:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400334:	61ca      	str	r2, [r1, #28]
  400336:	4770      	bx	lr

00400338 <tc_enable_interrupt>:
  400338:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40033c:	624a      	str	r2, [r1, #36]	; 0x24
  40033e:	4770      	bx	lr

00400340 <tc_get_status>:
  400340:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400344:	6a08      	ldr	r0, [r1, #32]
  400346:	4770      	bx	lr

00400348 <tc_find_mck_divisor>:
  400348:	b4f0      	push	{r4, r5, r6, r7}
  40034a:	b086      	sub	sp, #24
  40034c:	2402      	movs	r4, #2
  40034e:	9401      	str	r4, [sp, #4]
  400350:	2408      	movs	r4, #8
  400352:	9402      	str	r4, [sp, #8]
  400354:	2420      	movs	r4, #32
  400356:	9403      	str	r4, [sp, #12]
  400358:	2480      	movs	r4, #128	; 0x80
  40035a:	9404      	str	r4, [sp, #16]
  40035c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40035e:	0be4      	lsrs	r4, r4, #15
  400360:	9405      	str	r4, [sp, #20]
  400362:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400366:	d814      	bhi.n	400392 <tc_find_mck_divisor+0x4a>
  400368:	0c4c      	lsrs	r4, r1, #17
  40036a:	42a0      	cmp	r0, r4
  40036c:	d217      	bcs.n	40039e <tc_find_mck_divisor+0x56>
  40036e:	2501      	movs	r5, #1
  400370:	af01      	add	r7, sp, #4
  400372:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400376:	fbb1 f4f4 	udiv	r4, r1, r4
  40037a:	0c26      	lsrs	r6, r4, #16
  40037c:	4284      	cmp	r4, r0
  40037e:	d30a      	bcc.n	400396 <tc_find_mck_divisor+0x4e>
  400380:	4286      	cmp	r6, r0
  400382:	d90d      	bls.n	4003a0 <tc_find_mck_divisor+0x58>
  400384:	3501      	adds	r5, #1
  400386:	2d05      	cmp	r5, #5
  400388:	d1f3      	bne.n	400372 <tc_find_mck_divisor+0x2a>
  40038a:	2000      	movs	r0, #0
  40038c:	b006      	add	sp, #24
  40038e:	bcf0      	pop	{r4, r5, r6, r7}
  400390:	4770      	bx	lr
  400392:	2000      	movs	r0, #0
  400394:	e7fa      	b.n	40038c <tc_find_mck_divisor+0x44>
  400396:	2000      	movs	r0, #0
  400398:	e7f8      	b.n	40038c <tc_find_mck_divisor+0x44>
  40039a:	2001      	movs	r0, #1
  40039c:	e7f6      	b.n	40038c <tc_find_mck_divisor+0x44>
  40039e:	2500      	movs	r5, #0
  4003a0:	b12a      	cbz	r2, 4003ae <tc_find_mck_divisor+0x66>
  4003a2:	a906      	add	r1, sp, #24
  4003a4:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  4003a8:	f851 1c14 	ldr.w	r1, [r1, #-20]
  4003ac:	6011      	str	r1, [r2, #0]
  4003ae:	2b00      	cmp	r3, #0
  4003b0:	d0f3      	beq.n	40039a <tc_find_mck_divisor+0x52>
  4003b2:	601d      	str	r5, [r3, #0]
  4003b4:	2001      	movs	r0, #1
  4003b6:	e7e9      	b.n	40038c <tc_find_mck_divisor+0x44>

004003b8 <twi_set_speed>:
  4003b8:	4b2a      	ldr	r3, [pc, #168]	; (400464 <twi_set_speed+0xac>)
  4003ba:	4299      	cmp	r1, r3
  4003bc:	d849      	bhi.n	400452 <twi_set_speed+0x9a>
  4003be:	f5a3 537a 	sub.w	r3, r3, #16000	; 0x3e80
  4003c2:	4299      	cmp	r1, r3
  4003c4:	d92b      	bls.n	40041e <twi_set_speed+0x66>
  4003c6:	b410      	push	{r4}
  4003c8:	4c27      	ldr	r4, [pc, #156]	; (400468 <twi_set_speed+0xb0>)
  4003ca:	fba4 3402 	umull	r3, r4, r4, r2
  4003ce:	0ba4      	lsrs	r4, r4, #14
  4003d0:	3c04      	subs	r4, #4
  4003d2:	4b26      	ldr	r3, [pc, #152]	; (40046c <twi_set_speed+0xb4>)
  4003d4:	440b      	add	r3, r1
  4003d6:	009b      	lsls	r3, r3, #2
  4003d8:	fbb2 f2f3 	udiv	r2, r2, r3
  4003dc:	3a04      	subs	r2, #4
  4003de:	2cff      	cmp	r4, #255	; 0xff
  4003e0:	d939      	bls.n	400456 <twi_set_speed+0x9e>
  4003e2:	2100      	movs	r1, #0
  4003e4:	3101      	adds	r1, #1
  4003e6:	0864      	lsrs	r4, r4, #1
  4003e8:	2cff      	cmp	r4, #255	; 0xff
  4003ea:	d90d      	bls.n	400408 <twi_set_speed+0x50>
  4003ec:	2907      	cmp	r1, #7
  4003ee:	d1f9      	bne.n	4003e4 <twi_set_speed+0x2c>
  4003f0:	0213      	lsls	r3, r2, #8
  4003f2:	b29b      	uxth	r3, r3
  4003f4:	0409      	lsls	r1, r1, #16
  4003f6:	f401 21e0 	and.w	r1, r1, #458752	; 0x70000
  4003fa:	430b      	orrs	r3, r1
  4003fc:	b2e4      	uxtb	r4, r4
  4003fe:	4323      	orrs	r3, r4
  400400:	6103      	str	r3, [r0, #16]
  400402:	2000      	movs	r0, #0
  400404:	bc10      	pop	{r4}
  400406:	4770      	bx	lr
  400408:	2aff      	cmp	r2, #255	; 0xff
  40040a:	d9f1      	bls.n	4003f0 <twi_set_speed+0x38>
  40040c:	2906      	cmp	r1, #6
  40040e:	d8ef      	bhi.n	4003f0 <twi_set_speed+0x38>
  400410:	3101      	adds	r1, #1
  400412:	0852      	lsrs	r2, r2, #1
  400414:	2aff      	cmp	r2, #255	; 0xff
  400416:	d9eb      	bls.n	4003f0 <twi_set_speed+0x38>
  400418:	2906      	cmp	r1, #6
  40041a:	d9f9      	bls.n	400410 <twi_set_speed+0x58>
  40041c:	e7e8      	b.n	4003f0 <twi_set_speed+0x38>
  40041e:	0049      	lsls	r1, r1, #1
  400420:	fbb2 f2f1 	udiv	r2, r2, r1
  400424:	3a04      	subs	r2, #4
  400426:	2aff      	cmp	r2, #255	; 0xff
  400428:	d911      	bls.n	40044e <twi_set_speed+0x96>
  40042a:	2300      	movs	r3, #0
  40042c:	3301      	adds	r3, #1
  40042e:	0852      	lsrs	r2, r2, #1
  400430:	2aff      	cmp	r2, #255	; 0xff
  400432:	d901      	bls.n	400438 <twi_set_speed+0x80>
  400434:	2b07      	cmp	r3, #7
  400436:	d1f9      	bne.n	40042c <twi_set_speed+0x74>
  400438:	0211      	lsls	r1, r2, #8
  40043a:	b289      	uxth	r1, r1
  40043c:	041b      	lsls	r3, r3, #16
  40043e:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
  400442:	430b      	orrs	r3, r1
  400444:	b2d2      	uxtb	r2, r2
  400446:	431a      	orrs	r2, r3
  400448:	6102      	str	r2, [r0, #16]
  40044a:	2000      	movs	r0, #0
  40044c:	4770      	bx	lr
  40044e:	2300      	movs	r3, #0
  400450:	e7f2      	b.n	400438 <twi_set_speed+0x80>
  400452:	2001      	movs	r0, #1
  400454:	4770      	bx	lr
  400456:	2aff      	cmp	r2, #255	; 0xff
  400458:	bf88      	it	hi
  40045a:	2100      	movhi	r1, #0
  40045c:	d8d8      	bhi.n	400410 <twi_set_speed+0x58>
  40045e:	2100      	movs	r1, #0
  400460:	e7c6      	b.n	4003f0 <twi_set_speed+0x38>
  400462:	bf00      	nop
  400464:	00061a80 	.word	0x00061a80
  400468:	057619f1 	.word	0x057619f1
  40046c:	3ffd1200 	.word	0x3ffd1200

00400470 <twi_master_init>:
  400470:	b538      	push	{r3, r4, r5, lr}
  400472:	4604      	mov	r4, r0
  400474:	460d      	mov	r5, r1
  400476:	f04f 33ff 	mov.w	r3, #4294967295
  40047a:	6283      	str	r3, [r0, #40]	; 0x28
  40047c:	6a03      	ldr	r3, [r0, #32]
  40047e:	2380      	movs	r3, #128	; 0x80
  400480:	6003      	str	r3, [r0, #0]
  400482:	6b03      	ldr	r3, [r0, #48]	; 0x30
  400484:	2308      	movs	r3, #8
  400486:	6003      	str	r3, [r0, #0]
  400488:	2320      	movs	r3, #32
  40048a:	6003      	str	r3, [r0, #0]
  40048c:	2304      	movs	r3, #4
  40048e:	6003      	str	r3, [r0, #0]
  400490:	680a      	ldr	r2, [r1, #0]
  400492:	6849      	ldr	r1, [r1, #4]
  400494:	4b05      	ldr	r3, [pc, #20]	; (4004ac <twi_master_init+0x3c>)
  400496:	4798      	blx	r3
  400498:	2801      	cmp	r0, #1
  40049a:	bf14      	ite	ne
  40049c:	2000      	movne	r0, #0
  40049e:	2001      	moveq	r0, #1
  4004a0:	7a6b      	ldrb	r3, [r5, #9]
  4004a2:	2b01      	cmp	r3, #1
  4004a4:	bf04      	itt	eq
  4004a6:	2340      	moveq	r3, #64	; 0x40
  4004a8:	6023      	streq	r3, [r4, #0]
  4004aa:	bd38      	pop	{r3, r4, r5, pc}
  4004ac:	004003b9 	.word	0x004003b9

004004b0 <twi_mk_addr>:
  4004b0:	460a      	mov	r2, r1
  4004b2:	b159      	cbz	r1, 4004cc <twi_mk_addr+0x1c>
  4004b4:	7803      	ldrb	r3, [r0, #0]
  4004b6:	2901      	cmp	r1, #1
  4004b8:	bfc4      	itt	gt
  4004ba:	7841      	ldrbgt	r1, [r0, #1]
  4004bc:	ea41 2303 	orrgt.w	r3, r1, r3, lsl #8
  4004c0:	2a02      	cmp	r2, #2
  4004c2:	dd04      	ble.n	4004ce <twi_mk_addr+0x1e>
  4004c4:	7882      	ldrb	r2, [r0, #2]
  4004c6:	ea42 2303 	orr.w	r3, r2, r3, lsl #8
  4004ca:	e000      	b.n	4004ce <twi_mk_addr+0x1e>
  4004cc:	2300      	movs	r3, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4770      	bx	lr
	...

004004d4 <twi_master_read>:
  4004d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4004d6:	68cc      	ldr	r4, [r1, #12]
  4004d8:	2c00      	cmp	r4, #0
  4004da:	d04f      	beq.n	40057c <twi_master_read+0xa8>
  4004dc:	460b      	mov	r3, r1
  4004de:	4605      	mov	r5, r0
  4004e0:	688e      	ldr	r6, [r1, #8]
  4004e2:	2000      	movs	r0, #0
  4004e4:	6068      	str	r0, [r5, #4]
  4004e6:	684a      	ldr	r2, [r1, #4]
  4004e8:	0212      	lsls	r2, r2, #8
  4004ea:	f402 7240 	and.w	r2, r2, #768	; 0x300
  4004ee:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
  4004f2:	7c09      	ldrb	r1, [r1, #16]
  4004f4:	0409      	lsls	r1, r1, #16
  4004f6:	f401 01fe 	and.w	r1, r1, #8323072	; 0x7f0000
  4004fa:	430a      	orrs	r2, r1
  4004fc:	606a      	str	r2, [r5, #4]
  4004fe:	60e8      	str	r0, [r5, #12]
  400500:	6859      	ldr	r1, [r3, #4]
  400502:	4618      	mov	r0, r3
  400504:	4b22      	ldr	r3, [pc, #136]	; (400590 <twi_master_read+0xbc>)
  400506:	4798      	blx	r3
  400508:	60e8      	str	r0, [r5, #12]
  40050a:	2c01      	cmp	r4, #1
  40050c:	d00f      	beq.n	40052e <twi_master_read+0x5a>
  40050e:	2301      	movs	r3, #1
  400510:	602b      	str	r3, [r5, #0]
  400512:	2000      	movs	r0, #0
  400514:	6a2b      	ldr	r3, [r5, #32]
  400516:	f413 7f80 	tst.w	r3, #256	; 0x100
  40051a:	d136      	bne.n	40058a <twi_master_read+0xb6>
  40051c:	f247 512f 	movw	r1, #29999	; 0x752f
  400520:	f247 5730 	movw	r7, #30000	; 0x7530
  400524:	f04f 0e01 	mov.w	lr, #1
  400528:	f04f 0c02 	mov.w	ip, #2
  40052c:	e019      	b.n	400562 <twi_master_read+0x8e>
  40052e:	2303      	movs	r3, #3
  400530:	602b      	str	r3, [r5, #0]
  400532:	2001      	movs	r0, #1
  400534:	e7ee      	b.n	400514 <twi_master_read+0x40>
  400536:	460a      	mov	r2, r1
  400538:	4670      	mov	r0, lr
  40053a:	e00c      	b.n	400556 <twi_master_read+0x82>
  40053c:	b908      	cbnz	r0, 400542 <twi_master_read+0x6e>
  40053e:	f8c5 c000 	str.w	ip, [r5]
  400542:	f013 0f02 	tst.w	r3, #2
  400546:	d0f6      	beq.n	400536 <twi_master_read+0x62>
  400548:	4670      	mov	r0, lr
  40054a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40054c:	7033      	strb	r3, [r6, #0]
  40054e:	3c01      	subs	r4, #1
  400550:	3601      	adds	r6, #1
  400552:	463a      	mov	r2, r7
  400554:	b164      	cbz	r4, 400570 <twi_master_read+0x9c>
  400556:	6a2b      	ldr	r3, [r5, #32]
  400558:	f413 7f80 	tst.w	r3, #256	; 0x100
  40055c:	d111      	bne.n	400582 <twi_master_read+0xae>
  40055e:	1e51      	subs	r1, r2, #1
  400560:	b18a      	cbz	r2, 400586 <twi_master_read+0xb2>
  400562:	2c01      	cmp	r4, #1
  400564:	d0ea      	beq.n	40053c <twi_master_read+0x68>
  400566:	f013 0f02 	tst.w	r3, #2
  40056a:	d1ee      	bne.n	40054a <twi_master_read+0x76>
  40056c:	460a      	mov	r2, r1
  40056e:	e7f1      	b.n	400554 <twi_master_read+0x80>
  400570:	6a2b      	ldr	r3, [r5, #32]
  400572:	f013 0f01 	tst.w	r3, #1
  400576:	d0fb      	beq.n	400570 <twi_master_read+0x9c>
  400578:	6a2b      	ldr	r3, [r5, #32]
  40057a:	e000      	b.n	40057e <twi_master_read+0xaa>
  40057c:	2401      	movs	r4, #1
  40057e:	4620      	mov	r0, r4
  400580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400582:	2405      	movs	r4, #5
  400584:	e7fb      	b.n	40057e <twi_master_read+0xaa>
  400586:	2409      	movs	r4, #9
  400588:	e7f9      	b.n	40057e <twi_master_read+0xaa>
  40058a:	2405      	movs	r4, #5
  40058c:	e7f7      	b.n	40057e <twi_master_read+0xaa>
  40058e:	bf00      	nop
  400590:	004004b1 	.word	0x004004b1

00400594 <twi_master_write>:
  400594:	b570      	push	{r4, r5, r6, lr}
  400596:	68cd      	ldr	r5, [r1, #12]
  400598:	2d00      	cmp	r5, #0
  40059a:	d035      	beq.n	400608 <twi_master_write+0x74>
  40059c:	460b      	mov	r3, r1
  40059e:	4604      	mov	r4, r0
  4005a0:	688e      	ldr	r6, [r1, #8]
  4005a2:	2000      	movs	r0, #0
  4005a4:	6060      	str	r0, [r4, #4]
  4005a6:	7c0a      	ldrb	r2, [r1, #16]
  4005a8:	0412      	lsls	r2, r2, #16
  4005aa:	f402 02fe 	and.w	r2, r2, #8323072	; 0x7f0000
  4005ae:	6849      	ldr	r1, [r1, #4]
  4005b0:	0209      	lsls	r1, r1, #8
  4005b2:	f401 7140 	and.w	r1, r1, #768	; 0x300
  4005b6:	430a      	orrs	r2, r1
  4005b8:	6062      	str	r2, [r4, #4]
  4005ba:	60e0      	str	r0, [r4, #12]
  4005bc:	6859      	ldr	r1, [r3, #4]
  4005be:	4618      	mov	r0, r3
  4005c0:	4b15      	ldr	r3, [pc, #84]	; (400618 <twi_master_write+0x84>)
  4005c2:	4798      	blx	r3
  4005c4:	60e0      	str	r0, [r4, #12]
  4005c6:	6a23      	ldr	r3, [r4, #32]
  4005c8:	f413 7f80 	tst.w	r3, #256	; 0x100
  4005cc:	d006      	beq.n	4005dc <twi_master_write+0x48>
  4005ce:	2505      	movs	r5, #5
  4005d0:	e01b      	b.n	40060a <twi_master_write+0x76>
  4005d2:	b15d      	cbz	r5, 4005ec <twi_master_write+0x58>
  4005d4:	6a23      	ldr	r3, [r4, #32]
  4005d6:	f413 7f80 	tst.w	r3, #256	; 0x100
  4005da:	d118      	bne.n	40060e <twi_master_write+0x7a>
  4005dc:	f013 0f04 	tst.w	r3, #4
  4005e0:	d0f7      	beq.n	4005d2 <twi_master_write+0x3e>
  4005e2:	7833      	ldrb	r3, [r6, #0]
  4005e4:	6363      	str	r3, [r4, #52]	; 0x34
  4005e6:	3d01      	subs	r5, #1
  4005e8:	3601      	adds	r6, #1
  4005ea:	e7f2      	b.n	4005d2 <twi_master_write+0x3e>
  4005ec:	6a23      	ldr	r3, [r4, #32]
  4005ee:	f413 7f80 	tst.w	r3, #256	; 0x100
  4005f2:	d10e      	bne.n	400612 <twi_master_write+0x7e>
  4005f4:	f013 0f04 	tst.w	r3, #4
  4005f8:	d0f8      	beq.n	4005ec <twi_master_write+0x58>
  4005fa:	2302      	movs	r3, #2
  4005fc:	6023      	str	r3, [r4, #0]
  4005fe:	6a23      	ldr	r3, [r4, #32]
  400600:	f013 0f01 	tst.w	r3, #1
  400604:	d0fb      	beq.n	4005fe <twi_master_write+0x6a>
  400606:	e000      	b.n	40060a <twi_master_write+0x76>
  400608:	2501      	movs	r5, #1
  40060a:	4628      	mov	r0, r5
  40060c:	bd70      	pop	{r4, r5, r6, pc}
  40060e:	2505      	movs	r5, #5
  400610:	e7fb      	b.n	40060a <twi_master_write+0x76>
  400612:	2505      	movs	r5, #5
  400614:	e7f9      	b.n	40060a <twi_master_write+0x76>
  400616:	bf00      	nop
  400618:	004004b1 	.word	0x004004b1

0040061c <usart_set_async_baudrate>:
  40061c:	b410      	push	{r4}
  40061e:	010b      	lsls	r3, r1, #4
  400620:	4293      	cmp	r3, r2
  400622:	d914      	bls.n	40064e <usart_set_async_baudrate+0x32>
  400624:	00c9      	lsls	r1, r1, #3
  400626:	084b      	lsrs	r3, r1, #1
  400628:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  40062c:	fbb2 f2f1 	udiv	r2, r2, r1
  400630:	08d3      	lsrs	r3, r2, #3
  400632:	1e5c      	subs	r4, r3, #1
  400634:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400638:	428c      	cmp	r4, r1
  40063a:	d901      	bls.n	400640 <usart_set_async_baudrate+0x24>
  40063c:	2001      	movs	r0, #1
  40063e:	e017      	b.n	400670 <usart_set_async_baudrate+0x54>
  400640:	6841      	ldr	r1, [r0, #4]
  400642:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  400646:	6041      	str	r1, [r0, #4]
  400648:	e00c      	b.n	400664 <usart_set_async_baudrate+0x48>
  40064a:	2001      	movs	r0, #1
  40064c:	e010      	b.n	400670 <usart_set_async_baudrate+0x54>
  40064e:	0859      	lsrs	r1, r3, #1
  400650:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  400654:	fbb2 f2f3 	udiv	r2, r2, r3
  400658:	08d3      	lsrs	r3, r2, #3
  40065a:	1e5c      	subs	r4, r3, #1
  40065c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  400660:	428c      	cmp	r4, r1
  400662:	d8f2      	bhi.n	40064a <usart_set_async_baudrate+0x2e>
  400664:	0412      	lsls	r2, r2, #16
  400666:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  40066a:	431a      	orrs	r2, r3
  40066c:	6202      	str	r2, [r0, #32]
  40066e:	2000      	movs	r0, #0
  400670:	bc10      	pop	{r4}
  400672:	4770      	bx	lr

00400674 <usart_reset>:
  400674:	4b0a      	ldr	r3, [pc, #40]	; (4006a0 <usart_reset+0x2c>)
  400676:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
  40067a:	2300      	movs	r3, #0
  40067c:	6043      	str	r3, [r0, #4]
  40067e:	6243      	str	r3, [r0, #36]	; 0x24
  400680:	6283      	str	r3, [r0, #40]	; 0x28
  400682:	2388      	movs	r3, #136	; 0x88
  400684:	6003      	str	r3, [r0, #0]
  400686:	2324      	movs	r3, #36	; 0x24
  400688:	6003      	str	r3, [r0, #0]
  40068a:	f44f 7380 	mov.w	r3, #256	; 0x100
  40068e:	6003      	str	r3, [r0, #0]
  400690:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  400694:	6003      	str	r3, [r0, #0]
  400696:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  40069a:	6003      	str	r3, [r0, #0]
  40069c:	4770      	bx	lr
  40069e:	bf00      	nop
  4006a0:	55534100 	.word	0x55534100

004006a4 <usart_init_rs232>:
  4006a4:	b570      	push	{r4, r5, r6, lr}
  4006a6:	4605      	mov	r5, r0
  4006a8:	460c      	mov	r4, r1
  4006aa:	4616      	mov	r6, r2
  4006ac:	4b0f      	ldr	r3, [pc, #60]	; (4006ec <usart_init_rs232+0x48>)
  4006ae:	4798      	blx	r3
  4006b0:	2200      	movs	r2, #0
  4006b2:	4b0f      	ldr	r3, [pc, #60]	; (4006f0 <usart_init_rs232+0x4c>)
  4006b4:	601a      	str	r2, [r3, #0]
  4006b6:	b1a4      	cbz	r4, 4006e2 <usart_init_rs232+0x3e>
  4006b8:	4632      	mov	r2, r6
  4006ba:	6821      	ldr	r1, [r4, #0]
  4006bc:	4628      	mov	r0, r5
  4006be:	4b0d      	ldr	r3, [pc, #52]	; (4006f4 <usart_init_rs232+0x50>)
  4006c0:	4798      	blx	r3
  4006c2:	4602      	mov	r2, r0
  4006c4:	b978      	cbnz	r0, 4006e6 <usart_init_rs232+0x42>
  4006c6:	6863      	ldr	r3, [r4, #4]
  4006c8:	68a1      	ldr	r1, [r4, #8]
  4006ca:	430b      	orrs	r3, r1
  4006cc:	6921      	ldr	r1, [r4, #16]
  4006ce:	430b      	orrs	r3, r1
  4006d0:	68e1      	ldr	r1, [r4, #12]
  4006d2:	430b      	orrs	r3, r1
  4006d4:	4906      	ldr	r1, [pc, #24]	; (4006f0 <usart_init_rs232+0x4c>)
  4006d6:	600b      	str	r3, [r1, #0]
  4006d8:	6869      	ldr	r1, [r5, #4]
  4006da:	430b      	orrs	r3, r1
  4006dc:	606b      	str	r3, [r5, #4]
  4006de:	4610      	mov	r0, r2
  4006e0:	bd70      	pop	{r4, r5, r6, pc}
  4006e2:	2201      	movs	r2, #1
  4006e4:	e7fb      	b.n	4006de <usart_init_rs232+0x3a>
  4006e6:	2201      	movs	r2, #1
  4006e8:	e7f9      	b.n	4006de <usart_init_rs232+0x3a>
  4006ea:	bf00      	nop
  4006ec:	00400675 	.word	0x00400675
  4006f0:	20000a54 	.word	0x20000a54
  4006f4:	0040061d 	.word	0x0040061d

004006f8 <usart_enable_tx>:
  4006f8:	2340      	movs	r3, #64	; 0x40
  4006fa:	6003      	str	r3, [r0, #0]
  4006fc:	4770      	bx	lr

004006fe <usart_enable_rx>:
  4006fe:	2310      	movs	r3, #16
  400700:	6003      	str	r3, [r0, #0]
  400702:	4770      	bx	lr

00400704 <usart_enable_interrupt>:
  400704:	6081      	str	r1, [r0, #8]
  400706:	4770      	bx	lr

00400708 <usart_disable_interrupt>:
  400708:	60c1      	str	r1, [r0, #12]
  40070a:	4770      	bx	lr

0040070c <usart_get_status>:
  40070c:	6940      	ldr	r0, [r0, #20]
  40070e:	4770      	bx	lr

00400710 <usart_putchar>:
  400710:	6943      	ldr	r3, [r0, #20]
  400712:	f013 0f02 	tst.w	r3, #2
  400716:	d0fb      	beq.n	400710 <usart_putchar>
  400718:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40071c:	61c1      	str	r1, [r0, #28]
  40071e:	2000      	movs	r0, #0
  400720:	4770      	bx	lr
	...

00400724 <usart_write_line>:
  400724:	b570      	push	{r4, r5, r6, lr}
  400726:	460c      	mov	r4, r1
  400728:	7809      	ldrb	r1, [r1, #0]
  40072a:	b139      	cbz	r1, 40073c <usart_write_line+0x18>
  40072c:	4605      	mov	r5, r0
  40072e:	4e04      	ldr	r6, [pc, #16]	; (400740 <usart_write_line+0x1c>)
  400730:	4628      	mov	r0, r5
  400732:	47b0      	blx	r6
  400734:	f814 1f01 	ldrb.w	r1, [r4, #1]!
  400738:	2900      	cmp	r1, #0
  40073a:	d1f9      	bne.n	400730 <usart_write_line+0xc>
  40073c:	bd70      	pop	{r4, r5, r6, pc}
  40073e:	bf00      	nop
  400740:	00400711 	.word	0x00400711

00400744 <usart_read>:
  400744:	6943      	ldr	r3, [r0, #20]
  400746:	f013 0f01 	tst.w	r3, #1
  40074a:	d005      	beq.n	400758 <usart_read+0x14>
  40074c:	6983      	ldr	r3, [r0, #24]
  40074e:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400752:	600b      	str	r3, [r1, #0]
  400754:	2000      	movs	r0, #0
  400756:	4770      	bx	lr
  400758:	2001      	movs	r0, #1
  40075a:	4770      	bx	lr

0040075c <wdt_disable>:
  40075c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400760:	6043      	str	r3, [r0, #4]
  400762:	4770      	bx	lr

00400764 <vsync_handler>:
void vsync_handler(uint32_t ul_id, uint32_t ul_mask){
	// Handler for vertical synchronisation using by the OV7740 image sensor
	unused(ul_id);
	unused(ul_mask);

	g_ul_vsync_flag = true;
  400764:	2201      	movs	r2, #1
  400766:	4b01      	ldr	r3, [pc, #4]	; (40076c <vsync_handler+0x8>)
  400768:	601a      	str	r2, [r3, #0]
  40076a:	4770      	bx	lr
  40076c:	20000a58 	.word	0x20000a58

00400770 <init_vsync_interrupts>:
}

void init_vsync_interrupts(void){
  400770:	b510      	push	{r4, lr}
  400772:	b082      	sub	sp, #8
	pio_handler_set(OV7740_VSYNC_PIO, OV7740_VSYNC_ID, OV7740_VSYNC_MASK,
  400774:	4b07      	ldr	r3, [pc, #28]	; (400794 <init_vsync_interrupts+0x24>)
  400776:	9300      	str	r3, [sp, #0]
  400778:	2301      	movs	r3, #1
  40077a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40077e:	210b      	movs	r1, #11
  400780:	4805      	ldr	r0, [pc, #20]	; (400798 <init_vsync_interrupts+0x28>)
  400782:	4c06      	ldr	r4, [pc, #24]	; (40079c <init_vsync_interrupts+0x2c>)
  400784:	47a0      	blx	r4
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400786:	f44f 6200 	mov.w	r2, #2048	; 0x800
  40078a:	4b05      	ldr	r3, [pc, #20]	; (4007a0 <init_vsync_interrupts+0x30>)
  40078c:	601a      	str	r2, [r3, #0]
			OV7740_VSYNC_TYPE, vsync_handler);	

	NVIC_EnableIRQ((IRQn_Type)OV7740_VSYNC_ID);
}
  40078e:	b002      	add	sp, #8
  400790:	bd10      	pop	{r4, pc}
  400792:	bf00      	nop
  400794:	00400765 	.word	0x00400765
  400798:	400e0e00 	.word	0x400e0e00
  40079c:	004001a1 	.word	0x004001a1
  4007a0:	e000e100 	.word	0xe000e100

004007a4 <configure_twi>:

void configure_twi(void){
  4007a4:	b500      	push	{lr}
  4007a6:	b085      	sub	sp, #20
	// Two Wire Interface
	twi_options_t opt;
	pmc_enable_periph_clk(ID_BOARD_TWI);
  4007a8:	2013      	movs	r0, #19
  4007aa:	4b0e      	ldr	r3, [pc, #56]	; (4007e4 <configure_twi+0x40>)
  4007ac:	4798      	blx	r3

	// Init TWI peripheral
	opt.master_clk = sysclk_get_cpu_hz();
  4007ae:	4b0e      	ldr	r3, [pc, #56]	; (4007e8 <configure_twi+0x44>)
  4007b0:	9301      	str	r3, [sp, #4]
	opt.speed      = TWI_CLK;
  4007b2:	4b0e      	ldr	r3, [pc, #56]	; (4007ec <configure_twi+0x48>)
  4007b4:	9302      	str	r3, [sp, #8]
	twi_master_init(BOARD_TWI, &opt);
  4007b6:	a901      	add	r1, sp, #4
  4007b8:	480d      	ldr	r0, [pc, #52]	; (4007f0 <configure_twi+0x4c>)
  4007ba:	4b0e      	ldr	r3, [pc, #56]	; (4007f4 <configure_twi+0x50>)
  4007bc:	4798      	blx	r3
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007be:	4b0e      	ldr	r3, [pc, #56]	; (4007f8 <configure_twi+0x54>)
  4007c0:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  4007c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4007c8:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4007cc:	f3bf 8f6f 	isb	sy
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007d0:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4007d4:	2100      	movs	r1, #0
  4007d6:	f883 1313 	strb.w	r1, [r3, #787]	; 0x313
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4007da:	601a      	str	r2, [r3, #0]
	// Configure TWI interrupts */
	NVIC_DisableIRQ(BOARD_TWI_IRQn);
	NVIC_ClearPendingIRQ(BOARD_TWI_IRQn);
	NVIC_SetPriority(BOARD_TWI_IRQn, 0);
	NVIC_EnableIRQ(BOARD_TWI_IRQn);
}
  4007dc:	b005      	add	sp, #20
  4007de:	f85d fb04 	ldr.w	pc, [sp], #4
  4007e2:	bf00      	nop
  4007e4:	004014b9 	.word	0x004014b9
  4007e8:	07270e00 	.word	0x07270e00
  4007ec:	00061a80 	.word	0x00061a80
  4007f0:	40018000 	.word	0x40018000
  4007f4:	00400471 	.word	0x00400471
  4007f8:	e000e100 	.word	0xe000e100

004007fc <configure_camera>:
	// ov7740 Initialization */
	while (ov_init(BOARD_TWI) == 1) {}

}

void configure_camera(void){
  4007fc:	b538      	push	{r3, r4, r5, lr}
	// Don't touch: From Firmware PDF
	ov_configure(BOARD_TWI, JPEG_INIT);
  4007fe:	4d07      	ldr	r5, [pc, #28]	; (40081c <configure_camera+0x20>)
  400800:	2100      	movs	r1, #0
  400802:	4628      	mov	r0, r5
  400804:	4c06      	ldr	r4, [pc, #24]	; (400820 <configure_camera+0x24>)
  400806:	47a0      	blx	r4
	ov_configure(BOARD_TWI, YUV422);
  400808:	2101      	movs	r1, #1
  40080a:	4628      	mov	r0, r5
  40080c:	47a0      	blx	r4
	ov_configure(BOARD_TWI, JPEG);
  40080e:	2102      	movs	r1, #2
  400810:	4628      	mov	r0, r5
  400812:	47a0      	blx	r4
	ov_configure(BOARD_TWI, JPEG_320x240);
  400814:	2103      	movs	r1, #3
  400816:	4628      	mov	r0, r5
  400818:	47a0      	blx	r4
  40081a:	bd38      	pop	{r3, r4, r5, pc}
  40081c:	40018000 	.word	0x40018000
  400820:	00400bcd 	.word	0x00400bcd

00400824 <pio_capture_init>:
 * \brief Initialize PIO capture for the OV7740 image sensor communication.
 *
 * \param p_pio PIO instance to be configured in PIO capture mode.
 * \param ul_id Corresponding PIO ID.
 */
void pio_capture_init(Pio *p_pio, uint32_t ul_id){
  400824:	b510      	push	{r4, lr}
  400826:	4604      	mov	r4, r0
	/* Enable peripheral clock */
	pmc_enable_periph_clk(ul_id);
  400828:	4608      	mov	r0, r1
  40082a:	4b13      	ldr	r3, [pc, #76]	; (400878 <pio_capture_init+0x54>)
  40082c:	4798      	blx	r3

	/* Disable PIO capture */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_PCEN);
  40082e:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
  400832:	f023 0301 	bic.w	r3, r3, #1
  400836:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150

	/* Disable RXBUFF interrupt */
	p_pio->PIO_PCIDR |= PIO_PCIDR_RXBUFF;
  40083a:	f8d4 3158 	ldr.w	r3, [r4, #344]	; 0x158
  40083e:	f043 0308 	orr.w	r3, r3, #8
  400842:	f8c4 3158 	str.w	r3, [r4, #344]	; 0x158

	/* 32bit width*/
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_DSIZE_Msk);
  400846:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
  40084a:	f023 0330 	bic.w	r3, r3, #48	; 0x30
  40084e:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
	p_pio->PIO_PCMR |= PIO_PCMR_DSIZE_WORD;
  400852:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
  400856:	f043 0320 	orr.w	r3, r3, #32
  40085a:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150

	/* Only HREF and VSYNC enabled */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_ALWYS);
  40085e:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
  400862:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  400866:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_HALFS);
  40086a:	f8d4 3150 	ldr.w	r3, [r4, #336]	; 0x150
  40086e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  400872:	f8c4 3150 	str.w	r3, [r4, #336]	; 0x150
  400876:	bd10      	pop	{r4, pc}
  400878:	004014b9 	.word	0x004014b9

0040087c <init_camera>:
void init_camera(void){
  40087c:	b538      	push	{r3, r4, r5, lr}
	configure_twi();
  40087e:	4b0f      	ldr	r3, [pc, #60]	; (4008bc <init_camera+0x40>)
  400880:	4798      	blx	r3
	init_vsync_interrupts();							// Init Vsync handler
  400882:	4b0f      	ldr	r3, [pc, #60]	; (4008c0 <init_camera+0x44>)
  400884:	4798      	blx	r3
	pio_capture_init(OV_DATA_BUS_PIO, OV_DATA_BUS_ID);	// Init PIO capture
  400886:	210b      	movs	r1, #11
  400888:	480e      	ldr	r0, [pc, #56]	; (4008c4 <init_camera+0x48>)
  40088a:	4b0f      	ldr	r3, [pc, #60]	; (4008c8 <init_camera+0x4c>)
  40088c:	4798      	blx	r3
	pmc_enable_pllbck(7, 0x1, 1);						/* PLLA work at 96 Mhz */
  40088e:	2201      	movs	r2, #1
  400890:	4611      	mov	r1, r2
  400892:	2007      	movs	r0, #7
  400894:	4b0d      	ldr	r3, [pc, #52]	; (4008cc <init_camera+0x50>)
  400896:	4798      	blx	r3
	PMC->PMC_PCK[1] = (PMC_PCK_PRES_CLK_4 | PMC_PCK_CSS_PLLB_CLK);
  400898:	4b0d      	ldr	r3, [pc, #52]	; (4008d0 <init_camera+0x54>)
  40089a:	2223      	movs	r2, #35	; 0x23
  40089c:	645a      	str	r2, [r3, #68]	; 0x44
	PMC->PMC_SCER = PMC_SCER_PCK1;
  40089e:	f44f 7200 	mov.w	r2, #512	; 0x200
  4008a2:	601a      	str	r2, [r3, #0]
	while (!(PMC->PMC_SCSR & PMC_SCSR_PCK1)) {}	
  4008a4:	461a      	mov	r2, r3
  4008a6:	6893      	ldr	r3, [r2, #8]
  4008a8:	f413 7f00 	tst.w	r3, #512	; 0x200
  4008ac:	d0fb      	beq.n	4008a6 <init_camera+0x2a>
	while (ov_init(BOARD_TWI) == 1) {}
  4008ae:	4d09      	ldr	r5, [pc, #36]	; (4008d4 <init_camera+0x58>)
  4008b0:	4c09      	ldr	r4, [pc, #36]	; (4008d8 <init_camera+0x5c>)
  4008b2:	4628      	mov	r0, r5
  4008b4:	47a0      	blx	r4
  4008b6:	2801      	cmp	r0, #1
  4008b8:	d0fb      	beq.n	4008b2 <init_camera+0x36>
}
  4008ba:	bd38      	pop	{r3, r4, r5, pc}
  4008bc:	004007a5 	.word	0x004007a5
  4008c0:	00400771 	.word	0x00400771
  4008c4:	400e0e00 	.word	0x400e0e00
  4008c8:	00400825 	.word	0x00400825
  4008cc:	00401485 	.word	0x00401485
  4008d0:	400e0400 	.word	0x400e0400
  4008d4:	40018000 	.word	0x40018000
  4008d8:	00400a91 	.word	0x00400a91

004008dc <pio_capture_to_buffer>:
 * \param p_uc_buf Buffer address where captured data must be stored.
 * \param ul_size Data frame size.
 */
uint8_t pio_capture_to_buffer(Pio *p_pio, uint8_t *uc_buf, uint32_t ul_size){
	/* Check if the first PDC bank is free */
	if ((p_pio->PIO_RCR == 0) && (p_pio->PIO_RNCR == 0)) {
  4008dc:	f8d0 316c 	ldr.w	r3, [r0, #364]	; 0x16c
  4008e0:	b913      	cbnz	r3, 4008e8 <pio_capture_to_buffer+0xc>
  4008e2:	f8d0 317c 	ldr.w	r3, [r0, #380]	; 0x17c
  4008e6:	b143      	cbz	r3, 4008fa <pio_capture_to_buffer+0x1e>
		p_pio->PIO_RPR = (uint32_t)uc_buf;
		p_pio->PIO_RCR = ul_size;
		p_pio->PIO_PTCR = PIO_PTCR_RXTEN;
		return 1;
	} else if (p_pio->PIO_RNCR == 0) {
  4008e8:	f8d0 317c 	ldr.w	r3, [r0, #380]	; 0x17c
  4008ec:	b973      	cbnz	r3, 40090c <pio_capture_to_buffer+0x30>
		p_pio->PIO_RNPR = (uint32_t)uc_buf;
  4008ee:	f8c0 1178 	str.w	r1, [r0, #376]	; 0x178
		p_pio->PIO_RNCR = ul_size;
  4008f2:	f8c0 217c 	str.w	r2, [r0, #380]	; 0x17c
		return 1;
  4008f6:	2001      	movs	r0, #1
  4008f8:	4770      	bx	lr
		p_pio->PIO_RPR = (uint32_t)uc_buf;
  4008fa:	f8c0 1168 	str.w	r1, [r0, #360]	; 0x168
		p_pio->PIO_RCR = ul_size;
  4008fe:	f8c0 216c 	str.w	r2, [r0, #364]	; 0x16c
		p_pio->PIO_PTCR = PIO_PTCR_RXTEN;
  400902:	2301      	movs	r3, #1
  400904:	f8c0 3188 	str.w	r3, [r0, #392]	; 0x188
		return 1;
  400908:	4618      	mov	r0, r3
  40090a:	4770      	bx	lr
	} else {
		return 0;
  40090c:	2000      	movs	r0, #0
	}
}
  40090e:	4770      	bx	lr

00400910 <find_image_len>:
	/* Check Size  */
	uint8_t success = find_image_len();
	return success;
}

uint8_t find_image_len(void){
  400910:	b5f0      	push	{r4, r5, r6, r7, lr}
	// Finds image length based on JPEG protocol.
	// Returns 1 on success (both SOI and EOI markers are found), 0 on error.

	image_size = 0;
  400912:	2000      	movs	r0, #0
  400914:	4b1e      	ldr	r3, [pc, #120]	; (400990 <find_image_len+0x80>)
  400916:	6018      	str	r0, [r3, #0]
	image_started = 0;
  400918:	4b1e      	ldr	r3, [pc, #120]	; (400994 <find_image_len+0x84>)
  40091a:	7018      	strb	r0, [r3, #0]
	uint8_t success = 0;
	uint32_t i = 0;
	const uint32_t loop_limit = 100000;  // Define the loop limit for clarity

	while(i < loop_limit && !success) {
		current_byte = g_p_uc_cap_dest_buf[i];
  40091c:	4c1e      	ldr	r4, [pc, #120]	; (400998 <find_image_len+0x88>)
	while(i < loop_limit && !success) {
  40091e:	4e1f      	ldr	r6, [pc, #124]	; (40099c <find_image_len+0x8c>)

		if(current_byte == 0xff && next_byte == 0xd8) {
			image_started = 1;
			image_start = i;  // Store start index (SOI marker found)
		}
		else if(image_started && current_byte == 0xff && next_byte == 0xd9) {
  400920:	461d      	mov	r5, r3
			image_started = 1;
  400922:	f04f 0e01 	mov.w	lr, #1
			image_start = i;  // Store start index (SOI marker found)
  400926:	4f1e      	ldr	r7, [pc, #120]	; (4009a0 <find_image_len+0x90>)
  400928:	e006      	b.n	400938 <find_image_len+0x28>
		if(current_byte == 0xff && next_byte == 0xd8) {
  40092a:	29d8      	cmp	r1, #216	; 0xd8
  40092c:	d00d      	beq.n	40094a <find_image_len+0x3a>
		else if(image_started && current_byte == 0xff && next_byte == 0xd9) {
  40092e:	782b      	ldrb	r3, [r5, #0]
  400930:	b97b      	cbnz	r3, 400952 <find_image_len+0x42>
  400932:	4610      	mov	r0, r2
	while(i < loop_limit && !success) {
  400934:	42b2      	cmp	r2, r6
  400936:	d024      	beq.n	400982 <find_image_len+0x72>
		current_byte = g_p_uc_cap_dest_buf[i];
  400938:	5c23      	ldrb	r3, [r4, r0]
  40093a:	b2db      	uxtb	r3, r3
		next_byte = g_p_uc_cap_dest_buf[i + 1];
  40093c:	1c42      	adds	r2, r0, #1
  40093e:	5ca1      	ldrb	r1, [r4, r2]
  400940:	b2c9      	uxtb	r1, r1
		if(current_byte == 0xff && next_byte == 0xd8) {
  400942:	2bff      	cmp	r3, #255	; 0xff
  400944:	d0f1      	beq.n	40092a <find_image_len+0x1a>
		else if(image_started && current_byte == 0xff && next_byte == 0xd9) {
  400946:	782b      	ldrb	r3, [r5, #0]
  400948:	e7f3      	b.n	400932 <find_image_len+0x22>
			image_started = 1;
  40094a:	f885 e000 	strb.w	lr, [r5]
			image_start = i;  // Store start index (SOI marker found)
  40094e:	6038      	str	r0, [r7, #0]
  400950:	e001      	b.n	400956 <find_image_len+0x46>
		else if(image_started && current_byte == 0xff && next_byte == 0xd9) {
  400952:	29d9      	cmp	r1, #217	; 0xd9
  400954:	d004      	beq.n	400960 <find_image_len+0x50>
  400956:	4610      	mov	r0, r2
	while(i < loop_limit && !success) {
  400958:	42b2      	cmp	r2, r6
  40095a:	d1ed      	bne.n	400938 <find_image_len+0x28>
  40095c:	2000      	movs	r0, #0
  40095e:	e011      	b.n	400984 <find_image_len+0x74>
			image_end = i + 1;  // Store end index (EOI marker found)
  400960:	4b10      	ldr	r3, [pc, #64]	; (4009a4 <find_image_len+0x94>)
  400962:	601a      	str	r2, [r3, #0]
	while(i < loop_limit && !success) {
  400964:	4b0d      	ldr	r3, [pc, #52]	; (40099c <find_image_len+0x8c>)
  400966:	429a      	cmp	r2, r3
			success = 1;
  400968:	bf08      	it	eq
  40096a:	2001      	moveq	r0, #1
	while(i < loop_limit && !success) {
  40096c:	d00a      	beq.n	400984 <find_image_len+0x74>
  40096e:	2001      	movs	r0, #1
		}
		i++;
	}

	if(success) {
		image_size = image_end - image_start - 1;
  400970:	4b0c      	ldr	r3, [pc, #48]	; (4009a4 <find_image_len+0x94>)
  400972:	681b      	ldr	r3, [r3, #0]
  400974:	4a0a      	ldr	r2, [pc, #40]	; (4009a0 <find_image_len+0x90>)
  400976:	6812      	ldr	r2, [r2, #0]
  400978:	3b01      	subs	r3, #1
  40097a:	1a9b      	subs	r3, r3, r2
  40097c:	4a04      	ldr	r2, [pc, #16]	; (400990 <find_image_len+0x80>)
  40097e:	6013      	str	r3, [r2, #0]
  400980:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400982:	2000      	movs	r0, #0
	if(success) {
  400984:	2800      	cmp	r0, #0
  400986:	d1f3      	bne.n	400970 <find_image_len+0x60>
		} else {
		image_size = 0;
  400988:	2200      	movs	r2, #0
  40098a:	4b01      	ldr	r3, [pc, #4]	; (400990 <find_image_len+0x80>)
  40098c:	601a      	str	r2, [r3, #0]
	}
	return success;  // Returns 1 if both SOI and EOI are found, 0 otherwise
  40098e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  400990:	20000aa0 	.word	0x20000aa0
  400994:	2001915d 	.word	0x2001915d
  400998:	20000aa8 	.word	0x20000aa8
  40099c:	000186a0 	.word	0x000186a0
  4009a0:	20019148 	.word	0x20019148
  4009a4:	20019150 	.word	0x20019150

004009a8 <start_capture>:
uint8_t start_capture(void){
  4009a8:	b510      	push	{r4, lr}
	pio_enable_interrupt(OV7740_VSYNC_PIO, OV7740_VSYNC_MASK);	// Enable vsync interrupt*/
  4009aa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4009ae:	4812      	ldr	r0, [pc, #72]	; (4009f8 <start_capture+0x50>)
  4009b0:	4b12      	ldr	r3, [pc, #72]	; (4009fc <start_capture+0x54>)
  4009b2:	4798      	blx	r3
	while (!g_ul_vsync_flag){}
  4009b4:	4a12      	ldr	r2, [pc, #72]	; (400a00 <start_capture+0x58>)
  4009b6:	6813      	ldr	r3, [r2, #0]
  4009b8:	2b00      	cmp	r3, #0
  4009ba:	d0fc      	beq.n	4009b6 <start_capture+0xe>
	pio_disable_interrupt(OV7740_VSYNC_PIO, OV7740_VSYNC_MASK);
  4009bc:	4c0e      	ldr	r4, [pc, #56]	; (4009f8 <start_capture+0x50>)
  4009be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4009c2:	4620      	mov	r0, r4
  4009c4:	4b0f      	ldr	r3, [pc, #60]	; (400a04 <start_capture+0x5c>)
  4009c6:	4798      	blx	r3
	pio_capture_enable(OV7740_DATA_BUS_PIO);
  4009c8:	4620      	mov	r0, r4
  4009ca:	4b0f      	ldr	r3, [pc, #60]	; (400a08 <start_capture+0x60>)
  4009cc:	4798      	blx	r3
	pio_capture_to_buffer(OV7740_DATA_BUS_PIO, g_p_uc_cap_dest_buf, 25000);		// 100000 >> 2 = 25000
  4009ce:	f246 12a8 	movw	r2, #25000	; 0x61a8
  4009d2:	490e      	ldr	r1, [pc, #56]	; (400a0c <start_capture+0x64>)
  4009d4:	4620      	mov	r0, r4
  4009d6:	4b0e      	ldr	r3, [pc, #56]	; (400a10 <start_capture+0x68>)
  4009d8:	4798      	blx	r3
	while (!((OV7740_DATA_BUS_PIO->PIO_PCISR & PIO_PCIMR_RXBUFF) == PIO_PCIMR_RXBUFF)) {}
  4009da:	4622      	mov	r2, r4
  4009dc:	f8d2 3160 	ldr.w	r3, [r2, #352]	; 0x160
  4009e0:	f013 0f08 	tst.w	r3, #8
  4009e4:	d0fa      	beq.n	4009dc <start_capture+0x34>
	pio_capture_disable(OV7740_DATA_BUS_PIO);
  4009e6:	4804      	ldr	r0, [pc, #16]	; (4009f8 <start_capture+0x50>)
  4009e8:	4b0a      	ldr	r3, [pc, #40]	; (400a14 <start_capture+0x6c>)
  4009ea:	4798      	blx	r3
	g_ul_vsync_flag = false;
  4009ec:	2200      	movs	r2, #0
  4009ee:	4b04      	ldr	r3, [pc, #16]	; (400a00 <start_capture+0x58>)
  4009f0:	601a      	str	r2, [r3, #0]
	uint8_t success = find_image_len();
  4009f2:	4b09      	ldr	r3, [pc, #36]	; (400a18 <start_capture+0x70>)
  4009f4:	4798      	blx	r3
}
  4009f6:	bd10      	pop	{r4, pc}
  4009f8:	400e0e00 	.word	0x400e0e00
  4009fc:	0040123b 	.word	0x0040123b
  400a00:	20000a58 	.word	0x20000a58
  400a04:	0040123f 	.word	0x0040123f
  400a08:	0040136d 	.word	0x0040136d
  400a0c:	20000aa8 	.word	0x20000aa8
  400a10:	004008dd 	.word	0x004008dd
  400a14:	00401385 	.word	0x00401385
  400a18:	00400911 	.word	0x00400911

00400a1c <ov_read_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_read_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  400a1c:	b508      	push	{r3, lr}
	uint32_t ul_status;

	ul_status = twi_master_read(p_twi, p_packet);
  400a1e:	4b01      	ldr	r3, [pc, #4]	; (400a24 <ov_read_reg+0x8>)
  400a20:	4798      	blx	r3

	return ul_status;
}
  400a22:	bd08      	pop	{r3, pc}
  400a24:	004004d5 	.word	0x004004d5

00400a28 <ov_write_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  400a28:	b508      	push	{r3, lr}
	uint32_t ul_status;

	ul_status = twi_master_write(p_twi, p_packet);
  400a2a:	4b01      	ldr	r3, [pc, #4]	; (400a30 <ov_write_reg+0x8>)
  400a2c:	4798      	blx	r3

	return ul_status;
}
  400a2e:	bd08      	pop	{r3, pc}
  400a30:	00400595 	.word	0x00400595

00400a34 <ov_write_regs>:
 * \param p_twi TWI interface.
 * \param p_reg_list Register list to be written.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_regs(Twi* const p_twi, const ov_reg *p_reg_list)
{
  400a34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400a38:	b086      	sub	sp, #24
  400a3a:	4607      	mov	r7, r0
  400a3c:	1c4c      	adds	r4, r1, #1
			(p_next->val == OV_VAL_TERM))) {
		if (p_next->reg == 0xFE) {
			delay_ms(5);
		} else {
			twi_packet_regs.addr[0] = p_next->reg;
			twi_packet_regs.addr_length = 1;
  400a3e:	2501      	movs	r5, #1
			twi_packet_regs.chip = OV_I2C_SENSOR_ADDRESS;
			twi_packet_regs.length = 1;
			twi_packet_regs.buffer = &(p_next->val);

			ul_err = ov_write_reg(p_twi, &twi_packet_regs);
  400a40:	4e11      	ldr	r6, [pc, #68]	; (400a88 <ov_write_regs+0x54>)
			delay_ms(5);
  400a42:	f8df 8048 	ldr.w	r8, [pc, #72]	; 400a8c <ov_write_regs+0x58>
	while (!((p_next->reg == OV_REG_TERM) &&
  400a46:	e010      	b.n	400a6a <ov_write_regs+0x36>
  400a48:	7821      	ldrb	r1, [r4, #0]
  400a4a:	29ff      	cmp	r1, #255	; 0xff
  400a4c:	d018      	beq.n	400a80 <ov_write_regs+0x4c>
			twi_packet_regs.addr[0] = p_next->reg;
  400a4e:	f88d 3004 	strb.w	r3, [sp, #4]
			twi_packet_regs.addr_length = 1;
  400a52:	9502      	str	r5, [sp, #8]
			twi_packet_regs.chip = OV_I2C_SENSOR_ADDRESS;
  400a54:	2330      	movs	r3, #48	; 0x30
  400a56:	f88d 3014 	strb.w	r3, [sp, #20]
			twi_packet_regs.length = 1;
  400a5a:	9504      	str	r5, [sp, #16]
			twi_packet_regs.buffer = &(p_next->val);
  400a5c:	9203      	str	r2, [sp, #12]
			ul_err = ov_write_reg(p_twi, &twi_packet_regs);
  400a5e:	a901      	add	r1, sp, #4
  400a60:	4638      	mov	r0, r7
  400a62:	47b0      	blx	r6
			ul_size++;

			if (ul_err == TWI_BUSY) {
  400a64:	2808      	cmp	r0, #8
  400a66:	d00c      	beq.n	400a82 <ov_write_regs+0x4e>
  400a68:	3402      	adds	r4, #2
  400a6a:	4622      	mov	r2, r4
	while (!((p_next->reg == OV_REG_TERM) &&
  400a6c:	f814 3c01 	ldrb.w	r3, [r4, #-1]
  400a70:	2bff      	cmp	r3, #255	; 0xff
  400a72:	d0e9      	beq.n	400a48 <ov_write_regs+0x14>
		if (p_next->reg == 0xFE) {
  400a74:	2bfe      	cmp	r3, #254	; 0xfe
  400a76:	d1ea      	bne.n	400a4e <ov_write_regs+0x1a>
			delay_ms(5);
  400a78:	f24a 706a 	movw	r0, #42858	; 0xa76a
  400a7c:	47c0      	blx	r8
  400a7e:	e7f3      	b.n	400a68 <ov_write_regs+0x34>
			}
		}

		p_next++;
	}
	return 0;
  400a80:	2000      	movs	r0, #0
}
  400a82:	b006      	add	sp, #24
  400a84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400a88:	00400a29 	.word	0x00400a29
  400a8c:	20000001 	.word	0x20000001

00400a90 <ov_init>:
 *
 * \param p_twi TWI interface.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_init(Twi* const p_twi)
{
  400a90:	b5f0      	push	{r4, r5, r6, r7, lr}
  400a92:	b093      	sub	sp, #76	; 0x4c
  400a94:	4607      	mov	r7, r0
	const uint8_t cont_reg_val = 1;
  400a96:	2401      	movs	r4, #1
  400a98:	f88d 4047 	strb.w	r4, [sp, #71]	; 0x47
	twi_packet_t init_packet = {
  400a9c:	2500      	movs	r5, #0
  400a9e:	950c      	str	r5, [sp, #48]	; 0x30
  400aa0:	9510      	str	r5, [sp, #64]	; 0x40
  400aa2:	23ff      	movs	r3, #255	; 0xff
  400aa4:	f88d 3030 	strb.w	r3, [sp, #48]	; 0x30
  400aa8:	940d      	str	r4, [sp, #52]	; 0x34
  400aaa:	f10d 0347 	add.w	r3, sp, #71	; 0x47
  400aae:	930e      	str	r3, [sp, #56]	; 0x38
  400ab0:	940f      	str	r4, [sp, #60]	; 0x3c
  400ab2:	2630      	movs	r6, #48	; 0x30
  400ab4:	f88d 6040 	strb.w	r6, [sp, #64]	; 0x40
		.addr_length  = 1, //sizeof (uint16_t),    // TWI slave memory address data size
		.chip         = OV_I2C_SENSOR_ADDRESS,      // TWI slave bus address
		.buffer       = &cont_reg_val,        // transfer data destination buffer
		.length       = 1                    // transfer data size (bytes)
	};
	ov_write_reg(p_twi, &init_packet);
  400ab8:	eb0d 0106 	add.w	r1, sp, r6
  400abc:	4b41      	ldr	r3, [pc, #260]	; (400bc4 <ov_init+0x134>)
  400abe:	4798      	blx	r3
	uint32_t ul_id = 0;
  400ac0:	9500      	str	r5, [sp, #0]
	uint32_t ul_ver = 0;
  400ac2:	9501      	str	r5, [sp, #4]
	packet_pid.chip = OV_I2C_SENSOR_ADDRESS;
  400ac4:	f88d 6018 	strb.w	r6, [sp, #24]
	packet_pid.addr[0] = OV2640_PIDH;
  400ac8:	230a      	movs	r3, #10
  400aca:	f88d 3008 	strb.w	r3, [sp, #8]
	packet_pid.addr_length = 1;
  400ace:	9403      	str	r4, [sp, #12]
	packet_pid.buffer = &ul_id;
  400ad0:	f8cd d010 	str.w	sp, [sp, #16]
	packet_pid.length = 1;
  400ad4:	9405      	str	r4, [sp, #20]
	ov_read_reg(p_twi, &packet_pid);
  400ad6:	a902      	add	r1, sp, #8
  400ad8:	4638      	mov	r0, r7
  400ada:	4d3b      	ldr	r5, [pc, #236]	; (400bc8 <ov_init+0x138>)
  400adc:	47a8      	blx	r5
	packet_ver.chip = OV_I2C_SENSOR_ADDRESS;
  400ade:	f88d 602c 	strb.w	r6, [sp, #44]	; 0x2c
	packet_ver.addr[0] = OV2640_PIDL;
  400ae2:	230b      	movs	r3, #11
  400ae4:	f88d 301c 	strb.w	r3, [sp, #28]
	packet_ver.addr_length = 1;
  400ae8:	9408      	str	r4, [sp, #32]
	packet_ver.buffer = &ul_ver;
  400aea:	ab01      	add	r3, sp, #4
  400aec:	9309      	str	r3, [sp, #36]	; 0x24
	packet_ver.length = 1;
  400aee:	940a      	str	r4, [sp, #40]	; 0x28
	ov_read_reg(p_twi, &packet_ver);
  400af0:	a907      	add	r1, sp, #28
  400af2:	4638      	mov	r0, r7
  400af4:	47a8      	blx	r5
	return ((uint32_t)(ul_id << 8) | ul_ver);
  400af6:	9b01      	ldr	r3, [sp, #4]
  400af8:	9a00      	ldr	r2, [sp, #0]
  400afa:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	
	uint32_t ul_id = 0;

	ul_id = ov_id( p_twi );

	if (((ul_id >> 8)&0xff)  == OV2640_PIDH_DEFAULT) {
  400afe:	f3c3 2307 	ubfx	r3, r3, #8, #8
  400b02:	2b26      	cmp	r3, #38	; 0x26
  400b04:	d002      	beq.n	400b0c <ov_init+0x7c>
				return 0;
			}
		}
	}

	return 1;
  400b06:	2001      	movs	r0, #1
}
  400b08:	b013      	add	sp, #76	; 0x4c
  400b0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint32_t ul_midh = 0;
  400b0c:	2300      	movs	r3, #0
  400b0e:	9301      	str	r3, [sp, #4]
	uint32_t ul_midl = 0;
  400b10:	9302      	str	r3, [sp, #8]
	twi_packet.addr[0] = OV2640_MIDH;
  400b12:	231c      	movs	r3, #28
  400b14:	f88d 301c 	strb.w	r3, [sp, #28]
	twi_packet.addr_length = 1;
  400b18:	9408      	str	r4, [sp, #32]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  400b1a:	f88d 602c 	strb.w	r6, [sp, #44]	; 0x2c
	twi_packet.buffer = &ul_midh;
  400b1e:	ab01      	add	r3, sp, #4
  400b20:	9309      	str	r3, [sp, #36]	; 0x24
	twi_packet.length = 1;
  400b22:	940a      	str	r4, [sp, #40]	; 0x28
	ov_read_reg(p_twi, &twi_packet);
  400b24:	a907      	add	r1, sp, #28
  400b26:	4638      	mov	r0, r7
  400b28:	47a8      	blx	r5
	twi_packet.addr[0] = OV2640_MIDL;
  400b2a:	231d      	movs	r3, #29
  400b2c:	f88d 301c 	strb.w	r3, [sp, #28]
	twi_packet.addr_length = 1;
  400b30:	9408      	str	r4, [sp, #32]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  400b32:	f88d 602c 	strb.w	r6, [sp, #44]	; 0x2c
	twi_packet.buffer = &ul_midl;
  400b36:	ab02      	add	r3, sp, #8
  400b38:	9309      	str	r3, [sp, #36]	; 0x24
	twi_packet.length = 1;
  400b3a:	940a      	str	r4, [sp, #40]	; 0x28
	ov_read_reg(p_twi, &twi_packet);
  400b3c:	a907      	add	r1, sp, #28
  400b3e:	4638      	mov	r0, r7
  400b40:	47a8      	blx	r5
	if ((ul_midh == OV2640_MIDH_DEFAULT) && (ul_midl == OV2640_MIDL_DEFAULT)) {
  400b42:	9b01      	ldr	r3, [sp, #4]
  400b44:	2b7f      	cmp	r3, #127	; 0x7f
  400b46:	d001      	beq.n	400b4c <ov_init+0xbc>
	return 1;
  400b48:	2001      	movs	r0, #1
  400b4a:	e7dd      	b.n	400b08 <ov_init+0x78>
	if ((ul_midh == OV2640_MIDH_DEFAULT) && (ul_midl == OV2640_MIDL_DEFAULT)) {
  400b4c:	9b02      	ldr	r3, [sp, #8]
  400b4e:	2ba2      	cmp	r3, #162	; 0xa2
  400b50:	d1fa      	bne.n	400b48 <ov_init+0xb8>
	uint32_t ul_value = 0;
  400b52:	2300      	movs	r3, #0
  400b54:	9300      	str	r3, [sp, #0]
	uint32_t ul_oldvalue = 0;
  400b56:	9301      	str	r3, [sp, #4]
	uint32_t ul_entervalue = 0;
  400b58:	9302      	str	r3, [sp, #8]
	twi_packet.addr[0] = 0x01;
  400b5a:	2301      	movs	r3, #1
  400b5c:	f88d 301c 	strb.w	r3, [sp, #28]
	twi_packet.addr_length = 1;
  400b60:	9308      	str	r3, [sp, #32]
	twi_packet.chip = OV_I2C_SENSOR_ADDRESS;
  400b62:	2230      	movs	r2, #48	; 0x30
  400b64:	f88d 202c 	strb.w	r2, [sp, #44]	; 0x2c
	twi_packet.length = 1;
  400b68:	930a      	str	r3, [sp, #40]	; 0x28
	twi_packet.buffer = &ul_oldvalue;
  400b6a:	ab01      	add	r3, sp, #4
  400b6c:	9309      	str	r3, [sp, #36]	; 0x24
	ov_read_reg(p_twi, &twi_packet);
  400b6e:	a907      	add	r1, sp, #28
  400b70:	4638      	mov	r0, r7
  400b72:	4c15      	ldr	r4, [pc, #84]	; (400bc8 <ov_init+0x138>)
  400b74:	47a0      	blx	r4
	ul_entervalue = 0xAD;
  400b76:	ab12      	add	r3, sp, #72	; 0x48
  400b78:	22ad      	movs	r2, #173	; 0xad
  400b7a:	f843 2d40 	str.w	r2, [r3, #-64]!
	twi_packet.buffer = &ul_entervalue;
  400b7e:	9309      	str	r3, [sp, #36]	; 0x24
	ov_write_reg(p_twi, &twi_packet);
  400b80:	a907      	add	r1, sp, #28
  400b82:	4638      	mov	r0, r7
  400b84:	4b0f      	ldr	r3, [pc, #60]	; (400bc4 <ov_init+0x134>)
  400b86:	4798      	blx	r3
	twi_packet.buffer = &ul_value;
  400b88:	f8cd d024 	str.w	sp, [sp, #36]	; 0x24
	ov_read_reg(p_twi, &twi_packet);
  400b8c:	a907      	add	r1, sp, #28
  400b8e:	4638      	mov	r0, r7
  400b90:	47a0      	blx	r4
	if (ul_value != ul_entervalue) {
  400b92:	9b02      	ldr	r3, [sp, #8]
  400b94:	9a00      	ldr	r2, [sp, #0]
  400b96:	429a      	cmp	r2, r3
  400b98:	d001      	beq.n	400b9e <ov_init+0x10e>
		return 1;
  400b9a:	2001      	movs	r0, #1
  400b9c:	e7b4      	b.n	400b08 <ov_init+0x78>
	twi_packet.buffer = &ul_oldvalue;
  400b9e:	ab01      	add	r3, sp, #4
  400ba0:	9309      	str	r3, [sp, #36]	; 0x24
	ov_write_reg(p_twi, &twi_packet);
  400ba2:	a907      	add	r1, sp, #28
  400ba4:	4638      	mov	r0, r7
  400ba6:	4b07      	ldr	r3, [pc, #28]	; (400bc4 <ov_init+0x134>)
  400ba8:	4798      	blx	r3
	twi_packet.buffer = &ul_value;
  400baa:	f8cd d024 	str.w	sp, [sp, #36]	; 0x24
	ov_read_reg(p_twi, &twi_packet);
  400bae:	a907      	add	r1, sp, #28
  400bb0:	4638      	mov	r0, r7
  400bb2:	4b05      	ldr	r3, [pc, #20]	; (400bc8 <ov_init+0x138>)
  400bb4:	4798      	blx	r3
	if (ul_value != ul_oldvalue) {
  400bb6:	9b01      	ldr	r3, [sp, #4]
  400bb8:	9800      	ldr	r0, [sp, #0]
  400bba:	1ac0      	subs	r0, r0, r3
  400bbc:	bf18      	it	ne
  400bbe:	2001      	movne	r0, #1
  400bc0:	e7a2      	b.n	400b08 <ov_init+0x78>
  400bc2:	bf00      	nop
  400bc4:	00400a29 	.word	0x00400a29
  400bc8:	00400a1d 	.word	0x00400a1d

00400bcc <ov_configure>:
 * \param p_twi TWI interface.
 * \param format Specific format to configure.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_configure(Twi* const p_twi, const e_OV2640_format format)
{
  400bcc:	b508      	push	{r3, lr}
	const ov_reg *p_regs_conf = NULL;

	/* Common register initialization */
	switch (format) {
  400bce:	2911      	cmp	r1, #17
  400bd0:	d82a      	bhi.n	400c28 <ov_configure+0x5c>
  400bd2:	e8df f001 	tbb	[pc, r1]
  400bd6:	092b      	.short	0x092b
  400bd8:	0f0d0b2d 	.word	0x0f0d0b2d
  400bdc:	17151311 	.word	0x17151311
  400be0:	1f1d1b19 	.word	0x1f1d1b19
  400be4:	27252321 	.word	0x27252321
	case JPEG_INIT:
		p_regs_conf = OV2640_JPEG_INIT;
		break;
		
	case YUV422:
		p_regs_conf = OV2640_YUV422;
  400be8:	4914      	ldr	r1, [pc, #80]	; (400c3c <ov_configure+0x70>)
  400bea:	e022      	b.n	400c32 <ov_configure+0x66>
	case JPEG:
		p_regs_conf = OV2640_JPEG;
		break;
		
	case JPEG_320x240:
		p_regs_conf = OV2640_JPEG_320x240;
  400bec:	4914      	ldr	r1, [pc, #80]	; (400c40 <ov_configure+0x74>)
		break;
  400bee:	e020      	b.n	400c32 <ov_configure+0x66>
		
	case JPEG_640x480:
		p_regs_conf = OV2640_JPEG_640x480;
  400bf0:	4914      	ldr	r1, [pc, #80]	; (400c44 <ov_configure+0x78>)
		break;
  400bf2:	e01e      	b.n	400c32 <ov_configure+0x66>
		
	case JPEG_800x600:
		p_regs_conf = OV2640_JPEG_800x600;
  400bf4:	4914      	ldr	r1, [pc, #80]	; (400c48 <ov_configure+0x7c>)
		break;
  400bf6:	e01c      	b.n	400c32 <ov_configure+0x66>
		
	case JPEG_1024x768:
		p_regs_conf = OV2640_JPEG_1024x768;
  400bf8:	4914      	ldr	r1, [pc, #80]	; (400c4c <ov_configure+0x80>)
		break;
  400bfa:	e01a      	b.n	400c32 <ov_configure+0x66>
		
	case JPEG_1280x1024:
		p_regs_conf = OV2640_JPEG_1280x1024;
  400bfc:	4914      	ldr	r1, [pc, #80]	; (400c50 <ov_configure+0x84>)
		break;
  400bfe:	e018      	b.n	400c32 <ov_configure+0x66>
		
	case JPEG_1600x1200:
		p_regs_conf = OV2640_JPEG_1600x1200;
  400c00:	4914      	ldr	r1, [pc, #80]	; (400c54 <ov_configure+0x88>)
		break;
  400c02:	e016      	b.n	400c32 <ov_configure+0x66>
		
	case QVGA_YUV422_10FPS:
		p_regs_conf = OV2640_QVGA_YUV422_10FPS;
  400c04:	4914      	ldr	r1, [pc, #80]	; (400c58 <ov_configure+0x8c>)
		break;
  400c06:	e014      	b.n	400c32 <ov_configure+0x66>

	case QVGA_YUV422_15FPS:
		p_regs_conf = OV2640_QVGA_YUV422_15FPS;
  400c08:	4914      	ldr	r1, [pc, #80]	; (400c5c <ov_configure+0x90>)
		break;
  400c0a:	e012      	b.n	400c32 <ov_configure+0x66>

	case QVGA_YUV422_20FPS:
		p_regs_conf = OV2640_QVGA_YUV422_20FPS;
  400c0c:	4914      	ldr	r1, [pc, #80]	; (400c60 <ov_configure+0x94>)
		break;
  400c0e:	e010      	b.n	400c32 <ov_configure+0x66>

	case QVGA_YUV422_30FPS:
		p_regs_conf = OV2640_QVGA_YUV422_30FPS;
  400c10:	4914      	ldr	r1, [pc, #80]	; (400c64 <ov_configure+0x98>)
		break;
  400c12:	e00e      	b.n	400c32 <ov_configure+0x66>

	case QVGA_RGB888:
		p_regs_conf = OV2640_QVGA_RGB888;
  400c14:	4914      	ldr	r1, [pc, #80]	; (400c68 <ov_configure+0x9c>)
		break;
  400c16:	e00c      	b.n	400c32 <ov_configure+0x66>

	case QQVGA_YUV422:
		p_regs_conf = OV2640_QQVGA_YUV422;
  400c18:	4914      	ldr	r1, [pc, #80]	; (400c6c <ov_configure+0xa0>)
		break;
  400c1a:	e00a      	b.n	400c32 <ov_configure+0x66>

	case QQVGA_RGB888:
		p_regs_conf = OV2640_QQVGA_RGB888;
  400c1c:	4914      	ldr	r1, [pc, #80]	; (400c70 <ov_configure+0xa4>)
		break;
  400c1e:	e008      	b.n	400c32 <ov_configure+0x66>

	case TEST_PATTERN:
		p_regs_conf = OV2640_TEST_PATTERN;
  400c20:	4914      	ldr	r1, [pc, #80]	; (400c74 <ov_configure+0xa8>)
		break;
  400c22:	e006      	b.n	400c32 <ov_configure+0x66>

	case VGA_YUV422_20FPS:
		p_regs_conf = OV2640_VGA_YUV422_20FPS;
  400c24:	4914      	ldr	r1, [pc, #80]	; (400c78 <ov_configure+0xac>)
		break;
  400c26:	e004      	b.n	400c32 <ov_configure+0x66>
	if (p_regs_conf != NULL) {
		ov_write_regs( p_twi, p_regs_conf );
		return 0;
	}

	return 1;
  400c28:	2001      	movs	r0, #1
  400c2a:	bd08      	pop	{r3, pc}
		p_regs_conf = OV2640_JPEG_INIT;
  400c2c:	4913      	ldr	r1, [pc, #76]	; (400c7c <ov_configure+0xb0>)
  400c2e:	e000      	b.n	400c32 <ov_configure+0x66>
		p_regs_conf = OV2640_JPEG;
  400c30:	4913      	ldr	r1, [pc, #76]	; (400c80 <ov_configure+0xb4>)
		ov_write_regs( p_twi, p_regs_conf );
  400c32:	4b14      	ldr	r3, [pc, #80]	; (400c84 <ov_configure+0xb8>)
  400c34:	4798      	blx	r3
		return 0;
  400c36:	2000      	movs	r0, #0
}
  400c38:	bd08      	pop	{r3, pc}
  400c3a:	bf00      	nop
  400c3c:	00407578 	.word	0x00407578
  400c40:	00406a80 	.word	0x00406a80
  400c44:	00406ad0 	.word	0x00406ad0
  400c48:	00406b24 	.word	0x00406b24
  400c4c:	00406988 	.word	0x00406988
  400c50:	004069d8 	.word	0x004069d8
  400c54:	00406a2c 	.word	0x00406a2c
  400c58:	00406fd4 	.word	0x00406fd4
  400c5c:	004070c4 	.word	0x004070c4
  400c60:	004071b4 	.word	0x004071b4
  400c64:	004072a4 	.word	0x004072a4
  400c68:	00406ee0 	.word	0x00406ee0
  400c6c:	00406dec 	.word	0x00406dec
  400c70:	00406cf8 	.word	0x00406cf8
  400c74:	00407394 	.word	0x00407394
  400c78:	00407488 	.word	0x00407488
  400c7c:	00406b78 	.word	0x00406b78
  400c80:	00406974 	.word	0x00406974
  400c84:	00400a35 	.word	0x00400a35

00400c88 <TC0_Handler>:
 */ 

#include "timer_interface.h"

void TC0_Handler(void)
{
  400c88:	b508      	push	{r3, lr}
	uint32_t ul_status;

	// Read TC0 status.
	ul_status = tc_get_status(TC0, 0);
  400c8a:	2100      	movs	r1, #0
  400c8c:	4805      	ldr	r0, [pc, #20]	; (400ca4 <TC0_Handler+0x1c>)
  400c8e:	4b06      	ldr	r3, [pc, #24]	; (400ca8 <TC0_Handler+0x20>)
  400c90:	4798      	blx	r3

	// RC compare.
	if ((ul_status & TC_SR_CPCS) == TC_SR_CPCS) {
  400c92:	f010 0f10 	tst.w	r0, #16
  400c96:	d004      	beq.n	400ca2 <TC0_Handler+0x1a>
		counts++;
  400c98:	4a04      	ldr	r2, [pc, #16]	; (400cac <TC0_Handler+0x24>)
  400c9a:	7813      	ldrb	r3, [r2, #0]
  400c9c:	3301      	adds	r3, #1
  400c9e:	b2db      	uxtb	r3, r3
  400ca0:	7013      	strb	r3, [r2, #0]
  400ca2:	bd08      	pop	{r3, pc}
  400ca4:	40010000 	.word	0x40010000
  400ca8:	00400341 	.word	0x00400341
  400cac:	20019164 	.word	0x20019164

00400cb0 <configure_tc>:
	}
}

void configure_tc(void)
{
  400cb0:	b530      	push	{r4, r5, lr}
  400cb2:	b085      	sub	sp, #20

	// Get system clock.
	ul_sysclk = sysclk_get_cpu_hz();

	// Configure PMC.
	pmc_enable_periph_clk(ID_TC0);
  400cb4:	2017      	movs	r0, #23
  400cb6:	4b14      	ldr	r3, [pc, #80]	; (400d08 <configure_tc+0x58>)
  400cb8:	4798      	blx	r3

	// Configure TC for a 1Hz frequency and trigger on RC compare.
	tc_find_mck_divisor(TC_FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  400cba:	4d14      	ldr	r5, [pc, #80]	; (400d0c <configure_tc+0x5c>)
  400cbc:	9500      	str	r5, [sp, #0]
  400cbe:	ab02      	add	r3, sp, #8
  400cc0:	aa03      	add	r2, sp, #12
  400cc2:	4629      	mov	r1, r5
  400cc4:	2001      	movs	r0, #1
  400cc6:	4c12      	ldr	r4, [pc, #72]	; (400d10 <configure_tc+0x60>)
  400cc8:	47a0      	blx	r4
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  400cca:	4c12      	ldr	r4, [pc, #72]	; (400d14 <configure_tc+0x64>)
  400ccc:	9a02      	ldr	r2, [sp, #8]
  400cce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  400cd2:	2100      	movs	r1, #0
  400cd4:	4620      	mov	r0, r4
  400cd6:	4b10      	ldr	r3, [pc, #64]	; (400d18 <configure_tc+0x68>)
  400cd8:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / TC_FREQ);
  400cda:	9a03      	ldr	r2, [sp, #12]
  400cdc:	fbb5 f2f2 	udiv	r2, r5, r2
  400ce0:	2100      	movs	r1, #0
  400ce2:	4620      	mov	r0, r4
  400ce4:	4b0d      	ldr	r3, [pc, #52]	; (400d1c <configure_tc+0x6c>)
  400ce6:	4798      	blx	r3
  400ce8:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  400cec:	4b0c      	ldr	r3, [pc, #48]	; (400d20 <configure_tc+0x70>)
  400cee:	601a      	str	r2, [r3, #0]

	// Configure and enable interrupt on RC compare.
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  400cf0:	2210      	movs	r2, #16
  400cf2:	2100      	movs	r1, #0
  400cf4:	4620      	mov	r0, r4
  400cf6:	4b0b      	ldr	r3, [pc, #44]	; (400d24 <configure_tc+0x74>)
  400cf8:	4798      	blx	r3
	
	// Start the timer
	tc_start(TC0, 0);
  400cfa:	2100      	movs	r1, #0
  400cfc:	4620      	mov	r0, r4
  400cfe:	4b0a      	ldr	r3, [pc, #40]	; (400d28 <configure_tc+0x78>)
  400d00:	4798      	blx	r3
  400d02:	b005      	add	sp, #20
  400d04:	bd30      	pop	{r4, r5, pc}
  400d06:	bf00      	nop
  400d08:	004014b9 	.word	0x004014b9
  400d0c:	07270e00 	.word	0x07270e00
  400d10:	00400349 	.word	0x00400349
  400d14:	40010000 	.word	0x40010000
  400d18:	00400311 	.word	0x00400311
  400d1c:	00400331 	.word	0x00400331
  400d20:	e000e100 	.word	0xe000e100
  400d24:	00400339 	.word	0x00400339
  400d28:	00400329 	.word	0x00400329

00400d2c <wifi_provision_handler>:
}


void wifi_provision_handler(uint32_t ul_id, uint32_t ul_mask)
{
	provisioning_flag = true;
  400d2c:	2201      	movs	r2, #1
  400d2e:	4b01      	ldr	r3, [pc, #4]	; (400d34 <wifi_provision_handler+0x8>)
  400d30:	701a      	strb	r2, [r3, #0]
  400d32:	4770      	bx	lr
  400d34:	20019560 	.word	0x20019560

00400d38 <process_incoming_byte_wifi>:
	wifi_buffer_in[wifi_buffer_in_index++] = in_byte;
  400d38:	4a03      	ldr	r2, [pc, #12]	; (400d48 <process_incoming_byte_wifi+0x10>)
  400d3a:	6813      	ldr	r3, [r2, #0]
  400d3c:	1c59      	adds	r1, r3, #1
  400d3e:	6011      	str	r1, [r2, #0]
  400d40:	4a02      	ldr	r2, [pc, #8]	; (400d4c <process_incoming_byte_wifi+0x14>)
  400d42:	54d0      	strb	r0, [r2, r3]
  400d44:	4770      	bx	lr
  400d46:	bf00      	nop
  400d48:	20000a64 	.word	0x20000a64
  400d4c:	20019168 	.word	0x20019168

00400d50 <USART0_Handler>:
{
  400d50:	b510      	push	{r4, lr}
	ul_status = usart_get_status(WIFI_USART);
  400d52:	4808      	ldr	r0, [pc, #32]	; (400d74 <USART0_Handler+0x24>)
  400d54:	4b08      	ldr	r3, [pc, #32]	; (400d78 <USART0_Handler+0x28>)
  400d56:	4798      	blx	r3
	if (ul_status & US_CSR_RXBUFF)
  400d58:	f410 5f80 	tst.w	r0, #4096	; 0x1000
  400d5c:	d100      	bne.n	400d60 <USART0_Handler+0x10>
  400d5e:	bd10      	pop	{r4, pc}
		usart_read(WIFI_USART, &received_byte_wifi);
  400d60:	4c06      	ldr	r4, [pc, #24]	; (400d7c <USART0_Handler+0x2c>)
  400d62:	4621      	mov	r1, r4
  400d64:	4803      	ldr	r0, [pc, #12]	; (400d74 <USART0_Handler+0x24>)
  400d66:	4b06      	ldr	r3, [pc, #24]	; (400d80 <USART0_Handler+0x30>)
  400d68:	4798      	blx	r3
		process_incoming_byte_wifi((uint8_t)received_byte_wifi);
  400d6a:	6820      	ldr	r0, [r4, #0]
  400d6c:	b2c0      	uxtb	r0, r0
  400d6e:	4b05      	ldr	r3, [pc, #20]	; (400d84 <USART0_Handler+0x34>)
  400d70:	4798      	blx	r3
}
  400d72:	e7f4      	b.n	400d5e <USART0_Handler+0xe>
  400d74:	40024000 	.word	0x40024000
  400d78:	0040070d 	.word	0x0040070d
  400d7c:	20000a60 	.word	0x20000a60
  400d80:	00400745 	.word	0x00400745
  400d84:	00400d39 	.word	0x00400d39

00400d88 <process_data_wifi>:
{
  400d88:	b508      	push	{r3, lr}
	if (strstr(wifi_buffer_in, "SUCCESS"))
  400d8a:	4904      	ldr	r1, [pc, #16]	; (400d9c <process_data_wifi+0x14>)
  400d8c:	4804      	ldr	r0, [pc, #16]	; (400da0 <process_data_wifi+0x18>)
  400d8e:	4b05      	ldr	r3, [pc, #20]	; (400da4 <process_data_wifi+0x1c>)
  400d90:	4798      	blx	r3
  400d92:	b110      	cbz	r0, 400d9a <process_data_wifi+0x12>
		reading_wifi_flag = true;
  400d94:	2201      	movs	r2, #1
  400d96:	4b04      	ldr	r3, [pc, #16]	; (400da8 <process_data_wifi+0x20>)
  400d98:	701a      	strb	r2, [r3, #0]
  400d9a:	bd08      	pop	{r3, pc}
  400d9c:	004075a4 	.word	0x004075a4
  400da0:	20019168 	.word	0x20019168
  400da4:	00401e51 	.word	0x00401e51
  400da8:	20019554 	.word	0x20019554

00400dac <wifi_command_response_handler>:
{
  400dac:	b508      	push	{r3, lr}
	process_data_wifi();
  400dae:	4b07      	ldr	r3, [pc, #28]	; (400dcc <wifi_command_response_handler+0x20>)
  400db0:	4798      	blx	r3
	memset(wifi_buffer_in, 0, sizeof(wifi_buffer_in));
  400db2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  400db6:	2100      	movs	r1, #0
  400db8:	4805      	ldr	r0, [pc, #20]	; (400dd0 <wifi_command_response_handler+0x24>)
  400dba:	4b06      	ldr	r3, [pc, #24]	; (400dd4 <wifi_command_response_handler+0x28>)
  400dbc:	4798      	blx	r3
	wifi_buffer_in_index = 0;
  400dbe:	2200      	movs	r2, #0
  400dc0:	4b05      	ldr	r3, [pc, #20]	; (400dd8 <wifi_command_response_handler+0x2c>)
  400dc2:	601a      	str	r2, [r3, #0]
	command_flag = true;
  400dc4:	2201      	movs	r2, #1
  400dc6:	4b05      	ldr	r3, [pc, #20]	; (400ddc <wifi_command_response_handler+0x30>)
  400dc8:	701a      	strb	r2, [r3, #0]
  400dca:	bd08      	pop	{r3, pc}
  400dcc:	00400d89 	.word	0x00400d89
  400dd0:	20019168 	.word	0x20019168
  400dd4:	00401ab9 	.word	0x00401ab9
  400dd8:	20000a64 	.word	0x20000a64
  400ddc:	20000a5c 	.word	0x20000a5c

00400de0 <configure_usart>:
{	
  400de0:	b530      	push	{r4, r5, lr}
  400de2:	b087      	sub	sp, #28
	const sam_usart_opt_t usart_console_settings =
  400de4:	466c      	mov	r4, sp
  400de6:	4d12      	ldr	r5, [pc, #72]	; (400e30 <configure_usart+0x50>)
  400de8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  400dea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  400dec:	e895 0003 	ldmia.w	r5, {r0, r1}
  400df0:	e884 0003 	stmia.w	r4, {r0, r1}
  400df4:	200e      	movs	r0, #14
  400df6:	4b0f      	ldr	r3, [pc, #60]	; (400e34 <configure_usart+0x54>)
  400df8:	4798      	blx	r3
	usart_init_rs232(WIFI_USART, &usart_console_settings, sysclk_get_peripheral_hz());
  400dfa:	4c0f      	ldr	r4, [pc, #60]	; (400e38 <configure_usart+0x58>)
  400dfc:	4a0f      	ldr	r2, [pc, #60]	; (400e3c <configure_usart+0x5c>)
  400dfe:	4669      	mov	r1, sp
  400e00:	4620      	mov	r0, r4
  400e02:	4b0f      	ldr	r3, [pc, #60]	; (400e40 <configure_usart+0x60>)
  400e04:	4798      	blx	r3
	usart_disable_interrupt(WIFI_USART, ALL_INTERRUPT_MASK);
  400e06:	f04f 31ff 	mov.w	r1, #4294967295
  400e0a:	4620      	mov	r0, r4
  400e0c:	4b0d      	ldr	r3, [pc, #52]	; (400e44 <configure_usart+0x64>)
  400e0e:	4798      	blx	r3
	usart_enable_tx(WIFI_USART);
  400e10:	4620      	mov	r0, r4
  400e12:	4b0d      	ldr	r3, [pc, #52]	; (400e48 <configure_usart+0x68>)
  400e14:	4798      	blx	r3
	usart_enable_rx(WIFI_USART);
  400e16:	4620      	mov	r0, r4
  400e18:	4b0c      	ldr	r3, [pc, #48]	; (400e4c <configure_usart+0x6c>)
  400e1a:	4798      	blx	r3
  400e1c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  400e20:	4b0b      	ldr	r3, [pc, #44]	; (400e50 <configure_usart+0x70>)
  400e22:	601a      	str	r2, [r3, #0]
	usart_enable_interrupt(WIFI_USART, US_IER_RXRDY);
  400e24:	2101      	movs	r1, #1
  400e26:	4620      	mov	r0, r4
  400e28:	4b0a      	ldr	r3, [pc, #40]	; (400e54 <configure_usart+0x74>)
  400e2a:	4798      	blx	r3
}
  400e2c:	b007      	add	sp, #28
  400e2e:	bd30      	pop	{r4, r5, pc}
  400e30:	0040758c 	.word	0x0040758c
  400e34:	004014b9 	.word	0x004014b9
  400e38:	40024000 	.word	0x40024000
  400e3c:	07270e00 	.word	0x07270e00
  400e40:	004006a5 	.word	0x004006a5
  400e44:	00400709 	.word	0x00400709
  400e48:	004006f9 	.word	0x004006f9
  400e4c:	004006ff 	.word	0x004006ff
  400e50:	e000e100 	.word	0xe000e100
  400e54:	00400705 	.word	0x00400705

00400e58 <configure_wifi_comm_pin>:
{
  400e58:	b530      	push	{r4, r5, lr}
  400e5a:	b083      	sub	sp, #12
	pmc_enable_periph_clk(WIFI_COMM_ID);
  400e5c:	200b      	movs	r0, #11
  400e5e:	4b0b      	ldr	r3, [pc, #44]	; (400e8c <configure_wifi_comm_pin+0x34>)
  400e60:	4798      	blx	r3
	pio_handler_set(WIFI_COMM_PIO, WIFI_COMM_ID, WIFI_COMM_PIN_NUM, WIFI_COMM_ATTR, wifi_command_response_handler);
  400e62:	4c0b      	ldr	r4, [pc, #44]	; (400e90 <configure_wifi_comm_pin+0x38>)
  400e64:	4b0b      	ldr	r3, [pc, #44]	; (400e94 <configure_wifi_comm_pin+0x3c>)
  400e66:	9300      	str	r3, [sp, #0]
  400e68:	2370      	movs	r3, #112	; 0x70
  400e6a:	f44f 7200 	mov.w	r2, #512	; 0x200
  400e6e:	210b      	movs	r1, #11
  400e70:	4620      	mov	r0, r4
  400e72:	4d09      	ldr	r5, [pc, #36]	; (400e98 <configure_wifi_comm_pin+0x40>)
  400e74:	47a8      	blx	r5
  400e76:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400e7a:	4b08      	ldr	r3, [pc, #32]	; (400e9c <configure_wifi_comm_pin+0x44>)
  400e7c:	601a      	str	r2, [r3, #0]
	pio_enable_interrupt(WIFI_COMM_PIO, WIFI_COMM_PIN_NUM);
  400e7e:	f44f 7100 	mov.w	r1, #512	; 0x200
  400e82:	4620      	mov	r0, r4
  400e84:	4b06      	ldr	r3, [pc, #24]	; (400ea0 <configure_wifi_comm_pin+0x48>)
  400e86:	4798      	blx	r3
}
  400e88:	b003      	add	sp, #12
  400e8a:	bd30      	pop	{r4, r5, pc}
  400e8c:	004014b9 	.word	0x004014b9
  400e90:	400e0e00 	.word	0x400e0e00
  400e94:	00400dad 	.word	0x00400dad
  400e98:	004001a1 	.word	0x004001a1
  400e9c:	e000e100 	.word	0xe000e100
  400ea0:	0040123b 	.word	0x0040123b

00400ea4 <write_wifi_command>:
{
  400ea4:	b510      	push	{r4, lr}
  400ea6:	b09a      	sub	sp, #104	; 0x68
  400ea8:	460c      	mov	r4, r1
	counts = 0;
  400eaa:	2300      	movs	r3, #0
  400eac:	4a0e      	ldr	r2, [pc, #56]	; (400ee8 <write_wifi_command+0x44>)
  400eae:	7013      	strb	r3, [r2, #0]
	command_flag = false;
  400eb0:	4a0e      	ldr	r2, [pc, #56]	; (400eec <write_wifi_command+0x48>)
  400eb2:	7013      	strb	r3, [r2, #0]
	sprintf (wifi_buff, "%s\r\n", comm);
  400eb4:	4602      	mov	r2, r0
  400eb6:	490e      	ldr	r1, [pc, #56]	; (400ef0 <write_wifi_command+0x4c>)
  400eb8:	a801      	add	r0, sp, #4
  400eba:	4b0e      	ldr	r3, [pc, #56]	; (400ef4 <write_wifi_command+0x50>)
  400ebc:	4798      	blx	r3
	usart_write_line(WIFI_USART, wifi_buff);
  400ebe:	a901      	add	r1, sp, #4
  400ec0:	480d      	ldr	r0, [pc, #52]	; (400ef8 <write_wifi_command+0x54>)
  400ec2:	4b0e      	ldr	r3, [pc, #56]	; (400efc <write_wifi_command+0x58>)
  400ec4:	4798      	blx	r3
		if (counts >= cnt)
  400ec6:	4a08      	ldr	r2, [pc, #32]	; (400ee8 <write_wifi_command+0x44>)
		else if (command_flag)
  400ec8:	4908      	ldr	r1, [pc, #32]	; (400eec <write_wifi_command+0x48>)
		if (counts >= cnt)
  400eca:	7813      	ldrb	r3, [r2, #0]
  400ecc:	b2db      	uxtb	r3, r3
  400ece:	42a3      	cmp	r3, r4
  400ed0:	d202      	bcs.n	400ed8 <write_wifi_command+0x34>
		else if (command_flag)
  400ed2:	780b      	ldrb	r3, [r1, #0]
  400ed4:	2b00      	cmp	r3, #0
  400ed6:	d0f8      	beq.n	400eca <write_wifi_command+0x26>
	if (command_flag)
  400ed8:	4b04      	ldr	r3, [pc, #16]	; (400eec <write_wifi_command+0x48>)
  400eda:	781b      	ldrb	r3, [r3, #0]
  400edc:	b113      	cbz	r3, 400ee4 <write_wifi_command+0x40>
		command_flag = false;
  400ede:	2200      	movs	r2, #0
  400ee0:	4b02      	ldr	r3, [pc, #8]	; (400eec <write_wifi_command+0x48>)
  400ee2:	701a      	strb	r2, [r3, #0]
}
  400ee4:	b01a      	add	sp, #104	; 0x68
  400ee6:	bd10      	pop	{r4, pc}
  400ee8:	20019164 	.word	0x20019164
  400eec:	20000a5c 	.word	0x20000a5c
  400ef0:	004075c0 	.word	0x004075c0
  400ef4:	00401b55 	.word	0x00401b55
  400ef8:	40024000 	.word	0x40024000
  400efc:	00400725 	.word	0x00400725

00400f00 <configure_wifi_provision_pin>:
}


void configure_wifi_provision_pin(void)
{
  400f00:	b530      	push	{r4, r5, lr}
  400f02:	b083      	sub	sp, #12
	/* Configure PIO clock. */
	pmc_enable_periph_clk(WIFI_SETUP_BUTTON_ID);
  400f04:	200b      	movs	r0, #11
  400f06:	4b0b      	ldr	r3, [pc, #44]	; (400f34 <configure_wifi_provision_pin+0x34>)
  400f08:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h **/
	pio_handler_set(WIFI_SETUP_BUTTON_PIO, WIFI_SETUP_BUTTON_ID, WIFI_SETUP_BUTTON_NUM, WIFI_SETUP_BUTTON_ATTR, wifi_provision_handler);
  400f0a:	4c0b      	ldr	r4, [pc, #44]	; (400f38 <configure_wifi_provision_pin+0x38>)
  400f0c:	4b0b      	ldr	r3, [pc, #44]	; (400f3c <configure_wifi_provision_pin+0x3c>)
  400f0e:	9300      	str	r3, [sp, #0]
  400f10:	2359      	movs	r3, #89	; 0x59
  400f12:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400f16:	210b      	movs	r1, #11
  400f18:	4620      	mov	r0, r4
  400f1a:	4d09      	ldr	r5, [pc, #36]	; (400f40 <configure_wifi_provision_pin+0x40>)
  400f1c:	47a8      	blx	r5
  400f1e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  400f22:	4b08      	ldr	r3, [pc, #32]	; (400f44 <configure_wifi_provision_pin+0x44>)
  400f24:	601a      	str	r2, [r3, #0]

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WIFI_SETUP_BUTTON_ID);

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_SETUP_BUTTON_PIO, WIFI_SETUP_BUTTON_NUM);
  400f26:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  400f2a:	4620      	mov	r0, r4
  400f2c:	4b06      	ldr	r3, [pc, #24]	; (400f48 <configure_wifi_provision_pin+0x48>)
  400f2e:	4798      	blx	r3
}
  400f30:	b003      	add	sp, #12
  400f32:	bd30      	pop	{r4, r5, pc}
  400f34:	004014b9 	.word	0x004014b9
  400f38:	400e0e00 	.word	0x400e0e00
  400f3c:	00400d2d 	.word	0x00400d2d
  400f40:	004001a1 	.word	0x004001a1
  400f44:	e000e100 	.word	0xe000e100
  400f48:	0040123b 	.word	0x0040123b

00400f4c <SPI_Handler>:
 *
 * \return SPI status register value.
 */
static inline uint32_t spi_read_status(Spi *p_spi)
{
	return p_spi->SPI_SR;
  400f4c:	4b10      	ldr	r3, [pc, #64]	; (400f90 <SPI_Handler+0x44>)
  400f4e:	691b      	ldr	r3, [r3, #16]
	
	uint32_t new_cmd = 0;
	static uint16_t data;
	uint8_t uc_pcs;

	if (spi_read_status(SPI_SLAVE_BASE) & SPI_SR_RDRF)
  400f50:	f013 0f01 	tst.w	r3, #1
  400f54:	d100      	bne.n	400f58 <SPI_Handler+0xc>
  400f56:	4770      	bx	lr
{	// Handler for peripheral mode interrupts on SPI bus. When the
  400f58:	b510      	push	{r4, lr}
  400f5a:	b082      	sub	sp, #8
	{		
		spi_read(SPI_SLAVE_BASE, &data, &uc_pcs);
  400f5c:	f10d 0207 	add.w	r2, sp, #7
  400f60:	490c      	ldr	r1, [pc, #48]	; (400f94 <SPI_Handler+0x48>)
  400f62:	480b      	ldr	r0, [pc, #44]	; (400f90 <SPI_Handler+0x44>)
  400f64:	4b0c      	ldr	r3, [pc, #48]	; (400f98 <SPI_Handler+0x4c>)
  400f66:	4798      	blx	r3
		if (gs_ul_transfer_length--)
  400f68:	4a0c      	ldr	r2, [pc, #48]	; (400f9c <SPI_Handler+0x50>)
  400f6a:	6813      	ldr	r3, [r2, #0]
  400f6c:	1e59      	subs	r1, r3, #1
  400f6e:	6011      	str	r1, [r2, #0]
  400f70:	b90b      	cbnz	r3, 400f76 <SPI_Handler+0x2a>
		{
			//transfer one byte of image
			spi_write(SPI_SLAVE_BASE, g_p_uc_cap_dest_buf[gs_ul_transfer_index++], 0, 0);
		}
	}
}
  400f72:	b002      	add	sp, #8
  400f74:	bd10      	pop	{r4, pc}
			spi_write(SPI_SLAVE_BASE, g_p_uc_cap_dest_buf[gs_ul_transfer_index++], 0, 0);
  400f76:	4a0a      	ldr	r2, [pc, #40]	; (400fa0 <SPI_Handler+0x54>)
  400f78:	6813      	ldr	r3, [r2, #0]
  400f7a:	1c59      	adds	r1, r3, #1
  400f7c:	6011      	str	r1, [r2, #0]
  400f7e:	4a09      	ldr	r2, [pc, #36]	; (400fa4 <SPI_Handler+0x58>)
  400f80:	5cd1      	ldrb	r1, [r2, r3]
  400f82:	2300      	movs	r3, #0
  400f84:	461a      	mov	r2, r3
  400f86:	4802      	ldr	r0, [pc, #8]	; (400f90 <SPI_Handler+0x44>)
  400f88:	4c07      	ldr	r4, [pc, #28]	; (400fa8 <SPI_Handler+0x5c>)
  400f8a:	47a0      	blx	r4
}
  400f8c:	e7f1      	b.n	400f72 <SPI_Handler+0x26>
  400f8e:	bf00      	nop
  400f90:	40008000 	.word	0x40008000
  400f94:	20000a5e 	.word	0x20000a5e
  400f98:	0040025f 	.word	0x0040025f
  400f9c:	20019558 	.word	0x20019558
  400fa0:	20019550 	.word	0x20019550
  400fa4:	20000aa8 	.word	0x20000aa8
  400fa8:	0040028d 	.word	0x0040028d

00400fac <spi_peripheral_initialize>:
	spi_peripheral_initialize();
	prepare_spi_transfer();
}

void spi_peripheral_initialize(void)
{
  400fac:	b510      	push	{r4, lr}
	// Initialize the SPI port as a peripheral (slave) device.
	spi_enable_clock(SPI_SLAVE_BASE);
  400fae:	4c13      	ldr	r4, [pc, #76]	; (400ffc <spi_peripheral_initialize+0x50>)
  400fb0:	4620      	mov	r0, r4
  400fb2:	4b13      	ldr	r3, [pc, #76]	; (401000 <spi_peripheral_initialize+0x54>)
  400fb4:	4798      	blx	r3
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  400fb6:	2302      	movs	r3, #2
  400fb8:	6023      	str	r3, [r4, #0]
	p_spi->SPI_CR = SPI_CR_SWRST;
  400fba:	2380      	movs	r3, #128	; 0x80
  400fbc:	6023      	str	r3, [r4, #0]
	p_spi->SPI_MR &= (~SPI_MR_MSTR);
  400fbe:	6863      	ldr	r3, [r4, #4]
  400fc0:	f023 0301 	bic.w	r3, r3, #1
  400fc4:	6063      	str	r3, [r4, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  400fc6:	6863      	ldr	r3, [r4, #4]
  400fc8:	f043 0310 	orr.w	r3, r3, #16
  400fcc:	6063      	str	r3, [r4, #4]
	spi_disable(SPI_SLAVE_BASE);
	spi_reset(SPI_SLAVE_BASE);
	spi_set_slave_mode(SPI_SLAVE_BASE);
	spi_disable_mode_fault_detect(SPI_SLAVE_BASE);
	spi_set_peripheral_chip_select_value(SPI_SLAVE_BASE, SPI_CHIP_PCS);
  400fce:	210e      	movs	r1, #14
  400fd0:	4620      	mov	r0, r4
  400fd2:	4b0c      	ldr	r3, [pc, #48]	; (401004 <spi_peripheral_initialize+0x58>)
  400fd4:	4798      	blx	r3
	spi_set_clock_polarity(SPI_SLAVE_BASE, SPI_CHIP_SEL, SPI_CLK_POLARITY);
  400fd6:	2200      	movs	r2, #0
  400fd8:	4611      	mov	r1, r2
  400fda:	4620      	mov	r0, r4
  400fdc:	4b0a      	ldr	r3, [pc, #40]	; (401008 <spi_peripheral_initialize+0x5c>)
  400fde:	4798      	blx	r3
	spi_set_clock_phase(SPI_SLAVE_BASE, SPI_CHIP_SEL, SPI_CLK_PHASE);
  400fe0:	2201      	movs	r2, #1
  400fe2:	2100      	movs	r1, #0
  400fe4:	4620      	mov	r0, r4
  400fe6:	4b09      	ldr	r3, [pc, #36]	; (40100c <spi_peripheral_initialize+0x60>)
  400fe8:	4798      	blx	r3
	spi_set_bits_per_transfer(SPI_SLAVE_BASE, SPI_CHIP_SEL, SPI_CSR_BITS_8_BIT);
  400fea:	2200      	movs	r2, #0
  400fec:	4611      	mov	r1, r2
  400fee:	4620      	mov	r0, r4
  400ff0:	4b07      	ldr	r3, [pc, #28]	; (401010 <spi_peripheral_initialize+0x64>)
  400ff2:	4798      	blx	r3
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
	p_spi->SPI_IER = ul_sources;
  400ff4:	2301      	movs	r3, #1
  400ff6:	6163      	str	r3, [r4, #20]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  400ff8:	6023      	str	r3, [r4, #0]
  400ffa:	bd10      	pop	{r4, pc}
  400ffc:	40008000 	.word	0x40008000
  401000:	00400239 	.word	0x00400239
  401004:	00400249 	.word	0x00400249
  401008:	004002c1 	.word	0x004002c1
  40100c:	004002df 	.word	0x004002df
  401010:	004002fd 	.word	0x004002fd

00401014 <prepare_spi_transfer>:
}

void prepare_spi_transfer(void)
{
	// Set necessary parameters to prepare for SPI transfer.
	gs_puc_transfer_buffer = g_p_uc_cap_dest_buf;
  401014:	4a06      	ldr	r2, [pc, #24]	; (401030 <prepare_spi_transfer+0x1c>)
  401016:	4b07      	ldr	r3, [pc, #28]	; (401034 <prepare_spi_transfer+0x20>)
  401018:	601a      	str	r2, [r3, #0]
	gs_ul_transfer_length = image_size + 1;
  40101a:	4b07      	ldr	r3, [pc, #28]	; (401038 <prepare_spi_transfer+0x24>)
  40101c:	681b      	ldr	r3, [r3, #0]
  40101e:	3301      	adds	r3, #1
  401020:	4a06      	ldr	r2, [pc, #24]	; (40103c <prepare_spi_transfer+0x28>)
  401022:	6013      	str	r3, [r2, #0]
	gs_ul_transfer_index = image_start;
  401024:	4b06      	ldr	r3, [pc, #24]	; (401040 <prepare_spi_transfer+0x2c>)
  401026:	681a      	ldr	r2, [r3, #0]
  401028:	4b06      	ldr	r3, [pc, #24]	; (401044 <prepare_spi_transfer+0x30>)
  40102a:	601a      	str	r2, [r3, #0]
  40102c:	4770      	bx	lr
  40102e:	bf00      	nop
  401030:	20000aa8 	.word	0x20000aa8
  401034:	2001955c 	.word	0x2001955c
  401038:	20000aa0 	.word	0x20000aa0
  40103c:	20019558 	.word	0x20019558
  401040:	20019148 	.word	0x20019148
  401044:	20019550 	.word	0x20019550

00401048 <configure_spi>:
{
  401048:	b508      	push	{r3, lr}
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40104a:	4b0a      	ldr	r3, [pc, #40]	; (401074 <configure_spi+0x2c>)
  40104c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401050:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
  401054:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401058:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40105c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401060:	2100      	movs	r1, #0
  401062:	f883 1315 	strb.w	r1, [r3, #789]	; 0x315
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401066:	601a      	str	r2, [r3, #0]
	spi_peripheral_initialize();
  401068:	4b03      	ldr	r3, [pc, #12]	; (401078 <configure_spi+0x30>)
  40106a:	4798      	blx	r3
	prepare_spi_transfer();
  40106c:	4b03      	ldr	r3, [pc, #12]	; (40107c <configure_spi+0x34>)
  40106e:	4798      	blx	r3
  401070:	bd08      	pop	{r3, pc}
  401072:	bf00      	nop
  401074:	e000e100 	.word	0xe000e100
  401078:	00400fad 	.word	0x00400fad
  40107c:	00401015 	.word	0x00401015

00401080 <write_image_to_web>:
void write_image_to_web(void)
{
	 // Writes an image from the SAM4S8B to the ESP32. If the length of the image is zero 
	 // (i.e. the image is not valid), return. Otherwise, follow this protocol
	 // (illustrated in Appendix C):
	if (image_size == 0)
  401080:	4b0a      	ldr	r3, [pc, #40]	; (4010ac <write_image_to_web+0x2c>)
  401082:	681b      	ldr	r3, [r3, #0]
  401084:	b903      	cbnz	r3, 401088 <write_image_to_web+0x8>
  401086:	4770      	bx	lr
{
  401088:	b500      	push	{lr}
  40108a:	b09b      	sub	sp, #108	; 0x6c
	{
		return;
	}
	else
	{
		prepare_spi_transfer();
  40108c:	4b08      	ldr	r3, [pc, #32]	; (4010b0 <write_image_to_web+0x30>)
  40108e:	4798      	blx	r3
		char command_buffer[100];
		sprintf(command_buffer, "image_transfer %d", image_size+3);
  401090:	4b06      	ldr	r3, [pc, #24]	; (4010ac <write_image_to_web+0x2c>)
  401092:	681a      	ldr	r2, [r3, #0]
  401094:	3203      	adds	r2, #3
  401096:	4907      	ldr	r1, [pc, #28]	; (4010b4 <write_image_to_web+0x34>)
  401098:	a801      	add	r0, sp, #4
  40109a:	4b07      	ldr	r3, [pc, #28]	; (4010b8 <write_image_to_web+0x38>)
  40109c:	4798      	blx	r3
		write_wifi_command(command_buffer, 1);
  40109e:	2101      	movs	r1, #1
  4010a0:	a801      	add	r0, sp, #4
  4010a2:	4b06      	ldr	r3, [pc, #24]	; (4010bc <write_image_to_web+0x3c>)
  4010a4:	4798      	blx	r3
	}
  4010a6:	b01b      	add	sp, #108	; 0x6c
  4010a8:	f85d fb04 	ldr.w	pc, [sp], #4
  4010ac:	20000aa0 	.word	0x20000aa0
  4010b0:	00401015 	.word	0x00401015
  4010b4:	004075ac 	.word	0x004075ac
  4010b8:	00401b55 	.word	0x00401b55
  4010bc:	00400ea5 	.word	0x00400ea5

004010c0 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4010c0:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4010c2:	480e      	ldr	r0, [pc, #56]	; (4010fc <sysclk_init+0x3c>)
  4010c4:	4b0e      	ldr	r3, [pc, #56]	; (401100 <sysclk_init+0x40>)
  4010c6:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4010c8:	213e      	movs	r1, #62	; 0x3e
  4010ca:	2000      	movs	r0, #0
  4010cc:	4b0d      	ldr	r3, [pc, #52]	; (401104 <sysclk_init+0x44>)
  4010ce:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  4010d0:	4c0d      	ldr	r4, [pc, #52]	; (401108 <sysclk_init+0x48>)
  4010d2:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  4010d4:	2800      	cmp	r0, #0
  4010d6:	d0fc      	beq.n	4010d2 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  4010d8:	4b0c      	ldr	r3, [pc, #48]	; (40110c <sysclk_init+0x4c>)
  4010da:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4010dc:	4a0c      	ldr	r2, [pc, #48]	; (401110 <sysclk_init+0x50>)
  4010de:	4b0d      	ldr	r3, [pc, #52]	; (401114 <sysclk_init+0x54>)
  4010e0:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  4010e2:	4c0d      	ldr	r4, [pc, #52]	; (401118 <sysclk_init+0x58>)
  4010e4:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  4010e6:	2800      	cmp	r0, #0
  4010e8:	d0fc      	beq.n	4010e4 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4010ea:	2010      	movs	r0, #16
  4010ec:	4b0b      	ldr	r3, [pc, #44]	; (40111c <sysclk_init+0x5c>)
  4010ee:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4010f0:	4b0b      	ldr	r3, [pc, #44]	; (401120 <sysclk_init+0x60>)
  4010f2:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4010f4:	4801      	ldr	r0, [pc, #4]	; (4010fc <sysclk_init+0x3c>)
  4010f6:	4b02      	ldr	r3, [pc, #8]	; (401100 <sysclk_init+0x40>)
  4010f8:	4798      	blx	r3
  4010fa:	bd10      	pop	{r4, pc}
  4010fc:	07270e00 	.word	0x07270e00
  401100:	004017d1 	.word	0x004017d1
  401104:	00401401 	.word	0x00401401
  401108:	00401455 	.word	0x00401455
  40110c:	00401465 	.word	0x00401465
  401110:	20133f01 	.word	0x20133f01
  401114:	400e0400 	.word	0x400e0400
  401118:	00401475 	.word	0x00401475
  40111c:	0040139d 	.word	0x0040139d
  401120:	004016c1 	.word	0x004016c1

00401124 <pio_set_peripheral>:
  401124:	6442      	str	r2, [r0, #68]	; 0x44
  401126:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40112a:	d039      	beq.n	4011a0 <pio_set_peripheral+0x7c>
  40112c:	d813      	bhi.n	401156 <pio_set_peripheral+0x32>
  40112e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  401132:	d025      	beq.n	401180 <pio_set_peripheral+0x5c>
  401134:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  401138:	d10a      	bne.n	401150 <pio_set_peripheral+0x2c>
  40113a:	6f03      	ldr	r3, [r0, #112]	; 0x70
  40113c:	4313      	orrs	r3, r2
  40113e:	6703      	str	r3, [r0, #112]	; 0x70
  401140:	6f43      	ldr	r3, [r0, #116]	; 0x74
  401142:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401144:	400b      	ands	r3, r1
  401146:	ea23 0302 	bic.w	r3, r3, r2
  40114a:	6743      	str	r3, [r0, #116]	; 0x74
  40114c:	6042      	str	r2, [r0, #4]
  40114e:	4770      	bx	lr
  401150:	2900      	cmp	r1, #0
  401152:	d1fb      	bne.n	40114c <pio_set_peripheral+0x28>
  401154:	4770      	bx	lr
  401156:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40115a:	d020      	beq.n	40119e <pio_set_peripheral+0x7a>
  40115c:	d809      	bhi.n	401172 <pio_set_peripheral+0x4e>
  40115e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  401162:	d1f3      	bne.n	40114c <pio_set_peripheral+0x28>
  401164:	6f03      	ldr	r3, [r0, #112]	; 0x70
  401166:	4313      	orrs	r3, r2
  401168:	6703      	str	r3, [r0, #112]	; 0x70
  40116a:	6f43      	ldr	r3, [r0, #116]	; 0x74
  40116c:	4313      	orrs	r3, r2
  40116e:	6743      	str	r3, [r0, #116]	; 0x74
  401170:	e7ec      	b.n	40114c <pio_set_peripheral+0x28>
  401172:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  401176:	d012      	beq.n	40119e <pio_set_peripheral+0x7a>
  401178:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40117c:	d00f      	beq.n	40119e <pio_set_peripheral+0x7a>
  40117e:	e7e5      	b.n	40114c <pio_set_peripheral+0x28>
  401180:	b410      	push	{r4}
  401182:	6f01      	ldr	r1, [r0, #112]	; 0x70
  401184:	6f04      	ldr	r4, [r0, #112]	; 0x70
  401186:	43d3      	mvns	r3, r2
  401188:	4021      	ands	r1, r4
  40118a:	461c      	mov	r4, r3
  40118c:	4019      	ands	r1, r3
  40118e:	6701      	str	r1, [r0, #112]	; 0x70
  401190:	6f43      	ldr	r3, [r0, #116]	; 0x74
  401192:	6f41      	ldr	r1, [r0, #116]	; 0x74
  401194:	400b      	ands	r3, r1
  401196:	4023      	ands	r3, r4
  401198:	6743      	str	r3, [r0, #116]	; 0x74
  40119a:	6042      	str	r2, [r0, #4]
  40119c:	bc10      	pop	{r4}
  40119e:	4770      	bx	lr
  4011a0:	6f03      	ldr	r3, [r0, #112]	; 0x70
  4011a2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4011a4:	400b      	ands	r3, r1
  4011a6:	ea23 0302 	bic.w	r3, r3, r2
  4011aa:	6703      	str	r3, [r0, #112]	; 0x70
  4011ac:	6f43      	ldr	r3, [r0, #116]	; 0x74
  4011ae:	4313      	orrs	r3, r2
  4011b0:	6743      	str	r3, [r0, #116]	; 0x74
  4011b2:	e7cb      	b.n	40114c <pio_set_peripheral+0x28>

004011b4 <pio_set_input>:
  4011b4:	6441      	str	r1, [r0, #68]	; 0x44
  4011b6:	f012 0f01 	tst.w	r2, #1
  4011ba:	bf14      	ite	ne
  4011bc:	6641      	strne	r1, [r0, #100]	; 0x64
  4011be:	6601      	streq	r1, [r0, #96]	; 0x60
  4011c0:	f012 0f0a 	tst.w	r2, #10
  4011c4:	bf14      	ite	ne
  4011c6:	6201      	strne	r1, [r0, #32]
  4011c8:	6241      	streq	r1, [r0, #36]	; 0x24
  4011ca:	f012 0f02 	tst.w	r2, #2
  4011ce:	d107      	bne.n	4011e0 <pio_set_input+0x2c>
  4011d0:	f012 0f08 	tst.w	r2, #8
  4011d4:	bf18      	it	ne
  4011d6:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
  4011da:	6141      	str	r1, [r0, #20]
  4011dc:	6001      	str	r1, [r0, #0]
  4011de:	4770      	bx	lr
  4011e0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4011e4:	e7f9      	b.n	4011da <pio_set_input+0x26>

004011e6 <pio_set_output>:
  4011e6:	b410      	push	{r4}
  4011e8:	9c01      	ldr	r4, [sp, #4]
  4011ea:	6441      	str	r1, [r0, #68]	; 0x44
  4011ec:	b944      	cbnz	r4, 401200 <pio_set_output+0x1a>
  4011ee:	6601      	str	r1, [r0, #96]	; 0x60
  4011f0:	b143      	cbz	r3, 401204 <pio_set_output+0x1e>
  4011f2:	6501      	str	r1, [r0, #80]	; 0x50
  4011f4:	b942      	cbnz	r2, 401208 <pio_set_output+0x22>
  4011f6:	6341      	str	r1, [r0, #52]	; 0x34
  4011f8:	6101      	str	r1, [r0, #16]
  4011fa:	6001      	str	r1, [r0, #0]
  4011fc:	bc10      	pop	{r4}
  4011fe:	4770      	bx	lr
  401200:	6641      	str	r1, [r0, #100]	; 0x64
  401202:	e7f5      	b.n	4011f0 <pio_set_output+0xa>
  401204:	6541      	str	r1, [r0, #84]	; 0x54
  401206:	e7f5      	b.n	4011f4 <pio_set_output+0xe>
  401208:	6301      	str	r1, [r0, #48]	; 0x30
  40120a:	e7f5      	b.n	4011f8 <pio_set_output+0x12>

0040120c <pio_configure_interrupt>:
  40120c:	f012 0f10 	tst.w	r2, #16
  401210:	d010      	beq.n	401234 <pio_configure_interrupt+0x28>
  401212:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
  401216:	f012 0f20 	tst.w	r2, #32
  40121a:	bf14      	ite	ne
  40121c:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
  401220:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
  401224:	f012 0f40 	tst.w	r2, #64	; 0x40
  401228:	bf14      	ite	ne
  40122a:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
  40122e:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  401232:	4770      	bx	lr
  401234:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  401238:	4770      	bx	lr

0040123a <pio_enable_interrupt>:
  40123a:	6401      	str	r1, [r0, #64]	; 0x40
  40123c:	4770      	bx	lr

0040123e <pio_disable_interrupt>:
  40123e:	6441      	str	r1, [r0, #68]	; 0x44
  401240:	4770      	bx	lr

00401242 <pio_get_interrupt_status>:
  401242:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
  401244:	4770      	bx	lr

00401246 <pio_get_interrupt_mask>:
  401246:	6c80      	ldr	r0, [r0, #72]	; 0x48
  401248:	4770      	bx	lr
	...

0040124c <pio_configure_pin>:
  40124c:	b570      	push	{r4, r5, r6, lr}
  40124e:	b082      	sub	sp, #8
  401250:	460d      	mov	r5, r1
  401252:	0943      	lsrs	r3, r0, #5
  401254:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401258:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40125c:	025c      	lsls	r4, r3, #9
  40125e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  401262:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401266:	d053      	beq.n	401310 <pio_configure_pin+0xc4>
  401268:	d80a      	bhi.n	401280 <pio_configure_pin+0x34>
  40126a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40126e:	d02d      	beq.n	4012cc <pio_configure_pin+0x80>
  401270:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401274:	d03b      	beq.n	4012ee <pio_configure_pin+0xa2>
  401276:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40127a:	d015      	beq.n	4012a8 <pio_configure_pin+0x5c>
  40127c:	2000      	movs	r0, #0
  40127e:	e023      	b.n	4012c8 <pio_configure_pin+0x7c>
  401280:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401284:	d055      	beq.n	401332 <pio_configure_pin+0xe6>
  401286:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40128a:	d052      	beq.n	401332 <pio_configure_pin+0xe6>
  40128c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401290:	d1f4      	bne.n	40127c <pio_configure_pin+0x30>
  401292:	f000 011f 	and.w	r1, r0, #31
  401296:	2601      	movs	r6, #1
  401298:	462a      	mov	r2, r5
  40129a:	fa06 f101 	lsl.w	r1, r6, r1
  40129e:	4620      	mov	r0, r4
  4012a0:	4b2f      	ldr	r3, [pc, #188]	; (401360 <pio_configure_pin+0x114>)
  4012a2:	4798      	blx	r3
  4012a4:	4630      	mov	r0, r6
  4012a6:	e00f      	b.n	4012c8 <pio_configure_pin+0x7c>
  4012a8:	f000 001f 	and.w	r0, r0, #31
  4012ac:	2601      	movs	r6, #1
  4012ae:	4086      	lsls	r6, r0
  4012b0:	4632      	mov	r2, r6
  4012b2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4012b6:	4620      	mov	r0, r4
  4012b8:	4b2a      	ldr	r3, [pc, #168]	; (401364 <pio_configure_pin+0x118>)
  4012ba:	4798      	blx	r3
  4012bc:	f015 0f01 	tst.w	r5, #1
  4012c0:	bf14      	ite	ne
  4012c2:	6666      	strne	r6, [r4, #100]	; 0x64
  4012c4:	6626      	streq	r6, [r4, #96]	; 0x60
  4012c6:	2001      	movs	r0, #1
  4012c8:	b002      	add	sp, #8
  4012ca:	bd70      	pop	{r4, r5, r6, pc}
  4012cc:	f000 001f 	and.w	r0, r0, #31
  4012d0:	2601      	movs	r6, #1
  4012d2:	4086      	lsls	r6, r0
  4012d4:	4632      	mov	r2, r6
  4012d6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4012da:	4620      	mov	r0, r4
  4012dc:	4b21      	ldr	r3, [pc, #132]	; (401364 <pio_configure_pin+0x118>)
  4012de:	4798      	blx	r3
  4012e0:	f015 0f01 	tst.w	r5, #1
  4012e4:	bf14      	ite	ne
  4012e6:	6666      	strne	r6, [r4, #100]	; 0x64
  4012e8:	6626      	streq	r6, [r4, #96]	; 0x60
  4012ea:	2001      	movs	r0, #1
  4012ec:	e7ec      	b.n	4012c8 <pio_configure_pin+0x7c>
  4012ee:	f000 001f 	and.w	r0, r0, #31
  4012f2:	2601      	movs	r6, #1
  4012f4:	4086      	lsls	r6, r0
  4012f6:	4632      	mov	r2, r6
  4012f8:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4012fc:	4620      	mov	r0, r4
  4012fe:	4b19      	ldr	r3, [pc, #100]	; (401364 <pio_configure_pin+0x118>)
  401300:	4798      	blx	r3
  401302:	f015 0f01 	tst.w	r5, #1
  401306:	bf14      	ite	ne
  401308:	6666      	strne	r6, [r4, #100]	; 0x64
  40130a:	6626      	streq	r6, [r4, #96]	; 0x60
  40130c:	2001      	movs	r0, #1
  40130e:	e7db      	b.n	4012c8 <pio_configure_pin+0x7c>
  401310:	f000 001f 	and.w	r0, r0, #31
  401314:	2601      	movs	r6, #1
  401316:	4086      	lsls	r6, r0
  401318:	4632      	mov	r2, r6
  40131a:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40131e:	4620      	mov	r0, r4
  401320:	4b10      	ldr	r3, [pc, #64]	; (401364 <pio_configure_pin+0x118>)
  401322:	4798      	blx	r3
  401324:	f015 0f01 	tst.w	r5, #1
  401328:	bf14      	ite	ne
  40132a:	6666      	strne	r6, [r4, #100]	; 0x64
  40132c:	6626      	streq	r6, [r4, #96]	; 0x60
  40132e:	2001      	movs	r0, #1
  401330:	e7ca      	b.n	4012c8 <pio_configure_pin+0x7c>
  401332:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
  401336:	f000 011f 	and.w	r1, r0, #31
  40133a:	2601      	movs	r6, #1
  40133c:	ea05 0306 	and.w	r3, r5, r6
  401340:	9300      	str	r3, [sp, #0]
  401342:	f3c5 0380 	ubfx	r3, r5, #2, #1
  401346:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40134a:	bf14      	ite	ne
  40134c:	2200      	movne	r2, #0
  40134e:	2201      	moveq	r2, #1
  401350:	fa06 f101 	lsl.w	r1, r6, r1
  401354:	4620      	mov	r0, r4
  401356:	4c04      	ldr	r4, [pc, #16]	; (401368 <pio_configure_pin+0x11c>)
  401358:	47a0      	blx	r4
  40135a:	4630      	mov	r0, r6
  40135c:	e7b4      	b.n	4012c8 <pio_configure_pin+0x7c>
  40135e:	bf00      	nop
  401360:	004011b5 	.word	0x004011b5
  401364:	00401125 	.word	0x00401125
  401368:	004011e7 	.word	0x004011e7

0040136c <pio_capture_enable>:
  40136c:	f8d0 3150 	ldr.w	r3, [r0, #336]	; 0x150
  401370:	f043 0301 	orr.w	r3, r3, #1
  401374:	f8c0 3150 	str.w	r3, [r0, #336]	; 0x150
  401378:	2201      	movs	r2, #1
  40137a:	4b01      	ldr	r3, [pc, #4]	; (401380 <pio_capture_enable+0x14>)
  40137c:	601a      	str	r2, [r3, #0]
  40137e:	4770      	bx	lr
  401380:	20019564 	.word	0x20019564

00401384 <pio_capture_disable>:
  401384:	f8d0 3150 	ldr.w	r3, [r0, #336]	; 0x150
  401388:	f023 0301 	bic.w	r3, r3, #1
  40138c:	f8c0 3150 	str.w	r3, [r0, #336]	; 0x150
  401390:	2200      	movs	r2, #0
  401392:	4b01      	ldr	r3, [pc, #4]	; (401398 <pio_capture_disable+0x14>)
  401394:	601a      	str	r2, [r3, #0]
  401396:	4770      	bx	lr
  401398:	20019564 	.word	0x20019564

0040139c <pmc_switch_mck_to_pllack>:
  40139c:	4a17      	ldr	r2, [pc, #92]	; (4013fc <pmc_switch_mck_to_pllack+0x60>)
  40139e:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4013a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4013a4:	4318      	orrs	r0, r3
  4013a6:	6310      	str	r0, [r2, #48]	; 0x30
  4013a8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013aa:	f013 0f08 	tst.w	r3, #8
  4013ae:	d10a      	bne.n	4013c6 <pmc_switch_mck_to_pllack+0x2a>
  4013b0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4013b4:	4911      	ldr	r1, [pc, #68]	; (4013fc <pmc_switch_mck_to_pllack+0x60>)
  4013b6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4013b8:	f012 0f08 	tst.w	r2, #8
  4013bc:	d103      	bne.n	4013c6 <pmc_switch_mck_to_pllack+0x2a>
  4013be:	3b01      	subs	r3, #1
  4013c0:	d1f9      	bne.n	4013b6 <pmc_switch_mck_to_pllack+0x1a>
  4013c2:	2001      	movs	r0, #1
  4013c4:	4770      	bx	lr
  4013c6:	4a0d      	ldr	r2, [pc, #52]	; (4013fc <pmc_switch_mck_to_pllack+0x60>)
  4013c8:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4013ca:	f023 0303 	bic.w	r3, r3, #3
  4013ce:	f043 0302 	orr.w	r3, r3, #2
  4013d2:	6313      	str	r3, [r2, #48]	; 0x30
  4013d4:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4013d6:	f013 0f08 	tst.w	r3, #8
  4013da:	d10a      	bne.n	4013f2 <pmc_switch_mck_to_pllack+0x56>
  4013dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4013e0:	4906      	ldr	r1, [pc, #24]	; (4013fc <pmc_switch_mck_to_pllack+0x60>)
  4013e2:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4013e4:	f012 0f08 	tst.w	r2, #8
  4013e8:	d105      	bne.n	4013f6 <pmc_switch_mck_to_pllack+0x5a>
  4013ea:	3b01      	subs	r3, #1
  4013ec:	d1f9      	bne.n	4013e2 <pmc_switch_mck_to_pllack+0x46>
  4013ee:	2001      	movs	r0, #1
  4013f0:	4770      	bx	lr
  4013f2:	2000      	movs	r0, #0
  4013f4:	4770      	bx	lr
  4013f6:	2000      	movs	r0, #0
  4013f8:	4770      	bx	lr
  4013fa:	bf00      	nop
  4013fc:	400e0400 	.word	0x400e0400

00401400 <pmc_switch_mainck_to_xtal>:
  401400:	b9c8      	cbnz	r0, 401436 <pmc_switch_mainck_to_xtal+0x36>
  401402:	4a11      	ldr	r2, [pc, #68]	; (401448 <pmc_switch_mainck_to_xtal+0x48>)
  401404:	6a13      	ldr	r3, [r2, #32]
  401406:	0209      	lsls	r1, r1, #8
  401408:	b289      	uxth	r1, r1
  40140a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40140e:	f023 0303 	bic.w	r3, r3, #3
  401412:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401416:	f043 0301 	orr.w	r3, r3, #1
  40141a:	430b      	orrs	r3, r1
  40141c:	6213      	str	r3, [r2, #32]
  40141e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401420:	f013 0f01 	tst.w	r3, #1
  401424:	d0fb      	beq.n	40141e <pmc_switch_mainck_to_xtal+0x1e>
  401426:	4a08      	ldr	r2, [pc, #32]	; (401448 <pmc_switch_mainck_to_xtal+0x48>)
  401428:	6a13      	ldr	r3, [r2, #32]
  40142a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40142e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401432:	6213      	str	r3, [r2, #32]
  401434:	4770      	bx	lr
  401436:	4904      	ldr	r1, [pc, #16]	; (401448 <pmc_switch_mainck_to_xtal+0x48>)
  401438:	6a0b      	ldr	r3, [r1, #32]
  40143a:	4a04      	ldr	r2, [pc, #16]	; (40144c <pmc_switch_mainck_to_xtal+0x4c>)
  40143c:	401a      	ands	r2, r3
  40143e:	4b04      	ldr	r3, [pc, #16]	; (401450 <pmc_switch_mainck_to_xtal+0x50>)
  401440:	4313      	orrs	r3, r2
  401442:	620b      	str	r3, [r1, #32]
  401444:	4770      	bx	lr
  401446:	bf00      	nop
  401448:	400e0400 	.word	0x400e0400
  40144c:	fec8fffc 	.word	0xfec8fffc
  401450:	01370002 	.word	0x01370002

00401454 <pmc_osc_is_ready_mainck>:
  401454:	4b02      	ldr	r3, [pc, #8]	; (401460 <pmc_osc_is_ready_mainck+0xc>)
  401456:	6e98      	ldr	r0, [r3, #104]	; 0x68
  401458:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  40145c:	4770      	bx	lr
  40145e:	bf00      	nop
  401460:	400e0400 	.word	0x400e0400

00401464 <pmc_disable_pllack>:
  401464:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401468:	4b01      	ldr	r3, [pc, #4]	; (401470 <pmc_disable_pllack+0xc>)
  40146a:	629a      	str	r2, [r3, #40]	; 0x28
  40146c:	4770      	bx	lr
  40146e:	bf00      	nop
  401470:	400e0400 	.word	0x400e0400

00401474 <pmc_is_locked_pllack>:
  401474:	4b02      	ldr	r3, [pc, #8]	; (401480 <pmc_is_locked_pllack+0xc>)
  401476:	6e98      	ldr	r0, [r3, #104]	; 0x68
  401478:	f000 0002 	and.w	r0, r0, #2
  40147c:	4770      	bx	lr
  40147e:	bf00      	nop
  401480:	400e0400 	.word	0x400e0400

00401484 <pmc_enable_pllbck>:
  401484:	b410      	push	{r4}
  401486:	4c0a      	ldr	r4, [pc, #40]	; (4014b0 <pmc_enable_pllbck+0x2c>)
  401488:	2300      	movs	r3, #0
  40148a:	62e3      	str	r3, [r4, #44]	; 0x2c
  40148c:	0209      	lsls	r1, r1, #8
  40148e:	f401 517c 	and.w	r1, r1, #16128	; 0x3f00
  401492:	b2d2      	uxtb	r2, r2
  401494:	4311      	orrs	r1, r2
  401496:	4b07      	ldr	r3, [pc, #28]	; (4014b4 <pmc_enable_pllbck+0x30>)
  401498:	ea03 4000 	and.w	r0, r3, r0, lsl #16
  40149c:	4301      	orrs	r1, r0
  40149e:	62e1      	str	r1, [r4, #44]	; 0x2c
  4014a0:	4622      	mov	r2, r4
  4014a2:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4014a4:	f013 0f04 	tst.w	r3, #4
  4014a8:	d0fb      	beq.n	4014a2 <pmc_enable_pllbck+0x1e>
  4014aa:	bc10      	pop	{r4}
  4014ac:	4770      	bx	lr
  4014ae:	bf00      	nop
  4014b0:	400e0400 	.word	0x400e0400
  4014b4:	07ff0000 	.word	0x07ff0000

004014b8 <pmc_enable_periph_clk>:
  4014b8:	2822      	cmp	r0, #34	; 0x22
  4014ba:	d81e      	bhi.n	4014fa <pmc_enable_periph_clk+0x42>
  4014bc:	281f      	cmp	r0, #31
  4014be:	d80c      	bhi.n	4014da <pmc_enable_periph_clk+0x22>
  4014c0:	4b11      	ldr	r3, [pc, #68]	; (401508 <pmc_enable_periph_clk+0x50>)
  4014c2:	699a      	ldr	r2, [r3, #24]
  4014c4:	2301      	movs	r3, #1
  4014c6:	4083      	lsls	r3, r0
  4014c8:	4393      	bics	r3, r2
  4014ca:	d018      	beq.n	4014fe <pmc_enable_periph_clk+0x46>
  4014cc:	2301      	movs	r3, #1
  4014ce:	fa03 f000 	lsl.w	r0, r3, r0
  4014d2:	4b0d      	ldr	r3, [pc, #52]	; (401508 <pmc_enable_periph_clk+0x50>)
  4014d4:	6118      	str	r0, [r3, #16]
  4014d6:	2000      	movs	r0, #0
  4014d8:	4770      	bx	lr
  4014da:	3820      	subs	r0, #32
  4014dc:	4b0a      	ldr	r3, [pc, #40]	; (401508 <pmc_enable_periph_clk+0x50>)
  4014de:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4014e2:	2301      	movs	r3, #1
  4014e4:	4083      	lsls	r3, r0
  4014e6:	4393      	bics	r3, r2
  4014e8:	d00b      	beq.n	401502 <pmc_enable_periph_clk+0x4a>
  4014ea:	2301      	movs	r3, #1
  4014ec:	fa03 f000 	lsl.w	r0, r3, r0
  4014f0:	4b05      	ldr	r3, [pc, #20]	; (401508 <pmc_enable_periph_clk+0x50>)
  4014f2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
  4014f6:	2000      	movs	r0, #0
  4014f8:	4770      	bx	lr
  4014fa:	2001      	movs	r0, #1
  4014fc:	4770      	bx	lr
  4014fe:	2000      	movs	r0, #0
  401500:	4770      	bx	lr
  401502:	2000      	movs	r0, #0
  401504:	4770      	bx	lr
  401506:	bf00      	nop
  401508:	400e0400 	.word	0x400e0400

0040150c <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
  40150c:	b538      	push	{r3, r4, r5, lr}
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	// TWI Pin config
	gpio_configure_pin(TWI0_DATA_GPIO, TWI0_DATA_FLAGS);
  40150e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401512:	2003      	movs	r0, #3
  401514:	4c3a      	ldr	r4, [pc, #232]	; (401600 <board_init+0xf4>)
  401516:	47a0      	blx	r4
	gpio_configure_pin(TWI0_CLK_GPIO, TWI0_CLK_FLAGS);
  401518:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40151c:	2004      	movs	r0, #4
  40151e:	47a0      	blx	r4
		
	// Data Bus and Camera Utility Pin config
	gpio_configure_pin(OV_RST_GPIO, OV_RST_TYPE);
  401520:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  401524:	2014      	movs	r0, #20
  401526:	47a0      	blx	r4
	gpio_configure_pin(OV_HREF_GPIO, OV_HREF_FLAGS);
  401528:	2171      	movs	r1, #113	; 0x71
  40152a:	2010      	movs	r0, #16
  40152c:	47a0      	blx	r4
	gpio_configure_pin(OV_VSYNC_GPIO, OV_VSYNC_FLAGS);
  40152e:	2171      	movs	r1, #113	; 0x71
  401530:	200f      	movs	r0, #15
  401532:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D0, OV_DATA_BUS_FLAGS);
  401534:	4d33      	ldr	r5, [pc, #204]	; (401604 <board_init+0xf8>)
  401536:	4629      	mov	r1, r5
  401538:	2018      	movs	r0, #24
  40153a:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D1, OV_DATA_BUS_FLAGS);
  40153c:	4629      	mov	r1, r5
  40153e:	2019      	movs	r0, #25
  401540:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D2, OV_DATA_BUS_FLAGS);
  401542:	4629      	mov	r1, r5
  401544:	201a      	movs	r0, #26
  401546:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D3, OV_DATA_BUS_FLAGS);
  401548:	4629      	mov	r1, r5
  40154a:	201b      	movs	r0, #27
  40154c:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D4, OV_DATA_BUS_FLAGS);
  40154e:	4629      	mov	r1, r5
  401550:	201c      	movs	r0, #28
  401552:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D5, OV_DATA_BUS_FLAGS);
  401554:	4629      	mov	r1, r5
  401556:	201d      	movs	r0, #29
  401558:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D6, OV_DATA_BUS_FLAGS);
  40155a:	4629      	mov	r1, r5
  40155c:	201e      	movs	r0, #30
  40155e:	47a0      	blx	r4
	gpio_configure_pin(OV_DATA_BUS_D7, OV_DATA_BUS_FLAGS);
  401560:	4629      	mov	r1, r5
  401562:	201f      	movs	r0, #31
  401564:	47a0      	blx	r4
		
	// XCLK
	gpio_configure_pin(PIN_PCK1, PIN_PCK1_FLAGS);
  401566:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40156a:	2011      	movs	r0, #17
  40156c:	47a0      	blx	r4
		
	// SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  40156e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401572:	200c      	movs	r0, #12
  401574:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  401576:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40157a:	200d      	movs	r0, #13
  40157c:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  40157e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401582:	200e      	movs	r0, #14
  401584:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  401586:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40158a:	200b      	movs	r0, #11
  40158c:	47a0      	blx	r4
		
	// USART
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
  40158e:	f105 4560 	add.w	r5, r5, #3758096384	; 0xe0000000
  401592:	4629      	mov	r1, r5
  401594:	2006      	movs	r0, #6
  401596:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
  401598:	4629      	mov	r1, r5
  40159a:	2005      	movs	r0, #5
  40159c:	47a0      	blx	r4
	Pio *base = arch_ioport_pin_to_base(pin);

	if (dir == IOPORT_DIR_OUTPUT) {
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40159e:	4a1a      	ldr	r2, [pc, #104]	; (401608 <board_init+0xfc>)
  4015a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4015a4:	6153      	str	r3, [r2, #20]
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4015a6:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  4015aa:	4b18      	ldr	r3, [pc, #96]	; (40160c <board_init+0x100>)
  4015ac:	2108      	movs	r1, #8
  4015ae:	6159      	str	r1, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4015b0:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4015b4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4015b8:	6651      	str	r1, [r2, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4015ba:	f8c2 1090 	str.w	r1, [r2, #144]	; 0x90
		base->PIO_MDDR = mask;
  4015be:	6551      	str	r1, [r2, #84]	; 0x54
		base->PIO_IFDR = mask;
  4015c0:	6251      	str	r1, [r2, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4015c2:	f8c2 1080 	str.w	r1, [r2, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4015c6:	6f11      	ldr	r1, [r2, #112]	; 0x70
  4015c8:	f421 2100 	bic.w	r1, r1, #524288	; 0x80000
  4015cc:	6711      	str	r1, [r2, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4015ce:	6f51      	ldr	r1, [r2, #116]	; 0x74
  4015d0:	f421 2100 	bic.w	r1, r1, #524288	; 0x80000
  4015d4:	6751      	str	r1, [r2, #116]	; 0x74
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  4015d6:	2201      	movs	r2, #1
  4015d8:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  4015da:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  4015de:	665a      	str	r2, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  4015e0:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  4015e4:	655a      	str	r2, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  4015e6:	625a      	str	r2, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4015e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4015ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4015ee:	f022 0201 	bic.w	r2, r2, #1
  4015f2:	671a      	str	r2, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4015f4:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4015f6:	f022 0201 	bic.w	r2, r2, #1
  4015fa:	675a      	str	r2, [r3, #116]	; 0x74
  4015fc:	bd38      	pop	{r3, r4, r5, pc}
  4015fe:	bf00      	nop
  401600:	0040124d 	.word	0x0040124d
  401604:	28000001 	.word	0x28000001
  401608:	400e0e00 	.word	0x400e0e00
  40160c:	400e1000 	.word	0x400e1000

00401610 <Dummy_Handler>:
  401610:	e7fe      	b.n	401610 <Dummy_Handler>
	...

00401614 <Reset_Handler>:
  401614:	b508      	push	{r3, lr}
  401616:	4b21      	ldr	r3, [pc, #132]	; (40169c <Reset_Handler+0x88>)
  401618:	4a21      	ldr	r2, [pc, #132]	; (4016a0 <Reset_Handler+0x8c>)
  40161a:	429a      	cmp	r2, r3
  40161c:	d928      	bls.n	401670 <Reset_Handler+0x5c>
  40161e:	4b21      	ldr	r3, [pc, #132]	; (4016a4 <Reset_Handler+0x90>)
  401620:	4a1e      	ldr	r2, [pc, #120]	; (40169c <Reset_Handler+0x88>)
  401622:	429a      	cmp	r2, r3
  401624:	d20c      	bcs.n	401640 <Reset_Handler+0x2c>
  401626:	3b01      	subs	r3, #1
  401628:	1a9b      	subs	r3, r3, r2
  40162a:	f023 0303 	bic.w	r3, r3, #3
  40162e:	3304      	adds	r3, #4
  401630:	4413      	add	r3, r2
  401632:	491b      	ldr	r1, [pc, #108]	; (4016a0 <Reset_Handler+0x8c>)
  401634:	f851 0b04 	ldr.w	r0, [r1], #4
  401638:	f842 0b04 	str.w	r0, [r2], #4
  40163c:	429a      	cmp	r2, r3
  40163e:	d1f9      	bne.n	401634 <Reset_Handler+0x20>
  401640:	bf00      	nop
  401642:	4b19      	ldr	r3, [pc, #100]	; (4016a8 <Reset_Handler+0x94>)
  401644:	4a19      	ldr	r2, [pc, #100]	; (4016ac <Reset_Handler+0x98>)
  401646:	429a      	cmp	r2, r3
  401648:	d20a      	bcs.n	401660 <Reset_Handler+0x4c>
  40164a:	3b01      	subs	r3, #1
  40164c:	1a9b      	subs	r3, r3, r2
  40164e:	f023 0303 	bic.w	r3, r3, #3
  401652:	3304      	adds	r3, #4
  401654:	4413      	add	r3, r2
  401656:	2100      	movs	r1, #0
  401658:	f842 1b04 	str.w	r1, [r2], #4
  40165c:	429a      	cmp	r2, r3
  40165e:	d1fb      	bne.n	401658 <Reset_Handler+0x44>
  401660:	4b13      	ldr	r3, [pc, #76]	; (4016b0 <Reset_Handler+0x9c>)
  401662:	4a14      	ldr	r2, [pc, #80]	; (4016b4 <Reset_Handler+0xa0>)
  401664:	609a      	str	r2, [r3, #8]
  401666:	4b14      	ldr	r3, [pc, #80]	; (4016b8 <Reset_Handler+0xa4>)
  401668:	4798      	blx	r3
  40166a:	4b14      	ldr	r3, [pc, #80]	; (4016bc <Reset_Handler+0xa8>)
  40166c:	4798      	blx	r3
  40166e:	e7fe      	b.n	40166e <Reset_Handler+0x5a>
  401670:	4b0a      	ldr	r3, [pc, #40]	; (40169c <Reset_Handler+0x88>)
  401672:	4a0b      	ldr	r2, [pc, #44]	; (4016a0 <Reset_Handler+0x8c>)
  401674:	429a      	cmp	r2, r3
  401676:	d2e3      	bcs.n	401640 <Reset_Handler+0x2c>
  401678:	4b0a      	ldr	r3, [pc, #40]	; (4016a4 <Reset_Handler+0x90>)
  40167a:	4808      	ldr	r0, [pc, #32]	; (40169c <Reset_Handler+0x88>)
  40167c:	1a18      	subs	r0, r3, r0
  40167e:	4611      	mov	r1, r2
  401680:	3a04      	subs	r2, #4
  401682:	4402      	add	r2, r0
  401684:	2800      	cmp	r0, #0
  401686:	d0db      	beq.n	401640 <Reset_Handler+0x2c>
  401688:	f1c1 0104 	rsb	r1, r1, #4
  40168c:	f852 0904 	ldr.w	r0, [r2], #-4
  401690:	f843 0d04 	str.w	r0, [r3, #-4]!
  401694:	42ca      	cmn	r2, r1
  401696:	d1f9      	bne.n	40168c <Reset_Handler+0x78>
  401698:	e7d2      	b.n	401640 <Reset_Handler+0x2c>
  40169a:	bf00      	nop
  40169c:	20000000 	.word	0x20000000
  4016a0:	0040791c 	.word	0x0040791c
  4016a4:	200009c0 	.word	0x200009c0
  4016a8:	200195f4 	.word	0x200195f4
  4016ac:	200009c0 	.word	0x200009c0
  4016b0:	e000ed00 	.word	0xe000ed00
  4016b4:	00400000 	.word	0x00400000
  4016b8:	00401a69 	.word	0x00401a69
  4016bc:	0040187d 	.word	0x0040187d

004016c0 <SystemCoreClockUpdate>:
  4016c0:	4b3c      	ldr	r3, [pc, #240]	; (4017b4 <SystemCoreClockUpdate+0xf4>)
  4016c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016c4:	f003 0303 	and.w	r3, r3, #3
  4016c8:	2b03      	cmp	r3, #3
  4016ca:	d80e      	bhi.n	4016ea <SystemCoreClockUpdate+0x2a>
  4016cc:	e8df f003 	tbb	[pc, r3]
  4016d0:	38381c02 	.word	0x38381c02
  4016d4:	4b38      	ldr	r3, [pc, #224]	; (4017b8 <SystemCoreClockUpdate+0xf8>)
  4016d6:	695b      	ldr	r3, [r3, #20]
  4016d8:	f013 0f80 	tst.w	r3, #128	; 0x80
  4016dc:	bf14      	ite	ne
  4016de:	f44f 4200 	movne.w	r2, #32768	; 0x8000
  4016e2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4016e6:	4b35      	ldr	r3, [pc, #212]	; (4017bc <SystemCoreClockUpdate+0xfc>)
  4016e8:	601a      	str	r2, [r3, #0]
  4016ea:	4b32      	ldr	r3, [pc, #200]	; (4017b4 <SystemCoreClockUpdate+0xf4>)
  4016ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016ee:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4016f2:	2b70      	cmp	r3, #112	; 0x70
  4016f4:	d055      	beq.n	4017a2 <SystemCoreClockUpdate+0xe2>
  4016f6:	4b2f      	ldr	r3, [pc, #188]	; (4017b4 <SystemCoreClockUpdate+0xf4>)
  4016f8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4016fa:	4930      	ldr	r1, [pc, #192]	; (4017bc <SystemCoreClockUpdate+0xfc>)
  4016fc:	f3c2 1202 	ubfx	r2, r2, #4, #3
  401700:	680b      	ldr	r3, [r1, #0]
  401702:	40d3      	lsrs	r3, r2
  401704:	600b      	str	r3, [r1, #0]
  401706:	4770      	bx	lr
  401708:	4b2a      	ldr	r3, [pc, #168]	; (4017b4 <SystemCoreClockUpdate+0xf4>)
  40170a:	6a1b      	ldr	r3, [r3, #32]
  40170c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401710:	d003      	beq.n	40171a <SystemCoreClockUpdate+0x5a>
  401712:	4a2b      	ldr	r2, [pc, #172]	; (4017c0 <SystemCoreClockUpdate+0x100>)
  401714:	4b29      	ldr	r3, [pc, #164]	; (4017bc <SystemCoreClockUpdate+0xfc>)
  401716:	601a      	str	r2, [r3, #0]
  401718:	e7e7      	b.n	4016ea <SystemCoreClockUpdate+0x2a>
  40171a:	4a2a      	ldr	r2, [pc, #168]	; (4017c4 <SystemCoreClockUpdate+0x104>)
  40171c:	4b27      	ldr	r3, [pc, #156]	; (4017bc <SystemCoreClockUpdate+0xfc>)
  40171e:	601a      	str	r2, [r3, #0]
  401720:	4b24      	ldr	r3, [pc, #144]	; (4017b4 <SystemCoreClockUpdate+0xf4>)
  401722:	6a1b      	ldr	r3, [r3, #32]
  401724:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401728:	2b10      	cmp	r3, #16
  40172a:	d005      	beq.n	401738 <SystemCoreClockUpdate+0x78>
  40172c:	2b20      	cmp	r3, #32
  40172e:	d1dc      	bne.n	4016ea <SystemCoreClockUpdate+0x2a>
  401730:	4a23      	ldr	r2, [pc, #140]	; (4017c0 <SystemCoreClockUpdate+0x100>)
  401732:	4b22      	ldr	r3, [pc, #136]	; (4017bc <SystemCoreClockUpdate+0xfc>)
  401734:	601a      	str	r2, [r3, #0]
  401736:	e7d8      	b.n	4016ea <SystemCoreClockUpdate+0x2a>
  401738:	4a23      	ldr	r2, [pc, #140]	; (4017c8 <SystemCoreClockUpdate+0x108>)
  40173a:	4b20      	ldr	r3, [pc, #128]	; (4017bc <SystemCoreClockUpdate+0xfc>)
  40173c:	601a      	str	r2, [r3, #0]
  40173e:	e7d4      	b.n	4016ea <SystemCoreClockUpdate+0x2a>
  401740:	4b1c      	ldr	r3, [pc, #112]	; (4017b4 <SystemCoreClockUpdate+0xf4>)
  401742:	6a1b      	ldr	r3, [r3, #32]
  401744:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401748:	d018      	beq.n	40177c <SystemCoreClockUpdate+0xbc>
  40174a:	4a1d      	ldr	r2, [pc, #116]	; (4017c0 <SystemCoreClockUpdate+0x100>)
  40174c:	4b1b      	ldr	r3, [pc, #108]	; (4017bc <SystemCoreClockUpdate+0xfc>)
  40174e:	601a      	str	r2, [r3, #0]
  401750:	4b18      	ldr	r3, [pc, #96]	; (4017b4 <SystemCoreClockUpdate+0xf4>)
  401752:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401754:	f003 0303 	and.w	r3, r3, #3
  401758:	2b02      	cmp	r3, #2
  40175a:	4a16      	ldr	r2, [pc, #88]	; (4017b4 <SystemCoreClockUpdate+0xf4>)
  40175c:	bf07      	ittee	eq
  40175e:	6a91      	ldreq	r1, [r2, #40]	; 0x28
  401760:	6a92      	ldreq	r2, [r2, #40]	; 0x28
  401762:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
  401764:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  401766:	4815      	ldr	r0, [pc, #84]	; (4017bc <SystemCoreClockUpdate+0xfc>)
  401768:	f3c1 410a 	ubfx	r1, r1, #16, #11
  40176c:	6803      	ldr	r3, [r0, #0]
  40176e:	fb01 3303 	mla	r3, r1, r3, r3
  401772:	b2d2      	uxtb	r2, r2
  401774:	fbb3 f3f2 	udiv	r3, r3, r2
  401778:	6003      	str	r3, [r0, #0]
  40177a:	e7b6      	b.n	4016ea <SystemCoreClockUpdate+0x2a>
  40177c:	4a11      	ldr	r2, [pc, #68]	; (4017c4 <SystemCoreClockUpdate+0x104>)
  40177e:	4b0f      	ldr	r3, [pc, #60]	; (4017bc <SystemCoreClockUpdate+0xfc>)
  401780:	601a      	str	r2, [r3, #0]
  401782:	4b0c      	ldr	r3, [pc, #48]	; (4017b4 <SystemCoreClockUpdate+0xf4>)
  401784:	6a1b      	ldr	r3, [r3, #32]
  401786:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40178a:	2b10      	cmp	r3, #16
  40178c:	d005      	beq.n	40179a <SystemCoreClockUpdate+0xda>
  40178e:	2b20      	cmp	r3, #32
  401790:	d1de      	bne.n	401750 <SystemCoreClockUpdate+0x90>
  401792:	4a0b      	ldr	r2, [pc, #44]	; (4017c0 <SystemCoreClockUpdate+0x100>)
  401794:	4b09      	ldr	r3, [pc, #36]	; (4017bc <SystemCoreClockUpdate+0xfc>)
  401796:	601a      	str	r2, [r3, #0]
  401798:	e7da      	b.n	401750 <SystemCoreClockUpdate+0x90>
  40179a:	4a0b      	ldr	r2, [pc, #44]	; (4017c8 <SystemCoreClockUpdate+0x108>)
  40179c:	4b07      	ldr	r3, [pc, #28]	; (4017bc <SystemCoreClockUpdate+0xfc>)
  40179e:	601a      	str	r2, [r3, #0]
  4017a0:	e7d6      	b.n	401750 <SystemCoreClockUpdate+0x90>
  4017a2:	4a06      	ldr	r2, [pc, #24]	; (4017bc <SystemCoreClockUpdate+0xfc>)
  4017a4:	6813      	ldr	r3, [r2, #0]
  4017a6:	4909      	ldr	r1, [pc, #36]	; (4017cc <SystemCoreClockUpdate+0x10c>)
  4017a8:	fba1 1303 	umull	r1, r3, r1, r3
  4017ac:	085b      	lsrs	r3, r3, #1
  4017ae:	6013      	str	r3, [r2, #0]
  4017b0:	4770      	bx	lr
  4017b2:	bf00      	nop
  4017b4:	400e0400 	.word	0x400e0400
  4017b8:	400e1410 	.word	0x400e1410
  4017bc:	2000000c 	.word	0x2000000c
  4017c0:	00b71b00 	.word	0x00b71b00
  4017c4:	003d0900 	.word	0x003d0900
  4017c8:	007a1200 	.word	0x007a1200
  4017cc:	aaaaaaab 	.word	0xaaaaaaab

004017d0 <system_init_flash>:
  4017d0:	4b12      	ldr	r3, [pc, #72]	; (40181c <system_init_flash+0x4c>)
  4017d2:	4298      	cmp	r0, r3
  4017d4:	d911      	bls.n	4017fa <system_init_flash+0x2a>
  4017d6:	4b12      	ldr	r3, [pc, #72]	; (401820 <system_init_flash+0x50>)
  4017d8:	4298      	cmp	r0, r3
  4017da:	d913      	bls.n	401804 <system_init_flash+0x34>
  4017dc:	4b11      	ldr	r3, [pc, #68]	; (401824 <system_init_flash+0x54>)
  4017de:	4298      	cmp	r0, r3
  4017e0:	d914      	bls.n	40180c <system_init_flash+0x3c>
  4017e2:	4b11      	ldr	r3, [pc, #68]	; (401828 <system_init_flash+0x58>)
  4017e4:	4298      	cmp	r0, r3
  4017e6:	d915      	bls.n	401814 <system_init_flash+0x44>
  4017e8:	4b10      	ldr	r3, [pc, #64]	; (40182c <system_init_flash+0x5c>)
  4017ea:	4298      	cmp	r0, r3
  4017ec:	bf94      	ite	ls
  4017ee:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
  4017f2:	4a0f      	ldrhi	r2, [pc, #60]	; (401830 <system_init_flash+0x60>)
  4017f4:	4b0f      	ldr	r3, [pc, #60]	; (401834 <system_init_flash+0x64>)
  4017f6:	601a      	str	r2, [r3, #0]
  4017f8:	4770      	bx	lr
  4017fa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4017fe:	4b0d      	ldr	r3, [pc, #52]	; (401834 <system_init_flash+0x64>)
  401800:	601a      	str	r2, [r3, #0]
  401802:	4770      	bx	lr
  401804:	4a0c      	ldr	r2, [pc, #48]	; (401838 <system_init_flash+0x68>)
  401806:	4b0b      	ldr	r3, [pc, #44]	; (401834 <system_init_flash+0x64>)
  401808:	601a      	str	r2, [r3, #0]
  40180a:	4770      	bx	lr
  40180c:	4a0b      	ldr	r2, [pc, #44]	; (40183c <system_init_flash+0x6c>)
  40180e:	4b09      	ldr	r3, [pc, #36]	; (401834 <system_init_flash+0x64>)
  401810:	601a      	str	r2, [r3, #0]
  401812:	4770      	bx	lr
  401814:	4a0a      	ldr	r2, [pc, #40]	; (401840 <system_init_flash+0x70>)
  401816:	4b07      	ldr	r3, [pc, #28]	; (401834 <system_init_flash+0x64>)
  401818:	601a      	str	r2, [r3, #0]
  40181a:	4770      	bx	lr
  40181c:	01312cff 	.word	0x01312cff
  401820:	026259ff 	.word	0x026259ff
  401824:	039386ff 	.word	0x039386ff
  401828:	04c4b3ff 	.word	0x04c4b3ff
  40182c:	05f5e0ff 	.word	0x05f5e0ff
  401830:	04000500 	.word	0x04000500
  401834:	400e0a00 	.word	0x400e0a00
  401838:	04000100 	.word	0x04000100
  40183c:	04000200 	.word	0x04000200
  401840:	04000300 	.word	0x04000300

00401844 <_sbrk>:
  401844:	4b0a      	ldr	r3, [pc, #40]	; (401870 <_sbrk+0x2c>)
  401846:	681b      	ldr	r3, [r3, #0]
  401848:	b153      	cbz	r3, 401860 <_sbrk+0x1c>
  40184a:	4b09      	ldr	r3, [pc, #36]	; (401870 <_sbrk+0x2c>)
  40184c:	681b      	ldr	r3, [r3, #0]
  40184e:	181a      	adds	r2, r3, r0
  401850:	4908      	ldr	r1, [pc, #32]	; (401874 <_sbrk+0x30>)
  401852:	4291      	cmp	r1, r2
  401854:	db08      	blt.n	401868 <_sbrk+0x24>
  401856:	4610      	mov	r0, r2
  401858:	4a05      	ldr	r2, [pc, #20]	; (401870 <_sbrk+0x2c>)
  40185a:	6010      	str	r0, [r2, #0]
  40185c:	4618      	mov	r0, r3
  40185e:	4770      	bx	lr
  401860:	4a05      	ldr	r2, [pc, #20]	; (401878 <_sbrk+0x34>)
  401862:	4b03      	ldr	r3, [pc, #12]	; (401870 <_sbrk+0x2c>)
  401864:	601a      	str	r2, [r3, #0]
  401866:	e7f0      	b.n	40184a <_sbrk+0x6>
  401868:	f04f 30ff 	mov.w	r0, #4294967295
  40186c:	4770      	bx	lr
  40186e:	bf00      	nop
  401870:	20000a68 	.word	0x20000a68
  401874:	2001fffc 	.word	0x2001fffc
  401878:	2001c5f8 	.word	0x2001c5f8

0040187c <main>:
#include "timer_interface.h"

char buff[100];

int main (void)
{
  40187c:	b580      	push	{r7, lr}
	// Board / Clock Initializations
	sysclk_init();
  40187e:	4b56      	ldr	r3, [pc, #344]	; (4019d8 <main+0x15c>)
  401880:	4798      	blx	r3
	wdt_disable(WDT);
  401882:	4856      	ldr	r0, [pc, #344]	; (4019dc <main+0x160>)
  401884:	4b56      	ldr	r3, [pc, #344]	; (4019e0 <main+0x164>)
  401886:	4798      	blx	r3
  401888:	200b      	movs	r0, #11
  40188a:	4c56      	ldr	r4, [pc, #344]	; (4019e4 <main+0x168>)
  40188c:	47a0      	blx	r4
  40188e:	200c      	movs	r0, #12
  401890:	47a0      	blx	r4
	ioport_init();
	board_init();
  401892:	4b55      	ldr	r3, [pc, #340]	; (4019e8 <main+0x16c>)
  401894:	4798      	blx	r3
	
	// Configurations and Timer
	configure_tc();
  401896:	4b55      	ldr	r3, [pc, #340]	; (4019ec <main+0x170>)
  401898:	4798      	blx	r3
	configure_usart();
  40189a:	4b55      	ldr	r3, [pc, #340]	; (4019f0 <main+0x174>)
  40189c:	4798      	blx	r3
	configure_spi();
  40189e:	4b55      	ldr	r3, [pc, #340]	; (4019f4 <main+0x178>)
  4018a0:	4798      	blx	r3
	configure_wifi_comm_pin();
  4018a2:	4b55      	ldr	r3, [pc, #340]	; (4019f8 <main+0x17c>)
  4018a4:	4798      	blx	r3
	configure_wifi_provision_pin();
  4018a6:	4b55      	ldr	r3, [pc, #340]	; (4019fc <main+0x180>)
  4018a8:	4798      	blx	r3
	 
	// Camera Initializations
	init_camera();
  4018aa:	4b55      	ldr	r3, [pc, #340]	; (401a00 <main+0x184>)
  4018ac:	4798      	blx	r3
	configure_camera();
  4018ae:	4b55      	ldr	r3, [pc, #340]	; (401a04 <main+0x188>)
  4018b0:	4798      	blx	r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4018b2:	4e55      	ldr	r6, [pc, #340]	; (401a08 <main+0x18c>)
  4018b4:	2701      	movs	r7, #1
  4018b6:	6377      	str	r7, [r6, #52]	; 0x34

	// Reset Wifi
	ioport_set_pin_level(WIFI_RESET_MASK, false);
	delay_ms(100);
  4018b8:	4d54      	ldr	r5, [pc, #336]	; (401a0c <main+0x190>)
  4018ba:	4628      	mov	r0, r5
  4018bc:	4c54      	ldr	r4, [pc, #336]	; (401a10 <main+0x194>)
  4018be:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4018c0:	6337      	str	r7, [r6, #48]	; 0x30
	ioport_set_pin_level(WIFI_RESET_MASK, true);
	delay_ms(100);
  4018c2:	4628      	mov	r0, r5
  4018c4:	47a0      	blx	r4

	// Send ESP32 indicator LED config commands
	sprintf (buff, "set wlan_gpio %d", ESP_NET_LED);
  4018c6:	4c53      	ldr	r4, [pc, #332]	; (401a14 <main+0x198>)
  4018c8:	2219      	movs	r2, #25
  4018ca:	4953      	ldr	r1, [pc, #332]	; (401a18 <main+0x19c>)
  4018cc:	4620      	mov	r0, r4
  4018ce:	4e53      	ldr	r6, [pc, #332]	; (401a1c <main+0x1a0>)
  4018d0:	47b0      	blx	r6
	write_wifi_command(buff, 2);
  4018d2:	2102      	movs	r1, #2
  4018d4:	4620      	mov	r0, r4
  4018d6:	4d52      	ldr	r5, [pc, #328]	; (401a20 <main+0x1a4>)
  4018d8:	47a8      	blx	r5
	sprintf (buff, "set websocket_gpio %d", ESP_CLIENT_LED);
  4018da:	221b      	movs	r2, #27
  4018dc:	4951      	ldr	r1, [pc, #324]	; (401a24 <main+0x1a8>)
  4018de:	4620      	mov	r0, r4
  4018e0:	47b0      	blx	r6
	write_wifi_command(buff, 2);
  4018e2:	2102      	movs	r1, #2
  4018e4:	4620      	mov	r0, r4
  4018e6:	47a8      	blx	r5
	sprintf (buff, "set ap_gpio %d", ESP_PROV_LED);
  4018e8:	221a      	movs	r2, #26
  4018ea:	494f      	ldr	r1, [pc, #316]	; (401a28 <main+0x1ac>)
  4018ec:	4620      	mov	r0, r4
  4018ee:	47b0      	blx	r6
	write_wifi_command(buff, 2);
  4018f0:	2102      	movs	r1, #2
  4018f2:	4620      	mov	r0, r4
  4018f4:	47a8      	blx	r5

	// Wifi Board Control Line Pin Config
	sprintf (buff, "set comm_gpio %d", ESP_COMM_GPIO);
  4018f6:	2215      	movs	r2, #21
  4018f8:	494c      	ldr	r1, [pc, #304]	; (401a2c <main+0x1b0>)
  4018fa:	4620      	mov	r0, r4
  4018fc:	47b0      	blx	r6
	write_wifi_command(buff, 2);
  4018fe:	2102      	movs	r1, #2
  401900:	4620      	mov	r0, r4
  401902:	47a8      	blx	r5
	sprintf (buff, "set net_gpio %d", ESP_NET_GPIO);
  401904:	2216      	movs	r2, #22
  401906:	494a      	ldr	r1, [pc, #296]	; (401a30 <main+0x1b4>)
  401908:	4620      	mov	r0, r4
  40190a:	47b0      	blx	r6
	write_wifi_command(buff, 2);
  40190c:	2102      	movs	r1, #2
  40190e:	4620      	mov	r0, r4
  401910:	47a8      	blx	r5
	sprintf (buff, "set clients_gpio %d", ESP_CLIENT_GPIO);
  401912:	2220      	movs	r2, #32
  401914:	4947      	ldr	r1, [pc, #284]	; (401a34 <main+0x1b8>)
  401916:	4620      	mov	r0, r4
  401918:	47b0      	blx	r6
	write_wifi_command(buff, 2);
  40191a:	2102      	movs	r1, #2
  40191c:	4620      	mov	r0, r4
  40191e:	47a8      	blx	r5
	
	// Set SPI Baud Rate
	sprintf(buff, "set spi_baud %d", SPI_BAUDRATE);
  401920:	4a45      	ldr	r2, [pc, #276]	; (401a38 <main+0x1bc>)
  401922:	4946      	ldr	r1, [pc, #280]	; (401a3c <main+0x1c0>)
  401924:	4620      	mov	r0, r4
  401926:	47b0      	blx	r6
	write_wifi_command(buff, 2);
  401928:	2102      	movs	r1, #2
  40192a:	4620      	mov	r0, r4
  40192c:	47a8      	blx	r5

	reading_wifi_flag = false;
  40192e:	2300      	movs	r3, #0
  401930:	4a43      	ldr	r2, [pc, #268]	; (401a40 <main+0x1c4>)
  401932:	7013      	strb	r3, [r2, #0]
	provisioning_flag = false;
  401934:	4a43      	ldr	r2, [pc, #268]	; (401a44 <main+0x1c8>)
  401936:	7013      	strb	r3, [r2, #0]
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  401938:	4d43      	ldr	r5, [pc, #268]	; (401a48 <main+0x1cc>)

	// Wait for Network Connection ACK
	while (!wifi_ready)
	{
		if (provisioning_flag)  // if Wifi Setup button is pressed
  40193a:	4614      	mov	r4, r2
  40193c:	6beb      	ldr	r3, [r5, #60]	; 0x3c
	while (!wifi_ready)
  40193e:	f413 6f80 	tst.w	r3, #1024	; 0x400
  401942:	d10c      	bne.n	40195e <main+0xe2>
		if (provisioning_flag)  // if Wifi Setup button is pressed
  401944:	7823      	ldrb	r3, [r4, #0]
  401946:	2b00      	cmp	r3, #0
  401948:	d0f8      	beq.n	40193c <main+0xc0>
		{
			write_wifi_command("provision", 1);
  40194a:	2101      	movs	r1, #1
  40194c:	483f      	ldr	r0, [pc, #252]	; (401a4c <main+0x1d0>)
  40194e:	4e34      	ldr	r6, [pc, #208]	; (401a20 <main+0x1a4>)
  401950:	47b0      	blx	r6
			provisioning_flag = false;
  401952:	2300      	movs	r3, #0
  401954:	7023      	strb	r3, [r4, #0]
			write_wifi_command("get mac", 1);
  401956:	2101      	movs	r1, #1
  401958:	483d      	ldr	r0, [pc, #244]	; (401a50 <main+0x1d4>)
  40195a:	47b0      	blx	r6
  40195c:	e7ee      	b.n	40193c <main+0xc0>
		}
	}

	delay_ms(100);
  40195e:	482b      	ldr	r0, [pc, #172]	; (401a0c <main+0x190>)
  401960:	4c2b      	ldr	r4, [pc, #172]	; (401a10 <main+0x194>)
  401962:	47a0      	blx	r4
	write_wifi_command("test", 10);
  401964:	210a      	movs	r1, #10
  401966:	483b      	ldr	r0, [pc, #236]	; (401a54 <main+0x1d8>)
  401968:	4b2d      	ldr	r3, [pc, #180]	; (401a20 <main+0x1a4>)
  40196a:	4798      	blx	r3
	delay_ms(1000);	// test to find optimal time?
  40196c:	483a      	ldr	r0, [pc, #232]	; (401a58 <main+0x1dc>)
  40196e:	47a0      	blx	r4
	
	while (!reading_wifi_flag)
  401970:	4b33      	ldr	r3, [pc, #204]	; (401a40 <main+0x1c4>)
  401972:	781b      	ldrb	r3, [r3, #0]
  401974:	b9cb      	cbnz	r3, 4019aa <main+0x12e>
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  401976:	4e24      	ldr	r6, [pc, #144]	; (401a08 <main+0x18c>)
  401978:	2501      	movs	r5, #1
  40197a:	46aa      	mov	sl, r5
	{
		// Reset wifi chip
		ioport_set_pin_level(WIFI_RESET_MASK,false);
		delay_ms(100);
  40197c:	f8df 908c 	ldr.w	r9, [pc, #140]	; 401a0c <main+0x190>
		ioport_set_pin_level(WIFI_RESET_MASK,true);
		delay_ms(5000);
  401980:	f8df 80e0 	ldr.w	r8, [pc, #224]	; 401a64 <main+0x1e8>
		write_wifi_command("test", 10);
		delay_ms(1000);
  401984:	4f34      	ldr	r7, [pc, #208]	; (401a58 <main+0x1dc>)
  401986:	f8c6 a034 	str.w	sl, [r6, #52]	; 0x34
		delay_ms(100);
  40198a:	4648      	mov	r0, r9
  40198c:	4c20      	ldr	r4, [pc, #128]	; (401a10 <main+0x194>)
  40198e:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  401990:	6335      	str	r5, [r6, #48]	; 0x30
		delay_ms(5000);
  401992:	4640      	mov	r0, r8
  401994:	47a0      	blx	r4
		write_wifi_command("test", 10);
  401996:	210a      	movs	r1, #10
  401998:	482e      	ldr	r0, [pc, #184]	; (401a54 <main+0x1d8>)
  40199a:	4b21      	ldr	r3, [pc, #132]	; (401a20 <main+0x1a4>)
  40199c:	4798      	blx	r3
		delay_ms(1000);
  40199e:	4638      	mov	r0, r7
  4019a0:	47a0      	blx	r4
	while (!reading_wifi_flag)
  4019a2:	4b27      	ldr	r3, [pc, #156]	; (401a40 <main+0x1c4>)
  4019a4:	781b      	ldrb	r3, [r3, #0]
  4019a6:	2b00      	cmp	r3, #0
  4019a8:	d0ed      	beq.n	401986 <main+0x10a>
	}

	// Start Main Loop
	while (true)
	{
		if (provisioning_flag) // if Wifi Setup button is pressed
  4019aa:	4c26      	ldr	r4, [pc, #152]	; (401a44 <main+0x1c8>)
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4019ac:	4d16      	ldr	r5, [pc, #88]	; (401a08 <main+0x18c>)
			write_wifi_command("provision", 1);
			provisioning_flag = false;
		}
		else if (capture_ready)
		{
			if (start_capture())
  4019ae:	4e2b      	ldr	r6, [pc, #172]	; (401a5c <main+0x1e0>)
  4019b0:	e005      	b.n	4019be <main+0x142>
			write_wifi_command("provision", 1);
  4019b2:	2101      	movs	r1, #1
  4019b4:	4825      	ldr	r0, [pc, #148]	; (401a4c <main+0x1d0>)
  4019b6:	4b1a      	ldr	r3, [pc, #104]	; (401a20 <main+0x1a4>)
  4019b8:	4798      	blx	r3
			provisioning_flag = false;
  4019ba:	2300      	movs	r3, #0
  4019bc:	7023      	strb	r3, [r4, #0]
		if (provisioning_flag) // if Wifi Setup button is pressed
  4019be:	7823      	ldrb	r3, [r4, #0]
  4019c0:	2b00      	cmp	r3, #0
  4019c2:	d1f6      	bne.n	4019b2 <main+0x136>
  4019c4:	6beb      	ldr	r3, [r5, #60]	; 0x3c
		else if (capture_ready)
  4019c6:	f013 0f08 	tst.w	r3, #8
  4019ca:	d0f8      	beq.n	4019be <main+0x142>
			if (start_capture())
  4019cc:	47b0      	blx	r6
  4019ce:	2800      	cmp	r0, #0
  4019d0:	d0f5      	beq.n	4019be <main+0x142>
			{
				write_image_to_web();
  4019d2:	4b23      	ldr	r3, [pc, #140]	; (401a60 <main+0x1e4>)
  4019d4:	4798      	blx	r3
  4019d6:	e7f2      	b.n	4019be <main+0x142>
  4019d8:	004010c1 	.word	0x004010c1
  4019dc:	400e1450 	.word	0x400e1450
  4019e0:	0040075d 	.word	0x0040075d
  4019e4:	004014b9 	.word	0x004014b9
  4019e8:	0040150d 	.word	0x0040150d
  4019ec:	00400cb1 	.word	0x00400cb1
  4019f0:	00400de1 	.word	0x00400de1
  4019f4:	00401049 	.word	0x00401049
  4019f8:	00400e59 	.word	0x00400e59
  4019fc:	00400f01 	.word	0x00400f01
  401a00:	0040087d 	.word	0x0040087d
  401a04:	004007fd 	.word	0x004007fd
  401a08:	400e1000 	.word	0x400e1000
  401a0c:	000d1437 	.word	0x000d1437
  401a10:	20000001 	.word	0x20000001
  401a14:	20019568 	.word	0x20019568
  401a18:	004075c8 	.word	0x004075c8
  401a1c:	00401b55 	.word	0x00401b55
  401a20:	00400ea5 	.word	0x00400ea5
  401a24:	004075dc 	.word	0x004075dc
  401a28:	004075f4 	.word	0x004075f4
  401a2c:	00407604 	.word	0x00407604
  401a30:	00407618 	.word	0x00407618
  401a34:	00407628 	.word	0x00407628
  401a38:	000c3500 	.word	0x000c3500
  401a3c:	0040763c 	.word	0x0040763c
  401a40:	20019554 	.word	0x20019554
  401a44:	20019560 	.word	0x20019560
  401a48:	400e0e00 	.word	0x400e0e00
  401a4c:	0040764c 	.word	0x0040764c
  401a50:	00407658 	.word	0x00407658
  401a54:	00407660 	.word	0x00407660
  401a58:	0082ca25 	.word	0x0082ca25
  401a5c:	004009a9 	.word	0x004009a9
  401a60:	00401081 	.word	0x00401081
  401a64:	028df2b7 	.word	0x028df2b7

00401a68 <__libc_init_array>:
  401a68:	b570      	push	{r4, r5, r6, lr}
  401a6a:	4e0f      	ldr	r6, [pc, #60]	; (401aa8 <__libc_init_array+0x40>)
  401a6c:	4d0f      	ldr	r5, [pc, #60]	; (401aac <__libc_init_array+0x44>)
  401a6e:	1b76      	subs	r6, r6, r5
  401a70:	10b6      	asrs	r6, r6, #2
  401a72:	bf18      	it	ne
  401a74:	2400      	movne	r4, #0
  401a76:	d005      	beq.n	401a84 <__libc_init_array+0x1c>
  401a78:	3401      	adds	r4, #1
  401a7a:	f855 3b04 	ldr.w	r3, [r5], #4
  401a7e:	4798      	blx	r3
  401a80:	42a6      	cmp	r6, r4
  401a82:	d1f9      	bne.n	401a78 <__libc_init_array+0x10>
  401a84:	4e0a      	ldr	r6, [pc, #40]	; (401ab0 <__libc_init_array+0x48>)
  401a86:	4d0b      	ldr	r5, [pc, #44]	; (401ab4 <__libc_init_array+0x4c>)
  401a88:	1b76      	subs	r6, r6, r5
  401a8a:	f005 ff31 	bl	4078f0 <_init>
  401a8e:	10b6      	asrs	r6, r6, #2
  401a90:	bf18      	it	ne
  401a92:	2400      	movne	r4, #0
  401a94:	d006      	beq.n	401aa4 <__libc_init_array+0x3c>
  401a96:	3401      	adds	r4, #1
  401a98:	f855 3b04 	ldr.w	r3, [r5], #4
  401a9c:	4798      	blx	r3
  401a9e:	42a6      	cmp	r6, r4
  401aa0:	d1f9      	bne.n	401a96 <__libc_init_array+0x2e>
  401aa2:	bd70      	pop	{r4, r5, r6, pc}
  401aa4:	bd70      	pop	{r4, r5, r6, pc}
  401aa6:	bf00      	nop
  401aa8:	004078fc 	.word	0x004078fc
  401aac:	004078fc 	.word	0x004078fc
  401ab0:	00407904 	.word	0x00407904
  401ab4:	004078fc 	.word	0x004078fc

00401ab8 <memset>:
  401ab8:	b470      	push	{r4, r5, r6}
  401aba:	0786      	lsls	r6, r0, #30
  401abc:	d046      	beq.n	401b4c <memset+0x94>
  401abe:	1e54      	subs	r4, r2, #1
  401ac0:	2a00      	cmp	r2, #0
  401ac2:	d041      	beq.n	401b48 <memset+0x90>
  401ac4:	b2ca      	uxtb	r2, r1
  401ac6:	4603      	mov	r3, r0
  401ac8:	e002      	b.n	401ad0 <memset+0x18>
  401aca:	f114 34ff 	adds.w	r4, r4, #4294967295
  401ace:	d33b      	bcc.n	401b48 <memset+0x90>
  401ad0:	f803 2b01 	strb.w	r2, [r3], #1
  401ad4:	079d      	lsls	r5, r3, #30
  401ad6:	d1f8      	bne.n	401aca <memset+0x12>
  401ad8:	2c03      	cmp	r4, #3
  401ada:	d92e      	bls.n	401b3a <memset+0x82>
  401adc:	b2cd      	uxtb	r5, r1
  401ade:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  401ae2:	2c0f      	cmp	r4, #15
  401ae4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401ae8:	d919      	bls.n	401b1e <memset+0x66>
  401aea:	f103 0210 	add.w	r2, r3, #16
  401aee:	4626      	mov	r6, r4
  401af0:	3e10      	subs	r6, #16
  401af2:	2e0f      	cmp	r6, #15
  401af4:	f842 5c10 	str.w	r5, [r2, #-16]
  401af8:	f842 5c0c 	str.w	r5, [r2, #-12]
  401afc:	f842 5c08 	str.w	r5, [r2, #-8]
  401b00:	f842 5c04 	str.w	r5, [r2, #-4]
  401b04:	f102 0210 	add.w	r2, r2, #16
  401b08:	d8f2      	bhi.n	401af0 <memset+0x38>
  401b0a:	f1a4 0210 	sub.w	r2, r4, #16
  401b0e:	f022 020f 	bic.w	r2, r2, #15
  401b12:	f004 040f 	and.w	r4, r4, #15
  401b16:	3210      	adds	r2, #16
  401b18:	2c03      	cmp	r4, #3
  401b1a:	4413      	add	r3, r2
  401b1c:	d90d      	bls.n	401b3a <memset+0x82>
  401b1e:	461e      	mov	r6, r3
  401b20:	4622      	mov	r2, r4
  401b22:	3a04      	subs	r2, #4
  401b24:	2a03      	cmp	r2, #3
  401b26:	f846 5b04 	str.w	r5, [r6], #4
  401b2a:	d8fa      	bhi.n	401b22 <memset+0x6a>
  401b2c:	1f22      	subs	r2, r4, #4
  401b2e:	f022 0203 	bic.w	r2, r2, #3
  401b32:	3204      	adds	r2, #4
  401b34:	4413      	add	r3, r2
  401b36:	f004 0403 	and.w	r4, r4, #3
  401b3a:	b12c      	cbz	r4, 401b48 <memset+0x90>
  401b3c:	b2c9      	uxtb	r1, r1
  401b3e:	441c      	add	r4, r3
  401b40:	f803 1b01 	strb.w	r1, [r3], #1
  401b44:	429c      	cmp	r4, r3
  401b46:	d1fb      	bne.n	401b40 <memset+0x88>
  401b48:	bc70      	pop	{r4, r5, r6}
  401b4a:	4770      	bx	lr
  401b4c:	4614      	mov	r4, r2
  401b4e:	4603      	mov	r3, r0
  401b50:	e7c2      	b.n	401ad8 <memset+0x20>
  401b52:	bf00      	nop

00401b54 <sprintf>:
  401b54:	b40e      	push	{r1, r2, r3}
  401b56:	b5f0      	push	{r4, r5, r6, r7, lr}
  401b58:	b09c      	sub	sp, #112	; 0x70
  401b5a:	ab21      	add	r3, sp, #132	; 0x84
  401b5c:	490f      	ldr	r1, [pc, #60]	; (401b9c <sprintf+0x48>)
  401b5e:	f853 2b04 	ldr.w	r2, [r3], #4
  401b62:	9301      	str	r3, [sp, #4]
  401b64:	4605      	mov	r5, r0
  401b66:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  401b6a:	6808      	ldr	r0, [r1, #0]
  401b6c:	9502      	str	r5, [sp, #8]
  401b6e:	f44f 7702 	mov.w	r7, #520	; 0x208
  401b72:	f64f 76ff 	movw	r6, #65535	; 0xffff
  401b76:	a902      	add	r1, sp, #8
  401b78:	9506      	str	r5, [sp, #24]
  401b7a:	f8ad 7014 	strh.w	r7, [sp, #20]
  401b7e:	9404      	str	r4, [sp, #16]
  401b80:	9407      	str	r4, [sp, #28]
  401b82:	f8ad 6016 	strh.w	r6, [sp, #22]
  401b86:	f000 fa6f 	bl	402068 <_svfprintf_r>
  401b8a:	9b02      	ldr	r3, [sp, #8]
  401b8c:	2200      	movs	r2, #0
  401b8e:	701a      	strb	r2, [r3, #0]
  401b90:	b01c      	add	sp, #112	; 0x70
  401b92:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  401b96:	b003      	add	sp, #12
  401b98:	4770      	bx	lr
  401b9a:	bf00      	nop
  401b9c:	20000010 	.word	0x20000010

00401ba0 <critical_factorization>:
  401ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401ba4:	f04f 0e01 	mov.w	lr, #1
  401ba8:	4674      	mov	r4, lr
  401baa:	2500      	movs	r5, #0
  401bac:	f04f 36ff 	mov.w	r6, #4294967295
  401bb0:	192b      	adds	r3, r5, r4
  401bb2:	428b      	cmp	r3, r1
  401bb4:	eb00 0706 	add.w	r7, r0, r6
  401bb8:	d20d      	bcs.n	401bd6 <critical_factorization+0x36>
  401bba:	5d3f      	ldrb	r7, [r7, r4]
  401bbc:	f810 c003 	ldrb.w	ip, [r0, r3]
  401bc0:	45bc      	cmp	ip, r7
  401bc2:	d22d      	bcs.n	401c20 <critical_factorization+0x80>
  401bc4:	461d      	mov	r5, r3
  401bc6:	2401      	movs	r4, #1
  401bc8:	eba3 0e06 	sub.w	lr, r3, r6
  401bcc:	192b      	adds	r3, r5, r4
  401bce:	428b      	cmp	r3, r1
  401bd0:	eb00 0706 	add.w	r7, r0, r6
  401bd4:	d3f1      	bcc.n	401bba <critical_factorization+0x1a>
  401bd6:	f04f 0801 	mov.w	r8, #1
  401bda:	f8c2 e000 	str.w	lr, [r2]
  401bde:	4644      	mov	r4, r8
  401be0:	2500      	movs	r5, #0
  401be2:	f04f 37ff 	mov.w	r7, #4294967295
  401be6:	192b      	adds	r3, r5, r4
  401be8:	4299      	cmp	r1, r3
  401bea:	eb00 0e07 	add.w	lr, r0, r7
  401bee:	d90e      	bls.n	401c0e <critical_factorization+0x6e>
  401bf0:	f81e e004 	ldrb.w	lr, [lr, r4]
  401bf4:	f810 c003 	ldrb.w	ip, [r0, r3]
  401bf8:	45f4      	cmp	ip, lr
  401bfa:	d918      	bls.n	401c2e <critical_factorization+0x8e>
  401bfc:	461d      	mov	r5, r3
  401bfe:	2401      	movs	r4, #1
  401c00:	eba3 0807 	sub.w	r8, r3, r7
  401c04:	192b      	adds	r3, r5, r4
  401c06:	4299      	cmp	r1, r3
  401c08:	eb00 0e07 	add.w	lr, r0, r7
  401c0c:	d8f0      	bhi.n	401bf0 <critical_factorization+0x50>
  401c0e:	3701      	adds	r7, #1
  401c10:	1c70      	adds	r0, r6, #1
  401c12:	4287      	cmp	r7, r0
  401c14:	bf24      	itt	cs
  401c16:	f8c2 8000 	strcs.w	r8, [r2]
  401c1a:	4638      	movcs	r0, r7
  401c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401c20:	d00c      	beq.n	401c3c <critical_factorization+0x9c>
  401c22:	f04f 0e01 	mov.w	lr, #1
  401c26:	462e      	mov	r6, r5
  401c28:	4674      	mov	r4, lr
  401c2a:	4475      	add	r5, lr
  401c2c:	e7c0      	b.n	401bb0 <critical_factorization+0x10>
  401c2e:	d00b      	beq.n	401c48 <critical_factorization+0xa8>
  401c30:	f04f 0801 	mov.w	r8, #1
  401c34:	462f      	mov	r7, r5
  401c36:	4644      	mov	r4, r8
  401c38:	4445      	add	r5, r8
  401c3a:	e7d4      	b.n	401be6 <critical_factorization+0x46>
  401c3c:	4574      	cmp	r4, lr
  401c3e:	bf12      	itee	ne
  401c40:	3401      	addne	r4, #1
  401c42:	461d      	moveq	r5, r3
  401c44:	2401      	moveq	r4, #1
  401c46:	e7b3      	b.n	401bb0 <critical_factorization+0x10>
  401c48:	4544      	cmp	r4, r8
  401c4a:	bf12      	itee	ne
  401c4c:	3401      	addne	r4, #1
  401c4e:	461d      	moveq	r5, r3
  401c50:	2401      	moveq	r4, #1
  401c52:	e7c8      	b.n	401be6 <critical_factorization+0x46>

00401c54 <two_way_long_needle>:
  401c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401c58:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  401c5c:	4616      	mov	r6, r2
  401c5e:	4605      	mov	r5, r0
  401c60:	468b      	mov	fp, r1
  401c62:	4610      	mov	r0, r2
  401c64:	4619      	mov	r1, r3
  401c66:	aa03      	add	r2, sp, #12
  401c68:	461c      	mov	r4, r3
  401c6a:	f7ff ff99 	bl	401ba0 <critical_factorization>
  401c6e:	ab03      	add	r3, sp, #12
  401c70:	4681      	mov	r9, r0
  401c72:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  401c76:	f843 4f04 	str.w	r4, [r3, #4]!
  401c7a:	4293      	cmp	r3, r2
  401c7c:	d1fb      	bne.n	401c76 <two_way_long_needle+0x22>
  401c7e:	b14c      	cbz	r4, 401c94 <two_way_long_needle+0x40>
  401c80:	1e63      	subs	r3, r4, #1
  401c82:	1e72      	subs	r2, r6, #1
  401c84:	a804      	add	r0, sp, #16
  401c86:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  401c8a:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  401c8e:	f113 33ff 	adds.w	r3, r3, #4294967295
  401c92:	d2f8      	bcs.n	401c86 <two_way_long_needle+0x32>
  401c94:	9903      	ldr	r1, [sp, #12]
  401c96:	464a      	mov	r2, r9
  401c98:	4431      	add	r1, r6
  401c9a:	4630      	mov	r0, r6
  401c9c:	f002 ff10 	bl	404ac0 <memcmp>
  401ca0:	2800      	cmp	r0, #0
  401ca2:	d16f      	bne.n	401d84 <two_way_long_needle+0x130>
  401ca4:	f109 33ff 	add.w	r3, r9, #4294967295
  401ca8:	9300      	str	r3, [sp, #0]
  401caa:	18f3      	adds	r3, r6, r3
  401cac:	4682      	mov	sl, r0
  401cae:	9301      	str	r3, [sp, #4]
  401cb0:	4623      	mov	r3, r4
  401cb2:	4680      	mov	r8, r0
  401cb4:	4654      	mov	r4, sl
  401cb6:	4658      	mov	r0, fp
  401cb8:	469a      	mov	sl, r3
  401cba:	eb08 070a 	add.w	r7, r8, sl
  401cbe:	1a3a      	subs	r2, r7, r0
  401cc0:	2100      	movs	r1, #0
  401cc2:	4428      	add	r0, r5
  401cc4:	f002 feac 	bl	404a20 <memchr>
  401cc8:	2800      	cmp	r0, #0
  401cca:	d156      	bne.n	401d7a <two_way_long_needle+0x126>
  401ccc:	2f00      	cmp	r7, #0
  401cce:	d054      	beq.n	401d7a <two_way_long_needle+0x126>
  401cd0:	19eb      	adds	r3, r5, r7
  401cd2:	aa04      	add	r2, sp, #16
  401cd4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  401cd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  401cdc:	b14b      	cbz	r3, 401cf2 <two_way_long_needle+0x9e>
  401cde:	b124      	cbz	r4, 401cea <two_way_long_needle+0x96>
  401ce0:	9a03      	ldr	r2, [sp, #12]
  401ce2:	4293      	cmp	r3, r2
  401ce4:	d201      	bcs.n	401cea <two_way_long_needle+0x96>
  401ce6:	ebaa 0302 	sub.w	r3, sl, r2
  401cea:	4498      	add	r8, r3
  401cec:	2400      	movs	r4, #0
  401cee:	4638      	mov	r0, r7
  401cf0:	e7e3      	b.n	401cba <two_way_long_needle+0x66>
  401cf2:	454c      	cmp	r4, r9
  401cf4:	4623      	mov	r3, r4
  401cf6:	f10a 3eff 	add.w	lr, sl, #4294967295
  401cfa:	bf38      	it	cc
  401cfc:	464b      	movcc	r3, r9
  401cfe:	4573      	cmp	r3, lr
  401d00:	d213      	bcs.n	401d2a <two_way_long_needle+0xd6>
  401d02:	eb08 0203 	add.w	r2, r8, r3
  401d06:	f816 c003 	ldrb.w	ip, [r6, r3]
  401d0a:	5ca8      	ldrb	r0, [r5, r2]
  401d0c:	4584      	cmp	ip, r0
  401d0e:	442a      	add	r2, r5
  401d10:	eb06 0103 	add.w	r1, r6, r3
  401d14:	d006      	beq.n	401d24 <two_way_long_needle+0xd0>
  401d16:	e02c      	b.n	401d72 <two_way_long_needle+0x11e>
  401d18:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  401d1c:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  401d20:	4584      	cmp	ip, r0
  401d22:	d126      	bne.n	401d72 <two_way_long_needle+0x11e>
  401d24:	3301      	adds	r3, #1
  401d26:	4573      	cmp	r3, lr
  401d28:	d3f6      	bcc.n	401d18 <two_way_long_needle+0xc4>
  401d2a:	454c      	cmp	r4, r9
  401d2c:	9900      	ldr	r1, [sp, #0]
  401d2e:	f080 8089 	bcs.w	401e44 <two_way_long_needle+0x1f0>
  401d32:	9b00      	ldr	r3, [sp, #0]
  401d34:	eb08 0203 	add.w	r2, r8, r3
  401d38:	9b01      	ldr	r3, [sp, #4]
  401d3a:	5ca8      	ldrb	r0, [r5, r2]
  401d3c:	781b      	ldrb	r3, [r3, #0]
  401d3e:	4298      	cmp	r0, r3
  401d40:	442a      	add	r2, r5
  401d42:	d17f      	bne.n	401e44 <two_way_long_needle+0x1f0>
  401d44:	9801      	ldr	r0, [sp, #4]
  401d46:	f104 3bff 	add.w	fp, r4, #4294967295
  401d4a:	e006      	b.n	401d5a <two_way_long_needle+0x106>
  401d4c:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  401d50:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  401d54:	45f4      	cmp	ip, lr
  401d56:	d103      	bne.n	401d60 <two_way_long_needle+0x10c>
  401d58:	4619      	mov	r1, r3
  401d5a:	1e4b      	subs	r3, r1, #1
  401d5c:	459b      	cmp	fp, r3
  401d5e:	d1f5      	bne.n	401d4c <two_way_long_needle+0xf8>
  401d60:	3401      	adds	r4, #1
  401d62:	428c      	cmp	r4, r1
  401d64:	d870      	bhi.n	401e48 <two_way_long_needle+0x1f4>
  401d66:	9c03      	ldr	r4, [sp, #12]
  401d68:	4638      	mov	r0, r7
  401d6a:	44a0      	add	r8, r4
  401d6c:	ebaa 0404 	sub.w	r4, sl, r4
  401d70:	e7a3      	b.n	401cba <two_way_long_needle+0x66>
  401d72:	f1c9 0201 	rsb	r2, r9, #1
  401d76:	4490      	add	r8, r2
  401d78:	e7b7      	b.n	401cea <two_way_long_needle+0x96>
  401d7a:	2000      	movs	r0, #0
  401d7c:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  401d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401d84:	eba4 0309 	sub.w	r3, r4, r9
  401d88:	454b      	cmp	r3, r9
  401d8a:	bf38      	it	cc
  401d8c:	464b      	movcc	r3, r9
  401d8e:	3301      	adds	r3, #1
  401d90:	f109 38ff 	add.w	r8, r9, #4294967295
  401d94:	9303      	str	r3, [sp, #12]
  401d96:	eb06 0308 	add.w	r3, r6, r8
  401d9a:	4658      	mov	r0, fp
  401d9c:	f04f 0a00 	mov.w	sl, #0
  401da0:	46cb      	mov	fp, r9
  401da2:	4699      	mov	r9, r3
  401da4:	eb0a 0704 	add.w	r7, sl, r4
  401da8:	1a3a      	subs	r2, r7, r0
  401daa:	2100      	movs	r1, #0
  401dac:	4428      	add	r0, r5
  401dae:	f002 fe37 	bl	404a20 <memchr>
  401db2:	2800      	cmp	r0, #0
  401db4:	d1e1      	bne.n	401d7a <two_way_long_needle+0x126>
  401db6:	2f00      	cmp	r7, #0
  401db8:	d0df      	beq.n	401d7a <two_way_long_needle+0x126>
  401dba:	19eb      	adds	r3, r5, r7
  401dbc:	aa04      	add	r2, sp, #16
  401dbe:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  401dc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  401dc6:	bba3      	cbnz	r3, 401e32 <two_way_long_needle+0x1de>
  401dc8:	1e61      	subs	r1, r4, #1
  401dca:	458b      	cmp	fp, r1
  401dcc:	d215      	bcs.n	401dfa <two_way_long_needle+0x1a6>
  401dce:	eb0a 020b 	add.w	r2, sl, fp
  401dd2:	f816 300b 	ldrb.w	r3, [r6, fp]
  401dd6:	f815 e002 	ldrb.w	lr, [r5, r2]
  401dda:	459e      	cmp	lr, r3
  401ddc:	442a      	add	r2, r5
  401dde:	eb06 000b 	add.w	r0, r6, fp
  401de2:	465b      	mov	r3, fp
  401de4:	d006      	beq.n	401df4 <two_way_long_needle+0x1a0>
  401de6:	e027      	b.n	401e38 <two_way_long_needle+0x1e4>
  401de8:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  401dec:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  401df0:	45f4      	cmp	ip, lr
  401df2:	d121      	bne.n	401e38 <two_way_long_needle+0x1e4>
  401df4:	3301      	adds	r3, #1
  401df6:	428b      	cmp	r3, r1
  401df8:	d3f6      	bcc.n	401de8 <two_way_long_needle+0x194>
  401dfa:	f1b8 3fff 	cmp.w	r8, #4294967295
  401dfe:	d011      	beq.n	401e24 <two_way_long_needle+0x1d0>
  401e00:	eb0a 0208 	add.w	r2, sl, r8
  401e04:	f899 1000 	ldrb.w	r1, [r9]
  401e08:	5cab      	ldrb	r3, [r5, r2]
  401e0a:	4299      	cmp	r1, r3
  401e0c:	442a      	add	r2, r5
  401e0e:	d10f      	bne.n	401e30 <two_way_long_needle+0x1dc>
  401e10:	464b      	mov	r3, r9
  401e12:	e005      	b.n	401e20 <two_way_long_needle+0x1cc>
  401e14:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  401e18:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  401e1c:	4288      	cmp	r0, r1
  401e1e:	d107      	bne.n	401e30 <two_way_long_needle+0x1dc>
  401e20:	42b3      	cmp	r3, r6
  401e22:	d1f7      	bne.n	401e14 <two_way_long_needle+0x1c0>
  401e24:	eb05 000a 	add.w	r0, r5, sl
  401e28:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  401e2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e30:	9b03      	ldr	r3, [sp, #12]
  401e32:	449a      	add	sl, r3
  401e34:	4638      	mov	r0, r7
  401e36:	e7b5      	b.n	401da4 <two_way_long_needle+0x150>
  401e38:	f1cb 0201 	rsb	r2, fp, #1
  401e3c:	4492      	add	sl, r2
  401e3e:	449a      	add	sl, r3
  401e40:	4638      	mov	r0, r7
  401e42:	e7af      	b.n	401da4 <two_way_long_needle+0x150>
  401e44:	4649      	mov	r1, r9
  401e46:	e78b      	b.n	401d60 <two_way_long_needle+0x10c>
  401e48:	eb05 0008 	add.w	r0, r5, r8
  401e4c:	e796      	b.n	401d7c <two_way_long_needle+0x128>
  401e4e:	bf00      	nop

00401e50 <strstr>:
  401e50:	7802      	ldrb	r2, [r0, #0]
  401e52:	2a00      	cmp	r2, #0
  401e54:	f000 8101 	beq.w	40205a <strstr+0x20a>
  401e58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401e5c:	f891 8000 	ldrb.w	r8, [r1]
  401e60:	b085      	sub	sp, #20
  401e62:	4644      	mov	r4, r8
  401e64:	f1b8 0f00 	cmp.w	r8, #0
  401e68:	d016      	beq.n	401e98 <strstr+0x48>
  401e6a:	4686      	mov	lr, r0
  401e6c:	f101 0c01 	add.w	ip, r1, #1
  401e70:	2701      	movs	r7, #1
  401e72:	e003      	b.n	401e7c <strstr+0x2c>
  401e74:	f813 4b01 	ldrb.w	r4, [r3], #1
  401e78:	b16c      	cbz	r4, 401e96 <strstr+0x46>
  401e7a:	469c      	mov	ip, r3
  401e7c:	42a2      	cmp	r2, r4
  401e7e:	bf14      	ite	ne
  401e80:	2700      	movne	r7, #0
  401e82:	f007 0701 	andeq.w	r7, r7, #1
  401e86:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
  401e8a:	4663      	mov	r3, ip
  401e8c:	2a00      	cmp	r2, #0
  401e8e:	d1f1      	bne.n	401e74 <strstr+0x24>
  401e90:	f89c 3000 	ldrb.w	r3, [ip]
  401e94:	b9fb      	cbnz	r3, 401ed6 <strstr+0x86>
  401e96:	b117      	cbz	r7, 401e9e <strstr+0x4e>
  401e98:	b005      	add	sp, #20
  401e9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401e9e:	460e      	mov	r6, r1
  401ea0:	4605      	mov	r5, r0
  401ea2:	4641      	mov	r1, r8
  401ea4:	3001      	adds	r0, #1
  401ea6:	ebac 0406 	sub.w	r4, ip, r6
  401eaa:	f003 f9eb 	bl	405284 <strchr>
  401eae:	4607      	mov	r7, r0
  401eb0:	b188      	cbz	r0, 401ed6 <strstr+0x86>
  401eb2:	2c01      	cmp	r4, #1
  401eb4:	d0f0      	beq.n	401e98 <strstr+0x48>
  401eb6:	1928      	adds	r0, r5, r4
  401eb8:	4287      	cmp	r7, r0
  401eba:	bf94      	ite	ls
  401ebc:	1bc1      	subls	r1, r0, r7
  401ebe:	2101      	movhi	r1, #1
  401ec0:	2c1f      	cmp	r4, #31
  401ec2:	468b      	mov	fp, r1
  401ec4:	d90b      	bls.n	401ede <strstr+0x8e>
  401ec6:	4623      	mov	r3, r4
  401ec8:	4632      	mov	r2, r6
  401eca:	4638      	mov	r0, r7
  401ecc:	f7ff fec2 	bl	401c54 <two_way_long_needle>
  401ed0:	b005      	add	sp, #20
  401ed2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ed6:	2000      	movs	r0, #0
  401ed8:	b005      	add	sp, #20
  401eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401ede:	aa03      	add	r2, sp, #12
  401ee0:	4621      	mov	r1, r4
  401ee2:	4630      	mov	r0, r6
  401ee4:	f7ff fe5c 	bl	401ba0 <critical_factorization>
  401ee8:	9903      	ldr	r1, [sp, #12]
  401eea:	4680      	mov	r8, r0
  401eec:	4602      	mov	r2, r0
  401eee:	4431      	add	r1, r6
  401ef0:	4630      	mov	r0, r6
  401ef2:	f002 fde5 	bl	404ac0 <memcmp>
  401ef6:	2800      	cmp	r0, #0
  401ef8:	d157      	bne.n	401faa <strstr+0x15a>
  401efa:	f108 33ff 	add.w	r3, r8, #4294967295
  401efe:	9300      	str	r3, [sp, #0]
  401f00:	18f3      	adds	r3, r6, r3
  401f02:	4681      	mov	r9, r0
  401f04:	4605      	mov	r5, r0
  401f06:	9301      	str	r3, [sp, #4]
  401f08:	4658      	mov	r0, fp
  401f0a:	46b2      	mov	sl, r6
  401f0c:	1966      	adds	r6, r4, r5
  401f0e:	1a32      	subs	r2, r6, r0
  401f10:	2100      	movs	r1, #0
  401f12:	4438      	add	r0, r7
  401f14:	f002 fd84 	bl	404a20 <memchr>
  401f18:	2800      	cmp	r0, #0
  401f1a:	d1dc      	bne.n	401ed6 <strstr+0x86>
  401f1c:	2e00      	cmp	r6, #0
  401f1e:	d0da      	beq.n	401ed6 <strstr+0x86>
  401f20:	45c8      	cmp	r8, r9
  401f22:	4643      	mov	r3, r8
  401f24:	bf38      	it	cc
  401f26:	464b      	movcc	r3, r9
  401f28:	429c      	cmp	r4, r3
  401f2a:	d912      	bls.n	401f52 <strstr+0x102>
  401f2c:	195a      	adds	r2, r3, r5
  401f2e:	f81a 1003 	ldrb.w	r1, [sl, r3]
  401f32:	5cb8      	ldrb	r0, [r7, r2]
  401f34:	4281      	cmp	r1, r0
  401f36:	443a      	add	r2, r7
  401f38:	eb0a 0e03 	add.w	lr, sl, r3
  401f3c:	d006      	beq.n	401f4c <strstr+0xfc>
  401f3e:	e02c      	b.n	401f9a <strstr+0x14a>
  401f40:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  401f44:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  401f48:	4288      	cmp	r0, r1
  401f4a:	d126      	bne.n	401f9a <strstr+0x14a>
  401f4c:	3301      	adds	r3, #1
  401f4e:	429c      	cmp	r4, r3
  401f50:	d1f6      	bne.n	401f40 <strstr+0xf0>
  401f52:	45c8      	cmp	r8, r9
  401f54:	9900      	ldr	r1, [sp, #0]
  401f56:	f240 8083 	bls.w	402060 <strstr+0x210>
  401f5a:	9b00      	ldr	r3, [sp, #0]
  401f5c:	18ea      	adds	r2, r5, r3
  401f5e:	9b01      	ldr	r3, [sp, #4]
  401f60:	5cb8      	ldrb	r0, [r7, r2]
  401f62:	781b      	ldrb	r3, [r3, #0]
  401f64:	4298      	cmp	r0, r3
  401f66:	443a      	add	r2, r7
  401f68:	d17a      	bne.n	402060 <strstr+0x210>
  401f6a:	9801      	ldr	r0, [sp, #4]
  401f6c:	f109 3bff 	add.w	fp, r9, #4294967295
  401f70:	e006      	b.n	401f80 <strstr+0x130>
  401f72:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  401f76:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  401f7a:	45f4      	cmp	ip, lr
  401f7c:	d103      	bne.n	401f86 <strstr+0x136>
  401f7e:	4619      	mov	r1, r3
  401f80:	1e4b      	subs	r3, r1, #1
  401f82:	455b      	cmp	r3, fp
  401f84:	d1f5      	bne.n	401f72 <strstr+0x122>
  401f86:	f109 0901 	add.w	r9, r9, #1
  401f8a:	4589      	cmp	r9, r1
  401f8c:	d857      	bhi.n	40203e <strstr+0x1ee>
  401f8e:	9b03      	ldr	r3, [sp, #12]
  401f90:	4630      	mov	r0, r6
  401f92:	441d      	add	r5, r3
  401f94:	eba4 0903 	sub.w	r9, r4, r3
  401f98:	e7b8      	b.n	401f0c <strstr+0xbc>
  401f9a:	f1c8 0201 	rsb	r2, r8, #1
  401f9e:	4415      	add	r5, r2
  401fa0:	441d      	add	r5, r3
  401fa2:	f04f 0900 	mov.w	r9, #0
  401fa6:	4630      	mov	r0, r6
  401fa8:	e7b0      	b.n	401f0c <strstr+0xbc>
  401faa:	eba4 0308 	sub.w	r3, r4, r8
  401fae:	4543      	cmp	r3, r8
  401fb0:	bf38      	it	cc
  401fb2:	4643      	movcc	r3, r8
  401fb4:	3301      	adds	r3, #1
  401fb6:	f108 39ff 	add.w	r9, r8, #4294967295
  401fba:	9303      	str	r3, [sp, #12]
  401fbc:	eb06 0309 	add.w	r3, r6, r9
  401fc0:	4658      	mov	r0, fp
  401fc2:	2500      	movs	r5, #0
  401fc4:	46bb      	mov	fp, r7
  401fc6:	469a      	mov	sl, r3
  401fc8:	1967      	adds	r7, r4, r5
  401fca:	1a3a      	subs	r2, r7, r0
  401fcc:	2100      	movs	r1, #0
  401fce:	4458      	add	r0, fp
  401fd0:	f002 fd26 	bl	404a20 <memchr>
  401fd4:	2800      	cmp	r0, #0
  401fd6:	f47f af7e 	bne.w	401ed6 <strstr+0x86>
  401fda:	2f00      	cmp	r7, #0
  401fdc:	f43f af7b 	beq.w	401ed6 <strstr+0x86>
  401fe0:	4544      	cmp	r4, r8
  401fe2:	d915      	bls.n	402010 <strstr+0x1c0>
  401fe4:	eb08 0205 	add.w	r2, r8, r5
  401fe8:	f816 3008 	ldrb.w	r3, [r6, r8]
  401fec:	f81b 0002 	ldrb.w	r0, [fp, r2]
  401ff0:	4298      	cmp	r0, r3
  401ff2:	445a      	add	r2, fp
  401ff4:	eb06 0108 	add.w	r1, r6, r8
  401ff8:	4643      	mov	r3, r8
  401ffa:	d006      	beq.n	40200a <strstr+0x1ba>
  401ffc:	e023      	b.n	402046 <strstr+0x1f6>
  401ffe:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  402002:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  402006:	4586      	cmp	lr, r0
  402008:	d11d      	bne.n	402046 <strstr+0x1f6>
  40200a:	3301      	adds	r3, #1
  40200c:	429c      	cmp	r4, r3
  40200e:	d1f6      	bne.n	401ffe <strstr+0x1ae>
  402010:	f1b9 3fff 	cmp.w	r9, #4294967295
  402014:	d012      	beq.n	40203c <strstr+0x1ec>
  402016:	eb05 0209 	add.w	r2, r5, r9
  40201a:	f89a 3000 	ldrb.w	r3, [sl]
  40201e:	f81b 1002 	ldrb.w	r1, [fp, r2]
  402022:	4299      	cmp	r1, r3
  402024:	445a      	add	r2, fp
  402026:	d114      	bne.n	402052 <strstr+0x202>
  402028:	4653      	mov	r3, sl
  40202a:	e005      	b.n	402038 <strstr+0x1e8>
  40202c:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  402030:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  402034:	4288      	cmp	r0, r1
  402036:	d10c      	bne.n	402052 <strstr+0x202>
  402038:	42b3      	cmp	r3, r6
  40203a:	d1f7      	bne.n	40202c <strstr+0x1dc>
  40203c:	465f      	mov	r7, fp
  40203e:	1978      	adds	r0, r7, r5
  402040:	b005      	add	sp, #20
  402042:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402046:	f1c8 0201 	rsb	r2, r8, #1
  40204a:	4415      	add	r5, r2
  40204c:	441d      	add	r5, r3
  40204e:	4638      	mov	r0, r7
  402050:	e7ba      	b.n	401fc8 <strstr+0x178>
  402052:	9b03      	ldr	r3, [sp, #12]
  402054:	4638      	mov	r0, r7
  402056:	441d      	add	r5, r3
  402058:	e7b6      	b.n	401fc8 <strstr+0x178>
  40205a:	780b      	ldrb	r3, [r1, #0]
  40205c:	b913      	cbnz	r3, 402064 <strstr+0x214>
  40205e:	4770      	bx	lr
  402060:	4641      	mov	r1, r8
  402062:	e790      	b.n	401f86 <strstr+0x136>
  402064:	2000      	movs	r0, #0
  402066:	4770      	bx	lr

00402068 <_svfprintf_r>:
  402068:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40206c:	b0c3      	sub	sp, #268	; 0x10c
  40206e:	460c      	mov	r4, r1
  402070:	910b      	str	r1, [sp, #44]	; 0x2c
  402072:	4692      	mov	sl, r2
  402074:	930f      	str	r3, [sp, #60]	; 0x3c
  402076:	900c      	str	r0, [sp, #48]	; 0x30
  402078:	f002 fa0e 	bl	404498 <_localeconv_r>
  40207c:	6803      	ldr	r3, [r0, #0]
  40207e:	931a      	str	r3, [sp, #104]	; 0x68
  402080:	4618      	mov	r0, r3
  402082:	f003 f97d 	bl	405380 <strlen>
  402086:	89a3      	ldrh	r3, [r4, #12]
  402088:	9019      	str	r0, [sp, #100]	; 0x64
  40208a:	0619      	lsls	r1, r3, #24
  40208c:	d503      	bpl.n	402096 <_svfprintf_r+0x2e>
  40208e:	6923      	ldr	r3, [r4, #16]
  402090:	2b00      	cmp	r3, #0
  402092:	f001 8003 	beq.w	40309c <_svfprintf_r+0x1034>
  402096:	2300      	movs	r3, #0
  402098:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  40209c:	9313      	str	r3, [sp, #76]	; 0x4c
  40209e:	9315      	str	r3, [sp, #84]	; 0x54
  4020a0:	9314      	str	r3, [sp, #80]	; 0x50
  4020a2:	9327      	str	r3, [sp, #156]	; 0x9c
  4020a4:	9326      	str	r3, [sp, #152]	; 0x98
  4020a6:	9318      	str	r3, [sp, #96]	; 0x60
  4020a8:	931b      	str	r3, [sp, #108]	; 0x6c
  4020aa:	9309      	str	r3, [sp, #36]	; 0x24
  4020ac:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4020b0:	46c8      	mov	r8, r9
  4020b2:	9316      	str	r3, [sp, #88]	; 0x58
  4020b4:	9317      	str	r3, [sp, #92]	; 0x5c
  4020b6:	f89a 3000 	ldrb.w	r3, [sl]
  4020ba:	4654      	mov	r4, sl
  4020bc:	b1e3      	cbz	r3, 4020f8 <_svfprintf_r+0x90>
  4020be:	2b25      	cmp	r3, #37	; 0x25
  4020c0:	d102      	bne.n	4020c8 <_svfprintf_r+0x60>
  4020c2:	e019      	b.n	4020f8 <_svfprintf_r+0x90>
  4020c4:	2b25      	cmp	r3, #37	; 0x25
  4020c6:	d003      	beq.n	4020d0 <_svfprintf_r+0x68>
  4020c8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4020cc:	2b00      	cmp	r3, #0
  4020ce:	d1f9      	bne.n	4020c4 <_svfprintf_r+0x5c>
  4020d0:	eba4 050a 	sub.w	r5, r4, sl
  4020d4:	b185      	cbz	r5, 4020f8 <_svfprintf_r+0x90>
  4020d6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020d8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4020da:	f8c8 a000 	str.w	sl, [r8]
  4020de:	3301      	adds	r3, #1
  4020e0:	442a      	add	r2, r5
  4020e2:	2b07      	cmp	r3, #7
  4020e4:	f8c8 5004 	str.w	r5, [r8, #4]
  4020e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4020ea:	9326      	str	r3, [sp, #152]	; 0x98
  4020ec:	dc7f      	bgt.n	4021ee <_svfprintf_r+0x186>
  4020ee:	f108 0808 	add.w	r8, r8, #8
  4020f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4020f4:	442b      	add	r3, r5
  4020f6:	9309      	str	r3, [sp, #36]	; 0x24
  4020f8:	7823      	ldrb	r3, [r4, #0]
  4020fa:	2b00      	cmp	r3, #0
  4020fc:	d07f      	beq.n	4021fe <_svfprintf_r+0x196>
  4020fe:	2300      	movs	r3, #0
  402100:	461a      	mov	r2, r3
  402102:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402106:	4619      	mov	r1, r3
  402108:	930d      	str	r3, [sp, #52]	; 0x34
  40210a:	469b      	mov	fp, r3
  40210c:	f04f 30ff 	mov.w	r0, #4294967295
  402110:	7863      	ldrb	r3, [r4, #1]
  402112:	900a      	str	r0, [sp, #40]	; 0x28
  402114:	f104 0a01 	add.w	sl, r4, #1
  402118:	f10a 0a01 	add.w	sl, sl, #1
  40211c:	f1a3 0020 	sub.w	r0, r3, #32
  402120:	2858      	cmp	r0, #88	; 0x58
  402122:	f200 83c1 	bhi.w	4028a8 <_svfprintf_r+0x840>
  402126:	e8df f010 	tbh	[pc, r0, lsl #1]
  40212a:	0238      	.short	0x0238
  40212c:	03bf03bf 	.word	0x03bf03bf
  402130:	03bf0240 	.word	0x03bf0240
  402134:	03bf03bf 	.word	0x03bf03bf
  402138:	03bf03bf 	.word	0x03bf03bf
  40213c:	024503bf 	.word	0x024503bf
  402140:	03bf0203 	.word	0x03bf0203
  402144:	026b005d 	.word	0x026b005d
  402148:	028603bf 	.word	0x028603bf
  40214c:	039d039d 	.word	0x039d039d
  402150:	039d039d 	.word	0x039d039d
  402154:	039d039d 	.word	0x039d039d
  402158:	039d039d 	.word	0x039d039d
  40215c:	03bf039d 	.word	0x03bf039d
  402160:	03bf03bf 	.word	0x03bf03bf
  402164:	03bf03bf 	.word	0x03bf03bf
  402168:	03bf03bf 	.word	0x03bf03bf
  40216c:	03bf03bf 	.word	0x03bf03bf
  402170:	033703bf 	.word	0x033703bf
  402174:	03bf0357 	.word	0x03bf0357
  402178:	03bf0357 	.word	0x03bf0357
  40217c:	03bf03bf 	.word	0x03bf03bf
  402180:	039803bf 	.word	0x039803bf
  402184:	03bf03bf 	.word	0x03bf03bf
  402188:	03bf03ad 	.word	0x03bf03ad
  40218c:	03bf03bf 	.word	0x03bf03bf
  402190:	03bf03bf 	.word	0x03bf03bf
  402194:	03bf0259 	.word	0x03bf0259
  402198:	031e03bf 	.word	0x031e03bf
  40219c:	03bf03bf 	.word	0x03bf03bf
  4021a0:	03bf03bf 	.word	0x03bf03bf
  4021a4:	03bf03bf 	.word	0x03bf03bf
  4021a8:	03bf03bf 	.word	0x03bf03bf
  4021ac:	03bf03bf 	.word	0x03bf03bf
  4021b0:	02db02c6 	.word	0x02db02c6
  4021b4:	03570357 	.word	0x03570357
  4021b8:	028b0357 	.word	0x028b0357
  4021bc:	03bf02db 	.word	0x03bf02db
  4021c0:	029003bf 	.word	0x029003bf
  4021c4:	029d03bf 	.word	0x029d03bf
  4021c8:	02b401cc 	.word	0x02b401cc
  4021cc:	03bf0208 	.word	0x03bf0208
  4021d0:	03bf01e1 	.word	0x03bf01e1
  4021d4:	03bf007e 	.word	0x03bf007e
  4021d8:	020d03bf 	.word	0x020d03bf
  4021dc:	980d      	ldr	r0, [sp, #52]	; 0x34
  4021de:	930f      	str	r3, [sp, #60]	; 0x3c
  4021e0:	4240      	negs	r0, r0
  4021e2:	900d      	str	r0, [sp, #52]	; 0x34
  4021e4:	f04b 0b04 	orr.w	fp, fp, #4
  4021e8:	f89a 3000 	ldrb.w	r3, [sl]
  4021ec:	e794      	b.n	402118 <_svfprintf_r+0xb0>
  4021ee:	aa25      	add	r2, sp, #148	; 0x94
  4021f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4021f2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4021f4:	f003 f932 	bl	40545c <__ssprint_r>
  4021f8:	b940      	cbnz	r0, 40220c <_svfprintf_r+0x1a4>
  4021fa:	46c8      	mov	r8, r9
  4021fc:	e779      	b.n	4020f2 <_svfprintf_r+0x8a>
  4021fe:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402200:	b123      	cbz	r3, 40220c <_svfprintf_r+0x1a4>
  402202:	980c      	ldr	r0, [sp, #48]	; 0x30
  402204:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402206:	aa25      	add	r2, sp, #148	; 0x94
  402208:	f003 f928 	bl	40545c <__ssprint_r>
  40220c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40220e:	899b      	ldrh	r3, [r3, #12]
  402210:	f013 0f40 	tst.w	r3, #64	; 0x40
  402214:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402216:	bf18      	it	ne
  402218:	f04f 33ff 	movne.w	r3, #4294967295
  40221c:	9309      	str	r3, [sp, #36]	; 0x24
  40221e:	9809      	ldr	r0, [sp, #36]	; 0x24
  402220:	b043      	add	sp, #268	; 0x10c
  402222:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402226:	f01b 0f20 	tst.w	fp, #32
  40222a:	9311      	str	r3, [sp, #68]	; 0x44
  40222c:	f040 81dd 	bne.w	4025ea <_svfprintf_r+0x582>
  402230:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402232:	f01b 0f10 	tst.w	fp, #16
  402236:	4613      	mov	r3, r2
  402238:	f040 856e 	bne.w	402d18 <_svfprintf_r+0xcb0>
  40223c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402240:	f000 856a 	beq.w	402d18 <_svfprintf_r+0xcb0>
  402244:	8814      	ldrh	r4, [r2, #0]
  402246:	3204      	adds	r2, #4
  402248:	2500      	movs	r5, #0
  40224a:	2301      	movs	r3, #1
  40224c:	920f      	str	r2, [sp, #60]	; 0x3c
  40224e:	2700      	movs	r7, #0
  402250:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402254:	990a      	ldr	r1, [sp, #40]	; 0x28
  402256:	1c4a      	adds	r2, r1, #1
  402258:	f000 8265 	beq.w	402726 <_svfprintf_r+0x6be>
  40225c:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402260:	9207      	str	r2, [sp, #28]
  402262:	ea54 0205 	orrs.w	r2, r4, r5
  402266:	f040 8264 	bne.w	402732 <_svfprintf_r+0x6ca>
  40226a:	2900      	cmp	r1, #0
  40226c:	f040 843c 	bne.w	402ae8 <_svfprintf_r+0xa80>
  402270:	2b00      	cmp	r3, #0
  402272:	f040 84d7 	bne.w	402c24 <_svfprintf_r+0xbbc>
  402276:	f01b 0301 	ands.w	r3, fp, #1
  40227a:	930e      	str	r3, [sp, #56]	; 0x38
  40227c:	f000 8604 	beq.w	402e88 <_svfprintf_r+0xe20>
  402280:	ae42      	add	r6, sp, #264	; 0x108
  402282:	2330      	movs	r3, #48	; 0x30
  402284:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40228a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40228c:	4293      	cmp	r3, r2
  40228e:	bfb8      	it	lt
  402290:	4613      	movlt	r3, r2
  402292:	9308      	str	r3, [sp, #32]
  402294:	2300      	movs	r3, #0
  402296:	9312      	str	r3, [sp, #72]	; 0x48
  402298:	b117      	cbz	r7, 4022a0 <_svfprintf_r+0x238>
  40229a:	9b08      	ldr	r3, [sp, #32]
  40229c:	3301      	adds	r3, #1
  40229e:	9308      	str	r3, [sp, #32]
  4022a0:	9b07      	ldr	r3, [sp, #28]
  4022a2:	f013 0302 	ands.w	r3, r3, #2
  4022a6:	9310      	str	r3, [sp, #64]	; 0x40
  4022a8:	d002      	beq.n	4022b0 <_svfprintf_r+0x248>
  4022aa:	9b08      	ldr	r3, [sp, #32]
  4022ac:	3302      	adds	r3, #2
  4022ae:	9308      	str	r3, [sp, #32]
  4022b0:	9b07      	ldr	r3, [sp, #28]
  4022b2:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4022b6:	f040 830e 	bne.w	4028d6 <_svfprintf_r+0x86e>
  4022ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4022bc:	9a08      	ldr	r2, [sp, #32]
  4022be:	eba3 0b02 	sub.w	fp, r3, r2
  4022c2:	f1bb 0f00 	cmp.w	fp, #0
  4022c6:	f340 8306 	ble.w	4028d6 <_svfprintf_r+0x86e>
  4022ca:	f1bb 0f10 	cmp.w	fp, #16
  4022ce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4022d0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4022d2:	dd29      	ble.n	402328 <_svfprintf_r+0x2c0>
  4022d4:	4643      	mov	r3, r8
  4022d6:	4621      	mov	r1, r4
  4022d8:	46a8      	mov	r8, r5
  4022da:	2710      	movs	r7, #16
  4022dc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4022de:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4022e0:	e006      	b.n	4022f0 <_svfprintf_r+0x288>
  4022e2:	f1ab 0b10 	sub.w	fp, fp, #16
  4022e6:	f1bb 0f10 	cmp.w	fp, #16
  4022ea:	f103 0308 	add.w	r3, r3, #8
  4022ee:	dd18      	ble.n	402322 <_svfprintf_r+0x2ba>
  4022f0:	3201      	adds	r2, #1
  4022f2:	48b7      	ldr	r0, [pc, #732]	; (4025d0 <_svfprintf_r+0x568>)
  4022f4:	9226      	str	r2, [sp, #152]	; 0x98
  4022f6:	3110      	adds	r1, #16
  4022f8:	2a07      	cmp	r2, #7
  4022fa:	9127      	str	r1, [sp, #156]	; 0x9c
  4022fc:	e883 0081 	stmia.w	r3, {r0, r7}
  402300:	ddef      	ble.n	4022e2 <_svfprintf_r+0x27a>
  402302:	aa25      	add	r2, sp, #148	; 0x94
  402304:	4629      	mov	r1, r5
  402306:	4620      	mov	r0, r4
  402308:	f003 f8a8 	bl	40545c <__ssprint_r>
  40230c:	2800      	cmp	r0, #0
  40230e:	f47f af7d 	bne.w	40220c <_svfprintf_r+0x1a4>
  402312:	f1ab 0b10 	sub.w	fp, fp, #16
  402316:	f1bb 0f10 	cmp.w	fp, #16
  40231a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40231c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40231e:	464b      	mov	r3, r9
  402320:	dce6      	bgt.n	4022f0 <_svfprintf_r+0x288>
  402322:	4645      	mov	r5, r8
  402324:	460c      	mov	r4, r1
  402326:	4698      	mov	r8, r3
  402328:	3201      	adds	r2, #1
  40232a:	4ba9      	ldr	r3, [pc, #676]	; (4025d0 <_svfprintf_r+0x568>)
  40232c:	9226      	str	r2, [sp, #152]	; 0x98
  40232e:	445c      	add	r4, fp
  402330:	2a07      	cmp	r2, #7
  402332:	9427      	str	r4, [sp, #156]	; 0x9c
  402334:	e888 0808 	stmia.w	r8, {r3, fp}
  402338:	f300 8498 	bgt.w	402c6c <_svfprintf_r+0xc04>
  40233c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402340:	f108 0808 	add.w	r8, r8, #8
  402344:	b177      	cbz	r7, 402364 <_svfprintf_r+0x2fc>
  402346:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402348:	3301      	adds	r3, #1
  40234a:	3401      	adds	r4, #1
  40234c:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402350:	2201      	movs	r2, #1
  402352:	2b07      	cmp	r3, #7
  402354:	9427      	str	r4, [sp, #156]	; 0x9c
  402356:	9326      	str	r3, [sp, #152]	; 0x98
  402358:	e888 0006 	stmia.w	r8, {r1, r2}
  40235c:	f300 83db 	bgt.w	402b16 <_svfprintf_r+0xaae>
  402360:	f108 0808 	add.w	r8, r8, #8
  402364:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402366:	b16b      	cbz	r3, 402384 <_svfprintf_r+0x31c>
  402368:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40236a:	3301      	adds	r3, #1
  40236c:	3402      	adds	r4, #2
  40236e:	a91e      	add	r1, sp, #120	; 0x78
  402370:	2202      	movs	r2, #2
  402372:	2b07      	cmp	r3, #7
  402374:	9427      	str	r4, [sp, #156]	; 0x9c
  402376:	9326      	str	r3, [sp, #152]	; 0x98
  402378:	e888 0006 	stmia.w	r8, {r1, r2}
  40237c:	f300 83d6 	bgt.w	402b2c <_svfprintf_r+0xac4>
  402380:	f108 0808 	add.w	r8, r8, #8
  402384:	2d80      	cmp	r5, #128	; 0x80
  402386:	f000 8315 	beq.w	4029b4 <_svfprintf_r+0x94c>
  40238a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40238c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40238e:	1a9f      	subs	r7, r3, r2
  402390:	2f00      	cmp	r7, #0
  402392:	dd36      	ble.n	402402 <_svfprintf_r+0x39a>
  402394:	2f10      	cmp	r7, #16
  402396:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402398:	4d8e      	ldr	r5, [pc, #568]	; (4025d4 <_svfprintf_r+0x56c>)
  40239a:	dd27      	ble.n	4023ec <_svfprintf_r+0x384>
  40239c:	4642      	mov	r2, r8
  40239e:	4621      	mov	r1, r4
  4023a0:	46b0      	mov	r8, r6
  4023a2:	f04f 0b10 	mov.w	fp, #16
  4023a6:	462e      	mov	r6, r5
  4023a8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4023aa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4023ac:	e004      	b.n	4023b8 <_svfprintf_r+0x350>
  4023ae:	3f10      	subs	r7, #16
  4023b0:	2f10      	cmp	r7, #16
  4023b2:	f102 0208 	add.w	r2, r2, #8
  4023b6:	dd15      	ble.n	4023e4 <_svfprintf_r+0x37c>
  4023b8:	3301      	adds	r3, #1
  4023ba:	3110      	adds	r1, #16
  4023bc:	2b07      	cmp	r3, #7
  4023be:	9127      	str	r1, [sp, #156]	; 0x9c
  4023c0:	9326      	str	r3, [sp, #152]	; 0x98
  4023c2:	e882 0840 	stmia.w	r2, {r6, fp}
  4023c6:	ddf2      	ble.n	4023ae <_svfprintf_r+0x346>
  4023c8:	aa25      	add	r2, sp, #148	; 0x94
  4023ca:	4629      	mov	r1, r5
  4023cc:	4620      	mov	r0, r4
  4023ce:	f003 f845 	bl	40545c <__ssprint_r>
  4023d2:	2800      	cmp	r0, #0
  4023d4:	f47f af1a 	bne.w	40220c <_svfprintf_r+0x1a4>
  4023d8:	3f10      	subs	r7, #16
  4023da:	2f10      	cmp	r7, #16
  4023dc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4023de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4023e0:	464a      	mov	r2, r9
  4023e2:	dce9      	bgt.n	4023b8 <_svfprintf_r+0x350>
  4023e4:	4635      	mov	r5, r6
  4023e6:	460c      	mov	r4, r1
  4023e8:	4646      	mov	r6, r8
  4023ea:	4690      	mov	r8, r2
  4023ec:	3301      	adds	r3, #1
  4023ee:	443c      	add	r4, r7
  4023f0:	2b07      	cmp	r3, #7
  4023f2:	9427      	str	r4, [sp, #156]	; 0x9c
  4023f4:	9326      	str	r3, [sp, #152]	; 0x98
  4023f6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4023fa:	f300 8381 	bgt.w	402b00 <_svfprintf_r+0xa98>
  4023fe:	f108 0808 	add.w	r8, r8, #8
  402402:	9b07      	ldr	r3, [sp, #28]
  402404:	05df      	lsls	r7, r3, #23
  402406:	f100 8268 	bmi.w	4028da <_svfprintf_r+0x872>
  40240a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40240c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40240e:	f8c8 6000 	str.w	r6, [r8]
  402412:	3301      	adds	r3, #1
  402414:	440c      	add	r4, r1
  402416:	2b07      	cmp	r3, #7
  402418:	9427      	str	r4, [sp, #156]	; 0x9c
  40241a:	f8c8 1004 	str.w	r1, [r8, #4]
  40241e:	9326      	str	r3, [sp, #152]	; 0x98
  402420:	f300 834d 	bgt.w	402abe <_svfprintf_r+0xa56>
  402424:	f108 0808 	add.w	r8, r8, #8
  402428:	9b07      	ldr	r3, [sp, #28]
  40242a:	075b      	lsls	r3, r3, #29
  40242c:	d53a      	bpl.n	4024a4 <_svfprintf_r+0x43c>
  40242e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402430:	9a08      	ldr	r2, [sp, #32]
  402432:	1a9d      	subs	r5, r3, r2
  402434:	2d00      	cmp	r5, #0
  402436:	dd35      	ble.n	4024a4 <_svfprintf_r+0x43c>
  402438:	2d10      	cmp	r5, #16
  40243a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40243c:	dd20      	ble.n	402480 <_svfprintf_r+0x418>
  40243e:	2610      	movs	r6, #16
  402440:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402442:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402446:	e004      	b.n	402452 <_svfprintf_r+0x3ea>
  402448:	3d10      	subs	r5, #16
  40244a:	2d10      	cmp	r5, #16
  40244c:	f108 0808 	add.w	r8, r8, #8
  402450:	dd16      	ble.n	402480 <_svfprintf_r+0x418>
  402452:	3301      	adds	r3, #1
  402454:	4a5e      	ldr	r2, [pc, #376]	; (4025d0 <_svfprintf_r+0x568>)
  402456:	9326      	str	r3, [sp, #152]	; 0x98
  402458:	3410      	adds	r4, #16
  40245a:	2b07      	cmp	r3, #7
  40245c:	9427      	str	r4, [sp, #156]	; 0x9c
  40245e:	e888 0044 	stmia.w	r8, {r2, r6}
  402462:	ddf1      	ble.n	402448 <_svfprintf_r+0x3e0>
  402464:	aa25      	add	r2, sp, #148	; 0x94
  402466:	4659      	mov	r1, fp
  402468:	4638      	mov	r0, r7
  40246a:	f002 fff7 	bl	40545c <__ssprint_r>
  40246e:	2800      	cmp	r0, #0
  402470:	f47f aecc 	bne.w	40220c <_svfprintf_r+0x1a4>
  402474:	3d10      	subs	r5, #16
  402476:	2d10      	cmp	r5, #16
  402478:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40247a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40247c:	46c8      	mov	r8, r9
  40247e:	dce8      	bgt.n	402452 <_svfprintf_r+0x3ea>
  402480:	3301      	adds	r3, #1
  402482:	4a53      	ldr	r2, [pc, #332]	; (4025d0 <_svfprintf_r+0x568>)
  402484:	9326      	str	r3, [sp, #152]	; 0x98
  402486:	442c      	add	r4, r5
  402488:	2b07      	cmp	r3, #7
  40248a:	9427      	str	r4, [sp, #156]	; 0x9c
  40248c:	e888 0024 	stmia.w	r8, {r2, r5}
  402490:	dd08      	ble.n	4024a4 <_svfprintf_r+0x43c>
  402492:	aa25      	add	r2, sp, #148	; 0x94
  402494:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402496:	980c      	ldr	r0, [sp, #48]	; 0x30
  402498:	f002 ffe0 	bl	40545c <__ssprint_r>
  40249c:	2800      	cmp	r0, #0
  40249e:	f47f aeb5 	bne.w	40220c <_svfprintf_r+0x1a4>
  4024a2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4024a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4024a6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4024a8:	9908      	ldr	r1, [sp, #32]
  4024aa:	428a      	cmp	r2, r1
  4024ac:	bfac      	ite	ge
  4024ae:	189b      	addge	r3, r3, r2
  4024b0:	185b      	addlt	r3, r3, r1
  4024b2:	9309      	str	r3, [sp, #36]	; 0x24
  4024b4:	2c00      	cmp	r4, #0
  4024b6:	f040 830d 	bne.w	402ad4 <_svfprintf_r+0xa6c>
  4024ba:	2300      	movs	r3, #0
  4024bc:	9326      	str	r3, [sp, #152]	; 0x98
  4024be:	46c8      	mov	r8, r9
  4024c0:	e5f9      	b.n	4020b6 <_svfprintf_r+0x4e>
  4024c2:	9311      	str	r3, [sp, #68]	; 0x44
  4024c4:	f01b 0320 	ands.w	r3, fp, #32
  4024c8:	f040 81e3 	bne.w	402892 <_svfprintf_r+0x82a>
  4024cc:	f01b 0210 	ands.w	r2, fp, #16
  4024d0:	f040 842e 	bne.w	402d30 <_svfprintf_r+0xcc8>
  4024d4:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4024d8:	f000 842a 	beq.w	402d30 <_svfprintf_r+0xcc8>
  4024dc:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4024de:	4613      	mov	r3, r2
  4024e0:	460a      	mov	r2, r1
  4024e2:	3204      	adds	r2, #4
  4024e4:	880c      	ldrh	r4, [r1, #0]
  4024e6:	920f      	str	r2, [sp, #60]	; 0x3c
  4024e8:	2500      	movs	r5, #0
  4024ea:	e6b0      	b.n	40224e <_svfprintf_r+0x1e6>
  4024ec:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4024ee:	9311      	str	r3, [sp, #68]	; 0x44
  4024f0:	6816      	ldr	r6, [r2, #0]
  4024f2:	2400      	movs	r4, #0
  4024f4:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4024f8:	1d15      	adds	r5, r2, #4
  4024fa:	2e00      	cmp	r6, #0
  4024fc:	f000 86a7 	beq.w	40324e <_svfprintf_r+0x11e6>
  402500:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402502:	1c53      	adds	r3, r2, #1
  402504:	f000 8609 	beq.w	40311a <_svfprintf_r+0x10b2>
  402508:	4621      	mov	r1, r4
  40250a:	4630      	mov	r0, r6
  40250c:	f002 fa88 	bl	404a20 <memchr>
  402510:	2800      	cmp	r0, #0
  402512:	f000 86e1 	beq.w	4032d8 <_svfprintf_r+0x1270>
  402516:	1b83      	subs	r3, r0, r6
  402518:	930e      	str	r3, [sp, #56]	; 0x38
  40251a:	940a      	str	r4, [sp, #40]	; 0x28
  40251c:	950f      	str	r5, [sp, #60]	; 0x3c
  40251e:	f8cd b01c 	str.w	fp, [sp, #28]
  402522:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402526:	9308      	str	r3, [sp, #32]
  402528:	9412      	str	r4, [sp, #72]	; 0x48
  40252a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40252e:	e6b3      	b.n	402298 <_svfprintf_r+0x230>
  402530:	f89a 3000 	ldrb.w	r3, [sl]
  402534:	2201      	movs	r2, #1
  402536:	212b      	movs	r1, #43	; 0x2b
  402538:	e5ee      	b.n	402118 <_svfprintf_r+0xb0>
  40253a:	f04b 0b20 	orr.w	fp, fp, #32
  40253e:	f89a 3000 	ldrb.w	r3, [sl]
  402542:	e5e9      	b.n	402118 <_svfprintf_r+0xb0>
  402544:	9311      	str	r3, [sp, #68]	; 0x44
  402546:	2a00      	cmp	r2, #0
  402548:	f040 8795 	bne.w	403476 <_svfprintf_r+0x140e>
  40254c:	4b22      	ldr	r3, [pc, #136]	; (4025d8 <_svfprintf_r+0x570>)
  40254e:	9318      	str	r3, [sp, #96]	; 0x60
  402550:	f01b 0f20 	tst.w	fp, #32
  402554:	f040 8111 	bne.w	40277a <_svfprintf_r+0x712>
  402558:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40255a:	f01b 0f10 	tst.w	fp, #16
  40255e:	4613      	mov	r3, r2
  402560:	f040 83e1 	bne.w	402d26 <_svfprintf_r+0xcbe>
  402564:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402568:	f000 83dd 	beq.w	402d26 <_svfprintf_r+0xcbe>
  40256c:	3304      	adds	r3, #4
  40256e:	8814      	ldrh	r4, [r2, #0]
  402570:	930f      	str	r3, [sp, #60]	; 0x3c
  402572:	2500      	movs	r5, #0
  402574:	f01b 0f01 	tst.w	fp, #1
  402578:	f000 810c 	beq.w	402794 <_svfprintf_r+0x72c>
  40257c:	ea54 0305 	orrs.w	r3, r4, r5
  402580:	f000 8108 	beq.w	402794 <_svfprintf_r+0x72c>
  402584:	2330      	movs	r3, #48	; 0x30
  402586:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40258a:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40258e:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402592:	f04b 0b02 	orr.w	fp, fp, #2
  402596:	2302      	movs	r3, #2
  402598:	e659      	b.n	40224e <_svfprintf_r+0x1e6>
  40259a:	f89a 3000 	ldrb.w	r3, [sl]
  40259e:	2900      	cmp	r1, #0
  4025a0:	f47f adba 	bne.w	402118 <_svfprintf_r+0xb0>
  4025a4:	2201      	movs	r2, #1
  4025a6:	2120      	movs	r1, #32
  4025a8:	e5b6      	b.n	402118 <_svfprintf_r+0xb0>
  4025aa:	f04b 0b01 	orr.w	fp, fp, #1
  4025ae:	f89a 3000 	ldrb.w	r3, [sl]
  4025b2:	e5b1      	b.n	402118 <_svfprintf_r+0xb0>
  4025b4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4025b6:	6823      	ldr	r3, [r4, #0]
  4025b8:	930d      	str	r3, [sp, #52]	; 0x34
  4025ba:	4618      	mov	r0, r3
  4025bc:	2800      	cmp	r0, #0
  4025be:	4623      	mov	r3, r4
  4025c0:	f103 0304 	add.w	r3, r3, #4
  4025c4:	f6ff ae0a 	blt.w	4021dc <_svfprintf_r+0x174>
  4025c8:	930f      	str	r3, [sp, #60]	; 0x3c
  4025ca:	f89a 3000 	ldrb.w	r3, [sl]
  4025ce:	e5a3      	b.n	402118 <_svfprintf_r+0xb0>
  4025d0:	004076b0 	.word	0x004076b0
  4025d4:	004076c0 	.word	0x004076c0
  4025d8:	00407690 	.word	0x00407690
  4025dc:	f04b 0b10 	orr.w	fp, fp, #16
  4025e0:	f01b 0f20 	tst.w	fp, #32
  4025e4:	9311      	str	r3, [sp, #68]	; 0x44
  4025e6:	f43f ae23 	beq.w	402230 <_svfprintf_r+0x1c8>
  4025ea:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4025ec:	3507      	adds	r5, #7
  4025ee:	f025 0307 	bic.w	r3, r5, #7
  4025f2:	f103 0208 	add.w	r2, r3, #8
  4025f6:	e9d3 4500 	ldrd	r4, r5, [r3]
  4025fa:	920f      	str	r2, [sp, #60]	; 0x3c
  4025fc:	2301      	movs	r3, #1
  4025fe:	e626      	b.n	40224e <_svfprintf_r+0x1e6>
  402600:	f89a 3000 	ldrb.w	r3, [sl]
  402604:	2b2a      	cmp	r3, #42	; 0x2a
  402606:	f10a 0401 	add.w	r4, sl, #1
  40260a:	f000 8727 	beq.w	40345c <_svfprintf_r+0x13f4>
  40260e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402612:	2809      	cmp	r0, #9
  402614:	46a2      	mov	sl, r4
  402616:	f200 86ad 	bhi.w	403374 <_svfprintf_r+0x130c>
  40261a:	2300      	movs	r3, #0
  40261c:	461c      	mov	r4, r3
  40261e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402622:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402626:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40262a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40262e:	2809      	cmp	r0, #9
  402630:	d9f5      	bls.n	40261e <_svfprintf_r+0x5b6>
  402632:	940a      	str	r4, [sp, #40]	; 0x28
  402634:	e572      	b.n	40211c <_svfprintf_r+0xb4>
  402636:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40263a:	f89a 3000 	ldrb.w	r3, [sl]
  40263e:	e56b      	b.n	402118 <_svfprintf_r+0xb0>
  402640:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402644:	f89a 3000 	ldrb.w	r3, [sl]
  402648:	e566      	b.n	402118 <_svfprintf_r+0xb0>
  40264a:	f89a 3000 	ldrb.w	r3, [sl]
  40264e:	2b6c      	cmp	r3, #108	; 0x6c
  402650:	bf03      	ittte	eq
  402652:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402656:	f04b 0b20 	orreq.w	fp, fp, #32
  40265a:	f10a 0a01 	addeq.w	sl, sl, #1
  40265e:	f04b 0b10 	orrne.w	fp, fp, #16
  402662:	e559      	b.n	402118 <_svfprintf_r+0xb0>
  402664:	2a00      	cmp	r2, #0
  402666:	f040 8711 	bne.w	40348c <_svfprintf_r+0x1424>
  40266a:	f01b 0f20 	tst.w	fp, #32
  40266e:	f040 84f9 	bne.w	403064 <_svfprintf_r+0xffc>
  402672:	f01b 0f10 	tst.w	fp, #16
  402676:	f040 84ac 	bne.w	402fd2 <_svfprintf_r+0xf6a>
  40267a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40267e:	f000 84a8 	beq.w	402fd2 <_svfprintf_r+0xf6a>
  402682:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402684:	6813      	ldr	r3, [r2, #0]
  402686:	3204      	adds	r2, #4
  402688:	920f      	str	r2, [sp, #60]	; 0x3c
  40268a:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  40268e:	801a      	strh	r2, [r3, #0]
  402690:	e511      	b.n	4020b6 <_svfprintf_r+0x4e>
  402692:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402694:	4bb3      	ldr	r3, [pc, #716]	; (402964 <_svfprintf_r+0x8fc>)
  402696:	680c      	ldr	r4, [r1, #0]
  402698:	9318      	str	r3, [sp, #96]	; 0x60
  40269a:	2230      	movs	r2, #48	; 0x30
  40269c:	2378      	movs	r3, #120	; 0x78
  40269e:	3104      	adds	r1, #4
  4026a0:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4026a4:	9311      	str	r3, [sp, #68]	; 0x44
  4026a6:	f04b 0b02 	orr.w	fp, fp, #2
  4026aa:	910f      	str	r1, [sp, #60]	; 0x3c
  4026ac:	2500      	movs	r5, #0
  4026ae:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4026b2:	2302      	movs	r3, #2
  4026b4:	e5cb      	b.n	40224e <_svfprintf_r+0x1e6>
  4026b6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4026b8:	9311      	str	r3, [sp, #68]	; 0x44
  4026ba:	680a      	ldr	r2, [r1, #0]
  4026bc:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4026c0:	2300      	movs	r3, #0
  4026c2:	460a      	mov	r2, r1
  4026c4:	461f      	mov	r7, r3
  4026c6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4026ca:	3204      	adds	r2, #4
  4026cc:	2301      	movs	r3, #1
  4026ce:	9308      	str	r3, [sp, #32]
  4026d0:	f8cd b01c 	str.w	fp, [sp, #28]
  4026d4:	970a      	str	r7, [sp, #40]	; 0x28
  4026d6:	9712      	str	r7, [sp, #72]	; 0x48
  4026d8:	920f      	str	r2, [sp, #60]	; 0x3c
  4026da:	930e      	str	r3, [sp, #56]	; 0x38
  4026dc:	ae28      	add	r6, sp, #160	; 0xa0
  4026de:	e5df      	b.n	4022a0 <_svfprintf_r+0x238>
  4026e0:	9311      	str	r3, [sp, #68]	; 0x44
  4026e2:	2a00      	cmp	r2, #0
  4026e4:	f040 86ea 	bne.w	4034bc <_svfprintf_r+0x1454>
  4026e8:	f01b 0f20 	tst.w	fp, #32
  4026ec:	d15d      	bne.n	4027aa <_svfprintf_r+0x742>
  4026ee:	f01b 0f10 	tst.w	fp, #16
  4026f2:	f040 8308 	bne.w	402d06 <_svfprintf_r+0xc9e>
  4026f6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4026fa:	f000 8304 	beq.w	402d06 <_svfprintf_r+0xc9e>
  4026fe:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402700:	f9b1 4000 	ldrsh.w	r4, [r1]
  402704:	3104      	adds	r1, #4
  402706:	17e5      	asrs	r5, r4, #31
  402708:	4622      	mov	r2, r4
  40270a:	462b      	mov	r3, r5
  40270c:	910f      	str	r1, [sp, #60]	; 0x3c
  40270e:	2a00      	cmp	r2, #0
  402710:	f173 0300 	sbcs.w	r3, r3, #0
  402714:	db58      	blt.n	4027c8 <_svfprintf_r+0x760>
  402716:	990a      	ldr	r1, [sp, #40]	; 0x28
  402718:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40271c:	1c4a      	adds	r2, r1, #1
  40271e:	f04f 0301 	mov.w	r3, #1
  402722:	f47f ad9b 	bne.w	40225c <_svfprintf_r+0x1f4>
  402726:	ea54 0205 	orrs.w	r2, r4, r5
  40272a:	f000 81df 	beq.w	402aec <_svfprintf_r+0xa84>
  40272e:	f8cd b01c 	str.w	fp, [sp, #28]
  402732:	2b01      	cmp	r3, #1
  402734:	f000 827b 	beq.w	402c2e <_svfprintf_r+0xbc6>
  402738:	2b02      	cmp	r3, #2
  40273a:	f040 8206 	bne.w	402b4a <_svfprintf_r+0xae2>
  40273e:	9818      	ldr	r0, [sp, #96]	; 0x60
  402740:	464e      	mov	r6, r9
  402742:	0923      	lsrs	r3, r4, #4
  402744:	f004 010f 	and.w	r1, r4, #15
  402748:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40274c:	092a      	lsrs	r2, r5, #4
  40274e:	461c      	mov	r4, r3
  402750:	4615      	mov	r5, r2
  402752:	5c43      	ldrb	r3, [r0, r1]
  402754:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402758:	ea54 0305 	orrs.w	r3, r4, r5
  40275c:	d1f1      	bne.n	402742 <_svfprintf_r+0x6da>
  40275e:	eba9 0306 	sub.w	r3, r9, r6
  402762:	930e      	str	r3, [sp, #56]	; 0x38
  402764:	e590      	b.n	402288 <_svfprintf_r+0x220>
  402766:	9311      	str	r3, [sp, #68]	; 0x44
  402768:	2a00      	cmp	r2, #0
  40276a:	f040 86a3 	bne.w	4034b4 <_svfprintf_r+0x144c>
  40276e:	4b7e      	ldr	r3, [pc, #504]	; (402968 <_svfprintf_r+0x900>)
  402770:	9318      	str	r3, [sp, #96]	; 0x60
  402772:	f01b 0f20 	tst.w	fp, #32
  402776:	f43f aeef 	beq.w	402558 <_svfprintf_r+0x4f0>
  40277a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40277c:	3507      	adds	r5, #7
  40277e:	f025 0307 	bic.w	r3, r5, #7
  402782:	f103 0208 	add.w	r2, r3, #8
  402786:	f01b 0f01 	tst.w	fp, #1
  40278a:	920f      	str	r2, [sp, #60]	; 0x3c
  40278c:	e9d3 4500 	ldrd	r4, r5, [r3]
  402790:	f47f aef4 	bne.w	40257c <_svfprintf_r+0x514>
  402794:	2302      	movs	r3, #2
  402796:	e55a      	b.n	40224e <_svfprintf_r+0x1e6>
  402798:	9311      	str	r3, [sp, #68]	; 0x44
  40279a:	2a00      	cmp	r2, #0
  40279c:	f040 8686 	bne.w	4034ac <_svfprintf_r+0x1444>
  4027a0:	f04b 0b10 	orr.w	fp, fp, #16
  4027a4:	f01b 0f20 	tst.w	fp, #32
  4027a8:	d0a1      	beq.n	4026ee <_svfprintf_r+0x686>
  4027aa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4027ac:	3507      	adds	r5, #7
  4027ae:	f025 0507 	bic.w	r5, r5, #7
  4027b2:	e9d5 2300 	ldrd	r2, r3, [r5]
  4027b6:	2a00      	cmp	r2, #0
  4027b8:	f105 0108 	add.w	r1, r5, #8
  4027bc:	461d      	mov	r5, r3
  4027be:	f173 0300 	sbcs.w	r3, r3, #0
  4027c2:	910f      	str	r1, [sp, #60]	; 0x3c
  4027c4:	4614      	mov	r4, r2
  4027c6:	daa6      	bge.n	402716 <_svfprintf_r+0x6ae>
  4027c8:	272d      	movs	r7, #45	; 0x2d
  4027ca:	4264      	negs	r4, r4
  4027cc:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4027d0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4027d4:	2301      	movs	r3, #1
  4027d6:	e53d      	b.n	402254 <_svfprintf_r+0x1ec>
  4027d8:	9311      	str	r3, [sp, #68]	; 0x44
  4027da:	2a00      	cmp	r2, #0
  4027dc:	f040 8662 	bne.w	4034a4 <_svfprintf_r+0x143c>
  4027e0:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4027e2:	3507      	adds	r5, #7
  4027e4:	f025 0307 	bic.w	r3, r5, #7
  4027e8:	f103 0208 	add.w	r2, r3, #8
  4027ec:	920f      	str	r2, [sp, #60]	; 0x3c
  4027ee:	681a      	ldr	r2, [r3, #0]
  4027f0:	9215      	str	r2, [sp, #84]	; 0x54
  4027f2:	685b      	ldr	r3, [r3, #4]
  4027f4:	9314      	str	r3, [sp, #80]	; 0x50
  4027f6:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4027f8:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4027fa:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4027fe:	4628      	mov	r0, r5
  402800:	4621      	mov	r1, r4
  402802:	f04f 32ff 	mov.w	r2, #4294967295
  402806:	4b59      	ldr	r3, [pc, #356]	; (40296c <_svfprintf_r+0x904>)
  402808:	f003 feee 	bl	4065e8 <__aeabi_dcmpun>
  40280c:	2800      	cmp	r0, #0
  40280e:	f040 834a 	bne.w	402ea6 <_svfprintf_r+0xe3e>
  402812:	4628      	mov	r0, r5
  402814:	4621      	mov	r1, r4
  402816:	f04f 32ff 	mov.w	r2, #4294967295
  40281a:	4b54      	ldr	r3, [pc, #336]	; (40296c <_svfprintf_r+0x904>)
  40281c:	f003 fec6 	bl	4065ac <__aeabi_dcmple>
  402820:	2800      	cmp	r0, #0
  402822:	f040 8340 	bne.w	402ea6 <_svfprintf_r+0xe3e>
  402826:	a815      	add	r0, sp, #84	; 0x54
  402828:	c80d      	ldmia	r0, {r0, r2, r3}
  40282a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40282c:	f003 feb4 	bl	406598 <__aeabi_dcmplt>
  402830:	2800      	cmp	r0, #0
  402832:	f040 8530 	bne.w	403296 <_svfprintf_r+0x122e>
  402836:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40283a:	4e4d      	ldr	r6, [pc, #308]	; (402970 <_svfprintf_r+0x908>)
  40283c:	4b4d      	ldr	r3, [pc, #308]	; (402974 <_svfprintf_r+0x90c>)
  40283e:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  402842:	9007      	str	r0, [sp, #28]
  402844:	9811      	ldr	r0, [sp, #68]	; 0x44
  402846:	2203      	movs	r2, #3
  402848:	2100      	movs	r1, #0
  40284a:	9208      	str	r2, [sp, #32]
  40284c:	910a      	str	r1, [sp, #40]	; 0x28
  40284e:	2847      	cmp	r0, #71	; 0x47
  402850:	bfd8      	it	le
  402852:	461e      	movle	r6, r3
  402854:	920e      	str	r2, [sp, #56]	; 0x38
  402856:	9112      	str	r1, [sp, #72]	; 0x48
  402858:	e51e      	b.n	402298 <_svfprintf_r+0x230>
  40285a:	f04b 0b08 	orr.w	fp, fp, #8
  40285e:	f89a 3000 	ldrb.w	r3, [sl]
  402862:	e459      	b.n	402118 <_svfprintf_r+0xb0>
  402864:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402868:	2300      	movs	r3, #0
  40286a:	461c      	mov	r4, r3
  40286c:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402870:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402874:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402878:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40287c:	2809      	cmp	r0, #9
  40287e:	d9f5      	bls.n	40286c <_svfprintf_r+0x804>
  402880:	940d      	str	r4, [sp, #52]	; 0x34
  402882:	e44b      	b.n	40211c <_svfprintf_r+0xb4>
  402884:	f04b 0b10 	orr.w	fp, fp, #16
  402888:	9311      	str	r3, [sp, #68]	; 0x44
  40288a:	f01b 0320 	ands.w	r3, fp, #32
  40288e:	f43f ae1d 	beq.w	4024cc <_svfprintf_r+0x464>
  402892:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402894:	3507      	adds	r5, #7
  402896:	f025 0307 	bic.w	r3, r5, #7
  40289a:	f103 0208 	add.w	r2, r3, #8
  40289e:	e9d3 4500 	ldrd	r4, r5, [r3]
  4028a2:	920f      	str	r2, [sp, #60]	; 0x3c
  4028a4:	2300      	movs	r3, #0
  4028a6:	e4d2      	b.n	40224e <_svfprintf_r+0x1e6>
  4028a8:	9311      	str	r3, [sp, #68]	; 0x44
  4028aa:	2a00      	cmp	r2, #0
  4028ac:	f040 85e7 	bne.w	40347e <_svfprintf_r+0x1416>
  4028b0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4028b2:	2a00      	cmp	r2, #0
  4028b4:	f43f aca3 	beq.w	4021fe <_svfprintf_r+0x196>
  4028b8:	2300      	movs	r3, #0
  4028ba:	2101      	movs	r1, #1
  4028bc:	461f      	mov	r7, r3
  4028be:	9108      	str	r1, [sp, #32]
  4028c0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4028c4:	f8cd b01c 	str.w	fp, [sp, #28]
  4028c8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4028cc:	930a      	str	r3, [sp, #40]	; 0x28
  4028ce:	9312      	str	r3, [sp, #72]	; 0x48
  4028d0:	910e      	str	r1, [sp, #56]	; 0x38
  4028d2:	ae28      	add	r6, sp, #160	; 0xa0
  4028d4:	e4e4      	b.n	4022a0 <_svfprintf_r+0x238>
  4028d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4028d8:	e534      	b.n	402344 <_svfprintf_r+0x2dc>
  4028da:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4028dc:	2b65      	cmp	r3, #101	; 0x65
  4028de:	f340 80a7 	ble.w	402a30 <_svfprintf_r+0x9c8>
  4028e2:	a815      	add	r0, sp, #84	; 0x54
  4028e4:	c80d      	ldmia	r0, {r0, r2, r3}
  4028e6:	9914      	ldr	r1, [sp, #80]	; 0x50
  4028e8:	f003 fe4c 	bl	406584 <__aeabi_dcmpeq>
  4028ec:	2800      	cmp	r0, #0
  4028ee:	f000 8150 	beq.w	402b92 <_svfprintf_r+0xb2a>
  4028f2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028f4:	4a20      	ldr	r2, [pc, #128]	; (402978 <_svfprintf_r+0x910>)
  4028f6:	f8c8 2000 	str.w	r2, [r8]
  4028fa:	3301      	adds	r3, #1
  4028fc:	3401      	adds	r4, #1
  4028fe:	2201      	movs	r2, #1
  402900:	2b07      	cmp	r3, #7
  402902:	9427      	str	r4, [sp, #156]	; 0x9c
  402904:	9326      	str	r3, [sp, #152]	; 0x98
  402906:	f8c8 2004 	str.w	r2, [r8, #4]
  40290a:	f300 836a 	bgt.w	402fe2 <_svfprintf_r+0xf7a>
  40290e:	f108 0808 	add.w	r8, r8, #8
  402912:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402914:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402916:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402918:	4293      	cmp	r3, r2
  40291a:	db03      	blt.n	402924 <_svfprintf_r+0x8bc>
  40291c:	9b07      	ldr	r3, [sp, #28]
  40291e:	07dd      	lsls	r5, r3, #31
  402920:	f57f ad82 	bpl.w	402428 <_svfprintf_r+0x3c0>
  402924:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402926:	9919      	ldr	r1, [sp, #100]	; 0x64
  402928:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40292a:	f8c8 2000 	str.w	r2, [r8]
  40292e:	3301      	adds	r3, #1
  402930:	440c      	add	r4, r1
  402932:	2b07      	cmp	r3, #7
  402934:	f8c8 1004 	str.w	r1, [r8, #4]
  402938:	9427      	str	r4, [sp, #156]	; 0x9c
  40293a:	9326      	str	r3, [sp, #152]	; 0x98
  40293c:	f300 839e 	bgt.w	40307c <_svfprintf_r+0x1014>
  402940:	f108 0808 	add.w	r8, r8, #8
  402944:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402946:	1e5e      	subs	r6, r3, #1
  402948:	2e00      	cmp	r6, #0
  40294a:	f77f ad6d 	ble.w	402428 <_svfprintf_r+0x3c0>
  40294e:	2e10      	cmp	r6, #16
  402950:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402952:	4d0a      	ldr	r5, [pc, #40]	; (40297c <_svfprintf_r+0x914>)
  402954:	f340 81f5 	ble.w	402d42 <_svfprintf_r+0xcda>
  402958:	4622      	mov	r2, r4
  40295a:	2710      	movs	r7, #16
  40295c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402960:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402962:	e013      	b.n	40298c <_svfprintf_r+0x924>
  402964:	00407690 	.word	0x00407690
  402968:	0040767c 	.word	0x0040767c
  40296c:	7fefffff 	.word	0x7fefffff
  402970:	00407670 	.word	0x00407670
  402974:	0040766c 	.word	0x0040766c
  402978:	004076ac 	.word	0x004076ac
  40297c:	004076c0 	.word	0x004076c0
  402980:	f108 0808 	add.w	r8, r8, #8
  402984:	3e10      	subs	r6, #16
  402986:	2e10      	cmp	r6, #16
  402988:	f340 81da 	ble.w	402d40 <_svfprintf_r+0xcd8>
  40298c:	3301      	adds	r3, #1
  40298e:	3210      	adds	r2, #16
  402990:	2b07      	cmp	r3, #7
  402992:	9227      	str	r2, [sp, #156]	; 0x9c
  402994:	9326      	str	r3, [sp, #152]	; 0x98
  402996:	e888 00a0 	stmia.w	r8, {r5, r7}
  40299a:	ddf1      	ble.n	402980 <_svfprintf_r+0x918>
  40299c:	aa25      	add	r2, sp, #148	; 0x94
  40299e:	4621      	mov	r1, r4
  4029a0:	4658      	mov	r0, fp
  4029a2:	f002 fd5b 	bl	40545c <__ssprint_r>
  4029a6:	2800      	cmp	r0, #0
  4029a8:	f47f ac30 	bne.w	40220c <_svfprintf_r+0x1a4>
  4029ac:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4029ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029b0:	46c8      	mov	r8, r9
  4029b2:	e7e7      	b.n	402984 <_svfprintf_r+0x91c>
  4029b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4029b6:	9a08      	ldr	r2, [sp, #32]
  4029b8:	1a9f      	subs	r7, r3, r2
  4029ba:	2f00      	cmp	r7, #0
  4029bc:	f77f ace5 	ble.w	40238a <_svfprintf_r+0x322>
  4029c0:	2f10      	cmp	r7, #16
  4029c2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4029c4:	4db6      	ldr	r5, [pc, #728]	; (402ca0 <_svfprintf_r+0xc38>)
  4029c6:	dd27      	ble.n	402a18 <_svfprintf_r+0x9b0>
  4029c8:	4642      	mov	r2, r8
  4029ca:	4621      	mov	r1, r4
  4029cc:	46b0      	mov	r8, r6
  4029ce:	f04f 0b10 	mov.w	fp, #16
  4029d2:	462e      	mov	r6, r5
  4029d4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4029d6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4029d8:	e004      	b.n	4029e4 <_svfprintf_r+0x97c>
  4029da:	3f10      	subs	r7, #16
  4029dc:	2f10      	cmp	r7, #16
  4029de:	f102 0208 	add.w	r2, r2, #8
  4029e2:	dd15      	ble.n	402a10 <_svfprintf_r+0x9a8>
  4029e4:	3301      	adds	r3, #1
  4029e6:	3110      	adds	r1, #16
  4029e8:	2b07      	cmp	r3, #7
  4029ea:	9127      	str	r1, [sp, #156]	; 0x9c
  4029ec:	9326      	str	r3, [sp, #152]	; 0x98
  4029ee:	e882 0840 	stmia.w	r2, {r6, fp}
  4029f2:	ddf2      	ble.n	4029da <_svfprintf_r+0x972>
  4029f4:	aa25      	add	r2, sp, #148	; 0x94
  4029f6:	4629      	mov	r1, r5
  4029f8:	4620      	mov	r0, r4
  4029fa:	f002 fd2f 	bl	40545c <__ssprint_r>
  4029fe:	2800      	cmp	r0, #0
  402a00:	f47f ac04 	bne.w	40220c <_svfprintf_r+0x1a4>
  402a04:	3f10      	subs	r7, #16
  402a06:	2f10      	cmp	r7, #16
  402a08:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402a0a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402a0c:	464a      	mov	r2, r9
  402a0e:	dce9      	bgt.n	4029e4 <_svfprintf_r+0x97c>
  402a10:	4635      	mov	r5, r6
  402a12:	460c      	mov	r4, r1
  402a14:	4646      	mov	r6, r8
  402a16:	4690      	mov	r8, r2
  402a18:	3301      	adds	r3, #1
  402a1a:	443c      	add	r4, r7
  402a1c:	2b07      	cmp	r3, #7
  402a1e:	9427      	str	r4, [sp, #156]	; 0x9c
  402a20:	9326      	str	r3, [sp, #152]	; 0x98
  402a22:	e888 00a0 	stmia.w	r8, {r5, r7}
  402a26:	f300 8232 	bgt.w	402e8e <_svfprintf_r+0xe26>
  402a2a:	f108 0808 	add.w	r8, r8, #8
  402a2e:	e4ac      	b.n	40238a <_svfprintf_r+0x322>
  402a30:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402a32:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402a34:	2b01      	cmp	r3, #1
  402a36:	f340 81fe 	ble.w	402e36 <_svfprintf_r+0xdce>
  402a3a:	3701      	adds	r7, #1
  402a3c:	3401      	adds	r4, #1
  402a3e:	2301      	movs	r3, #1
  402a40:	2f07      	cmp	r7, #7
  402a42:	9427      	str	r4, [sp, #156]	; 0x9c
  402a44:	9726      	str	r7, [sp, #152]	; 0x98
  402a46:	f8c8 6000 	str.w	r6, [r8]
  402a4a:	f8c8 3004 	str.w	r3, [r8, #4]
  402a4e:	f300 8203 	bgt.w	402e58 <_svfprintf_r+0xdf0>
  402a52:	f108 0808 	add.w	r8, r8, #8
  402a56:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402a58:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  402a5a:	f8c8 3000 	str.w	r3, [r8]
  402a5e:	3701      	adds	r7, #1
  402a60:	4414      	add	r4, r2
  402a62:	2f07      	cmp	r7, #7
  402a64:	9427      	str	r4, [sp, #156]	; 0x9c
  402a66:	9726      	str	r7, [sp, #152]	; 0x98
  402a68:	f8c8 2004 	str.w	r2, [r8, #4]
  402a6c:	f300 8200 	bgt.w	402e70 <_svfprintf_r+0xe08>
  402a70:	f108 0808 	add.w	r8, r8, #8
  402a74:	a815      	add	r0, sp, #84	; 0x54
  402a76:	c80d      	ldmia	r0, {r0, r2, r3}
  402a78:	9914      	ldr	r1, [sp, #80]	; 0x50
  402a7a:	f003 fd83 	bl	406584 <__aeabi_dcmpeq>
  402a7e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402a80:	2800      	cmp	r0, #0
  402a82:	f040 8101 	bne.w	402c88 <_svfprintf_r+0xc20>
  402a86:	3b01      	subs	r3, #1
  402a88:	3701      	adds	r7, #1
  402a8a:	3601      	adds	r6, #1
  402a8c:	441c      	add	r4, r3
  402a8e:	2f07      	cmp	r7, #7
  402a90:	9726      	str	r7, [sp, #152]	; 0x98
  402a92:	9427      	str	r4, [sp, #156]	; 0x9c
  402a94:	f8c8 6000 	str.w	r6, [r8]
  402a98:	f8c8 3004 	str.w	r3, [r8, #4]
  402a9c:	f300 8127 	bgt.w	402cee <_svfprintf_r+0xc86>
  402aa0:	f108 0808 	add.w	r8, r8, #8
  402aa4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  402aa6:	f8c8 2004 	str.w	r2, [r8, #4]
  402aaa:	3701      	adds	r7, #1
  402aac:	4414      	add	r4, r2
  402aae:	ab21      	add	r3, sp, #132	; 0x84
  402ab0:	2f07      	cmp	r7, #7
  402ab2:	9427      	str	r4, [sp, #156]	; 0x9c
  402ab4:	9726      	str	r7, [sp, #152]	; 0x98
  402ab6:	f8c8 3000 	str.w	r3, [r8]
  402aba:	f77f acb3 	ble.w	402424 <_svfprintf_r+0x3bc>
  402abe:	aa25      	add	r2, sp, #148	; 0x94
  402ac0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ac2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ac4:	f002 fcca 	bl	40545c <__ssprint_r>
  402ac8:	2800      	cmp	r0, #0
  402aca:	f47f ab9f 	bne.w	40220c <_svfprintf_r+0x1a4>
  402ace:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ad0:	46c8      	mov	r8, r9
  402ad2:	e4a9      	b.n	402428 <_svfprintf_r+0x3c0>
  402ad4:	aa25      	add	r2, sp, #148	; 0x94
  402ad6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ad8:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ada:	f002 fcbf 	bl	40545c <__ssprint_r>
  402ade:	2800      	cmp	r0, #0
  402ae0:	f43f aceb 	beq.w	4024ba <_svfprintf_r+0x452>
  402ae4:	f7ff bb92 	b.w	40220c <_svfprintf_r+0x1a4>
  402ae8:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402aec:	2b01      	cmp	r3, #1
  402aee:	f000 8134 	beq.w	402d5a <_svfprintf_r+0xcf2>
  402af2:	2b02      	cmp	r3, #2
  402af4:	d125      	bne.n	402b42 <_svfprintf_r+0xada>
  402af6:	f8cd b01c 	str.w	fp, [sp, #28]
  402afa:	2400      	movs	r4, #0
  402afc:	2500      	movs	r5, #0
  402afe:	e61e      	b.n	40273e <_svfprintf_r+0x6d6>
  402b00:	aa25      	add	r2, sp, #148	; 0x94
  402b02:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b04:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b06:	f002 fca9 	bl	40545c <__ssprint_r>
  402b0a:	2800      	cmp	r0, #0
  402b0c:	f47f ab7e 	bne.w	40220c <_svfprintf_r+0x1a4>
  402b10:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b12:	46c8      	mov	r8, r9
  402b14:	e475      	b.n	402402 <_svfprintf_r+0x39a>
  402b16:	aa25      	add	r2, sp, #148	; 0x94
  402b18:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b1c:	f002 fc9e 	bl	40545c <__ssprint_r>
  402b20:	2800      	cmp	r0, #0
  402b22:	f47f ab73 	bne.w	40220c <_svfprintf_r+0x1a4>
  402b26:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b28:	46c8      	mov	r8, r9
  402b2a:	e41b      	b.n	402364 <_svfprintf_r+0x2fc>
  402b2c:	aa25      	add	r2, sp, #148	; 0x94
  402b2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402b30:	980c      	ldr	r0, [sp, #48]	; 0x30
  402b32:	f002 fc93 	bl	40545c <__ssprint_r>
  402b36:	2800      	cmp	r0, #0
  402b38:	f47f ab68 	bne.w	40220c <_svfprintf_r+0x1a4>
  402b3c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b3e:	46c8      	mov	r8, r9
  402b40:	e420      	b.n	402384 <_svfprintf_r+0x31c>
  402b42:	f8cd b01c 	str.w	fp, [sp, #28]
  402b46:	2400      	movs	r4, #0
  402b48:	2500      	movs	r5, #0
  402b4a:	4649      	mov	r1, r9
  402b4c:	e000      	b.n	402b50 <_svfprintf_r+0xae8>
  402b4e:	4631      	mov	r1, r6
  402b50:	08e2      	lsrs	r2, r4, #3
  402b52:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  402b56:	08e8      	lsrs	r0, r5, #3
  402b58:	f004 0307 	and.w	r3, r4, #7
  402b5c:	4605      	mov	r5, r0
  402b5e:	4614      	mov	r4, r2
  402b60:	3330      	adds	r3, #48	; 0x30
  402b62:	ea54 0205 	orrs.w	r2, r4, r5
  402b66:	f801 3c01 	strb.w	r3, [r1, #-1]
  402b6a:	f101 36ff 	add.w	r6, r1, #4294967295
  402b6e:	d1ee      	bne.n	402b4e <_svfprintf_r+0xae6>
  402b70:	9a07      	ldr	r2, [sp, #28]
  402b72:	07d2      	lsls	r2, r2, #31
  402b74:	f57f adf3 	bpl.w	40275e <_svfprintf_r+0x6f6>
  402b78:	2b30      	cmp	r3, #48	; 0x30
  402b7a:	f43f adf0 	beq.w	40275e <_svfprintf_r+0x6f6>
  402b7e:	3902      	subs	r1, #2
  402b80:	2330      	movs	r3, #48	; 0x30
  402b82:	f806 3c01 	strb.w	r3, [r6, #-1]
  402b86:	eba9 0301 	sub.w	r3, r9, r1
  402b8a:	930e      	str	r3, [sp, #56]	; 0x38
  402b8c:	460e      	mov	r6, r1
  402b8e:	f7ff bb7b 	b.w	402288 <_svfprintf_r+0x220>
  402b92:	991f      	ldr	r1, [sp, #124]	; 0x7c
  402b94:	2900      	cmp	r1, #0
  402b96:	f340 822e 	ble.w	402ff6 <_svfprintf_r+0xf8e>
  402b9a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402b9c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402b9e:	4293      	cmp	r3, r2
  402ba0:	bfa8      	it	ge
  402ba2:	4613      	movge	r3, r2
  402ba4:	2b00      	cmp	r3, #0
  402ba6:	461f      	mov	r7, r3
  402ba8:	dd0d      	ble.n	402bc6 <_svfprintf_r+0xb5e>
  402baa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bac:	f8c8 6000 	str.w	r6, [r8]
  402bb0:	3301      	adds	r3, #1
  402bb2:	443c      	add	r4, r7
  402bb4:	2b07      	cmp	r3, #7
  402bb6:	9427      	str	r4, [sp, #156]	; 0x9c
  402bb8:	f8c8 7004 	str.w	r7, [r8, #4]
  402bbc:	9326      	str	r3, [sp, #152]	; 0x98
  402bbe:	f300 831f 	bgt.w	403200 <_svfprintf_r+0x1198>
  402bc2:	f108 0808 	add.w	r8, r8, #8
  402bc6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402bc8:	2f00      	cmp	r7, #0
  402bca:	bfa8      	it	ge
  402bcc:	1bdb      	subge	r3, r3, r7
  402bce:	2b00      	cmp	r3, #0
  402bd0:	461f      	mov	r7, r3
  402bd2:	f340 80d6 	ble.w	402d82 <_svfprintf_r+0xd1a>
  402bd6:	2f10      	cmp	r7, #16
  402bd8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bda:	4d31      	ldr	r5, [pc, #196]	; (402ca0 <_svfprintf_r+0xc38>)
  402bdc:	f340 81ed 	ble.w	402fba <_svfprintf_r+0xf52>
  402be0:	4642      	mov	r2, r8
  402be2:	4621      	mov	r1, r4
  402be4:	46b0      	mov	r8, r6
  402be6:	f04f 0b10 	mov.w	fp, #16
  402bea:	462e      	mov	r6, r5
  402bec:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402bee:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402bf0:	e004      	b.n	402bfc <_svfprintf_r+0xb94>
  402bf2:	3208      	adds	r2, #8
  402bf4:	3f10      	subs	r7, #16
  402bf6:	2f10      	cmp	r7, #16
  402bf8:	f340 81db 	ble.w	402fb2 <_svfprintf_r+0xf4a>
  402bfc:	3301      	adds	r3, #1
  402bfe:	3110      	adds	r1, #16
  402c00:	2b07      	cmp	r3, #7
  402c02:	9127      	str	r1, [sp, #156]	; 0x9c
  402c04:	9326      	str	r3, [sp, #152]	; 0x98
  402c06:	e882 0840 	stmia.w	r2, {r6, fp}
  402c0a:	ddf2      	ble.n	402bf2 <_svfprintf_r+0xb8a>
  402c0c:	aa25      	add	r2, sp, #148	; 0x94
  402c0e:	4629      	mov	r1, r5
  402c10:	4620      	mov	r0, r4
  402c12:	f002 fc23 	bl	40545c <__ssprint_r>
  402c16:	2800      	cmp	r0, #0
  402c18:	f47f aaf8 	bne.w	40220c <_svfprintf_r+0x1a4>
  402c1c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402c1e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c20:	464a      	mov	r2, r9
  402c22:	e7e7      	b.n	402bf4 <_svfprintf_r+0xb8c>
  402c24:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c26:	930e      	str	r3, [sp, #56]	; 0x38
  402c28:	464e      	mov	r6, r9
  402c2a:	f7ff bb2d 	b.w	402288 <_svfprintf_r+0x220>
  402c2e:	2d00      	cmp	r5, #0
  402c30:	bf08      	it	eq
  402c32:	2c0a      	cmpeq	r4, #10
  402c34:	f0c0 808f 	bcc.w	402d56 <_svfprintf_r+0xcee>
  402c38:	464e      	mov	r6, r9
  402c3a:	4620      	mov	r0, r4
  402c3c:	4629      	mov	r1, r5
  402c3e:	220a      	movs	r2, #10
  402c40:	2300      	movs	r3, #0
  402c42:	f003 fd0f 	bl	406664 <__aeabi_uldivmod>
  402c46:	3230      	adds	r2, #48	; 0x30
  402c48:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402c4c:	4620      	mov	r0, r4
  402c4e:	4629      	mov	r1, r5
  402c50:	2300      	movs	r3, #0
  402c52:	220a      	movs	r2, #10
  402c54:	f003 fd06 	bl	406664 <__aeabi_uldivmod>
  402c58:	4604      	mov	r4, r0
  402c5a:	460d      	mov	r5, r1
  402c5c:	ea54 0305 	orrs.w	r3, r4, r5
  402c60:	d1eb      	bne.n	402c3a <_svfprintf_r+0xbd2>
  402c62:	eba9 0306 	sub.w	r3, r9, r6
  402c66:	930e      	str	r3, [sp, #56]	; 0x38
  402c68:	f7ff bb0e 	b.w	402288 <_svfprintf_r+0x220>
  402c6c:	aa25      	add	r2, sp, #148	; 0x94
  402c6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402c70:	980c      	ldr	r0, [sp, #48]	; 0x30
  402c72:	f002 fbf3 	bl	40545c <__ssprint_r>
  402c76:	2800      	cmp	r0, #0
  402c78:	f47f aac8 	bne.w	40220c <_svfprintf_r+0x1a4>
  402c7c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402c80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402c82:	46c8      	mov	r8, r9
  402c84:	f7ff bb5e 	b.w	402344 <_svfprintf_r+0x2dc>
  402c88:	1e5e      	subs	r6, r3, #1
  402c8a:	2e00      	cmp	r6, #0
  402c8c:	f77f af0a 	ble.w	402aa4 <_svfprintf_r+0xa3c>
  402c90:	2e10      	cmp	r6, #16
  402c92:	4d03      	ldr	r5, [pc, #12]	; (402ca0 <_svfprintf_r+0xc38>)
  402c94:	dd22      	ble.n	402cdc <_svfprintf_r+0xc74>
  402c96:	4622      	mov	r2, r4
  402c98:	f04f 0b10 	mov.w	fp, #16
  402c9c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402c9e:	e006      	b.n	402cae <_svfprintf_r+0xc46>
  402ca0:	004076c0 	.word	0x004076c0
  402ca4:	3e10      	subs	r6, #16
  402ca6:	2e10      	cmp	r6, #16
  402ca8:	f108 0808 	add.w	r8, r8, #8
  402cac:	dd15      	ble.n	402cda <_svfprintf_r+0xc72>
  402cae:	3701      	adds	r7, #1
  402cb0:	3210      	adds	r2, #16
  402cb2:	2f07      	cmp	r7, #7
  402cb4:	9227      	str	r2, [sp, #156]	; 0x9c
  402cb6:	9726      	str	r7, [sp, #152]	; 0x98
  402cb8:	e888 0820 	stmia.w	r8, {r5, fp}
  402cbc:	ddf2      	ble.n	402ca4 <_svfprintf_r+0xc3c>
  402cbe:	aa25      	add	r2, sp, #148	; 0x94
  402cc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402cc2:	4620      	mov	r0, r4
  402cc4:	f002 fbca 	bl	40545c <__ssprint_r>
  402cc8:	2800      	cmp	r0, #0
  402cca:	f47f aa9f 	bne.w	40220c <_svfprintf_r+0x1a4>
  402cce:	3e10      	subs	r6, #16
  402cd0:	2e10      	cmp	r6, #16
  402cd2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402cd4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402cd6:	46c8      	mov	r8, r9
  402cd8:	dce9      	bgt.n	402cae <_svfprintf_r+0xc46>
  402cda:	4614      	mov	r4, r2
  402cdc:	3701      	adds	r7, #1
  402cde:	4434      	add	r4, r6
  402ce0:	2f07      	cmp	r7, #7
  402ce2:	9427      	str	r4, [sp, #156]	; 0x9c
  402ce4:	9726      	str	r7, [sp, #152]	; 0x98
  402ce6:	e888 0060 	stmia.w	r8, {r5, r6}
  402cea:	f77f aed9 	ble.w	402aa0 <_svfprintf_r+0xa38>
  402cee:	aa25      	add	r2, sp, #148	; 0x94
  402cf0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402cf2:	980c      	ldr	r0, [sp, #48]	; 0x30
  402cf4:	f002 fbb2 	bl	40545c <__ssprint_r>
  402cf8:	2800      	cmp	r0, #0
  402cfa:	f47f aa87 	bne.w	40220c <_svfprintf_r+0x1a4>
  402cfe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d00:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402d02:	46c8      	mov	r8, r9
  402d04:	e6ce      	b.n	402aa4 <_svfprintf_r+0xa3c>
  402d06:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d08:	6814      	ldr	r4, [r2, #0]
  402d0a:	4613      	mov	r3, r2
  402d0c:	3304      	adds	r3, #4
  402d0e:	17e5      	asrs	r5, r4, #31
  402d10:	930f      	str	r3, [sp, #60]	; 0x3c
  402d12:	4622      	mov	r2, r4
  402d14:	462b      	mov	r3, r5
  402d16:	e4fa      	b.n	40270e <_svfprintf_r+0x6a6>
  402d18:	3204      	adds	r2, #4
  402d1a:	681c      	ldr	r4, [r3, #0]
  402d1c:	920f      	str	r2, [sp, #60]	; 0x3c
  402d1e:	2301      	movs	r3, #1
  402d20:	2500      	movs	r5, #0
  402d22:	f7ff ba94 	b.w	40224e <_svfprintf_r+0x1e6>
  402d26:	681c      	ldr	r4, [r3, #0]
  402d28:	3304      	adds	r3, #4
  402d2a:	930f      	str	r3, [sp, #60]	; 0x3c
  402d2c:	2500      	movs	r5, #0
  402d2e:	e421      	b.n	402574 <_svfprintf_r+0x50c>
  402d30:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402d32:	460a      	mov	r2, r1
  402d34:	3204      	adds	r2, #4
  402d36:	680c      	ldr	r4, [r1, #0]
  402d38:	920f      	str	r2, [sp, #60]	; 0x3c
  402d3a:	2500      	movs	r5, #0
  402d3c:	f7ff ba87 	b.w	40224e <_svfprintf_r+0x1e6>
  402d40:	4614      	mov	r4, r2
  402d42:	3301      	adds	r3, #1
  402d44:	4434      	add	r4, r6
  402d46:	2b07      	cmp	r3, #7
  402d48:	9427      	str	r4, [sp, #156]	; 0x9c
  402d4a:	9326      	str	r3, [sp, #152]	; 0x98
  402d4c:	e888 0060 	stmia.w	r8, {r5, r6}
  402d50:	f77f ab68 	ble.w	402424 <_svfprintf_r+0x3bc>
  402d54:	e6b3      	b.n	402abe <_svfprintf_r+0xa56>
  402d56:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402d5a:	f8cd b01c 	str.w	fp, [sp, #28]
  402d5e:	ae42      	add	r6, sp, #264	; 0x108
  402d60:	3430      	adds	r4, #48	; 0x30
  402d62:	2301      	movs	r3, #1
  402d64:	f806 4d41 	strb.w	r4, [r6, #-65]!
  402d68:	930e      	str	r3, [sp, #56]	; 0x38
  402d6a:	f7ff ba8d 	b.w	402288 <_svfprintf_r+0x220>
  402d6e:	aa25      	add	r2, sp, #148	; 0x94
  402d70:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d72:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d74:	f002 fb72 	bl	40545c <__ssprint_r>
  402d78:	2800      	cmp	r0, #0
  402d7a:	f47f aa47 	bne.w	40220c <_svfprintf_r+0x1a4>
  402d7e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d80:	46c8      	mov	r8, r9
  402d82:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402d84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d86:	429a      	cmp	r2, r3
  402d88:	db44      	blt.n	402e14 <_svfprintf_r+0xdac>
  402d8a:	9b07      	ldr	r3, [sp, #28]
  402d8c:	07d9      	lsls	r1, r3, #31
  402d8e:	d441      	bmi.n	402e14 <_svfprintf_r+0xdac>
  402d90:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402d92:	9812      	ldr	r0, [sp, #72]	; 0x48
  402d94:	1a9a      	subs	r2, r3, r2
  402d96:	1a1d      	subs	r5, r3, r0
  402d98:	4295      	cmp	r5, r2
  402d9a:	bfa8      	it	ge
  402d9c:	4615      	movge	r5, r2
  402d9e:	2d00      	cmp	r5, #0
  402da0:	dd0e      	ble.n	402dc0 <_svfprintf_r+0xd58>
  402da2:	9926      	ldr	r1, [sp, #152]	; 0x98
  402da4:	f8c8 5004 	str.w	r5, [r8, #4]
  402da8:	3101      	adds	r1, #1
  402daa:	4406      	add	r6, r0
  402dac:	442c      	add	r4, r5
  402dae:	2907      	cmp	r1, #7
  402db0:	f8c8 6000 	str.w	r6, [r8]
  402db4:	9427      	str	r4, [sp, #156]	; 0x9c
  402db6:	9126      	str	r1, [sp, #152]	; 0x98
  402db8:	f300 823b 	bgt.w	403232 <_svfprintf_r+0x11ca>
  402dbc:	f108 0808 	add.w	r8, r8, #8
  402dc0:	2d00      	cmp	r5, #0
  402dc2:	bfac      	ite	ge
  402dc4:	1b56      	subge	r6, r2, r5
  402dc6:	4616      	movlt	r6, r2
  402dc8:	2e00      	cmp	r6, #0
  402dca:	f77f ab2d 	ble.w	402428 <_svfprintf_r+0x3c0>
  402dce:	2e10      	cmp	r6, #16
  402dd0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dd2:	4db0      	ldr	r5, [pc, #704]	; (403094 <_svfprintf_r+0x102c>)
  402dd4:	ddb5      	ble.n	402d42 <_svfprintf_r+0xcda>
  402dd6:	4622      	mov	r2, r4
  402dd8:	2710      	movs	r7, #16
  402dda:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402dde:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402de0:	e004      	b.n	402dec <_svfprintf_r+0xd84>
  402de2:	f108 0808 	add.w	r8, r8, #8
  402de6:	3e10      	subs	r6, #16
  402de8:	2e10      	cmp	r6, #16
  402dea:	dda9      	ble.n	402d40 <_svfprintf_r+0xcd8>
  402dec:	3301      	adds	r3, #1
  402dee:	3210      	adds	r2, #16
  402df0:	2b07      	cmp	r3, #7
  402df2:	9227      	str	r2, [sp, #156]	; 0x9c
  402df4:	9326      	str	r3, [sp, #152]	; 0x98
  402df6:	e888 00a0 	stmia.w	r8, {r5, r7}
  402dfa:	ddf2      	ble.n	402de2 <_svfprintf_r+0xd7a>
  402dfc:	aa25      	add	r2, sp, #148	; 0x94
  402dfe:	4621      	mov	r1, r4
  402e00:	4658      	mov	r0, fp
  402e02:	f002 fb2b 	bl	40545c <__ssprint_r>
  402e06:	2800      	cmp	r0, #0
  402e08:	f47f aa00 	bne.w	40220c <_svfprintf_r+0x1a4>
  402e0c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402e0e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e10:	46c8      	mov	r8, r9
  402e12:	e7e8      	b.n	402de6 <_svfprintf_r+0xd7e>
  402e14:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402e16:	9819      	ldr	r0, [sp, #100]	; 0x64
  402e18:	991a      	ldr	r1, [sp, #104]	; 0x68
  402e1a:	f8c8 1000 	str.w	r1, [r8]
  402e1e:	3301      	adds	r3, #1
  402e20:	4404      	add	r4, r0
  402e22:	2b07      	cmp	r3, #7
  402e24:	9427      	str	r4, [sp, #156]	; 0x9c
  402e26:	f8c8 0004 	str.w	r0, [r8, #4]
  402e2a:	9326      	str	r3, [sp, #152]	; 0x98
  402e2c:	f300 81f5 	bgt.w	40321a <_svfprintf_r+0x11b2>
  402e30:	f108 0808 	add.w	r8, r8, #8
  402e34:	e7ac      	b.n	402d90 <_svfprintf_r+0xd28>
  402e36:	9b07      	ldr	r3, [sp, #28]
  402e38:	07da      	lsls	r2, r3, #31
  402e3a:	f53f adfe 	bmi.w	402a3a <_svfprintf_r+0x9d2>
  402e3e:	3701      	adds	r7, #1
  402e40:	3401      	adds	r4, #1
  402e42:	2301      	movs	r3, #1
  402e44:	2f07      	cmp	r7, #7
  402e46:	9427      	str	r4, [sp, #156]	; 0x9c
  402e48:	9726      	str	r7, [sp, #152]	; 0x98
  402e4a:	f8c8 6000 	str.w	r6, [r8]
  402e4e:	f8c8 3004 	str.w	r3, [r8, #4]
  402e52:	f77f ae25 	ble.w	402aa0 <_svfprintf_r+0xa38>
  402e56:	e74a      	b.n	402cee <_svfprintf_r+0xc86>
  402e58:	aa25      	add	r2, sp, #148	; 0x94
  402e5a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e5c:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e5e:	f002 fafd 	bl	40545c <__ssprint_r>
  402e62:	2800      	cmp	r0, #0
  402e64:	f47f a9d2 	bne.w	40220c <_svfprintf_r+0x1a4>
  402e68:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e6a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402e6c:	46c8      	mov	r8, r9
  402e6e:	e5f2      	b.n	402a56 <_svfprintf_r+0x9ee>
  402e70:	aa25      	add	r2, sp, #148	; 0x94
  402e72:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e74:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e76:	f002 faf1 	bl	40545c <__ssprint_r>
  402e7a:	2800      	cmp	r0, #0
  402e7c:	f47f a9c6 	bne.w	40220c <_svfprintf_r+0x1a4>
  402e80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402e82:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402e84:	46c8      	mov	r8, r9
  402e86:	e5f5      	b.n	402a74 <_svfprintf_r+0xa0c>
  402e88:	464e      	mov	r6, r9
  402e8a:	f7ff b9fd 	b.w	402288 <_svfprintf_r+0x220>
  402e8e:	aa25      	add	r2, sp, #148	; 0x94
  402e90:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402e92:	980c      	ldr	r0, [sp, #48]	; 0x30
  402e94:	f002 fae2 	bl	40545c <__ssprint_r>
  402e98:	2800      	cmp	r0, #0
  402e9a:	f47f a9b7 	bne.w	40220c <_svfprintf_r+0x1a4>
  402e9e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402ea0:	46c8      	mov	r8, r9
  402ea2:	f7ff ba72 	b.w	40238a <_svfprintf_r+0x322>
  402ea6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  402ea8:	4622      	mov	r2, r4
  402eaa:	4620      	mov	r0, r4
  402eac:	9c14      	ldr	r4, [sp, #80]	; 0x50
  402eae:	4623      	mov	r3, r4
  402eb0:	4621      	mov	r1, r4
  402eb2:	f003 fb99 	bl	4065e8 <__aeabi_dcmpun>
  402eb6:	2800      	cmp	r0, #0
  402eb8:	f040 8286 	bne.w	4033c8 <_svfprintf_r+0x1360>
  402ebc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402ebe:	3301      	adds	r3, #1
  402ec0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ec2:	f023 0320 	bic.w	r3, r3, #32
  402ec6:	930e      	str	r3, [sp, #56]	; 0x38
  402ec8:	f000 81e2 	beq.w	403290 <_svfprintf_r+0x1228>
  402ecc:	2b47      	cmp	r3, #71	; 0x47
  402ece:	f000 811e 	beq.w	40310e <_svfprintf_r+0x10a6>
  402ed2:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  402ed6:	9307      	str	r3, [sp, #28]
  402ed8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  402eda:	1e1f      	subs	r7, r3, #0
  402edc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402ede:	9308      	str	r3, [sp, #32]
  402ee0:	bfbb      	ittet	lt
  402ee2:	463b      	movlt	r3, r7
  402ee4:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  402ee8:	2300      	movge	r3, #0
  402eea:	232d      	movlt	r3, #45	; 0x2d
  402eec:	9310      	str	r3, [sp, #64]	; 0x40
  402eee:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402ef0:	2b66      	cmp	r3, #102	; 0x66
  402ef2:	f000 81bb 	beq.w	40326c <_svfprintf_r+0x1204>
  402ef6:	2b46      	cmp	r3, #70	; 0x46
  402ef8:	f000 80df 	beq.w	4030ba <_svfprintf_r+0x1052>
  402efc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402efe:	9a08      	ldr	r2, [sp, #32]
  402f00:	2b45      	cmp	r3, #69	; 0x45
  402f02:	bf0c      	ite	eq
  402f04:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  402f06:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  402f08:	a823      	add	r0, sp, #140	; 0x8c
  402f0a:	a920      	add	r1, sp, #128	; 0x80
  402f0c:	bf08      	it	eq
  402f0e:	1c5d      	addeq	r5, r3, #1
  402f10:	9004      	str	r0, [sp, #16]
  402f12:	9103      	str	r1, [sp, #12]
  402f14:	a81f      	add	r0, sp, #124	; 0x7c
  402f16:	2102      	movs	r1, #2
  402f18:	463b      	mov	r3, r7
  402f1a:	9002      	str	r0, [sp, #8]
  402f1c:	9501      	str	r5, [sp, #4]
  402f1e:	9100      	str	r1, [sp, #0]
  402f20:	980c      	ldr	r0, [sp, #48]	; 0x30
  402f22:	f000 fb75 	bl	403610 <_dtoa_r>
  402f26:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f28:	2b67      	cmp	r3, #103	; 0x67
  402f2a:	4606      	mov	r6, r0
  402f2c:	f040 81e0 	bne.w	4032f0 <_svfprintf_r+0x1288>
  402f30:	f01b 0f01 	tst.w	fp, #1
  402f34:	f000 8246 	beq.w	4033c4 <_svfprintf_r+0x135c>
  402f38:	1974      	adds	r4, r6, r5
  402f3a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402f3c:	9808      	ldr	r0, [sp, #32]
  402f3e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402f40:	4639      	mov	r1, r7
  402f42:	f003 fb1f 	bl	406584 <__aeabi_dcmpeq>
  402f46:	2800      	cmp	r0, #0
  402f48:	f040 8165 	bne.w	403216 <_svfprintf_r+0x11ae>
  402f4c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402f4e:	42a3      	cmp	r3, r4
  402f50:	d206      	bcs.n	402f60 <_svfprintf_r+0xef8>
  402f52:	2130      	movs	r1, #48	; 0x30
  402f54:	1c5a      	adds	r2, r3, #1
  402f56:	9223      	str	r2, [sp, #140]	; 0x8c
  402f58:	7019      	strb	r1, [r3, #0]
  402f5a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402f5c:	429c      	cmp	r4, r3
  402f5e:	d8f9      	bhi.n	402f54 <_svfprintf_r+0xeec>
  402f60:	1b9b      	subs	r3, r3, r6
  402f62:	9313      	str	r3, [sp, #76]	; 0x4c
  402f64:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f66:	2b47      	cmp	r3, #71	; 0x47
  402f68:	f000 80e9 	beq.w	40313e <_svfprintf_r+0x10d6>
  402f6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f6e:	2b65      	cmp	r3, #101	; 0x65
  402f70:	f340 81cd 	ble.w	40330e <_svfprintf_r+0x12a6>
  402f74:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402f76:	2b66      	cmp	r3, #102	; 0x66
  402f78:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402f7a:	9312      	str	r3, [sp, #72]	; 0x48
  402f7c:	f000 819e 	beq.w	4032bc <_svfprintf_r+0x1254>
  402f80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  402f82:	9a12      	ldr	r2, [sp, #72]	; 0x48
  402f84:	4619      	mov	r1, r3
  402f86:	4291      	cmp	r1, r2
  402f88:	f300 818a 	bgt.w	4032a0 <_svfprintf_r+0x1238>
  402f8c:	f01b 0f01 	tst.w	fp, #1
  402f90:	f040 8213 	bne.w	4033ba <_svfprintf_r+0x1352>
  402f94:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  402f98:	9308      	str	r3, [sp, #32]
  402f9a:	2367      	movs	r3, #103	; 0x67
  402f9c:	920e      	str	r2, [sp, #56]	; 0x38
  402f9e:	9311      	str	r3, [sp, #68]	; 0x44
  402fa0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402fa2:	2b00      	cmp	r3, #0
  402fa4:	f040 80c4 	bne.w	403130 <_svfprintf_r+0x10c8>
  402fa8:	930a      	str	r3, [sp, #40]	; 0x28
  402faa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402fae:	f7ff b973 	b.w	402298 <_svfprintf_r+0x230>
  402fb2:	4635      	mov	r5, r6
  402fb4:	460c      	mov	r4, r1
  402fb6:	4646      	mov	r6, r8
  402fb8:	4690      	mov	r8, r2
  402fba:	3301      	adds	r3, #1
  402fbc:	443c      	add	r4, r7
  402fbe:	2b07      	cmp	r3, #7
  402fc0:	9427      	str	r4, [sp, #156]	; 0x9c
  402fc2:	9326      	str	r3, [sp, #152]	; 0x98
  402fc4:	e888 00a0 	stmia.w	r8, {r5, r7}
  402fc8:	f73f aed1 	bgt.w	402d6e <_svfprintf_r+0xd06>
  402fcc:	f108 0808 	add.w	r8, r8, #8
  402fd0:	e6d7      	b.n	402d82 <_svfprintf_r+0xd1a>
  402fd2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402fd4:	6813      	ldr	r3, [r2, #0]
  402fd6:	3204      	adds	r2, #4
  402fd8:	920f      	str	r2, [sp, #60]	; 0x3c
  402fda:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402fdc:	601a      	str	r2, [r3, #0]
  402fde:	f7ff b86a 	b.w	4020b6 <_svfprintf_r+0x4e>
  402fe2:	aa25      	add	r2, sp, #148	; 0x94
  402fe4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402fe6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402fe8:	f002 fa38 	bl	40545c <__ssprint_r>
  402fec:	2800      	cmp	r0, #0
  402fee:	f47f a90d 	bne.w	40220c <_svfprintf_r+0x1a4>
  402ff2:	46c8      	mov	r8, r9
  402ff4:	e48d      	b.n	402912 <_svfprintf_r+0x8aa>
  402ff6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402ff8:	4a27      	ldr	r2, [pc, #156]	; (403098 <_svfprintf_r+0x1030>)
  402ffa:	f8c8 2000 	str.w	r2, [r8]
  402ffe:	3301      	adds	r3, #1
  403000:	3401      	adds	r4, #1
  403002:	2201      	movs	r2, #1
  403004:	2b07      	cmp	r3, #7
  403006:	9427      	str	r4, [sp, #156]	; 0x9c
  403008:	9326      	str	r3, [sp, #152]	; 0x98
  40300a:	f8c8 2004 	str.w	r2, [r8, #4]
  40300e:	dc72      	bgt.n	4030f6 <_svfprintf_r+0x108e>
  403010:	f108 0808 	add.w	r8, r8, #8
  403014:	b929      	cbnz	r1, 403022 <_svfprintf_r+0xfba>
  403016:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403018:	b91b      	cbnz	r3, 403022 <_svfprintf_r+0xfba>
  40301a:	9b07      	ldr	r3, [sp, #28]
  40301c:	07d8      	lsls	r0, r3, #31
  40301e:	f57f aa03 	bpl.w	402428 <_svfprintf_r+0x3c0>
  403022:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403024:	9819      	ldr	r0, [sp, #100]	; 0x64
  403026:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403028:	f8c8 2000 	str.w	r2, [r8]
  40302c:	3301      	adds	r3, #1
  40302e:	4602      	mov	r2, r0
  403030:	4422      	add	r2, r4
  403032:	2b07      	cmp	r3, #7
  403034:	9227      	str	r2, [sp, #156]	; 0x9c
  403036:	f8c8 0004 	str.w	r0, [r8, #4]
  40303a:	9326      	str	r3, [sp, #152]	; 0x98
  40303c:	f300 818d 	bgt.w	40335a <_svfprintf_r+0x12f2>
  403040:	f108 0808 	add.w	r8, r8, #8
  403044:	2900      	cmp	r1, #0
  403046:	f2c0 8165 	blt.w	403314 <_svfprintf_r+0x12ac>
  40304a:	9913      	ldr	r1, [sp, #76]	; 0x4c
  40304c:	f8c8 6000 	str.w	r6, [r8]
  403050:	3301      	adds	r3, #1
  403052:	188c      	adds	r4, r1, r2
  403054:	2b07      	cmp	r3, #7
  403056:	9427      	str	r4, [sp, #156]	; 0x9c
  403058:	9326      	str	r3, [sp, #152]	; 0x98
  40305a:	f8c8 1004 	str.w	r1, [r8, #4]
  40305e:	f77f a9e1 	ble.w	402424 <_svfprintf_r+0x3bc>
  403062:	e52c      	b.n	402abe <_svfprintf_r+0xa56>
  403064:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403066:	9909      	ldr	r1, [sp, #36]	; 0x24
  403068:	6813      	ldr	r3, [r2, #0]
  40306a:	17cd      	asrs	r5, r1, #31
  40306c:	4608      	mov	r0, r1
  40306e:	3204      	adds	r2, #4
  403070:	4629      	mov	r1, r5
  403072:	920f      	str	r2, [sp, #60]	; 0x3c
  403074:	e9c3 0100 	strd	r0, r1, [r3]
  403078:	f7ff b81d 	b.w	4020b6 <_svfprintf_r+0x4e>
  40307c:	aa25      	add	r2, sp, #148	; 0x94
  40307e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403080:	980c      	ldr	r0, [sp, #48]	; 0x30
  403082:	f002 f9eb 	bl	40545c <__ssprint_r>
  403086:	2800      	cmp	r0, #0
  403088:	f47f a8c0 	bne.w	40220c <_svfprintf_r+0x1a4>
  40308c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40308e:	46c8      	mov	r8, r9
  403090:	e458      	b.n	402944 <_svfprintf_r+0x8dc>
  403092:	bf00      	nop
  403094:	004076c0 	.word	0x004076c0
  403098:	004076ac 	.word	0x004076ac
  40309c:	2140      	movs	r1, #64	; 0x40
  40309e:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030a0:	f001 fa0c 	bl	4044bc <_malloc_r>
  4030a4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4030a6:	6010      	str	r0, [r2, #0]
  4030a8:	6110      	str	r0, [r2, #16]
  4030aa:	2800      	cmp	r0, #0
  4030ac:	f000 81f2 	beq.w	403494 <_svfprintf_r+0x142c>
  4030b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4030b2:	2340      	movs	r3, #64	; 0x40
  4030b4:	6153      	str	r3, [r2, #20]
  4030b6:	f7fe bfee 	b.w	402096 <_svfprintf_r+0x2e>
  4030ba:	a823      	add	r0, sp, #140	; 0x8c
  4030bc:	a920      	add	r1, sp, #128	; 0x80
  4030be:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4030c0:	9004      	str	r0, [sp, #16]
  4030c2:	9103      	str	r1, [sp, #12]
  4030c4:	a81f      	add	r0, sp, #124	; 0x7c
  4030c6:	2103      	movs	r1, #3
  4030c8:	9002      	str	r0, [sp, #8]
  4030ca:	9a08      	ldr	r2, [sp, #32]
  4030cc:	9401      	str	r4, [sp, #4]
  4030ce:	463b      	mov	r3, r7
  4030d0:	9100      	str	r1, [sp, #0]
  4030d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030d4:	f000 fa9c 	bl	403610 <_dtoa_r>
  4030d8:	4625      	mov	r5, r4
  4030da:	4606      	mov	r6, r0
  4030dc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4030de:	2b46      	cmp	r3, #70	; 0x46
  4030e0:	eb06 0405 	add.w	r4, r6, r5
  4030e4:	f47f af29 	bne.w	402f3a <_svfprintf_r+0xed2>
  4030e8:	7833      	ldrb	r3, [r6, #0]
  4030ea:	2b30      	cmp	r3, #48	; 0x30
  4030ec:	f000 8178 	beq.w	4033e0 <_svfprintf_r+0x1378>
  4030f0:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  4030f2:	442c      	add	r4, r5
  4030f4:	e721      	b.n	402f3a <_svfprintf_r+0xed2>
  4030f6:	aa25      	add	r2, sp, #148	; 0x94
  4030f8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4030fa:	980c      	ldr	r0, [sp, #48]	; 0x30
  4030fc:	f002 f9ae 	bl	40545c <__ssprint_r>
  403100:	2800      	cmp	r0, #0
  403102:	f47f a883 	bne.w	40220c <_svfprintf_r+0x1a4>
  403106:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403108:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40310a:	46c8      	mov	r8, r9
  40310c:	e782      	b.n	403014 <_svfprintf_r+0xfac>
  40310e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403110:	2b00      	cmp	r3, #0
  403112:	bf08      	it	eq
  403114:	2301      	moveq	r3, #1
  403116:	930a      	str	r3, [sp, #40]	; 0x28
  403118:	e6db      	b.n	402ed2 <_svfprintf_r+0xe6a>
  40311a:	4630      	mov	r0, r6
  40311c:	940a      	str	r4, [sp, #40]	; 0x28
  40311e:	f002 f92f 	bl	405380 <strlen>
  403122:	950f      	str	r5, [sp, #60]	; 0x3c
  403124:	900e      	str	r0, [sp, #56]	; 0x38
  403126:	f8cd b01c 	str.w	fp, [sp, #28]
  40312a:	4603      	mov	r3, r0
  40312c:	f7ff b9f9 	b.w	402522 <_svfprintf_r+0x4ba>
  403130:	272d      	movs	r7, #45	; 0x2d
  403132:	2300      	movs	r3, #0
  403134:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403138:	930a      	str	r3, [sp, #40]	; 0x28
  40313a:	f7ff b8ae 	b.w	40229a <_svfprintf_r+0x232>
  40313e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403140:	9312      	str	r3, [sp, #72]	; 0x48
  403142:	461a      	mov	r2, r3
  403144:	3303      	adds	r3, #3
  403146:	db04      	blt.n	403152 <_svfprintf_r+0x10ea>
  403148:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40314a:	4619      	mov	r1, r3
  40314c:	4291      	cmp	r1, r2
  40314e:	f6bf af17 	bge.w	402f80 <_svfprintf_r+0xf18>
  403152:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403154:	3b02      	subs	r3, #2
  403156:	9311      	str	r3, [sp, #68]	; 0x44
  403158:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  40315c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403160:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403162:	3b01      	subs	r3, #1
  403164:	2b00      	cmp	r3, #0
  403166:	931f      	str	r3, [sp, #124]	; 0x7c
  403168:	bfbd      	ittte	lt
  40316a:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  40316c:	f1c3 0301 	rsblt	r3, r3, #1
  403170:	222d      	movlt	r2, #45	; 0x2d
  403172:	222b      	movge	r2, #43	; 0x2b
  403174:	2b09      	cmp	r3, #9
  403176:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40317a:	f340 8116 	ble.w	4033aa <_svfprintf_r+0x1342>
  40317e:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  403182:	4620      	mov	r0, r4
  403184:	4dab      	ldr	r5, [pc, #684]	; (403434 <_svfprintf_r+0x13cc>)
  403186:	e000      	b.n	40318a <_svfprintf_r+0x1122>
  403188:	4610      	mov	r0, r2
  40318a:	fb85 1203 	smull	r1, r2, r5, r3
  40318e:	17d9      	asrs	r1, r3, #31
  403190:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403194:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403198:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40319c:	3230      	adds	r2, #48	; 0x30
  40319e:	2909      	cmp	r1, #9
  4031a0:	f800 2c01 	strb.w	r2, [r0, #-1]
  4031a4:	460b      	mov	r3, r1
  4031a6:	f100 32ff 	add.w	r2, r0, #4294967295
  4031aa:	dced      	bgt.n	403188 <_svfprintf_r+0x1120>
  4031ac:	3330      	adds	r3, #48	; 0x30
  4031ae:	3802      	subs	r0, #2
  4031b0:	b2d9      	uxtb	r1, r3
  4031b2:	4284      	cmp	r4, r0
  4031b4:	f802 1c01 	strb.w	r1, [r2, #-1]
  4031b8:	f240 8165 	bls.w	403486 <_svfprintf_r+0x141e>
  4031bc:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4031c0:	4613      	mov	r3, r2
  4031c2:	e001      	b.n	4031c8 <_svfprintf_r+0x1160>
  4031c4:	f813 1b01 	ldrb.w	r1, [r3], #1
  4031c8:	f800 1b01 	strb.w	r1, [r0], #1
  4031cc:	42a3      	cmp	r3, r4
  4031ce:	d1f9      	bne.n	4031c4 <_svfprintf_r+0x115c>
  4031d0:	3301      	adds	r3, #1
  4031d2:	1a9b      	subs	r3, r3, r2
  4031d4:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  4031d8:	4413      	add	r3, r2
  4031da:	aa21      	add	r2, sp, #132	; 0x84
  4031dc:	1a9b      	subs	r3, r3, r2
  4031de:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4031e0:	931b      	str	r3, [sp, #108]	; 0x6c
  4031e2:	2a01      	cmp	r2, #1
  4031e4:	4413      	add	r3, r2
  4031e6:	930e      	str	r3, [sp, #56]	; 0x38
  4031e8:	f340 8119 	ble.w	40341e <_svfprintf_r+0x13b6>
  4031ec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4031ee:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4031f0:	4413      	add	r3, r2
  4031f2:	930e      	str	r3, [sp, #56]	; 0x38
  4031f4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4031f8:	9308      	str	r3, [sp, #32]
  4031fa:	2300      	movs	r3, #0
  4031fc:	9312      	str	r3, [sp, #72]	; 0x48
  4031fe:	e6cf      	b.n	402fa0 <_svfprintf_r+0xf38>
  403200:	aa25      	add	r2, sp, #148	; 0x94
  403202:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403204:	980c      	ldr	r0, [sp, #48]	; 0x30
  403206:	f002 f929 	bl	40545c <__ssprint_r>
  40320a:	2800      	cmp	r0, #0
  40320c:	f47e affe 	bne.w	40220c <_svfprintf_r+0x1a4>
  403210:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403212:	46c8      	mov	r8, r9
  403214:	e4d7      	b.n	402bc6 <_svfprintf_r+0xb5e>
  403216:	4623      	mov	r3, r4
  403218:	e6a2      	b.n	402f60 <_svfprintf_r+0xef8>
  40321a:	aa25      	add	r2, sp, #148	; 0x94
  40321c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40321e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403220:	f002 f91c 	bl	40545c <__ssprint_r>
  403224:	2800      	cmp	r0, #0
  403226:	f47e aff1 	bne.w	40220c <_svfprintf_r+0x1a4>
  40322a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40322c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40322e:	46c8      	mov	r8, r9
  403230:	e5ae      	b.n	402d90 <_svfprintf_r+0xd28>
  403232:	aa25      	add	r2, sp, #148	; 0x94
  403234:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403236:	980c      	ldr	r0, [sp, #48]	; 0x30
  403238:	f002 f910 	bl	40545c <__ssprint_r>
  40323c:	2800      	cmp	r0, #0
  40323e:	f47e afe5 	bne.w	40220c <_svfprintf_r+0x1a4>
  403242:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403244:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403246:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403248:	1a9a      	subs	r2, r3, r2
  40324a:	46c8      	mov	r8, r9
  40324c:	e5b8      	b.n	402dc0 <_svfprintf_r+0xd58>
  40324e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403250:	9612      	str	r6, [sp, #72]	; 0x48
  403252:	2b06      	cmp	r3, #6
  403254:	bf28      	it	cs
  403256:	2306      	movcs	r3, #6
  403258:	960a      	str	r6, [sp, #40]	; 0x28
  40325a:	4637      	mov	r7, r6
  40325c:	9308      	str	r3, [sp, #32]
  40325e:	950f      	str	r5, [sp, #60]	; 0x3c
  403260:	f8cd b01c 	str.w	fp, [sp, #28]
  403264:	930e      	str	r3, [sp, #56]	; 0x38
  403266:	4e74      	ldr	r6, [pc, #464]	; (403438 <_svfprintf_r+0x13d0>)
  403268:	f7ff b816 	b.w	402298 <_svfprintf_r+0x230>
  40326c:	a823      	add	r0, sp, #140	; 0x8c
  40326e:	a920      	add	r1, sp, #128	; 0x80
  403270:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403272:	9004      	str	r0, [sp, #16]
  403274:	9103      	str	r1, [sp, #12]
  403276:	a81f      	add	r0, sp, #124	; 0x7c
  403278:	2103      	movs	r1, #3
  40327a:	9002      	str	r0, [sp, #8]
  40327c:	9a08      	ldr	r2, [sp, #32]
  40327e:	9501      	str	r5, [sp, #4]
  403280:	463b      	mov	r3, r7
  403282:	9100      	str	r1, [sp, #0]
  403284:	980c      	ldr	r0, [sp, #48]	; 0x30
  403286:	f000 f9c3 	bl	403610 <_dtoa_r>
  40328a:	4606      	mov	r6, r0
  40328c:	1944      	adds	r4, r0, r5
  40328e:	e72b      	b.n	4030e8 <_svfprintf_r+0x1080>
  403290:	2306      	movs	r3, #6
  403292:	930a      	str	r3, [sp, #40]	; 0x28
  403294:	e61d      	b.n	402ed2 <_svfprintf_r+0xe6a>
  403296:	272d      	movs	r7, #45	; 0x2d
  403298:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40329c:	f7ff bacd 	b.w	40283a <_svfprintf_r+0x7d2>
  4032a0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4032a2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4032a4:	4413      	add	r3, r2
  4032a6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4032a8:	930e      	str	r3, [sp, #56]	; 0x38
  4032aa:	2a00      	cmp	r2, #0
  4032ac:	f340 80b0 	ble.w	403410 <_svfprintf_r+0x13a8>
  4032b0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4032b4:	9308      	str	r3, [sp, #32]
  4032b6:	2367      	movs	r3, #103	; 0x67
  4032b8:	9311      	str	r3, [sp, #68]	; 0x44
  4032ba:	e671      	b.n	402fa0 <_svfprintf_r+0xf38>
  4032bc:	2b00      	cmp	r3, #0
  4032be:	f340 80c3 	ble.w	403448 <_svfprintf_r+0x13e0>
  4032c2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4032c4:	2a00      	cmp	r2, #0
  4032c6:	f040 8099 	bne.w	4033fc <_svfprintf_r+0x1394>
  4032ca:	f01b 0f01 	tst.w	fp, #1
  4032ce:	f040 8095 	bne.w	4033fc <_svfprintf_r+0x1394>
  4032d2:	9308      	str	r3, [sp, #32]
  4032d4:	930e      	str	r3, [sp, #56]	; 0x38
  4032d6:	e663      	b.n	402fa0 <_svfprintf_r+0xf38>
  4032d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4032da:	9308      	str	r3, [sp, #32]
  4032dc:	930e      	str	r3, [sp, #56]	; 0x38
  4032de:	900a      	str	r0, [sp, #40]	; 0x28
  4032e0:	950f      	str	r5, [sp, #60]	; 0x3c
  4032e2:	f8cd b01c 	str.w	fp, [sp, #28]
  4032e6:	9012      	str	r0, [sp, #72]	; 0x48
  4032e8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4032ec:	f7fe bfd4 	b.w	402298 <_svfprintf_r+0x230>
  4032f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4032f2:	2b47      	cmp	r3, #71	; 0x47
  4032f4:	f47f ae20 	bne.w	402f38 <_svfprintf_r+0xed0>
  4032f8:	f01b 0f01 	tst.w	fp, #1
  4032fc:	f47f aeee 	bne.w	4030dc <_svfprintf_r+0x1074>
  403300:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403302:	1b9b      	subs	r3, r3, r6
  403304:	9313      	str	r3, [sp, #76]	; 0x4c
  403306:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403308:	2b47      	cmp	r3, #71	; 0x47
  40330a:	f43f af18 	beq.w	40313e <_svfprintf_r+0x10d6>
  40330e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403310:	9312      	str	r3, [sp, #72]	; 0x48
  403312:	e721      	b.n	403158 <_svfprintf_r+0x10f0>
  403314:	424f      	negs	r7, r1
  403316:	3110      	adds	r1, #16
  403318:	4d48      	ldr	r5, [pc, #288]	; (40343c <_svfprintf_r+0x13d4>)
  40331a:	da2f      	bge.n	40337c <_svfprintf_r+0x1314>
  40331c:	2410      	movs	r4, #16
  40331e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403322:	e004      	b.n	40332e <_svfprintf_r+0x12c6>
  403324:	f108 0808 	add.w	r8, r8, #8
  403328:	3f10      	subs	r7, #16
  40332a:	2f10      	cmp	r7, #16
  40332c:	dd26      	ble.n	40337c <_svfprintf_r+0x1314>
  40332e:	3301      	adds	r3, #1
  403330:	3210      	adds	r2, #16
  403332:	2b07      	cmp	r3, #7
  403334:	9227      	str	r2, [sp, #156]	; 0x9c
  403336:	9326      	str	r3, [sp, #152]	; 0x98
  403338:	f8c8 5000 	str.w	r5, [r8]
  40333c:	f8c8 4004 	str.w	r4, [r8, #4]
  403340:	ddf0      	ble.n	403324 <_svfprintf_r+0x12bc>
  403342:	aa25      	add	r2, sp, #148	; 0x94
  403344:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403346:	4658      	mov	r0, fp
  403348:	f002 f888 	bl	40545c <__ssprint_r>
  40334c:	2800      	cmp	r0, #0
  40334e:	f47e af5d 	bne.w	40220c <_svfprintf_r+0x1a4>
  403352:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403354:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403356:	46c8      	mov	r8, r9
  403358:	e7e6      	b.n	403328 <_svfprintf_r+0x12c0>
  40335a:	aa25      	add	r2, sp, #148	; 0x94
  40335c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40335e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403360:	f002 f87c 	bl	40545c <__ssprint_r>
  403364:	2800      	cmp	r0, #0
  403366:	f47e af51 	bne.w	40220c <_svfprintf_r+0x1a4>
  40336a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40336c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40336e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403370:	46c8      	mov	r8, r9
  403372:	e667      	b.n	403044 <_svfprintf_r+0xfdc>
  403374:	2000      	movs	r0, #0
  403376:	900a      	str	r0, [sp, #40]	; 0x28
  403378:	f7fe bed0 	b.w	40211c <_svfprintf_r+0xb4>
  40337c:	3301      	adds	r3, #1
  40337e:	443a      	add	r2, r7
  403380:	2b07      	cmp	r3, #7
  403382:	e888 00a0 	stmia.w	r8, {r5, r7}
  403386:	9227      	str	r2, [sp, #156]	; 0x9c
  403388:	9326      	str	r3, [sp, #152]	; 0x98
  40338a:	f108 0808 	add.w	r8, r8, #8
  40338e:	f77f ae5c 	ble.w	40304a <_svfprintf_r+0xfe2>
  403392:	aa25      	add	r2, sp, #148	; 0x94
  403394:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403396:	980c      	ldr	r0, [sp, #48]	; 0x30
  403398:	f002 f860 	bl	40545c <__ssprint_r>
  40339c:	2800      	cmp	r0, #0
  40339e:	f47e af35 	bne.w	40220c <_svfprintf_r+0x1a4>
  4033a2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4033a4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4033a6:	46c8      	mov	r8, r9
  4033a8:	e64f      	b.n	40304a <_svfprintf_r+0xfe2>
  4033aa:	3330      	adds	r3, #48	; 0x30
  4033ac:	2230      	movs	r2, #48	; 0x30
  4033ae:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4033b2:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4033b6:	ab22      	add	r3, sp, #136	; 0x88
  4033b8:	e70f      	b.n	4031da <_svfprintf_r+0x1172>
  4033ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4033bc:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4033be:	4413      	add	r3, r2
  4033c0:	930e      	str	r3, [sp, #56]	; 0x38
  4033c2:	e775      	b.n	4032b0 <_svfprintf_r+0x1248>
  4033c4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4033c6:	e5cb      	b.n	402f60 <_svfprintf_r+0xef8>
  4033c8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4033ca:	4e1d      	ldr	r6, [pc, #116]	; (403440 <_svfprintf_r+0x13d8>)
  4033cc:	2b00      	cmp	r3, #0
  4033ce:	bfb6      	itet	lt
  4033d0:	272d      	movlt	r7, #45	; 0x2d
  4033d2:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4033d6:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4033da:	4b1a      	ldr	r3, [pc, #104]	; (403444 <_svfprintf_r+0x13dc>)
  4033dc:	f7ff ba2f 	b.w	40283e <_svfprintf_r+0x7d6>
  4033e0:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4033e2:	9808      	ldr	r0, [sp, #32]
  4033e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4033e6:	4639      	mov	r1, r7
  4033e8:	f003 f8cc 	bl	406584 <__aeabi_dcmpeq>
  4033ec:	2800      	cmp	r0, #0
  4033ee:	f47f ae7f 	bne.w	4030f0 <_svfprintf_r+0x1088>
  4033f2:	f1c5 0501 	rsb	r5, r5, #1
  4033f6:	951f      	str	r5, [sp, #124]	; 0x7c
  4033f8:	442c      	add	r4, r5
  4033fa:	e59e      	b.n	402f3a <_svfprintf_r+0xed2>
  4033fc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4033fe:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403400:	4413      	add	r3, r2
  403402:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403404:	441a      	add	r2, r3
  403406:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40340a:	920e      	str	r2, [sp, #56]	; 0x38
  40340c:	9308      	str	r3, [sp, #32]
  40340e:	e5c7      	b.n	402fa0 <_svfprintf_r+0xf38>
  403410:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403412:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403414:	f1c3 0301 	rsb	r3, r3, #1
  403418:	441a      	add	r2, r3
  40341a:	4613      	mov	r3, r2
  40341c:	e7d0      	b.n	4033c0 <_svfprintf_r+0x1358>
  40341e:	f01b 0301 	ands.w	r3, fp, #1
  403422:	9312      	str	r3, [sp, #72]	; 0x48
  403424:	f47f aee2 	bne.w	4031ec <_svfprintf_r+0x1184>
  403428:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40342a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40342e:	9308      	str	r3, [sp, #32]
  403430:	e5b6      	b.n	402fa0 <_svfprintf_r+0xf38>
  403432:	bf00      	nop
  403434:	66666667 	.word	0x66666667
  403438:	004076a4 	.word	0x004076a4
  40343c:	004076c0 	.word	0x004076c0
  403440:	00407678 	.word	0x00407678
  403444:	00407674 	.word	0x00407674
  403448:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40344a:	b913      	cbnz	r3, 403452 <_svfprintf_r+0x13ea>
  40344c:	f01b 0f01 	tst.w	fp, #1
  403450:	d002      	beq.n	403458 <_svfprintf_r+0x13f0>
  403452:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403454:	3301      	adds	r3, #1
  403456:	e7d4      	b.n	403402 <_svfprintf_r+0x139a>
  403458:	2301      	movs	r3, #1
  40345a:	e73a      	b.n	4032d2 <_svfprintf_r+0x126a>
  40345c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40345e:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403462:	6828      	ldr	r0, [r5, #0]
  403464:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403468:	900a      	str	r0, [sp, #40]	; 0x28
  40346a:	4628      	mov	r0, r5
  40346c:	3004      	adds	r0, #4
  40346e:	46a2      	mov	sl, r4
  403470:	900f      	str	r0, [sp, #60]	; 0x3c
  403472:	f7fe be51 	b.w	402118 <_svfprintf_r+0xb0>
  403476:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40347a:	f7ff b867 	b.w	40254c <_svfprintf_r+0x4e4>
  40347e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403482:	f7ff ba15 	b.w	4028b0 <_svfprintf_r+0x848>
  403486:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40348a:	e6a6      	b.n	4031da <_svfprintf_r+0x1172>
  40348c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403490:	f7ff b8eb 	b.w	40266a <_svfprintf_r+0x602>
  403494:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403496:	230c      	movs	r3, #12
  403498:	6013      	str	r3, [r2, #0]
  40349a:	f04f 33ff 	mov.w	r3, #4294967295
  40349e:	9309      	str	r3, [sp, #36]	; 0x24
  4034a0:	f7fe bebd 	b.w	40221e <_svfprintf_r+0x1b6>
  4034a4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4034a8:	f7ff b99a 	b.w	4027e0 <_svfprintf_r+0x778>
  4034ac:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4034b0:	f7ff b976 	b.w	4027a0 <_svfprintf_r+0x738>
  4034b4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4034b8:	f7ff b959 	b.w	40276e <_svfprintf_r+0x706>
  4034bc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4034c0:	f7ff b912 	b.w	4026e8 <_svfprintf_r+0x680>

004034c4 <register_fini>:
  4034c4:	4b02      	ldr	r3, [pc, #8]	; (4034d0 <register_fini+0xc>)
  4034c6:	b113      	cbz	r3, 4034ce <register_fini+0xa>
  4034c8:	4802      	ldr	r0, [pc, #8]	; (4034d4 <register_fini+0x10>)
  4034ca:	f000 b805 	b.w	4034d8 <atexit>
  4034ce:	4770      	bx	lr
  4034d0:	00000000 	.word	0x00000000
  4034d4:	00404465 	.word	0x00404465

004034d8 <atexit>:
  4034d8:	2300      	movs	r3, #0
  4034da:	4601      	mov	r1, r0
  4034dc:	461a      	mov	r2, r3
  4034de:	4618      	mov	r0, r3
  4034e0:	f002 b83a 	b.w	405558 <__register_exitproc>

004034e4 <quorem>:
  4034e4:	6902      	ldr	r2, [r0, #16]
  4034e6:	690b      	ldr	r3, [r1, #16]
  4034e8:	4293      	cmp	r3, r2
  4034ea:	f300 808d 	bgt.w	403608 <quorem+0x124>
  4034ee:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4034f2:	f103 38ff 	add.w	r8, r3, #4294967295
  4034f6:	f101 0714 	add.w	r7, r1, #20
  4034fa:	f100 0b14 	add.w	fp, r0, #20
  4034fe:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403502:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403506:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40350a:	b083      	sub	sp, #12
  40350c:	3201      	adds	r2, #1
  40350e:	fbb3 f9f2 	udiv	r9, r3, r2
  403512:	eb0b 0304 	add.w	r3, fp, r4
  403516:	9400      	str	r4, [sp, #0]
  403518:	eb07 0a04 	add.w	sl, r7, r4
  40351c:	9301      	str	r3, [sp, #4]
  40351e:	f1b9 0f00 	cmp.w	r9, #0
  403522:	d039      	beq.n	403598 <quorem+0xb4>
  403524:	2500      	movs	r5, #0
  403526:	462e      	mov	r6, r5
  403528:	46bc      	mov	ip, r7
  40352a:	46de      	mov	lr, fp
  40352c:	f85c 4b04 	ldr.w	r4, [ip], #4
  403530:	f8de 3000 	ldr.w	r3, [lr]
  403534:	b2a2      	uxth	r2, r4
  403536:	fb09 5502 	mla	r5, r9, r2, r5
  40353a:	0c22      	lsrs	r2, r4, #16
  40353c:	0c2c      	lsrs	r4, r5, #16
  40353e:	fb09 4202 	mla	r2, r9, r2, r4
  403542:	b2ad      	uxth	r5, r5
  403544:	1b75      	subs	r5, r6, r5
  403546:	b296      	uxth	r6, r2
  403548:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40354c:	fa15 f383 	uxtah	r3, r5, r3
  403550:	eb06 4623 	add.w	r6, r6, r3, asr #16
  403554:	b29b      	uxth	r3, r3
  403556:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40355a:	45e2      	cmp	sl, ip
  40355c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  403560:	f84e 3b04 	str.w	r3, [lr], #4
  403564:	ea4f 4626 	mov.w	r6, r6, asr #16
  403568:	d2e0      	bcs.n	40352c <quorem+0x48>
  40356a:	9b00      	ldr	r3, [sp, #0]
  40356c:	f85b 3003 	ldr.w	r3, [fp, r3]
  403570:	b993      	cbnz	r3, 403598 <quorem+0xb4>
  403572:	9c01      	ldr	r4, [sp, #4]
  403574:	1f23      	subs	r3, r4, #4
  403576:	459b      	cmp	fp, r3
  403578:	d20c      	bcs.n	403594 <quorem+0xb0>
  40357a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40357e:	b94b      	cbnz	r3, 403594 <quorem+0xb0>
  403580:	f1a4 0308 	sub.w	r3, r4, #8
  403584:	e002      	b.n	40358c <quorem+0xa8>
  403586:	681a      	ldr	r2, [r3, #0]
  403588:	3b04      	subs	r3, #4
  40358a:	b91a      	cbnz	r2, 403594 <quorem+0xb0>
  40358c:	459b      	cmp	fp, r3
  40358e:	f108 38ff 	add.w	r8, r8, #4294967295
  403592:	d3f8      	bcc.n	403586 <quorem+0xa2>
  403594:	f8c0 8010 	str.w	r8, [r0, #16]
  403598:	4604      	mov	r4, r0
  40359a:	f001 fd65 	bl	405068 <__mcmp>
  40359e:	2800      	cmp	r0, #0
  4035a0:	db2e      	blt.n	403600 <quorem+0x11c>
  4035a2:	f109 0901 	add.w	r9, r9, #1
  4035a6:	465d      	mov	r5, fp
  4035a8:	2300      	movs	r3, #0
  4035aa:	f857 1b04 	ldr.w	r1, [r7], #4
  4035ae:	6828      	ldr	r0, [r5, #0]
  4035b0:	b28a      	uxth	r2, r1
  4035b2:	1a9a      	subs	r2, r3, r2
  4035b4:	0c0b      	lsrs	r3, r1, #16
  4035b6:	fa12 f280 	uxtah	r2, r2, r0
  4035ba:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4035be:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4035c2:	b292      	uxth	r2, r2
  4035c4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4035c8:	45ba      	cmp	sl, r7
  4035ca:	f845 2b04 	str.w	r2, [r5], #4
  4035ce:	ea4f 4323 	mov.w	r3, r3, asr #16
  4035d2:	d2ea      	bcs.n	4035aa <quorem+0xc6>
  4035d4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4035d8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4035dc:	b982      	cbnz	r2, 403600 <quorem+0x11c>
  4035de:	1f1a      	subs	r2, r3, #4
  4035e0:	4593      	cmp	fp, r2
  4035e2:	d20b      	bcs.n	4035fc <quorem+0x118>
  4035e4:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4035e8:	b942      	cbnz	r2, 4035fc <quorem+0x118>
  4035ea:	3b08      	subs	r3, #8
  4035ec:	e002      	b.n	4035f4 <quorem+0x110>
  4035ee:	681a      	ldr	r2, [r3, #0]
  4035f0:	3b04      	subs	r3, #4
  4035f2:	b91a      	cbnz	r2, 4035fc <quorem+0x118>
  4035f4:	459b      	cmp	fp, r3
  4035f6:	f108 38ff 	add.w	r8, r8, #4294967295
  4035fa:	d3f8      	bcc.n	4035ee <quorem+0x10a>
  4035fc:	f8c4 8010 	str.w	r8, [r4, #16]
  403600:	4648      	mov	r0, r9
  403602:	b003      	add	sp, #12
  403604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403608:	2000      	movs	r0, #0
  40360a:	4770      	bx	lr
  40360c:	0000      	movs	r0, r0
	...

00403610 <_dtoa_r>:
  403610:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403614:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403616:	b09b      	sub	sp, #108	; 0x6c
  403618:	4604      	mov	r4, r0
  40361a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40361c:	4692      	mov	sl, r2
  40361e:	469b      	mov	fp, r3
  403620:	b141      	cbz	r1, 403634 <_dtoa_r+0x24>
  403622:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403624:	604a      	str	r2, [r1, #4]
  403626:	2301      	movs	r3, #1
  403628:	4093      	lsls	r3, r2
  40362a:	608b      	str	r3, [r1, #8]
  40362c:	f001 fb44 	bl	404cb8 <_Bfree>
  403630:	2300      	movs	r3, #0
  403632:	6423      	str	r3, [r4, #64]	; 0x40
  403634:	f1bb 0f00 	cmp.w	fp, #0
  403638:	465d      	mov	r5, fp
  40363a:	db35      	blt.n	4036a8 <_dtoa_r+0x98>
  40363c:	2300      	movs	r3, #0
  40363e:	6033      	str	r3, [r6, #0]
  403640:	4b9d      	ldr	r3, [pc, #628]	; (4038b8 <_dtoa_r+0x2a8>)
  403642:	43ab      	bics	r3, r5
  403644:	d015      	beq.n	403672 <_dtoa_r+0x62>
  403646:	4650      	mov	r0, sl
  403648:	4659      	mov	r1, fp
  40364a:	2200      	movs	r2, #0
  40364c:	2300      	movs	r3, #0
  40364e:	f002 ff99 	bl	406584 <__aeabi_dcmpeq>
  403652:	4680      	mov	r8, r0
  403654:	2800      	cmp	r0, #0
  403656:	d02d      	beq.n	4036b4 <_dtoa_r+0xa4>
  403658:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40365a:	2301      	movs	r3, #1
  40365c:	6013      	str	r3, [r2, #0]
  40365e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403660:	2b00      	cmp	r3, #0
  403662:	f000 80bd 	beq.w	4037e0 <_dtoa_r+0x1d0>
  403666:	4895      	ldr	r0, [pc, #596]	; (4038bc <_dtoa_r+0x2ac>)
  403668:	6018      	str	r0, [r3, #0]
  40366a:	3801      	subs	r0, #1
  40366c:	b01b      	add	sp, #108	; 0x6c
  40366e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403672:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403674:	f242 730f 	movw	r3, #9999	; 0x270f
  403678:	6013      	str	r3, [r2, #0]
  40367a:	f1ba 0f00 	cmp.w	sl, #0
  40367e:	d10d      	bne.n	40369c <_dtoa_r+0x8c>
  403680:	f3c5 0513 	ubfx	r5, r5, #0, #20
  403684:	b955      	cbnz	r5, 40369c <_dtoa_r+0x8c>
  403686:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  403688:	488d      	ldr	r0, [pc, #564]	; (4038c0 <_dtoa_r+0x2b0>)
  40368a:	2b00      	cmp	r3, #0
  40368c:	d0ee      	beq.n	40366c <_dtoa_r+0x5c>
  40368e:	f100 0308 	add.w	r3, r0, #8
  403692:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  403694:	6013      	str	r3, [r2, #0]
  403696:	b01b      	add	sp, #108	; 0x6c
  403698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40369c:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40369e:	4889      	ldr	r0, [pc, #548]	; (4038c4 <_dtoa_r+0x2b4>)
  4036a0:	2b00      	cmp	r3, #0
  4036a2:	d0e3      	beq.n	40366c <_dtoa_r+0x5c>
  4036a4:	1cc3      	adds	r3, r0, #3
  4036a6:	e7f4      	b.n	403692 <_dtoa_r+0x82>
  4036a8:	2301      	movs	r3, #1
  4036aa:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4036ae:	6033      	str	r3, [r6, #0]
  4036b0:	46ab      	mov	fp, r5
  4036b2:	e7c5      	b.n	403640 <_dtoa_r+0x30>
  4036b4:	aa18      	add	r2, sp, #96	; 0x60
  4036b6:	ab19      	add	r3, sp, #100	; 0x64
  4036b8:	9201      	str	r2, [sp, #4]
  4036ba:	9300      	str	r3, [sp, #0]
  4036bc:	4652      	mov	r2, sl
  4036be:	465b      	mov	r3, fp
  4036c0:	4620      	mov	r0, r4
  4036c2:	f001 fd71 	bl	4051a8 <__d2b>
  4036c6:	0d2b      	lsrs	r3, r5, #20
  4036c8:	4681      	mov	r9, r0
  4036ca:	d071      	beq.n	4037b0 <_dtoa_r+0x1a0>
  4036cc:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4036d0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4036d4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4036d6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4036da:	4650      	mov	r0, sl
  4036dc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  4036e0:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  4036e4:	2200      	movs	r2, #0
  4036e6:	4b78      	ldr	r3, [pc, #480]	; (4038c8 <_dtoa_r+0x2b8>)
  4036e8:	f002 fb30 	bl	405d4c <__aeabi_dsub>
  4036ec:	a36c      	add	r3, pc, #432	; (adr r3, 4038a0 <_dtoa_r+0x290>)
  4036ee:	e9d3 2300 	ldrd	r2, r3, [r3]
  4036f2:	f002 fcdf 	bl	4060b4 <__aeabi_dmul>
  4036f6:	a36c      	add	r3, pc, #432	; (adr r3, 4038a8 <_dtoa_r+0x298>)
  4036f8:	e9d3 2300 	ldrd	r2, r3, [r3]
  4036fc:	f002 fb28 	bl	405d50 <__adddf3>
  403700:	e9cd 0102 	strd	r0, r1, [sp, #8]
  403704:	4630      	mov	r0, r6
  403706:	f002 fc6f 	bl	405fe8 <__aeabi_i2d>
  40370a:	a369      	add	r3, pc, #420	; (adr r3, 4038b0 <_dtoa_r+0x2a0>)
  40370c:	e9d3 2300 	ldrd	r2, r3, [r3]
  403710:	f002 fcd0 	bl	4060b4 <__aeabi_dmul>
  403714:	4602      	mov	r2, r0
  403716:	460b      	mov	r3, r1
  403718:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40371c:	f002 fb18 	bl	405d50 <__adddf3>
  403720:	e9cd 0104 	strd	r0, r1, [sp, #16]
  403724:	f002 ff76 	bl	406614 <__aeabi_d2iz>
  403728:	2200      	movs	r2, #0
  40372a:	9002      	str	r0, [sp, #8]
  40372c:	2300      	movs	r3, #0
  40372e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403732:	f002 ff31 	bl	406598 <__aeabi_dcmplt>
  403736:	2800      	cmp	r0, #0
  403738:	f040 8173 	bne.w	403a22 <_dtoa_r+0x412>
  40373c:	9d02      	ldr	r5, [sp, #8]
  40373e:	2d16      	cmp	r5, #22
  403740:	f200 815d 	bhi.w	4039fe <_dtoa_r+0x3ee>
  403744:	4b61      	ldr	r3, [pc, #388]	; (4038cc <_dtoa_r+0x2bc>)
  403746:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40374a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40374e:	4652      	mov	r2, sl
  403750:	465b      	mov	r3, fp
  403752:	f002 ff3f 	bl	4065d4 <__aeabi_dcmpgt>
  403756:	2800      	cmp	r0, #0
  403758:	f000 81c5 	beq.w	403ae6 <_dtoa_r+0x4d6>
  40375c:	1e6b      	subs	r3, r5, #1
  40375e:	9302      	str	r3, [sp, #8]
  403760:	2300      	movs	r3, #0
  403762:	930e      	str	r3, [sp, #56]	; 0x38
  403764:	1bbf      	subs	r7, r7, r6
  403766:	1e7b      	subs	r3, r7, #1
  403768:	9306      	str	r3, [sp, #24]
  40376a:	f100 8154 	bmi.w	403a16 <_dtoa_r+0x406>
  40376e:	2300      	movs	r3, #0
  403770:	9308      	str	r3, [sp, #32]
  403772:	9b02      	ldr	r3, [sp, #8]
  403774:	2b00      	cmp	r3, #0
  403776:	f2c0 8145 	blt.w	403a04 <_dtoa_r+0x3f4>
  40377a:	9a06      	ldr	r2, [sp, #24]
  40377c:	930d      	str	r3, [sp, #52]	; 0x34
  40377e:	4611      	mov	r1, r2
  403780:	4419      	add	r1, r3
  403782:	2300      	movs	r3, #0
  403784:	9106      	str	r1, [sp, #24]
  403786:	930c      	str	r3, [sp, #48]	; 0x30
  403788:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40378a:	2b09      	cmp	r3, #9
  40378c:	d82a      	bhi.n	4037e4 <_dtoa_r+0x1d4>
  40378e:	2b05      	cmp	r3, #5
  403790:	f340 865b 	ble.w	40444a <_dtoa_r+0xe3a>
  403794:	3b04      	subs	r3, #4
  403796:	9324      	str	r3, [sp, #144]	; 0x90
  403798:	2500      	movs	r5, #0
  40379a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40379c:	3b02      	subs	r3, #2
  40379e:	2b03      	cmp	r3, #3
  4037a0:	f200 8642 	bhi.w	404428 <_dtoa_r+0xe18>
  4037a4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4037a8:	02c903d4 	.word	0x02c903d4
  4037ac:	046103df 	.word	0x046103df
  4037b0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4037b2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4037b4:	443e      	add	r6, r7
  4037b6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4037ba:	2b20      	cmp	r3, #32
  4037bc:	f340 818e 	ble.w	403adc <_dtoa_r+0x4cc>
  4037c0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4037c4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4037c8:	409d      	lsls	r5, r3
  4037ca:	fa2a f000 	lsr.w	r0, sl, r0
  4037ce:	4328      	orrs	r0, r5
  4037d0:	f002 fbfa 	bl	405fc8 <__aeabi_ui2d>
  4037d4:	2301      	movs	r3, #1
  4037d6:	3e01      	subs	r6, #1
  4037d8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4037dc:	9314      	str	r3, [sp, #80]	; 0x50
  4037de:	e781      	b.n	4036e4 <_dtoa_r+0xd4>
  4037e0:	483b      	ldr	r0, [pc, #236]	; (4038d0 <_dtoa_r+0x2c0>)
  4037e2:	e743      	b.n	40366c <_dtoa_r+0x5c>
  4037e4:	2100      	movs	r1, #0
  4037e6:	6461      	str	r1, [r4, #68]	; 0x44
  4037e8:	4620      	mov	r0, r4
  4037ea:	9125      	str	r1, [sp, #148]	; 0x94
  4037ec:	f001 fa3e 	bl	404c6c <_Balloc>
  4037f0:	f04f 33ff 	mov.w	r3, #4294967295
  4037f4:	930a      	str	r3, [sp, #40]	; 0x28
  4037f6:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4037f8:	930f      	str	r3, [sp, #60]	; 0x3c
  4037fa:	2301      	movs	r3, #1
  4037fc:	9004      	str	r0, [sp, #16]
  4037fe:	6420      	str	r0, [r4, #64]	; 0x40
  403800:	9224      	str	r2, [sp, #144]	; 0x90
  403802:	930b      	str	r3, [sp, #44]	; 0x2c
  403804:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403806:	2b00      	cmp	r3, #0
  403808:	f2c0 80d9 	blt.w	4039be <_dtoa_r+0x3ae>
  40380c:	9a02      	ldr	r2, [sp, #8]
  40380e:	2a0e      	cmp	r2, #14
  403810:	f300 80d5 	bgt.w	4039be <_dtoa_r+0x3ae>
  403814:	4b2d      	ldr	r3, [pc, #180]	; (4038cc <_dtoa_r+0x2bc>)
  403816:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40381a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40381e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  403822:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403824:	2b00      	cmp	r3, #0
  403826:	f2c0 83ba 	blt.w	403f9e <_dtoa_r+0x98e>
  40382a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40382e:	4650      	mov	r0, sl
  403830:	462a      	mov	r2, r5
  403832:	4633      	mov	r3, r6
  403834:	4659      	mov	r1, fp
  403836:	f002 fd67 	bl	406308 <__aeabi_ddiv>
  40383a:	f002 feeb 	bl	406614 <__aeabi_d2iz>
  40383e:	4680      	mov	r8, r0
  403840:	f002 fbd2 	bl	405fe8 <__aeabi_i2d>
  403844:	462a      	mov	r2, r5
  403846:	4633      	mov	r3, r6
  403848:	f002 fc34 	bl	4060b4 <__aeabi_dmul>
  40384c:	460b      	mov	r3, r1
  40384e:	4602      	mov	r2, r0
  403850:	4659      	mov	r1, fp
  403852:	4650      	mov	r0, sl
  403854:	f002 fa7a 	bl	405d4c <__aeabi_dsub>
  403858:	9d04      	ldr	r5, [sp, #16]
  40385a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40385e:	702b      	strb	r3, [r5, #0]
  403860:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403862:	2b01      	cmp	r3, #1
  403864:	4606      	mov	r6, r0
  403866:	460f      	mov	r7, r1
  403868:	f105 0501 	add.w	r5, r5, #1
  40386c:	d068      	beq.n	403940 <_dtoa_r+0x330>
  40386e:	2200      	movs	r2, #0
  403870:	4b18      	ldr	r3, [pc, #96]	; (4038d4 <_dtoa_r+0x2c4>)
  403872:	f002 fc1f 	bl	4060b4 <__aeabi_dmul>
  403876:	2200      	movs	r2, #0
  403878:	2300      	movs	r3, #0
  40387a:	4606      	mov	r6, r0
  40387c:	460f      	mov	r7, r1
  40387e:	f002 fe81 	bl	406584 <__aeabi_dcmpeq>
  403882:	2800      	cmp	r0, #0
  403884:	f040 8088 	bne.w	403998 <_dtoa_r+0x388>
  403888:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40388c:	f04f 0a00 	mov.w	sl, #0
  403890:	f8df b040 	ldr.w	fp, [pc, #64]	; 4038d4 <_dtoa_r+0x2c4>
  403894:	940c      	str	r4, [sp, #48]	; 0x30
  403896:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40389a:	e028      	b.n	4038ee <_dtoa_r+0x2de>
  40389c:	f3af 8000 	nop.w
  4038a0:	636f4361 	.word	0x636f4361
  4038a4:	3fd287a7 	.word	0x3fd287a7
  4038a8:	8b60c8b3 	.word	0x8b60c8b3
  4038ac:	3fc68a28 	.word	0x3fc68a28
  4038b0:	509f79fb 	.word	0x509f79fb
  4038b4:	3fd34413 	.word	0x3fd34413
  4038b8:	7ff00000 	.word	0x7ff00000
  4038bc:	004076ad 	.word	0x004076ad
  4038c0:	004076d0 	.word	0x004076d0
  4038c4:	004076dc 	.word	0x004076dc
  4038c8:	3ff80000 	.word	0x3ff80000
  4038cc:	00407708 	.word	0x00407708
  4038d0:	004076ac 	.word	0x004076ac
  4038d4:	40240000 	.word	0x40240000
  4038d8:	f002 fbec 	bl	4060b4 <__aeabi_dmul>
  4038dc:	2200      	movs	r2, #0
  4038de:	2300      	movs	r3, #0
  4038e0:	4606      	mov	r6, r0
  4038e2:	460f      	mov	r7, r1
  4038e4:	f002 fe4e 	bl	406584 <__aeabi_dcmpeq>
  4038e8:	2800      	cmp	r0, #0
  4038ea:	f040 83c1 	bne.w	404070 <_dtoa_r+0xa60>
  4038ee:	4642      	mov	r2, r8
  4038f0:	464b      	mov	r3, r9
  4038f2:	4630      	mov	r0, r6
  4038f4:	4639      	mov	r1, r7
  4038f6:	f002 fd07 	bl	406308 <__aeabi_ddiv>
  4038fa:	f002 fe8b 	bl	406614 <__aeabi_d2iz>
  4038fe:	4604      	mov	r4, r0
  403900:	f002 fb72 	bl	405fe8 <__aeabi_i2d>
  403904:	4642      	mov	r2, r8
  403906:	464b      	mov	r3, r9
  403908:	f002 fbd4 	bl	4060b4 <__aeabi_dmul>
  40390c:	4602      	mov	r2, r0
  40390e:	460b      	mov	r3, r1
  403910:	4630      	mov	r0, r6
  403912:	4639      	mov	r1, r7
  403914:	f002 fa1a 	bl	405d4c <__aeabi_dsub>
  403918:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40391c:	9e04      	ldr	r6, [sp, #16]
  40391e:	f805 eb01 	strb.w	lr, [r5], #1
  403922:	eba5 0e06 	sub.w	lr, r5, r6
  403926:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  403928:	45b6      	cmp	lr, r6
  40392a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40392e:	4652      	mov	r2, sl
  403930:	465b      	mov	r3, fp
  403932:	d1d1      	bne.n	4038d8 <_dtoa_r+0x2c8>
  403934:	46a0      	mov	r8, r4
  403936:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40393a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40393c:	4606      	mov	r6, r0
  40393e:	460f      	mov	r7, r1
  403940:	4632      	mov	r2, r6
  403942:	463b      	mov	r3, r7
  403944:	4630      	mov	r0, r6
  403946:	4639      	mov	r1, r7
  403948:	f002 fa02 	bl	405d50 <__adddf3>
  40394c:	4606      	mov	r6, r0
  40394e:	460f      	mov	r7, r1
  403950:	4602      	mov	r2, r0
  403952:	460b      	mov	r3, r1
  403954:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403958:	f002 fe1e 	bl	406598 <__aeabi_dcmplt>
  40395c:	b948      	cbnz	r0, 403972 <_dtoa_r+0x362>
  40395e:	4632      	mov	r2, r6
  403960:	463b      	mov	r3, r7
  403962:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403966:	f002 fe0d 	bl	406584 <__aeabi_dcmpeq>
  40396a:	b1a8      	cbz	r0, 403998 <_dtoa_r+0x388>
  40396c:	f018 0f01 	tst.w	r8, #1
  403970:	d012      	beq.n	403998 <_dtoa_r+0x388>
  403972:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403976:	9a04      	ldr	r2, [sp, #16]
  403978:	1e6b      	subs	r3, r5, #1
  40397a:	e004      	b.n	403986 <_dtoa_r+0x376>
  40397c:	429a      	cmp	r2, r3
  40397e:	f000 8401 	beq.w	404184 <_dtoa_r+0xb74>
  403982:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  403986:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40398a:	f103 0501 	add.w	r5, r3, #1
  40398e:	d0f5      	beq.n	40397c <_dtoa_r+0x36c>
  403990:	f108 0801 	add.w	r8, r8, #1
  403994:	f883 8000 	strb.w	r8, [r3]
  403998:	4649      	mov	r1, r9
  40399a:	4620      	mov	r0, r4
  40399c:	f001 f98c 	bl	404cb8 <_Bfree>
  4039a0:	2200      	movs	r2, #0
  4039a2:	9b02      	ldr	r3, [sp, #8]
  4039a4:	702a      	strb	r2, [r5, #0]
  4039a6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4039a8:	3301      	adds	r3, #1
  4039aa:	6013      	str	r3, [r2, #0]
  4039ac:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4039ae:	2b00      	cmp	r3, #0
  4039b0:	f000 839e 	beq.w	4040f0 <_dtoa_r+0xae0>
  4039b4:	9804      	ldr	r0, [sp, #16]
  4039b6:	601d      	str	r5, [r3, #0]
  4039b8:	b01b      	add	sp, #108	; 0x6c
  4039ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039be:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4039c0:	2a00      	cmp	r2, #0
  4039c2:	d03e      	beq.n	403a42 <_dtoa_r+0x432>
  4039c4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4039c6:	2a01      	cmp	r2, #1
  4039c8:	f340 8311 	ble.w	403fee <_dtoa_r+0x9de>
  4039cc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4039ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4039d0:	1e5f      	subs	r7, r3, #1
  4039d2:	42ba      	cmp	r2, r7
  4039d4:	f2c0 838f 	blt.w	4040f6 <_dtoa_r+0xae6>
  4039d8:	1bd7      	subs	r7, r2, r7
  4039da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4039dc:	2b00      	cmp	r3, #0
  4039de:	f2c0 848b 	blt.w	4042f8 <_dtoa_r+0xce8>
  4039e2:	9d08      	ldr	r5, [sp, #32]
  4039e4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4039e6:	9a08      	ldr	r2, [sp, #32]
  4039e8:	441a      	add	r2, r3
  4039ea:	9208      	str	r2, [sp, #32]
  4039ec:	9a06      	ldr	r2, [sp, #24]
  4039ee:	2101      	movs	r1, #1
  4039f0:	441a      	add	r2, r3
  4039f2:	4620      	mov	r0, r4
  4039f4:	9206      	str	r2, [sp, #24]
  4039f6:	f001 f9f9 	bl	404dec <__i2b>
  4039fa:	4606      	mov	r6, r0
  4039fc:	e024      	b.n	403a48 <_dtoa_r+0x438>
  4039fe:	2301      	movs	r3, #1
  403a00:	930e      	str	r3, [sp, #56]	; 0x38
  403a02:	e6af      	b.n	403764 <_dtoa_r+0x154>
  403a04:	9a08      	ldr	r2, [sp, #32]
  403a06:	9b02      	ldr	r3, [sp, #8]
  403a08:	1ad2      	subs	r2, r2, r3
  403a0a:	425b      	negs	r3, r3
  403a0c:	930c      	str	r3, [sp, #48]	; 0x30
  403a0e:	2300      	movs	r3, #0
  403a10:	9208      	str	r2, [sp, #32]
  403a12:	930d      	str	r3, [sp, #52]	; 0x34
  403a14:	e6b8      	b.n	403788 <_dtoa_r+0x178>
  403a16:	f1c7 0301 	rsb	r3, r7, #1
  403a1a:	9308      	str	r3, [sp, #32]
  403a1c:	2300      	movs	r3, #0
  403a1e:	9306      	str	r3, [sp, #24]
  403a20:	e6a7      	b.n	403772 <_dtoa_r+0x162>
  403a22:	9d02      	ldr	r5, [sp, #8]
  403a24:	4628      	mov	r0, r5
  403a26:	f002 fadf 	bl	405fe8 <__aeabi_i2d>
  403a2a:	4602      	mov	r2, r0
  403a2c:	460b      	mov	r3, r1
  403a2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  403a32:	f002 fda7 	bl	406584 <__aeabi_dcmpeq>
  403a36:	2800      	cmp	r0, #0
  403a38:	f47f ae80 	bne.w	40373c <_dtoa_r+0x12c>
  403a3c:	1e6b      	subs	r3, r5, #1
  403a3e:	9302      	str	r3, [sp, #8]
  403a40:	e67c      	b.n	40373c <_dtoa_r+0x12c>
  403a42:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403a44:	9d08      	ldr	r5, [sp, #32]
  403a46:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403a48:	2d00      	cmp	r5, #0
  403a4a:	dd0c      	ble.n	403a66 <_dtoa_r+0x456>
  403a4c:	9906      	ldr	r1, [sp, #24]
  403a4e:	2900      	cmp	r1, #0
  403a50:	460b      	mov	r3, r1
  403a52:	dd08      	ble.n	403a66 <_dtoa_r+0x456>
  403a54:	42a9      	cmp	r1, r5
  403a56:	9a08      	ldr	r2, [sp, #32]
  403a58:	bfa8      	it	ge
  403a5a:	462b      	movge	r3, r5
  403a5c:	1ad2      	subs	r2, r2, r3
  403a5e:	1aed      	subs	r5, r5, r3
  403a60:	1acb      	subs	r3, r1, r3
  403a62:	9208      	str	r2, [sp, #32]
  403a64:	9306      	str	r3, [sp, #24]
  403a66:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403a68:	b1d3      	cbz	r3, 403aa0 <_dtoa_r+0x490>
  403a6a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403a6c:	2b00      	cmp	r3, #0
  403a6e:	f000 82b7 	beq.w	403fe0 <_dtoa_r+0x9d0>
  403a72:	2f00      	cmp	r7, #0
  403a74:	dd10      	ble.n	403a98 <_dtoa_r+0x488>
  403a76:	4631      	mov	r1, r6
  403a78:	463a      	mov	r2, r7
  403a7a:	4620      	mov	r0, r4
  403a7c:	f001 fa52 	bl	404f24 <__pow5mult>
  403a80:	464a      	mov	r2, r9
  403a82:	4601      	mov	r1, r0
  403a84:	4606      	mov	r6, r0
  403a86:	4620      	mov	r0, r4
  403a88:	f001 f9ba 	bl	404e00 <__multiply>
  403a8c:	4649      	mov	r1, r9
  403a8e:	4680      	mov	r8, r0
  403a90:	4620      	mov	r0, r4
  403a92:	f001 f911 	bl	404cb8 <_Bfree>
  403a96:	46c1      	mov	r9, r8
  403a98:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403a9a:	1bda      	subs	r2, r3, r7
  403a9c:	f040 82a1 	bne.w	403fe2 <_dtoa_r+0x9d2>
  403aa0:	2101      	movs	r1, #1
  403aa2:	4620      	mov	r0, r4
  403aa4:	f001 f9a2 	bl	404dec <__i2b>
  403aa8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403aaa:	2b00      	cmp	r3, #0
  403aac:	4680      	mov	r8, r0
  403aae:	dd1c      	ble.n	403aea <_dtoa_r+0x4da>
  403ab0:	4601      	mov	r1, r0
  403ab2:	461a      	mov	r2, r3
  403ab4:	4620      	mov	r0, r4
  403ab6:	f001 fa35 	bl	404f24 <__pow5mult>
  403aba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403abc:	2b01      	cmp	r3, #1
  403abe:	4680      	mov	r8, r0
  403ac0:	f340 8254 	ble.w	403f6c <_dtoa_r+0x95c>
  403ac4:	2300      	movs	r3, #0
  403ac6:	930c      	str	r3, [sp, #48]	; 0x30
  403ac8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  403acc:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  403ad0:	6918      	ldr	r0, [r3, #16]
  403ad2:	f001 f93b 	bl	404d4c <__hi0bits>
  403ad6:	f1c0 0020 	rsb	r0, r0, #32
  403ada:	e010      	b.n	403afe <_dtoa_r+0x4ee>
  403adc:	f1c3 0520 	rsb	r5, r3, #32
  403ae0:	fa0a f005 	lsl.w	r0, sl, r5
  403ae4:	e674      	b.n	4037d0 <_dtoa_r+0x1c0>
  403ae6:	900e      	str	r0, [sp, #56]	; 0x38
  403ae8:	e63c      	b.n	403764 <_dtoa_r+0x154>
  403aea:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403aec:	2b01      	cmp	r3, #1
  403aee:	f340 8287 	ble.w	404000 <_dtoa_r+0x9f0>
  403af2:	2300      	movs	r3, #0
  403af4:	930c      	str	r3, [sp, #48]	; 0x30
  403af6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403af8:	2001      	movs	r0, #1
  403afa:	2b00      	cmp	r3, #0
  403afc:	d1e4      	bne.n	403ac8 <_dtoa_r+0x4b8>
  403afe:	9a06      	ldr	r2, [sp, #24]
  403b00:	4410      	add	r0, r2
  403b02:	f010 001f 	ands.w	r0, r0, #31
  403b06:	f000 80a1 	beq.w	403c4c <_dtoa_r+0x63c>
  403b0a:	f1c0 0320 	rsb	r3, r0, #32
  403b0e:	2b04      	cmp	r3, #4
  403b10:	f340 849e 	ble.w	404450 <_dtoa_r+0xe40>
  403b14:	9b08      	ldr	r3, [sp, #32]
  403b16:	f1c0 001c 	rsb	r0, r0, #28
  403b1a:	4403      	add	r3, r0
  403b1c:	9308      	str	r3, [sp, #32]
  403b1e:	4613      	mov	r3, r2
  403b20:	4403      	add	r3, r0
  403b22:	4405      	add	r5, r0
  403b24:	9306      	str	r3, [sp, #24]
  403b26:	9b08      	ldr	r3, [sp, #32]
  403b28:	2b00      	cmp	r3, #0
  403b2a:	dd05      	ble.n	403b38 <_dtoa_r+0x528>
  403b2c:	4649      	mov	r1, r9
  403b2e:	461a      	mov	r2, r3
  403b30:	4620      	mov	r0, r4
  403b32:	f001 fa47 	bl	404fc4 <__lshift>
  403b36:	4681      	mov	r9, r0
  403b38:	9b06      	ldr	r3, [sp, #24]
  403b3a:	2b00      	cmp	r3, #0
  403b3c:	dd05      	ble.n	403b4a <_dtoa_r+0x53a>
  403b3e:	4641      	mov	r1, r8
  403b40:	461a      	mov	r2, r3
  403b42:	4620      	mov	r0, r4
  403b44:	f001 fa3e 	bl	404fc4 <__lshift>
  403b48:	4680      	mov	r8, r0
  403b4a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403b4c:	2b00      	cmp	r3, #0
  403b4e:	f040 8086 	bne.w	403c5e <_dtoa_r+0x64e>
  403b52:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b54:	2b00      	cmp	r3, #0
  403b56:	f340 8266 	ble.w	404026 <_dtoa_r+0xa16>
  403b5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403b5c:	2b00      	cmp	r3, #0
  403b5e:	f000 8098 	beq.w	403c92 <_dtoa_r+0x682>
  403b62:	2d00      	cmp	r5, #0
  403b64:	dd05      	ble.n	403b72 <_dtoa_r+0x562>
  403b66:	4631      	mov	r1, r6
  403b68:	462a      	mov	r2, r5
  403b6a:	4620      	mov	r0, r4
  403b6c:	f001 fa2a 	bl	404fc4 <__lshift>
  403b70:	4606      	mov	r6, r0
  403b72:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403b74:	2b00      	cmp	r3, #0
  403b76:	f040 8337 	bne.w	4041e8 <_dtoa_r+0xbd8>
  403b7a:	9606      	str	r6, [sp, #24]
  403b7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b7e:	9a04      	ldr	r2, [sp, #16]
  403b80:	f8dd b018 	ldr.w	fp, [sp, #24]
  403b84:	3b01      	subs	r3, #1
  403b86:	18d3      	adds	r3, r2, r3
  403b88:	930b      	str	r3, [sp, #44]	; 0x2c
  403b8a:	f00a 0301 	and.w	r3, sl, #1
  403b8e:	930c      	str	r3, [sp, #48]	; 0x30
  403b90:	4617      	mov	r7, r2
  403b92:	46c2      	mov	sl, r8
  403b94:	4651      	mov	r1, sl
  403b96:	4648      	mov	r0, r9
  403b98:	f7ff fca4 	bl	4034e4 <quorem>
  403b9c:	4631      	mov	r1, r6
  403b9e:	4605      	mov	r5, r0
  403ba0:	4648      	mov	r0, r9
  403ba2:	f001 fa61 	bl	405068 <__mcmp>
  403ba6:	465a      	mov	r2, fp
  403ba8:	900a      	str	r0, [sp, #40]	; 0x28
  403baa:	4651      	mov	r1, sl
  403bac:	4620      	mov	r0, r4
  403bae:	f001 fa77 	bl	4050a0 <__mdiff>
  403bb2:	68c2      	ldr	r2, [r0, #12]
  403bb4:	4680      	mov	r8, r0
  403bb6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  403bba:	2a00      	cmp	r2, #0
  403bbc:	f040 822b 	bne.w	404016 <_dtoa_r+0xa06>
  403bc0:	4601      	mov	r1, r0
  403bc2:	4648      	mov	r0, r9
  403bc4:	9308      	str	r3, [sp, #32]
  403bc6:	f001 fa4f 	bl	405068 <__mcmp>
  403bca:	4641      	mov	r1, r8
  403bcc:	9006      	str	r0, [sp, #24]
  403bce:	4620      	mov	r0, r4
  403bd0:	f001 f872 	bl	404cb8 <_Bfree>
  403bd4:	9a06      	ldr	r2, [sp, #24]
  403bd6:	9b08      	ldr	r3, [sp, #32]
  403bd8:	b932      	cbnz	r2, 403be8 <_dtoa_r+0x5d8>
  403bda:	9924      	ldr	r1, [sp, #144]	; 0x90
  403bdc:	b921      	cbnz	r1, 403be8 <_dtoa_r+0x5d8>
  403bde:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403be0:	2a00      	cmp	r2, #0
  403be2:	f000 83ef 	beq.w	4043c4 <_dtoa_r+0xdb4>
  403be6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403be8:	990a      	ldr	r1, [sp, #40]	; 0x28
  403bea:	2900      	cmp	r1, #0
  403bec:	f2c0 829f 	blt.w	40412e <_dtoa_r+0xb1e>
  403bf0:	d105      	bne.n	403bfe <_dtoa_r+0x5ee>
  403bf2:	9924      	ldr	r1, [sp, #144]	; 0x90
  403bf4:	b919      	cbnz	r1, 403bfe <_dtoa_r+0x5ee>
  403bf6:	990c      	ldr	r1, [sp, #48]	; 0x30
  403bf8:	2900      	cmp	r1, #0
  403bfa:	f000 8298 	beq.w	40412e <_dtoa_r+0xb1e>
  403bfe:	2a00      	cmp	r2, #0
  403c00:	f300 8306 	bgt.w	404210 <_dtoa_r+0xc00>
  403c04:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403c06:	703b      	strb	r3, [r7, #0]
  403c08:	f107 0801 	add.w	r8, r7, #1
  403c0c:	4297      	cmp	r7, r2
  403c0e:	4645      	mov	r5, r8
  403c10:	f000 830c 	beq.w	40422c <_dtoa_r+0xc1c>
  403c14:	4649      	mov	r1, r9
  403c16:	2300      	movs	r3, #0
  403c18:	220a      	movs	r2, #10
  403c1a:	4620      	mov	r0, r4
  403c1c:	f001 f856 	bl	404ccc <__multadd>
  403c20:	455e      	cmp	r6, fp
  403c22:	4681      	mov	r9, r0
  403c24:	4631      	mov	r1, r6
  403c26:	f04f 0300 	mov.w	r3, #0
  403c2a:	f04f 020a 	mov.w	r2, #10
  403c2e:	4620      	mov	r0, r4
  403c30:	f000 81eb 	beq.w	40400a <_dtoa_r+0x9fa>
  403c34:	f001 f84a 	bl	404ccc <__multadd>
  403c38:	4659      	mov	r1, fp
  403c3a:	4606      	mov	r6, r0
  403c3c:	2300      	movs	r3, #0
  403c3e:	220a      	movs	r2, #10
  403c40:	4620      	mov	r0, r4
  403c42:	f001 f843 	bl	404ccc <__multadd>
  403c46:	4647      	mov	r7, r8
  403c48:	4683      	mov	fp, r0
  403c4a:	e7a3      	b.n	403b94 <_dtoa_r+0x584>
  403c4c:	201c      	movs	r0, #28
  403c4e:	9b08      	ldr	r3, [sp, #32]
  403c50:	4403      	add	r3, r0
  403c52:	9308      	str	r3, [sp, #32]
  403c54:	9b06      	ldr	r3, [sp, #24]
  403c56:	4403      	add	r3, r0
  403c58:	4405      	add	r5, r0
  403c5a:	9306      	str	r3, [sp, #24]
  403c5c:	e763      	b.n	403b26 <_dtoa_r+0x516>
  403c5e:	4641      	mov	r1, r8
  403c60:	4648      	mov	r0, r9
  403c62:	f001 fa01 	bl	405068 <__mcmp>
  403c66:	2800      	cmp	r0, #0
  403c68:	f6bf af73 	bge.w	403b52 <_dtoa_r+0x542>
  403c6c:	9f02      	ldr	r7, [sp, #8]
  403c6e:	4649      	mov	r1, r9
  403c70:	2300      	movs	r3, #0
  403c72:	220a      	movs	r2, #10
  403c74:	4620      	mov	r0, r4
  403c76:	3f01      	subs	r7, #1
  403c78:	9702      	str	r7, [sp, #8]
  403c7a:	f001 f827 	bl	404ccc <__multadd>
  403c7e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403c80:	4681      	mov	r9, r0
  403c82:	2b00      	cmp	r3, #0
  403c84:	f040 83b6 	bne.w	4043f4 <_dtoa_r+0xde4>
  403c88:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403c8a:	2b00      	cmp	r3, #0
  403c8c:	f340 83bf 	ble.w	40440e <_dtoa_r+0xdfe>
  403c90:	930a      	str	r3, [sp, #40]	; 0x28
  403c92:	f8dd b010 	ldr.w	fp, [sp, #16]
  403c96:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403c98:	465d      	mov	r5, fp
  403c9a:	e002      	b.n	403ca2 <_dtoa_r+0x692>
  403c9c:	f001 f816 	bl	404ccc <__multadd>
  403ca0:	4681      	mov	r9, r0
  403ca2:	4641      	mov	r1, r8
  403ca4:	4648      	mov	r0, r9
  403ca6:	f7ff fc1d 	bl	4034e4 <quorem>
  403caa:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  403cae:	f805 ab01 	strb.w	sl, [r5], #1
  403cb2:	eba5 030b 	sub.w	r3, r5, fp
  403cb6:	42bb      	cmp	r3, r7
  403cb8:	f04f 020a 	mov.w	r2, #10
  403cbc:	f04f 0300 	mov.w	r3, #0
  403cc0:	4649      	mov	r1, r9
  403cc2:	4620      	mov	r0, r4
  403cc4:	dbea      	blt.n	403c9c <_dtoa_r+0x68c>
  403cc6:	9b04      	ldr	r3, [sp, #16]
  403cc8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403cca:	2a01      	cmp	r2, #1
  403ccc:	bfac      	ite	ge
  403cce:	189b      	addge	r3, r3, r2
  403cd0:	3301      	addlt	r3, #1
  403cd2:	461d      	mov	r5, r3
  403cd4:	f04f 0b00 	mov.w	fp, #0
  403cd8:	4649      	mov	r1, r9
  403cda:	2201      	movs	r2, #1
  403cdc:	4620      	mov	r0, r4
  403cde:	f001 f971 	bl	404fc4 <__lshift>
  403ce2:	4641      	mov	r1, r8
  403ce4:	4681      	mov	r9, r0
  403ce6:	f001 f9bf 	bl	405068 <__mcmp>
  403cea:	2800      	cmp	r0, #0
  403cec:	f340 823d 	ble.w	40416a <_dtoa_r+0xb5a>
  403cf0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  403cf4:	9904      	ldr	r1, [sp, #16]
  403cf6:	1e6b      	subs	r3, r5, #1
  403cf8:	e004      	b.n	403d04 <_dtoa_r+0x6f4>
  403cfa:	428b      	cmp	r3, r1
  403cfc:	f000 81ae 	beq.w	40405c <_dtoa_r+0xa4c>
  403d00:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  403d04:	2a39      	cmp	r2, #57	; 0x39
  403d06:	f103 0501 	add.w	r5, r3, #1
  403d0a:	d0f6      	beq.n	403cfa <_dtoa_r+0x6ea>
  403d0c:	3201      	adds	r2, #1
  403d0e:	701a      	strb	r2, [r3, #0]
  403d10:	4641      	mov	r1, r8
  403d12:	4620      	mov	r0, r4
  403d14:	f000 ffd0 	bl	404cb8 <_Bfree>
  403d18:	2e00      	cmp	r6, #0
  403d1a:	f43f ae3d 	beq.w	403998 <_dtoa_r+0x388>
  403d1e:	f1bb 0f00 	cmp.w	fp, #0
  403d22:	d005      	beq.n	403d30 <_dtoa_r+0x720>
  403d24:	45b3      	cmp	fp, r6
  403d26:	d003      	beq.n	403d30 <_dtoa_r+0x720>
  403d28:	4659      	mov	r1, fp
  403d2a:	4620      	mov	r0, r4
  403d2c:	f000 ffc4 	bl	404cb8 <_Bfree>
  403d30:	4631      	mov	r1, r6
  403d32:	4620      	mov	r0, r4
  403d34:	f000 ffc0 	bl	404cb8 <_Bfree>
  403d38:	e62e      	b.n	403998 <_dtoa_r+0x388>
  403d3a:	2300      	movs	r3, #0
  403d3c:	930b      	str	r3, [sp, #44]	; 0x2c
  403d3e:	9b02      	ldr	r3, [sp, #8]
  403d40:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403d42:	4413      	add	r3, r2
  403d44:	930f      	str	r3, [sp, #60]	; 0x3c
  403d46:	3301      	adds	r3, #1
  403d48:	2b01      	cmp	r3, #1
  403d4a:	461f      	mov	r7, r3
  403d4c:	461e      	mov	r6, r3
  403d4e:	930a      	str	r3, [sp, #40]	; 0x28
  403d50:	bfb8      	it	lt
  403d52:	2701      	movlt	r7, #1
  403d54:	2100      	movs	r1, #0
  403d56:	2f17      	cmp	r7, #23
  403d58:	6461      	str	r1, [r4, #68]	; 0x44
  403d5a:	d90a      	bls.n	403d72 <_dtoa_r+0x762>
  403d5c:	2201      	movs	r2, #1
  403d5e:	2304      	movs	r3, #4
  403d60:	005b      	lsls	r3, r3, #1
  403d62:	f103 0014 	add.w	r0, r3, #20
  403d66:	4287      	cmp	r7, r0
  403d68:	4611      	mov	r1, r2
  403d6a:	f102 0201 	add.w	r2, r2, #1
  403d6e:	d2f7      	bcs.n	403d60 <_dtoa_r+0x750>
  403d70:	6461      	str	r1, [r4, #68]	; 0x44
  403d72:	4620      	mov	r0, r4
  403d74:	f000 ff7a 	bl	404c6c <_Balloc>
  403d78:	2e0e      	cmp	r6, #14
  403d7a:	9004      	str	r0, [sp, #16]
  403d7c:	6420      	str	r0, [r4, #64]	; 0x40
  403d7e:	f63f ad41 	bhi.w	403804 <_dtoa_r+0x1f4>
  403d82:	2d00      	cmp	r5, #0
  403d84:	f43f ad3e 	beq.w	403804 <_dtoa_r+0x1f4>
  403d88:	9902      	ldr	r1, [sp, #8]
  403d8a:	2900      	cmp	r1, #0
  403d8c:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403d90:	f340 8202 	ble.w	404198 <_dtoa_r+0xb88>
  403d94:	4bb8      	ldr	r3, [pc, #736]	; (404078 <_dtoa_r+0xa68>)
  403d96:	f001 020f 	and.w	r2, r1, #15
  403d9a:	110d      	asrs	r5, r1, #4
  403d9c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403da0:	06e9      	lsls	r1, r5, #27
  403da2:	e9d3 6700 	ldrd	r6, r7, [r3]
  403da6:	f140 81ae 	bpl.w	404106 <_dtoa_r+0xaf6>
  403daa:	4bb4      	ldr	r3, [pc, #720]	; (40407c <_dtoa_r+0xa6c>)
  403dac:	4650      	mov	r0, sl
  403dae:	4659      	mov	r1, fp
  403db0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  403db4:	f002 faa8 	bl	406308 <__aeabi_ddiv>
  403db8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  403dbc:	f005 050f 	and.w	r5, r5, #15
  403dc0:	f04f 0a03 	mov.w	sl, #3
  403dc4:	b18d      	cbz	r5, 403dea <_dtoa_r+0x7da>
  403dc6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40407c <_dtoa_r+0xa6c>
  403dca:	07ea      	lsls	r2, r5, #31
  403dcc:	d509      	bpl.n	403de2 <_dtoa_r+0x7d2>
  403dce:	4630      	mov	r0, r6
  403dd0:	4639      	mov	r1, r7
  403dd2:	e9d8 2300 	ldrd	r2, r3, [r8]
  403dd6:	f002 f96d 	bl	4060b4 <__aeabi_dmul>
  403dda:	f10a 0a01 	add.w	sl, sl, #1
  403dde:	4606      	mov	r6, r0
  403de0:	460f      	mov	r7, r1
  403de2:	106d      	asrs	r5, r5, #1
  403de4:	f108 0808 	add.w	r8, r8, #8
  403de8:	d1ef      	bne.n	403dca <_dtoa_r+0x7ba>
  403dea:	463b      	mov	r3, r7
  403dec:	4632      	mov	r2, r6
  403dee:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  403df2:	f002 fa89 	bl	406308 <__aeabi_ddiv>
  403df6:	4607      	mov	r7, r0
  403df8:	4688      	mov	r8, r1
  403dfa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403dfc:	b143      	cbz	r3, 403e10 <_dtoa_r+0x800>
  403dfe:	2200      	movs	r2, #0
  403e00:	4b9f      	ldr	r3, [pc, #636]	; (404080 <_dtoa_r+0xa70>)
  403e02:	4638      	mov	r0, r7
  403e04:	4641      	mov	r1, r8
  403e06:	f002 fbc7 	bl	406598 <__aeabi_dcmplt>
  403e0a:	2800      	cmp	r0, #0
  403e0c:	f040 8286 	bne.w	40431c <_dtoa_r+0xd0c>
  403e10:	4650      	mov	r0, sl
  403e12:	f002 f8e9 	bl	405fe8 <__aeabi_i2d>
  403e16:	463a      	mov	r2, r7
  403e18:	4643      	mov	r3, r8
  403e1a:	f002 f94b 	bl	4060b4 <__aeabi_dmul>
  403e1e:	4b99      	ldr	r3, [pc, #612]	; (404084 <_dtoa_r+0xa74>)
  403e20:	2200      	movs	r2, #0
  403e22:	f001 ff95 	bl	405d50 <__adddf3>
  403e26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e28:	4605      	mov	r5, r0
  403e2a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403e2e:	2b00      	cmp	r3, #0
  403e30:	f000 813e 	beq.w	4040b0 <_dtoa_r+0xaa0>
  403e34:	9b02      	ldr	r3, [sp, #8]
  403e36:	9315      	str	r3, [sp, #84]	; 0x54
  403e38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e3a:	9312      	str	r3, [sp, #72]	; 0x48
  403e3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403e3e:	2b00      	cmp	r3, #0
  403e40:	f000 81fa 	beq.w	404238 <_dtoa_r+0xc28>
  403e44:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403e46:	4b8c      	ldr	r3, [pc, #560]	; (404078 <_dtoa_r+0xa68>)
  403e48:	498f      	ldr	r1, [pc, #572]	; (404088 <_dtoa_r+0xa78>)
  403e4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403e4e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  403e52:	2000      	movs	r0, #0
  403e54:	f002 fa58 	bl	406308 <__aeabi_ddiv>
  403e58:	462a      	mov	r2, r5
  403e5a:	4633      	mov	r3, r6
  403e5c:	f001 ff76 	bl	405d4c <__aeabi_dsub>
  403e60:	4682      	mov	sl, r0
  403e62:	468b      	mov	fp, r1
  403e64:	4638      	mov	r0, r7
  403e66:	4641      	mov	r1, r8
  403e68:	f002 fbd4 	bl	406614 <__aeabi_d2iz>
  403e6c:	4605      	mov	r5, r0
  403e6e:	f002 f8bb 	bl	405fe8 <__aeabi_i2d>
  403e72:	4602      	mov	r2, r0
  403e74:	460b      	mov	r3, r1
  403e76:	4638      	mov	r0, r7
  403e78:	4641      	mov	r1, r8
  403e7a:	f001 ff67 	bl	405d4c <__aeabi_dsub>
  403e7e:	3530      	adds	r5, #48	; 0x30
  403e80:	fa5f f885 	uxtb.w	r8, r5
  403e84:	9d04      	ldr	r5, [sp, #16]
  403e86:	4606      	mov	r6, r0
  403e88:	460f      	mov	r7, r1
  403e8a:	f885 8000 	strb.w	r8, [r5]
  403e8e:	4602      	mov	r2, r0
  403e90:	460b      	mov	r3, r1
  403e92:	4650      	mov	r0, sl
  403e94:	4659      	mov	r1, fp
  403e96:	3501      	adds	r5, #1
  403e98:	f002 fb9c 	bl	4065d4 <__aeabi_dcmpgt>
  403e9c:	2800      	cmp	r0, #0
  403e9e:	d154      	bne.n	403f4a <_dtoa_r+0x93a>
  403ea0:	4632      	mov	r2, r6
  403ea2:	463b      	mov	r3, r7
  403ea4:	2000      	movs	r0, #0
  403ea6:	4976      	ldr	r1, [pc, #472]	; (404080 <_dtoa_r+0xa70>)
  403ea8:	f001 ff50 	bl	405d4c <__aeabi_dsub>
  403eac:	4602      	mov	r2, r0
  403eae:	460b      	mov	r3, r1
  403eb0:	4650      	mov	r0, sl
  403eb2:	4659      	mov	r1, fp
  403eb4:	f002 fb8e 	bl	4065d4 <__aeabi_dcmpgt>
  403eb8:	2800      	cmp	r0, #0
  403eba:	f040 8270 	bne.w	40439e <_dtoa_r+0xd8e>
  403ebe:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403ec0:	2a01      	cmp	r2, #1
  403ec2:	f000 8111 	beq.w	4040e8 <_dtoa_r+0xad8>
  403ec6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403ec8:	9a04      	ldr	r2, [sp, #16]
  403eca:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403ece:	4413      	add	r3, r2
  403ed0:	4699      	mov	r9, r3
  403ed2:	e00d      	b.n	403ef0 <_dtoa_r+0x8e0>
  403ed4:	2000      	movs	r0, #0
  403ed6:	496a      	ldr	r1, [pc, #424]	; (404080 <_dtoa_r+0xa70>)
  403ed8:	f001 ff38 	bl	405d4c <__aeabi_dsub>
  403edc:	4652      	mov	r2, sl
  403ede:	465b      	mov	r3, fp
  403ee0:	f002 fb5a 	bl	406598 <__aeabi_dcmplt>
  403ee4:	2800      	cmp	r0, #0
  403ee6:	f040 8258 	bne.w	40439a <_dtoa_r+0xd8a>
  403eea:	454d      	cmp	r5, r9
  403eec:	f000 80fa 	beq.w	4040e4 <_dtoa_r+0xad4>
  403ef0:	4650      	mov	r0, sl
  403ef2:	4659      	mov	r1, fp
  403ef4:	2200      	movs	r2, #0
  403ef6:	4b65      	ldr	r3, [pc, #404]	; (40408c <_dtoa_r+0xa7c>)
  403ef8:	f002 f8dc 	bl	4060b4 <__aeabi_dmul>
  403efc:	2200      	movs	r2, #0
  403efe:	4b63      	ldr	r3, [pc, #396]	; (40408c <_dtoa_r+0xa7c>)
  403f00:	4682      	mov	sl, r0
  403f02:	468b      	mov	fp, r1
  403f04:	4630      	mov	r0, r6
  403f06:	4639      	mov	r1, r7
  403f08:	f002 f8d4 	bl	4060b4 <__aeabi_dmul>
  403f0c:	460f      	mov	r7, r1
  403f0e:	4606      	mov	r6, r0
  403f10:	f002 fb80 	bl	406614 <__aeabi_d2iz>
  403f14:	4680      	mov	r8, r0
  403f16:	f002 f867 	bl	405fe8 <__aeabi_i2d>
  403f1a:	4602      	mov	r2, r0
  403f1c:	460b      	mov	r3, r1
  403f1e:	4630      	mov	r0, r6
  403f20:	4639      	mov	r1, r7
  403f22:	f001 ff13 	bl	405d4c <__aeabi_dsub>
  403f26:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403f2a:	fa5f f888 	uxtb.w	r8, r8
  403f2e:	4652      	mov	r2, sl
  403f30:	465b      	mov	r3, fp
  403f32:	f805 8b01 	strb.w	r8, [r5], #1
  403f36:	4606      	mov	r6, r0
  403f38:	460f      	mov	r7, r1
  403f3a:	f002 fb2d 	bl	406598 <__aeabi_dcmplt>
  403f3e:	4632      	mov	r2, r6
  403f40:	463b      	mov	r3, r7
  403f42:	2800      	cmp	r0, #0
  403f44:	d0c6      	beq.n	403ed4 <_dtoa_r+0x8c4>
  403f46:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403f4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403f4c:	9302      	str	r3, [sp, #8]
  403f4e:	e523      	b.n	403998 <_dtoa_r+0x388>
  403f50:	2300      	movs	r3, #0
  403f52:	930b      	str	r3, [sp, #44]	; 0x2c
  403f54:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403f56:	2b00      	cmp	r3, #0
  403f58:	f340 80dc 	ble.w	404114 <_dtoa_r+0xb04>
  403f5c:	461f      	mov	r7, r3
  403f5e:	461e      	mov	r6, r3
  403f60:	930f      	str	r3, [sp, #60]	; 0x3c
  403f62:	930a      	str	r3, [sp, #40]	; 0x28
  403f64:	e6f6      	b.n	403d54 <_dtoa_r+0x744>
  403f66:	2301      	movs	r3, #1
  403f68:	930b      	str	r3, [sp, #44]	; 0x2c
  403f6a:	e7f3      	b.n	403f54 <_dtoa_r+0x944>
  403f6c:	f1ba 0f00 	cmp.w	sl, #0
  403f70:	f47f ada8 	bne.w	403ac4 <_dtoa_r+0x4b4>
  403f74:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403f78:	2b00      	cmp	r3, #0
  403f7a:	f47f adba 	bne.w	403af2 <_dtoa_r+0x4e2>
  403f7e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  403f82:	0d3f      	lsrs	r7, r7, #20
  403f84:	053f      	lsls	r7, r7, #20
  403f86:	2f00      	cmp	r7, #0
  403f88:	f000 820d 	beq.w	4043a6 <_dtoa_r+0xd96>
  403f8c:	9b08      	ldr	r3, [sp, #32]
  403f8e:	3301      	adds	r3, #1
  403f90:	9308      	str	r3, [sp, #32]
  403f92:	9b06      	ldr	r3, [sp, #24]
  403f94:	3301      	adds	r3, #1
  403f96:	9306      	str	r3, [sp, #24]
  403f98:	2301      	movs	r3, #1
  403f9a:	930c      	str	r3, [sp, #48]	; 0x30
  403f9c:	e5ab      	b.n	403af6 <_dtoa_r+0x4e6>
  403f9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403fa0:	2b00      	cmp	r3, #0
  403fa2:	f73f ac42 	bgt.w	40382a <_dtoa_r+0x21a>
  403fa6:	f040 8221 	bne.w	4043ec <_dtoa_r+0xddc>
  403faa:	2200      	movs	r2, #0
  403fac:	4b38      	ldr	r3, [pc, #224]	; (404090 <_dtoa_r+0xa80>)
  403fae:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  403fb2:	f002 f87f 	bl	4060b4 <__aeabi_dmul>
  403fb6:	4652      	mov	r2, sl
  403fb8:	465b      	mov	r3, fp
  403fba:	f002 fb01 	bl	4065c0 <__aeabi_dcmpge>
  403fbe:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  403fc2:	4646      	mov	r6, r8
  403fc4:	2800      	cmp	r0, #0
  403fc6:	d041      	beq.n	40404c <_dtoa_r+0xa3c>
  403fc8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403fca:	9d04      	ldr	r5, [sp, #16]
  403fcc:	43db      	mvns	r3, r3
  403fce:	9302      	str	r3, [sp, #8]
  403fd0:	4641      	mov	r1, r8
  403fd2:	4620      	mov	r0, r4
  403fd4:	f000 fe70 	bl	404cb8 <_Bfree>
  403fd8:	2e00      	cmp	r6, #0
  403fda:	f43f acdd 	beq.w	403998 <_dtoa_r+0x388>
  403fde:	e6a7      	b.n	403d30 <_dtoa_r+0x720>
  403fe0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403fe2:	4649      	mov	r1, r9
  403fe4:	4620      	mov	r0, r4
  403fe6:	f000 ff9d 	bl	404f24 <__pow5mult>
  403fea:	4681      	mov	r9, r0
  403fec:	e558      	b.n	403aa0 <_dtoa_r+0x490>
  403fee:	9a14      	ldr	r2, [sp, #80]	; 0x50
  403ff0:	2a00      	cmp	r2, #0
  403ff2:	f000 8187 	beq.w	404304 <_dtoa_r+0xcf4>
  403ff6:	f203 4333 	addw	r3, r3, #1075	; 0x433
  403ffa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403ffc:	9d08      	ldr	r5, [sp, #32]
  403ffe:	e4f2      	b.n	4039e6 <_dtoa_r+0x3d6>
  404000:	f1ba 0f00 	cmp.w	sl, #0
  404004:	f47f ad75 	bne.w	403af2 <_dtoa_r+0x4e2>
  404008:	e7b4      	b.n	403f74 <_dtoa_r+0x964>
  40400a:	f000 fe5f 	bl	404ccc <__multadd>
  40400e:	4647      	mov	r7, r8
  404010:	4606      	mov	r6, r0
  404012:	4683      	mov	fp, r0
  404014:	e5be      	b.n	403b94 <_dtoa_r+0x584>
  404016:	4601      	mov	r1, r0
  404018:	4620      	mov	r0, r4
  40401a:	9306      	str	r3, [sp, #24]
  40401c:	f000 fe4c 	bl	404cb8 <_Bfree>
  404020:	2201      	movs	r2, #1
  404022:	9b06      	ldr	r3, [sp, #24]
  404024:	e5e0      	b.n	403be8 <_dtoa_r+0x5d8>
  404026:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404028:	2b02      	cmp	r3, #2
  40402a:	f77f ad96 	ble.w	403b5a <_dtoa_r+0x54a>
  40402e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404030:	2b00      	cmp	r3, #0
  404032:	d1c9      	bne.n	403fc8 <_dtoa_r+0x9b8>
  404034:	4641      	mov	r1, r8
  404036:	2205      	movs	r2, #5
  404038:	4620      	mov	r0, r4
  40403a:	f000 fe47 	bl	404ccc <__multadd>
  40403e:	4601      	mov	r1, r0
  404040:	4680      	mov	r8, r0
  404042:	4648      	mov	r0, r9
  404044:	f001 f810 	bl	405068 <__mcmp>
  404048:	2800      	cmp	r0, #0
  40404a:	ddbd      	ble.n	403fc8 <_dtoa_r+0x9b8>
  40404c:	9a02      	ldr	r2, [sp, #8]
  40404e:	9904      	ldr	r1, [sp, #16]
  404050:	2331      	movs	r3, #49	; 0x31
  404052:	3201      	adds	r2, #1
  404054:	9202      	str	r2, [sp, #8]
  404056:	700b      	strb	r3, [r1, #0]
  404058:	1c4d      	adds	r5, r1, #1
  40405a:	e7b9      	b.n	403fd0 <_dtoa_r+0x9c0>
  40405c:	9a02      	ldr	r2, [sp, #8]
  40405e:	3201      	adds	r2, #1
  404060:	9202      	str	r2, [sp, #8]
  404062:	9a04      	ldr	r2, [sp, #16]
  404064:	2331      	movs	r3, #49	; 0x31
  404066:	7013      	strb	r3, [r2, #0]
  404068:	e652      	b.n	403d10 <_dtoa_r+0x700>
  40406a:	2301      	movs	r3, #1
  40406c:	930b      	str	r3, [sp, #44]	; 0x2c
  40406e:	e666      	b.n	403d3e <_dtoa_r+0x72e>
  404070:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  404074:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404076:	e48f      	b.n	403998 <_dtoa_r+0x388>
  404078:	00407708 	.word	0x00407708
  40407c:	004076e0 	.word	0x004076e0
  404080:	3ff00000 	.word	0x3ff00000
  404084:	401c0000 	.word	0x401c0000
  404088:	3fe00000 	.word	0x3fe00000
  40408c:	40240000 	.word	0x40240000
  404090:	40140000 	.word	0x40140000
  404094:	4650      	mov	r0, sl
  404096:	f001 ffa7 	bl	405fe8 <__aeabi_i2d>
  40409a:	463a      	mov	r2, r7
  40409c:	4643      	mov	r3, r8
  40409e:	f002 f809 	bl	4060b4 <__aeabi_dmul>
  4040a2:	2200      	movs	r2, #0
  4040a4:	4bc1      	ldr	r3, [pc, #772]	; (4043ac <_dtoa_r+0xd9c>)
  4040a6:	f001 fe53 	bl	405d50 <__adddf3>
  4040aa:	4605      	mov	r5, r0
  4040ac:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4040b0:	4641      	mov	r1, r8
  4040b2:	2200      	movs	r2, #0
  4040b4:	4bbe      	ldr	r3, [pc, #760]	; (4043b0 <_dtoa_r+0xda0>)
  4040b6:	4638      	mov	r0, r7
  4040b8:	f001 fe48 	bl	405d4c <__aeabi_dsub>
  4040bc:	462a      	mov	r2, r5
  4040be:	4633      	mov	r3, r6
  4040c0:	4682      	mov	sl, r0
  4040c2:	468b      	mov	fp, r1
  4040c4:	f002 fa86 	bl	4065d4 <__aeabi_dcmpgt>
  4040c8:	4680      	mov	r8, r0
  4040ca:	2800      	cmp	r0, #0
  4040cc:	f040 8110 	bne.w	4042f0 <_dtoa_r+0xce0>
  4040d0:	462a      	mov	r2, r5
  4040d2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4040d6:	4650      	mov	r0, sl
  4040d8:	4659      	mov	r1, fp
  4040da:	f002 fa5d 	bl	406598 <__aeabi_dcmplt>
  4040de:	b118      	cbz	r0, 4040e8 <_dtoa_r+0xad8>
  4040e0:	4646      	mov	r6, r8
  4040e2:	e771      	b.n	403fc8 <_dtoa_r+0x9b8>
  4040e4:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4040e8:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4040ec:	f7ff bb8a 	b.w	403804 <_dtoa_r+0x1f4>
  4040f0:	9804      	ldr	r0, [sp, #16]
  4040f2:	f7ff babb 	b.w	40366c <_dtoa_r+0x5c>
  4040f6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4040f8:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4040fa:	970c      	str	r7, [sp, #48]	; 0x30
  4040fc:	1afb      	subs	r3, r7, r3
  4040fe:	441a      	add	r2, r3
  404100:	920d      	str	r2, [sp, #52]	; 0x34
  404102:	2700      	movs	r7, #0
  404104:	e469      	b.n	4039da <_dtoa_r+0x3ca>
  404106:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40410a:	f04f 0a02 	mov.w	sl, #2
  40410e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404112:	e657      	b.n	403dc4 <_dtoa_r+0x7b4>
  404114:	2100      	movs	r1, #0
  404116:	2301      	movs	r3, #1
  404118:	6461      	str	r1, [r4, #68]	; 0x44
  40411a:	4620      	mov	r0, r4
  40411c:	9325      	str	r3, [sp, #148]	; 0x94
  40411e:	f000 fda5 	bl	404c6c <_Balloc>
  404122:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404124:	9004      	str	r0, [sp, #16]
  404126:	6420      	str	r0, [r4, #64]	; 0x40
  404128:	930a      	str	r3, [sp, #40]	; 0x28
  40412a:	930f      	str	r3, [sp, #60]	; 0x3c
  40412c:	e629      	b.n	403d82 <_dtoa_r+0x772>
  40412e:	2a00      	cmp	r2, #0
  404130:	46d0      	mov	r8, sl
  404132:	f8cd b018 	str.w	fp, [sp, #24]
  404136:	469a      	mov	sl, r3
  404138:	dd11      	ble.n	40415e <_dtoa_r+0xb4e>
  40413a:	4649      	mov	r1, r9
  40413c:	2201      	movs	r2, #1
  40413e:	4620      	mov	r0, r4
  404140:	f000 ff40 	bl	404fc4 <__lshift>
  404144:	4641      	mov	r1, r8
  404146:	4681      	mov	r9, r0
  404148:	f000 ff8e 	bl	405068 <__mcmp>
  40414c:	2800      	cmp	r0, #0
  40414e:	f340 8146 	ble.w	4043de <_dtoa_r+0xdce>
  404152:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404156:	f000 8106 	beq.w	404366 <_dtoa_r+0xd56>
  40415a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40415e:	46b3      	mov	fp, r6
  404160:	f887 a000 	strb.w	sl, [r7]
  404164:	1c7d      	adds	r5, r7, #1
  404166:	9e06      	ldr	r6, [sp, #24]
  404168:	e5d2      	b.n	403d10 <_dtoa_r+0x700>
  40416a:	d104      	bne.n	404176 <_dtoa_r+0xb66>
  40416c:	f01a 0f01 	tst.w	sl, #1
  404170:	d001      	beq.n	404176 <_dtoa_r+0xb66>
  404172:	e5bd      	b.n	403cf0 <_dtoa_r+0x6e0>
  404174:	4615      	mov	r5, r2
  404176:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40417a:	2b30      	cmp	r3, #48	; 0x30
  40417c:	f105 32ff 	add.w	r2, r5, #4294967295
  404180:	d0f8      	beq.n	404174 <_dtoa_r+0xb64>
  404182:	e5c5      	b.n	403d10 <_dtoa_r+0x700>
  404184:	9904      	ldr	r1, [sp, #16]
  404186:	2230      	movs	r2, #48	; 0x30
  404188:	700a      	strb	r2, [r1, #0]
  40418a:	9a02      	ldr	r2, [sp, #8]
  40418c:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404190:	3201      	adds	r2, #1
  404192:	9202      	str	r2, [sp, #8]
  404194:	f7ff bbfc 	b.w	403990 <_dtoa_r+0x380>
  404198:	f000 80bb 	beq.w	404312 <_dtoa_r+0xd02>
  40419c:	9b02      	ldr	r3, [sp, #8]
  40419e:	425d      	negs	r5, r3
  4041a0:	4b84      	ldr	r3, [pc, #528]	; (4043b4 <_dtoa_r+0xda4>)
  4041a2:	f005 020f 	and.w	r2, r5, #15
  4041a6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4041aa:	e9d3 2300 	ldrd	r2, r3, [r3]
  4041ae:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4041b2:	f001 ff7f 	bl	4060b4 <__aeabi_dmul>
  4041b6:	112d      	asrs	r5, r5, #4
  4041b8:	4607      	mov	r7, r0
  4041ba:	4688      	mov	r8, r1
  4041bc:	f000 812c 	beq.w	404418 <_dtoa_r+0xe08>
  4041c0:	4e7d      	ldr	r6, [pc, #500]	; (4043b8 <_dtoa_r+0xda8>)
  4041c2:	f04f 0a02 	mov.w	sl, #2
  4041c6:	07eb      	lsls	r3, r5, #31
  4041c8:	d509      	bpl.n	4041de <_dtoa_r+0xbce>
  4041ca:	4638      	mov	r0, r7
  4041cc:	4641      	mov	r1, r8
  4041ce:	e9d6 2300 	ldrd	r2, r3, [r6]
  4041d2:	f001 ff6f 	bl	4060b4 <__aeabi_dmul>
  4041d6:	f10a 0a01 	add.w	sl, sl, #1
  4041da:	4607      	mov	r7, r0
  4041dc:	4688      	mov	r8, r1
  4041de:	106d      	asrs	r5, r5, #1
  4041e0:	f106 0608 	add.w	r6, r6, #8
  4041e4:	d1ef      	bne.n	4041c6 <_dtoa_r+0xbb6>
  4041e6:	e608      	b.n	403dfa <_dtoa_r+0x7ea>
  4041e8:	6871      	ldr	r1, [r6, #4]
  4041ea:	4620      	mov	r0, r4
  4041ec:	f000 fd3e 	bl	404c6c <_Balloc>
  4041f0:	6933      	ldr	r3, [r6, #16]
  4041f2:	3302      	adds	r3, #2
  4041f4:	009a      	lsls	r2, r3, #2
  4041f6:	4605      	mov	r5, r0
  4041f8:	f106 010c 	add.w	r1, r6, #12
  4041fc:	300c      	adds	r0, #12
  4041fe:	f000 fc8f 	bl	404b20 <memcpy>
  404202:	4629      	mov	r1, r5
  404204:	2201      	movs	r2, #1
  404206:	4620      	mov	r0, r4
  404208:	f000 fedc 	bl	404fc4 <__lshift>
  40420c:	9006      	str	r0, [sp, #24]
  40420e:	e4b5      	b.n	403b7c <_dtoa_r+0x56c>
  404210:	2b39      	cmp	r3, #57	; 0x39
  404212:	f8cd b018 	str.w	fp, [sp, #24]
  404216:	46d0      	mov	r8, sl
  404218:	f000 80a5 	beq.w	404366 <_dtoa_r+0xd56>
  40421c:	f103 0a01 	add.w	sl, r3, #1
  404220:	46b3      	mov	fp, r6
  404222:	f887 a000 	strb.w	sl, [r7]
  404226:	1c7d      	adds	r5, r7, #1
  404228:	9e06      	ldr	r6, [sp, #24]
  40422a:	e571      	b.n	403d10 <_dtoa_r+0x700>
  40422c:	465a      	mov	r2, fp
  40422e:	46d0      	mov	r8, sl
  404230:	46b3      	mov	fp, r6
  404232:	469a      	mov	sl, r3
  404234:	4616      	mov	r6, r2
  404236:	e54f      	b.n	403cd8 <_dtoa_r+0x6c8>
  404238:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40423a:	495e      	ldr	r1, [pc, #376]	; (4043b4 <_dtoa_r+0xda4>)
  40423c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404240:	462a      	mov	r2, r5
  404242:	4633      	mov	r3, r6
  404244:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  404248:	f001 ff34 	bl	4060b4 <__aeabi_dmul>
  40424c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  404250:	4638      	mov	r0, r7
  404252:	4641      	mov	r1, r8
  404254:	f002 f9de 	bl	406614 <__aeabi_d2iz>
  404258:	4605      	mov	r5, r0
  40425a:	f001 fec5 	bl	405fe8 <__aeabi_i2d>
  40425e:	460b      	mov	r3, r1
  404260:	4602      	mov	r2, r0
  404262:	4641      	mov	r1, r8
  404264:	4638      	mov	r0, r7
  404266:	f001 fd71 	bl	405d4c <__aeabi_dsub>
  40426a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40426c:	460f      	mov	r7, r1
  40426e:	9904      	ldr	r1, [sp, #16]
  404270:	3530      	adds	r5, #48	; 0x30
  404272:	2b01      	cmp	r3, #1
  404274:	700d      	strb	r5, [r1, #0]
  404276:	4606      	mov	r6, r0
  404278:	f101 0501 	add.w	r5, r1, #1
  40427c:	d026      	beq.n	4042cc <_dtoa_r+0xcbc>
  40427e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404280:	9a04      	ldr	r2, [sp, #16]
  404282:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4043c0 <_dtoa_r+0xdb0>
  404286:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40428a:	4413      	add	r3, r2
  40428c:	f04f 0a00 	mov.w	sl, #0
  404290:	4699      	mov	r9, r3
  404292:	4652      	mov	r2, sl
  404294:	465b      	mov	r3, fp
  404296:	4630      	mov	r0, r6
  404298:	4639      	mov	r1, r7
  40429a:	f001 ff0b 	bl	4060b4 <__aeabi_dmul>
  40429e:	460f      	mov	r7, r1
  4042a0:	4606      	mov	r6, r0
  4042a2:	f002 f9b7 	bl	406614 <__aeabi_d2iz>
  4042a6:	4680      	mov	r8, r0
  4042a8:	f001 fe9e 	bl	405fe8 <__aeabi_i2d>
  4042ac:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4042b0:	4602      	mov	r2, r0
  4042b2:	460b      	mov	r3, r1
  4042b4:	4630      	mov	r0, r6
  4042b6:	4639      	mov	r1, r7
  4042b8:	f001 fd48 	bl	405d4c <__aeabi_dsub>
  4042bc:	f805 8b01 	strb.w	r8, [r5], #1
  4042c0:	454d      	cmp	r5, r9
  4042c2:	4606      	mov	r6, r0
  4042c4:	460f      	mov	r7, r1
  4042c6:	d1e4      	bne.n	404292 <_dtoa_r+0xc82>
  4042c8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4042cc:	4b3b      	ldr	r3, [pc, #236]	; (4043bc <_dtoa_r+0xdac>)
  4042ce:	2200      	movs	r2, #0
  4042d0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4042d4:	f001 fd3c 	bl	405d50 <__adddf3>
  4042d8:	4632      	mov	r2, r6
  4042da:	463b      	mov	r3, r7
  4042dc:	f002 f95c 	bl	406598 <__aeabi_dcmplt>
  4042e0:	2800      	cmp	r0, #0
  4042e2:	d046      	beq.n	404372 <_dtoa_r+0xd62>
  4042e4:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4042e6:	9302      	str	r3, [sp, #8]
  4042e8:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4042ec:	f7ff bb43 	b.w	403976 <_dtoa_r+0x366>
  4042f0:	f04f 0800 	mov.w	r8, #0
  4042f4:	4646      	mov	r6, r8
  4042f6:	e6a9      	b.n	40404c <_dtoa_r+0xa3c>
  4042f8:	9b08      	ldr	r3, [sp, #32]
  4042fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4042fc:	1a9d      	subs	r5, r3, r2
  4042fe:	2300      	movs	r3, #0
  404300:	f7ff bb71 	b.w	4039e6 <_dtoa_r+0x3d6>
  404304:	9b18      	ldr	r3, [sp, #96]	; 0x60
  404306:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404308:	9d08      	ldr	r5, [sp, #32]
  40430a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40430e:	f7ff bb6a 	b.w	4039e6 <_dtoa_r+0x3d6>
  404312:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  404316:	f04f 0a02 	mov.w	sl, #2
  40431a:	e56e      	b.n	403dfa <_dtoa_r+0x7ea>
  40431c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40431e:	2b00      	cmp	r3, #0
  404320:	f43f aeb8 	beq.w	404094 <_dtoa_r+0xa84>
  404324:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404326:	2b00      	cmp	r3, #0
  404328:	f77f aede 	ble.w	4040e8 <_dtoa_r+0xad8>
  40432c:	2200      	movs	r2, #0
  40432e:	4b24      	ldr	r3, [pc, #144]	; (4043c0 <_dtoa_r+0xdb0>)
  404330:	4638      	mov	r0, r7
  404332:	4641      	mov	r1, r8
  404334:	f001 febe 	bl	4060b4 <__aeabi_dmul>
  404338:	4607      	mov	r7, r0
  40433a:	4688      	mov	r8, r1
  40433c:	f10a 0001 	add.w	r0, sl, #1
  404340:	f001 fe52 	bl	405fe8 <__aeabi_i2d>
  404344:	463a      	mov	r2, r7
  404346:	4643      	mov	r3, r8
  404348:	f001 feb4 	bl	4060b4 <__aeabi_dmul>
  40434c:	2200      	movs	r2, #0
  40434e:	4b17      	ldr	r3, [pc, #92]	; (4043ac <_dtoa_r+0xd9c>)
  404350:	f001 fcfe 	bl	405d50 <__adddf3>
  404354:	9a02      	ldr	r2, [sp, #8]
  404356:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404358:	9312      	str	r3, [sp, #72]	; 0x48
  40435a:	3a01      	subs	r2, #1
  40435c:	4605      	mov	r5, r0
  40435e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404362:	9215      	str	r2, [sp, #84]	; 0x54
  404364:	e56a      	b.n	403e3c <_dtoa_r+0x82c>
  404366:	2239      	movs	r2, #57	; 0x39
  404368:	46b3      	mov	fp, r6
  40436a:	703a      	strb	r2, [r7, #0]
  40436c:	9e06      	ldr	r6, [sp, #24]
  40436e:	1c7d      	adds	r5, r7, #1
  404370:	e4c0      	b.n	403cf4 <_dtoa_r+0x6e4>
  404372:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  404376:	2000      	movs	r0, #0
  404378:	4910      	ldr	r1, [pc, #64]	; (4043bc <_dtoa_r+0xdac>)
  40437a:	f001 fce7 	bl	405d4c <__aeabi_dsub>
  40437e:	4632      	mov	r2, r6
  404380:	463b      	mov	r3, r7
  404382:	f002 f927 	bl	4065d4 <__aeabi_dcmpgt>
  404386:	b908      	cbnz	r0, 40438c <_dtoa_r+0xd7c>
  404388:	e6ae      	b.n	4040e8 <_dtoa_r+0xad8>
  40438a:	4615      	mov	r5, r2
  40438c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404390:	2b30      	cmp	r3, #48	; 0x30
  404392:	f105 32ff 	add.w	r2, r5, #4294967295
  404396:	d0f8      	beq.n	40438a <_dtoa_r+0xd7a>
  404398:	e5d7      	b.n	403f4a <_dtoa_r+0x93a>
  40439a:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40439e:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4043a0:	9302      	str	r3, [sp, #8]
  4043a2:	f7ff bae8 	b.w	403976 <_dtoa_r+0x366>
  4043a6:	970c      	str	r7, [sp, #48]	; 0x30
  4043a8:	f7ff bba5 	b.w	403af6 <_dtoa_r+0x4e6>
  4043ac:	401c0000 	.word	0x401c0000
  4043b0:	40140000 	.word	0x40140000
  4043b4:	00407708 	.word	0x00407708
  4043b8:	004076e0 	.word	0x004076e0
  4043bc:	3fe00000 	.word	0x3fe00000
  4043c0:	40240000 	.word	0x40240000
  4043c4:	2b39      	cmp	r3, #57	; 0x39
  4043c6:	f8cd b018 	str.w	fp, [sp, #24]
  4043ca:	46d0      	mov	r8, sl
  4043cc:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4043d0:	469a      	mov	sl, r3
  4043d2:	d0c8      	beq.n	404366 <_dtoa_r+0xd56>
  4043d4:	f1bb 0f00 	cmp.w	fp, #0
  4043d8:	f73f aebf 	bgt.w	40415a <_dtoa_r+0xb4a>
  4043dc:	e6bf      	b.n	40415e <_dtoa_r+0xb4e>
  4043de:	f47f aebe 	bne.w	40415e <_dtoa_r+0xb4e>
  4043e2:	f01a 0f01 	tst.w	sl, #1
  4043e6:	f43f aeba 	beq.w	40415e <_dtoa_r+0xb4e>
  4043ea:	e6b2      	b.n	404152 <_dtoa_r+0xb42>
  4043ec:	f04f 0800 	mov.w	r8, #0
  4043f0:	4646      	mov	r6, r8
  4043f2:	e5e9      	b.n	403fc8 <_dtoa_r+0x9b8>
  4043f4:	4631      	mov	r1, r6
  4043f6:	2300      	movs	r3, #0
  4043f8:	220a      	movs	r2, #10
  4043fa:	4620      	mov	r0, r4
  4043fc:	f000 fc66 	bl	404ccc <__multadd>
  404400:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404402:	2b00      	cmp	r3, #0
  404404:	4606      	mov	r6, r0
  404406:	dd0a      	ble.n	40441e <_dtoa_r+0xe0e>
  404408:	930a      	str	r3, [sp, #40]	; 0x28
  40440a:	f7ff bbaa 	b.w	403b62 <_dtoa_r+0x552>
  40440e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404410:	2b02      	cmp	r3, #2
  404412:	dc23      	bgt.n	40445c <_dtoa_r+0xe4c>
  404414:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404416:	e43b      	b.n	403c90 <_dtoa_r+0x680>
  404418:	f04f 0a02 	mov.w	sl, #2
  40441c:	e4ed      	b.n	403dfa <_dtoa_r+0x7ea>
  40441e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404420:	2b02      	cmp	r3, #2
  404422:	dc1b      	bgt.n	40445c <_dtoa_r+0xe4c>
  404424:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404426:	e7ef      	b.n	404408 <_dtoa_r+0xdf8>
  404428:	2500      	movs	r5, #0
  40442a:	6465      	str	r5, [r4, #68]	; 0x44
  40442c:	4629      	mov	r1, r5
  40442e:	4620      	mov	r0, r4
  404430:	f000 fc1c 	bl	404c6c <_Balloc>
  404434:	f04f 33ff 	mov.w	r3, #4294967295
  404438:	930a      	str	r3, [sp, #40]	; 0x28
  40443a:	930f      	str	r3, [sp, #60]	; 0x3c
  40443c:	2301      	movs	r3, #1
  40443e:	9004      	str	r0, [sp, #16]
  404440:	9525      	str	r5, [sp, #148]	; 0x94
  404442:	6420      	str	r0, [r4, #64]	; 0x40
  404444:	930b      	str	r3, [sp, #44]	; 0x2c
  404446:	f7ff b9dd 	b.w	403804 <_dtoa_r+0x1f4>
  40444a:	2501      	movs	r5, #1
  40444c:	f7ff b9a5 	b.w	40379a <_dtoa_r+0x18a>
  404450:	f43f ab69 	beq.w	403b26 <_dtoa_r+0x516>
  404454:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404458:	f7ff bbf9 	b.w	403c4e <_dtoa_r+0x63e>
  40445c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40445e:	930a      	str	r3, [sp, #40]	; 0x28
  404460:	e5e5      	b.n	40402e <_dtoa_r+0xa1e>
  404462:	bf00      	nop

00404464 <__libc_fini_array>:
  404464:	b538      	push	{r3, r4, r5, lr}
  404466:	4c0a      	ldr	r4, [pc, #40]	; (404490 <__libc_fini_array+0x2c>)
  404468:	4d0a      	ldr	r5, [pc, #40]	; (404494 <__libc_fini_array+0x30>)
  40446a:	1b64      	subs	r4, r4, r5
  40446c:	10a4      	asrs	r4, r4, #2
  40446e:	d00a      	beq.n	404486 <__libc_fini_array+0x22>
  404470:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  404474:	3b01      	subs	r3, #1
  404476:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40447a:	3c01      	subs	r4, #1
  40447c:	f855 3904 	ldr.w	r3, [r5], #-4
  404480:	4798      	blx	r3
  404482:	2c00      	cmp	r4, #0
  404484:	d1f9      	bne.n	40447a <__libc_fini_array+0x16>
  404486:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40448a:	f003 ba3b 	b.w	407904 <_fini>
  40448e:	bf00      	nop
  404490:	00407914 	.word	0x00407914
  404494:	00407910 	.word	0x00407910

00404498 <_localeconv_r>:
  404498:	4a04      	ldr	r2, [pc, #16]	; (4044ac <_localeconv_r+0x14>)
  40449a:	4b05      	ldr	r3, [pc, #20]	; (4044b0 <_localeconv_r+0x18>)
  40449c:	6812      	ldr	r2, [r2, #0]
  40449e:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4044a0:	2800      	cmp	r0, #0
  4044a2:	bf08      	it	eq
  4044a4:	4618      	moveq	r0, r3
  4044a6:	30f0      	adds	r0, #240	; 0xf0
  4044a8:	4770      	bx	lr
  4044aa:	bf00      	nop
  4044ac:	20000010 	.word	0x20000010
  4044b0:	20000854 	.word	0x20000854

004044b4 <__retarget_lock_acquire_recursive>:
  4044b4:	4770      	bx	lr
  4044b6:	bf00      	nop

004044b8 <__retarget_lock_release_recursive>:
  4044b8:	4770      	bx	lr
  4044ba:	bf00      	nop

004044bc <_malloc_r>:
  4044bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4044c0:	f101 060b 	add.w	r6, r1, #11
  4044c4:	2e16      	cmp	r6, #22
  4044c6:	b083      	sub	sp, #12
  4044c8:	4605      	mov	r5, r0
  4044ca:	f240 809e 	bls.w	40460a <_malloc_r+0x14e>
  4044ce:	f036 0607 	bics.w	r6, r6, #7
  4044d2:	f100 80bd 	bmi.w	404650 <_malloc_r+0x194>
  4044d6:	42b1      	cmp	r1, r6
  4044d8:	f200 80ba 	bhi.w	404650 <_malloc_r+0x194>
  4044dc:	f000 fbba 	bl	404c54 <__malloc_lock>
  4044e0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4044e4:	f0c0 8293 	bcc.w	404a0e <_malloc_r+0x552>
  4044e8:	0a73      	lsrs	r3, r6, #9
  4044ea:	f000 80b8 	beq.w	40465e <_malloc_r+0x1a2>
  4044ee:	2b04      	cmp	r3, #4
  4044f0:	f200 8179 	bhi.w	4047e6 <_malloc_r+0x32a>
  4044f4:	09b3      	lsrs	r3, r6, #6
  4044f6:	f103 0039 	add.w	r0, r3, #57	; 0x39
  4044fa:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  4044fe:	00c3      	lsls	r3, r0, #3
  404500:	4fbf      	ldr	r7, [pc, #764]	; (404800 <_malloc_r+0x344>)
  404502:	443b      	add	r3, r7
  404504:	f1a3 0108 	sub.w	r1, r3, #8
  404508:	685c      	ldr	r4, [r3, #4]
  40450a:	42a1      	cmp	r1, r4
  40450c:	d106      	bne.n	40451c <_malloc_r+0x60>
  40450e:	e00c      	b.n	40452a <_malloc_r+0x6e>
  404510:	2a00      	cmp	r2, #0
  404512:	f280 80aa 	bge.w	40466a <_malloc_r+0x1ae>
  404516:	68e4      	ldr	r4, [r4, #12]
  404518:	42a1      	cmp	r1, r4
  40451a:	d006      	beq.n	40452a <_malloc_r+0x6e>
  40451c:	6863      	ldr	r3, [r4, #4]
  40451e:	f023 0303 	bic.w	r3, r3, #3
  404522:	1b9a      	subs	r2, r3, r6
  404524:	2a0f      	cmp	r2, #15
  404526:	ddf3      	ble.n	404510 <_malloc_r+0x54>
  404528:	4670      	mov	r0, lr
  40452a:	693c      	ldr	r4, [r7, #16]
  40452c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404814 <_malloc_r+0x358>
  404530:	4574      	cmp	r4, lr
  404532:	f000 81ab 	beq.w	40488c <_malloc_r+0x3d0>
  404536:	6863      	ldr	r3, [r4, #4]
  404538:	f023 0303 	bic.w	r3, r3, #3
  40453c:	1b9a      	subs	r2, r3, r6
  40453e:	2a0f      	cmp	r2, #15
  404540:	f300 8190 	bgt.w	404864 <_malloc_r+0x3a8>
  404544:	2a00      	cmp	r2, #0
  404546:	f8c7 e014 	str.w	lr, [r7, #20]
  40454a:	f8c7 e010 	str.w	lr, [r7, #16]
  40454e:	f280 809d 	bge.w	40468c <_malloc_r+0x1d0>
  404552:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404556:	f080 8161 	bcs.w	40481c <_malloc_r+0x360>
  40455a:	08db      	lsrs	r3, r3, #3
  40455c:	f103 0c01 	add.w	ip, r3, #1
  404560:	1099      	asrs	r1, r3, #2
  404562:	687a      	ldr	r2, [r7, #4]
  404564:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404568:	f8c4 8008 	str.w	r8, [r4, #8]
  40456c:	2301      	movs	r3, #1
  40456e:	408b      	lsls	r3, r1
  404570:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404574:	4313      	orrs	r3, r2
  404576:	3908      	subs	r1, #8
  404578:	60e1      	str	r1, [r4, #12]
  40457a:	607b      	str	r3, [r7, #4]
  40457c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404580:	f8c8 400c 	str.w	r4, [r8, #12]
  404584:	1082      	asrs	r2, r0, #2
  404586:	2401      	movs	r4, #1
  404588:	4094      	lsls	r4, r2
  40458a:	429c      	cmp	r4, r3
  40458c:	f200 808b 	bhi.w	4046a6 <_malloc_r+0x1ea>
  404590:	421c      	tst	r4, r3
  404592:	d106      	bne.n	4045a2 <_malloc_r+0xe6>
  404594:	f020 0003 	bic.w	r0, r0, #3
  404598:	0064      	lsls	r4, r4, #1
  40459a:	421c      	tst	r4, r3
  40459c:	f100 0004 	add.w	r0, r0, #4
  4045a0:	d0fa      	beq.n	404598 <_malloc_r+0xdc>
  4045a2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4045a6:	46cc      	mov	ip, r9
  4045a8:	4680      	mov	r8, r0
  4045aa:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4045ae:	459c      	cmp	ip, r3
  4045b0:	d107      	bne.n	4045c2 <_malloc_r+0x106>
  4045b2:	e16d      	b.n	404890 <_malloc_r+0x3d4>
  4045b4:	2a00      	cmp	r2, #0
  4045b6:	f280 817b 	bge.w	4048b0 <_malloc_r+0x3f4>
  4045ba:	68db      	ldr	r3, [r3, #12]
  4045bc:	459c      	cmp	ip, r3
  4045be:	f000 8167 	beq.w	404890 <_malloc_r+0x3d4>
  4045c2:	6859      	ldr	r1, [r3, #4]
  4045c4:	f021 0103 	bic.w	r1, r1, #3
  4045c8:	1b8a      	subs	r2, r1, r6
  4045ca:	2a0f      	cmp	r2, #15
  4045cc:	ddf2      	ble.n	4045b4 <_malloc_r+0xf8>
  4045ce:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4045d2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4045d6:	9300      	str	r3, [sp, #0]
  4045d8:	199c      	adds	r4, r3, r6
  4045da:	4628      	mov	r0, r5
  4045dc:	f046 0601 	orr.w	r6, r6, #1
  4045e0:	f042 0501 	orr.w	r5, r2, #1
  4045e4:	605e      	str	r6, [r3, #4]
  4045e6:	f8c8 c00c 	str.w	ip, [r8, #12]
  4045ea:	f8cc 8008 	str.w	r8, [ip, #8]
  4045ee:	617c      	str	r4, [r7, #20]
  4045f0:	613c      	str	r4, [r7, #16]
  4045f2:	f8c4 e00c 	str.w	lr, [r4, #12]
  4045f6:	f8c4 e008 	str.w	lr, [r4, #8]
  4045fa:	6065      	str	r5, [r4, #4]
  4045fc:	505a      	str	r2, [r3, r1]
  4045fe:	f000 fb2f 	bl	404c60 <__malloc_unlock>
  404602:	9b00      	ldr	r3, [sp, #0]
  404604:	f103 0408 	add.w	r4, r3, #8
  404608:	e01e      	b.n	404648 <_malloc_r+0x18c>
  40460a:	2910      	cmp	r1, #16
  40460c:	d820      	bhi.n	404650 <_malloc_r+0x194>
  40460e:	f000 fb21 	bl	404c54 <__malloc_lock>
  404612:	2610      	movs	r6, #16
  404614:	2318      	movs	r3, #24
  404616:	2002      	movs	r0, #2
  404618:	4f79      	ldr	r7, [pc, #484]	; (404800 <_malloc_r+0x344>)
  40461a:	443b      	add	r3, r7
  40461c:	f1a3 0208 	sub.w	r2, r3, #8
  404620:	685c      	ldr	r4, [r3, #4]
  404622:	4294      	cmp	r4, r2
  404624:	f000 813d 	beq.w	4048a2 <_malloc_r+0x3e6>
  404628:	6863      	ldr	r3, [r4, #4]
  40462a:	68e1      	ldr	r1, [r4, #12]
  40462c:	68a6      	ldr	r6, [r4, #8]
  40462e:	f023 0303 	bic.w	r3, r3, #3
  404632:	4423      	add	r3, r4
  404634:	4628      	mov	r0, r5
  404636:	685a      	ldr	r2, [r3, #4]
  404638:	60f1      	str	r1, [r6, #12]
  40463a:	f042 0201 	orr.w	r2, r2, #1
  40463e:	608e      	str	r6, [r1, #8]
  404640:	605a      	str	r2, [r3, #4]
  404642:	f000 fb0d 	bl	404c60 <__malloc_unlock>
  404646:	3408      	adds	r4, #8
  404648:	4620      	mov	r0, r4
  40464a:	b003      	add	sp, #12
  40464c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404650:	2400      	movs	r4, #0
  404652:	230c      	movs	r3, #12
  404654:	4620      	mov	r0, r4
  404656:	602b      	str	r3, [r5, #0]
  404658:	b003      	add	sp, #12
  40465a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40465e:	2040      	movs	r0, #64	; 0x40
  404660:	f44f 7300 	mov.w	r3, #512	; 0x200
  404664:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404668:	e74a      	b.n	404500 <_malloc_r+0x44>
  40466a:	4423      	add	r3, r4
  40466c:	68e1      	ldr	r1, [r4, #12]
  40466e:	685a      	ldr	r2, [r3, #4]
  404670:	68a6      	ldr	r6, [r4, #8]
  404672:	f042 0201 	orr.w	r2, r2, #1
  404676:	60f1      	str	r1, [r6, #12]
  404678:	4628      	mov	r0, r5
  40467a:	608e      	str	r6, [r1, #8]
  40467c:	605a      	str	r2, [r3, #4]
  40467e:	f000 faef 	bl	404c60 <__malloc_unlock>
  404682:	3408      	adds	r4, #8
  404684:	4620      	mov	r0, r4
  404686:	b003      	add	sp, #12
  404688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40468c:	4423      	add	r3, r4
  40468e:	4628      	mov	r0, r5
  404690:	685a      	ldr	r2, [r3, #4]
  404692:	f042 0201 	orr.w	r2, r2, #1
  404696:	605a      	str	r2, [r3, #4]
  404698:	f000 fae2 	bl	404c60 <__malloc_unlock>
  40469c:	3408      	adds	r4, #8
  40469e:	4620      	mov	r0, r4
  4046a0:	b003      	add	sp, #12
  4046a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046a6:	68bc      	ldr	r4, [r7, #8]
  4046a8:	6863      	ldr	r3, [r4, #4]
  4046aa:	f023 0803 	bic.w	r8, r3, #3
  4046ae:	45b0      	cmp	r8, r6
  4046b0:	d304      	bcc.n	4046bc <_malloc_r+0x200>
  4046b2:	eba8 0306 	sub.w	r3, r8, r6
  4046b6:	2b0f      	cmp	r3, #15
  4046b8:	f300 8085 	bgt.w	4047c6 <_malloc_r+0x30a>
  4046bc:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404818 <_malloc_r+0x35c>
  4046c0:	4b50      	ldr	r3, [pc, #320]	; (404804 <_malloc_r+0x348>)
  4046c2:	f8d9 2000 	ldr.w	r2, [r9]
  4046c6:	681b      	ldr	r3, [r3, #0]
  4046c8:	3201      	adds	r2, #1
  4046ca:	4433      	add	r3, r6
  4046cc:	eb04 0a08 	add.w	sl, r4, r8
  4046d0:	f000 8155 	beq.w	40497e <_malloc_r+0x4c2>
  4046d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4046d8:	330f      	adds	r3, #15
  4046da:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4046de:	f02b 0b0f 	bic.w	fp, fp, #15
  4046e2:	4659      	mov	r1, fp
  4046e4:	4628      	mov	r0, r5
  4046e6:	f000 fdbb 	bl	405260 <_sbrk_r>
  4046ea:	1c41      	adds	r1, r0, #1
  4046ec:	4602      	mov	r2, r0
  4046ee:	f000 80fc 	beq.w	4048ea <_malloc_r+0x42e>
  4046f2:	4582      	cmp	sl, r0
  4046f4:	f200 80f7 	bhi.w	4048e6 <_malloc_r+0x42a>
  4046f8:	4b43      	ldr	r3, [pc, #268]	; (404808 <_malloc_r+0x34c>)
  4046fa:	6819      	ldr	r1, [r3, #0]
  4046fc:	4459      	add	r1, fp
  4046fe:	6019      	str	r1, [r3, #0]
  404700:	f000 814d 	beq.w	40499e <_malloc_r+0x4e2>
  404704:	f8d9 0000 	ldr.w	r0, [r9]
  404708:	3001      	adds	r0, #1
  40470a:	bf1b      	ittet	ne
  40470c:	eba2 0a0a 	subne.w	sl, r2, sl
  404710:	4451      	addne	r1, sl
  404712:	f8c9 2000 	streq.w	r2, [r9]
  404716:	6019      	strne	r1, [r3, #0]
  404718:	f012 0107 	ands.w	r1, r2, #7
  40471c:	f000 8115 	beq.w	40494a <_malloc_r+0x48e>
  404720:	f1c1 0008 	rsb	r0, r1, #8
  404724:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404728:	4402      	add	r2, r0
  40472a:	3108      	adds	r1, #8
  40472c:	eb02 090b 	add.w	r9, r2, fp
  404730:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404734:	eba1 0909 	sub.w	r9, r1, r9
  404738:	4649      	mov	r1, r9
  40473a:	4628      	mov	r0, r5
  40473c:	9301      	str	r3, [sp, #4]
  40473e:	9200      	str	r2, [sp, #0]
  404740:	f000 fd8e 	bl	405260 <_sbrk_r>
  404744:	1c43      	adds	r3, r0, #1
  404746:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40474a:	f000 8143 	beq.w	4049d4 <_malloc_r+0x518>
  40474e:	1a80      	subs	r0, r0, r2
  404750:	4448      	add	r0, r9
  404752:	f040 0001 	orr.w	r0, r0, #1
  404756:	6819      	ldr	r1, [r3, #0]
  404758:	60ba      	str	r2, [r7, #8]
  40475a:	4449      	add	r1, r9
  40475c:	42bc      	cmp	r4, r7
  40475e:	6050      	str	r0, [r2, #4]
  404760:	6019      	str	r1, [r3, #0]
  404762:	d017      	beq.n	404794 <_malloc_r+0x2d8>
  404764:	f1b8 0f0f 	cmp.w	r8, #15
  404768:	f240 80fb 	bls.w	404962 <_malloc_r+0x4a6>
  40476c:	6860      	ldr	r0, [r4, #4]
  40476e:	f1a8 020c 	sub.w	r2, r8, #12
  404772:	f022 0207 	bic.w	r2, r2, #7
  404776:	eb04 0e02 	add.w	lr, r4, r2
  40477a:	f000 0001 	and.w	r0, r0, #1
  40477e:	f04f 0c05 	mov.w	ip, #5
  404782:	4310      	orrs	r0, r2
  404784:	2a0f      	cmp	r2, #15
  404786:	6060      	str	r0, [r4, #4]
  404788:	f8ce c004 	str.w	ip, [lr, #4]
  40478c:	f8ce c008 	str.w	ip, [lr, #8]
  404790:	f200 8117 	bhi.w	4049c2 <_malloc_r+0x506>
  404794:	4b1d      	ldr	r3, [pc, #116]	; (40480c <_malloc_r+0x350>)
  404796:	68bc      	ldr	r4, [r7, #8]
  404798:	681a      	ldr	r2, [r3, #0]
  40479a:	4291      	cmp	r1, r2
  40479c:	bf88      	it	hi
  40479e:	6019      	strhi	r1, [r3, #0]
  4047a0:	4b1b      	ldr	r3, [pc, #108]	; (404810 <_malloc_r+0x354>)
  4047a2:	681a      	ldr	r2, [r3, #0]
  4047a4:	4291      	cmp	r1, r2
  4047a6:	6862      	ldr	r2, [r4, #4]
  4047a8:	bf88      	it	hi
  4047aa:	6019      	strhi	r1, [r3, #0]
  4047ac:	f022 0203 	bic.w	r2, r2, #3
  4047b0:	4296      	cmp	r6, r2
  4047b2:	eba2 0306 	sub.w	r3, r2, r6
  4047b6:	d801      	bhi.n	4047bc <_malloc_r+0x300>
  4047b8:	2b0f      	cmp	r3, #15
  4047ba:	dc04      	bgt.n	4047c6 <_malloc_r+0x30a>
  4047bc:	4628      	mov	r0, r5
  4047be:	f000 fa4f 	bl	404c60 <__malloc_unlock>
  4047c2:	2400      	movs	r4, #0
  4047c4:	e740      	b.n	404648 <_malloc_r+0x18c>
  4047c6:	19a2      	adds	r2, r4, r6
  4047c8:	f043 0301 	orr.w	r3, r3, #1
  4047cc:	f046 0601 	orr.w	r6, r6, #1
  4047d0:	6066      	str	r6, [r4, #4]
  4047d2:	4628      	mov	r0, r5
  4047d4:	60ba      	str	r2, [r7, #8]
  4047d6:	6053      	str	r3, [r2, #4]
  4047d8:	f000 fa42 	bl	404c60 <__malloc_unlock>
  4047dc:	3408      	adds	r4, #8
  4047de:	4620      	mov	r0, r4
  4047e0:	b003      	add	sp, #12
  4047e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4047e6:	2b14      	cmp	r3, #20
  4047e8:	d971      	bls.n	4048ce <_malloc_r+0x412>
  4047ea:	2b54      	cmp	r3, #84	; 0x54
  4047ec:	f200 80a3 	bhi.w	404936 <_malloc_r+0x47a>
  4047f0:	0b33      	lsrs	r3, r6, #12
  4047f2:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  4047f6:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  4047fa:	00c3      	lsls	r3, r0, #3
  4047fc:	e680      	b.n	404500 <_malloc_r+0x44>
  4047fe:	bf00      	nop
  404800:	20000444 	.word	0x20000444
  404804:	20000a9c 	.word	0x20000a9c
  404808:	20000a6c 	.word	0x20000a6c
  40480c:	20000a94 	.word	0x20000a94
  404810:	20000a98 	.word	0x20000a98
  404814:	2000044c 	.word	0x2000044c
  404818:	2000084c 	.word	0x2000084c
  40481c:	0a5a      	lsrs	r2, r3, #9
  40481e:	2a04      	cmp	r2, #4
  404820:	d95b      	bls.n	4048da <_malloc_r+0x41e>
  404822:	2a14      	cmp	r2, #20
  404824:	f200 80ae 	bhi.w	404984 <_malloc_r+0x4c8>
  404828:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40482c:	00c9      	lsls	r1, r1, #3
  40482e:	325b      	adds	r2, #91	; 0x5b
  404830:	eb07 0c01 	add.w	ip, r7, r1
  404834:	5879      	ldr	r1, [r7, r1]
  404836:	f1ac 0c08 	sub.w	ip, ip, #8
  40483a:	458c      	cmp	ip, r1
  40483c:	f000 8088 	beq.w	404950 <_malloc_r+0x494>
  404840:	684a      	ldr	r2, [r1, #4]
  404842:	f022 0203 	bic.w	r2, r2, #3
  404846:	4293      	cmp	r3, r2
  404848:	d273      	bcs.n	404932 <_malloc_r+0x476>
  40484a:	6889      	ldr	r1, [r1, #8]
  40484c:	458c      	cmp	ip, r1
  40484e:	d1f7      	bne.n	404840 <_malloc_r+0x384>
  404850:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404854:	687b      	ldr	r3, [r7, #4]
  404856:	60e2      	str	r2, [r4, #12]
  404858:	f8c4 c008 	str.w	ip, [r4, #8]
  40485c:	6094      	str	r4, [r2, #8]
  40485e:	f8cc 400c 	str.w	r4, [ip, #12]
  404862:	e68f      	b.n	404584 <_malloc_r+0xc8>
  404864:	19a1      	adds	r1, r4, r6
  404866:	f046 0c01 	orr.w	ip, r6, #1
  40486a:	f042 0601 	orr.w	r6, r2, #1
  40486e:	f8c4 c004 	str.w	ip, [r4, #4]
  404872:	4628      	mov	r0, r5
  404874:	6179      	str	r1, [r7, #20]
  404876:	6139      	str	r1, [r7, #16]
  404878:	f8c1 e00c 	str.w	lr, [r1, #12]
  40487c:	f8c1 e008 	str.w	lr, [r1, #8]
  404880:	604e      	str	r6, [r1, #4]
  404882:	50e2      	str	r2, [r4, r3]
  404884:	f000 f9ec 	bl	404c60 <__malloc_unlock>
  404888:	3408      	adds	r4, #8
  40488a:	e6dd      	b.n	404648 <_malloc_r+0x18c>
  40488c:	687b      	ldr	r3, [r7, #4]
  40488e:	e679      	b.n	404584 <_malloc_r+0xc8>
  404890:	f108 0801 	add.w	r8, r8, #1
  404894:	f018 0f03 	tst.w	r8, #3
  404898:	f10c 0c08 	add.w	ip, ip, #8
  40489c:	f47f ae85 	bne.w	4045aa <_malloc_r+0xee>
  4048a0:	e02d      	b.n	4048fe <_malloc_r+0x442>
  4048a2:	68dc      	ldr	r4, [r3, #12]
  4048a4:	42a3      	cmp	r3, r4
  4048a6:	bf08      	it	eq
  4048a8:	3002      	addeq	r0, #2
  4048aa:	f43f ae3e 	beq.w	40452a <_malloc_r+0x6e>
  4048ae:	e6bb      	b.n	404628 <_malloc_r+0x16c>
  4048b0:	4419      	add	r1, r3
  4048b2:	461c      	mov	r4, r3
  4048b4:	684a      	ldr	r2, [r1, #4]
  4048b6:	68db      	ldr	r3, [r3, #12]
  4048b8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4048bc:	f042 0201 	orr.w	r2, r2, #1
  4048c0:	604a      	str	r2, [r1, #4]
  4048c2:	4628      	mov	r0, r5
  4048c4:	60f3      	str	r3, [r6, #12]
  4048c6:	609e      	str	r6, [r3, #8]
  4048c8:	f000 f9ca 	bl	404c60 <__malloc_unlock>
  4048cc:	e6bc      	b.n	404648 <_malloc_r+0x18c>
  4048ce:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4048d2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4048d6:	00c3      	lsls	r3, r0, #3
  4048d8:	e612      	b.n	404500 <_malloc_r+0x44>
  4048da:	099a      	lsrs	r2, r3, #6
  4048dc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4048e0:	00c9      	lsls	r1, r1, #3
  4048e2:	3238      	adds	r2, #56	; 0x38
  4048e4:	e7a4      	b.n	404830 <_malloc_r+0x374>
  4048e6:	42bc      	cmp	r4, r7
  4048e8:	d054      	beq.n	404994 <_malloc_r+0x4d8>
  4048ea:	68bc      	ldr	r4, [r7, #8]
  4048ec:	6862      	ldr	r2, [r4, #4]
  4048ee:	f022 0203 	bic.w	r2, r2, #3
  4048f2:	e75d      	b.n	4047b0 <_malloc_r+0x2f4>
  4048f4:	f859 3908 	ldr.w	r3, [r9], #-8
  4048f8:	4599      	cmp	r9, r3
  4048fa:	f040 8086 	bne.w	404a0a <_malloc_r+0x54e>
  4048fe:	f010 0f03 	tst.w	r0, #3
  404902:	f100 30ff 	add.w	r0, r0, #4294967295
  404906:	d1f5      	bne.n	4048f4 <_malloc_r+0x438>
  404908:	687b      	ldr	r3, [r7, #4]
  40490a:	ea23 0304 	bic.w	r3, r3, r4
  40490e:	607b      	str	r3, [r7, #4]
  404910:	0064      	lsls	r4, r4, #1
  404912:	429c      	cmp	r4, r3
  404914:	f63f aec7 	bhi.w	4046a6 <_malloc_r+0x1ea>
  404918:	2c00      	cmp	r4, #0
  40491a:	f43f aec4 	beq.w	4046a6 <_malloc_r+0x1ea>
  40491e:	421c      	tst	r4, r3
  404920:	4640      	mov	r0, r8
  404922:	f47f ae3e 	bne.w	4045a2 <_malloc_r+0xe6>
  404926:	0064      	lsls	r4, r4, #1
  404928:	421c      	tst	r4, r3
  40492a:	f100 0004 	add.w	r0, r0, #4
  40492e:	d0fa      	beq.n	404926 <_malloc_r+0x46a>
  404930:	e637      	b.n	4045a2 <_malloc_r+0xe6>
  404932:	468c      	mov	ip, r1
  404934:	e78c      	b.n	404850 <_malloc_r+0x394>
  404936:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40493a:	d815      	bhi.n	404968 <_malloc_r+0x4ac>
  40493c:	0bf3      	lsrs	r3, r6, #15
  40493e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404942:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404946:	00c3      	lsls	r3, r0, #3
  404948:	e5da      	b.n	404500 <_malloc_r+0x44>
  40494a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40494e:	e6ed      	b.n	40472c <_malloc_r+0x270>
  404950:	687b      	ldr	r3, [r7, #4]
  404952:	1092      	asrs	r2, r2, #2
  404954:	2101      	movs	r1, #1
  404956:	fa01 f202 	lsl.w	r2, r1, r2
  40495a:	4313      	orrs	r3, r2
  40495c:	607b      	str	r3, [r7, #4]
  40495e:	4662      	mov	r2, ip
  404960:	e779      	b.n	404856 <_malloc_r+0x39a>
  404962:	2301      	movs	r3, #1
  404964:	6053      	str	r3, [r2, #4]
  404966:	e729      	b.n	4047bc <_malloc_r+0x300>
  404968:	f240 5254 	movw	r2, #1364	; 0x554
  40496c:	4293      	cmp	r3, r2
  40496e:	d822      	bhi.n	4049b6 <_malloc_r+0x4fa>
  404970:	0cb3      	lsrs	r3, r6, #18
  404972:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404976:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40497a:	00c3      	lsls	r3, r0, #3
  40497c:	e5c0      	b.n	404500 <_malloc_r+0x44>
  40497e:	f103 0b10 	add.w	fp, r3, #16
  404982:	e6ae      	b.n	4046e2 <_malloc_r+0x226>
  404984:	2a54      	cmp	r2, #84	; 0x54
  404986:	d829      	bhi.n	4049dc <_malloc_r+0x520>
  404988:	0b1a      	lsrs	r2, r3, #12
  40498a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40498e:	00c9      	lsls	r1, r1, #3
  404990:	326e      	adds	r2, #110	; 0x6e
  404992:	e74d      	b.n	404830 <_malloc_r+0x374>
  404994:	4b20      	ldr	r3, [pc, #128]	; (404a18 <_malloc_r+0x55c>)
  404996:	6819      	ldr	r1, [r3, #0]
  404998:	4459      	add	r1, fp
  40499a:	6019      	str	r1, [r3, #0]
  40499c:	e6b2      	b.n	404704 <_malloc_r+0x248>
  40499e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4049a2:	2800      	cmp	r0, #0
  4049a4:	f47f aeae 	bne.w	404704 <_malloc_r+0x248>
  4049a8:	eb08 030b 	add.w	r3, r8, fp
  4049ac:	68ba      	ldr	r2, [r7, #8]
  4049ae:	f043 0301 	orr.w	r3, r3, #1
  4049b2:	6053      	str	r3, [r2, #4]
  4049b4:	e6ee      	b.n	404794 <_malloc_r+0x2d8>
  4049b6:	207f      	movs	r0, #127	; 0x7f
  4049b8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4049bc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4049c0:	e59e      	b.n	404500 <_malloc_r+0x44>
  4049c2:	f104 0108 	add.w	r1, r4, #8
  4049c6:	4628      	mov	r0, r5
  4049c8:	9300      	str	r3, [sp, #0]
  4049ca:	f000 fea7 	bl	40571c <_free_r>
  4049ce:	9b00      	ldr	r3, [sp, #0]
  4049d0:	6819      	ldr	r1, [r3, #0]
  4049d2:	e6df      	b.n	404794 <_malloc_r+0x2d8>
  4049d4:	2001      	movs	r0, #1
  4049d6:	f04f 0900 	mov.w	r9, #0
  4049da:	e6bc      	b.n	404756 <_malloc_r+0x29a>
  4049dc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4049e0:	d805      	bhi.n	4049ee <_malloc_r+0x532>
  4049e2:	0bda      	lsrs	r2, r3, #15
  4049e4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4049e8:	00c9      	lsls	r1, r1, #3
  4049ea:	3277      	adds	r2, #119	; 0x77
  4049ec:	e720      	b.n	404830 <_malloc_r+0x374>
  4049ee:	f240 5154 	movw	r1, #1364	; 0x554
  4049f2:	428a      	cmp	r2, r1
  4049f4:	d805      	bhi.n	404a02 <_malloc_r+0x546>
  4049f6:	0c9a      	lsrs	r2, r3, #18
  4049f8:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  4049fc:	00c9      	lsls	r1, r1, #3
  4049fe:	327c      	adds	r2, #124	; 0x7c
  404a00:	e716      	b.n	404830 <_malloc_r+0x374>
  404a02:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404a06:	227e      	movs	r2, #126	; 0x7e
  404a08:	e712      	b.n	404830 <_malloc_r+0x374>
  404a0a:	687b      	ldr	r3, [r7, #4]
  404a0c:	e780      	b.n	404910 <_malloc_r+0x454>
  404a0e:	08f0      	lsrs	r0, r6, #3
  404a10:	f106 0308 	add.w	r3, r6, #8
  404a14:	e600      	b.n	404618 <_malloc_r+0x15c>
  404a16:	bf00      	nop
  404a18:	20000a6c 	.word	0x20000a6c
  404a1c:	00000000 	.word	0x00000000

00404a20 <memchr>:
  404a20:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404a24:	2a10      	cmp	r2, #16
  404a26:	db2b      	blt.n	404a80 <memchr+0x60>
  404a28:	f010 0f07 	tst.w	r0, #7
  404a2c:	d008      	beq.n	404a40 <memchr+0x20>
  404a2e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404a32:	3a01      	subs	r2, #1
  404a34:	428b      	cmp	r3, r1
  404a36:	d02d      	beq.n	404a94 <memchr+0x74>
  404a38:	f010 0f07 	tst.w	r0, #7
  404a3c:	b342      	cbz	r2, 404a90 <memchr+0x70>
  404a3e:	d1f6      	bne.n	404a2e <memchr+0xe>
  404a40:	b4f0      	push	{r4, r5, r6, r7}
  404a42:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404a46:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  404a4a:	f022 0407 	bic.w	r4, r2, #7
  404a4e:	f07f 0700 	mvns.w	r7, #0
  404a52:	2300      	movs	r3, #0
  404a54:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404a58:	3c08      	subs	r4, #8
  404a5a:	ea85 0501 	eor.w	r5, r5, r1
  404a5e:	ea86 0601 	eor.w	r6, r6, r1
  404a62:	fa85 f547 	uadd8	r5, r5, r7
  404a66:	faa3 f587 	sel	r5, r3, r7
  404a6a:	fa86 f647 	uadd8	r6, r6, r7
  404a6e:	faa5 f687 	sel	r6, r5, r7
  404a72:	b98e      	cbnz	r6, 404a98 <memchr+0x78>
  404a74:	d1ee      	bne.n	404a54 <memchr+0x34>
  404a76:	bcf0      	pop	{r4, r5, r6, r7}
  404a78:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404a7c:	f002 0207 	and.w	r2, r2, #7
  404a80:	b132      	cbz	r2, 404a90 <memchr+0x70>
  404a82:	f810 3b01 	ldrb.w	r3, [r0], #1
  404a86:	3a01      	subs	r2, #1
  404a88:	ea83 0301 	eor.w	r3, r3, r1
  404a8c:	b113      	cbz	r3, 404a94 <memchr+0x74>
  404a8e:	d1f8      	bne.n	404a82 <memchr+0x62>
  404a90:	2000      	movs	r0, #0
  404a92:	4770      	bx	lr
  404a94:	3801      	subs	r0, #1
  404a96:	4770      	bx	lr
  404a98:	2d00      	cmp	r5, #0
  404a9a:	bf06      	itte	eq
  404a9c:	4635      	moveq	r5, r6
  404a9e:	3803      	subeq	r0, #3
  404aa0:	3807      	subne	r0, #7
  404aa2:	f015 0f01 	tst.w	r5, #1
  404aa6:	d107      	bne.n	404ab8 <memchr+0x98>
  404aa8:	3001      	adds	r0, #1
  404aaa:	f415 7f80 	tst.w	r5, #256	; 0x100
  404aae:	bf02      	ittt	eq
  404ab0:	3001      	addeq	r0, #1
  404ab2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  404ab6:	3001      	addeq	r0, #1
  404ab8:	bcf0      	pop	{r4, r5, r6, r7}
  404aba:	3801      	subs	r0, #1
  404abc:	4770      	bx	lr
  404abe:	bf00      	nop

00404ac0 <memcmp>:
  404ac0:	2a03      	cmp	r2, #3
  404ac2:	b470      	push	{r4, r5, r6}
  404ac4:	d922      	bls.n	404b0c <memcmp+0x4c>
  404ac6:	ea40 0301 	orr.w	r3, r0, r1
  404aca:	079b      	lsls	r3, r3, #30
  404acc:	d011      	beq.n	404af2 <memcmp+0x32>
  404ace:	7803      	ldrb	r3, [r0, #0]
  404ad0:	780c      	ldrb	r4, [r1, #0]
  404ad2:	42a3      	cmp	r3, r4
  404ad4:	d11d      	bne.n	404b12 <memcmp+0x52>
  404ad6:	440a      	add	r2, r1
  404ad8:	3101      	adds	r1, #1
  404ada:	e005      	b.n	404ae8 <memcmp+0x28>
  404adc:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  404ae0:	f811 4b01 	ldrb.w	r4, [r1], #1
  404ae4:	42a3      	cmp	r3, r4
  404ae6:	d114      	bne.n	404b12 <memcmp+0x52>
  404ae8:	4291      	cmp	r1, r2
  404aea:	d1f7      	bne.n	404adc <memcmp+0x1c>
  404aec:	2000      	movs	r0, #0
  404aee:	bc70      	pop	{r4, r5, r6}
  404af0:	4770      	bx	lr
  404af2:	680d      	ldr	r5, [r1, #0]
  404af4:	6806      	ldr	r6, [r0, #0]
  404af6:	42ae      	cmp	r6, r5
  404af8:	460c      	mov	r4, r1
  404afa:	4603      	mov	r3, r0
  404afc:	f101 0104 	add.w	r1, r1, #4
  404b00:	f100 0004 	add.w	r0, r0, #4
  404b04:	d108      	bne.n	404b18 <memcmp+0x58>
  404b06:	3a04      	subs	r2, #4
  404b08:	2a03      	cmp	r2, #3
  404b0a:	d8f2      	bhi.n	404af2 <memcmp+0x32>
  404b0c:	2a00      	cmp	r2, #0
  404b0e:	d1de      	bne.n	404ace <memcmp+0xe>
  404b10:	e7ec      	b.n	404aec <memcmp+0x2c>
  404b12:	1b18      	subs	r0, r3, r4
  404b14:	bc70      	pop	{r4, r5, r6}
  404b16:	4770      	bx	lr
  404b18:	4621      	mov	r1, r4
  404b1a:	4618      	mov	r0, r3
  404b1c:	e7d7      	b.n	404ace <memcmp+0xe>
  404b1e:	bf00      	nop

00404b20 <memcpy>:
  404b20:	4684      	mov	ip, r0
  404b22:	ea41 0300 	orr.w	r3, r1, r0
  404b26:	f013 0303 	ands.w	r3, r3, #3
  404b2a:	d16d      	bne.n	404c08 <memcpy+0xe8>
  404b2c:	3a40      	subs	r2, #64	; 0x40
  404b2e:	d341      	bcc.n	404bb4 <memcpy+0x94>
  404b30:	f851 3b04 	ldr.w	r3, [r1], #4
  404b34:	f840 3b04 	str.w	r3, [r0], #4
  404b38:	f851 3b04 	ldr.w	r3, [r1], #4
  404b3c:	f840 3b04 	str.w	r3, [r0], #4
  404b40:	f851 3b04 	ldr.w	r3, [r1], #4
  404b44:	f840 3b04 	str.w	r3, [r0], #4
  404b48:	f851 3b04 	ldr.w	r3, [r1], #4
  404b4c:	f840 3b04 	str.w	r3, [r0], #4
  404b50:	f851 3b04 	ldr.w	r3, [r1], #4
  404b54:	f840 3b04 	str.w	r3, [r0], #4
  404b58:	f851 3b04 	ldr.w	r3, [r1], #4
  404b5c:	f840 3b04 	str.w	r3, [r0], #4
  404b60:	f851 3b04 	ldr.w	r3, [r1], #4
  404b64:	f840 3b04 	str.w	r3, [r0], #4
  404b68:	f851 3b04 	ldr.w	r3, [r1], #4
  404b6c:	f840 3b04 	str.w	r3, [r0], #4
  404b70:	f851 3b04 	ldr.w	r3, [r1], #4
  404b74:	f840 3b04 	str.w	r3, [r0], #4
  404b78:	f851 3b04 	ldr.w	r3, [r1], #4
  404b7c:	f840 3b04 	str.w	r3, [r0], #4
  404b80:	f851 3b04 	ldr.w	r3, [r1], #4
  404b84:	f840 3b04 	str.w	r3, [r0], #4
  404b88:	f851 3b04 	ldr.w	r3, [r1], #4
  404b8c:	f840 3b04 	str.w	r3, [r0], #4
  404b90:	f851 3b04 	ldr.w	r3, [r1], #4
  404b94:	f840 3b04 	str.w	r3, [r0], #4
  404b98:	f851 3b04 	ldr.w	r3, [r1], #4
  404b9c:	f840 3b04 	str.w	r3, [r0], #4
  404ba0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ba4:	f840 3b04 	str.w	r3, [r0], #4
  404ba8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bac:	f840 3b04 	str.w	r3, [r0], #4
  404bb0:	3a40      	subs	r2, #64	; 0x40
  404bb2:	d2bd      	bcs.n	404b30 <memcpy+0x10>
  404bb4:	3230      	adds	r2, #48	; 0x30
  404bb6:	d311      	bcc.n	404bdc <memcpy+0xbc>
  404bb8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bbc:	f840 3b04 	str.w	r3, [r0], #4
  404bc0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bc4:	f840 3b04 	str.w	r3, [r0], #4
  404bc8:	f851 3b04 	ldr.w	r3, [r1], #4
  404bcc:	f840 3b04 	str.w	r3, [r0], #4
  404bd0:	f851 3b04 	ldr.w	r3, [r1], #4
  404bd4:	f840 3b04 	str.w	r3, [r0], #4
  404bd8:	3a10      	subs	r2, #16
  404bda:	d2ed      	bcs.n	404bb8 <memcpy+0x98>
  404bdc:	320c      	adds	r2, #12
  404bde:	d305      	bcc.n	404bec <memcpy+0xcc>
  404be0:	f851 3b04 	ldr.w	r3, [r1], #4
  404be4:	f840 3b04 	str.w	r3, [r0], #4
  404be8:	3a04      	subs	r2, #4
  404bea:	d2f9      	bcs.n	404be0 <memcpy+0xc0>
  404bec:	3204      	adds	r2, #4
  404bee:	d008      	beq.n	404c02 <memcpy+0xe2>
  404bf0:	07d2      	lsls	r2, r2, #31
  404bf2:	bf1c      	itt	ne
  404bf4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404bf8:	f800 3b01 	strbne.w	r3, [r0], #1
  404bfc:	d301      	bcc.n	404c02 <memcpy+0xe2>
  404bfe:	880b      	ldrh	r3, [r1, #0]
  404c00:	8003      	strh	r3, [r0, #0]
  404c02:	4660      	mov	r0, ip
  404c04:	4770      	bx	lr
  404c06:	bf00      	nop
  404c08:	2a08      	cmp	r2, #8
  404c0a:	d313      	bcc.n	404c34 <memcpy+0x114>
  404c0c:	078b      	lsls	r3, r1, #30
  404c0e:	d08d      	beq.n	404b2c <memcpy+0xc>
  404c10:	f010 0303 	ands.w	r3, r0, #3
  404c14:	d08a      	beq.n	404b2c <memcpy+0xc>
  404c16:	f1c3 0304 	rsb	r3, r3, #4
  404c1a:	1ad2      	subs	r2, r2, r3
  404c1c:	07db      	lsls	r3, r3, #31
  404c1e:	bf1c      	itt	ne
  404c20:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404c24:	f800 3b01 	strbne.w	r3, [r0], #1
  404c28:	d380      	bcc.n	404b2c <memcpy+0xc>
  404c2a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404c2e:	f820 3b02 	strh.w	r3, [r0], #2
  404c32:	e77b      	b.n	404b2c <memcpy+0xc>
  404c34:	3a04      	subs	r2, #4
  404c36:	d3d9      	bcc.n	404bec <memcpy+0xcc>
  404c38:	3a01      	subs	r2, #1
  404c3a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404c3e:	f800 3b01 	strb.w	r3, [r0], #1
  404c42:	d2f9      	bcs.n	404c38 <memcpy+0x118>
  404c44:	780b      	ldrb	r3, [r1, #0]
  404c46:	7003      	strb	r3, [r0, #0]
  404c48:	784b      	ldrb	r3, [r1, #1]
  404c4a:	7043      	strb	r3, [r0, #1]
  404c4c:	788b      	ldrb	r3, [r1, #2]
  404c4e:	7083      	strb	r3, [r0, #2]
  404c50:	4660      	mov	r0, ip
  404c52:	4770      	bx	lr

00404c54 <__malloc_lock>:
  404c54:	4801      	ldr	r0, [pc, #4]	; (404c5c <__malloc_lock+0x8>)
  404c56:	f7ff bc2d 	b.w	4044b4 <__retarget_lock_acquire_recursive>
  404c5a:	bf00      	nop
  404c5c:	200195dc 	.word	0x200195dc

00404c60 <__malloc_unlock>:
  404c60:	4801      	ldr	r0, [pc, #4]	; (404c68 <__malloc_unlock+0x8>)
  404c62:	f7ff bc29 	b.w	4044b8 <__retarget_lock_release_recursive>
  404c66:	bf00      	nop
  404c68:	200195dc 	.word	0x200195dc

00404c6c <_Balloc>:
  404c6c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404c6e:	b570      	push	{r4, r5, r6, lr}
  404c70:	4605      	mov	r5, r0
  404c72:	460c      	mov	r4, r1
  404c74:	b14b      	cbz	r3, 404c8a <_Balloc+0x1e>
  404c76:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404c7a:	b180      	cbz	r0, 404c9e <_Balloc+0x32>
  404c7c:	6802      	ldr	r2, [r0, #0]
  404c7e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404c82:	2300      	movs	r3, #0
  404c84:	6103      	str	r3, [r0, #16]
  404c86:	60c3      	str	r3, [r0, #12]
  404c88:	bd70      	pop	{r4, r5, r6, pc}
  404c8a:	2221      	movs	r2, #33	; 0x21
  404c8c:	2104      	movs	r1, #4
  404c8e:	f000 fcc5 	bl	40561c <_calloc_r>
  404c92:	64e8      	str	r0, [r5, #76]	; 0x4c
  404c94:	4603      	mov	r3, r0
  404c96:	2800      	cmp	r0, #0
  404c98:	d1ed      	bne.n	404c76 <_Balloc+0xa>
  404c9a:	2000      	movs	r0, #0
  404c9c:	bd70      	pop	{r4, r5, r6, pc}
  404c9e:	2101      	movs	r1, #1
  404ca0:	fa01 f604 	lsl.w	r6, r1, r4
  404ca4:	1d72      	adds	r2, r6, #5
  404ca6:	4628      	mov	r0, r5
  404ca8:	0092      	lsls	r2, r2, #2
  404caa:	f000 fcb7 	bl	40561c <_calloc_r>
  404cae:	2800      	cmp	r0, #0
  404cb0:	d0f3      	beq.n	404c9a <_Balloc+0x2e>
  404cb2:	6044      	str	r4, [r0, #4]
  404cb4:	6086      	str	r6, [r0, #8]
  404cb6:	e7e4      	b.n	404c82 <_Balloc+0x16>

00404cb8 <_Bfree>:
  404cb8:	b131      	cbz	r1, 404cc8 <_Bfree+0x10>
  404cba:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404cbc:	684a      	ldr	r2, [r1, #4]
  404cbe:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404cc2:	6008      	str	r0, [r1, #0]
  404cc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404cc8:	4770      	bx	lr
  404cca:	bf00      	nop

00404ccc <__multadd>:
  404ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
  404cce:	690c      	ldr	r4, [r1, #16]
  404cd0:	b083      	sub	sp, #12
  404cd2:	460d      	mov	r5, r1
  404cd4:	4606      	mov	r6, r0
  404cd6:	f101 0e14 	add.w	lr, r1, #20
  404cda:	2700      	movs	r7, #0
  404cdc:	f8de 0000 	ldr.w	r0, [lr]
  404ce0:	b281      	uxth	r1, r0
  404ce2:	fb02 3301 	mla	r3, r2, r1, r3
  404ce6:	0c01      	lsrs	r1, r0, #16
  404ce8:	0c18      	lsrs	r0, r3, #16
  404cea:	fb02 0101 	mla	r1, r2, r1, r0
  404cee:	b29b      	uxth	r3, r3
  404cf0:	3701      	adds	r7, #1
  404cf2:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404cf6:	42bc      	cmp	r4, r7
  404cf8:	f84e 3b04 	str.w	r3, [lr], #4
  404cfc:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404d00:	dcec      	bgt.n	404cdc <__multadd+0x10>
  404d02:	b13b      	cbz	r3, 404d14 <__multadd+0x48>
  404d04:	68aa      	ldr	r2, [r5, #8]
  404d06:	4294      	cmp	r4, r2
  404d08:	da07      	bge.n	404d1a <__multadd+0x4e>
  404d0a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404d0e:	3401      	adds	r4, #1
  404d10:	6153      	str	r3, [r2, #20]
  404d12:	612c      	str	r4, [r5, #16]
  404d14:	4628      	mov	r0, r5
  404d16:	b003      	add	sp, #12
  404d18:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404d1a:	6869      	ldr	r1, [r5, #4]
  404d1c:	9301      	str	r3, [sp, #4]
  404d1e:	3101      	adds	r1, #1
  404d20:	4630      	mov	r0, r6
  404d22:	f7ff ffa3 	bl	404c6c <_Balloc>
  404d26:	692a      	ldr	r2, [r5, #16]
  404d28:	3202      	adds	r2, #2
  404d2a:	f105 010c 	add.w	r1, r5, #12
  404d2e:	4607      	mov	r7, r0
  404d30:	0092      	lsls	r2, r2, #2
  404d32:	300c      	adds	r0, #12
  404d34:	f7ff fef4 	bl	404b20 <memcpy>
  404d38:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404d3a:	6869      	ldr	r1, [r5, #4]
  404d3c:	9b01      	ldr	r3, [sp, #4]
  404d3e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404d42:	6028      	str	r0, [r5, #0]
  404d44:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404d48:	463d      	mov	r5, r7
  404d4a:	e7de      	b.n	404d0a <__multadd+0x3e>

00404d4c <__hi0bits>:
  404d4c:	0c02      	lsrs	r2, r0, #16
  404d4e:	0412      	lsls	r2, r2, #16
  404d50:	4603      	mov	r3, r0
  404d52:	b9b2      	cbnz	r2, 404d82 <__hi0bits+0x36>
  404d54:	0403      	lsls	r3, r0, #16
  404d56:	2010      	movs	r0, #16
  404d58:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404d5c:	bf04      	itt	eq
  404d5e:	021b      	lsleq	r3, r3, #8
  404d60:	3008      	addeq	r0, #8
  404d62:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404d66:	bf04      	itt	eq
  404d68:	011b      	lsleq	r3, r3, #4
  404d6a:	3004      	addeq	r0, #4
  404d6c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404d70:	bf04      	itt	eq
  404d72:	009b      	lsleq	r3, r3, #2
  404d74:	3002      	addeq	r0, #2
  404d76:	2b00      	cmp	r3, #0
  404d78:	db02      	blt.n	404d80 <__hi0bits+0x34>
  404d7a:	005b      	lsls	r3, r3, #1
  404d7c:	d403      	bmi.n	404d86 <__hi0bits+0x3a>
  404d7e:	2020      	movs	r0, #32
  404d80:	4770      	bx	lr
  404d82:	2000      	movs	r0, #0
  404d84:	e7e8      	b.n	404d58 <__hi0bits+0xc>
  404d86:	3001      	adds	r0, #1
  404d88:	4770      	bx	lr
  404d8a:	bf00      	nop

00404d8c <__lo0bits>:
  404d8c:	6803      	ldr	r3, [r0, #0]
  404d8e:	f013 0207 	ands.w	r2, r3, #7
  404d92:	4601      	mov	r1, r0
  404d94:	d007      	beq.n	404da6 <__lo0bits+0x1a>
  404d96:	07da      	lsls	r2, r3, #31
  404d98:	d421      	bmi.n	404dde <__lo0bits+0x52>
  404d9a:	0798      	lsls	r0, r3, #30
  404d9c:	d421      	bmi.n	404de2 <__lo0bits+0x56>
  404d9e:	089b      	lsrs	r3, r3, #2
  404da0:	600b      	str	r3, [r1, #0]
  404da2:	2002      	movs	r0, #2
  404da4:	4770      	bx	lr
  404da6:	b298      	uxth	r0, r3
  404da8:	b198      	cbz	r0, 404dd2 <__lo0bits+0x46>
  404daa:	4610      	mov	r0, r2
  404dac:	f013 0fff 	tst.w	r3, #255	; 0xff
  404db0:	bf04      	itt	eq
  404db2:	0a1b      	lsreq	r3, r3, #8
  404db4:	3008      	addeq	r0, #8
  404db6:	071a      	lsls	r2, r3, #28
  404db8:	bf04      	itt	eq
  404dba:	091b      	lsreq	r3, r3, #4
  404dbc:	3004      	addeq	r0, #4
  404dbe:	079a      	lsls	r2, r3, #30
  404dc0:	bf04      	itt	eq
  404dc2:	089b      	lsreq	r3, r3, #2
  404dc4:	3002      	addeq	r0, #2
  404dc6:	07da      	lsls	r2, r3, #31
  404dc8:	d407      	bmi.n	404dda <__lo0bits+0x4e>
  404dca:	085b      	lsrs	r3, r3, #1
  404dcc:	d104      	bne.n	404dd8 <__lo0bits+0x4c>
  404dce:	2020      	movs	r0, #32
  404dd0:	4770      	bx	lr
  404dd2:	0c1b      	lsrs	r3, r3, #16
  404dd4:	2010      	movs	r0, #16
  404dd6:	e7e9      	b.n	404dac <__lo0bits+0x20>
  404dd8:	3001      	adds	r0, #1
  404dda:	600b      	str	r3, [r1, #0]
  404ddc:	4770      	bx	lr
  404dde:	2000      	movs	r0, #0
  404de0:	4770      	bx	lr
  404de2:	085b      	lsrs	r3, r3, #1
  404de4:	600b      	str	r3, [r1, #0]
  404de6:	2001      	movs	r0, #1
  404de8:	4770      	bx	lr
  404dea:	bf00      	nop

00404dec <__i2b>:
  404dec:	b510      	push	{r4, lr}
  404dee:	460c      	mov	r4, r1
  404df0:	2101      	movs	r1, #1
  404df2:	f7ff ff3b 	bl	404c6c <_Balloc>
  404df6:	2201      	movs	r2, #1
  404df8:	6144      	str	r4, [r0, #20]
  404dfa:	6102      	str	r2, [r0, #16]
  404dfc:	bd10      	pop	{r4, pc}
  404dfe:	bf00      	nop

00404e00 <__multiply>:
  404e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404e04:	690c      	ldr	r4, [r1, #16]
  404e06:	6915      	ldr	r5, [r2, #16]
  404e08:	42ac      	cmp	r4, r5
  404e0a:	b083      	sub	sp, #12
  404e0c:	468b      	mov	fp, r1
  404e0e:	4616      	mov	r6, r2
  404e10:	da04      	bge.n	404e1c <__multiply+0x1c>
  404e12:	4622      	mov	r2, r4
  404e14:	46b3      	mov	fp, r6
  404e16:	462c      	mov	r4, r5
  404e18:	460e      	mov	r6, r1
  404e1a:	4615      	mov	r5, r2
  404e1c:	f8db 3008 	ldr.w	r3, [fp, #8]
  404e20:	f8db 1004 	ldr.w	r1, [fp, #4]
  404e24:	eb04 0805 	add.w	r8, r4, r5
  404e28:	4598      	cmp	r8, r3
  404e2a:	bfc8      	it	gt
  404e2c:	3101      	addgt	r1, #1
  404e2e:	f7ff ff1d 	bl	404c6c <_Balloc>
  404e32:	f100 0914 	add.w	r9, r0, #20
  404e36:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404e3a:	45d1      	cmp	r9, sl
  404e3c:	9000      	str	r0, [sp, #0]
  404e3e:	d205      	bcs.n	404e4c <__multiply+0x4c>
  404e40:	464b      	mov	r3, r9
  404e42:	2100      	movs	r1, #0
  404e44:	f843 1b04 	str.w	r1, [r3], #4
  404e48:	459a      	cmp	sl, r3
  404e4a:	d8fb      	bhi.n	404e44 <__multiply+0x44>
  404e4c:	f106 0c14 	add.w	ip, r6, #20
  404e50:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404e54:	f10b 0b14 	add.w	fp, fp, #20
  404e58:	459c      	cmp	ip, r3
  404e5a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404e5e:	d24c      	bcs.n	404efa <__multiply+0xfa>
  404e60:	f8cd a004 	str.w	sl, [sp, #4]
  404e64:	469a      	mov	sl, r3
  404e66:	f8dc 5000 	ldr.w	r5, [ip]
  404e6a:	b2af      	uxth	r7, r5
  404e6c:	b1ef      	cbz	r7, 404eaa <__multiply+0xaa>
  404e6e:	2100      	movs	r1, #0
  404e70:	464d      	mov	r5, r9
  404e72:	465e      	mov	r6, fp
  404e74:	460c      	mov	r4, r1
  404e76:	f856 2b04 	ldr.w	r2, [r6], #4
  404e7a:	6828      	ldr	r0, [r5, #0]
  404e7c:	b293      	uxth	r3, r2
  404e7e:	b281      	uxth	r1, r0
  404e80:	fb07 1303 	mla	r3, r7, r3, r1
  404e84:	0c12      	lsrs	r2, r2, #16
  404e86:	0c01      	lsrs	r1, r0, #16
  404e88:	4423      	add	r3, r4
  404e8a:	fb07 1102 	mla	r1, r7, r2, r1
  404e8e:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404e92:	b29b      	uxth	r3, r3
  404e94:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404e98:	45b6      	cmp	lr, r6
  404e9a:	f845 3b04 	str.w	r3, [r5], #4
  404e9e:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404ea2:	d8e8      	bhi.n	404e76 <__multiply+0x76>
  404ea4:	602c      	str	r4, [r5, #0]
  404ea6:	f8dc 5000 	ldr.w	r5, [ip]
  404eaa:	0c2d      	lsrs	r5, r5, #16
  404eac:	d01d      	beq.n	404eea <__multiply+0xea>
  404eae:	f8d9 3000 	ldr.w	r3, [r9]
  404eb2:	4648      	mov	r0, r9
  404eb4:	461c      	mov	r4, r3
  404eb6:	4659      	mov	r1, fp
  404eb8:	2200      	movs	r2, #0
  404eba:	880e      	ldrh	r6, [r1, #0]
  404ebc:	0c24      	lsrs	r4, r4, #16
  404ebe:	fb05 4406 	mla	r4, r5, r6, r4
  404ec2:	4422      	add	r2, r4
  404ec4:	b29b      	uxth	r3, r3
  404ec6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404eca:	f840 3b04 	str.w	r3, [r0], #4
  404ece:	f851 3b04 	ldr.w	r3, [r1], #4
  404ed2:	6804      	ldr	r4, [r0, #0]
  404ed4:	0c1b      	lsrs	r3, r3, #16
  404ed6:	b2a6      	uxth	r6, r4
  404ed8:	fb05 6303 	mla	r3, r5, r3, r6
  404edc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404ee0:	458e      	cmp	lr, r1
  404ee2:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404ee6:	d8e8      	bhi.n	404eba <__multiply+0xba>
  404ee8:	6003      	str	r3, [r0, #0]
  404eea:	f10c 0c04 	add.w	ip, ip, #4
  404eee:	45e2      	cmp	sl, ip
  404ef0:	f109 0904 	add.w	r9, r9, #4
  404ef4:	d8b7      	bhi.n	404e66 <__multiply+0x66>
  404ef6:	f8dd a004 	ldr.w	sl, [sp, #4]
  404efa:	f1b8 0f00 	cmp.w	r8, #0
  404efe:	dd0b      	ble.n	404f18 <__multiply+0x118>
  404f00:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404f04:	f1aa 0a04 	sub.w	sl, sl, #4
  404f08:	b11b      	cbz	r3, 404f12 <__multiply+0x112>
  404f0a:	e005      	b.n	404f18 <__multiply+0x118>
  404f0c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404f10:	b913      	cbnz	r3, 404f18 <__multiply+0x118>
  404f12:	f1b8 0801 	subs.w	r8, r8, #1
  404f16:	d1f9      	bne.n	404f0c <__multiply+0x10c>
  404f18:	9800      	ldr	r0, [sp, #0]
  404f1a:	f8c0 8010 	str.w	r8, [r0, #16]
  404f1e:	b003      	add	sp, #12
  404f20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404f24 <__pow5mult>:
  404f24:	f012 0303 	ands.w	r3, r2, #3
  404f28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404f2c:	4614      	mov	r4, r2
  404f2e:	4607      	mov	r7, r0
  404f30:	d12e      	bne.n	404f90 <__pow5mult+0x6c>
  404f32:	460d      	mov	r5, r1
  404f34:	10a4      	asrs	r4, r4, #2
  404f36:	d01c      	beq.n	404f72 <__pow5mult+0x4e>
  404f38:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404f3a:	b396      	cbz	r6, 404fa2 <__pow5mult+0x7e>
  404f3c:	07e3      	lsls	r3, r4, #31
  404f3e:	f04f 0800 	mov.w	r8, #0
  404f42:	d406      	bmi.n	404f52 <__pow5mult+0x2e>
  404f44:	1064      	asrs	r4, r4, #1
  404f46:	d014      	beq.n	404f72 <__pow5mult+0x4e>
  404f48:	6830      	ldr	r0, [r6, #0]
  404f4a:	b1a8      	cbz	r0, 404f78 <__pow5mult+0x54>
  404f4c:	4606      	mov	r6, r0
  404f4e:	07e3      	lsls	r3, r4, #31
  404f50:	d5f8      	bpl.n	404f44 <__pow5mult+0x20>
  404f52:	4632      	mov	r2, r6
  404f54:	4629      	mov	r1, r5
  404f56:	4638      	mov	r0, r7
  404f58:	f7ff ff52 	bl	404e00 <__multiply>
  404f5c:	b1b5      	cbz	r5, 404f8c <__pow5mult+0x68>
  404f5e:	686a      	ldr	r2, [r5, #4]
  404f60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404f62:	1064      	asrs	r4, r4, #1
  404f64:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404f68:	6029      	str	r1, [r5, #0]
  404f6a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404f6e:	4605      	mov	r5, r0
  404f70:	d1ea      	bne.n	404f48 <__pow5mult+0x24>
  404f72:	4628      	mov	r0, r5
  404f74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f78:	4632      	mov	r2, r6
  404f7a:	4631      	mov	r1, r6
  404f7c:	4638      	mov	r0, r7
  404f7e:	f7ff ff3f 	bl	404e00 <__multiply>
  404f82:	6030      	str	r0, [r6, #0]
  404f84:	f8c0 8000 	str.w	r8, [r0]
  404f88:	4606      	mov	r6, r0
  404f8a:	e7e0      	b.n	404f4e <__pow5mult+0x2a>
  404f8c:	4605      	mov	r5, r0
  404f8e:	e7d9      	b.n	404f44 <__pow5mult+0x20>
  404f90:	1e5a      	subs	r2, r3, #1
  404f92:	4d0b      	ldr	r5, [pc, #44]	; (404fc0 <__pow5mult+0x9c>)
  404f94:	2300      	movs	r3, #0
  404f96:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404f9a:	f7ff fe97 	bl	404ccc <__multadd>
  404f9e:	4605      	mov	r5, r0
  404fa0:	e7c8      	b.n	404f34 <__pow5mult+0x10>
  404fa2:	2101      	movs	r1, #1
  404fa4:	4638      	mov	r0, r7
  404fa6:	f7ff fe61 	bl	404c6c <_Balloc>
  404faa:	f240 2171 	movw	r1, #625	; 0x271
  404fae:	2201      	movs	r2, #1
  404fb0:	2300      	movs	r3, #0
  404fb2:	6141      	str	r1, [r0, #20]
  404fb4:	6102      	str	r2, [r0, #16]
  404fb6:	4606      	mov	r6, r0
  404fb8:	64b8      	str	r0, [r7, #72]	; 0x48
  404fba:	6003      	str	r3, [r0, #0]
  404fbc:	e7be      	b.n	404f3c <__pow5mult+0x18>
  404fbe:	bf00      	nop
  404fc0:	004077d0 	.word	0x004077d0

00404fc4 <__lshift>:
  404fc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404fc8:	4691      	mov	r9, r2
  404fca:	690a      	ldr	r2, [r1, #16]
  404fcc:	688b      	ldr	r3, [r1, #8]
  404fce:	ea4f 1469 	mov.w	r4, r9, asr #5
  404fd2:	eb04 0802 	add.w	r8, r4, r2
  404fd6:	f108 0501 	add.w	r5, r8, #1
  404fda:	429d      	cmp	r5, r3
  404fdc:	460e      	mov	r6, r1
  404fde:	4607      	mov	r7, r0
  404fe0:	6849      	ldr	r1, [r1, #4]
  404fe2:	dd04      	ble.n	404fee <__lshift+0x2a>
  404fe4:	005b      	lsls	r3, r3, #1
  404fe6:	429d      	cmp	r5, r3
  404fe8:	f101 0101 	add.w	r1, r1, #1
  404fec:	dcfa      	bgt.n	404fe4 <__lshift+0x20>
  404fee:	4638      	mov	r0, r7
  404ff0:	f7ff fe3c 	bl	404c6c <_Balloc>
  404ff4:	2c00      	cmp	r4, #0
  404ff6:	f100 0314 	add.w	r3, r0, #20
  404ffa:	dd06      	ble.n	40500a <__lshift+0x46>
  404ffc:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  405000:	2100      	movs	r1, #0
  405002:	f843 1b04 	str.w	r1, [r3], #4
  405006:	429a      	cmp	r2, r3
  405008:	d1fb      	bne.n	405002 <__lshift+0x3e>
  40500a:	6934      	ldr	r4, [r6, #16]
  40500c:	f106 0114 	add.w	r1, r6, #20
  405010:	f019 091f 	ands.w	r9, r9, #31
  405014:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  405018:	d01d      	beq.n	405056 <__lshift+0x92>
  40501a:	f1c9 0c20 	rsb	ip, r9, #32
  40501e:	2200      	movs	r2, #0
  405020:	680c      	ldr	r4, [r1, #0]
  405022:	fa04 f409 	lsl.w	r4, r4, r9
  405026:	4314      	orrs	r4, r2
  405028:	f843 4b04 	str.w	r4, [r3], #4
  40502c:	f851 2b04 	ldr.w	r2, [r1], #4
  405030:	458e      	cmp	lr, r1
  405032:	fa22 f20c 	lsr.w	r2, r2, ip
  405036:	d8f3      	bhi.n	405020 <__lshift+0x5c>
  405038:	601a      	str	r2, [r3, #0]
  40503a:	b10a      	cbz	r2, 405040 <__lshift+0x7c>
  40503c:	f108 0502 	add.w	r5, r8, #2
  405040:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405042:	6872      	ldr	r2, [r6, #4]
  405044:	3d01      	subs	r5, #1
  405046:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40504a:	6105      	str	r5, [r0, #16]
  40504c:	6031      	str	r1, [r6, #0]
  40504e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405052:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405056:	3b04      	subs	r3, #4
  405058:	f851 2b04 	ldr.w	r2, [r1], #4
  40505c:	f843 2f04 	str.w	r2, [r3, #4]!
  405060:	458e      	cmp	lr, r1
  405062:	d8f9      	bhi.n	405058 <__lshift+0x94>
  405064:	e7ec      	b.n	405040 <__lshift+0x7c>
  405066:	bf00      	nop

00405068 <__mcmp>:
  405068:	b430      	push	{r4, r5}
  40506a:	690b      	ldr	r3, [r1, #16]
  40506c:	4605      	mov	r5, r0
  40506e:	6900      	ldr	r0, [r0, #16]
  405070:	1ac0      	subs	r0, r0, r3
  405072:	d10f      	bne.n	405094 <__mcmp+0x2c>
  405074:	009b      	lsls	r3, r3, #2
  405076:	3514      	adds	r5, #20
  405078:	3114      	adds	r1, #20
  40507a:	4419      	add	r1, r3
  40507c:	442b      	add	r3, r5
  40507e:	e001      	b.n	405084 <__mcmp+0x1c>
  405080:	429d      	cmp	r5, r3
  405082:	d207      	bcs.n	405094 <__mcmp+0x2c>
  405084:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405088:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40508c:	4294      	cmp	r4, r2
  40508e:	d0f7      	beq.n	405080 <__mcmp+0x18>
  405090:	d302      	bcc.n	405098 <__mcmp+0x30>
  405092:	2001      	movs	r0, #1
  405094:	bc30      	pop	{r4, r5}
  405096:	4770      	bx	lr
  405098:	f04f 30ff 	mov.w	r0, #4294967295
  40509c:	e7fa      	b.n	405094 <__mcmp+0x2c>
  40509e:	bf00      	nop

004050a0 <__mdiff>:
  4050a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4050a4:	690f      	ldr	r7, [r1, #16]
  4050a6:	460e      	mov	r6, r1
  4050a8:	6911      	ldr	r1, [r2, #16]
  4050aa:	1a7f      	subs	r7, r7, r1
  4050ac:	2f00      	cmp	r7, #0
  4050ae:	4690      	mov	r8, r2
  4050b0:	d117      	bne.n	4050e2 <__mdiff+0x42>
  4050b2:	0089      	lsls	r1, r1, #2
  4050b4:	f106 0514 	add.w	r5, r6, #20
  4050b8:	f102 0e14 	add.w	lr, r2, #20
  4050bc:	186b      	adds	r3, r5, r1
  4050be:	4471      	add	r1, lr
  4050c0:	e001      	b.n	4050c6 <__mdiff+0x26>
  4050c2:	429d      	cmp	r5, r3
  4050c4:	d25c      	bcs.n	405180 <__mdiff+0xe0>
  4050c6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4050ca:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4050ce:	42a2      	cmp	r2, r4
  4050d0:	d0f7      	beq.n	4050c2 <__mdiff+0x22>
  4050d2:	d25e      	bcs.n	405192 <__mdiff+0xf2>
  4050d4:	4633      	mov	r3, r6
  4050d6:	462c      	mov	r4, r5
  4050d8:	4646      	mov	r6, r8
  4050da:	4675      	mov	r5, lr
  4050dc:	4698      	mov	r8, r3
  4050de:	2701      	movs	r7, #1
  4050e0:	e005      	b.n	4050ee <__mdiff+0x4e>
  4050e2:	db58      	blt.n	405196 <__mdiff+0xf6>
  4050e4:	f106 0514 	add.w	r5, r6, #20
  4050e8:	f108 0414 	add.w	r4, r8, #20
  4050ec:	2700      	movs	r7, #0
  4050ee:	6871      	ldr	r1, [r6, #4]
  4050f0:	f7ff fdbc 	bl	404c6c <_Balloc>
  4050f4:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4050f8:	6936      	ldr	r6, [r6, #16]
  4050fa:	60c7      	str	r7, [r0, #12]
  4050fc:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  405100:	46a6      	mov	lr, r4
  405102:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  405106:	f100 0414 	add.w	r4, r0, #20
  40510a:	2300      	movs	r3, #0
  40510c:	f85e 1b04 	ldr.w	r1, [lr], #4
  405110:	f855 8b04 	ldr.w	r8, [r5], #4
  405114:	b28a      	uxth	r2, r1
  405116:	fa13 f388 	uxtah	r3, r3, r8
  40511a:	0c09      	lsrs	r1, r1, #16
  40511c:	1a9a      	subs	r2, r3, r2
  40511e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  405122:	eb03 4322 	add.w	r3, r3, r2, asr #16
  405126:	b292      	uxth	r2, r2
  405128:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40512c:	45f4      	cmp	ip, lr
  40512e:	f844 2b04 	str.w	r2, [r4], #4
  405132:	ea4f 4323 	mov.w	r3, r3, asr #16
  405136:	d8e9      	bhi.n	40510c <__mdiff+0x6c>
  405138:	42af      	cmp	r7, r5
  40513a:	d917      	bls.n	40516c <__mdiff+0xcc>
  40513c:	46a4      	mov	ip, r4
  40513e:	46ae      	mov	lr, r5
  405140:	f85e 2b04 	ldr.w	r2, [lr], #4
  405144:	fa13 f382 	uxtah	r3, r3, r2
  405148:	1419      	asrs	r1, r3, #16
  40514a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40514e:	b29b      	uxth	r3, r3
  405150:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  405154:	4577      	cmp	r7, lr
  405156:	f84c 2b04 	str.w	r2, [ip], #4
  40515a:	ea4f 4321 	mov.w	r3, r1, asr #16
  40515e:	d8ef      	bhi.n	405140 <__mdiff+0xa0>
  405160:	43ed      	mvns	r5, r5
  405162:	442f      	add	r7, r5
  405164:	f027 0703 	bic.w	r7, r7, #3
  405168:	3704      	adds	r7, #4
  40516a:	443c      	add	r4, r7
  40516c:	3c04      	subs	r4, #4
  40516e:	b922      	cbnz	r2, 40517a <__mdiff+0xda>
  405170:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  405174:	3e01      	subs	r6, #1
  405176:	2b00      	cmp	r3, #0
  405178:	d0fa      	beq.n	405170 <__mdiff+0xd0>
  40517a:	6106      	str	r6, [r0, #16]
  40517c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405180:	2100      	movs	r1, #0
  405182:	f7ff fd73 	bl	404c6c <_Balloc>
  405186:	2201      	movs	r2, #1
  405188:	2300      	movs	r3, #0
  40518a:	6102      	str	r2, [r0, #16]
  40518c:	6143      	str	r3, [r0, #20]
  40518e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405192:	4674      	mov	r4, lr
  405194:	e7ab      	b.n	4050ee <__mdiff+0x4e>
  405196:	4633      	mov	r3, r6
  405198:	f106 0414 	add.w	r4, r6, #20
  40519c:	f102 0514 	add.w	r5, r2, #20
  4051a0:	4616      	mov	r6, r2
  4051a2:	2701      	movs	r7, #1
  4051a4:	4698      	mov	r8, r3
  4051a6:	e7a2      	b.n	4050ee <__mdiff+0x4e>

004051a8 <__d2b>:
  4051a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4051ac:	b082      	sub	sp, #8
  4051ae:	2101      	movs	r1, #1
  4051b0:	461c      	mov	r4, r3
  4051b2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4051b6:	4615      	mov	r5, r2
  4051b8:	9e08      	ldr	r6, [sp, #32]
  4051ba:	f7ff fd57 	bl	404c6c <_Balloc>
  4051be:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4051c2:	4680      	mov	r8, r0
  4051c4:	b10f      	cbz	r7, 4051ca <__d2b+0x22>
  4051c6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4051ca:	9401      	str	r4, [sp, #4]
  4051cc:	b31d      	cbz	r5, 405216 <__d2b+0x6e>
  4051ce:	a802      	add	r0, sp, #8
  4051d0:	f840 5d08 	str.w	r5, [r0, #-8]!
  4051d4:	f7ff fdda 	bl	404d8c <__lo0bits>
  4051d8:	2800      	cmp	r0, #0
  4051da:	d134      	bne.n	405246 <__d2b+0x9e>
  4051dc:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4051e0:	f8c8 2014 	str.w	r2, [r8, #20]
  4051e4:	2b00      	cmp	r3, #0
  4051e6:	bf0c      	ite	eq
  4051e8:	2101      	moveq	r1, #1
  4051ea:	2102      	movne	r1, #2
  4051ec:	f8c8 3018 	str.w	r3, [r8, #24]
  4051f0:	f8c8 1010 	str.w	r1, [r8, #16]
  4051f4:	b9df      	cbnz	r7, 40522e <__d2b+0x86>
  4051f6:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4051fa:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4051fe:	6030      	str	r0, [r6, #0]
  405200:	6918      	ldr	r0, [r3, #16]
  405202:	f7ff fda3 	bl	404d4c <__hi0bits>
  405206:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405208:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40520c:	6018      	str	r0, [r3, #0]
  40520e:	4640      	mov	r0, r8
  405210:	b002      	add	sp, #8
  405212:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405216:	a801      	add	r0, sp, #4
  405218:	f7ff fdb8 	bl	404d8c <__lo0bits>
  40521c:	9b01      	ldr	r3, [sp, #4]
  40521e:	f8c8 3014 	str.w	r3, [r8, #20]
  405222:	2101      	movs	r1, #1
  405224:	3020      	adds	r0, #32
  405226:	f8c8 1010 	str.w	r1, [r8, #16]
  40522a:	2f00      	cmp	r7, #0
  40522c:	d0e3      	beq.n	4051f6 <__d2b+0x4e>
  40522e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405230:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405234:	4407      	add	r7, r0
  405236:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40523a:	6037      	str	r7, [r6, #0]
  40523c:	6018      	str	r0, [r3, #0]
  40523e:	4640      	mov	r0, r8
  405240:	b002      	add	sp, #8
  405242:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405246:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40524a:	f1c0 0220 	rsb	r2, r0, #32
  40524e:	fa03 f202 	lsl.w	r2, r3, r2
  405252:	430a      	orrs	r2, r1
  405254:	40c3      	lsrs	r3, r0
  405256:	9301      	str	r3, [sp, #4]
  405258:	f8c8 2014 	str.w	r2, [r8, #20]
  40525c:	e7c2      	b.n	4051e4 <__d2b+0x3c>
  40525e:	bf00      	nop

00405260 <_sbrk_r>:
  405260:	b538      	push	{r3, r4, r5, lr}
  405262:	4c07      	ldr	r4, [pc, #28]	; (405280 <_sbrk_r+0x20>)
  405264:	2300      	movs	r3, #0
  405266:	4605      	mov	r5, r0
  405268:	4608      	mov	r0, r1
  40526a:	6023      	str	r3, [r4, #0]
  40526c:	f7fc faea 	bl	401844 <_sbrk>
  405270:	1c43      	adds	r3, r0, #1
  405272:	d000      	beq.n	405276 <_sbrk_r+0x16>
  405274:	bd38      	pop	{r3, r4, r5, pc}
  405276:	6823      	ldr	r3, [r4, #0]
  405278:	2b00      	cmp	r3, #0
  40527a:	d0fb      	beq.n	405274 <_sbrk_r+0x14>
  40527c:	602b      	str	r3, [r5, #0]
  40527e:	bd38      	pop	{r3, r4, r5, pc}
  405280:	200195f0 	.word	0x200195f0

00405284 <strchr>:
  405284:	b2c9      	uxtb	r1, r1
  405286:	2900      	cmp	r1, #0
  405288:	d041      	beq.n	40530e <strchr+0x8a>
  40528a:	0782      	lsls	r2, r0, #30
  40528c:	b4f0      	push	{r4, r5, r6, r7}
  40528e:	d067      	beq.n	405360 <strchr+0xdc>
  405290:	7803      	ldrb	r3, [r0, #0]
  405292:	2b00      	cmp	r3, #0
  405294:	d068      	beq.n	405368 <strchr+0xe4>
  405296:	4299      	cmp	r1, r3
  405298:	d037      	beq.n	40530a <strchr+0x86>
  40529a:	1c43      	adds	r3, r0, #1
  40529c:	e004      	b.n	4052a8 <strchr+0x24>
  40529e:	f813 0b01 	ldrb.w	r0, [r3], #1
  4052a2:	b390      	cbz	r0, 40530a <strchr+0x86>
  4052a4:	4281      	cmp	r1, r0
  4052a6:	d02f      	beq.n	405308 <strchr+0x84>
  4052a8:	079a      	lsls	r2, r3, #30
  4052aa:	461c      	mov	r4, r3
  4052ac:	d1f7      	bne.n	40529e <strchr+0x1a>
  4052ae:	6825      	ldr	r5, [r4, #0]
  4052b0:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  4052b4:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  4052b8:	ea83 0605 	eor.w	r6, r3, r5
  4052bc:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  4052c0:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  4052c4:	ea20 0006 	bic.w	r0, r0, r6
  4052c8:	ea22 0205 	bic.w	r2, r2, r5
  4052cc:	4302      	orrs	r2, r0
  4052ce:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4052d2:	d111      	bne.n	4052f8 <strchr+0x74>
  4052d4:	4620      	mov	r0, r4
  4052d6:	f850 6f04 	ldr.w	r6, [r0, #4]!
  4052da:	ea83 0706 	eor.w	r7, r3, r6
  4052de:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  4052e2:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  4052e6:	ea25 0507 	bic.w	r5, r5, r7
  4052ea:	ea22 0206 	bic.w	r2, r2, r6
  4052ee:	432a      	orrs	r2, r5
  4052f0:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  4052f4:	d0ef      	beq.n	4052d6 <strchr+0x52>
  4052f6:	4604      	mov	r4, r0
  4052f8:	7820      	ldrb	r0, [r4, #0]
  4052fa:	b918      	cbnz	r0, 405304 <strchr+0x80>
  4052fc:	e005      	b.n	40530a <strchr+0x86>
  4052fe:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  405302:	b110      	cbz	r0, 40530a <strchr+0x86>
  405304:	4281      	cmp	r1, r0
  405306:	d1fa      	bne.n	4052fe <strchr+0x7a>
  405308:	4620      	mov	r0, r4
  40530a:	bcf0      	pop	{r4, r5, r6, r7}
  40530c:	4770      	bx	lr
  40530e:	0783      	lsls	r3, r0, #30
  405310:	d024      	beq.n	40535c <strchr+0xd8>
  405312:	7803      	ldrb	r3, [r0, #0]
  405314:	2b00      	cmp	r3, #0
  405316:	d0f9      	beq.n	40530c <strchr+0x88>
  405318:	1c43      	adds	r3, r0, #1
  40531a:	e003      	b.n	405324 <strchr+0xa0>
  40531c:	7802      	ldrb	r2, [r0, #0]
  40531e:	3301      	adds	r3, #1
  405320:	2a00      	cmp	r2, #0
  405322:	d0f3      	beq.n	40530c <strchr+0x88>
  405324:	0799      	lsls	r1, r3, #30
  405326:	4618      	mov	r0, r3
  405328:	d1f8      	bne.n	40531c <strchr+0x98>
  40532a:	6819      	ldr	r1, [r3, #0]
  40532c:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  405330:	ea22 0201 	bic.w	r2, r2, r1
  405334:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  405338:	d108      	bne.n	40534c <strchr+0xc8>
  40533a:	f853 1f04 	ldr.w	r1, [r3, #4]!
  40533e:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  405342:	ea22 0201 	bic.w	r2, r2, r1
  405346:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40534a:	d0f6      	beq.n	40533a <strchr+0xb6>
  40534c:	781a      	ldrb	r2, [r3, #0]
  40534e:	4618      	mov	r0, r3
  405350:	b142      	cbz	r2, 405364 <strchr+0xe0>
  405352:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  405356:	2b00      	cmp	r3, #0
  405358:	d1fb      	bne.n	405352 <strchr+0xce>
  40535a:	4770      	bx	lr
  40535c:	4603      	mov	r3, r0
  40535e:	e7e4      	b.n	40532a <strchr+0xa6>
  405360:	4604      	mov	r4, r0
  405362:	e7a4      	b.n	4052ae <strchr+0x2a>
  405364:	4618      	mov	r0, r3
  405366:	4770      	bx	lr
  405368:	4618      	mov	r0, r3
  40536a:	e7ce      	b.n	40530a <strchr+0x86>
	...

00405380 <strlen>:
  405380:	f890 f000 	pld	[r0]
  405384:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  405388:	f020 0107 	bic.w	r1, r0, #7
  40538c:	f06f 0c00 	mvn.w	ip, #0
  405390:	f010 0407 	ands.w	r4, r0, #7
  405394:	f891 f020 	pld	[r1, #32]
  405398:	f040 8049 	bne.w	40542e <strlen+0xae>
  40539c:	f04f 0400 	mov.w	r4, #0
  4053a0:	f06f 0007 	mvn.w	r0, #7
  4053a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4053a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4053ac:	f100 0008 	add.w	r0, r0, #8
  4053b0:	fa82 f24c 	uadd8	r2, r2, ip
  4053b4:	faa4 f28c 	sel	r2, r4, ip
  4053b8:	fa83 f34c 	uadd8	r3, r3, ip
  4053bc:	faa2 f38c 	sel	r3, r2, ip
  4053c0:	bb4b      	cbnz	r3, 405416 <strlen+0x96>
  4053c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4053c6:	fa82 f24c 	uadd8	r2, r2, ip
  4053ca:	f100 0008 	add.w	r0, r0, #8
  4053ce:	faa4 f28c 	sel	r2, r4, ip
  4053d2:	fa83 f34c 	uadd8	r3, r3, ip
  4053d6:	faa2 f38c 	sel	r3, r2, ip
  4053da:	b9e3      	cbnz	r3, 405416 <strlen+0x96>
  4053dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4053e0:	fa82 f24c 	uadd8	r2, r2, ip
  4053e4:	f100 0008 	add.w	r0, r0, #8
  4053e8:	faa4 f28c 	sel	r2, r4, ip
  4053ec:	fa83 f34c 	uadd8	r3, r3, ip
  4053f0:	faa2 f38c 	sel	r3, r2, ip
  4053f4:	b97b      	cbnz	r3, 405416 <strlen+0x96>
  4053f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4053fa:	f101 0120 	add.w	r1, r1, #32
  4053fe:	fa82 f24c 	uadd8	r2, r2, ip
  405402:	f100 0008 	add.w	r0, r0, #8
  405406:	faa4 f28c 	sel	r2, r4, ip
  40540a:	fa83 f34c 	uadd8	r3, r3, ip
  40540e:	faa2 f38c 	sel	r3, r2, ip
  405412:	2b00      	cmp	r3, #0
  405414:	d0c6      	beq.n	4053a4 <strlen+0x24>
  405416:	2a00      	cmp	r2, #0
  405418:	bf04      	itt	eq
  40541a:	3004      	addeq	r0, #4
  40541c:	461a      	moveq	r2, r3
  40541e:	ba12      	rev	r2, r2
  405420:	fab2 f282 	clz	r2, r2
  405424:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  405428:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40542c:	4770      	bx	lr
  40542e:	e9d1 2300 	ldrd	r2, r3, [r1]
  405432:	f004 0503 	and.w	r5, r4, #3
  405436:	f1c4 0000 	rsb	r0, r4, #0
  40543a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40543e:	f014 0f04 	tst.w	r4, #4
  405442:	f891 f040 	pld	[r1, #64]	; 0x40
  405446:	fa0c f505 	lsl.w	r5, ip, r5
  40544a:	ea62 0205 	orn	r2, r2, r5
  40544e:	bf1c      	itt	ne
  405450:	ea63 0305 	ornne	r3, r3, r5
  405454:	4662      	movne	r2, ip
  405456:	f04f 0400 	mov.w	r4, #0
  40545a:	e7a9      	b.n	4053b0 <strlen+0x30>

0040545c <__ssprint_r>:
  40545c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405460:	6893      	ldr	r3, [r2, #8]
  405462:	b083      	sub	sp, #12
  405464:	4690      	mov	r8, r2
  405466:	2b00      	cmp	r3, #0
  405468:	d070      	beq.n	40554c <__ssprint_r+0xf0>
  40546a:	4682      	mov	sl, r0
  40546c:	460c      	mov	r4, r1
  40546e:	6817      	ldr	r7, [r2, #0]
  405470:	688d      	ldr	r5, [r1, #8]
  405472:	6808      	ldr	r0, [r1, #0]
  405474:	e042      	b.n	4054fc <__ssprint_r+0xa0>
  405476:	89a3      	ldrh	r3, [r4, #12]
  405478:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40547c:	d02e      	beq.n	4054dc <__ssprint_r+0x80>
  40547e:	6965      	ldr	r5, [r4, #20]
  405480:	6921      	ldr	r1, [r4, #16]
  405482:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  405486:	eba0 0b01 	sub.w	fp, r0, r1
  40548a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40548e:	f10b 0001 	add.w	r0, fp, #1
  405492:	106d      	asrs	r5, r5, #1
  405494:	4430      	add	r0, r6
  405496:	42a8      	cmp	r0, r5
  405498:	462a      	mov	r2, r5
  40549a:	bf84      	itt	hi
  40549c:	4605      	movhi	r5, r0
  40549e:	462a      	movhi	r2, r5
  4054a0:	055b      	lsls	r3, r3, #21
  4054a2:	d538      	bpl.n	405516 <__ssprint_r+0xba>
  4054a4:	4611      	mov	r1, r2
  4054a6:	4650      	mov	r0, sl
  4054a8:	f7ff f808 	bl	4044bc <_malloc_r>
  4054ac:	2800      	cmp	r0, #0
  4054ae:	d03c      	beq.n	40552a <__ssprint_r+0xce>
  4054b0:	465a      	mov	r2, fp
  4054b2:	6921      	ldr	r1, [r4, #16]
  4054b4:	9001      	str	r0, [sp, #4]
  4054b6:	f7ff fb33 	bl	404b20 <memcpy>
  4054ba:	89a2      	ldrh	r2, [r4, #12]
  4054bc:	9b01      	ldr	r3, [sp, #4]
  4054be:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  4054c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  4054c6:	81a2      	strh	r2, [r4, #12]
  4054c8:	eba5 020b 	sub.w	r2, r5, fp
  4054cc:	eb03 000b 	add.w	r0, r3, fp
  4054d0:	6165      	str	r5, [r4, #20]
  4054d2:	6123      	str	r3, [r4, #16]
  4054d4:	6020      	str	r0, [r4, #0]
  4054d6:	60a2      	str	r2, [r4, #8]
  4054d8:	4635      	mov	r5, r6
  4054da:	46b3      	mov	fp, r6
  4054dc:	465a      	mov	r2, fp
  4054de:	4649      	mov	r1, r9
  4054e0:	f000 fa18 	bl	405914 <memmove>
  4054e4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  4054e8:	68a2      	ldr	r2, [r4, #8]
  4054ea:	6820      	ldr	r0, [r4, #0]
  4054ec:	1b55      	subs	r5, r2, r5
  4054ee:	4458      	add	r0, fp
  4054f0:	1b9e      	subs	r6, r3, r6
  4054f2:	60a5      	str	r5, [r4, #8]
  4054f4:	6020      	str	r0, [r4, #0]
  4054f6:	f8c8 6008 	str.w	r6, [r8, #8]
  4054fa:	b33e      	cbz	r6, 40554c <__ssprint_r+0xf0>
  4054fc:	687e      	ldr	r6, [r7, #4]
  4054fe:	463b      	mov	r3, r7
  405500:	3708      	adds	r7, #8
  405502:	2e00      	cmp	r6, #0
  405504:	d0fa      	beq.n	4054fc <__ssprint_r+0xa0>
  405506:	42ae      	cmp	r6, r5
  405508:	f8d3 9000 	ldr.w	r9, [r3]
  40550c:	46ab      	mov	fp, r5
  40550e:	d2b2      	bcs.n	405476 <__ssprint_r+0x1a>
  405510:	4635      	mov	r5, r6
  405512:	46b3      	mov	fp, r6
  405514:	e7e2      	b.n	4054dc <__ssprint_r+0x80>
  405516:	4650      	mov	r0, sl
  405518:	f000 fa60 	bl	4059dc <_realloc_r>
  40551c:	4603      	mov	r3, r0
  40551e:	2800      	cmp	r0, #0
  405520:	d1d2      	bne.n	4054c8 <__ssprint_r+0x6c>
  405522:	6921      	ldr	r1, [r4, #16]
  405524:	4650      	mov	r0, sl
  405526:	f000 f8f9 	bl	40571c <_free_r>
  40552a:	230c      	movs	r3, #12
  40552c:	f8ca 3000 	str.w	r3, [sl]
  405530:	89a3      	ldrh	r3, [r4, #12]
  405532:	2200      	movs	r2, #0
  405534:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405538:	f04f 30ff 	mov.w	r0, #4294967295
  40553c:	81a3      	strh	r3, [r4, #12]
  40553e:	f8c8 2008 	str.w	r2, [r8, #8]
  405542:	f8c8 2004 	str.w	r2, [r8, #4]
  405546:	b003      	add	sp, #12
  405548:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40554c:	2000      	movs	r0, #0
  40554e:	f8c8 0004 	str.w	r0, [r8, #4]
  405552:	b003      	add	sp, #12
  405554:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00405558 <__register_exitproc>:
  405558:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40555c:	4d2c      	ldr	r5, [pc, #176]	; (405610 <__register_exitproc+0xb8>)
  40555e:	4606      	mov	r6, r0
  405560:	6828      	ldr	r0, [r5, #0]
  405562:	4698      	mov	r8, r3
  405564:	460f      	mov	r7, r1
  405566:	4691      	mov	r9, r2
  405568:	f7fe ffa4 	bl	4044b4 <__retarget_lock_acquire_recursive>
  40556c:	4b29      	ldr	r3, [pc, #164]	; (405614 <__register_exitproc+0xbc>)
  40556e:	681c      	ldr	r4, [r3, #0]
  405570:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405574:	2b00      	cmp	r3, #0
  405576:	d03e      	beq.n	4055f6 <__register_exitproc+0x9e>
  405578:	685a      	ldr	r2, [r3, #4]
  40557a:	2a1f      	cmp	r2, #31
  40557c:	dc1c      	bgt.n	4055b8 <__register_exitproc+0x60>
  40557e:	f102 0e01 	add.w	lr, r2, #1
  405582:	b176      	cbz	r6, 4055a2 <__register_exitproc+0x4a>
  405584:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405588:	2401      	movs	r4, #1
  40558a:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40558e:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  405592:	4094      	lsls	r4, r2
  405594:	4320      	orrs	r0, r4
  405596:	2e02      	cmp	r6, #2
  405598:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40559c:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4055a0:	d023      	beq.n	4055ea <__register_exitproc+0x92>
  4055a2:	3202      	adds	r2, #2
  4055a4:	f8c3 e004 	str.w	lr, [r3, #4]
  4055a8:	6828      	ldr	r0, [r5, #0]
  4055aa:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4055ae:	f7fe ff83 	bl	4044b8 <__retarget_lock_release_recursive>
  4055b2:	2000      	movs	r0, #0
  4055b4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4055b8:	4b17      	ldr	r3, [pc, #92]	; (405618 <__register_exitproc+0xc0>)
  4055ba:	b30b      	cbz	r3, 405600 <__register_exitproc+0xa8>
  4055bc:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4055c0:	f3af 8000 	nop.w
  4055c4:	4603      	mov	r3, r0
  4055c6:	b1d8      	cbz	r0, 405600 <__register_exitproc+0xa8>
  4055c8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4055cc:	6002      	str	r2, [r0, #0]
  4055ce:	2100      	movs	r1, #0
  4055d0:	6041      	str	r1, [r0, #4]
  4055d2:	460a      	mov	r2, r1
  4055d4:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4055d8:	f04f 0e01 	mov.w	lr, #1
  4055dc:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4055e0:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4055e4:	2e00      	cmp	r6, #0
  4055e6:	d0dc      	beq.n	4055a2 <__register_exitproc+0x4a>
  4055e8:	e7cc      	b.n	405584 <__register_exitproc+0x2c>
  4055ea:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4055ee:	430c      	orrs	r4, r1
  4055f0:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4055f4:	e7d5      	b.n	4055a2 <__register_exitproc+0x4a>
  4055f6:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4055fa:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4055fe:	e7bb      	b.n	405578 <__register_exitproc+0x20>
  405600:	6828      	ldr	r0, [r5, #0]
  405602:	f7fe ff59 	bl	4044b8 <__retarget_lock_release_recursive>
  405606:	f04f 30ff 	mov.w	r0, #4294967295
  40560a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40560e:	bf00      	nop
  405610:	20000440 	.word	0x20000440
  405614:	00407668 	.word	0x00407668
  405618:	00000000 	.word	0x00000000

0040561c <_calloc_r>:
  40561c:	b510      	push	{r4, lr}
  40561e:	fb02 f101 	mul.w	r1, r2, r1
  405622:	f7fe ff4b 	bl	4044bc <_malloc_r>
  405626:	4604      	mov	r4, r0
  405628:	b1d8      	cbz	r0, 405662 <_calloc_r+0x46>
  40562a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40562e:	f022 0203 	bic.w	r2, r2, #3
  405632:	3a04      	subs	r2, #4
  405634:	2a24      	cmp	r2, #36	; 0x24
  405636:	d818      	bhi.n	40566a <_calloc_r+0x4e>
  405638:	2a13      	cmp	r2, #19
  40563a:	d914      	bls.n	405666 <_calloc_r+0x4a>
  40563c:	2300      	movs	r3, #0
  40563e:	2a1b      	cmp	r2, #27
  405640:	6003      	str	r3, [r0, #0]
  405642:	6043      	str	r3, [r0, #4]
  405644:	d916      	bls.n	405674 <_calloc_r+0x58>
  405646:	2a24      	cmp	r2, #36	; 0x24
  405648:	6083      	str	r3, [r0, #8]
  40564a:	60c3      	str	r3, [r0, #12]
  40564c:	bf11      	iteee	ne
  40564e:	f100 0210 	addne.w	r2, r0, #16
  405652:	6103      	streq	r3, [r0, #16]
  405654:	6143      	streq	r3, [r0, #20]
  405656:	f100 0218 	addeq.w	r2, r0, #24
  40565a:	2300      	movs	r3, #0
  40565c:	6013      	str	r3, [r2, #0]
  40565e:	6053      	str	r3, [r2, #4]
  405660:	6093      	str	r3, [r2, #8]
  405662:	4620      	mov	r0, r4
  405664:	bd10      	pop	{r4, pc}
  405666:	4602      	mov	r2, r0
  405668:	e7f7      	b.n	40565a <_calloc_r+0x3e>
  40566a:	2100      	movs	r1, #0
  40566c:	f7fc fa24 	bl	401ab8 <memset>
  405670:	4620      	mov	r0, r4
  405672:	bd10      	pop	{r4, pc}
  405674:	f100 0208 	add.w	r2, r0, #8
  405678:	e7ef      	b.n	40565a <_calloc_r+0x3e>
  40567a:	bf00      	nop

0040567c <_malloc_trim_r>:
  40567c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40567e:	4f24      	ldr	r7, [pc, #144]	; (405710 <_malloc_trim_r+0x94>)
  405680:	460c      	mov	r4, r1
  405682:	4606      	mov	r6, r0
  405684:	f7ff fae6 	bl	404c54 <__malloc_lock>
  405688:	68bb      	ldr	r3, [r7, #8]
  40568a:	685d      	ldr	r5, [r3, #4]
  40568c:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405690:	310f      	adds	r1, #15
  405692:	f025 0503 	bic.w	r5, r5, #3
  405696:	4429      	add	r1, r5
  405698:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40569c:	f021 010f 	bic.w	r1, r1, #15
  4056a0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4056a4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4056a8:	db07      	blt.n	4056ba <_malloc_trim_r+0x3e>
  4056aa:	2100      	movs	r1, #0
  4056ac:	4630      	mov	r0, r6
  4056ae:	f7ff fdd7 	bl	405260 <_sbrk_r>
  4056b2:	68bb      	ldr	r3, [r7, #8]
  4056b4:	442b      	add	r3, r5
  4056b6:	4298      	cmp	r0, r3
  4056b8:	d004      	beq.n	4056c4 <_malloc_trim_r+0x48>
  4056ba:	4630      	mov	r0, r6
  4056bc:	f7ff fad0 	bl	404c60 <__malloc_unlock>
  4056c0:	2000      	movs	r0, #0
  4056c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4056c4:	4261      	negs	r1, r4
  4056c6:	4630      	mov	r0, r6
  4056c8:	f7ff fdca 	bl	405260 <_sbrk_r>
  4056cc:	3001      	adds	r0, #1
  4056ce:	d00d      	beq.n	4056ec <_malloc_trim_r+0x70>
  4056d0:	4b10      	ldr	r3, [pc, #64]	; (405714 <_malloc_trim_r+0x98>)
  4056d2:	68ba      	ldr	r2, [r7, #8]
  4056d4:	6819      	ldr	r1, [r3, #0]
  4056d6:	1b2d      	subs	r5, r5, r4
  4056d8:	f045 0501 	orr.w	r5, r5, #1
  4056dc:	4630      	mov	r0, r6
  4056de:	1b09      	subs	r1, r1, r4
  4056e0:	6055      	str	r5, [r2, #4]
  4056e2:	6019      	str	r1, [r3, #0]
  4056e4:	f7ff fabc 	bl	404c60 <__malloc_unlock>
  4056e8:	2001      	movs	r0, #1
  4056ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4056ec:	2100      	movs	r1, #0
  4056ee:	4630      	mov	r0, r6
  4056f0:	f7ff fdb6 	bl	405260 <_sbrk_r>
  4056f4:	68ba      	ldr	r2, [r7, #8]
  4056f6:	1a83      	subs	r3, r0, r2
  4056f8:	2b0f      	cmp	r3, #15
  4056fa:	ddde      	ble.n	4056ba <_malloc_trim_r+0x3e>
  4056fc:	4c06      	ldr	r4, [pc, #24]	; (405718 <_malloc_trim_r+0x9c>)
  4056fe:	4905      	ldr	r1, [pc, #20]	; (405714 <_malloc_trim_r+0x98>)
  405700:	6824      	ldr	r4, [r4, #0]
  405702:	f043 0301 	orr.w	r3, r3, #1
  405706:	1b00      	subs	r0, r0, r4
  405708:	6053      	str	r3, [r2, #4]
  40570a:	6008      	str	r0, [r1, #0]
  40570c:	e7d5      	b.n	4056ba <_malloc_trim_r+0x3e>
  40570e:	bf00      	nop
  405710:	20000444 	.word	0x20000444
  405714:	20000a6c 	.word	0x20000a6c
  405718:	2000084c 	.word	0x2000084c

0040571c <_free_r>:
  40571c:	2900      	cmp	r1, #0
  40571e:	d044      	beq.n	4057aa <_free_r+0x8e>
  405720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405724:	460d      	mov	r5, r1
  405726:	4680      	mov	r8, r0
  405728:	f7ff fa94 	bl	404c54 <__malloc_lock>
  40572c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405730:	4969      	ldr	r1, [pc, #420]	; (4058d8 <_free_r+0x1bc>)
  405732:	f027 0301 	bic.w	r3, r7, #1
  405736:	f1a5 0408 	sub.w	r4, r5, #8
  40573a:	18e2      	adds	r2, r4, r3
  40573c:	688e      	ldr	r6, [r1, #8]
  40573e:	6850      	ldr	r0, [r2, #4]
  405740:	42b2      	cmp	r2, r6
  405742:	f020 0003 	bic.w	r0, r0, #3
  405746:	d05e      	beq.n	405806 <_free_r+0xea>
  405748:	07fe      	lsls	r6, r7, #31
  40574a:	6050      	str	r0, [r2, #4]
  40574c:	d40b      	bmi.n	405766 <_free_r+0x4a>
  40574e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405752:	1be4      	subs	r4, r4, r7
  405754:	f101 0e08 	add.w	lr, r1, #8
  405758:	68a5      	ldr	r5, [r4, #8]
  40575a:	4575      	cmp	r5, lr
  40575c:	443b      	add	r3, r7
  40575e:	d06d      	beq.n	40583c <_free_r+0x120>
  405760:	68e7      	ldr	r7, [r4, #12]
  405762:	60ef      	str	r7, [r5, #12]
  405764:	60bd      	str	r5, [r7, #8]
  405766:	1815      	adds	r5, r2, r0
  405768:	686d      	ldr	r5, [r5, #4]
  40576a:	07ed      	lsls	r5, r5, #31
  40576c:	d53e      	bpl.n	4057ec <_free_r+0xd0>
  40576e:	f043 0201 	orr.w	r2, r3, #1
  405772:	6062      	str	r2, [r4, #4]
  405774:	50e3      	str	r3, [r4, r3]
  405776:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40577a:	d217      	bcs.n	4057ac <_free_r+0x90>
  40577c:	08db      	lsrs	r3, r3, #3
  40577e:	1c58      	adds	r0, r3, #1
  405780:	109a      	asrs	r2, r3, #2
  405782:	684d      	ldr	r5, [r1, #4]
  405784:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405788:	60a7      	str	r7, [r4, #8]
  40578a:	2301      	movs	r3, #1
  40578c:	4093      	lsls	r3, r2
  40578e:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405792:	432b      	orrs	r3, r5
  405794:	3a08      	subs	r2, #8
  405796:	60e2      	str	r2, [r4, #12]
  405798:	604b      	str	r3, [r1, #4]
  40579a:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40579e:	60fc      	str	r4, [r7, #12]
  4057a0:	4640      	mov	r0, r8
  4057a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4057a6:	f7ff ba5b 	b.w	404c60 <__malloc_unlock>
  4057aa:	4770      	bx	lr
  4057ac:	0a5a      	lsrs	r2, r3, #9
  4057ae:	2a04      	cmp	r2, #4
  4057b0:	d852      	bhi.n	405858 <_free_r+0x13c>
  4057b2:	099a      	lsrs	r2, r3, #6
  4057b4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4057b8:	00ff      	lsls	r7, r7, #3
  4057ba:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4057be:	19c8      	adds	r0, r1, r7
  4057c0:	59ca      	ldr	r2, [r1, r7]
  4057c2:	3808      	subs	r0, #8
  4057c4:	4290      	cmp	r0, r2
  4057c6:	d04f      	beq.n	405868 <_free_r+0x14c>
  4057c8:	6851      	ldr	r1, [r2, #4]
  4057ca:	f021 0103 	bic.w	r1, r1, #3
  4057ce:	428b      	cmp	r3, r1
  4057d0:	d232      	bcs.n	405838 <_free_r+0x11c>
  4057d2:	6892      	ldr	r2, [r2, #8]
  4057d4:	4290      	cmp	r0, r2
  4057d6:	d1f7      	bne.n	4057c8 <_free_r+0xac>
  4057d8:	68c3      	ldr	r3, [r0, #12]
  4057da:	60a0      	str	r0, [r4, #8]
  4057dc:	60e3      	str	r3, [r4, #12]
  4057de:	609c      	str	r4, [r3, #8]
  4057e0:	60c4      	str	r4, [r0, #12]
  4057e2:	4640      	mov	r0, r8
  4057e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4057e8:	f7ff ba3a 	b.w	404c60 <__malloc_unlock>
  4057ec:	6895      	ldr	r5, [r2, #8]
  4057ee:	4f3b      	ldr	r7, [pc, #236]	; (4058dc <_free_r+0x1c0>)
  4057f0:	42bd      	cmp	r5, r7
  4057f2:	4403      	add	r3, r0
  4057f4:	d040      	beq.n	405878 <_free_r+0x15c>
  4057f6:	68d0      	ldr	r0, [r2, #12]
  4057f8:	60e8      	str	r0, [r5, #12]
  4057fa:	f043 0201 	orr.w	r2, r3, #1
  4057fe:	6085      	str	r5, [r0, #8]
  405800:	6062      	str	r2, [r4, #4]
  405802:	50e3      	str	r3, [r4, r3]
  405804:	e7b7      	b.n	405776 <_free_r+0x5a>
  405806:	07ff      	lsls	r7, r7, #31
  405808:	4403      	add	r3, r0
  40580a:	d407      	bmi.n	40581c <_free_r+0x100>
  40580c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405810:	1aa4      	subs	r4, r4, r2
  405812:	4413      	add	r3, r2
  405814:	68a0      	ldr	r0, [r4, #8]
  405816:	68e2      	ldr	r2, [r4, #12]
  405818:	60c2      	str	r2, [r0, #12]
  40581a:	6090      	str	r0, [r2, #8]
  40581c:	4a30      	ldr	r2, [pc, #192]	; (4058e0 <_free_r+0x1c4>)
  40581e:	6812      	ldr	r2, [r2, #0]
  405820:	f043 0001 	orr.w	r0, r3, #1
  405824:	4293      	cmp	r3, r2
  405826:	6060      	str	r0, [r4, #4]
  405828:	608c      	str	r4, [r1, #8]
  40582a:	d3b9      	bcc.n	4057a0 <_free_r+0x84>
  40582c:	4b2d      	ldr	r3, [pc, #180]	; (4058e4 <_free_r+0x1c8>)
  40582e:	4640      	mov	r0, r8
  405830:	6819      	ldr	r1, [r3, #0]
  405832:	f7ff ff23 	bl	40567c <_malloc_trim_r>
  405836:	e7b3      	b.n	4057a0 <_free_r+0x84>
  405838:	4610      	mov	r0, r2
  40583a:	e7cd      	b.n	4057d8 <_free_r+0xbc>
  40583c:	1811      	adds	r1, r2, r0
  40583e:	6849      	ldr	r1, [r1, #4]
  405840:	07c9      	lsls	r1, r1, #31
  405842:	d444      	bmi.n	4058ce <_free_r+0x1b2>
  405844:	6891      	ldr	r1, [r2, #8]
  405846:	68d2      	ldr	r2, [r2, #12]
  405848:	60ca      	str	r2, [r1, #12]
  40584a:	4403      	add	r3, r0
  40584c:	f043 0001 	orr.w	r0, r3, #1
  405850:	6091      	str	r1, [r2, #8]
  405852:	6060      	str	r0, [r4, #4]
  405854:	50e3      	str	r3, [r4, r3]
  405856:	e7a3      	b.n	4057a0 <_free_r+0x84>
  405858:	2a14      	cmp	r2, #20
  40585a:	d816      	bhi.n	40588a <_free_r+0x16e>
  40585c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  405860:	00ff      	lsls	r7, r7, #3
  405862:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  405866:	e7aa      	b.n	4057be <_free_r+0xa2>
  405868:	10aa      	asrs	r2, r5, #2
  40586a:	2301      	movs	r3, #1
  40586c:	684d      	ldr	r5, [r1, #4]
  40586e:	4093      	lsls	r3, r2
  405870:	432b      	orrs	r3, r5
  405872:	604b      	str	r3, [r1, #4]
  405874:	4603      	mov	r3, r0
  405876:	e7b0      	b.n	4057da <_free_r+0xbe>
  405878:	f043 0201 	orr.w	r2, r3, #1
  40587c:	614c      	str	r4, [r1, #20]
  40587e:	610c      	str	r4, [r1, #16]
  405880:	60e5      	str	r5, [r4, #12]
  405882:	60a5      	str	r5, [r4, #8]
  405884:	6062      	str	r2, [r4, #4]
  405886:	50e3      	str	r3, [r4, r3]
  405888:	e78a      	b.n	4057a0 <_free_r+0x84>
  40588a:	2a54      	cmp	r2, #84	; 0x54
  40588c:	d806      	bhi.n	40589c <_free_r+0x180>
  40588e:	0b1a      	lsrs	r2, r3, #12
  405890:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  405894:	00ff      	lsls	r7, r7, #3
  405896:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40589a:	e790      	b.n	4057be <_free_r+0xa2>
  40589c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4058a0:	d806      	bhi.n	4058b0 <_free_r+0x194>
  4058a2:	0bda      	lsrs	r2, r3, #15
  4058a4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4058a8:	00ff      	lsls	r7, r7, #3
  4058aa:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4058ae:	e786      	b.n	4057be <_free_r+0xa2>
  4058b0:	f240 5054 	movw	r0, #1364	; 0x554
  4058b4:	4282      	cmp	r2, r0
  4058b6:	d806      	bhi.n	4058c6 <_free_r+0x1aa>
  4058b8:	0c9a      	lsrs	r2, r3, #18
  4058ba:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4058be:	00ff      	lsls	r7, r7, #3
  4058c0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4058c4:	e77b      	b.n	4057be <_free_r+0xa2>
  4058c6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4058ca:	257e      	movs	r5, #126	; 0x7e
  4058cc:	e777      	b.n	4057be <_free_r+0xa2>
  4058ce:	f043 0101 	orr.w	r1, r3, #1
  4058d2:	6061      	str	r1, [r4, #4]
  4058d4:	6013      	str	r3, [r2, #0]
  4058d6:	e763      	b.n	4057a0 <_free_r+0x84>
  4058d8:	20000444 	.word	0x20000444
  4058dc:	2000044c 	.word	0x2000044c
  4058e0:	20000850 	.word	0x20000850
  4058e4:	20000a9c 	.word	0x20000a9c

004058e8 <__ascii_mbtowc>:
  4058e8:	b082      	sub	sp, #8
  4058ea:	b149      	cbz	r1, 405900 <__ascii_mbtowc+0x18>
  4058ec:	b15a      	cbz	r2, 405906 <__ascii_mbtowc+0x1e>
  4058ee:	b16b      	cbz	r3, 40590c <__ascii_mbtowc+0x24>
  4058f0:	7813      	ldrb	r3, [r2, #0]
  4058f2:	600b      	str	r3, [r1, #0]
  4058f4:	7812      	ldrb	r2, [r2, #0]
  4058f6:	1c10      	adds	r0, r2, #0
  4058f8:	bf18      	it	ne
  4058fa:	2001      	movne	r0, #1
  4058fc:	b002      	add	sp, #8
  4058fe:	4770      	bx	lr
  405900:	a901      	add	r1, sp, #4
  405902:	2a00      	cmp	r2, #0
  405904:	d1f3      	bne.n	4058ee <__ascii_mbtowc+0x6>
  405906:	4610      	mov	r0, r2
  405908:	b002      	add	sp, #8
  40590a:	4770      	bx	lr
  40590c:	f06f 0001 	mvn.w	r0, #1
  405910:	e7f4      	b.n	4058fc <__ascii_mbtowc+0x14>
  405912:	bf00      	nop

00405914 <memmove>:
  405914:	4288      	cmp	r0, r1
  405916:	b5f0      	push	{r4, r5, r6, r7, lr}
  405918:	d90d      	bls.n	405936 <memmove+0x22>
  40591a:	188b      	adds	r3, r1, r2
  40591c:	4298      	cmp	r0, r3
  40591e:	d20a      	bcs.n	405936 <memmove+0x22>
  405920:	1884      	adds	r4, r0, r2
  405922:	2a00      	cmp	r2, #0
  405924:	d051      	beq.n	4059ca <memmove+0xb6>
  405926:	4622      	mov	r2, r4
  405928:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40592c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  405930:	4299      	cmp	r1, r3
  405932:	d1f9      	bne.n	405928 <memmove+0x14>
  405934:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405936:	2a0f      	cmp	r2, #15
  405938:	d948      	bls.n	4059cc <memmove+0xb8>
  40593a:	ea41 0300 	orr.w	r3, r1, r0
  40593e:	079b      	lsls	r3, r3, #30
  405940:	d146      	bne.n	4059d0 <memmove+0xbc>
  405942:	f100 0410 	add.w	r4, r0, #16
  405946:	f101 0310 	add.w	r3, r1, #16
  40594a:	4615      	mov	r5, r2
  40594c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  405950:	f844 6c10 	str.w	r6, [r4, #-16]
  405954:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  405958:	f844 6c0c 	str.w	r6, [r4, #-12]
  40595c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  405960:	f844 6c08 	str.w	r6, [r4, #-8]
  405964:	3d10      	subs	r5, #16
  405966:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40596a:	f844 6c04 	str.w	r6, [r4, #-4]
  40596e:	2d0f      	cmp	r5, #15
  405970:	f103 0310 	add.w	r3, r3, #16
  405974:	f104 0410 	add.w	r4, r4, #16
  405978:	d8e8      	bhi.n	40594c <memmove+0x38>
  40597a:	f1a2 0310 	sub.w	r3, r2, #16
  40597e:	f023 030f 	bic.w	r3, r3, #15
  405982:	f002 0e0f 	and.w	lr, r2, #15
  405986:	3310      	adds	r3, #16
  405988:	f1be 0f03 	cmp.w	lr, #3
  40598c:	4419      	add	r1, r3
  40598e:	4403      	add	r3, r0
  405990:	d921      	bls.n	4059d6 <memmove+0xc2>
  405992:	1f1e      	subs	r6, r3, #4
  405994:	460d      	mov	r5, r1
  405996:	4674      	mov	r4, lr
  405998:	3c04      	subs	r4, #4
  40599a:	f855 7b04 	ldr.w	r7, [r5], #4
  40599e:	f846 7f04 	str.w	r7, [r6, #4]!
  4059a2:	2c03      	cmp	r4, #3
  4059a4:	d8f8      	bhi.n	405998 <memmove+0x84>
  4059a6:	f1ae 0404 	sub.w	r4, lr, #4
  4059aa:	f024 0403 	bic.w	r4, r4, #3
  4059ae:	3404      	adds	r4, #4
  4059b0:	4421      	add	r1, r4
  4059b2:	4423      	add	r3, r4
  4059b4:	f002 0203 	and.w	r2, r2, #3
  4059b8:	b162      	cbz	r2, 4059d4 <memmove+0xc0>
  4059ba:	3b01      	subs	r3, #1
  4059bc:	440a      	add	r2, r1
  4059be:	f811 4b01 	ldrb.w	r4, [r1], #1
  4059c2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4059c6:	428a      	cmp	r2, r1
  4059c8:	d1f9      	bne.n	4059be <memmove+0xaa>
  4059ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4059cc:	4603      	mov	r3, r0
  4059ce:	e7f3      	b.n	4059b8 <memmove+0xa4>
  4059d0:	4603      	mov	r3, r0
  4059d2:	e7f2      	b.n	4059ba <memmove+0xa6>
  4059d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4059d6:	4672      	mov	r2, lr
  4059d8:	e7ee      	b.n	4059b8 <memmove+0xa4>
  4059da:	bf00      	nop

004059dc <_realloc_r>:
  4059dc:	2900      	cmp	r1, #0
  4059de:	f000 8095 	beq.w	405b0c <_realloc_r+0x130>
  4059e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4059e6:	460d      	mov	r5, r1
  4059e8:	4616      	mov	r6, r2
  4059ea:	b083      	sub	sp, #12
  4059ec:	4680      	mov	r8, r0
  4059ee:	f106 070b 	add.w	r7, r6, #11
  4059f2:	f7ff f92f 	bl	404c54 <__malloc_lock>
  4059f6:	f855 ec04 	ldr.w	lr, [r5, #-4]
  4059fa:	2f16      	cmp	r7, #22
  4059fc:	f02e 0403 	bic.w	r4, lr, #3
  405a00:	f1a5 0908 	sub.w	r9, r5, #8
  405a04:	d83c      	bhi.n	405a80 <_realloc_r+0xa4>
  405a06:	2210      	movs	r2, #16
  405a08:	4617      	mov	r7, r2
  405a0a:	42be      	cmp	r6, r7
  405a0c:	d83d      	bhi.n	405a8a <_realloc_r+0xae>
  405a0e:	4294      	cmp	r4, r2
  405a10:	da43      	bge.n	405a9a <_realloc_r+0xbe>
  405a12:	4bc4      	ldr	r3, [pc, #784]	; (405d24 <_realloc_r+0x348>)
  405a14:	6899      	ldr	r1, [r3, #8]
  405a16:	eb09 0004 	add.w	r0, r9, r4
  405a1a:	4288      	cmp	r0, r1
  405a1c:	f000 80b4 	beq.w	405b88 <_realloc_r+0x1ac>
  405a20:	6843      	ldr	r3, [r0, #4]
  405a22:	f023 0101 	bic.w	r1, r3, #1
  405a26:	4401      	add	r1, r0
  405a28:	6849      	ldr	r1, [r1, #4]
  405a2a:	07c9      	lsls	r1, r1, #31
  405a2c:	d54c      	bpl.n	405ac8 <_realloc_r+0xec>
  405a2e:	f01e 0f01 	tst.w	lr, #1
  405a32:	f000 809b 	beq.w	405b6c <_realloc_r+0x190>
  405a36:	4631      	mov	r1, r6
  405a38:	4640      	mov	r0, r8
  405a3a:	f7fe fd3f 	bl	4044bc <_malloc_r>
  405a3e:	4606      	mov	r6, r0
  405a40:	2800      	cmp	r0, #0
  405a42:	d03a      	beq.n	405aba <_realloc_r+0xde>
  405a44:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405a48:	f023 0301 	bic.w	r3, r3, #1
  405a4c:	444b      	add	r3, r9
  405a4e:	f1a0 0208 	sub.w	r2, r0, #8
  405a52:	429a      	cmp	r2, r3
  405a54:	f000 8121 	beq.w	405c9a <_realloc_r+0x2be>
  405a58:	1f22      	subs	r2, r4, #4
  405a5a:	2a24      	cmp	r2, #36	; 0x24
  405a5c:	f200 8107 	bhi.w	405c6e <_realloc_r+0x292>
  405a60:	2a13      	cmp	r2, #19
  405a62:	f200 80db 	bhi.w	405c1c <_realloc_r+0x240>
  405a66:	4603      	mov	r3, r0
  405a68:	462a      	mov	r2, r5
  405a6a:	6811      	ldr	r1, [r2, #0]
  405a6c:	6019      	str	r1, [r3, #0]
  405a6e:	6851      	ldr	r1, [r2, #4]
  405a70:	6059      	str	r1, [r3, #4]
  405a72:	6892      	ldr	r2, [r2, #8]
  405a74:	609a      	str	r2, [r3, #8]
  405a76:	4629      	mov	r1, r5
  405a78:	4640      	mov	r0, r8
  405a7a:	f7ff fe4f 	bl	40571c <_free_r>
  405a7e:	e01c      	b.n	405aba <_realloc_r+0xde>
  405a80:	f027 0707 	bic.w	r7, r7, #7
  405a84:	2f00      	cmp	r7, #0
  405a86:	463a      	mov	r2, r7
  405a88:	dabf      	bge.n	405a0a <_realloc_r+0x2e>
  405a8a:	2600      	movs	r6, #0
  405a8c:	230c      	movs	r3, #12
  405a8e:	4630      	mov	r0, r6
  405a90:	f8c8 3000 	str.w	r3, [r8]
  405a94:	b003      	add	sp, #12
  405a96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405a9a:	462e      	mov	r6, r5
  405a9c:	1be3      	subs	r3, r4, r7
  405a9e:	2b0f      	cmp	r3, #15
  405aa0:	d81e      	bhi.n	405ae0 <_realloc_r+0x104>
  405aa2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  405aa6:	f003 0301 	and.w	r3, r3, #1
  405aaa:	4323      	orrs	r3, r4
  405aac:	444c      	add	r4, r9
  405aae:	f8c9 3004 	str.w	r3, [r9, #4]
  405ab2:	6863      	ldr	r3, [r4, #4]
  405ab4:	f043 0301 	orr.w	r3, r3, #1
  405ab8:	6063      	str	r3, [r4, #4]
  405aba:	4640      	mov	r0, r8
  405abc:	f7ff f8d0 	bl	404c60 <__malloc_unlock>
  405ac0:	4630      	mov	r0, r6
  405ac2:	b003      	add	sp, #12
  405ac4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405ac8:	f023 0303 	bic.w	r3, r3, #3
  405acc:	18e1      	adds	r1, r4, r3
  405ace:	4291      	cmp	r1, r2
  405ad0:	db1f      	blt.n	405b12 <_realloc_r+0x136>
  405ad2:	68c3      	ldr	r3, [r0, #12]
  405ad4:	6882      	ldr	r2, [r0, #8]
  405ad6:	462e      	mov	r6, r5
  405ad8:	60d3      	str	r3, [r2, #12]
  405ada:	460c      	mov	r4, r1
  405adc:	609a      	str	r2, [r3, #8]
  405ade:	e7dd      	b.n	405a9c <_realloc_r+0xc0>
  405ae0:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405ae4:	eb09 0107 	add.w	r1, r9, r7
  405ae8:	f002 0201 	and.w	r2, r2, #1
  405aec:	444c      	add	r4, r9
  405aee:	f043 0301 	orr.w	r3, r3, #1
  405af2:	4317      	orrs	r7, r2
  405af4:	f8c9 7004 	str.w	r7, [r9, #4]
  405af8:	604b      	str	r3, [r1, #4]
  405afa:	6863      	ldr	r3, [r4, #4]
  405afc:	f043 0301 	orr.w	r3, r3, #1
  405b00:	3108      	adds	r1, #8
  405b02:	6063      	str	r3, [r4, #4]
  405b04:	4640      	mov	r0, r8
  405b06:	f7ff fe09 	bl	40571c <_free_r>
  405b0a:	e7d6      	b.n	405aba <_realloc_r+0xde>
  405b0c:	4611      	mov	r1, r2
  405b0e:	f7fe bcd5 	b.w	4044bc <_malloc_r>
  405b12:	f01e 0f01 	tst.w	lr, #1
  405b16:	d18e      	bne.n	405a36 <_realloc_r+0x5a>
  405b18:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405b1c:	eba9 0a01 	sub.w	sl, r9, r1
  405b20:	f8da 1004 	ldr.w	r1, [sl, #4]
  405b24:	f021 0103 	bic.w	r1, r1, #3
  405b28:	440b      	add	r3, r1
  405b2a:	4423      	add	r3, r4
  405b2c:	4293      	cmp	r3, r2
  405b2e:	db25      	blt.n	405b7c <_realloc_r+0x1a0>
  405b30:	68c2      	ldr	r2, [r0, #12]
  405b32:	6881      	ldr	r1, [r0, #8]
  405b34:	4656      	mov	r6, sl
  405b36:	60ca      	str	r2, [r1, #12]
  405b38:	6091      	str	r1, [r2, #8]
  405b3a:	f8da 100c 	ldr.w	r1, [sl, #12]
  405b3e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405b42:	1f22      	subs	r2, r4, #4
  405b44:	2a24      	cmp	r2, #36	; 0x24
  405b46:	60c1      	str	r1, [r0, #12]
  405b48:	6088      	str	r0, [r1, #8]
  405b4a:	f200 8094 	bhi.w	405c76 <_realloc_r+0x29a>
  405b4e:	2a13      	cmp	r2, #19
  405b50:	d96f      	bls.n	405c32 <_realloc_r+0x256>
  405b52:	6829      	ldr	r1, [r5, #0]
  405b54:	f8ca 1008 	str.w	r1, [sl, #8]
  405b58:	6869      	ldr	r1, [r5, #4]
  405b5a:	f8ca 100c 	str.w	r1, [sl, #12]
  405b5e:	2a1b      	cmp	r2, #27
  405b60:	f200 80a2 	bhi.w	405ca8 <_realloc_r+0x2cc>
  405b64:	3508      	adds	r5, #8
  405b66:	f10a 0210 	add.w	r2, sl, #16
  405b6a:	e063      	b.n	405c34 <_realloc_r+0x258>
  405b6c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  405b70:	eba9 0a03 	sub.w	sl, r9, r3
  405b74:	f8da 1004 	ldr.w	r1, [sl, #4]
  405b78:	f021 0103 	bic.w	r1, r1, #3
  405b7c:	1863      	adds	r3, r4, r1
  405b7e:	4293      	cmp	r3, r2
  405b80:	f6ff af59 	blt.w	405a36 <_realloc_r+0x5a>
  405b84:	4656      	mov	r6, sl
  405b86:	e7d8      	b.n	405b3a <_realloc_r+0x15e>
  405b88:	6841      	ldr	r1, [r0, #4]
  405b8a:	f021 0b03 	bic.w	fp, r1, #3
  405b8e:	44a3      	add	fp, r4
  405b90:	f107 0010 	add.w	r0, r7, #16
  405b94:	4583      	cmp	fp, r0
  405b96:	da56      	bge.n	405c46 <_realloc_r+0x26a>
  405b98:	f01e 0f01 	tst.w	lr, #1
  405b9c:	f47f af4b 	bne.w	405a36 <_realloc_r+0x5a>
  405ba0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405ba4:	eba9 0a01 	sub.w	sl, r9, r1
  405ba8:	f8da 1004 	ldr.w	r1, [sl, #4]
  405bac:	f021 0103 	bic.w	r1, r1, #3
  405bb0:	448b      	add	fp, r1
  405bb2:	4558      	cmp	r0, fp
  405bb4:	dce2      	bgt.n	405b7c <_realloc_r+0x1a0>
  405bb6:	4656      	mov	r6, sl
  405bb8:	f8da 100c 	ldr.w	r1, [sl, #12]
  405bbc:	f856 0f08 	ldr.w	r0, [r6, #8]!
  405bc0:	1f22      	subs	r2, r4, #4
  405bc2:	2a24      	cmp	r2, #36	; 0x24
  405bc4:	60c1      	str	r1, [r0, #12]
  405bc6:	6088      	str	r0, [r1, #8]
  405bc8:	f200 808f 	bhi.w	405cea <_realloc_r+0x30e>
  405bcc:	2a13      	cmp	r2, #19
  405bce:	f240 808a 	bls.w	405ce6 <_realloc_r+0x30a>
  405bd2:	6829      	ldr	r1, [r5, #0]
  405bd4:	f8ca 1008 	str.w	r1, [sl, #8]
  405bd8:	6869      	ldr	r1, [r5, #4]
  405bda:	f8ca 100c 	str.w	r1, [sl, #12]
  405bde:	2a1b      	cmp	r2, #27
  405be0:	f200 808a 	bhi.w	405cf8 <_realloc_r+0x31c>
  405be4:	3508      	adds	r5, #8
  405be6:	f10a 0210 	add.w	r2, sl, #16
  405bea:	6829      	ldr	r1, [r5, #0]
  405bec:	6011      	str	r1, [r2, #0]
  405bee:	6869      	ldr	r1, [r5, #4]
  405bf0:	6051      	str	r1, [r2, #4]
  405bf2:	68a9      	ldr	r1, [r5, #8]
  405bf4:	6091      	str	r1, [r2, #8]
  405bf6:	eb0a 0107 	add.w	r1, sl, r7
  405bfa:	ebab 0207 	sub.w	r2, fp, r7
  405bfe:	f042 0201 	orr.w	r2, r2, #1
  405c02:	6099      	str	r1, [r3, #8]
  405c04:	604a      	str	r2, [r1, #4]
  405c06:	f8da 3004 	ldr.w	r3, [sl, #4]
  405c0a:	f003 0301 	and.w	r3, r3, #1
  405c0e:	431f      	orrs	r7, r3
  405c10:	4640      	mov	r0, r8
  405c12:	f8ca 7004 	str.w	r7, [sl, #4]
  405c16:	f7ff f823 	bl	404c60 <__malloc_unlock>
  405c1a:	e751      	b.n	405ac0 <_realloc_r+0xe4>
  405c1c:	682b      	ldr	r3, [r5, #0]
  405c1e:	6003      	str	r3, [r0, #0]
  405c20:	686b      	ldr	r3, [r5, #4]
  405c22:	6043      	str	r3, [r0, #4]
  405c24:	2a1b      	cmp	r2, #27
  405c26:	d82d      	bhi.n	405c84 <_realloc_r+0x2a8>
  405c28:	f100 0308 	add.w	r3, r0, #8
  405c2c:	f105 0208 	add.w	r2, r5, #8
  405c30:	e71b      	b.n	405a6a <_realloc_r+0x8e>
  405c32:	4632      	mov	r2, r6
  405c34:	6829      	ldr	r1, [r5, #0]
  405c36:	6011      	str	r1, [r2, #0]
  405c38:	6869      	ldr	r1, [r5, #4]
  405c3a:	6051      	str	r1, [r2, #4]
  405c3c:	68a9      	ldr	r1, [r5, #8]
  405c3e:	6091      	str	r1, [r2, #8]
  405c40:	461c      	mov	r4, r3
  405c42:	46d1      	mov	r9, sl
  405c44:	e72a      	b.n	405a9c <_realloc_r+0xc0>
  405c46:	eb09 0107 	add.w	r1, r9, r7
  405c4a:	ebab 0b07 	sub.w	fp, fp, r7
  405c4e:	f04b 0201 	orr.w	r2, fp, #1
  405c52:	6099      	str	r1, [r3, #8]
  405c54:	604a      	str	r2, [r1, #4]
  405c56:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405c5a:	f003 0301 	and.w	r3, r3, #1
  405c5e:	431f      	orrs	r7, r3
  405c60:	4640      	mov	r0, r8
  405c62:	f845 7c04 	str.w	r7, [r5, #-4]
  405c66:	f7fe fffb 	bl	404c60 <__malloc_unlock>
  405c6a:	462e      	mov	r6, r5
  405c6c:	e728      	b.n	405ac0 <_realloc_r+0xe4>
  405c6e:	4629      	mov	r1, r5
  405c70:	f7ff fe50 	bl	405914 <memmove>
  405c74:	e6ff      	b.n	405a76 <_realloc_r+0x9a>
  405c76:	4629      	mov	r1, r5
  405c78:	4630      	mov	r0, r6
  405c7a:	461c      	mov	r4, r3
  405c7c:	46d1      	mov	r9, sl
  405c7e:	f7ff fe49 	bl	405914 <memmove>
  405c82:	e70b      	b.n	405a9c <_realloc_r+0xc0>
  405c84:	68ab      	ldr	r3, [r5, #8]
  405c86:	6083      	str	r3, [r0, #8]
  405c88:	68eb      	ldr	r3, [r5, #12]
  405c8a:	60c3      	str	r3, [r0, #12]
  405c8c:	2a24      	cmp	r2, #36	; 0x24
  405c8e:	d017      	beq.n	405cc0 <_realloc_r+0x2e4>
  405c90:	f100 0310 	add.w	r3, r0, #16
  405c94:	f105 0210 	add.w	r2, r5, #16
  405c98:	e6e7      	b.n	405a6a <_realloc_r+0x8e>
  405c9a:	f850 3c04 	ldr.w	r3, [r0, #-4]
  405c9e:	f023 0303 	bic.w	r3, r3, #3
  405ca2:	441c      	add	r4, r3
  405ca4:	462e      	mov	r6, r5
  405ca6:	e6f9      	b.n	405a9c <_realloc_r+0xc0>
  405ca8:	68a9      	ldr	r1, [r5, #8]
  405caa:	f8ca 1010 	str.w	r1, [sl, #16]
  405cae:	68e9      	ldr	r1, [r5, #12]
  405cb0:	f8ca 1014 	str.w	r1, [sl, #20]
  405cb4:	2a24      	cmp	r2, #36	; 0x24
  405cb6:	d00c      	beq.n	405cd2 <_realloc_r+0x2f6>
  405cb8:	3510      	adds	r5, #16
  405cba:	f10a 0218 	add.w	r2, sl, #24
  405cbe:	e7b9      	b.n	405c34 <_realloc_r+0x258>
  405cc0:	692b      	ldr	r3, [r5, #16]
  405cc2:	6103      	str	r3, [r0, #16]
  405cc4:	696b      	ldr	r3, [r5, #20]
  405cc6:	6143      	str	r3, [r0, #20]
  405cc8:	f105 0218 	add.w	r2, r5, #24
  405ccc:	f100 0318 	add.w	r3, r0, #24
  405cd0:	e6cb      	b.n	405a6a <_realloc_r+0x8e>
  405cd2:	692a      	ldr	r2, [r5, #16]
  405cd4:	f8ca 2018 	str.w	r2, [sl, #24]
  405cd8:	696a      	ldr	r2, [r5, #20]
  405cda:	f8ca 201c 	str.w	r2, [sl, #28]
  405cde:	3518      	adds	r5, #24
  405ce0:	f10a 0220 	add.w	r2, sl, #32
  405ce4:	e7a6      	b.n	405c34 <_realloc_r+0x258>
  405ce6:	4632      	mov	r2, r6
  405ce8:	e77f      	b.n	405bea <_realloc_r+0x20e>
  405cea:	4629      	mov	r1, r5
  405cec:	4630      	mov	r0, r6
  405cee:	9301      	str	r3, [sp, #4]
  405cf0:	f7ff fe10 	bl	405914 <memmove>
  405cf4:	9b01      	ldr	r3, [sp, #4]
  405cf6:	e77e      	b.n	405bf6 <_realloc_r+0x21a>
  405cf8:	68a9      	ldr	r1, [r5, #8]
  405cfa:	f8ca 1010 	str.w	r1, [sl, #16]
  405cfe:	68e9      	ldr	r1, [r5, #12]
  405d00:	f8ca 1014 	str.w	r1, [sl, #20]
  405d04:	2a24      	cmp	r2, #36	; 0x24
  405d06:	d003      	beq.n	405d10 <_realloc_r+0x334>
  405d08:	3510      	adds	r5, #16
  405d0a:	f10a 0218 	add.w	r2, sl, #24
  405d0e:	e76c      	b.n	405bea <_realloc_r+0x20e>
  405d10:	692a      	ldr	r2, [r5, #16]
  405d12:	f8ca 2018 	str.w	r2, [sl, #24]
  405d16:	696a      	ldr	r2, [r5, #20]
  405d18:	f8ca 201c 	str.w	r2, [sl, #28]
  405d1c:	3518      	adds	r5, #24
  405d1e:	f10a 0220 	add.w	r2, sl, #32
  405d22:	e762      	b.n	405bea <_realloc_r+0x20e>
  405d24:	20000444 	.word	0x20000444

00405d28 <__ascii_wctomb>:
  405d28:	b121      	cbz	r1, 405d34 <__ascii_wctomb+0xc>
  405d2a:	2aff      	cmp	r2, #255	; 0xff
  405d2c:	d804      	bhi.n	405d38 <__ascii_wctomb+0x10>
  405d2e:	700a      	strb	r2, [r1, #0]
  405d30:	2001      	movs	r0, #1
  405d32:	4770      	bx	lr
  405d34:	4608      	mov	r0, r1
  405d36:	4770      	bx	lr
  405d38:	238a      	movs	r3, #138	; 0x8a
  405d3a:	6003      	str	r3, [r0, #0]
  405d3c:	f04f 30ff 	mov.w	r0, #4294967295
  405d40:	4770      	bx	lr
  405d42:	bf00      	nop

00405d44 <__aeabi_drsub>:
  405d44:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  405d48:	e002      	b.n	405d50 <__adddf3>
  405d4a:	bf00      	nop

00405d4c <__aeabi_dsub>:
  405d4c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405d50 <__adddf3>:
  405d50:	b530      	push	{r4, r5, lr}
  405d52:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405d56:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405d5a:	ea94 0f05 	teq	r4, r5
  405d5e:	bf08      	it	eq
  405d60:	ea90 0f02 	teqeq	r0, r2
  405d64:	bf1f      	itttt	ne
  405d66:	ea54 0c00 	orrsne.w	ip, r4, r0
  405d6a:	ea55 0c02 	orrsne.w	ip, r5, r2
  405d6e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405d72:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405d76:	f000 80e2 	beq.w	405f3e <__adddf3+0x1ee>
  405d7a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405d7e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405d82:	bfb8      	it	lt
  405d84:	426d      	neglt	r5, r5
  405d86:	dd0c      	ble.n	405da2 <__adddf3+0x52>
  405d88:	442c      	add	r4, r5
  405d8a:	ea80 0202 	eor.w	r2, r0, r2
  405d8e:	ea81 0303 	eor.w	r3, r1, r3
  405d92:	ea82 0000 	eor.w	r0, r2, r0
  405d96:	ea83 0101 	eor.w	r1, r3, r1
  405d9a:	ea80 0202 	eor.w	r2, r0, r2
  405d9e:	ea81 0303 	eor.w	r3, r1, r3
  405da2:	2d36      	cmp	r5, #54	; 0x36
  405da4:	bf88      	it	hi
  405da6:	bd30      	pophi	{r4, r5, pc}
  405da8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405dac:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405db0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405db4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405db8:	d002      	beq.n	405dc0 <__adddf3+0x70>
  405dba:	4240      	negs	r0, r0
  405dbc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405dc0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405dc4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405dc8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405dcc:	d002      	beq.n	405dd4 <__adddf3+0x84>
  405dce:	4252      	negs	r2, r2
  405dd0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405dd4:	ea94 0f05 	teq	r4, r5
  405dd8:	f000 80a7 	beq.w	405f2a <__adddf3+0x1da>
  405ddc:	f1a4 0401 	sub.w	r4, r4, #1
  405de0:	f1d5 0e20 	rsbs	lr, r5, #32
  405de4:	db0d      	blt.n	405e02 <__adddf3+0xb2>
  405de6:	fa02 fc0e 	lsl.w	ip, r2, lr
  405dea:	fa22 f205 	lsr.w	r2, r2, r5
  405dee:	1880      	adds	r0, r0, r2
  405df0:	f141 0100 	adc.w	r1, r1, #0
  405df4:	fa03 f20e 	lsl.w	r2, r3, lr
  405df8:	1880      	adds	r0, r0, r2
  405dfa:	fa43 f305 	asr.w	r3, r3, r5
  405dfe:	4159      	adcs	r1, r3
  405e00:	e00e      	b.n	405e20 <__adddf3+0xd0>
  405e02:	f1a5 0520 	sub.w	r5, r5, #32
  405e06:	f10e 0e20 	add.w	lr, lr, #32
  405e0a:	2a01      	cmp	r2, #1
  405e0c:	fa03 fc0e 	lsl.w	ip, r3, lr
  405e10:	bf28      	it	cs
  405e12:	f04c 0c02 	orrcs.w	ip, ip, #2
  405e16:	fa43 f305 	asr.w	r3, r3, r5
  405e1a:	18c0      	adds	r0, r0, r3
  405e1c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405e20:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405e24:	d507      	bpl.n	405e36 <__adddf3+0xe6>
  405e26:	f04f 0e00 	mov.w	lr, #0
  405e2a:	f1dc 0c00 	rsbs	ip, ip, #0
  405e2e:	eb7e 0000 	sbcs.w	r0, lr, r0
  405e32:	eb6e 0101 	sbc.w	r1, lr, r1
  405e36:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405e3a:	d31b      	bcc.n	405e74 <__adddf3+0x124>
  405e3c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405e40:	d30c      	bcc.n	405e5c <__adddf3+0x10c>
  405e42:	0849      	lsrs	r1, r1, #1
  405e44:	ea5f 0030 	movs.w	r0, r0, rrx
  405e48:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405e4c:	f104 0401 	add.w	r4, r4, #1
  405e50:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405e54:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405e58:	f080 809a 	bcs.w	405f90 <__adddf3+0x240>
  405e5c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405e60:	bf08      	it	eq
  405e62:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405e66:	f150 0000 	adcs.w	r0, r0, #0
  405e6a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405e6e:	ea41 0105 	orr.w	r1, r1, r5
  405e72:	bd30      	pop	{r4, r5, pc}
  405e74:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405e78:	4140      	adcs	r0, r0
  405e7a:	eb41 0101 	adc.w	r1, r1, r1
  405e7e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405e82:	f1a4 0401 	sub.w	r4, r4, #1
  405e86:	d1e9      	bne.n	405e5c <__adddf3+0x10c>
  405e88:	f091 0f00 	teq	r1, #0
  405e8c:	bf04      	itt	eq
  405e8e:	4601      	moveq	r1, r0
  405e90:	2000      	moveq	r0, #0
  405e92:	fab1 f381 	clz	r3, r1
  405e96:	bf08      	it	eq
  405e98:	3320      	addeq	r3, #32
  405e9a:	f1a3 030b 	sub.w	r3, r3, #11
  405e9e:	f1b3 0220 	subs.w	r2, r3, #32
  405ea2:	da0c      	bge.n	405ebe <__adddf3+0x16e>
  405ea4:	320c      	adds	r2, #12
  405ea6:	dd08      	ble.n	405eba <__adddf3+0x16a>
  405ea8:	f102 0c14 	add.w	ip, r2, #20
  405eac:	f1c2 020c 	rsb	r2, r2, #12
  405eb0:	fa01 f00c 	lsl.w	r0, r1, ip
  405eb4:	fa21 f102 	lsr.w	r1, r1, r2
  405eb8:	e00c      	b.n	405ed4 <__adddf3+0x184>
  405eba:	f102 0214 	add.w	r2, r2, #20
  405ebe:	bfd8      	it	le
  405ec0:	f1c2 0c20 	rsble	ip, r2, #32
  405ec4:	fa01 f102 	lsl.w	r1, r1, r2
  405ec8:	fa20 fc0c 	lsr.w	ip, r0, ip
  405ecc:	bfdc      	itt	le
  405ece:	ea41 010c 	orrle.w	r1, r1, ip
  405ed2:	4090      	lslle	r0, r2
  405ed4:	1ae4      	subs	r4, r4, r3
  405ed6:	bfa2      	ittt	ge
  405ed8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405edc:	4329      	orrge	r1, r5
  405ede:	bd30      	popge	{r4, r5, pc}
  405ee0:	ea6f 0404 	mvn.w	r4, r4
  405ee4:	3c1f      	subs	r4, #31
  405ee6:	da1c      	bge.n	405f22 <__adddf3+0x1d2>
  405ee8:	340c      	adds	r4, #12
  405eea:	dc0e      	bgt.n	405f0a <__adddf3+0x1ba>
  405eec:	f104 0414 	add.w	r4, r4, #20
  405ef0:	f1c4 0220 	rsb	r2, r4, #32
  405ef4:	fa20 f004 	lsr.w	r0, r0, r4
  405ef8:	fa01 f302 	lsl.w	r3, r1, r2
  405efc:	ea40 0003 	orr.w	r0, r0, r3
  405f00:	fa21 f304 	lsr.w	r3, r1, r4
  405f04:	ea45 0103 	orr.w	r1, r5, r3
  405f08:	bd30      	pop	{r4, r5, pc}
  405f0a:	f1c4 040c 	rsb	r4, r4, #12
  405f0e:	f1c4 0220 	rsb	r2, r4, #32
  405f12:	fa20 f002 	lsr.w	r0, r0, r2
  405f16:	fa01 f304 	lsl.w	r3, r1, r4
  405f1a:	ea40 0003 	orr.w	r0, r0, r3
  405f1e:	4629      	mov	r1, r5
  405f20:	bd30      	pop	{r4, r5, pc}
  405f22:	fa21 f004 	lsr.w	r0, r1, r4
  405f26:	4629      	mov	r1, r5
  405f28:	bd30      	pop	{r4, r5, pc}
  405f2a:	f094 0f00 	teq	r4, #0
  405f2e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405f32:	bf06      	itte	eq
  405f34:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405f38:	3401      	addeq	r4, #1
  405f3a:	3d01      	subne	r5, #1
  405f3c:	e74e      	b.n	405ddc <__adddf3+0x8c>
  405f3e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405f42:	bf18      	it	ne
  405f44:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405f48:	d029      	beq.n	405f9e <__adddf3+0x24e>
  405f4a:	ea94 0f05 	teq	r4, r5
  405f4e:	bf08      	it	eq
  405f50:	ea90 0f02 	teqeq	r0, r2
  405f54:	d005      	beq.n	405f62 <__adddf3+0x212>
  405f56:	ea54 0c00 	orrs.w	ip, r4, r0
  405f5a:	bf04      	itt	eq
  405f5c:	4619      	moveq	r1, r3
  405f5e:	4610      	moveq	r0, r2
  405f60:	bd30      	pop	{r4, r5, pc}
  405f62:	ea91 0f03 	teq	r1, r3
  405f66:	bf1e      	ittt	ne
  405f68:	2100      	movne	r1, #0
  405f6a:	2000      	movne	r0, #0
  405f6c:	bd30      	popne	{r4, r5, pc}
  405f6e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405f72:	d105      	bne.n	405f80 <__adddf3+0x230>
  405f74:	0040      	lsls	r0, r0, #1
  405f76:	4149      	adcs	r1, r1
  405f78:	bf28      	it	cs
  405f7a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405f7e:	bd30      	pop	{r4, r5, pc}
  405f80:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405f84:	bf3c      	itt	cc
  405f86:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405f8a:	bd30      	popcc	{r4, r5, pc}
  405f8c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405f90:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405f94:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405f98:	f04f 0000 	mov.w	r0, #0
  405f9c:	bd30      	pop	{r4, r5, pc}
  405f9e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405fa2:	bf1a      	itte	ne
  405fa4:	4619      	movne	r1, r3
  405fa6:	4610      	movne	r0, r2
  405fa8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405fac:	bf1c      	itt	ne
  405fae:	460b      	movne	r3, r1
  405fb0:	4602      	movne	r2, r0
  405fb2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405fb6:	bf06      	itte	eq
  405fb8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405fbc:	ea91 0f03 	teqeq	r1, r3
  405fc0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405fc4:	bd30      	pop	{r4, r5, pc}
  405fc6:	bf00      	nop

00405fc8 <__aeabi_ui2d>:
  405fc8:	f090 0f00 	teq	r0, #0
  405fcc:	bf04      	itt	eq
  405fce:	2100      	moveq	r1, #0
  405fd0:	4770      	bxeq	lr
  405fd2:	b530      	push	{r4, r5, lr}
  405fd4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405fd8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405fdc:	f04f 0500 	mov.w	r5, #0
  405fe0:	f04f 0100 	mov.w	r1, #0
  405fe4:	e750      	b.n	405e88 <__adddf3+0x138>
  405fe6:	bf00      	nop

00405fe8 <__aeabi_i2d>:
  405fe8:	f090 0f00 	teq	r0, #0
  405fec:	bf04      	itt	eq
  405fee:	2100      	moveq	r1, #0
  405ff0:	4770      	bxeq	lr
  405ff2:	b530      	push	{r4, r5, lr}
  405ff4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405ff8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405ffc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  406000:	bf48      	it	mi
  406002:	4240      	negmi	r0, r0
  406004:	f04f 0100 	mov.w	r1, #0
  406008:	e73e      	b.n	405e88 <__adddf3+0x138>
  40600a:	bf00      	nop

0040600c <__aeabi_f2d>:
  40600c:	0042      	lsls	r2, r0, #1
  40600e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  406012:	ea4f 0131 	mov.w	r1, r1, rrx
  406016:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40601a:	bf1f      	itttt	ne
  40601c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  406020:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406024:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406028:	4770      	bxne	lr
  40602a:	f092 0f00 	teq	r2, #0
  40602e:	bf14      	ite	ne
  406030:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406034:	4770      	bxeq	lr
  406036:	b530      	push	{r4, r5, lr}
  406038:	f44f 7460 	mov.w	r4, #896	; 0x380
  40603c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406040:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  406044:	e720      	b.n	405e88 <__adddf3+0x138>
  406046:	bf00      	nop

00406048 <__aeabi_ul2d>:
  406048:	ea50 0201 	orrs.w	r2, r0, r1
  40604c:	bf08      	it	eq
  40604e:	4770      	bxeq	lr
  406050:	b530      	push	{r4, r5, lr}
  406052:	f04f 0500 	mov.w	r5, #0
  406056:	e00a      	b.n	40606e <__aeabi_l2d+0x16>

00406058 <__aeabi_l2d>:
  406058:	ea50 0201 	orrs.w	r2, r0, r1
  40605c:	bf08      	it	eq
  40605e:	4770      	bxeq	lr
  406060:	b530      	push	{r4, r5, lr}
  406062:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  406066:	d502      	bpl.n	40606e <__aeabi_l2d+0x16>
  406068:	4240      	negs	r0, r0
  40606a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40606e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406072:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406076:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40607a:	f43f aedc 	beq.w	405e36 <__adddf3+0xe6>
  40607e:	f04f 0203 	mov.w	r2, #3
  406082:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  406086:	bf18      	it	ne
  406088:	3203      	addne	r2, #3
  40608a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40608e:	bf18      	it	ne
  406090:	3203      	addne	r2, #3
  406092:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406096:	f1c2 0320 	rsb	r3, r2, #32
  40609a:	fa00 fc03 	lsl.w	ip, r0, r3
  40609e:	fa20 f002 	lsr.w	r0, r0, r2
  4060a2:	fa01 fe03 	lsl.w	lr, r1, r3
  4060a6:	ea40 000e 	orr.w	r0, r0, lr
  4060aa:	fa21 f102 	lsr.w	r1, r1, r2
  4060ae:	4414      	add	r4, r2
  4060b0:	e6c1      	b.n	405e36 <__adddf3+0xe6>
  4060b2:	bf00      	nop

004060b4 <__aeabi_dmul>:
  4060b4:	b570      	push	{r4, r5, r6, lr}
  4060b6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4060ba:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4060be:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4060c2:	bf1d      	ittte	ne
  4060c4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4060c8:	ea94 0f0c 	teqne	r4, ip
  4060cc:	ea95 0f0c 	teqne	r5, ip
  4060d0:	f000 f8de 	bleq	406290 <__aeabi_dmul+0x1dc>
  4060d4:	442c      	add	r4, r5
  4060d6:	ea81 0603 	eor.w	r6, r1, r3
  4060da:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4060de:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4060e2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4060e6:	bf18      	it	ne
  4060e8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  4060ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4060f0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  4060f4:	d038      	beq.n	406168 <__aeabi_dmul+0xb4>
  4060f6:	fba0 ce02 	umull	ip, lr, r0, r2
  4060fa:	f04f 0500 	mov.w	r5, #0
  4060fe:	fbe1 e502 	umlal	lr, r5, r1, r2
  406102:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406106:	fbe0 e503 	umlal	lr, r5, r0, r3
  40610a:	f04f 0600 	mov.w	r6, #0
  40610e:	fbe1 5603 	umlal	r5, r6, r1, r3
  406112:	f09c 0f00 	teq	ip, #0
  406116:	bf18      	it	ne
  406118:	f04e 0e01 	orrne.w	lr, lr, #1
  40611c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  406120:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406124:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406128:	d204      	bcs.n	406134 <__aeabi_dmul+0x80>
  40612a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40612e:	416d      	adcs	r5, r5
  406130:	eb46 0606 	adc.w	r6, r6, r6
  406134:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  406138:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40613c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  406140:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  406144:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  406148:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40614c:	bf88      	it	hi
  40614e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406152:	d81e      	bhi.n	406192 <__aeabi_dmul+0xde>
  406154:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  406158:	bf08      	it	eq
  40615a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40615e:	f150 0000 	adcs.w	r0, r0, #0
  406162:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406166:	bd70      	pop	{r4, r5, r6, pc}
  406168:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  40616c:	ea46 0101 	orr.w	r1, r6, r1
  406170:	ea40 0002 	orr.w	r0, r0, r2
  406174:	ea81 0103 	eor.w	r1, r1, r3
  406178:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40617c:	bfc2      	ittt	gt
  40617e:	ebd4 050c 	rsbsgt	r5, r4, ip
  406182:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406186:	bd70      	popgt	{r4, r5, r6, pc}
  406188:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40618c:	f04f 0e00 	mov.w	lr, #0
  406190:	3c01      	subs	r4, #1
  406192:	f300 80ab 	bgt.w	4062ec <__aeabi_dmul+0x238>
  406196:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40619a:	bfde      	ittt	le
  40619c:	2000      	movle	r0, #0
  40619e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4061a2:	bd70      	pople	{r4, r5, r6, pc}
  4061a4:	f1c4 0400 	rsb	r4, r4, #0
  4061a8:	3c20      	subs	r4, #32
  4061aa:	da35      	bge.n	406218 <__aeabi_dmul+0x164>
  4061ac:	340c      	adds	r4, #12
  4061ae:	dc1b      	bgt.n	4061e8 <__aeabi_dmul+0x134>
  4061b0:	f104 0414 	add.w	r4, r4, #20
  4061b4:	f1c4 0520 	rsb	r5, r4, #32
  4061b8:	fa00 f305 	lsl.w	r3, r0, r5
  4061bc:	fa20 f004 	lsr.w	r0, r0, r4
  4061c0:	fa01 f205 	lsl.w	r2, r1, r5
  4061c4:	ea40 0002 	orr.w	r0, r0, r2
  4061c8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4061cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4061d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4061d4:	fa21 f604 	lsr.w	r6, r1, r4
  4061d8:	eb42 0106 	adc.w	r1, r2, r6
  4061dc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4061e0:	bf08      	it	eq
  4061e2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4061e6:	bd70      	pop	{r4, r5, r6, pc}
  4061e8:	f1c4 040c 	rsb	r4, r4, #12
  4061ec:	f1c4 0520 	rsb	r5, r4, #32
  4061f0:	fa00 f304 	lsl.w	r3, r0, r4
  4061f4:	fa20 f005 	lsr.w	r0, r0, r5
  4061f8:	fa01 f204 	lsl.w	r2, r1, r4
  4061fc:	ea40 0002 	orr.w	r0, r0, r2
  406200:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406204:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406208:	f141 0100 	adc.w	r1, r1, #0
  40620c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406210:	bf08      	it	eq
  406212:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406216:	bd70      	pop	{r4, r5, r6, pc}
  406218:	f1c4 0520 	rsb	r5, r4, #32
  40621c:	fa00 f205 	lsl.w	r2, r0, r5
  406220:	ea4e 0e02 	orr.w	lr, lr, r2
  406224:	fa20 f304 	lsr.w	r3, r0, r4
  406228:	fa01 f205 	lsl.w	r2, r1, r5
  40622c:	ea43 0302 	orr.w	r3, r3, r2
  406230:	fa21 f004 	lsr.w	r0, r1, r4
  406234:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406238:	fa21 f204 	lsr.w	r2, r1, r4
  40623c:	ea20 0002 	bic.w	r0, r0, r2
  406240:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  406244:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  406248:	bf08      	it	eq
  40624a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40624e:	bd70      	pop	{r4, r5, r6, pc}
  406250:	f094 0f00 	teq	r4, #0
  406254:	d10f      	bne.n	406276 <__aeabi_dmul+0x1c2>
  406256:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40625a:	0040      	lsls	r0, r0, #1
  40625c:	eb41 0101 	adc.w	r1, r1, r1
  406260:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406264:	bf08      	it	eq
  406266:	3c01      	subeq	r4, #1
  406268:	d0f7      	beq.n	40625a <__aeabi_dmul+0x1a6>
  40626a:	ea41 0106 	orr.w	r1, r1, r6
  40626e:	f095 0f00 	teq	r5, #0
  406272:	bf18      	it	ne
  406274:	4770      	bxne	lr
  406276:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40627a:	0052      	lsls	r2, r2, #1
  40627c:	eb43 0303 	adc.w	r3, r3, r3
  406280:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  406284:	bf08      	it	eq
  406286:	3d01      	subeq	r5, #1
  406288:	d0f7      	beq.n	40627a <__aeabi_dmul+0x1c6>
  40628a:	ea43 0306 	orr.w	r3, r3, r6
  40628e:	4770      	bx	lr
  406290:	ea94 0f0c 	teq	r4, ip
  406294:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406298:	bf18      	it	ne
  40629a:	ea95 0f0c 	teqne	r5, ip
  40629e:	d00c      	beq.n	4062ba <__aeabi_dmul+0x206>
  4062a0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4062a4:	bf18      	it	ne
  4062a6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4062aa:	d1d1      	bne.n	406250 <__aeabi_dmul+0x19c>
  4062ac:	ea81 0103 	eor.w	r1, r1, r3
  4062b0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4062b4:	f04f 0000 	mov.w	r0, #0
  4062b8:	bd70      	pop	{r4, r5, r6, pc}
  4062ba:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4062be:	bf06      	itte	eq
  4062c0:	4610      	moveq	r0, r2
  4062c2:	4619      	moveq	r1, r3
  4062c4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4062c8:	d019      	beq.n	4062fe <__aeabi_dmul+0x24a>
  4062ca:	ea94 0f0c 	teq	r4, ip
  4062ce:	d102      	bne.n	4062d6 <__aeabi_dmul+0x222>
  4062d0:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4062d4:	d113      	bne.n	4062fe <__aeabi_dmul+0x24a>
  4062d6:	ea95 0f0c 	teq	r5, ip
  4062da:	d105      	bne.n	4062e8 <__aeabi_dmul+0x234>
  4062dc:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4062e0:	bf1c      	itt	ne
  4062e2:	4610      	movne	r0, r2
  4062e4:	4619      	movne	r1, r3
  4062e6:	d10a      	bne.n	4062fe <__aeabi_dmul+0x24a>
  4062e8:	ea81 0103 	eor.w	r1, r1, r3
  4062ec:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4062f0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4062f4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4062f8:	f04f 0000 	mov.w	r0, #0
  4062fc:	bd70      	pop	{r4, r5, r6, pc}
  4062fe:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406302:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406306:	bd70      	pop	{r4, r5, r6, pc}

00406308 <__aeabi_ddiv>:
  406308:	b570      	push	{r4, r5, r6, lr}
  40630a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40630e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406312:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406316:	bf1d      	ittte	ne
  406318:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40631c:	ea94 0f0c 	teqne	r4, ip
  406320:	ea95 0f0c 	teqne	r5, ip
  406324:	f000 f8a7 	bleq	406476 <__aeabi_ddiv+0x16e>
  406328:	eba4 0405 	sub.w	r4, r4, r5
  40632c:	ea81 0e03 	eor.w	lr, r1, r3
  406330:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406334:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406338:	f000 8088 	beq.w	40644c <__aeabi_ddiv+0x144>
  40633c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406340:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  406344:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406348:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40634c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406350:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406354:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406358:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40635c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406360:	429d      	cmp	r5, r3
  406362:	bf08      	it	eq
  406364:	4296      	cmpeq	r6, r2
  406366:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40636a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40636e:	d202      	bcs.n	406376 <__aeabi_ddiv+0x6e>
  406370:	085b      	lsrs	r3, r3, #1
  406372:	ea4f 0232 	mov.w	r2, r2, rrx
  406376:	1ab6      	subs	r6, r6, r2
  406378:	eb65 0503 	sbc.w	r5, r5, r3
  40637c:	085b      	lsrs	r3, r3, #1
  40637e:	ea4f 0232 	mov.w	r2, r2, rrx
  406382:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406386:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40638a:	ebb6 0e02 	subs.w	lr, r6, r2
  40638e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406392:	bf22      	ittt	cs
  406394:	1ab6      	subcs	r6, r6, r2
  406396:	4675      	movcs	r5, lr
  406398:	ea40 000c 	orrcs.w	r0, r0, ip
  40639c:	085b      	lsrs	r3, r3, #1
  40639e:	ea4f 0232 	mov.w	r2, r2, rrx
  4063a2:	ebb6 0e02 	subs.w	lr, r6, r2
  4063a6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4063aa:	bf22      	ittt	cs
  4063ac:	1ab6      	subcs	r6, r6, r2
  4063ae:	4675      	movcs	r5, lr
  4063b0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4063b4:	085b      	lsrs	r3, r3, #1
  4063b6:	ea4f 0232 	mov.w	r2, r2, rrx
  4063ba:	ebb6 0e02 	subs.w	lr, r6, r2
  4063be:	eb75 0e03 	sbcs.w	lr, r5, r3
  4063c2:	bf22      	ittt	cs
  4063c4:	1ab6      	subcs	r6, r6, r2
  4063c6:	4675      	movcs	r5, lr
  4063c8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4063cc:	085b      	lsrs	r3, r3, #1
  4063ce:	ea4f 0232 	mov.w	r2, r2, rrx
  4063d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4063d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4063da:	bf22      	ittt	cs
  4063dc:	1ab6      	subcs	r6, r6, r2
  4063de:	4675      	movcs	r5, lr
  4063e0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4063e4:	ea55 0e06 	orrs.w	lr, r5, r6
  4063e8:	d018      	beq.n	40641c <__aeabi_ddiv+0x114>
  4063ea:	ea4f 1505 	mov.w	r5, r5, lsl #4
  4063ee:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4063f2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4063f6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4063fa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4063fe:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406402:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406406:	d1c0      	bne.n	40638a <__aeabi_ddiv+0x82>
  406408:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40640c:	d10b      	bne.n	406426 <__aeabi_ddiv+0x11e>
  40640e:	ea41 0100 	orr.w	r1, r1, r0
  406412:	f04f 0000 	mov.w	r0, #0
  406416:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40641a:	e7b6      	b.n	40638a <__aeabi_ddiv+0x82>
  40641c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406420:	bf04      	itt	eq
  406422:	4301      	orreq	r1, r0
  406424:	2000      	moveq	r0, #0
  406426:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40642a:	bf88      	it	hi
  40642c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406430:	f63f aeaf 	bhi.w	406192 <__aeabi_dmul+0xde>
  406434:	ebb5 0c03 	subs.w	ip, r5, r3
  406438:	bf04      	itt	eq
  40643a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40643e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406442:	f150 0000 	adcs.w	r0, r0, #0
  406446:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40644a:	bd70      	pop	{r4, r5, r6, pc}
  40644c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406450:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406454:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406458:	bfc2      	ittt	gt
  40645a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40645e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406462:	bd70      	popgt	{r4, r5, r6, pc}
  406464:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406468:	f04f 0e00 	mov.w	lr, #0
  40646c:	3c01      	subs	r4, #1
  40646e:	e690      	b.n	406192 <__aeabi_dmul+0xde>
  406470:	ea45 0e06 	orr.w	lr, r5, r6
  406474:	e68d      	b.n	406192 <__aeabi_dmul+0xde>
  406476:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40647a:	ea94 0f0c 	teq	r4, ip
  40647e:	bf08      	it	eq
  406480:	ea95 0f0c 	teqeq	r5, ip
  406484:	f43f af3b 	beq.w	4062fe <__aeabi_dmul+0x24a>
  406488:	ea94 0f0c 	teq	r4, ip
  40648c:	d10a      	bne.n	4064a4 <__aeabi_ddiv+0x19c>
  40648e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406492:	f47f af34 	bne.w	4062fe <__aeabi_dmul+0x24a>
  406496:	ea95 0f0c 	teq	r5, ip
  40649a:	f47f af25 	bne.w	4062e8 <__aeabi_dmul+0x234>
  40649e:	4610      	mov	r0, r2
  4064a0:	4619      	mov	r1, r3
  4064a2:	e72c      	b.n	4062fe <__aeabi_dmul+0x24a>
  4064a4:	ea95 0f0c 	teq	r5, ip
  4064a8:	d106      	bne.n	4064b8 <__aeabi_ddiv+0x1b0>
  4064aa:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4064ae:	f43f aefd 	beq.w	4062ac <__aeabi_dmul+0x1f8>
  4064b2:	4610      	mov	r0, r2
  4064b4:	4619      	mov	r1, r3
  4064b6:	e722      	b.n	4062fe <__aeabi_dmul+0x24a>
  4064b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4064bc:	bf18      	it	ne
  4064be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4064c2:	f47f aec5 	bne.w	406250 <__aeabi_dmul+0x19c>
  4064c6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4064ca:	f47f af0d 	bne.w	4062e8 <__aeabi_dmul+0x234>
  4064ce:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4064d2:	f47f aeeb 	bne.w	4062ac <__aeabi_dmul+0x1f8>
  4064d6:	e712      	b.n	4062fe <__aeabi_dmul+0x24a>

004064d8 <__gedf2>:
  4064d8:	f04f 3cff 	mov.w	ip, #4294967295
  4064dc:	e006      	b.n	4064ec <__cmpdf2+0x4>
  4064de:	bf00      	nop

004064e0 <__ledf2>:
  4064e0:	f04f 0c01 	mov.w	ip, #1
  4064e4:	e002      	b.n	4064ec <__cmpdf2+0x4>
  4064e6:	bf00      	nop

004064e8 <__cmpdf2>:
  4064e8:	f04f 0c01 	mov.w	ip, #1
  4064ec:	f84d cd04 	str.w	ip, [sp, #-4]!
  4064f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4064f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4064f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4064fc:	bf18      	it	ne
  4064fe:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406502:	d01b      	beq.n	40653c <__cmpdf2+0x54>
  406504:	b001      	add	sp, #4
  406506:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40650a:	bf0c      	ite	eq
  40650c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406510:	ea91 0f03 	teqne	r1, r3
  406514:	bf02      	ittt	eq
  406516:	ea90 0f02 	teqeq	r0, r2
  40651a:	2000      	moveq	r0, #0
  40651c:	4770      	bxeq	lr
  40651e:	f110 0f00 	cmn.w	r0, #0
  406522:	ea91 0f03 	teq	r1, r3
  406526:	bf58      	it	pl
  406528:	4299      	cmppl	r1, r3
  40652a:	bf08      	it	eq
  40652c:	4290      	cmpeq	r0, r2
  40652e:	bf2c      	ite	cs
  406530:	17d8      	asrcs	r0, r3, #31
  406532:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406536:	f040 0001 	orr.w	r0, r0, #1
  40653a:	4770      	bx	lr
  40653c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406540:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406544:	d102      	bne.n	40654c <__cmpdf2+0x64>
  406546:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40654a:	d107      	bne.n	40655c <__cmpdf2+0x74>
  40654c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406550:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406554:	d1d6      	bne.n	406504 <__cmpdf2+0x1c>
  406556:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40655a:	d0d3      	beq.n	406504 <__cmpdf2+0x1c>
  40655c:	f85d 0b04 	ldr.w	r0, [sp], #4
  406560:	4770      	bx	lr
  406562:	bf00      	nop

00406564 <__aeabi_cdrcmple>:
  406564:	4684      	mov	ip, r0
  406566:	4610      	mov	r0, r2
  406568:	4662      	mov	r2, ip
  40656a:	468c      	mov	ip, r1
  40656c:	4619      	mov	r1, r3
  40656e:	4663      	mov	r3, ip
  406570:	e000      	b.n	406574 <__aeabi_cdcmpeq>
  406572:	bf00      	nop

00406574 <__aeabi_cdcmpeq>:
  406574:	b501      	push	{r0, lr}
  406576:	f7ff ffb7 	bl	4064e8 <__cmpdf2>
  40657a:	2800      	cmp	r0, #0
  40657c:	bf48      	it	mi
  40657e:	f110 0f00 	cmnmi.w	r0, #0
  406582:	bd01      	pop	{r0, pc}

00406584 <__aeabi_dcmpeq>:
  406584:	f84d ed08 	str.w	lr, [sp, #-8]!
  406588:	f7ff fff4 	bl	406574 <__aeabi_cdcmpeq>
  40658c:	bf0c      	ite	eq
  40658e:	2001      	moveq	r0, #1
  406590:	2000      	movne	r0, #0
  406592:	f85d fb08 	ldr.w	pc, [sp], #8
  406596:	bf00      	nop

00406598 <__aeabi_dcmplt>:
  406598:	f84d ed08 	str.w	lr, [sp, #-8]!
  40659c:	f7ff ffea 	bl	406574 <__aeabi_cdcmpeq>
  4065a0:	bf34      	ite	cc
  4065a2:	2001      	movcc	r0, #1
  4065a4:	2000      	movcs	r0, #0
  4065a6:	f85d fb08 	ldr.w	pc, [sp], #8
  4065aa:	bf00      	nop

004065ac <__aeabi_dcmple>:
  4065ac:	f84d ed08 	str.w	lr, [sp, #-8]!
  4065b0:	f7ff ffe0 	bl	406574 <__aeabi_cdcmpeq>
  4065b4:	bf94      	ite	ls
  4065b6:	2001      	movls	r0, #1
  4065b8:	2000      	movhi	r0, #0
  4065ba:	f85d fb08 	ldr.w	pc, [sp], #8
  4065be:	bf00      	nop

004065c0 <__aeabi_dcmpge>:
  4065c0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4065c4:	f7ff ffce 	bl	406564 <__aeabi_cdrcmple>
  4065c8:	bf94      	ite	ls
  4065ca:	2001      	movls	r0, #1
  4065cc:	2000      	movhi	r0, #0
  4065ce:	f85d fb08 	ldr.w	pc, [sp], #8
  4065d2:	bf00      	nop

004065d4 <__aeabi_dcmpgt>:
  4065d4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4065d8:	f7ff ffc4 	bl	406564 <__aeabi_cdrcmple>
  4065dc:	bf34      	ite	cc
  4065de:	2001      	movcc	r0, #1
  4065e0:	2000      	movcs	r0, #0
  4065e2:	f85d fb08 	ldr.w	pc, [sp], #8
  4065e6:	bf00      	nop

004065e8 <__aeabi_dcmpun>:
  4065e8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4065ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4065f0:	d102      	bne.n	4065f8 <__aeabi_dcmpun+0x10>
  4065f2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4065f6:	d10a      	bne.n	40660e <__aeabi_dcmpun+0x26>
  4065f8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4065fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406600:	d102      	bne.n	406608 <__aeabi_dcmpun+0x20>
  406602:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406606:	d102      	bne.n	40660e <__aeabi_dcmpun+0x26>
  406608:	f04f 0000 	mov.w	r0, #0
  40660c:	4770      	bx	lr
  40660e:	f04f 0001 	mov.w	r0, #1
  406612:	4770      	bx	lr

00406614 <__aeabi_d2iz>:
  406614:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406618:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40661c:	d215      	bcs.n	40664a <__aeabi_d2iz+0x36>
  40661e:	d511      	bpl.n	406644 <__aeabi_d2iz+0x30>
  406620:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406624:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406628:	d912      	bls.n	406650 <__aeabi_d2iz+0x3c>
  40662a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40662e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406632:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406636:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40663a:	fa23 f002 	lsr.w	r0, r3, r2
  40663e:	bf18      	it	ne
  406640:	4240      	negne	r0, r0
  406642:	4770      	bx	lr
  406644:	f04f 0000 	mov.w	r0, #0
  406648:	4770      	bx	lr
  40664a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40664e:	d105      	bne.n	40665c <__aeabi_d2iz+0x48>
  406650:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406654:	bf08      	it	eq
  406656:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40665a:	4770      	bx	lr
  40665c:	f04f 0000 	mov.w	r0, #0
  406660:	4770      	bx	lr
  406662:	bf00      	nop

00406664 <__aeabi_uldivmod>:
  406664:	b953      	cbnz	r3, 40667c <__aeabi_uldivmod+0x18>
  406666:	b94a      	cbnz	r2, 40667c <__aeabi_uldivmod+0x18>
  406668:	2900      	cmp	r1, #0
  40666a:	bf08      	it	eq
  40666c:	2800      	cmpeq	r0, #0
  40666e:	bf1c      	itt	ne
  406670:	f04f 31ff 	movne.w	r1, #4294967295
  406674:	f04f 30ff 	movne.w	r0, #4294967295
  406678:	f000 b97a 	b.w	406970 <__aeabi_idiv0>
  40667c:	f1ad 0c08 	sub.w	ip, sp, #8
  406680:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406684:	f000 f806 	bl	406694 <__udivmoddi4>
  406688:	f8dd e004 	ldr.w	lr, [sp, #4]
  40668c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406690:	b004      	add	sp, #16
  406692:	4770      	bx	lr

00406694 <__udivmoddi4>:
  406694:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406698:	468c      	mov	ip, r1
  40669a:	460d      	mov	r5, r1
  40669c:	4604      	mov	r4, r0
  40669e:	9e08      	ldr	r6, [sp, #32]
  4066a0:	2b00      	cmp	r3, #0
  4066a2:	d151      	bne.n	406748 <__udivmoddi4+0xb4>
  4066a4:	428a      	cmp	r2, r1
  4066a6:	4617      	mov	r7, r2
  4066a8:	d96d      	bls.n	406786 <__udivmoddi4+0xf2>
  4066aa:	fab2 fe82 	clz	lr, r2
  4066ae:	f1be 0f00 	cmp.w	lr, #0
  4066b2:	d00b      	beq.n	4066cc <__udivmoddi4+0x38>
  4066b4:	f1ce 0c20 	rsb	ip, lr, #32
  4066b8:	fa01 f50e 	lsl.w	r5, r1, lr
  4066bc:	fa20 fc0c 	lsr.w	ip, r0, ip
  4066c0:	fa02 f70e 	lsl.w	r7, r2, lr
  4066c4:	ea4c 0c05 	orr.w	ip, ip, r5
  4066c8:	fa00 f40e 	lsl.w	r4, r0, lr
  4066cc:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4066d0:	0c25      	lsrs	r5, r4, #16
  4066d2:	fbbc f8fa 	udiv	r8, ip, sl
  4066d6:	fa1f f987 	uxth.w	r9, r7
  4066da:	fb0a cc18 	mls	ip, sl, r8, ip
  4066de:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4066e2:	fb08 f309 	mul.w	r3, r8, r9
  4066e6:	42ab      	cmp	r3, r5
  4066e8:	d90a      	bls.n	406700 <__udivmoddi4+0x6c>
  4066ea:	19ed      	adds	r5, r5, r7
  4066ec:	f108 32ff 	add.w	r2, r8, #4294967295
  4066f0:	f080 8123 	bcs.w	40693a <__udivmoddi4+0x2a6>
  4066f4:	42ab      	cmp	r3, r5
  4066f6:	f240 8120 	bls.w	40693a <__udivmoddi4+0x2a6>
  4066fa:	f1a8 0802 	sub.w	r8, r8, #2
  4066fe:	443d      	add	r5, r7
  406700:	1aed      	subs	r5, r5, r3
  406702:	b2a4      	uxth	r4, r4
  406704:	fbb5 f0fa 	udiv	r0, r5, sl
  406708:	fb0a 5510 	mls	r5, sl, r0, r5
  40670c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  406710:	fb00 f909 	mul.w	r9, r0, r9
  406714:	45a1      	cmp	r9, r4
  406716:	d909      	bls.n	40672c <__udivmoddi4+0x98>
  406718:	19e4      	adds	r4, r4, r7
  40671a:	f100 33ff 	add.w	r3, r0, #4294967295
  40671e:	f080 810a 	bcs.w	406936 <__udivmoddi4+0x2a2>
  406722:	45a1      	cmp	r9, r4
  406724:	f240 8107 	bls.w	406936 <__udivmoddi4+0x2a2>
  406728:	3802      	subs	r0, #2
  40672a:	443c      	add	r4, r7
  40672c:	eba4 0409 	sub.w	r4, r4, r9
  406730:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  406734:	2100      	movs	r1, #0
  406736:	2e00      	cmp	r6, #0
  406738:	d061      	beq.n	4067fe <__udivmoddi4+0x16a>
  40673a:	fa24 f40e 	lsr.w	r4, r4, lr
  40673e:	2300      	movs	r3, #0
  406740:	6034      	str	r4, [r6, #0]
  406742:	6073      	str	r3, [r6, #4]
  406744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406748:	428b      	cmp	r3, r1
  40674a:	d907      	bls.n	40675c <__udivmoddi4+0xc8>
  40674c:	2e00      	cmp	r6, #0
  40674e:	d054      	beq.n	4067fa <__udivmoddi4+0x166>
  406750:	2100      	movs	r1, #0
  406752:	e886 0021 	stmia.w	r6, {r0, r5}
  406756:	4608      	mov	r0, r1
  406758:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40675c:	fab3 f183 	clz	r1, r3
  406760:	2900      	cmp	r1, #0
  406762:	f040 808e 	bne.w	406882 <__udivmoddi4+0x1ee>
  406766:	42ab      	cmp	r3, r5
  406768:	d302      	bcc.n	406770 <__udivmoddi4+0xdc>
  40676a:	4282      	cmp	r2, r0
  40676c:	f200 80fa 	bhi.w	406964 <__udivmoddi4+0x2d0>
  406770:	1a84      	subs	r4, r0, r2
  406772:	eb65 0503 	sbc.w	r5, r5, r3
  406776:	2001      	movs	r0, #1
  406778:	46ac      	mov	ip, r5
  40677a:	2e00      	cmp	r6, #0
  40677c:	d03f      	beq.n	4067fe <__udivmoddi4+0x16a>
  40677e:	e886 1010 	stmia.w	r6, {r4, ip}
  406782:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406786:	b912      	cbnz	r2, 40678e <__udivmoddi4+0xfa>
  406788:	2701      	movs	r7, #1
  40678a:	fbb7 f7f2 	udiv	r7, r7, r2
  40678e:	fab7 fe87 	clz	lr, r7
  406792:	f1be 0f00 	cmp.w	lr, #0
  406796:	d134      	bne.n	406802 <__udivmoddi4+0x16e>
  406798:	1beb      	subs	r3, r5, r7
  40679a:	0c3a      	lsrs	r2, r7, #16
  40679c:	fa1f fc87 	uxth.w	ip, r7
  4067a0:	2101      	movs	r1, #1
  4067a2:	fbb3 f8f2 	udiv	r8, r3, r2
  4067a6:	0c25      	lsrs	r5, r4, #16
  4067a8:	fb02 3318 	mls	r3, r2, r8, r3
  4067ac:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4067b0:	fb0c f308 	mul.w	r3, ip, r8
  4067b4:	42ab      	cmp	r3, r5
  4067b6:	d907      	bls.n	4067c8 <__udivmoddi4+0x134>
  4067b8:	19ed      	adds	r5, r5, r7
  4067ba:	f108 30ff 	add.w	r0, r8, #4294967295
  4067be:	d202      	bcs.n	4067c6 <__udivmoddi4+0x132>
  4067c0:	42ab      	cmp	r3, r5
  4067c2:	f200 80d1 	bhi.w	406968 <__udivmoddi4+0x2d4>
  4067c6:	4680      	mov	r8, r0
  4067c8:	1aed      	subs	r5, r5, r3
  4067ca:	b2a3      	uxth	r3, r4
  4067cc:	fbb5 f0f2 	udiv	r0, r5, r2
  4067d0:	fb02 5510 	mls	r5, r2, r0, r5
  4067d4:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4067d8:	fb0c fc00 	mul.w	ip, ip, r0
  4067dc:	45a4      	cmp	ip, r4
  4067de:	d907      	bls.n	4067f0 <__udivmoddi4+0x15c>
  4067e0:	19e4      	adds	r4, r4, r7
  4067e2:	f100 33ff 	add.w	r3, r0, #4294967295
  4067e6:	d202      	bcs.n	4067ee <__udivmoddi4+0x15a>
  4067e8:	45a4      	cmp	ip, r4
  4067ea:	f200 80b8 	bhi.w	40695e <__udivmoddi4+0x2ca>
  4067ee:	4618      	mov	r0, r3
  4067f0:	eba4 040c 	sub.w	r4, r4, ip
  4067f4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4067f8:	e79d      	b.n	406736 <__udivmoddi4+0xa2>
  4067fa:	4631      	mov	r1, r6
  4067fc:	4630      	mov	r0, r6
  4067fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406802:	f1ce 0420 	rsb	r4, lr, #32
  406806:	fa05 f30e 	lsl.w	r3, r5, lr
  40680a:	fa07 f70e 	lsl.w	r7, r7, lr
  40680e:	fa20 f804 	lsr.w	r8, r0, r4
  406812:	0c3a      	lsrs	r2, r7, #16
  406814:	fa25 f404 	lsr.w	r4, r5, r4
  406818:	ea48 0803 	orr.w	r8, r8, r3
  40681c:	fbb4 f1f2 	udiv	r1, r4, r2
  406820:	ea4f 4518 	mov.w	r5, r8, lsr #16
  406824:	fb02 4411 	mls	r4, r2, r1, r4
  406828:	fa1f fc87 	uxth.w	ip, r7
  40682c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  406830:	fb01 f30c 	mul.w	r3, r1, ip
  406834:	42ab      	cmp	r3, r5
  406836:	fa00 f40e 	lsl.w	r4, r0, lr
  40683a:	d909      	bls.n	406850 <__udivmoddi4+0x1bc>
  40683c:	19ed      	adds	r5, r5, r7
  40683e:	f101 30ff 	add.w	r0, r1, #4294967295
  406842:	f080 808a 	bcs.w	40695a <__udivmoddi4+0x2c6>
  406846:	42ab      	cmp	r3, r5
  406848:	f240 8087 	bls.w	40695a <__udivmoddi4+0x2c6>
  40684c:	3902      	subs	r1, #2
  40684e:	443d      	add	r5, r7
  406850:	1aeb      	subs	r3, r5, r3
  406852:	fa1f f588 	uxth.w	r5, r8
  406856:	fbb3 f0f2 	udiv	r0, r3, r2
  40685a:	fb02 3310 	mls	r3, r2, r0, r3
  40685e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406862:	fb00 f30c 	mul.w	r3, r0, ip
  406866:	42ab      	cmp	r3, r5
  406868:	d907      	bls.n	40687a <__udivmoddi4+0x1e6>
  40686a:	19ed      	adds	r5, r5, r7
  40686c:	f100 38ff 	add.w	r8, r0, #4294967295
  406870:	d26f      	bcs.n	406952 <__udivmoddi4+0x2be>
  406872:	42ab      	cmp	r3, r5
  406874:	d96d      	bls.n	406952 <__udivmoddi4+0x2be>
  406876:	3802      	subs	r0, #2
  406878:	443d      	add	r5, r7
  40687a:	1aeb      	subs	r3, r5, r3
  40687c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406880:	e78f      	b.n	4067a2 <__udivmoddi4+0x10e>
  406882:	f1c1 0720 	rsb	r7, r1, #32
  406886:	fa22 f807 	lsr.w	r8, r2, r7
  40688a:	408b      	lsls	r3, r1
  40688c:	fa05 f401 	lsl.w	r4, r5, r1
  406890:	ea48 0303 	orr.w	r3, r8, r3
  406894:	fa20 fe07 	lsr.w	lr, r0, r7
  406898:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40689c:	40fd      	lsrs	r5, r7
  40689e:	ea4e 0e04 	orr.w	lr, lr, r4
  4068a2:	fbb5 f9fc 	udiv	r9, r5, ip
  4068a6:	ea4f 441e 	mov.w	r4, lr, lsr #16
  4068aa:	fb0c 5519 	mls	r5, ip, r9, r5
  4068ae:	fa1f f883 	uxth.w	r8, r3
  4068b2:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  4068b6:	fb09 f408 	mul.w	r4, r9, r8
  4068ba:	42ac      	cmp	r4, r5
  4068bc:	fa02 f201 	lsl.w	r2, r2, r1
  4068c0:	fa00 fa01 	lsl.w	sl, r0, r1
  4068c4:	d908      	bls.n	4068d8 <__udivmoddi4+0x244>
  4068c6:	18ed      	adds	r5, r5, r3
  4068c8:	f109 30ff 	add.w	r0, r9, #4294967295
  4068cc:	d243      	bcs.n	406956 <__udivmoddi4+0x2c2>
  4068ce:	42ac      	cmp	r4, r5
  4068d0:	d941      	bls.n	406956 <__udivmoddi4+0x2c2>
  4068d2:	f1a9 0902 	sub.w	r9, r9, #2
  4068d6:	441d      	add	r5, r3
  4068d8:	1b2d      	subs	r5, r5, r4
  4068da:	fa1f fe8e 	uxth.w	lr, lr
  4068de:	fbb5 f0fc 	udiv	r0, r5, ip
  4068e2:	fb0c 5510 	mls	r5, ip, r0, r5
  4068e6:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4068ea:	fb00 f808 	mul.w	r8, r0, r8
  4068ee:	45a0      	cmp	r8, r4
  4068f0:	d907      	bls.n	406902 <__udivmoddi4+0x26e>
  4068f2:	18e4      	adds	r4, r4, r3
  4068f4:	f100 35ff 	add.w	r5, r0, #4294967295
  4068f8:	d229      	bcs.n	40694e <__udivmoddi4+0x2ba>
  4068fa:	45a0      	cmp	r8, r4
  4068fc:	d927      	bls.n	40694e <__udivmoddi4+0x2ba>
  4068fe:	3802      	subs	r0, #2
  406900:	441c      	add	r4, r3
  406902:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  406906:	eba4 0408 	sub.w	r4, r4, r8
  40690a:	fba0 8902 	umull	r8, r9, r0, r2
  40690e:	454c      	cmp	r4, r9
  406910:	46c6      	mov	lr, r8
  406912:	464d      	mov	r5, r9
  406914:	d315      	bcc.n	406942 <__udivmoddi4+0x2ae>
  406916:	d012      	beq.n	40693e <__udivmoddi4+0x2aa>
  406918:	b156      	cbz	r6, 406930 <__udivmoddi4+0x29c>
  40691a:	ebba 030e 	subs.w	r3, sl, lr
  40691e:	eb64 0405 	sbc.w	r4, r4, r5
  406922:	fa04 f707 	lsl.w	r7, r4, r7
  406926:	40cb      	lsrs	r3, r1
  406928:	431f      	orrs	r7, r3
  40692a:	40cc      	lsrs	r4, r1
  40692c:	6037      	str	r7, [r6, #0]
  40692e:	6074      	str	r4, [r6, #4]
  406930:	2100      	movs	r1, #0
  406932:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406936:	4618      	mov	r0, r3
  406938:	e6f8      	b.n	40672c <__udivmoddi4+0x98>
  40693a:	4690      	mov	r8, r2
  40693c:	e6e0      	b.n	406700 <__udivmoddi4+0x6c>
  40693e:	45c2      	cmp	sl, r8
  406940:	d2ea      	bcs.n	406918 <__udivmoddi4+0x284>
  406942:	ebb8 0e02 	subs.w	lr, r8, r2
  406946:	eb69 0503 	sbc.w	r5, r9, r3
  40694a:	3801      	subs	r0, #1
  40694c:	e7e4      	b.n	406918 <__udivmoddi4+0x284>
  40694e:	4628      	mov	r0, r5
  406950:	e7d7      	b.n	406902 <__udivmoddi4+0x26e>
  406952:	4640      	mov	r0, r8
  406954:	e791      	b.n	40687a <__udivmoddi4+0x1e6>
  406956:	4681      	mov	r9, r0
  406958:	e7be      	b.n	4068d8 <__udivmoddi4+0x244>
  40695a:	4601      	mov	r1, r0
  40695c:	e778      	b.n	406850 <__udivmoddi4+0x1bc>
  40695e:	3802      	subs	r0, #2
  406960:	443c      	add	r4, r7
  406962:	e745      	b.n	4067f0 <__udivmoddi4+0x15c>
  406964:	4608      	mov	r0, r1
  406966:	e708      	b.n	40677a <__udivmoddi4+0xe6>
  406968:	f1a8 0802 	sub.w	r8, r8, #2
  40696c:	443d      	add	r5, r7
  40696e:	e72b      	b.n	4067c8 <__udivmoddi4+0x134>

00406970 <__aeabi_idiv0>:
  406970:	4770      	bx	lr
  406972:	bf00      	nop

00406974 <OV2640_JPEG>:
  406974:	14e0 77e1 1fe5 03d7 10da 00e0 01ff 0804     ...w............
  406984:	ffff 0000                                   ....

00406988 <OV2640_JPEG_1024x768>:
  406988:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  406998:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  4069a8:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  4069b8:	c8c0 96c1 008c 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  4069c8:	0054 8855 005a c05b 015c 02d3 ffff 0000     T.U.Z.[.\.......

004069d8 <OV2640_JPEG_1280x1024>:
  4069d8:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  4069e8:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  4069f8:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  406a08:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  406a18:	0054 8855 0057 405a f05b 015c 02d3 00e0     T.U.W.Z@[.\.....
  406a28:	ffff 0000                                   ....

00406a2c <OV2640_JPEG_1600x1200>:
  406a2c:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  406a3c:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  406a4c:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  406a5c:	04e0 c8c0 96c1 3d86 0050 9051 2c52 0053     .......=P.Q.R,S.
  406a6c:	0054 8855 0057 905a 2c5b 055c 02d3 00e0     T.U.W.Z.[,\.....
  406a7c:	ffff 0000                                   ....

00406a80 <OV2640_JPEG_320x240>:
  406a80:	01ff 4012 1117 4318 0019 4b1a 0932 ca4f     ...@...C...K2.O.
  406a90:	a850 235a 006d 1239 da35 1a22 c337 0023     P.Z#m.9.5.".7.#.
  406aa0:	c034 1a36 8806 c007 870d 410e 004c 00ff     4.6........AL...
  406ab0:	04e0 64c0 4bc1 3586 8950 c851 9652 0053     ...d.K.5P.Q.R.S.
  406ac0:	0054 0055 0057 505a 3c5b 005c 00e0 ffff     T.U.W.ZP[<\.....

00406ad0 <OV2640_JPEG_640x480>:
  406ad0:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  406ae0:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  406af0:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  406b00:	04e0 c8c0 96c1 3d86 8950 9051 2c52 0053     .......=P.Q.R,S.
  406b10:	0054 8855 0057 a05a 785b 005c 04d3 00e0     T.U.W.Z.[x\.....
  406b20:	ffff 0000                                   ....

00406b24 <OV2640_JPEG_800x600>:
  406b24:	01ff 0111 0012 1117 7518 3632 0119 971a     .........u26....
  406b34:	0f03 4037 bb4f 9c50 575a 806d 343d 0239     ..7@O.P.ZWm.=49.
  406b44:	8835 0a22 4037 a034 0206 b70d 010e 00ff     5.".7@4.........
  406b54:	04e0 c8c0 96c1 3586 8950 9051 2c52 0053     .......5P.Q.R,S.
  406b64:	0054 8855 0057 c85a 965b 005c 02d3 00e0     T.U.W.Z.[.\.....
  406b74:	ffff 0000                                   ....

00406b78 <OV2640_JPEG_INIT>:
  406b78:	00ff ff2c df2e 01ff 323c 0111 0209 2804     ..,.....<2.....(
  406b88:	e513 4814 0c2c 7833 333a fb3b 003e 1143     ...H,.3x:3;.>.C.
  406b98:	1016 9239 da35 1a22 c337 0023 c034 1a36     ..9.5.".7.#.4.6.
  406ba8:	8806 c007 870d 410e 004c 0048 005b 0342     .......AL.H.[.B.
  406bb8:	814a 9921 4024 3825 8226 005c 0063 7061     J.!.$@%8&.\.c.ap
  406bc8:	8062 057c 8020 3028 006c 806d 006e 0270     b.|. .(0l.m.n.p.
  406bd8:	9471 c173 4012 1117 4318 0019 4b1a 0932     q.s..@...C...K2.
  406be8:	c037 604f a850 006d 383d 3f46 604f 3c0c     7.O`P.m.=8F?O`.<
  406bf8:	00ff 7fe5 c0f9 2441 14e0 ff76 a033 2042     ......A$..v.3.B 
  406c08:	1843 004c d587 3f88 03d7 10d9 82d3 08c8     C.L....?........
  406c18:	80c9 007c 007d 037c 487d 487d 087c 207d     ..|.}.|.}H}H|.} 
  406c28:	107d 0e7d 0090 0e91 1a91 3191 5a91 6991     }.}........1.Z.i
  406c38:	7591 7e91 8891 8f91 9691 a391 af91 c491     .u.~............
  406c48:	d791 e891 2091 0092 0693 e393 0593 0593     ..... ..........
  406c58:	0093 0493 0093 0093 0093 0093 0093 0093     ................
  406c68:	0093 0096 0897 1997 0297 0c97 2497 3097     .............$.0
  406c78:	2897 2697 0297 9897 8097 0097 0097 edc3     .(.&............
  406c88:	00a4 00a8 11c5 51c6 80bf 10c7 66b6 a5b8     .......Q.....f..
  406c98:	64b7 7cb9 afb3 97b4 ffb5 c5b0 94b1 0fb2     .d.|............
  406ca8:	5cc4 64c0 4bc1 008c 3d86 0050 c851 9652     .\.d.K...=P.Q.R.
  406cb8:	0053 0054 0055 c85a 965b 005c 00d3 edc3     S.T.U.Z.[.\.....
  406cc8:	007f 00da 1fe5 67e1 00e0 7fdd 0005 4012     .......g.......@
  406cd8:	04d3 16c0 12c1 008c 3d86 0050 2c51 2452     .........=P.Q,R$
  406ce8:	0053 0054 0055 2c5a 245b 005c ffff 0000     S.T.U.Z,[$\.....

00406cf8 <OV2640_QQVGA_RGB888>:
  406cf8:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  406d08:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  406d18:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  406d28:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  406d38:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  406d48:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  406d58:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  406d68:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  406d78:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  406d88:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  406d98:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  406da8:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  406db8:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  406dc8:	605d 6eac ffbe 00bf 2831 3c32 3f82 0112     ]`.n....1(2<.?..
  406dd8:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  406de8:	0228 ffff                                   (...

00406dec <OV2640_QQVGA_YUV422>:
  406dec:	000e 8012 0013 0111 0012 10d5 540c 340d     .............T.4
  406dfc:	0116 2517 a018 0319 f01a 891b 0322 1829     ...%........".).
  406e0c:	f82b 012c a031 f032 c433 b43a 3f36 6004     +.,.1.2.3.:.6?.`
  406e1c:	8027 0f3d 803e 403f 7f40 6a41 2942 e544     '.=.>.?@@.AjB)D.
  406e2c:	4145 0247 6449 a14a 704b 1a4c 504d 134e     EAG.IdJ.KpL.MPN.
  406e3c:	0064 8867 1a68 3814 3c24 3025 7226 9750     d.g.h..8$<%0&rP.
  406e4c:	7e51 0052 0053 0020 2321 1438 00e9 5556     Q~R.S. .!#8...VU
  406e5c:	ff57 ff58 ff59 045f 00ec ff13 7f80 3f81     W.X.Y._........?
  406e6c:	3282 0183 1138 7084 0085 0386 0187 0588     .2..8..p........
  406e7c:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  406e8c:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  406e9c:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  406eac:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  406ebc:	885c 605d 6eac ffbe 00bf 2831 3c32 0034     \.]`.n....1(2<4.
  406ecc:	3f82 0012 3f36 0053 0033 891b 0322 0228     .?..6?S.3...".(.
  406edc:	00d9 ffff                                   ....

00406ee0 <OV2640_QVGA_RGB888>:
  406ee0:	000e 8012 0013 0111 0012 10d5 120c 340d     ...............4
  406ef0:	2517 a018 0319 f01a 891b 0322 1829 f82b     .%........".).+.
  406f00:	012c a031 f032 c433 b43a 3f36 6004 8027     ,.1.2.3.:.6?.`'.
  406f10:	0f3d 803e 403f 7f40 6a41 2942 e544 4145     =.>.?@@.AjB)D.EA
  406f20:	0247 6449 a14a 704b 1a4c 504d 134e 0064     G.IdJ.KpL.MPN.d.
  406f30:	8867 1a68 3814 3c24 3025 7226 9750 7e51     g.h..8$<%0&rP.Q~
  406f40:	0052 0053 0020 2321 1438 00e9 5556 ff57     R.S. .!#8...VUW.
  406f50:	ff58 ff59 045f 00ec ff13 7f80 3f81 3282     X.Y._........?.2
  406f60:	0183 1138 7084 0085 0386 0187 0588 3089     ..8..p.........0
  406f70:	308d 858f 3093 8595 3099 859b 089c 129d     .0...0...0......
  406f80:	239e 459f 55a0 64a1 72a2 7fa3 8ba4 95a5     .#.E.U.d.r......
  406f90:	a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce 6ecf     .............x.n
  406fa0:	0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b 885c     ..........Z$[.\.
  406fb0:	605d 6eac ffbe 00bf 5031 7832 3f82 0112     ]`.n....1P2x.?..
  406fc0:	2f36 0483 0053 f433 8a1b 0322 0084 0084     6/..S.3...".....
  406fd0:	0228 ffff                                   (...

00406fd4 <OV2640_QVGA_YUV422_10FPS>:
  406fd4:	000e 8012 05fe 0013 0511 0012 10d5 d40c     ................
  406fe4:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  406ff4:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  407004:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  407014:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  407024:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  407034:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  407044:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  407054:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  407064:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  407074:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  407084:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  407094:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  4070a4:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  4070b4:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

004070c4 <OV2640_QVGA_YUV422_15FPS>:
  4070c4:	000e 8012 05fe 0013 0311 0012 10d5 d40c     ................
  4070d4:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  4070e4:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4070f4:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  407104:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  407114:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  407124:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  407134:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  407144:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  407154:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  407164:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  407174:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  407184:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  407194:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  4071a4:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

004071b4 <OV2640_QVGA_YUV422_20FPS>:
  4071b4:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  4071c4:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  4071d4:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4071e4:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  4071f4:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  407204:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  407214:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  407224:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  407234:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  407244:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  407254:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  407264:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  407274:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  407284:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  407294:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

004072a4 <OV2640_QVGA_YUV422_30FPS>:
  4072a4:	000e 8012 05fe 0013 0111 0012 10d5 d40c     ................
  4072b4:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  4072c4:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4072d4:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  4072e4:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4072f4:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  407304:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  407314:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  407324:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  407334:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  407344:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  407354:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  407364:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  407374:	885c 605d 6eac ffbe 00bf 5031 7832 3f82     \.]`.n....1P2x.?
  407384:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00407394 <OV2640_TEST_PATTERN>:
  407394:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  4073a4:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  4073b4:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4073c4:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  4073d4:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4073e4:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4073f4:	9750 7e51 0052 0053 0020 2321 0738 0284     P.Q~R.S. .!#8...
  407404:	1438 00e9 5556 ff57 ff58 ff59 045f 00ec     8...VUW.X.Y._...
  407414:	ff13 7f80 3f81 3282 0183 1138 0085 0386     .....?.2..8.....
  407424:	0187 0588 3089 308d 858f 3093 8595 3099     .....0.0...0...0
  407434:	859b 089c 129d 239e 459f 55a0 64a1 72a2     .......#.E.U.d.r
  407444:	7fa3 8ba4 95a5 a7a6 b5a7 cba8 dda9 ecaa     ................
  407454:	1aab 78ce 6ecf 0ad0 0cd1 84d2 90d3 1ed4     ...x.n..........
  407464:	245a 1f5b 885c 605d 6eac ffbe 00bf 5031     Z$[.\.]`.n....1P
  407474:	7832 3f82 0012 3f36 0053 c433 891b 0322     2x.?..6?S.3...".
  407484:	0228 ffff                                   (...

00407488 <OV2640_VGA_YUV422_20FPS>:
  407488:	000e 8012 05fe 0013 0211 0012 10d5 d40c     ................
  407498:	340d 0116 2517 a018 0319 f01a 891b 0322     .4...%........".
  4074a8:	1829 f82b 012c a031 f032 c433 b43a 3f36     ).+.,.1.2.3.:.6?
  4074b8:	6004 8027 0f3d 803e 403f 7f40 6a41 2942     .`'.=.>.?@@.AjB)
  4074c8:	e544 4145 0247 6449 a14a 704b 1a4c 504d     D.EAG.IdJ.KpL.MP
  4074d8:	134e 0064 8867 1a68 3814 3c24 3025 7226     N.d.g.h..8$<%0&r
  4074e8:	9750 7e51 0052 0053 0020 2321 1438 00e9     P.Q~R.S. .!#8...
  4074f8:	5556 ff57 ff58 ff59 045f 00ec ff13 7f80     VUW.X.Y._.......
  407508:	3f81 3282 0183 1138 0085 0386 0187 0588     .?.2..8.........
  407518:	3089 308d 858f 3093 8595 3099 859b 089c     .0.0...0...0....
  407528:	129d 239e 459f 55a0 64a1 72a2 7fa3 8ba4     ...#.E.U.d.r....
  407538:	95a5 a7a6 b5a7 cba8 dda9 ecaa 1aab 78ce     ...............x
  407548:	6ecf 0ad0 0cd1 84d2 90d3 1ed4 245a 1f5b     .n..........Z$[.
  407558:	885c 605d 6eac ffbe 00bf a031 f032 3f82     \.]`.n....1.2..?
  407568:	0012 3f36 0053 c433 891b 0322 0228 ffff     ..6?S.3...".(...

00407578 <OV2640_YUV422>:
  407578:	00ff 0005 10da 03d7 00df 8033 403c 77e1     ..........3.<@.w
  407588:	0000 ffff c200 0001 00c0 0000 0800 0000     ................
	...
  4075a4:	5553 4343 5345 0053 6d69 6761 5f65 7274     SUCCESS.image_tr
  4075b4:	6e61 6673 7265 2520 0064 0000 7325 0a0d     ansfer %d...%s..
  4075c4:	0000 0000 6573 2074 6c77 6e61 675f 6970     ....set wlan_gpi
  4075d4:	206f 6425 0000 0000 6573 2074 6577 7362     o %d....set webs
  4075e4:	636f 656b 5f74 7067 6f69 2520 0064 0000     ocket_gpio %d...
  4075f4:	6573 2074 7061 675f 6970 206f 6425 0000     set ap_gpio %d..
  407604:	6573 2074 6f63 6d6d 675f 6970 206f 6425     set comm_gpio %d
  407614:	0000 0000 6573 2074 656e 5f74 7067 6f69     ....set net_gpio
  407624:	2520 0064 6573 2074 6c63 6569 746e 5f73      %d.set clients_
  407634:	7067 6f69 2520 0064 6573 2074 7073 5f69     gpio %d.set spi_
  407644:	6162 6475 2520 0064 7270 766f 7369 6f69     baud %d.provisio
  407654:	006e 0000 6567 2074 616d 0063 6574 7473     n...get mac.test
  407664:	0000 0000                                   ....

00407668 <_global_impure_ptr>:
  407668:	0018 2000 4e49 0046 6e69 0066 414e 004e     ... INF.inf.NAN.
  407678:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  407688:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  407698:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  4076a8:	296c 0000 0030 0000                         l)..0...

004076b0 <blanks.7223>:
  4076b0:	2020 2020 2020 2020 2020 2020 2020 2020                     

004076c0 <zeroes.7224>:
  4076c0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  4076d0:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.

004076e0 <__mprec_bigtens>:
  4076e0:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  4076f0:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  407700:	bf3c 7f73 4fdd 7515                         <.s..O.u

00407708 <__mprec_tens>:
  407708:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  407718:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  407728:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  407738:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  407748:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  407758:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  407768:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  407778:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  407788:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  407798:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4077a8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4077b8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  4077c8:	9db4 79d9 7843 44ea                         ...yCx.D

004077d0 <p05.6055>:
  4077d0:	0005 0000 0019 0000 007d 0000 0043 0000     ........}...C...
  4077e0:	4f50 4953 0058 0000 002e 0000               POSIX.......

004077ec <_ctype_>:
  4077ec:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  4077fc:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40780c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40781c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40782c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40783c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40784c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40785c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40786c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

004078f0 <_init>:
  4078f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4078f2:	bf00      	nop
  4078f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4078f6:	bc08      	pop	{r3}
  4078f8:	469e      	mov	lr, r3
  4078fa:	4770      	bx	lr

004078fc <__init_array_start>:
  4078fc:	004034c5 	.word	0x004034c5

00407900 <__frame_dummy_init_array_entry>:
  407900:	004000f1                                ..@.

00407904 <_fini>:
  407904:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407906:	bf00      	nop
  407908:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40790a:	bc08      	pop	{r3}
  40790c:	469e      	mov	lr, r3
  40790e:	4770      	bx	lr

00407910 <__fini_array_start>:
  407910:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <SystemCoreClock>:
2000000c:	0900 003d                                   ..=.

20000010 <_impure_ptr>:
20000010:	0018 2000 0000 0000                         ... ....

20000018 <impure_data>:
20000018:	0000 0000 0304 2000 036c 2000 03d4 2000     ....... l.. ... 
	...
200000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000440 <__atexit_recursive_mutex>:
20000440:	95cc 2001                                   ... 

20000444 <__malloc_av_>:
	...
2000044c:	0444 2000 0444 2000 044c 2000 044c 2000     D.. D.. L.. L.. 
2000045c:	0454 2000 0454 2000 045c 2000 045c 2000     T.. T.. \.. \.. 
2000046c:	0464 2000 0464 2000 046c 2000 046c 2000     d.. d.. l.. l.. 
2000047c:	0474 2000 0474 2000 047c 2000 047c 2000     t.. t.. |.. |.. 
2000048c:	0484 2000 0484 2000 048c 2000 048c 2000     ... ... ... ... 
2000049c:	0494 2000 0494 2000 049c 2000 049c 2000     ... ... ... ... 
200004ac:	04a4 2000 04a4 2000 04ac 2000 04ac 2000     ... ... ... ... 
200004bc:	04b4 2000 04b4 2000 04bc 2000 04bc 2000     ... ... ... ... 
200004cc:	04c4 2000 04c4 2000 04cc 2000 04cc 2000     ... ... ... ... 
200004dc:	04d4 2000 04d4 2000 04dc 2000 04dc 2000     ... ... ... ... 
200004ec:	04e4 2000 04e4 2000 04ec 2000 04ec 2000     ... ... ... ... 
200004fc:	04f4 2000 04f4 2000 04fc 2000 04fc 2000     ... ... ... ... 
2000050c:	0504 2000 0504 2000 050c 2000 050c 2000     ... ... ... ... 
2000051c:	0514 2000 0514 2000 051c 2000 051c 2000     ... ... ... ... 
2000052c:	0524 2000 0524 2000 052c 2000 052c 2000     $.. $.. ,.. ,.. 
2000053c:	0534 2000 0534 2000 053c 2000 053c 2000     4.. 4.. <.. <.. 
2000054c:	0544 2000 0544 2000 054c 2000 054c 2000     D.. D.. L.. L.. 
2000055c:	0554 2000 0554 2000 055c 2000 055c 2000     T.. T.. \.. \.. 
2000056c:	0564 2000 0564 2000 056c 2000 056c 2000     d.. d.. l.. l.. 
2000057c:	0574 2000 0574 2000 057c 2000 057c 2000     t.. t.. |.. |.. 
2000058c:	0584 2000 0584 2000 058c 2000 058c 2000     ... ... ... ... 
2000059c:	0594 2000 0594 2000 059c 2000 059c 2000     ... ... ... ... 
200005ac:	05a4 2000 05a4 2000 05ac 2000 05ac 2000     ... ... ... ... 
200005bc:	05b4 2000 05b4 2000 05bc 2000 05bc 2000     ... ... ... ... 
200005cc:	05c4 2000 05c4 2000 05cc 2000 05cc 2000     ... ... ... ... 
200005dc:	05d4 2000 05d4 2000 05dc 2000 05dc 2000     ... ... ... ... 
200005ec:	05e4 2000 05e4 2000 05ec 2000 05ec 2000     ... ... ... ... 
200005fc:	05f4 2000 05f4 2000 05fc 2000 05fc 2000     ... ... ... ... 
2000060c:	0604 2000 0604 2000 060c 2000 060c 2000     ... ... ... ... 
2000061c:	0614 2000 0614 2000 061c 2000 061c 2000     ... ... ... ... 
2000062c:	0624 2000 0624 2000 062c 2000 062c 2000     $.. $.. ,.. ,.. 
2000063c:	0634 2000 0634 2000 063c 2000 063c 2000     4.. 4.. <.. <.. 
2000064c:	0644 2000 0644 2000 064c 2000 064c 2000     D.. D.. L.. L.. 
2000065c:	0654 2000 0654 2000 065c 2000 065c 2000     T.. T.. \.. \.. 
2000066c:	0664 2000 0664 2000 066c 2000 066c 2000     d.. d.. l.. l.. 
2000067c:	0674 2000 0674 2000 067c 2000 067c 2000     t.. t.. |.. |.. 
2000068c:	0684 2000 0684 2000 068c 2000 068c 2000     ... ... ... ... 
2000069c:	0694 2000 0694 2000 069c 2000 069c 2000     ... ... ... ... 
200006ac:	06a4 2000 06a4 2000 06ac 2000 06ac 2000     ... ... ... ... 
200006bc:	06b4 2000 06b4 2000 06bc 2000 06bc 2000     ... ... ... ... 
200006cc:	06c4 2000 06c4 2000 06cc 2000 06cc 2000     ... ... ... ... 
200006dc:	06d4 2000 06d4 2000 06dc 2000 06dc 2000     ... ... ... ... 
200006ec:	06e4 2000 06e4 2000 06ec 2000 06ec 2000     ... ... ... ... 
200006fc:	06f4 2000 06f4 2000 06fc 2000 06fc 2000     ... ... ... ... 
2000070c:	0704 2000 0704 2000 070c 2000 070c 2000     ... ... ... ... 
2000071c:	0714 2000 0714 2000 071c 2000 071c 2000     ... ... ... ... 
2000072c:	0724 2000 0724 2000 072c 2000 072c 2000     $.. $.. ,.. ,.. 
2000073c:	0734 2000 0734 2000 073c 2000 073c 2000     4.. 4.. <.. <.. 
2000074c:	0744 2000 0744 2000 074c 2000 074c 2000     D.. D.. L.. L.. 
2000075c:	0754 2000 0754 2000 075c 2000 075c 2000     T.. T.. \.. \.. 
2000076c:	0764 2000 0764 2000 076c 2000 076c 2000     d.. d.. l.. l.. 
2000077c:	0774 2000 0774 2000 077c 2000 077c 2000     t.. t.. |.. |.. 
2000078c:	0784 2000 0784 2000 078c 2000 078c 2000     ... ... ... ... 
2000079c:	0794 2000 0794 2000 079c 2000 079c 2000     ... ... ... ... 
200007ac:	07a4 2000 07a4 2000 07ac 2000 07ac 2000     ... ... ... ... 
200007bc:	07b4 2000 07b4 2000 07bc 2000 07bc 2000     ... ... ... ... 
200007cc:	07c4 2000 07c4 2000 07cc 2000 07cc 2000     ... ... ... ... 
200007dc:	07d4 2000 07d4 2000 07dc 2000 07dc 2000     ... ... ... ... 
200007ec:	07e4 2000 07e4 2000 07ec 2000 07ec 2000     ... ... ... ... 
200007fc:	07f4 2000 07f4 2000 07fc 2000 07fc 2000     ... ... ... ... 
2000080c:	0804 2000 0804 2000 080c 2000 080c 2000     ... ... ... ... 
2000081c:	0814 2000 0814 2000 081c 2000 081c 2000     ... ... ... ... 
2000082c:	0824 2000 0824 2000 082c 2000 082c 2000     $.. $.. ,.. ,.. 
2000083c:	0834 2000 0834 2000 083c 2000 083c 2000     4.. 4.. <.. <.. 

2000084c <__malloc_sbrk_base>:
2000084c:	ffff ffff                                   ....

20000850 <__malloc_trim_threshold>:
20000850:	0000 0002                                   ....

20000854 <__global_locale>:
20000854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000934:	5d29 0040 58e9 0040 0000 0000 77ec 0040     )]@..X@......w@.
20000944:	77e8 0040 75c4 0040 75c4 0040 75c4 0040     .w@..u@..u@..u@.
20000954:	75c4 0040 75c4 0040 75c4 0040 75c4 0040     .u@..u@..u@..u@.
20000964:	75c4 0040 75c4 0040 ffff ffff ffff ffff     .u@..u@.........
20000974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2000099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
