{"vcs1":{"timestamp_begin":1678601743.504848371, "rt":0.32, "ut":0.11, "st":0.09}}
{"vcselab":{"timestamp_begin":1678601743.858427728, "rt":0.33, "ut":0.18, "st":0.08}}
{"link":{"timestamp_begin":1678601744.214374511, "rt":0.17, "ut":0.07, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678601743.245199411}
{"VCS_COMP_START_TIME": 1678601743.245199411}
{"VCS_COMP_END_TIME": 1678601744.429037900}
{"VCS_USER_OPTIONS": "-sverilog -nc hw5prob2.sv hw5prob2_handout.sv -debug"}
{"vcs1": {"peak_mem": 337544}}
{"stitch_vcselab": {"peak_mem": 222600}}
