/* /////////////////////////////////////////////////////////////////////////////////////////////////
//                     Copyright (c) Philips Semiconductors
//
//         All rights are reserved. Reproduction in whole or in part is
//        prohibited without the written consent of the copyright owner.
//    Philips reserves the right to make changes without notice at any time.
//   Philips makes no warranty, expressed, implied or statutory, including but
//   not limited to any implied warranty of merchantability or fitness for any
//  particular purpose, or that the use will not infringe any third party patent,
//   copyright or trademark. Philips must not be liable for any loss or damage
//                            arising from its use.
///////////////////////////////////////////////////////////////////////////////////////////////// */

/*! \file OpCtrl.h
 *
 * Project: Project: Mifare reader with RC522
 *
 *  Source: OpCtrl.h
 * $Author: mha $
 * $Revision: 1.1 $
 * $Date: Fri Jun 30 14:33:59 2006 $
 *
 * Comment:
 *  This file defines ordinal numbers for configuration types and settings or values respectively.
 *
 * History:
 *  GK: Generated 11. June 2003
 *
 */


#ifndef __OPCRTL_H__
#define __OPCRTL_H__

/* Ordinals are all unsigned char ! */

/*! \name Metrics
   \ingroup opctl
   Definitions for static settings, version and there more.
*/
/*@{*/
#define RCO_GROUP_RCMETRICS            (0x00)    /*!< Metrics group. */
#define RCO_ATTR_VERSION               (0x00)    /*!< RC version retrieval. */
/*@}*/

/*! \name Operation Modes
   \ingroup opctl
   Definitions for dedicated mode settings including Softreset, Reader's, Initiator and Target.
*/
/*@{*/
#define RCO_GROUP_MODE                 (0x01)    /*!< Operation mode group. */
#define RCO_ATTR_SOFTRESET             (0x00)    /*!< Resets Hardware to defaults */
#define RCO_ATTR_MFRD_A                (0x03)    /*!< Mode = Mifare Reader  \n
                                                     param_a: TxSpeed, param_b: RxSpeed (see group communication) */
/*@}*/

/*! \name Communication
   \ingroup opctl
   Definitions for serial interface and contactless interface.
*/
/*@{*/
#define RCO_GROUP_COMMUNICATION        (0x02)    /*!< Communications group. */
#define RCO_ATTR_RFBAUD                (0x00)    /*!< Baud rate for the CL RF UART, \n
                                                      TxSpeed: param_a and RxSpeed: param_b.   */
#define RCO_VAL_RF106K                 (0x00)    /* RF UART speed setting(s). */
#define RCO_VAL_RF212K                 (0x01)    /* */
#define RCO_VAL_RF424K                 (0x02)    /* */
#define RCO_ATTR_RS232BAUD             (0x01)    /*!< Serial interface baud setting. */
#define RCO_VAL_SER9600                (0x00)    /* Serial RS232 speed setting(s). */
#define RCO_VAL_SER19200               (0x01)    /* */
#define RCO_VAL_SER38400               (0x02)    /* */
#define RCO_VAL_SER57600               (0x03)    /* */
#define RCO_VAL_SER115200              (0x04)    /* */
#define RCO_VAL_SER230400              (0x05)    /* */
#define RCO_VAL_SER460800              (0x06)    /* */
#define RCO_VAL_SER921600              (0x07)    /* */
#define RCO_VAL_SER1288000             (0x08)    /* */
#define RCO_ATTR_CRC                   (0x03)    /*!< TxCRC: param_a, RxCRC: param_b */
#define RCO_VAL_CRC_OFF                (0x00)    /* */
#define RCO_VAL_CRC_ON                 (0x01)    /* */
#define RCO_ATTR_FLUSH_BUFFER          (0x04)    /*!< no parameter needed */
#define RCO_ATTR_DRIVER_SEL            (0x06)    /*!< tbd */
#define RCO_ATTR_SIGOUT_SEL            (0x07)    /*!< tbd */
#define RCO_ATTR_UART_SEL              (0x08)    /*!< tbd */
/*@}*/

/*! \name System
   \ingroup opctl
   Definitions for system settings like PuwerDown, Sensor activation, IRQ behaviour, Waterlevel settings.
*/
/*@{*/
#define RCO_GROUP_SYSTEM               (0x03)    /*!< System group/settings. */
#define RCO_ATTR_SOFT_POWER_DOWN       (0x00)    /*!< Soft Power down functional attribute. */
#define RCO_VAL_SOFT_POWER_UP          (0x00)    /* */
#define RCO_VAL_SOFT_POWER_DOWN        (0x01)    /* */
#define RCO_ATTR_TEMP_SENS             (0x01)    /* tbd */
#define RCO_VAL_TEMP_SENS_ON           (0x00)    /* */
#define RCO_VAL_TEMP_SENS_OFF          (0x01)    /* */
#define RCO_ATTR_IRQ_PUSH_PULL         (0x02)    /*!< IrqMode = PushPull or open drain output pad */
#define RCO_VAL_IRQ_PUSH_PULL_OFF      (0x00)    /* */
#define RCO_VAL_IRQ_PUSH_PULL_ON       (0x01)    /* */
#define RCO_ATTR_IRQ_INV               (0x03)    /*!< Inversion of Irq output pad */
#define RCO_VAL_IRQ_INV_OFF            (0x00)    /* */
#define RCO_VAL_IRQ_INV_ON             (0x01)    /* */
#define RCO_ATTR_WATERLEVEL            (0x04)    /* tbd */
#define RCO_ATTR_SELFTEST              (0x05)    /*!< Activetes selftest for external components. \n
                                                       param_a returns the status of the check.
                                                       0x00: pass, other: fail */
/*@}*/

/* \name RF driver settings
   \ingroup opctl
   Definitions for RF and driver settings.
*/
/*@{*/
#define RCO_GROUP_RF                   (0x04)    /*!< RF driver settings. */
#define RCO_ATTR_RCV_OFF               (0x00)    /*!< Switches Receiver either on or off. */
#define RCO_VAL_RCV_ON                 (0x00)    /* */
#define RCO_VAL_RCV_OFF                (0x01)    /* */
#define RCO_ATTR_RF_EN                 (0x01)    /*!< Switches the driver on or off.\n
                                                       param_a: Tx1, param_b: Tx2 */
#define RCO_VAL_RF_OFF                 (0x00)    /* */
#define RCO_VAL_RF_ON                  (0x01)    /* */
#define RCO_ATTR_RF_INV_TXON           (0x03)    /*!< Activates or deactivates the inverted driver output in case the drivers are switched on.\n
                                                      param_a: Tx1, param_b: Tx2 */
#define RCO_ATTR_RF_INV_TXOFF          (0x04)    /*!< Activates or deactivates the inverted driver output in case the drivers are switched off (loadmodulation).\n
                                                       param_a: Tx1, param_b: Tx2 */
#define RCO_VAL_RF_INV_TX_OFF          (0x00)    /* */
#define RCO_VAL_RF_INV_TX_ON           (0x01)    /* */
/*@}*/

/* \name Analogue signal settings
   \ingroup opctl
   Definitions for Analogue signal settings like Gain, Modulation index, ... .
*/
/*@{*/
#define RCO_GROUP_SIGNAL               (0x05)    /*!< Signal interface group. */
#define RCO_ATTR_GAIN                  (0x00)    /*!< Sets the Gain attribute (max. 0x07). */
#define RCO_ATTR_MINLEVEL              (0x01)    /*!< Sets the RX min. level (max. 0x0F). */
#define RCO_ATTR_COLLEVEL              (0x02)    /*!< Sets the Collision Min. level for the receiver (max. 0x07). */
#define RCO_ATTR_RXWAIT                (0x03)    /*!< Sets the number of RxWaitBits (max. 0x3F) [bits]      */
#define RCO_ATTR_CWGSN                 (0x04)    /*!< Sets the CW of the N-Mos driver (max. 0x0F) */
#define RCO_ATTR_MODGSN                (0x05)    /*!< Sets the MOD of the N-Mos driver (max. 0x0F) */
#define RCO_ATTR_CWGSP                 (0x06)    /*!< Sets the CW of the P-Mos driver (max. 0x3F) */
#define RCO_ATTR_MODGSP                (0x07)    /*!< Sets the MOD of the P-Mos driver (max. 0x3F) */
#define RCO_ATTR_MODWIDTH              (0x09)    /*!< Sets the Modwidth register */
#define RCO_ATTR_ADD_IQ                (0x0A)    /*!< Sets the ADDIQ mode (max. 0x03) */
#define RCO_ATTR_TAU_RCV               (0x0C)    /* */
#define RCO_ATTR_TAU_SYNC              (0x0D)    /* */
/*@}*/

/* \name Timer settings
   \ingroup opctl
   Definitions for timer relevant settings.
*/
/*@{*/
#define RCO_GROUP_TIMER                (0x06)    /*!< Timer relevant settings. */
#define RCO_ATTR_TIMER_START_STOP      (0x00)    /*!< tbd */
#define RCO_VAL_TIMER_START_NOW        (0x00)    /* */
#define RCO_VAL_TIMER_STOP_NOW         (0x01)    /* */
#define RCO_ATTR_TIMER_AUTO            (0x01)    /*!< tbd */
#define RCO_ATTR_TIMER_AUTO_RESTART    (0x02)    /*!< tbd */
#define RCO_VAL_TIMER_AUTO_OFF         (0x00)    /* */
#define RCO_VAL_TIMER_AUTO_ON          (0x01)    /* */
#define RCO_ATTR_TIMER_GATED           (0x03)    /*!< param_a: value of TGated (max. 3) */
#define RCO_ATTR_TIMER_PRESCALER       (0x04)    /*!< param_a: TPrescaler_LO, \n
                                                    param_b: TPrescaler_HI (max. 0x0F) */
#define RCO_ATTR_TIMER_RELOAD          (0x05)    /*!< param_a: TReloadVal_LO \n
                                                    param_b: TReloadVal_HI      */
#define RCO_ATTR_TIMER_COUNTER         (0x06)    /*!< param_a: TCounterVal_LO, \n param_b: TCounterVal_HI */
/*@}*/

/* \name CRC
   \ingroup opctl
   Definitions for CRC calculation.
*/
/*@{*/
#define RCO_GROUP_CRC                  (0x07)    /*!< CRC relevant settings. */
#define RCO_ATTR_CRC_PRESET            (0x00)    /*!< param_a: use only bits 0 and 1, \n
                                                      value 00 -> Preset: 0x00, 0x00 \n
                                                      value 01 -> Preset: 0x63, 0x63 \n
                                                      value 10 -> Preset: 0xA6, 0x71 \n
                                                      value 11 -> Preset: 0xFF, 0xFF \n */
#define RCO_ATTR_CRC_RESULT            (0x01)    /*!< param_a: Result_LSB, param_b: Result_MSB */
#define RCO_ATTR_CRC_CALCULATE         (0x03)    /*!< in: param_a: length of data (max 64), data: start of data buffer
                                                     out: param_a: result LSB, param_b: result MSB */
/*@}*/

/* \name Protocoll settings
   \ingroup opctl
   Definitions for register settings for protocol operation.
*/
/*@{*/
#define RCO_GROUP_PROTOCOL             (0x08)    /*!< Protocol (data exchange) settings. */
#define RCO_ATTR_CRYPTO1_ON            (0x08)    /*       */
/*@}*/

#define RC522_UARTSEL_SHL_VALUE        0x06 /* */
#define RC522_SPEED_SHL_VALUE          0x04 /* */
#define RC522_MINLEVEL_SHL_VALUE       0x04 /* */
#define RC522_GAIN_SHL_VALUE           0x04 /* */
#define RC522_TGATED_SHL_VALUE         0x05 /* */
#define RC522_DRIVERSEL_SHL_VALUE      0x04 /* */
#define RC522_CWGSN_SHL_VALUE          0x04 /* */
#define RC522_ADDIQ_SHL_VALUE          0x06 /* */
#define RC522_TAURCV_SHL_VALUE         0x02 /* */
#define RC522_CRYPTO1ON_SHL_VALUE      0x03 /* */


#endif /* __OPCRTL_H__

E.O.F. */



