// Seed: 2404414912
module module_0 (
    input tri1 id_0,
    input supply0 id_1,
    output supply0 id_2,
    output tri0 id_3,
    input wire id_4
);
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    input wire id_5,
    input tri0 id_6,
    input supply0 id_7,
    input wor id_8,
    input wor id_9,
    input tri0 id_10,
    input supply1 id_11,
    output uwire id_12,
    input wand id_13,
    input tri1 id_14,
    input tri id_15,
    input tri0 id_16,
    inout supply1 id_17,
    input supply0 id_18,
    output supply0 id_19,
    output supply1 id_20
    , id_24,
    input supply0 id_21,
    input wor id_22
);
  id_25 :
  assert property (@(posedge -1 <-> -1'b0 or posedge 1) 1'b0) if (1 ^ 1) id_25 <= 1;
  module_0 modCall_1 (
      id_18,
      id_9,
      id_12,
      id_19,
      id_22
  );
  assign modCall_1.id_0 = 0;
endmodule
