//
// Generated by LLVM NVPTX Back-End
//

.version 6.4
.target sm_70
.address_size 64

	// .globl	Unknown0_kernel

.visible .entry Unknown0_kernel(
	.param .u64 Unknown0_kernel_param_0,
	.param .u64 Unknown0_kernel_param_1,
	.param .u64 Unknown0_kernel_param_2,
	.param .u64 Unknown0_kernel_param_3,
	.param .u64 Unknown0_kernel_param_4,
	.param .u64 Unknown0_kernel_param_5,
	.param .u64 Unknown0_kernel_param_6,
	.param .u64 Unknown0_kernel_param_7,
	.param .u64 Unknown0_kernel_param_8,
	.param .u64 Unknown0_kernel_param_9,
	.param .u64 Unknown0_kernel_param_10,
	.param .u64 Unknown0_kernel_param_11,
	.param .u64 Unknown0_kernel_param_12,
	.param .u64 Unknown0_kernel_param_13,
	.param .u64 Unknown0_kernel_param_14,
	.param .u64 Unknown0_kernel_param_15,
	.param .u64 Unknown0_kernel_param_16,
	.param .u64 Unknown0_kernel_param_17,
	.param .u64 Unknown0_kernel_param_18,
	.param .u64 Unknown0_kernel_param_19,
	.param .u64 Unknown0_kernel_param_20,
	.param .u64 Unknown0_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<13>;
	.reg .b32 	%r<14>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<15>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 150527;
	@%p1 bra 	LBB0_2;
	ld.param.u64 	%rd3, [Unknown0_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown0_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 5;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 224;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 5;
	mul.hi.u16 	%rs3, %rs2, 9363;
	mul.lo.s16 	%rs4, %rs3, 224;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 14;
	cvt.u16.u32 	%rs6, %r11;
	and.b16  	%rs7, %rs6, 255;
	mul.lo.s16 	%rs8, %rs7, 171;
	shr.u16 	%rs9, %rs8, 9;
	mul.lo.s16 	%rs10, %rs9, 3;
	sub.s16 	%rs11, %rs6, %rs10;
	cvt.u32.u16 	%r12, %rs11;
	and.b32  	%r13, %r12, 255;
	mul.wide.u32 	%rd7, %r13, 50176;
	mul.lo.s16 	%rs12, %rs5, 224;
	cvt.u64.u16 	%rd8, %rs12;
	add.s64 	%rd9, %rd8, %rd6;
	add.s64 	%rd10, %rd9, %rd7;
	shl.b64 	%rd11, %rd10, 2;
	add.s64 	%rd12, %rd2, %rd11;
	ld.f32 	%f1, [%rd12];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd13, %rd10, 1;
	add.s64 	%rd14, %rd3, %rd13;
	st.b16 	[%rd14], %h1;
LBB0_2:
	ret;

}
	// .globl	Unknown1_kernel
.visible .entry Unknown1_kernel(
	.param .u64 Unknown1_kernel_param_0,
	.param .u64 Unknown1_kernel_param_1,
	.param .u64 Unknown1_kernel_param_2,
	.param .u64 Unknown1_kernel_param_3,
	.param .u64 Unknown1_kernel_param_4,
	.param .u64 Unknown1_kernel_param_5,
	.param .u64 Unknown1_kernel_param_6,
	.param .u64 Unknown1_kernel_param_7,
	.param .u64 Unknown1_kernel_param_8,
	.param .u64 Unknown1_kernel_param_9,
	.param .u64 Unknown1_kernel_param_10,
	.param .u64 Unknown1_kernel_param_11,
	.param .u64 Unknown1_kernel_param_12,
	.param .u64 Unknown1_kernel_param_13,
	.param .u64 Unknown1_kernel_param_14,
	.param .u64 Unknown1_kernel_param_15,
	.param .u64 Unknown1_kernel_param_16,
	.param .u64 Unknown1_kernel_param_17,
	.param .u64 Unknown1_kernel_param_18,
	.param .u64 Unknown1_kernel_param_19,
	.param .u64 Unknown1_kernel_param_20,
	.param .u64 Unknown1_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<33>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<19>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 9407;
	@%p1 bra 	LBB1_2;
	ld.param.u64 	%rd3, [Unknown1_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown1_kernel_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	mul.hi.u16 	%rs3, %rs1, 9363;
	sub.s16 	%rs4, %rs1, %rs3;
	shr.u16 	%rs5, %rs4, 1;
	add.s16 	%rs6, %rs5, %rs3;
	shr.u16 	%rs7, %rs6, 2;
	mul.lo.s16 	%rs8, %rs7, 7;
	sub.s16 	%rs9, %rs1, %rs8;
	cvt.u64.u16 	%rd6, %rs9;
	mul.hi.u16 	%rs10, %rs7, 9363;
	sub.s16 	%rs11, %rs7, %rs10;
	shr.u16 	%rs12, %rs11, 1;
	add.s16 	%rs13, %rs12, %rs10;
	shr.u16 	%rs14, %rs13, 2;
	mul.lo.s16 	%rs15, %rs14, 7;
	sub.s16 	%rs16, %rs7, %rs15;
	mul.hi.u16 	%rs17, %rs1, 20063;
	sub.s16 	%rs18, %rs1, %rs17;
	shr.u16 	%rs19, %rs18, 1;
	add.s16 	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 5;
	and.b16  	%rs22, %rs21, 255;
	mul.lo.s16 	%rs23, %rs22, 171;
	shr.u16 	%rs24, %rs23, 9;
	mul.lo.s16 	%rs25, %rs24, 3;
	sub.s16 	%rs26, %rs21, %rs25;
	mul.hi.u16 	%rs27, %rs1, 28533;
	shr.u16 	%rs28, %rs27, 6;
	mul.lo.s16 	%rs29, %rs28, 147;
	sub.s16 	%rs30, %rs1, %rs29;
	cvt.u64.u16 	%rd7, %rs30;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s16 	%rs31, %rs26, 49;
	cvt.u64.u16 	%rd9, %rs31;
	and.b64  	%rd10, %rd9, 255;
	mul.lo.s16 	%rs32, %rs16, 7;
	cvt.u64.u16 	%rd11, %rs32;
	add.s64 	%rd12, %rd8, %rd6;
	add.s64 	%rd13, %rd12, %rd11;
	add.s64 	%rd14, %rd13, %rd10;
	shl.b64 	%rd15, %rd14, 2;
	add.s64 	%rd16, %rd2, %rd15;
	ld.f32 	%f1, [%rd16];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd17, %rd14, 1;
	add.s64 	%rd18, %rd3, %rd17;
	st.b16 	[%rd18], %h1;
LBB1_2:
	ret;

}
	// .globl	Unknown3_kernel
.visible .entry Unknown3_kernel(
	.param .u64 Unknown3_kernel_param_0,
	.param .u64 Unknown3_kernel_param_1,
	.param .u64 Unknown3_kernel_param_2,
	.param .u64 Unknown3_kernel_param_3,
	.param .u64 Unknown3_kernel_param_4,
	.param .u64 Unknown3_kernel_param_5,
	.param .u64 Unknown3_kernel_param_6,
	.param .u64 Unknown3_kernel_param_7,
	.param .u64 Unknown3_kernel_param_8,
	.param .u64 Unknown3_kernel_param_9,
	.param .u64 Unknown3_kernel_param_10,
	.param .u64 Unknown3_kernel_param_11,
	.param .u64 Unknown3_kernel_param_12,
	.param .u64 Unknown3_kernel_param_13,
	.param .u64 Unknown3_kernel_param_14,
	.param .u64 Unknown3_kernel_param_15,
	.param .u64 Unknown3_kernel_param_16,
	.param .u64 Unknown3_kernel_param_17,
	.param .u64 Unknown3_kernel_param_18,
	.param .u64 Unknown3_kernel_param_19,
	.param .u64 Unknown3_kernel_param_20,
	.param .u64 Unknown3_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 802815;
	@%p1 bra 	LBB2_2;
	ld.param.u64 	%rd3, [Unknown3_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown3_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 4;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 112;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 4;
	mul.hi.u16 	%rs3, %rs2, 9363;
	mul.lo.s16 	%rs4, %rs3, 112;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 12;
	mul.wide.u32 	%rd7, %r11, 12544;
	mul.lo.s16 	%rs6, %rs5, 112;
	cvt.u64.u16 	%rd8, %rs6;
	or.b64  	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
LBB2_2:
	ret;

}
	// .globl	Unknown4_kernel
.visible .entry Unknown4_kernel(
	.param .u64 Unknown4_kernel_param_0,
	.param .u64 Unknown4_kernel_param_1,
	.param .u64 Unknown4_kernel_param_2,
	.param .u64 Unknown4_kernel_param_3,
	.param .u64 Unknown4_kernel_param_4,
	.param .u64 Unknown4_kernel_param_5,
	.param .u64 Unknown4_kernel_param_6,
	.param .u64 Unknown4_kernel_param_7,
	.param .u64 Unknown4_kernel_param_8,
	.param .u64 Unknown4_kernel_param_9,
	.param .u64 Unknown4_kernel_param_10,
	.param .u64 Unknown4_kernel_param_11,
	.param .u64 Unknown4_kernel_param_12,
	.param .u64 Unknown4_kernel_param_13,
	.param .u64 Unknown4_kernel_param_14,
	.param .u64 Unknown4_kernel_param_15,
	.param .u64 Unknown4_kernel_param_16,
	.param .u64 Unknown4_kernel_param_17,
	.param .u64 Unknown4_kernel_param_18,
	.param .u64 Unknown4_kernel_param_19,
	.param .u64 Unknown4_kernel_param_20,
	.param .u64 Unknown4_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<19>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 36863;
	@%p1 bra 	LBB3_2;
	ld.param.u64 	%rd3, [Unknown4_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown4_kernel_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	mul.hi.u16 	%rs3, %rs1, -21845;
	shr.u16 	%rs4, %rs3, 1;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	cvt.u64.u16 	%rd6, %rs6;
	mul.hi.u16 	%rs7, %rs4, -21845;
	shr.u16 	%rs8, %rs7, 1;
	mul.lo.s16 	%rs9, %rs8, 3;
	sub.s16 	%rs10, %rs4, %rs9;
	mul.hi.u16 	%rs11, %rs1, -7281;
	shr.u16 	%rs12, %rs11, 3;
	and.b16  	%rs13, %rs12, 63;
	shr.u16 	%rs14, %rs11, 9;
	mul.lo.s16 	%rs15, %rs14, 576;
	sub.s16 	%rs16, %rs1, %rs15;
	cvt.u64.u16 	%rd7, %rs16;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s16 	%rs17, %rs13, 9;
	cvt.u64.u16 	%rd9, %rs17;
	mul.lo.s16 	%rs18, %rs10, 3;
	cvt.u64.u16 	%rd10, %rs18;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB3_2:
	ret;

}
	// .globl	Unknown6_kernel
.visible .entry Unknown6_kernel(
	.param .u64 Unknown6_kernel_param_0,
	.param .u64 Unknown6_kernel_param_1,
	.param .u64 Unknown6_kernel_param_2,
	.param .u64 Unknown6_kernel_param_3,
	.param .u64 Unknown6_kernel_param_4,
	.param .u64 Unknown6_kernel_param_5,
	.param .u64 Unknown6_kernel_param_6,
	.param .u64 Unknown6_kernel_param_7,
	.param .u64 Unknown6_kernel_param_8,
	.param .u64 Unknown6_kernel_param_9,
	.param .u64 Unknown6_kernel_param_10,
	.param .u64 Unknown6_kernel_param_11,
	.param .u64 Unknown6_kernel_param_12,
	.param .u64 Unknown6_kernel_param_13,
	.param .u64 Unknown6_kernel_param_14,
	.param .u64 Unknown6_kernel_param_15,
	.param .u64 Unknown6_kernel_param_16,
	.param .u64 Unknown6_kernel_param_17,
	.param .u64 Unknown6_kernel_param_18,
	.param .u64 Unknown6_kernel_param_19,
	.param .u64 Unknown6_kernel_param_20,
	.param .u64 Unknown6_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 200703;
	@%p1 bra 	LBB4_2;
	ld.param.u64 	%rd3, [Unknown6_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown6_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 3;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 56;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 3;
	mul.hi.u16 	%rs3, %rs2, 9363;
	mul.lo.s16 	%rs4, %rs3, 56;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 10;
	mul.wide.u32 	%rd7, %r11, 3136;
	mul.lo.s16 	%rs6, %rs5, 56;
	cvt.u64.u16 	%rd8, %rs6;
	or.b64  	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
LBB4_2:
	ret;

}
	// .globl	Unknown7_kernel
.visible .entry Unknown7_kernel(
	.param .u64 Unknown7_kernel_param_0,
	.param .u64 Unknown7_kernel_param_1,
	.param .u64 Unknown7_kernel_param_2,
	.param .u64 Unknown7_kernel_param_3,
	.param .u64 Unknown7_kernel_param_4,
	.param .u64 Unknown7_kernel_param_5,
	.param .u64 Unknown7_kernel_param_6,
	.param .u64 Unknown7_kernel_param_7,
	.param .u64 Unknown7_kernel_param_8,
	.param .u64 Unknown7_kernel_param_9,
	.param .u64 Unknown7_kernel_param_10,
	.param .u64 Unknown7_kernel_param_11,
	.param .u64 Unknown7_kernel_param_12,
	.param .u64 Unknown7_kernel_param_13,
	.param .u64 Unknown7_kernel_param_14,
	.param .u64 Unknown7_kernel_param_15,
	.param .u64 Unknown7_kernel_param_16,
	.param .u64 Unknown7_kernel_param_17,
	.param .u64 Unknown7_kernel_param_18,
	.param .u64 Unknown7_kernel_param_19,
	.param .u64 Unknown7_kernel_param_20,
	.param .u64 Unknown7_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<19>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 36863;
	@%p1 bra 	LBB5_2;
	ld.param.u64 	%rd3, [Unknown7_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown7_kernel_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	mul.hi.u16 	%rs3, %rs1, -21845;
	shr.u16 	%rs4, %rs3, 1;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	cvt.u64.u16 	%rd6, %rs6;
	mul.hi.u16 	%rs7, %rs4, -21845;
	shr.u16 	%rs8, %rs7, 1;
	mul.lo.s16 	%rs9, %rs8, 3;
	sub.s16 	%rs10, %rs4, %rs9;
	mul.hi.u16 	%rs11, %rs1, -7281;
	shr.u16 	%rs12, %rs11, 3;
	and.b16  	%rs13, %rs12, 63;
	shr.u16 	%rs14, %rs11, 9;
	mul.lo.s16 	%rs15, %rs14, 576;
	sub.s16 	%rs16, %rs1, %rs15;
	cvt.u64.u16 	%rd7, %rs16;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s16 	%rs17, %rs13, 9;
	cvt.u64.u16 	%rd9, %rs17;
	mul.lo.s16 	%rs18, %rs10, 3;
	cvt.u64.u16 	%rd10, %rs18;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB5_2:
	ret;

}
	// .globl	Unknown9_kernel
.visible .entry Unknown9_kernel(
	.param .u64 Unknown9_kernel_param_0,
	.param .u64 Unknown9_kernel_param_1,
	.param .u64 Unknown9_kernel_param_2,
	.param .u64 Unknown9_kernel_param_3,
	.param .u64 Unknown9_kernel_param_4,
	.param .u64 Unknown9_kernel_param_5,
	.param .u64 Unknown9_kernel_param_6,
	.param .u64 Unknown9_kernel_param_7,
	.param .u64 Unknown9_kernel_param_8,
	.param .u64 Unknown9_kernel_param_9,
	.param .u64 Unknown9_kernel_param_10,
	.param .u64 Unknown9_kernel_param_11,
	.param .u64 Unknown9_kernel_param_12,
	.param .u64 Unknown9_kernel_param_13,
	.param .u64 Unknown9_kernel_param_14,
	.param .u64 Unknown9_kernel_param_15,
	.param .u64 Unknown9_kernel_param_16,
	.param .u64 Unknown9_kernel_param_17,
	.param .u64 Unknown9_kernel_param_18,
	.param .u64 Unknown9_kernel_param_19,
	.param .u64 Unknown9_kernel_param_20,
	.param .u64 Unknown9_kernel_param_21,
	.param .u64 Unknown9_kernel_param_22,
	.param .u64 Unknown9_kernel_param_23,
	.param .u64 Unknown9_kernel_param_24,
	.param .u64 Unknown9_kernel_param_25,
	.param .u64 Unknown9_kernel_param_26,
	.param .u64 Unknown9_kernel_param_27,
	.param .u64 Unknown9_kernel_param_28,
	.param .u64 Unknown9_kernel_param_29,
	.param .u64 Unknown9_kernel_param_30,
	.param .u64 Unknown9_kernel_param_31,
	.param .u64 Unknown9_kernel_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 200703;
	@%p1 bra 	LBB6_2;
	ld.param.u64 	%rd4, [Unknown9_kernel_param_23];
	ld.param.u64 	%rd3, [Unknown9_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown9_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 3;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 56;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd7, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 3;
	mul.hi.u16 	%rs3, %rs2, 9363;
	mul.lo.s16 	%rs4, %rs3, 56;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 10;
	mul.wide.u32 	%rd8, %r11, 3136;
	mul.lo.s16 	%rs6, %rs5, 56;
	cvt.u64.u16 	%rd9, %rs6;
	or.b64  	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
LBB6_2:
	ret;

}
	// .globl	Unknown10_kernel
.visible .entry Unknown10_kernel(
	.param .u64 Unknown10_kernel_param_0,
	.param .u64 Unknown10_kernel_param_1,
	.param .u64 Unknown10_kernel_param_2,
	.param .u64 Unknown10_kernel_param_3,
	.param .u64 Unknown10_kernel_param_4,
	.param .u64 Unknown10_kernel_param_5,
	.param .u64 Unknown10_kernel_param_6,
	.param .u64 Unknown10_kernel_param_7,
	.param .u64 Unknown10_kernel_param_8,
	.param .u64 Unknown10_kernel_param_9,
	.param .u64 Unknown10_kernel_param_10,
	.param .u64 Unknown10_kernel_param_11,
	.param .u64 Unknown10_kernel_param_12,
	.param .u64 Unknown10_kernel_param_13,
	.param .u64 Unknown10_kernel_param_14,
	.param .u64 Unknown10_kernel_param_15,
	.param .u64 Unknown10_kernel_param_16,
	.param .u64 Unknown10_kernel_param_17,
	.param .u64 Unknown10_kernel_param_18,
	.param .u64 Unknown10_kernel_param_19,
	.param .u64 Unknown10_kernel_param_20,
	.param .u64 Unknown10_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<19>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 36863;
	@%p1 bra 	LBB7_2;
	ld.param.u64 	%rd3, [Unknown10_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown10_kernel_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	mul.hi.u16 	%rs3, %rs1, -21845;
	shr.u16 	%rs4, %rs3, 1;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	cvt.u64.u16 	%rd6, %rs6;
	mul.hi.u16 	%rs7, %rs4, -21845;
	shr.u16 	%rs8, %rs7, 1;
	mul.lo.s16 	%rs9, %rs8, 3;
	sub.s16 	%rs10, %rs4, %rs9;
	mul.hi.u16 	%rs11, %rs1, -7281;
	shr.u16 	%rs12, %rs11, 3;
	and.b16  	%rs13, %rs12, 63;
	shr.u16 	%rs14, %rs11, 9;
	mul.lo.s16 	%rs15, %rs14, 576;
	sub.s16 	%rs16, %rs1, %rs15;
	cvt.u64.u16 	%rd7, %rs16;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s16 	%rs17, %rs13, 9;
	cvt.u64.u16 	%rd9, %rs17;
	mul.lo.s16 	%rs18, %rs10, 3;
	cvt.u64.u16 	%rd10, %rs18;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB7_2:
	ret;

}
	// .globl	Unknown12_kernel
.visible .entry Unknown12_kernel(
	.param .u64 Unknown12_kernel_param_0,
	.param .u64 Unknown12_kernel_param_1,
	.param .u64 Unknown12_kernel_param_2,
	.param .u64 Unknown12_kernel_param_3,
	.param .u64 Unknown12_kernel_param_4,
	.param .u64 Unknown12_kernel_param_5,
	.param .u64 Unknown12_kernel_param_6,
	.param .u64 Unknown12_kernel_param_7,
	.param .u64 Unknown12_kernel_param_8,
	.param .u64 Unknown12_kernel_param_9,
	.param .u64 Unknown12_kernel_param_10,
	.param .u64 Unknown12_kernel_param_11,
	.param .u64 Unknown12_kernel_param_12,
	.param .u64 Unknown12_kernel_param_13,
	.param .u64 Unknown12_kernel_param_14,
	.param .u64 Unknown12_kernel_param_15,
	.param .u64 Unknown12_kernel_param_16,
	.param .u64 Unknown12_kernel_param_17,
	.param .u64 Unknown12_kernel_param_18,
	.param .u64 Unknown12_kernel_param_19,
	.param .u64 Unknown12_kernel_param_20,
	.param .u64 Unknown12_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 200703;
	@%p1 bra 	LBB8_2;
	ld.param.u64 	%rd3, [Unknown12_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown12_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 3;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 56;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 3;
	mul.hi.u16 	%rs3, %rs2, 9363;
	mul.lo.s16 	%rs4, %rs3, 56;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 10;
	mul.wide.u32 	%rd7, %r11, 3136;
	mul.lo.s16 	%rs6, %rs5, 56;
	cvt.u64.u16 	%rd8, %rs6;
	or.b64  	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
LBB8_2:
	ret;

}
	// .globl	Unknown13_kernel
.visible .entry Unknown13_kernel(
	.param .u64 Unknown13_kernel_param_0,
	.param .u64 Unknown13_kernel_param_1,
	.param .u64 Unknown13_kernel_param_2,
	.param .u64 Unknown13_kernel_param_3,
	.param .u64 Unknown13_kernel_param_4,
	.param .u64 Unknown13_kernel_param_5,
	.param .u64 Unknown13_kernel_param_6,
	.param .u64 Unknown13_kernel_param_7,
	.param .u64 Unknown13_kernel_param_8,
	.param .u64 Unknown13_kernel_param_9,
	.param .u64 Unknown13_kernel_param_10,
	.param .u64 Unknown13_kernel_param_11,
	.param .u64 Unknown13_kernel_param_12,
	.param .u64 Unknown13_kernel_param_13,
	.param .u64 Unknown13_kernel_param_14,
	.param .u64 Unknown13_kernel_param_15,
	.param .u64 Unknown13_kernel_param_16,
	.param .u64 Unknown13_kernel_param_17,
	.param .u64 Unknown13_kernel_param_18,
	.param .u64 Unknown13_kernel_param_19,
	.param .u64 Unknown13_kernel_param_20,
	.param .u64 Unknown13_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<19>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 36863;
	@%p1 bra 	LBB9_2;
	ld.param.u64 	%rd3, [Unknown13_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown13_kernel_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	mul.hi.u16 	%rs3, %rs1, -21845;
	shr.u16 	%rs4, %rs3, 1;
	mul.lo.s16 	%rs5, %rs4, 3;
	sub.s16 	%rs6, %rs1, %rs5;
	cvt.u64.u16 	%rd6, %rs6;
	mul.hi.u16 	%rs7, %rs4, -21845;
	shr.u16 	%rs8, %rs7, 1;
	mul.lo.s16 	%rs9, %rs8, 3;
	sub.s16 	%rs10, %rs4, %rs9;
	mul.hi.u16 	%rs11, %rs1, -7281;
	shr.u16 	%rs12, %rs11, 3;
	and.b16  	%rs13, %rs12, 63;
	shr.u16 	%rs14, %rs11, 9;
	mul.lo.s16 	%rs15, %rs14, 576;
	sub.s16 	%rs16, %rs1, %rs15;
	cvt.u64.u16 	%rd7, %rs16;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s16 	%rs17, %rs13, 9;
	cvt.u64.u16 	%rd9, %rs17;
	mul.lo.s16 	%rs18, %rs10, 3;
	cvt.u64.u16 	%rd10, %rs18;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB9_2:
	ret;

}
	// .globl	Unknown15_kernel
.visible .entry Unknown15_kernel(
	.param .u64 Unknown15_kernel_param_0,
	.param .u64 Unknown15_kernel_param_1,
	.param .u64 Unknown15_kernel_param_2,
	.param .u64 Unknown15_kernel_param_3,
	.param .u64 Unknown15_kernel_param_4,
	.param .u64 Unknown15_kernel_param_5,
	.param .u64 Unknown15_kernel_param_6,
	.param .u64 Unknown15_kernel_param_7,
	.param .u64 Unknown15_kernel_param_8,
	.param .u64 Unknown15_kernel_param_9,
	.param .u64 Unknown15_kernel_param_10,
	.param .u64 Unknown15_kernel_param_11,
	.param .u64 Unknown15_kernel_param_12,
	.param .u64 Unknown15_kernel_param_13,
	.param .u64 Unknown15_kernel_param_14,
	.param .u64 Unknown15_kernel_param_15,
	.param .u64 Unknown15_kernel_param_16,
	.param .u64 Unknown15_kernel_param_17,
	.param .u64 Unknown15_kernel_param_18,
	.param .u64 Unknown15_kernel_param_19,
	.param .u64 Unknown15_kernel_param_20,
	.param .u64 Unknown15_kernel_param_21,
	.param .u64 Unknown15_kernel_param_22,
	.param .u64 Unknown15_kernel_param_23,
	.param .u64 Unknown15_kernel_param_24,
	.param .u64 Unknown15_kernel_param_25,
	.param .u64 Unknown15_kernel_param_26,
	.param .u64 Unknown15_kernel_param_27,
	.param .u64 Unknown15_kernel_param_28,
	.param .u64 Unknown15_kernel_param_29,
	.param .u64 Unknown15_kernel_param_30,
	.param .u64 Unknown15_kernel_param_31,
	.param .u64 Unknown15_kernel_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 200703;
	@%p1 bra 	LBB10_2;
	ld.param.u64 	%rd4, [Unknown15_kernel_param_23];
	ld.param.u64 	%rd3, [Unknown15_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown15_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 3;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 56;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd7, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 3;
	mul.hi.u16 	%rs3, %rs2, 9363;
	mul.lo.s16 	%rs4, %rs3, 56;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 10;
	mul.wide.u32 	%rd8, %r11, 3136;
	mul.lo.s16 	%rs6, %rs5, 56;
	cvt.u64.u16 	%rd9, %rs6;
	or.b64  	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
LBB10_2:
	ret;

}
	// .globl	Unknown16_kernel
.visible .entry Unknown16_kernel(
	.param .u64 Unknown16_kernel_param_0,
	.param .u64 Unknown16_kernel_param_1,
	.param .u64 Unknown16_kernel_param_2,
	.param .u64 Unknown16_kernel_param_3,
	.param .u64 Unknown16_kernel_param_4,
	.param .u64 Unknown16_kernel_param_5,
	.param .u64 Unknown16_kernel_param_6,
	.param .u64 Unknown16_kernel_param_7,
	.param .u64 Unknown16_kernel_param_8,
	.param .u64 Unknown16_kernel_param_9,
	.param .u64 Unknown16_kernel_param_10,
	.param .u64 Unknown16_kernel_param_11,
	.param .u64 Unknown16_kernel_param_12,
	.param .u64 Unknown16_kernel_param_13,
	.param .u64 Unknown16_kernel_param_14,
	.param .u64 Unknown16_kernel_param_15,
	.param .u64 Unknown16_kernel_param_16,
	.param .u64 Unknown16_kernel_param_17,
	.param .u64 Unknown16_kernel_param_18,
	.param .u64 Unknown16_kernel_param_19,
	.param .u64 Unknown16_kernel_param_20,
	.param .u64 Unknown16_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<10>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 8191;
	@%p1 bra 	LBB11_2;
	ld.param.u64 	%rd3, [Unknown16_kernel_param_1];
	shl.b64 	%rd7, %rd6, 2;
	add.s64 	%rd1, %rd3, %rd7;
	shl.b64 	%rd8, %rd6, 1;
	ld.param.u64 	%rd9, [Unknown16_kernel_param_12];
	add.s64 	%rd2, %rd9, %rd8;
	ld.f32 	%f1, [%rd1];
	cvt.rn.f16.f32 	%h1, %f1;
	st.b16 	[%rd2], %h1;
LBB11_2:
	ret;

}
	// .globl	Unknown18_kernel
.visible .entry Unknown18_kernel(
	.param .u64 Unknown18_kernel_param_0,
	.param .u64 Unknown18_kernel_param_1,
	.param .u64 Unknown18_kernel_param_2,
	.param .u64 Unknown18_kernel_param_3,
	.param .u64 Unknown18_kernel_param_4,
	.param .u64 Unknown18_kernel_param_5,
	.param .u64 Unknown18_kernel_param_6,
	.param .u64 Unknown18_kernel_param_7,
	.param .u64 Unknown18_kernel_param_8,
	.param .u64 Unknown18_kernel_param_9,
	.param .u64 Unknown18_kernel_param_10,
	.param .u64 Unknown18_kernel_param_11,
	.param .u64 Unknown18_kernel_param_12,
	.param .u64 Unknown18_kernel_param_13,
	.param .u64 Unknown18_kernel_param_14,
	.param .u64 Unknown18_kernel_param_15,
	.param .u64 Unknown18_kernel_param_16,
	.param .u64 Unknown18_kernel_param_17,
	.param .u64 Unknown18_kernel_param_18,
	.param .u64 Unknown18_kernel_param_19,
	.param .u64 Unknown18_kernel_param_20,
	.param .u64 Unknown18_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<16>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 73727;
	@%p1 bra 	LBB12_2;
	ld.param.u64 	%rd3, [Unknown18_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown18_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	mul.hi.u32 	%r6, %r4, -1431655765;
	shr.u32 	%r7, %r6, 1;
	mul.lo.s32 	%r8, %r7, 3;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	mul.hi.u16 	%rs2, %rs1, -21845;
	shr.u16 	%rs3, %rs2, 1;
	mul.lo.s16 	%rs4, %rs3, 3;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 954437177;
	bfe.u32 	%r11, %r10, 1, 6;
	shr.u32 	%r12, %r10, 7;
	mul.lo.s32 	%r13, %r12, 576;
	sub.s32 	%r14, %r4, %r13;
	cvt.u64.u32 	%rd7, %r14;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s32 	%r15, %r11, 9;
	cvt.u64.u32 	%rd9, %r15;
	mul.lo.s16 	%rs6, %rs5, 3;
	cvt.u64.u16 	%rd10, %rs6;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB12_2:
	ret;

}
	// .globl	Unknown20_kernel
.visible .entry Unknown20_kernel(
	.param .u64 Unknown20_kernel_param_0,
	.param .u64 Unknown20_kernel_param_1,
	.param .u64 Unknown20_kernel_param_2,
	.param .u64 Unknown20_kernel_param_3,
	.param .u64 Unknown20_kernel_param_4,
	.param .u64 Unknown20_kernel_param_5,
	.param .u64 Unknown20_kernel_param_6,
	.param .u64 Unknown20_kernel_param_7,
	.param .u64 Unknown20_kernel_param_8,
	.param .u64 Unknown20_kernel_param_9,
	.param .u64 Unknown20_kernel_param_10,
	.param .u64 Unknown20_kernel_param_11,
	.param .u64 Unknown20_kernel_param_12,
	.param .u64 Unknown20_kernel_param_13,
	.param .u64 Unknown20_kernel_param_14,
	.param .u64 Unknown20_kernel_param_15,
	.param .u64 Unknown20_kernel_param_16,
	.param .u64 Unknown20_kernel_param_17,
	.param .u64 Unknown20_kernel_param_18,
	.param .u64 Unknown20_kernel_param_19,
	.param .u64 Unknown20_kernel_param_20,
	.param .u64 Unknown20_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<8>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 100351;
	@%p1 bra 	LBB13_2;
	ld.param.u64 	%rd3, [Unknown20_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown20_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 2;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 28;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 2;
	mul.hi.u16 	%rs3, %rs2, 18725;
	shr.u16 	%rs4, %rs3, 1;
	mul.lo.s16 	%rs5, %rs4, 28;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 8;
	mul.wide.u32 	%rd7, %r11, 784;
	mul.lo.s16 	%rs7, %rs6, 28;
	cvt.u64.u16 	%rd8, %rs7;
	add.s64 	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
LBB13_2:
	ret;

}
	// .globl	Unknown21_kernel
.visible .entry Unknown21_kernel(
	.param .u64 Unknown21_kernel_param_0,
	.param .u64 Unknown21_kernel_param_1,
	.param .u64 Unknown21_kernel_param_2,
	.param .u64 Unknown21_kernel_param_3,
	.param .u64 Unknown21_kernel_param_4,
	.param .u64 Unknown21_kernel_param_5,
	.param .u64 Unknown21_kernel_param_6,
	.param .u64 Unknown21_kernel_param_7,
	.param .u64 Unknown21_kernel_param_8,
	.param .u64 Unknown21_kernel_param_9,
	.param .u64 Unknown21_kernel_param_10,
	.param .u64 Unknown21_kernel_param_11,
	.param .u64 Unknown21_kernel_param_12,
	.param .u64 Unknown21_kernel_param_13,
	.param .u64 Unknown21_kernel_param_14,
	.param .u64 Unknown21_kernel_param_15,
	.param .u64 Unknown21_kernel_param_16,
	.param .u64 Unknown21_kernel_param_17,
	.param .u64 Unknown21_kernel_param_18,
	.param .u64 Unknown21_kernel_param_19,
	.param .u64 Unknown21_kernel_param_20,
	.param .u64 Unknown21_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<16>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 147455;
	@%p1 bra 	LBB14_2;
	ld.param.u64 	%rd3, [Unknown21_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown21_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	mul.hi.u32 	%r6, %r4, -1431655765;
	shr.u32 	%r7, %r6, 1;
	mul.lo.s32 	%r8, %r7, 3;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	mul.hi.u16 	%rs2, %rs1, -21845;
	shr.u16 	%rs3, %rs2, 1;
	mul.lo.s16 	%rs4, %rs3, 3;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 954437177;
	bfe.u32 	%r11, %r10, 1, 7;
	shr.u32 	%r12, %r10, 8;
	mul.lo.s32 	%r13, %r12, 1152;
	sub.s32 	%r14, %r4, %r13;
	cvt.u64.u32 	%rd7, %r14;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s32 	%r15, %r11, 9;
	cvt.u64.u32 	%rd9, %r15;
	mul.lo.s16 	%rs6, %rs5, 3;
	cvt.u64.u16 	%rd10, %rs6;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB14_2:
	ret;

}
	// .globl	Unknown23_kernel
.visible .entry Unknown23_kernel(
	.param .u64 Unknown23_kernel_param_0,
	.param .u64 Unknown23_kernel_param_1,
	.param .u64 Unknown23_kernel_param_2,
	.param .u64 Unknown23_kernel_param_3,
	.param .u64 Unknown23_kernel_param_4,
	.param .u64 Unknown23_kernel_param_5,
	.param .u64 Unknown23_kernel_param_6,
	.param .u64 Unknown23_kernel_param_7,
	.param .u64 Unknown23_kernel_param_8,
	.param .u64 Unknown23_kernel_param_9,
	.param .u64 Unknown23_kernel_param_10,
	.param .u64 Unknown23_kernel_param_11,
	.param .u64 Unknown23_kernel_param_12,
	.param .u64 Unknown23_kernel_param_13,
	.param .u64 Unknown23_kernel_param_14,
	.param .u64 Unknown23_kernel_param_15,
	.param .u64 Unknown23_kernel_param_16,
	.param .u64 Unknown23_kernel_param_17,
	.param .u64 Unknown23_kernel_param_18,
	.param .u64 Unknown23_kernel_param_19,
	.param .u64 Unknown23_kernel_param_20,
	.param .u64 Unknown23_kernel_param_21,
	.param .u64 Unknown23_kernel_param_22,
	.param .u64 Unknown23_kernel_param_23,
	.param .u64 Unknown23_kernel_param_24,
	.param .u64 Unknown23_kernel_param_25,
	.param .u64 Unknown23_kernel_param_26,
	.param .u64 Unknown23_kernel_param_27,
	.param .u64 Unknown23_kernel_param_28,
	.param .u64 Unknown23_kernel_param_29,
	.param .u64 Unknown23_kernel_param_30,
	.param .u64 Unknown23_kernel_param_31,
	.param .u64 Unknown23_kernel_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<8>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 100351;
	@%p1 bra 	LBB15_2;
	ld.param.u64 	%rd4, [Unknown23_kernel_param_23];
	ld.param.u64 	%rd3, [Unknown23_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown23_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 2;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 28;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd7, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 2;
	mul.hi.u16 	%rs3, %rs2, 18725;
	shr.u16 	%rs4, %rs3, 1;
	mul.lo.s16 	%rs5, %rs4, 28;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 8;
	mul.wide.u32 	%rd8, %r11, 784;
	mul.lo.s16 	%rs7, %rs6, 28;
	cvt.u64.u16 	%rd9, %rs7;
	add.s64 	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
LBB15_2:
	ret;

}
	// .globl	Unknown24_kernel
.visible .entry Unknown24_kernel(
	.param .u64 Unknown24_kernel_param_0,
	.param .u64 Unknown24_kernel_param_1,
	.param .u64 Unknown24_kernel_param_2,
	.param .u64 Unknown24_kernel_param_3,
	.param .u64 Unknown24_kernel_param_4,
	.param .u64 Unknown24_kernel_param_5,
	.param .u64 Unknown24_kernel_param_6,
	.param .u64 Unknown24_kernel_param_7,
	.param .u64 Unknown24_kernel_param_8,
	.param .u64 Unknown24_kernel_param_9,
	.param .u64 Unknown24_kernel_param_10,
	.param .u64 Unknown24_kernel_param_11,
	.param .u64 Unknown24_kernel_param_12,
	.param .u64 Unknown24_kernel_param_13,
	.param .u64 Unknown24_kernel_param_14,
	.param .u64 Unknown24_kernel_param_15,
	.param .u64 Unknown24_kernel_param_16,
	.param .u64 Unknown24_kernel_param_17,
	.param .u64 Unknown24_kernel_param_18,
	.param .u64 Unknown24_kernel_param_19,
	.param .u64 Unknown24_kernel_param_20,
	.param .u64 Unknown24_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<16>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 147455;
	@%p1 bra 	LBB16_2;
	ld.param.u64 	%rd3, [Unknown24_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown24_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	mul.hi.u32 	%r6, %r4, -1431655765;
	shr.u32 	%r7, %r6, 1;
	mul.lo.s32 	%r8, %r7, 3;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	mul.hi.u16 	%rs2, %rs1, -21845;
	shr.u16 	%rs3, %rs2, 1;
	mul.lo.s16 	%rs4, %rs3, 3;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 954437177;
	bfe.u32 	%r11, %r10, 1, 7;
	shr.u32 	%r12, %r10, 8;
	mul.lo.s32 	%r13, %r12, 1152;
	sub.s32 	%r14, %r4, %r13;
	cvt.u64.u32 	%rd7, %r14;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s32 	%r15, %r11, 9;
	cvt.u64.u32 	%rd9, %r15;
	mul.lo.s16 	%rs6, %rs5, 3;
	cvt.u64.u16 	%rd10, %rs6;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB16_2:
	ret;

}
	// .globl	Unknown26_kernel
.visible .entry Unknown26_kernel(
	.param .u64 Unknown26_kernel_param_0,
	.param .u64 Unknown26_kernel_param_1,
	.param .u64 Unknown26_kernel_param_2,
	.param .u64 Unknown26_kernel_param_3,
	.param .u64 Unknown26_kernel_param_4,
	.param .u64 Unknown26_kernel_param_5,
	.param .u64 Unknown26_kernel_param_6,
	.param .u64 Unknown26_kernel_param_7,
	.param .u64 Unknown26_kernel_param_8,
	.param .u64 Unknown26_kernel_param_9,
	.param .u64 Unknown26_kernel_param_10,
	.param .u64 Unknown26_kernel_param_11,
	.param .u64 Unknown26_kernel_param_12,
	.param .u64 Unknown26_kernel_param_13,
	.param .u64 Unknown26_kernel_param_14,
	.param .u64 Unknown26_kernel_param_15,
	.param .u64 Unknown26_kernel_param_16,
	.param .u64 Unknown26_kernel_param_17,
	.param .u64 Unknown26_kernel_param_18,
	.param .u64 Unknown26_kernel_param_19,
	.param .u64 Unknown26_kernel_param_20,
	.param .u64 Unknown26_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<8>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 100351;
	@%p1 bra 	LBB17_2;
	ld.param.u64 	%rd3, [Unknown26_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown26_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 2;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 28;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 2;
	mul.hi.u16 	%rs3, %rs2, 18725;
	shr.u16 	%rs4, %rs3, 1;
	mul.lo.s16 	%rs5, %rs4, 28;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 8;
	mul.wide.u32 	%rd7, %r11, 784;
	mul.lo.s16 	%rs7, %rs6, 28;
	cvt.u64.u16 	%rd8, %rs7;
	add.s64 	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
LBB17_2:
	ret;

}
	// .globl	Unknown27_kernel
.visible .entry Unknown27_kernel(
	.param .u64 Unknown27_kernel_param_0,
	.param .u64 Unknown27_kernel_param_1,
	.param .u64 Unknown27_kernel_param_2,
	.param .u64 Unknown27_kernel_param_3,
	.param .u64 Unknown27_kernel_param_4,
	.param .u64 Unknown27_kernel_param_5,
	.param .u64 Unknown27_kernel_param_6,
	.param .u64 Unknown27_kernel_param_7,
	.param .u64 Unknown27_kernel_param_8,
	.param .u64 Unknown27_kernel_param_9,
	.param .u64 Unknown27_kernel_param_10,
	.param .u64 Unknown27_kernel_param_11,
	.param .u64 Unknown27_kernel_param_12,
	.param .u64 Unknown27_kernel_param_13,
	.param .u64 Unknown27_kernel_param_14,
	.param .u64 Unknown27_kernel_param_15,
	.param .u64 Unknown27_kernel_param_16,
	.param .u64 Unknown27_kernel_param_17,
	.param .u64 Unknown27_kernel_param_18,
	.param .u64 Unknown27_kernel_param_19,
	.param .u64 Unknown27_kernel_param_20,
	.param .u64 Unknown27_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<16>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 147455;
	@%p1 bra 	LBB18_2;
	ld.param.u64 	%rd3, [Unknown27_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown27_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	mul.hi.u32 	%r6, %r4, -1431655765;
	shr.u32 	%r7, %r6, 1;
	mul.lo.s32 	%r8, %r7, 3;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	cvt.u16.u32 	%rs1, %r7;
	mul.hi.u16 	%rs2, %rs1, -21845;
	shr.u16 	%rs3, %rs2, 1;
	mul.lo.s16 	%rs4, %rs3, 3;
	sub.s16 	%rs5, %rs1, %rs4;
	mul.hi.u32 	%r10, %r4, 954437177;
	bfe.u32 	%r11, %r10, 1, 7;
	shr.u32 	%r12, %r10, 8;
	mul.lo.s32 	%r13, %r12, 1152;
	sub.s32 	%r14, %r4, %r13;
	cvt.u64.u32 	%rd7, %r14;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s32 	%r15, %r11, 9;
	cvt.u64.u32 	%rd9, %r15;
	mul.lo.s16 	%rs6, %rs5, 3;
	cvt.u64.u16 	%rd10, %rs6;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB18_2:
	ret;

}
	// .globl	Unknown29_kernel
.visible .entry Unknown29_kernel(
	.param .u64 Unknown29_kernel_param_0,
	.param .u64 Unknown29_kernel_param_1,
	.param .u64 Unknown29_kernel_param_2,
	.param .u64 Unknown29_kernel_param_3,
	.param .u64 Unknown29_kernel_param_4,
	.param .u64 Unknown29_kernel_param_5,
	.param .u64 Unknown29_kernel_param_6,
	.param .u64 Unknown29_kernel_param_7,
	.param .u64 Unknown29_kernel_param_8,
	.param .u64 Unknown29_kernel_param_9,
	.param .u64 Unknown29_kernel_param_10,
	.param .u64 Unknown29_kernel_param_11,
	.param .u64 Unknown29_kernel_param_12,
	.param .u64 Unknown29_kernel_param_13,
	.param .u64 Unknown29_kernel_param_14,
	.param .u64 Unknown29_kernel_param_15,
	.param .u64 Unknown29_kernel_param_16,
	.param .u64 Unknown29_kernel_param_17,
	.param .u64 Unknown29_kernel_param_18,
	.param .u64 Unknown29_kernel_param_19,
	.param .u64 Unknown29_kernel_param_20,
	.param .u64 Unknown29_kernel_param_21,
	.param .u64 Unknown29_kernel_param_22,
	.param .u64 Unknown29_kernel_param_23,
	.param .u64 Unknown29_kernel_param_24,
	.param .u64 Unknown29_kernel_param_25,
	.param .u64 Unknown29_kernel_param_26,
	.param .u64 Unknown29_kernel_param_27,
	.param .u64 Unknown29_kernel_param_28,
	.param .u64 Unknown29_kernel_param_29,
	.param .u64 Unknown29_kernel_param_30,
	.param .u64 Unknown29_kernel_param_31,
	.param .u64 Unknown29_kernel_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<8>;
	.reg .b32 	%r<12>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 100351;
	@%p1 bra 	LBB19_2;
	ld.param.u64 	%rd4, [Unknown29_kernel_param_23];
	ld.param.u64 	%rd3, [Unknown29_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown29_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	shr.u32 	%r6, %r4, 2;
	mul.hi.u32 	%r7, %r6, 613566757;
	mul.lo.s32 	%r8, %r7, 28;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd7, %r9;
	cvt.u16.u32 	%rs1, %r7;
	shr.u16 	%rs2, %rs1, 2;
	mul.hi.u16 	%rs3, %rs2, 18725;
	shr.u16 	%rs4, %rs3, 1;
	mul.lo.s16 	%rs5, %rs4, 28;
	sub.s16 	%rs6, %rs1, %rs5;
	mul.hi.u32 	%r10, %r4, 1402438301;
	shr.u32 	%r11, %r10, 8;
	mul.wide.u32 	%rd8, %r11, 784;
	mul.lo.s16 	%rs7, %rs6, 28;
	cvt.u64.u16 	%rd9, %rs7;
	add.s64 	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
LBB19_2:
	ret;

}
	// .globl	Unknown30_kernel
.visible .entry Unknown30_kernel(
	.param .u64 Unknown30_kernel_param_0,
	.param .u64 Unknown30_kernel_param_1,
	.param .u64 Unknown30_kernel_param_2,
	.param .u64 Unknown30_kernel_param_3,
	.param .u64 Unknown30_kernel_param_4,
	.param .u64 Unknown30_kernel_param_5,
	.param .u64 Unknown30_kernel_param_6,
	.param .u64 Unknown30_kernel_param_7,
	.param .u64 Unknown30_kernel_param_8,
	.param .u64 Unknown30_kernel_param_9,
	.param .u64 Unknown30_kernel_param_10,
	.param .u64 Unknown30_kernel_param_11,
	.param .u64 Unknown30_kernel_param_12,
	.param .u64 Unknown30_kernel_param_13,
	.param .u64 Unknown30_kernel_param_14,
	.param .u64 Unknown30_kernel_param_15,
	.param .u64 Unknown30_kernel_param_16,
	.param .u64 Unknown30_kernel_param_17,
	.param .u64 Unknown30_kernel_param_18,
	.param .u64 Unknown30_kernel_param_19,
	.param .u64 Unknown30_kernel_param_20,
	.param .u64 Unknown30_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<10>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 32767;
	@%p1 bra 	LBB20_2;
	ld.param.u64 	%rd3, [Unknown30_kernel_param_1];
	shl.b64 	%rd7, %rd6, 2;
	add.s64 	%rd1, %rd3, %rd7;
	shl.b64 	%rd8, %rd6, 1;
	ld.param.u64 	%rd9, [Unknown30_kernel_param_12];
	add.s64 	%rd2, %rd9, %rd8;
	ld.f32 	%f1, [%rd1];
	cvt.rn.f16.f32 	%h1, %f1;
	st.b16 	[%rd2], %h1;
LBB20_2:
	ret;

}
	// .globl	Unknown32_kernel
.visible .entry Unknown32_kernel(
	.param .u64 Unknown32_kernel_param_0,
	.param .u64 Unknown32_kernel_param_1,
	.param .u64 Unknown32_kernel_param_2,
	.param .u64 Unknown32_kernel_param_3,
	.param .u64 Unknown32_kernel_param_4,
	.param .u64 Unknown32_kernel_param_5,
	.param .u64 Unknown32_kernel_param_6,
	.param .u64 Unknown32_kernel_param_7,
	.param .u64 Unknown32_kernel_param_8,
	.param .u64 Unknown32_kernel_param_9,
	.param .u64 Unknown32_kernel_param_10,
	.param .u64 Unknown32_kernel_param_11,
	.param .u64 Unknown32_kernel_param_12,
	.param .u64 Unknown32_kernel_param_13,
	.param .u64 Unknown32_kernel_param_14,
	.param .u64 Unknown32_kernel_param_15,
	.param .u64 Unknown32_kernel_param_16,
	.param .u64 Unknown32_kernel_param_17,
	.param .u64 Unknown32_kernel_param_18,
	.param .u64 Unknown32_kernel_param_19,
	.param .u64 Unknown32_kernel_param_20,
	.param .u64 Unknown32_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<21>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 294911;
	@%p1 bra 	LBB21_2;
	ld.param.u64 	%rd3, [Unknown32_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown32_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	mul.hi.u32 	%r6, %r4, -1431655765;
	shr.u32 	%r7, %r6, 1;
	mul.lo.s32 	%r8, %r7, 3;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	mul.hi.u32 	%r10, %r7, -1431655765;
	shr.u32 	%r11, %r10, 1;
	mul.lo.s32 	%r12, %r11, 3;
	sub.s32 	%r13, %r7, %r12;
	mul.hi.u32 	%r14, %r4, 954437177;
	bfe.u32 	%r15, %r14, 1, 7;
	shr.u32 	%r16, %r14, 8;
	mul.lo.s32 	%r17, %r16, 1152;
	sub.s32 	%r18, %r4, %r17;
	cvt.u64.u32 	%rd7, %r18;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s32 	%r19, %r15, 9;
	cvt.u64.u32 	%rd9, %r19;
	mul.lo.s32 	%r20, %r13, 3;
	cvt.u64.u32 	%rd10, %r20;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB21_2:
	ret;

}
	// .globl	Unknown34_kernel
.visible .entry Unknown34_kernel(
	.param .u64 Unknown34_kernel_param_0,
	.param .u64 Unknown34_kernel_param_1,
	.param .u64 Unknown34_kernel_param_2,
	.param .u64 Unknown34_kernel_param_3,
	.param .u64 Unknown34_kernel_param_4,
	.param .u64 Unknown34_kernel_param_5,
	.param .u64 Unknown34_kernel_param_6,
	.param .u64 Unknown34_kernel_param_7,
	.param .u64 Unknown34_kernel_param_8,
	.param .u64 Unknown34_kernel_param_9,
	.param .u64 Unknown34_kernel_param_10,
	.param .u64 Unknown34_kernel_param_11,
	.param .u64 Unknown34_kernel_param_12,
	.param .u64 Unknown34_kernel_param_13,
	.param .u64 Unknown34_kernel_param_14,
	.param .u64 Unknown34_kernel_param_15,
	.param .u64 Unknown34_kernel_param_16,
	.param .u64 Unknown34_kernel_param_17,
	.param .u64 Unknown34_kernel_param_18,
	.param .u64 Unknown34_kernel_param_19,
	.param .u64 Unknown34_kernel_param_20,
	.param .u64 Unknown34_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 50175;
	@%p1 bra 	LBB22_2;
	ld.param.u64 	%rd3, [Unknown34_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown34_kernel_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	shr.u16 	%rs3, %rs1, 1;
	mul.hi.u16 	%rs4, %rs3, 18725;
	shr.u16 	%rs5, %rs4, 1;
	mul.lo.s16 	%rs6, %rs5, 14;
	sub.s16 	%rs7, %rs1, %rs6;
	cvt.u64.u16 	%rd6, %rs7;
	shr.u16 	%rs8, %rs4, 2;
	mul.hi.u16 	%rs9, %rs8, 18725;
	shr.u16 	%rs10, %rs9, 1;
	mul.lo.s16 	%rs11, %rs10, 14;
	sub.s16 	%rs12, %rs5, %rs11;
	shr.u16 	%rs13, %rs1, 2;
	mul.hi.u16 	%rs14, %rs13, 2675;
	shr.u16 	%rs15, %rs14, 1;
	cvt.u32.u16 	%r4, %rs15;
	mul.wide.u32 	%rd7, %r4, 196;
	mul.lo.s16 	%rs16, %rs12, 14;
	cvt.u64.u16 	%rd8, %rs16;
	add.s64 	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
LBB22_2:
	ret;

}
	// .globl	Unknown35_kernel
.visible .entry Unknown35_kernel(
	.param .u64 Unknown35_kernel_param_0,
	.param .u64 Unknown35_kernel_param_1,
	.param .u64 Unknown35_kernel_param_2,
	.param .u64 Unknown35_kernel_param_3,
	.param .u64 Unknown35_kernel_param_4,
	.param .u64 Unknown35_kernel_param_5,
	.param .u64 Unknown35_kernel_param_6,
	.param .u64 Unknown35_kernel_param_7,
	.param .u64 Unknown35_kernel_param_8,
	.param .u64 Unknown35_kernel_param_9,
	.param .u64 Unknown35_kernel_param_10,
	.param .u64 Unknown35_kernel_param_11,
	.param .u64 Unknown35_kernel_param_12,
	.param .u64 Unknown35_kernel_param_13,
	.param .u64 Unknown35_kernel_param_14,
	.param .u64 Unknown35_kernel_param_15,
	.param .u64 Unknown35_kernel_param_16,
	.param .u64 Unknown35_kernel_param_17,
	.param .u64 Unknown35_kernel_param_18,
	.param .u64 Unknown35_kernel_param_19,
	.param .u64 Unknown35_kernel_param_20,
	.param .u64 Unknown35_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<21>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 589823;
	@%p1 bra 	LBB23_2;
	ld.param.u64 	%rd3, [Unknown35_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown35_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	mul.hi.u32 	%r6, %r4, -1431655765;
	shr.u32 	%r7, %r6, 1;
	mul.lo.s32 	%r8, %r7, 3;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	mul.hi.u32 	%r10, %r7, -1431655765;
	shr.u32 	%r11, %r10, 1;
	mul.lo.s32 	%r12, %r11, 3;
	sub.s32 	%r13, %r7, %r12;
	mul.hi.u32 	%r14, %r4, 954437177;
	bfe.u32 	%r15, %r14, 1, 8;
	shr.u32 	%r16, %r14, 9;
	mul.lo.s32 	%r17, %r16, 2304;
	sub.s32 	%r18, %r4, %r17;
	cvt.u64.u32 	%rd7, %r18;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s32 	%r19, %r15, 9;
	cvt.u64.u32 	%rd9, %r19;
	mul.lo.s32 	%r20, %r13, 3;
	cvt.u64.u32 	%rd10, %r20;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB23_2:
	ret;

}
	// .globl	Unknown37_kernel
.visible .entry Unknown37_kernel(
	.param .u64 Unknown37_kernel_param_0,
	.param .u64 Unknown37_kernel_param_1,
	.param .u64 Unknown37_kernel_param_2,
	.param .u64 Unknown37_kernel_param_3,
	.param .u64 Unknown37_kernel_param_4,
	.param .u64 Unknown37_kernel_param_5,
	.param .u64 Unknown37_kernel_param_6,
	.param .u64 Unknown37_kernel_param_7,
	.param .u64 Unknown37_kernel_param_8,
	.param .u64 Unknown37_kernel_param_9,
	.param .u64 Unknown37_kernel_param_10,
	.param .u64 Unknown37_kernel_param_11,
	.param .u64 Unknown37_kernel_param_12,
	.param .u64 Unknown37_kernel_param_13,
	.param .u64 Unknown37_kernel_param_14,
	.param .u64 Unknown37_kernel_param_15,
	.param .u64 Unknown37_kernel_param_16,
	.param .u64 Unknown37_kernel_param_17,
	.param .u64 Unknown37_kernel_param_18,
	.param .u64 Unknown37_kernel_param_19,
	.param .u64 Unknown37_kernel_param_20,
	.param .u64 Unknown37_kernel_param_21,
	.param .u64 Unknown37_kernel_param_22,
	.param .u64 Unknown37_kernel_param_23,
	.param .u64 Unknown37_kernel_param_24,
	.param .u64 Unknown37_kernel_param_25,
	.param .u64 Unknown37_kernel_param_26,
	.param .u64 Unknown37_kernel_param_27,
	.param .u64 Unknown37_kernel_param_28,
	.param .u64 Unknown37_kernel_param_29,
	.param .u64 Unknown37_kernel_param_30,
	.param .u64 Unknown37_kernel_param_31,
	.param .u64 Unknown37_kernel_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 50175;
	@%p1 bra 	LBB24_2;
	ld.param.u64 	%rd4, [Unknown37_kernel_param_23];
	ld.param.u64 	%rd3, [Unknown37_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown37_kernel_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	shr.u16 	%rs3, %rs1, 1;
	mul.hi.u16 	%rs4, %rs3, 18725;
	shr.u16 	%rs5, %rs4, 1;
	mul.lo.s16 	%rs6, %rs5, 14;
	sub.s16 	%rs7, %rs1, %rs6;
	cvt.u64.u16 	%rd7, %rs7;
	shr.u16 	%rs8, %rs4, 2;
	mul.hi.u16 	%rs9, %rs8, 18725;
	shr.u16 	%rs10, %rs9, 1;
	mul.lo.s16 	%rs11, %rs10, 14;
	sub.s16 	%rs12, %rs5, %rs11;
	shr.u16 	%rs13, %rs1, 2;
	mul.hi.u16 	%rs14, %rs13, 2675;
	shr.u16 	%rs15, %rs14, 1;
	cvt.u32.u16 	%r4, %rs15;
	mul.wide.u32 	%rd8, %r4, 196;
	mul.lo.s16 	%rs16, %rs12, 14;
	cvt.u64.u16 	%rd9, %rs16;
	add.s64 	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
LBB24_2:
	ret;

}
	// .globl	Unknown38_kernel
.visible .entry Unknown38_kernel(
	.param .u64 Unknown38_kernel_param_0,
	.param .u64 Unknown38_kernel_param_1,
	.param .u64 Unknown38_kernel_param_2,
	.param .u64 Unknown38_kernel_param_3,
	.param .u64 Unknown38_kernel_param_4,
	.param .u64 Unknown38_kernel_param_5,
	.param .u64 Unknown38_kernel_param_6,
	.param .u64 Unknown38_kernel_param_7,
	.param .u64 Unknown38_kernel_param_8,
	.param .u64 Unknown38_kernel_param_9,
	.param .u64 Unknown38_kernel_param_10,
	.param .u64 Unknown38_kernel_param_11,
	.param .u64 Unknown38_kernel_param_12,
	.param .u64 Unknown38_kernel_param_13,
	.param .u64 Unknown38_kernel_param_14,
	.param .u64 Unknown38_kernel_param_15,
	.param .u64 Unknown38_kernel_param_16,
	.param .u64 Unknown38_kernel_param_17,
	.param .u64 Unknown38_kernel_param_18,
	.param .u64 Unknown38_kernel_param_19,
	.param .u64 Unknown38_kernel_param_20,
	.param .u64 Unknown38_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<21>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 589823;
	@%p1 bra 	LBB25_2;
	ld.param.u64 	%rd3, [Unknown38_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown38_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	mul.hi.u32 	%r6, %r4, -1431655765;
	shr.u32 	%r7, %r6, 1;
	mul.lo.s32 	%r8, %r7, 3;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	mul.hi.u32 	%r10, %r7, -1431655765;
	shr.u32 	%r11, %r10, 1;
	mul.lo.s32 	%r12, %r11, 3;
	sub.s32 	%r13, %r7, %r12;
	mul.hi.u32 	%r14, %r4, 954437177;
	bfe.u32 	%r15, %r14, 1, 8;
	shr.u32 	%r16, %r14, 9;
	mul.lo.s32 	%r17, %r16, 2304;
	sub.s32 	%r18, %r4, %r17;
	cvt.u64.u32 	%rd7, %r18;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s32 	%r19, %r15, 9;
	cvt.u64.u32 	%rd9, %r19;
	mul.lo.s32 	%r20, %r13, 3;
	cvt.u64.u32 	%rd10, %r20;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB25_2:
	ret;

}
	// .globl	Unknown40_kernel
.visible .entry Unknown40_kernel(
	.param .u64 Unknown40_kernel_param_0,
	.param .u64 Unknown40_kernel_param_1,
	.param .u64 Unknown40_kernel_param_2,
	.param .u64 Unknown40_kernel_param_3,
	.param .u64 Unknown40_kernel_param_4,
	.param .u64 Unknown40_kernel_param_5,
	.param .u64 Unknown40_kernel_param_6,
	.param .u64 Unknown40_kernel_param_7,
	.param .u64 Unknown40_kernel_param_8,
	.param .u64 Unknown40_kernel_param_9,
	.param .u64 Unknown40_kernel_param_10,
	.param .u64 Unknown40_kernel_param_11,
	.param .u64 Unknown40_kernel_param_12,
	.param .u64 Unknown40_kernel_param_13,
	.param .u64 Unknown40_kernel_param_14,
	.param .u64 Unknown40_kernel_param_15,
	.param .u64 Unknown40_kernel_param_16,
	.param .u64 Unknown40_kernel_param_17,
	.param .u64 Unknown40_kernel_param_18,
	.param .u64 Unknown40_kernel_param_19,
	.param .u64 Unknown40_kernel_param_20,
	.param .u64 Unknown40_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 50175;
	@%p1 bra 	LBB26_2;
	ld.param.u64 	%rd3, [Unknown40_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown40_kernel_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	shr.u16 	%rs3, %rs1, 1;
	mul.hi.u16 	%rs4, %rs3, 18725;
	shr.u16 	%rs5, %rs4, 1;
	mul.lo.s16 	%rs6, %rs5, 14;
	sub.s16 	%rs7, %rs1, %rs6;
	cvt.u64.u16 	%rd6, %rs7;
	shr.u16 	%rs8, %rs4, 2;
	mul.hi.u16 	%rs9, %rs8, 18725;
	shr.u16 	%rs10, %rs9, 1;
	mul.lo.s16 	%rs11, %rs10, 14;
	sub.s16 	%rs12, %rs5, %rs11;
	shr.u16 	%rs13, %rs1, 2;
	mul.hi.u16 	%rs14, %rs13, 2675;
	shr.u16 	%rs15, %rs14, 1;
	cvt.u32.u16 	%r4, %rs15;
	mul.wide.u32 	%rd7, %r4, 196;
	mul.lo.s16 	%rs16, %rs12, 14;
	cvt.u64.u16 	%rd8, %rs16;
	add.s64 	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
LBB26_2:
	ret;

}
	// .globl	Unknown41_kernel
.visible .entry Unknown41_kernel(
	.param .u64 Unknown41_kernel_param_0,
	.param .u64 Unknown41_kernel_param_1,
	.param .u64 Unknown41_kernel_param_2,
	.param .u64 Unknown41_kernel_param_3,
	.param .u64 Unknown41_kernel_param_4,
	.param .u64 Unknown41_kernel_param_5,
	.param .u64 Unknown41_kernel_param_6,
	.param .u64 Unknown41_kernel_param_7,
	.param .u64 Unknown41_kernel_param_8,
	.param .u64 Unknown41_kernel_param_9,
	.param .u64 Unknown41_kernel_param_10,
	.param .u64 Unknown41_kernel_param_11,
	.param .u64 Unknown41_kernel_param_12,
	.param .u64 Unknown41_kernel_param_13,
	.param .u64 Unknown41_kernel_param_14,
	.param .u64 Unknown41_kernel_param_15,
	.param .u64 Unknown41_kernel_param_16,
	.param .u64 Unknown41_kernel_param_17,
	.param .u64 Unknown41_kernel_param_18,
	.param .u64 Unknown41_kernel_param_19,
	.param .u64 Unknown41_kernel_param_20,
	.param .u64 Unknown41_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<21>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 589823;
	@%p1 bra 	LBB27_2;
	ld.param.u64 	%rd3, [Unknown41_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown41_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	mul.hi.u32 	%r6, %r4, -1431655765;
	shr.u32 	%r7, %r6, 1;
	mul.lo.s32 	%r8, %r7, 3;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	mul.hi.u32 	%r10, %r7, -1431655765;
	shr.u32 	%r11, %r10, 1;
	mul.lo.s32 	%r12, %r11, 3;
	sub.s32 	%r13, %r7, %r12;
	mul.hi.u32 	%r14, %r4, 954437177;
	bfe.u32 	%r15, %r14, 1, 8;
	shr.u32 	%r16, %r14, 9;
	mul.lo.s32 	%r17, %r16, 2304;
	sub.s32 	%r18, %r4, %r17;
	cvt.u64.u32 	%rd7, %r18;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s32 	%r19, %r15, 9;
	cvt.u64.u32 	%rd9, %r19;
	mul.lo.s32 	%r20, %r13, 3;
	cvt.u64.u32 	%rd10, %r20;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB27_2:
	ret;

}
	// .globl	Unknown43_kernel
.visible .entry Unknown43_kernel(
	.param .u64 Unknown43_kernel_param_0,
	.param .u64 Unknown43_kernel_param_1,
	.param .u64 Unknown43_kernel_param_2,
	.param .u64 Unknown43_kernel_param_3,
	.param .u64 Unknown43_kernel_param_4,
	.param .u64 Unknown43_kernel_param_5,
	.param .u64 Unknown43_kernel_param_6,
	.param .u64 Unknown43_kernel_param_7,
	.param .u64 Unknown43_kernel_param_8,
	.param .u64 Unknown43_kernel_param_9,
	.param .u64 Unknown43_kernel_param_10,
	.param .u64 Unknown43_kernel_param_11,
	.param .u64 Unknown43_kernel_param_12,
	.param .u64 Unknown43_kernel_param_13,
	.param .u64 Unknown43_kernel_param_14,
	.param .u64 Unknown43_kernel_param_15,
	.param .u64 Unknown43_kernel_param_16,
	.param .u64 Unknown43_kernel_param_17,
	.param .u64 Unknown43_kernel_param_18,
	.param .u64 Unknown43_kernel_param_19,
	.param .u64 Unknown43_kernel_param_20,
	.param .u64 Unknown43_kernel_param_21,
	.param .u64 Unknown43_kernel_param_22,
	.param .u64 Unknown43_kernel_param_23,
	.param .u64 Unknown43_kernel_param_24,
	.param .u64 Unknown43_kernel_param_25,
	.param .u64 Unknown43_kernel_param_26,
	.param .u64 Unknown43_kernel_param_27,
	.param .u64 Unknown43_kernel_param_28,
	.param .u64 Unknown43_kernel_param_29,
	.param .u64 Unknown43_kernel_param_30,
	.param .u64 Unknown43_kernel_param_31,
	.param .u64 Unknown43_kernel_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<17>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 50175;
	@%p1 bra 	LBB28_2;
	ld.param.u64 	%rd4, [Unknown43_kernel_param_23];
	ld.param.u64 	%rd3, [Unknown43_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown43_kernel_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	shr.u16 	%rs3, %rs1, 1;
	mul.hi.u16 	%rs4, %rs3, 18725;
	shr.u16 	%rs5, %rs4, 1;
	mul.lo.s16 	%rs6, %rs5, 14;
	sub.s16 	%rs7, %rs1, %rs6;
	cvt.u64.u16 	%rd7, %rs7;
	shr.u16 	%rs8, %rs4, 2;
	mul.hi.u16 	%rs9, %rs8, 18725;
	shr.u16 	%rs10, %rs9, 1;
	mul.lo.s16 	%rs11, %rs10, 14;
	sub.s16 	%rs12, %rs5, %rs11;
	shr.u16 	%rs13, %rs1, 2;
	mul.hi.u16 	%rs14, %rs13, 2675;
	shr.u16 	%rs15, %rs14, 1;
	cvt.u32.u16 	%r4, %rs15;
	mul.wide.u32 	%rd8, %r4, 196;
	mul.lo.s16 	%rs16, %rs12, 14;
	cvt.u64.u16 	%rd9, %rs16;
	add.s64 	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
LBB28_2:
	ret;

}
	// .globl	Unknown44_kernel
.visible .entry Unknown44_kernel(
	.param .u64 Unknown44_kernel_param_0,
	.param .u64 Unknown44_kernel_param_1,
	.param .u64 Unknown44_kernel_param_2,
	.param .u64 Unknown44_kernel_param_3,
	.param .u64 Unknown44_kernel_param_4,
	.param .u64 Unknown44_kernel_param_5,
	.param .u64 Unknown44_kernel_param_6,
	.param .u64 Unknown44_kernel_param_7,
	.param .u64 Unknown44_kernel_param_8,
	.param .u64 Unknown44_kernel_param_9,
	.param .u64 Unknown44_kernel_param_10,
	.param .u64 Unknown44_kernel_param_11,
	.param .u64 Unknown44_kernel_param_12,
	.param .u64 Unknown44_kernel_param_13,
	.param .u64 Unknown44_kernel_param_14,
	.param .u64 Unknown44_kernel_param_15,
	.param .u64 Unknown44_kernel_param_16,
	.param .u64 Unknown44_kernel_param_17,
	.param .u64 Unknown44_kernel_param_18,
	.param .u64 Unknown44_kernel_param_19,
	.param .u64 Unknown44_kernel_param_20,
	.param .u64 Unknown44_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<10>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 131071;
	@%p1 bra 	LBB29_2;
	ld.param.u64 	%rd3, [Unknown44_kernel_param_1];
	shl.b64 	%rd7, %rd6, 2;
	add.s64 	%rd1, %rd3, %rd7;
	shl.b64 	%rd8, %rd6, 1;
	ld.param.u64 	%rd9, [Unknown44_kernel_param_12];
	add.s64 	%rd2, %rd9, %rd8;
	ld.f32 	%f1, [%rd1];
	cvt.rn.f16.f32 	%h1, %f1;
	st.b16 	[%rd2], %h1;
LBB29_2:
	ret;

}
	// .globl	Unknown46_kernel
.visible .entry Unknown46_kernel(
	.param .u64 Unknown46_kernel_param_0,
	.param .u64 Unknown46_kernel_param_1,
	.param .u64 Unknown46_kernel_param_2,
	.param .u64 Unknown46_kernel_param_3,
	.param .u64 Unknown46_kernel_param_4,
	.param .u64 Unknown46_kernel_param_5,
	.param .u64 Unknown46_kernel_param_6,
	.param .u64 Unknown46_kernel_param_7,
	.param .u64 Unknown46_kernel_param_8,
	.param .u64 Unknown46_kernel_param_9,
	.param .u64 Unknown46_kernel_param_10,
	.param .u64 Unknown46_kernel_param_11,
	.param .u64 Unknown46_kernel_param_12,
	.param .u64 Unknown46_kernel_param_13,
	.param .u64 Unknown46_kernel_param_14,
	.param .u64 Unknown46_kernel_param_15,
	.param .u64 Unknown46_kernel_param_16,
	.param .u64 Unknown46_kernel_param_17,
	.param .u64 Unknown46_kernel_param_18,
	.param .u64 Unknown46_kernel_param_19,
	.param .u64 Unknown46_kernel_param_20,
	.param .u64 Unknown46_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<21>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 1179647;
	@%p1 bra 	LBB30_2;
	ld.param.u64 	%rd3, [Unknown46_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown46_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	mul.hi.u32 	%r6, %r4, -1431655765;
	shr.u32 	%r7, %r6, 1;
	mul.lo.s32 	%r8, %r7, 3;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	mul.hi.u32 	%r10, %r7, -1431655765;
	shr.u32 	%r11, %r10, 1;
	mul.lo.s32 	%r12, %r11, 3;
	sub.s32 	%r13, %r7, %r12;
	mul.hi.u32 	%r14, %r4, 954437177;
	bfe.u32 	%r15, %r14, 1, 8;
	shr.u32 	%r16, %r14, 9;
	mul.lo.s32 	%r17, %r16, 2304;
	sub.s32 	%r18, %r4, %r17;
	cvt.u64.u32 	%rd7, %r18;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s32 	%r19, %r15, 9;
	cvt.u64.u32 	%rd9, %r19;
	mul.lo.s32 	%r20, %r13, 3;
	cvt.u64.u32 	%rd10, %r20;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB30_2:
	ret;

}
	// .globl	Unknown48_kernel
.visible .entry Unknown48_kernel(
	.param .u64 Unknown48_kernel_param_0,
	.param .u64 Unknown48_kernel_param_1,
	.param .u64 Unknown48_kernel_param_2,
	.param .u64 Unknown48_kernel_param_3,
	.param .u64 Unknown48_kernel_param_4,
	.param .u64 Unknown48_kernel_param_5,
	.param .u64 Unknown48_kernel_param_6,
	.param .u64 Unknown48_kernel_param_7,
	.param .u64 Unknown48_kernel_param_8,
	.param .u64 Unknown48_kernel_param_9,
	.param .u64 Unknown48_kernel_param_10,
	.param .u64 Unknown48_kernel_param_11,
	.param .u64 Unknown48_kernel_param_12,
	.param .u64 Unknown48_kernel_param_13,
	.param .u64 Unknown48_kernel_param_14,
	.param .u64 Unknown48_kernel_param_15,
	.param .u64 Unknown48_kernel_param_16,
	.param .u64 Unknown48_kernel_param_17,
	.param .u64 Unknown48_kernel_param_18,
	.param .u64 Unknown48_kernel_param_19,
	.param .u64 Unknown48_kernel_param_20,
	.param .u64 Unknown48_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<23>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 25087;
	@%p1 bra 	LBB31_2;
	ld.param.u64 	%rd3, [Unknown48_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown48_kernel_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	mul.hi.u16 	%rs3, %rs1, 9363;
	sub.s16 	%rs4, %rs1, %rs3;
	shr.u16 	%rs5, %rs4, 1;
	add.s16 	%rs6, %rs5, %rs3;
	shr.u16 	%rs7, %rs6, 2;
	mul.lo.s16 	%rs8, %rs7, 7;
	sub.s16 	%rs9, %rs1, %rs8;
	cvt.u64.u16 	%rd6, %rs9;
	mul.hi.u16 	%rs10, %rs7, 9363;
	sub.s16 	%rs11, %rs7, %rs10;
	shr.u16 	%rs12, %rs11, 1;
	add.s16 	%rs13, %rs12, %rs10;
	shr.u16 	%rs14, %rs13, 2;
	mul.lo.s16 	%rs15, %rs14, 7;
	sub.s16 	%rs16, %rs7, %rs15;
	mul.hi.u16 	%rs17, %rs1, 20063;
	sub.s16 	%rs18, %rs1, %rs17;
	shr.u16 	%rs19, %rs18, 1;
	add.s16 	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 5;
	cvt.u32.u16 	%r4, %rs21;
	mul.wide.u32 	%rd7, %r4, 49;
	mul.lo.s16 	%rs22, %rs16, 7;
	cvt.u64.u16 	%rd8, %rs22;
	add.s64 	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
LBB31_2:
	ret;

}
	// .globl	Unknown49_kernel
.visible .entry Unknown49_kernel(
	.param .u64 Unknown49_kernel_param_0,
	.param .u64 Unknown49_kernel_param_1,
	.param .u64 Unknown49_kernel_param_2,
	.param .u64 Unknown49_kernel_param_3,
	.param .u64 Unknown49_kernel_param_4,
	.param .u64 Unknown49_kernel_param_5,
	.param .u64 Unknown49_kernel_param_6,
	.param .u64 Unknown49_kernel_param_7,
	.param .u64 Unknown49_kernel_param_8,
	.param .u64 Unknown49_kernel_param_9,
	.param .u64 Unknown49_kernel_param_10,
	.param .u64 Unknown49_kernel_param_11,
	.param .u64 Unknown49_kernel_param_12,
	.param .u64 Unknown49_kernel_param_13,
	.param .u64 Unknown49_kernel_param_14,
	.param .u64 Unknown49_kernel_param_15,
	.param .u64 Unknown49_kernel_param_16,
	.param .u64 Unknown49_kernel_param_17,
	.param .u64 Unknown49_kernel_param_18,
	.param .u64 Unknown49_kernel_param_19,
	.param .u64 Unknown49_kernel_param_20,
	.param .u64 Unknown49_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<21>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 2359295;
	@%p1 bra 	LBB32_2;
	ld.param.u64 	%rd3, [Unknown49_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown49_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	mul.hi.u32 	%r6, %r4, -1431655765;
	shr.u32 	%r7, %r6, 1;
	mul.lo.s32 	%r8, %r7, 3;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	mul.hi.u32 	%r10, %r7, -1431655765;
	shr.u32 	%r11, %r10, 1;
	mul.lo.s32 	%r12, %r11, 3;
	sub.s32 	%r13, %r7, %r12;
	mul.hi.u32 	%r14, %r4, 954437177;
	bfe.u32 	%r15, %r14, 1, 9;
	shr.u32 	%r16, %r14, 10;
	mul.lo.s32 	%r17, %r16, 4608;
	sub.s32 	%r18, %r4, %r17;
	cvt.u64.u32 	%rd7, %r18;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s32 	%r19, %r15, 9;
	cvt.u64.u32 	%rd9, %r19;
	mul.lo.s32 	%r20, %r13, 3;
	cvt.u64.u32 	%rd10, %r20;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB32_2:
	ret;

}
	// .globl	Unknown51_kernel
.visible .entry Unknown51_kernel(
	.param .u64 Unknown51_kernel_param_0,
	.param .u64 Unknown51_kernel_param_1,
	.param .u64 Unknown51_kernel_param_2,
	.param .u64 Unknown51_kernel_param_3,
	.param .u64 Unknown51_kernel_param_4,
	.param .u64 Unknown51_kernel_param_5,
	.param .u64 Unknown51_kernel_param_6,
	.param .u64 Unknown51_kernel_param_7,
	.param .u64 Unknown51_kernel_param_8,
	.param .u64 Unknown51_kernel_param_9,
	.param .u64 Unknown51_kernel_param_10,
	.param .u64 Unknown51_kernel_param_11,
	.param .u64 Unknown51_kernel_param_12,
	.param .u64 Unknown51_kernel_param_13,
	.param .u64 Unknown51_kernel_param_14,
	.param .u64 Unknown51_kernel_param_15,
	.param .u64 Unknown51_kernel_param_16,
	.param .u64 Unknown51_kernel_param_17,
	.param .u64 Unknown51_kernel_param_18,
	.param .u64 Unknown51_kernel_param_19,
	.param .u64 Unknown51_kernel_param_20,
	.param .u64 Unknown51_kernel_param_21,
	.param .u64 Unknown51_kernel_param_22,
	.param .u64 Unknown51_kernel_param_23,
	.param .u64 Unknown51_kernel_param_24,
	.param .u64 Unknown51_kernel_param_25,
	.param .u64 Unknown51_kernel_param_26,
	.param .u64 Unknown51_kernel_param_27,
	.param .u64 Unknown51_kernel_param_28,
	.param .u64 Unknown51_kernel_param_29,
	.param .u64 Unknown51_kernel_param_30,
	.param .u64 Unknown51_kernel_param_31,
	.param .u64 Unknown51_kernel_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<23>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 25087;
	@%p1 bra 	LBB33_2;
	ld.param.u64 	%rd4, [Unknown51_kernel_param_23];
	ld.param.u64 	%rd3, [Unknown51_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown51_kernel_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	mul.hi.u16 	%rs3, %rs1, 9363;
	sub.s16 	%rs4, %rs1, %rs3;
	shr.u16 	%rs5, %rs4, 1;
	add.s16 	%rs6, %rs5, %rs3;
	shr.u16 	%rs7, %rs6, 2;
	mul.lo.s16 	%rs8, %rs7, 7;
	sub.s16 	%rs9, %rs1, %rs8;
	cvt.u64.u16 	%rd7, %rs9;
	mul.hi.u16 	%rs10, %rs7, 9363;
	sub.s16 	%rs11, %rs7, %rs10;
	shr.u16 	%rs12, %rs11, 1;
	add.s16 	%rs13, %rs12, %rs10;
	shr.u16 	%rs14, %rs13, 2;
	mul.lo.s16 	%rs15, %rs14, 7;
	sub.s16 	%rs16, %rs7, %rs15;
	mul.hi.u16 	%rs17, %rs1, 20063;
	sub.s16 	%rs18, %rs1, %rs17;
	shr.u16 	%rs19, %rs18, 1;
	add.s16 	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 5;
	cvt.u32.u16 	%r4, %rs21;
	mul.wide.u32 	%rd8, %r4, 49;
	mul.lo.s16 	%rs22, %rs16, 7;
	cvt.u64.u16 	%rd9, %rs22;
	add.s64 	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
LBB33_2:
	ret;

}
	// .globl	Unknown52_kernel
.visible .entry Unknown52_kernel(
	.param .u64 Unknown52_kernel_param_0,
	.param .u64 Unknown52_kernel_param_1,
	.param .u64 Unknown52_kernel_param_2,
	.param .u64 Unknown52_kernel_param_3,
	.param .u64 Unknown52_kernel_param_4,
	.param .u64 Unknown52_kernel_param_5,
	.param .u64 Unknown52_kernel_param_6,
	.param .u64 Unknown52_kernel_param_7,
	.param .u64 Unknown52_kernel_param_8,
	.param .u64 Unknown52_kernel_param_9,
	.param .u64 Unknown52_kernel_param_10,
	.param .u64 Unknown52_kernel_param_11,
	.param .u64 Unknown52_kernel_param_12,
	.param .u64 Unknown52_kernel_param_13,
	.param .u64 Unknown52_kernel_param_14,
	.param .u64 Unknown52_kernel_param_15,
	.param .u64 Unknown52_kernel_param_16,
	.param .u64 Unknown52_kernel_param_17,
	.param .u64 Unknown52_kernel_param_18,
	.param .u64 Unknown52_kernel_param_19,
	.param .u64 Unknown52_kernel_param_20,
	.param .u64 Unknown52_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<21>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 2359295;
	@%p1 bra 	LBB34_2;
	ld.param.u64 	%rd3, [Unknown52_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown52_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	mul.hi.u32 	%r6, %r4, -1431655765;
	shr.u32 	%r7, %r6, 1;
	mul.lo.s32 	%r8, %r7, 3;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	mul.hi.u32 	%r10, %r7, -1431655765;
	shr.u32 	%r11, %r10, 1;
	mul.lo.s32 	%r12, %r11, 3;
	sub.s32 	%r13, %r7, %r12;
	mul.hi.u32 	%r14, %r4, 954437177;
	bfe.u32 	%r15, %r14, 1, 9;
	shr.u32 	%r16, %r14, 10;
	mul.lo.s32 	%r17, %r16, 4608;
	sub.s32 	%r18, %r4, %r17;
	cvt.u64.u32 	%rd7, %r18;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s32 	%r19, %r15, 9;
	cvt.u64.u32 	%rd9, %r19;
	mul.lo.s32 	%r20, %r13, 3;
	cvt.u64.u32 	%rd10, %r20;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB34_2:
	ret;

}
	// .globl	Unknown54_kernel
.visible .entry Unknown54_kernel(
	.param .u64 Unknown54_kernel_param_0,
	.param .u64 Unknown54_kernel_param_1,
	.param .u64 Unknown54_kernel_param_2,
	.param .u64 Unknown54_kernel_param_3,
	.param .u64 Unknown54_kernel_param_4,
	.param .u64 Unknown54_kernel_param_5,
	.param .u64 Unknown54_kernel_param_6,
	.param .u64 Unknown54_kernel_param_7,
	.param .u64 Unknown54_kernel_param_8,
	.param .u64 Unknown54_kernel_param_9,
	.param .u64 Unknown54_kernel_param_10,
	.param .u64 Unknown54_kernel_param_11,
	.param .u64 Unknown54_kernel_param_12,
	.param .u64 Unknown54_kernel_param_13,
	.param .u64 Unknown54_kernel_param_14,
	.param .u64 Unknown54_kernel_param_15,
	.param .u64 Unknown54_kernel_param_16,
	.param .u64 Unknown54_kernel_param_17,
	.param .u64 Unknown54_kernel_param_18,
	.param .u64 Unknown54_kernel_param_19,
	.param .u64 Unknown54_kernel_param_20,
	.param .u64 Unknown54_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<3>;
	.reg .b16 	%rs<23>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<14>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 25087;
	@%p1 bra 	LBB35_2;
	ld.param.u64 	%rd3, [Unknown54_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown54_kernel_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	mul.hi.u16 	%rs3, %rs1, 9363;
	sub.s16 	%rs4, %rs1, %rs3;
	shr.u16 	%rs5, %rs4, 1;
	add.s16 	%rs6, %rs5, %rs3;
	shr.u16 	%rs7, %rs6, 2;
	mul.lo.s16 	%rs8, %rs7, 7;
	sub.s16 	%rs9, %rs1, %rs8;
	cvt.u64.u16 	%rd6, %rs9;
	mul.hi.u16 	%rs10, %rs7, 9363;
	sub.s16 	%rs11, %rs7, %rs10;
	shr.u16 	%rs12, %rs11, 1;
	add.s16 	%rs13, %rs12, %rs10;
	shr.u16 	%rs14, %rs13, 2;
	mul.lo.s16 	%rs15, %rs14, 7;
	sub.s16 	%rs16, %rs7, %rs15;
	mul.hi.u16 	%rs17, %rs1, 20063;
	sub.s16 	%rs18, %rs1, %rs17;
	shr.u16 	%rs19, %rs18, 1;
	add.s16 	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 5;
	cvt.u32.u16 	%r4, %rs21;
	mul.wide.u32 	%rd7, %r4, 49;
	mul.lo.s16 	%rs22, %rs16, 7;
	cvt.u64.u16 	%rd8, %rs22;
	add.s64 	%rd9, %rd7, %rd6;
	add.s64 	%rd10, %rd9, %rd8;
	shl.b64 	%rd11, %rd10, 1;
	add.s64 	%rd12, %rd2, %rd11;
	ld.b16 	%h1, [%rd12];
	cvt.f32.f16 	%f1, %h1;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h2, %f3;
	add.s64 	%rd13, %rd3, %rd11;
	st.b16 	[%rd13], %h2;
LBB35_2:
	ret;

}
	// .globl	Unknown55_kernel
.visible .entry Unknown55_kernel(
	.param .u64 Unknown55_kernel_param_0,
	.param .u64 Unknown55_kernel_param_1,
	.param .u64 Unknown55_kernel_param_2,
	.param .u64 Unknown55_kernel_param_3,
	.param .u64 Unknown55_kernel_param_4,
	.param .u64 Unknown55_kernel_param_5,
	.param .u64 Unknown55_kernel_param_6,
	.param .u64 Unknown55_kernel_param_7,
	.param .u64 Unknown55_kernel_param_8,
	.param .u64 Unknown55_kernel_param_9,
	.param .u64 Unknown55_kernel_param_10,
	.param .u64 Unknown55_kernel_param_11,
	.param .u64 Unknown55_kernel_param_12,
	.param .u64 Unknown55_kernel_param_13,
	.param .u64 Unknown55_kernel_param_14,
	.param .u64 Unknown55_kernel_param_15,
	.param .u64 Unknown55_kernel_param_16,
	.param .u64 Unknown55_kernel_param_17,
	.param .u64 Unknown55_kernel_param_18,
	.param .u64 Unknown55_kernel_param_19,
	.param .u64 Unknown55_kernel_param_20,
	.param .u64 Unknown55_kernel_param_21
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<21>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<18>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd1, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd1, 2359295;
	@%p1 bra 	LBB36_2;
	ld.param.u64 	%rd3, [Unknown55_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown55_kernel_param_1];
	cvt.u32.u64 	%r4, %rd1;
	mul.hi.u32 	%r6, %r4, -1431655765;
	shr.u32 	%r7, %r6, 1;
	mul.lo.s32 	%r8, %r7, 3;
	sub.s32 	%r9, %r4, %r8;
	cvt.u64.u32 	%rd6, %r9;
	mul.hi.u32 	%r10, %r7, -1431655765;
	shr.u32 	%r11, %r10, 1;
	mul.lo.s32 	%r12, %r11, 3;
	sub.s32 	%r13, %r7, %r12;
	mul.hi.u32 	%r14, %r4, 954437177;
	bfe.u32 	%r15, %r14, 1, 9;
	shr.u32 	%r16, %r14, 10;
	mul.lo.s32 	%r17, %r16, 4608;
	sub.s32 	%r18, %r4, %r17;
	cvt.u64.u32 	%rd7, %r18;
	sub.s64 	%rd8, %rd1, %rd7;
	mul.lo.s32 	%r19, %r15, 9;
	cvt.u64.u32 	%rd9, %r19;
	mul.lo.s32 	%r20, %r13, 3;
	cvt.u64.u32 	%rd10, %r20;
	add.s64 	%rd11, %rd8, %rd6;
	add.s64 	%rd12, %rd11, %rd9;
	add.s64 	%rd13, %rd12, %rd10;
	shl.b64 	%rd14, %rd13, 2;
	add.s64 	%rd15, %rd2, %rd14;
	ld.f32 	%f1, [%rd15];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd16, %rd13, 1;
	add.s64 	%rd17, %rd3, %rd16;
	st.b16 	[%rd17], %h1;
LBB36_2:
	ret;

}
	// .globl	Unknown57_kernel
.visible .entry Unknown57_kernel(
	.param .u64 Unknown57_kernel_param_0,
	.param .u64 Unknown57_kernel_param_1,
	.param .u64 Unknown57_kernel_param_2,
	.param .u64 Unknown57_kernel_param_3,
	.param .u64 Unknown57_kernel_param_4,
	.param .u64 Unknown57_kernel_param_5,
	.param .u64 Unknown57_kernel_param_6,
	.param .u64 Unknown57_kernel_param_7,
	.param .u64 Unknown57_kernel_param_8,
	.param .u64 Unknown57_kernel_param_9,
	.param .u64 Unknown57_kernel_param_10,
	.param .u64 Unknown57_kernel_param_11,
	.param .u64 Unknown57_kernel_param_12,
	.param .u64 Unknown57_kernel_param_13,
	.param .u64 Unknown57_kernel_param_14,
	.param .u64 Unknown57_kernel_param_15,
	.param .u64 Unknown57_kernel_param_16,
	.param .u64 Unknown57_kernel_param_17,
	.param .u64 Unknown57_kernel_param_18,
	.param .u64 Unknown57_kernel_param_19,
	.param .u64 Unknown57_kernel_param_20,
	.param .u64 Unknown57_kernel_param_21,
	.param .u64 Unknown57_kernel_param_22,
	.param .u64 Unknown57_kernel_param_23,
	.param .u64 Unknown57_kernel_param_24,
	.param .u64 Unknown57_kernel_param_25,
	.param .u64 Unknown57_kernel_param_26,
	.param .u64 Unknown57_kernel_param_27,
	.param .u64 Unknown57_kernel_param_28,
	.param .u64 Unknown57_kernel_param_29,
	.param .u64 Unknown57_kernel_param_30,
	.param .u64 Unknown57_kernel_param_31,
	.param .u64 Unknown57_kernel_param_32
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<23>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<4>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 25087;
	@%p1 bra 	LBB37_2;
	ld.param.u64 	%rd4, [Unknown57_kernel_param_23];
	ld.param.u64 	%rd3, [Unknown57_kernel_param_12];
	ld.param.u64 	%rd2, [Unknown57_kernel_param_1];
	cvt.u16.u64 	%rs1, %rd1;
	mul.hi.u16 	%rs3, %rs1, 9363;
	sub.s16 	%rs4, %rs1, %rs3;
	shr.u16 	%rs5, %rs4, 1;
	add.s16 	%rs6, %rs5, %rs3;
	shr.u16 	%rs7, %rs6, 2;
	mul.lo.s16 	%rs8, %rs7, 7;
	sub.s16 	%rs9, %rs1, %rs8;
	cvt.u64.u16 	%rd7, %rs9;
	mul.hi.u16 	%rs10, %rs7, 9363;
	sub.s16 	%rs11, %rs7, %rs10;
	shr.u16 	%rs12, %rs11, 1;
	add.s16 	%rs13, %rs12, %rs10;
	shr.u16 	%rs14, %rs13, 2;
	mul.lo.s16 	%rs15, %rs14, 7;
	sub.s16 	%rs16, %rs7, %rs15;
	mul.hi.u16 	%rs17, %rs1, 20063;
	sub.s16 	%rs18, %rs1, %rs17;
	shr.u16 	%rs19, %rs18, 1;
	add.s16 	%rs20, %rs19, %rs17;
	shr.u16 	%rs21, %rs20, 5;
	cvt.u32.u16 	%r4, %rs21;
	mul.wide.u32 	%rd8, %r4, 49;
	mul.lo.s16 	%rs22, %rs16, 7;
	cvt.u64.u16 	%rd9, %rs22;
	add.s64 	%rd10, %rd8, %rd7;
	add.s64 	%rd11, %rd10, %rd9;
	shl.b64 	%rd12, %rd11, 1;
	add.s64 	%rd13, %rd2, %rd12;
	ld.b16 	%h1, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h2, [%rd14];
	add.rn.f16 	%h3, %h1, %h2;
	cvt.f32.f16 	%f1, %h3;
	mov.f32 	%f2, 0f00000000;
	max.f32 	%f3, %f1, %f2;
	cvt.rn.f16.f32 	%h4, %f3;
	add.s64 	%rd15, %rd4, %rd12;
	st.b16 	[%rd15], %h4;
LBB37_2:
	ret;

}
	// .globl	Unknown58_kernel
.visible .entry Unknown58_kernel(
	.param .u64 Unknown58_kernel_param_0,
	.param .u64 Unknown58_kernel_param_1,
	.param .u64 Unknown58_kernel_param_2,
	.param .u64 Unknown58_kernel_param_3,
	.param .u64 Unknown58_kernel_param_4,
	.param .u64 Unknown58_kernel_param_5,
	.param .u64 Unknown58_kernel_param_6,
	.param .u64 Unknown58_kernel_param_7,
	.param .u64 Unknown58_kernel_param_8,
	.param .u64 Unknown58_kernel_param_9,
	.param .u64 Unknown58_kernel_param_10,
	.param .u64 Unknown58_kernel_param_11,
	.param .u64 Unknown58_kernel_param_12,
	.param .u64 Unknown58_kernel_param_13
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<4>;
	.reg .b32 	%r<4>;
	.reg .b64 	%rd<9>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 511;
	@%p1 bra 	LBB38_2;
	ld.param.u64 	%rd3, [Unknown58_kernel_param_1];
	ld.param.u64 	%rd7, [Unknown58_kernel_param_8];
	shl.b64 	%rd8, %rd6, 1;
	add.s64 	%rd1, %rd3, %rd8;
	add.s64 	%rd2, %rd7, %rd8;
	ld.b16 	%h1, [%rd1];
	mov.b16 	%h2, 0x2539;
	mul.rn.f16 	%h3, %h1, %h2;
	st.b16 	[%rd2], %h3;
LBB38_2:
	ret;

}
	// .globl	Unknown59_kernel
.visible .entry Unknown59_kernel(
	.param .u64 Unknown59_kernel_param_0,
	.param .u64 Unknown59_kernel_param_1,
	.param .u64 Unknown59_kernel_param_2,
	.param .u64 Unknown59_kernel_param_3,
	.param .u64 Unknown59_kernel_param_4,
	.param .u64 Unknown59_kernel_param_5,
	.param .u64 Unknown59_kernel_param_6,
	.param .u64 Unknown59_kernel_param_7,
	.param .u64 Unknown59_kernel_param_8,
	.param .u64 Unknown59_kernel_param_9,
	.param .u64 Unknown59_kernel_param_10,
	.param .u64 Unknown59_kernel_param_11,
	.param .u64 Unknown59_kernel_param_12,
	.param .u64 Unknown59_kernel_param_13
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<10>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd4, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd5, %r1, %r3;
	add.s64 	%rd6, %rd5, %rd4;
	setp.gt.u64 	%p1, %rd6, 511999;
	@%p1 bra 	LBB39_2;
	ld.param.u64 	%rd3, [Unknown59_kernel_param_1];
	ld.param.u64 	%rd7, [Unknown59_kernel_param_8];
	shl.b64 	%rd8, %rd6, 2;
	add.s64 	%rd1, %rd3, %rd8;
	shl.b64 	%rd9, %rd6, 1;
	add.s64 	%rd2, %rd7, %rd9;
	ld.f32 	%f1, [%rd1];
	cvt.rn.f16.f32 	%h1, %f1;
	st.b16 	[%rd2], %h1;
LBB39_2:
	ret;

}
	// .globl	Unknown60_kernel
.visible .entry Unknown60_kernel(
	.param .u64 Unknown60_kernel_param_0,
	.param .u64 Unknown60_kernel_param_1,
	.param .u64 Unknown60_kernel_param_2,
	.param .u64 Unknown60_kernel_param_3,
	.param .u64 Unknown60_kernel_param_4,
	.param .u64 Unknown60_kernel_param_5,
	.param .u64 Unknown60_kernel_param_6,
	.param .u64 Unknown60_kernel_param_7,
	.param .u64 Unknown60_kernel_param_8,
	.param .u64 Unknown60_kernel_param_9,
	.param .u64 Unknown60_kernel_param_10,
	.param .u64 Unknown60_kernel_param_11,
	.param .u64 Unknown60_kernel_param_12,
	.param .u64 Unknown60_kernel_param_13,
	.param .u64 Unknown60_kernel_param_14,
	.param .u64 Unknown60_kernel_param_15,
	.param .u64 Unknown60_kernel_param_16,
	.param .u64 Unknown60_kernel_param_17,
	.param .u64 Unknown60_kernel_param_18,
	.param .u64 Unknown60_kernel_param_19,
	.param .u64 Unknown60_kernel_param_20,
	.param .u64 Unknown60_kernel_param_21,
	.param .u64 Unknown60_kernel_param_22,
	.param .u64 Unknown60_kernel_param_23
)
{
	.reg .pred 	%p<2>;
	.reg .b16 	%h<5>;
	.reg .b16 	%rs<7>;
	.reg .b32 	%r<5>;
	.reg .f32 	%f<2>;
	.reg .b64 	%rd<16>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd6, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd7, %r1, %r3;
	add.s64 	%rd1, %rd7, %rd6;
	setp.gt.u64 	%p1, %rd1, 999;
	@%p1 bra 	LBB40_2;
	ld.param.u64 	%rd5, [Unknown60_kernel_param_18];
	ld.param.u64 	%rd4, [Unknown60_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown60_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown60_kernel_param_1];
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd2, %rd8;
	ld.f32 	%f1, [%rd9];
	cvt.rn.f16.f32 	%h1, %f1;
	shl.b64 	%rd10, %rd1, 1;
	add.s64 	%rd11, %rd3, %rd10;
	st.b16 	[%rd11], %h1;
	cvt.u16.u64 	%rs1, %rd1;
	shr.u16 	%rs2, %rs1, 3;
	mul.hi.u16 	%rs3, %rs2, 8389;
	shr.u16 	%rs4, %rs3, 4;
	mul.lo.s16 	%rs5, %rs4, 1000;
	sub.s16 	%rs6, %rs1, %rs5;
	cvt.u32.u16 	%r4, %rs6;
	mul.wide.u32 	%rd12, %r4, 2;
	add.s64 	%rd13, %rd4, %rd12;
	ld.b16 	%h2, [%rd13];
	add.s64 	%rd14, %rd3, %rd12;
	ld.b16 	%h3, [%rd14];
	add.rn.f16 	%h4, %h2, %h3;
	add.s64 	%rd15, %rd5, %rd12;
	st.b16 	[%rd15], %h4;
LBB40_2:
	ret;

}
	// .globl	Unknown61_kernel
.visible .entry Unknown61_kernel(
	.param .u64 Unknown61_kernel_param_0,
	.param .u64 Unknown61_kernel_param_1,
	.param .u64 Unknown61_kernel_param_2,
	.param .u64 Unknown61_kernel_param_3,
	.param .u64 Unknown61_kernel_param_4,
	.param .u64 Unknown61_kernel_param_5,
	.param .u64 Unknown61_kernel_param_6,
	.param .u64 Unknown61_kernel_param_7,
	.param .u64 Unknown61_kernel_param_8,
	.param .u64 Unknown61_kernel_param_9,
	.param .u64 Unknown61_kernel_param_10,
	.param .u64 Unknown61_kernel_param_11,
	.param .u64 Unknown61_kernel_param_12,
	.param .u64 Unknown61_kernel_param_13,
	.param .u64 Unknown61_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	LBB41_2;
	ld.param.u64 	%rd4, [Unknown61_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown61_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown61_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB41_2:
	ret;

}
	// .globl	Unknown62_kernel
.visible .entry Unknown62_kernel(
	.param .u64 Unknown62_kernel_param_0,
	.param .u64 Unknown62_kernel_param_1,
	.param .u64 Unknown62_kernel_param_2,
	.param .u64 Unknown62_kernel_param_3,
	.param .u64 Unknown62_kernel_param_4,
	.param .u64 Unknown62_kernel_param_5,
	.param .u64 Unknown62_kernel_param_6,
	.param .u64 Unknown62_kernel_param_7,
	.param .u64 Unknown62_kernel_param_8,
	.param .u64 Unknown62_kernel_param_9,
	.param .u64 Unknown62_kernel_param_10,
	.param .u64 Unknown62_kernel_param_11,
	.param .u64 Unknown62_kernel_param_12,
	.param .u64 Unknown62_kernel_param_13,
	.param .u64 Unknown62_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	LBB42_2;
	ld.param.u64 	%rd4, [Unknown62_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown62_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown62_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB42_2:
	ret;

}
	// .globl	Unknown63_kernel
.visible .entry Unknown63_kernel(
	.param .u64 Unknown63_kernel_param_0,
	.param .u64 Unknown63_kernel_param_1,
	.param .u64 Unknown63_kernel_param_2,
	.param .u64 Unknown63_kernel_param_3,
	.param .u64 Unknown63_kernel_param_4,
	.param .u64 Unknown63_kernel_param_5,
	.param .u64 Unknown63_kernel_param_6,
	.param .u64 Unknown63_kernel_param_7,
	.param .u64 Unknown63_kernel_param_8,
	.param .u64 Unknown63_kernel_param_9,
	.param .u64 Unknown63_kernel_param_10,
	.param .u64 Unknown63_kernel_param_11,
	.param .u64 Unknown63_kernel_param_12,
	.param .u64 Unknown63_kernel_param_13,
	.param .u64 Unknown63_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	LBB43_2;
	ld.param.u64 	%rd4, [Unknown63_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown63_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown63_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB43_2:
	ret;

}
	// .globl	Unknown64_kernel
.visible .entry Unknown64_kernel(
	.param .u64 Unknown64_kernel_param_0,
	.param .u64 Unknown64_kernel_param_1,
	.param .u64 Unknown64_kernel_param_2,
	.param .u64 Unknown64_kernel_param_3,
	.param .u64 Unknown64_kernel_param_4,
	.param .u64 Unknown64_kernel_param_5,
	.param .u64 Unknown64_kernel_param_6,
	.param .u64 Unknown64_kernel_param_7,
	.param .u64 Unknown64_kernel_param_8,
	.param .u64 Unknown64_kernel_param_9,
	.param .u64 Unknown64_kernel_param_10,
	.param .u64 Unknown64_kernel_param_11,
	.param .u64 Unknown64_kernel_param_12,
	.param .u64 Unknown64_kernel_param_13,
	.param .u64 Unknown64_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	LBB44_2;
	ld.param.u64 	%rd4, [Unknown64_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown64_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown64_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB44_2:
	ret;

}
	// .globl	Unknown65_kernel
.visible .entry Unknown65_kernel(
	.param .u64 Unknown65_kernel_param_0,
	.param .u64 Unknown65_kernel_param_1,
	.param .u64 Unknown65_kernel_param_2,
	.param .u64 Unknown65_kernel_param_3,
	.param .u64 Unknown65_kernel_param_4,
	.param .u64 Unknown65_kernel_param_5,
	.param .u64 Unknown65_kernel_param_6,
	.param .u64 Unknown65_kernel_param_7,
	.param .u64 Unknown65_kernel_param_8,
	.param .u64 Unknown65_kernel_param_9,
	.param .u64 Unknown65_kernel_param_10,
	.param .u64 Unknown65_kernel_param_11,
	.param .u64 Unknown65_kernel_param_12,
	.param .u64 Unknown65_kernel_param_13,
	.param .u64 Unknown65_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	LBB45_2;
	ld.param.u64 	%rd4, [Unknown65_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown65_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown65_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB45_2:
	ret;

}
	// .globl	Unknown66_kernel
.visible .entry Unknown66_kernel(
	.param .u64 Unknown66_kernel_param_0,
	.param .u64 Unknown66_kernel_param_1,
	.param .u64 Unknown66_kernel_param_2,
	.param .u64 Unknown66_kernel_param_3,
	.param .u64 Unknown66_kernel_param_4,
	.param .u64 Unknown66_kernel_param_5,
	.param .u64 Unknown66_kernel_param_6,
	.param .u64 Unknown66_kernel_param_7,
	.param .u64 Unknown66_kernel_param_8,
	.param .u64 Unknown66_kernel_param_9,
	.param .u64 Unknown66_kernel_param_10,
	.param .u64 Unknown66_kernel_param_11,
	.param .u64 Unknown66_kernel_param_12,
	.param .u64 Unknown66_kernel_param_13,
	.param .u64 Unknown66_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	LBB46_2;
	ld.param.u64 	%rd4, [Unknown66_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown66_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown66_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB46_2:
	ret;

}
	// .globl	Unknown67_kernel
.visible .entry Unknown67_kernel(
	.param .u64 Unknown67_kernel_param_0,
	.param .u64 Unknown67_kernel_param_1,
	.param .u64 Unknown67_kernel_param_2,
	.param .u64 Unknown67_kernel_param_3,
	.param .u64 Unknown67_kernel_param_4,
	.param .u64 Unknown67_kernel_param_5,
	.param .u64 Unknown67_kernel_param_6,
	.param .u64 Unknown67_kernel_param_7,
	.param .u64 Unknown67_kernel_param_8,
	.param .u64 Unknown67_kernel_param_9,
	.param .u64 Unknown67_kernel_param_10,
	.param .u64 Unknown67_kernel_param_11,
	.param .u64 Unknown67_kernel_param_12,
	.param .u64 Unknown67_kernel_param_13,
	.param .u64 Unknown67_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	LBB47_2;
	ld.param.u64 	%rd4, [Unknown67_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown67_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown67_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB47_2:
	ret;

}
	// .globl	Unknown68_kernel
.visible .entry Unknown68_kernel(
	.param .u64 Unknown68_kernel_param_0,
	.param .u64 Unknown68_kernel_param_1,
	.param .u64 Unknown68_kernel_param_2,
	.param .u64 Unknown68_kernel_param_3,
	.param .u64 Unknown68_kernel_param_4,
	.param .u64 Unknown68_kernel_param_5,
	.param .u64 Unknown68_kernel_param_6,
	.param .u64 Unknown68_kernel_param_7,
	.param .u64 Unknown68_kernel_param_8,
	.param .u64 Unknown68_kernel_param_9,
	.param .u64 Unknown68_kernel_param_10,
	.param .u64 Unknown68_kernel_param_11,
	.param .u64 Unknown68_kernel_param_12,
	.param .u64 Unknown68_kernel_param_13,
	.param .u64 Unknown68_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	LBB48_2;
	ld.param.u64 	%rd4, [Unknown68_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown68_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown68_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB48_2:
	ret;

}
	// .globl	Unknown69_kernel
.visible .entry Unknown69_kernel(
	.param .u64 Unknown69_kernel_param_0,
	.param .u64 Unknown69_kernel_param_1,
	.param .u64 Unknown69_kernel_param_2,
	.param .u64 Unknown69_kernel_param_3,
	.param .u64 Unknown69_kernel_param_4,
	.param .u64 Unknown69_kernel_param_5,
	.param .u64 Unknown69_kernel_param_6,
	.param .u64 Unknown69_kernel_param_7,
	.param .u64 Unknown69_kernel_param_8,
	.param .u64 Unknown69_kernel_param_9,
	.param .u64 Unknown69_kernel_param_10,
	.param .u64 Unknown69_kernel_param_11,
	.param .u64 Unknown69_kernel_param_12,
	.param .u64 Unknown69_kernel_param_13,
	.param .u64 Unknown69_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	LBB49_2;
	ld.param.u64 	%rd4, [Unknown69_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown69_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown69_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB49_2:
	ret;

}
	// .globl	Unknown70_kernel
.visible .entry Unknown70_kernel(
	.param .u64 Unknown70_kernel_param_0,
	.param .u64 Unknown70_kernel_param_1,
	.param .u64 Unknown70_kernel_param_2,
	.param .u64 Unknown70_kernel_param_3,
	.param .u64 Unknown70_kernel_param_4,
	.param .u64 Unknown70_kernel_param_5,
	.param .u64 Unknown70_kernel_param_6,
	.param .u64 Unknown70_kernel_param_7,
	.param .u64 Unknown70_kernel_param_8,
	.param .u64 Unknown70_kernel_param_9,
	.param .u64 Unknown70_kernel_param_10,
	.param .u64 Unknown70_kernel_param_11,
	.param .u64 Unknown70_kernel_param_12,
	.param .u64 Unknown70_kernel_param_13,
	.param .u64 Unknown70_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 63;
	@%p1 bra 	LBB50_2;
	ld.param.u64 	%rd4, [Unknown70_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown70_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown70_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB50_2:
	ret;

}
	// .globl	Unknown71_kernel
.visible .entry Unknown71_kernel(
	.param .u64 Unknown71_kernel_param_0,
	.param .u64 Unknown71_kernel_param_1,
	.param .u64 Unknown71_kernel_param_2,
	.param .u64 Unknown71_kernel_param_3,
	.param .u64 Unknown71_kernel_param_4,
	.param .u64 Unknown71_kernel_param_5,
	.param .u64 Unknown71_kernel_param_6,
	.param .u64 Unknown71_kernel_param_7,
	.param .u64 Unknown71_kernel_param_8,
	.param .u64 Unknown71_kernel_param_9,
	.param .u64 Unknown71_kernel_param_10,
	.param .u64 Unknown71_kernel_param_11,
	.param .u64 Unknown71_kernel_param_12,
	.param .u64 Unknown71_kernel_param_13,
	.param .u64 Unknown71_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	LBB51_2;
	ld.param.u64 	%rd4, [Unknown71_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown71_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown71_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB51_2:
	ret;

}
	// .globl	Unknown72_kernel
.visible .entry Unknown72_kernel(
	.param .u64 Unknown72_kernel_param_0,
	.param .u64 Unknown72_kernel_param_1,
	.param .u64 Unknown72_kernel_param_2,
	.param .u64 Unknown72_kernel_param_3,
	.param .u64 Unknown72_kernel_param_4,
	.param .u64 Unknown72_kernel_param_5,
	.param .u64 Unknown72_kernel_param_6,
	.param .u64 Unknown72_kernel_param_7,
	.param .u64 Unknown72_kernel_param_8,
	.param .u64 Unknown72_kernel_param_9,
	.param .u64 Unknown72_kernel_param_10,
	.param .u64 Unknown72_kernel_param_11,
	.param .u64 Unknown72_kernel_param_12,
	.param .u64 Unknown72_kernel_param_13,
	.param .u64 Unknown72_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	LBB52_2;
	ld.param.u64 	%rd4, [Unknown72_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown72_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown72_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB52_2:
	ret;

}
	// .globl	Unknown73_kernel
.visible .entry Unknown73_kernel(
	.param .u64 Unknown73_kernel_param_0,
	.param .u64 Unknown73_kernel_param_1,
	.param .u64 Unknown73_kernel_param_2,
	.param .u64 Unknown73_kernel_param_3,
	.param .u64 Unknown73_kernel_param_4,
	.param .u64 Unknown73_kernel_param_5,
	.param .u64 Unknown73_kernel_param_6,
	.param .u64 Unknown73_kernel_param_7,
	.param .u64 Unknown73_kernel_param_8,
	.param .u64 Unknown73_kernel_param_9,
	.param .u64 Unknown73_kernel_param_10,
	.param .u64 Unknown73_kernel_param_11,
	.param .u64 Unknown73_kernel_param_12,
	.param .u64 Unknown73_kernel_param_13,
	.param .u64 Unknown73_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	LBB53_2;
	ld.param.u64 	%rd4, [Unknown73_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown73_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown73_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB53_2:
	ret;

}
	// .globl	Unknown74_kernel
.visible .entry Unknown74_kernel(
	.param .u64 Unknown74_kernel_param_0,
	.param .u64 Unknown74_kernel_param_1,
	.param .u64 Unknown74_kernel_param_2,
	.param .u64 Unknown74_kernel_param_3,
	.param .u64 Unknown74_kernel_param_4,
	.param .u64 Unknown74_kernel_param_5,
	.param .u64 Unknown74_kernel_param_6,
	.param .u64 Unknown74_kernel_param_7,
	.param .u64 Unknown74_kernel_param_8,
	.param .u64 Unknown74_kernel_param_9,
	.param .u64 Unknown74_kernel_param_10,
	.param .u64 Unknown74_kernel_param_11,
	.param .u64 Unknown74_kernel_param_12,
	.param .u64 Unknown74_kernel_param_13,
	.param .u64 Unknown74_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	LBB54_2;
	ld.param.u64 	%rd4, [Unknown74_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown74_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown74_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB54_2:
	ret;

}
	// .globl	Unknown75_kernel
.visible .entry Unknown75_kernel(
	.param .u64 Unknown75_kernel_param_0,
	.param .u64 Unknown75_kernel_param_1,
	.param .u64 Unknown75_kernel_param_2,
	.param .u64 Unknown75_kernel_param_3,
	.param .u64 Unknown75_kernel_param_4,
	.param .u64 Unknown75_kernel_param_5,
	.param .u64 Unknown75_kernel_param_6,
	.param .u64 Unknown75_kernel_param_7,
	.param .u64 Unknown75_kernel_param_8,
	.param .u64 Unknown75_kernel_param_9,
	.param .u64 Unknown75_kernel_param_10,
	.param .u64 Unknown75_kernel_param_11,
	.param .u64 Unknown75_kernel_param_12,
	.param .u64 Unknown75_kernel_param_13,
	.param .u64 Unknown75_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	LBB55_2;
	ld.param.u64 	%rd4, [Unknown75_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown75_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown75_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB55_2:
	ret;

}
	// .globl	Unknown76_kernel
.visible .entry Unknown76_kernel(
	.param .u64 Unknown76_kernel_param_0,
	.param .u64 Unknown76_kernel_param_1,
	.param .u64 Unknown76_kernel_param_2,
	.param .u64 Unknown76_kernel_param_3,
	.param .u64 Unknown76_kernel_param_4,
	.param .u64 Unknown76_kernel_param_5,
	.param .u64 Unknown76_kernel_param_6,
	.param .u64 Unknown76_kernel_param_7,
	.param .u64 Unknown76_kernel_param_8,
	.param .u64 Unknown76_kernel_param_9,
	.param .u64 Unknown76_kernel_param_10,
	.param .u64 Unknown76_kernel_param_11,
	.param .u64 Unknown76_kernel_param_12,
	.param .u64 Unknown76_kernel_param_13,
	.param .u64 Unknown76_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	LBB56_2;
	ld.param.u64 	%rd4, [Unknown76_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown76_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown76_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB56_2:
	ret;

}
	// .globl	Unknown77_kernel
.visible .entry Unknown77_kernel(
	.param .u64 Unknown77_kernel_param_0,
	.param .u64 Unknown77_kernel_param_1,
	.param .u64 Unknown77_kernel_param_2,
	.param .u64 Unknown77_kernel_param_3,
	.param .u64 Unknown77_kernel_param_4,
	.param .u64 Unknown77_kernel_param_5,
	.param .u64 Unknown77_kernel_param_6,
	.param .u64 Unknown77_kernel_param_7,
	.param .u64 Unknown77_kernel_param_8,
	.param .u64 Unknown77_kernel_param_9,
	.param .u64 Unknown77_kernel_param_10,
	.param .u64 Unknown77_kernel_param_11,
	.param .u64 Unknown77_kernel_param_12,
	.param .u64 Unknown77_kernel_param_13,
	.param .u64 Unknown77_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	LBB57_2;
	ld.param.u64 	%rd4, [Unknown77_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown77_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown77_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB57_2:
	ret;

}
	// .globl	Unknown78_kernel
.visible .entry Unknown78_kernel(
	.param .u64 Unknown78_kernel_param_0,
	.param .u64 Unknown78_kernel_param_1,
	.param .u64 Unknown78_kernel_param_2,
	.param .u64 Unknown78_kernel_param_3,
	.param .u64 Unknown78_kernel_param_4,
	.param .u64 Unknown78_kernel_param_5,
	.param .u64 Unknown78_kernel_param_6,
	.param .u64 Unknown78_kernel_param_7,
	.param .u64 Unknown78_kernel_param_8,
	.param .u64 Unknown78_kernel_param_9,
	.param .u64 Unknown78_kernel_param_10,
	.param .u64 Unknown78_kernel_param_11,
	.param .u64 Unknown78_kernel_param_12,
	.param .u64 Unknown78_kernel_param_13,
	.param .u64 Unknown78_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	LBB58_2;
	ld.param.u64 	%rd4, [Unknown78_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown78_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown78_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB58_2:
	ret;

}
	// .globl	Unknown79_kernel
.visible .entry Unknown79_kernel(
	.param .u64 Unknown79_kernel_param_0,
	.param .u64 Unknown79_kernel_param_1,
	.param .u64 Unknown79_kernel_param_2,
	.param .u64 Unknown79_kernel_param_3,
	.param .u64 Unknown79_kernel_param_4,
	.param .u64 Unknown79_kernel_param_5,
	.param .u64 Unknown79_kernel_param_6,
	.param .u64 Unknown79_kernel_param_7,
	.param .u64 Unknown79_kernel_param_8,
	.param .u64 Unknown79_kernel_param_9,
	.param .u64 Unknown79_kernel_param_10,
	.param .u64 Unknown79_kernel_param_11,
	.param .u64 Unknown79_kernel_param_12,
	.param .u64 Unknown79_kernel_param_13,
	.param .u64 Unknown79_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	LBB59_2;
	ld.param.u64 	%rd4, [Unknown79_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown79_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown79_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB59_2:
	ret;

}
	// .globl	Unknown80_kernel
.visible .entry Unknown80_kernel(
	.param .u64 Unknown80_kernel_param_0,
	.param .u64 Unknown80_kernel_param_1,
	.param .u64 Unknown80_kernel_param_2,
	.param .u64 Unknown80_kernel_param_3,
	.param .u64 Unknown80_kernel_param_4,
	.param .u64 Unknown80_kernel_param_5,
	.param .u64 Unknown80_kernel_param_6,
	.param .u64 Unknown80_kernel_param_7,
	.param .u64 Unknown80_kernel_param_8,
	.param .u64 Unknown80_kernel_param_9,
	.param .u64 Unknown80_kernel_param_10,
	.param .u64 Unknown80_kernel_param_11,
	.param .u64 Unknown80_kernel_param_12,
	.param .u64 Unknown80_kernel_param_13,
	.param .u64 Unknown80_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 127;
	@%p1 bra 	LBB60_2;
	ld.param.u64 	%rd4, [Unknown80_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown80_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown80_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB60_2:
	ret;

}
	// .globl	Unknown81_kernel
.visible .entry Unknown81_kernel(
	.param .u64 Unknown81_kernel_param_0,
	.param .u64 Unknown81_kernel_param_1,
	.param .u64 Unknown81_kernel_param_2,
	.param .u64 Unknown81_kernel_param_3,
	.param .u64 Unknown81_kernel_param_4,
	.param .u64 Unknown81_kernel_param_5,
	.param .u64 Unknown81_kernel_param_6,
	.param .u64 Unknown81_kernel_param_7,
	.param .u64 Unknown81_kernel_param_8,
	.param .u64 Unknown81_kernel_param_9,
	.param .u64 Unknown81_kernel_param_10,
	.param .u64 Unknown81_kernel_param_11,
	.param .u64 Unknown81_kernel_param_12,
	.param .u64 Unknown81_kernel_param_13,
	.param .u64 Unknown81_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	LBB61_2;
	ld.param.u64 	%rd4, [Unknown81_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown81_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown81_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB61_2:
	ret;

}
	// .globl	Unknown82_kernel
.visible .entry Unknown82_kernel(
	.param .u64 Unknown82_kernel_param_0,
	.param .u64 Unknown82_kernel_param_1,
	.param .u64 Unknown82_kernel_param_2,
	.param .u64 Unknown82_kernel_param_3,
	.param .u64 Unknown82_kernel_param_4,
	.param .u64 Unknown82_kernel_param_5,
	.param .u64 Unknown82_kernel_param_6,
	.param .u64 Unknown82_kernel_param_7,
	.param .u64 Unknown82_kernel_param_8,
	.param .u64 Unknown82_kernel_param_9,
	.param .u64 Unknown82_kernel_param_10,
	.param .u64 Unknown82_kernel_param_11,
	.param .u64 Unknown82_kernel_param_12,
	.param .u64 Unknown82_kernel_param_13,
	.param .u64 Unknown82_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	LBB62_2;
	ld.param.u64 	%rd4, [Unknown82_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown82_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown82_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB62_2:
	ret;

}
	// .globl	Unknown83_kernel
.visible .entry Unknown83_kernel(
	.param .u64 Unknown83_kernel_param_0,
	.param .u64 Unknown83_kernel_param_1,
	.param .u64 Unknown83_kernel_param_2,
	.param .u64 Unknown83_kernel_param_3,
	.param .u64 Unknown83_kernel_param_4,
	.param .u64 Unknown83_kernel_param_5,
	.param .u64 Unknown83_kernel_param_6,
	.param .u64 Unknown83_kernel_param_7,
	.param .u64 Unknown83_kernel_param_8,
	.param .u64 Unknown83_kernel_param_9,
	.param .u64 Unknown83_kernel_param_10,
	.param .u64 Unknown83_kernel_param_11,
	.param .u64 Unknown83_kernel_param_12,
	.param .u64 Unknown83_kernel_param_13,
	.param .u64 Unknown83_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	LBB63_2;
	ld.param.u64 	%rd4, [Unknown83_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown83_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown83_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB63_2:
	ret;

}
	// .globl	Unknown84_kernel
.visible .entry Unknown84_kernel(
	.param .u64 Unknown84_kernel_param_0,
	.param .u64 Unknown84_kernel_param_1,
	.param .u64 Unknown84_kernel_param_2,
	.param .u64 Unknown84_kernel_param_3,
	.param .u64 Unknown84_kernel_param_4,
	.param .u64 Unknown84_kernel_param_5,
	.param .u64 Unknown84_kernel_param_6,
	.param .u64 Unknown84_kernel_param_7,
	.param .u64 Unknown84_kernel_param_8,
	.param .u64 Unknown84_kernel_param_9,
	.param .u64 Unknown84_kernel_param_10,
	.param .u64 Unknown84_kernel_param_11,
	.param .u64 Unknown84_kernel_param_12,
	.param .u64 Unknown84_kernel_param_13,
	.param .u64 Unknown84_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	LBB64_2;
	ld.param.u64 	%rd4, [Unknown84_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown84_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown84_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB64_2:
	ret;

}
	// .globl	Unknown85_kernel
.visible .entry Unknown85_kernel(
	.param .u64 Unknown85_kernel_param_0,
	.param .u64 Unknown85_kernel_param_1,
	.param .u64 Unknown85_kernel_param_2,
	.param .u64 Unknown85_kernel_param_3,
	.param .u64 Unknown85_kernel_param_4,
	.param .u64 Unknown85_kernel_param_5,
	.param .u64 Unknown85_kernel_param_6,
	.param .u64 Unknown85_kernel_param_7,
	.param .u64 Unknown85_kernel_param_8,
	.param .u64 Unknown85_kernel_param_9,
	.param .u64 Unknown85_kernel_param_10,
	.param .u64 Unknown85_kernel_param_11,
	.param .u64 Unknown85_kernel_param_12,
	.param .u64 Unknown85_kernel_param_13,
	.param .u64 Unknown85_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	LBB65_2;
	ld.param.u64 	%rd4, [Unknown85_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown85_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown85_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB65_2:
	ret;

}
	// .globl	Unknown86_kernel
.visible .entry Unknown86_kernel(
	.param .u64 Unknown86_kernel_param_0,
	.param .u64 Unknown86_kernel_param_1,
	.param .u64 Unknown86_kernel_param_2,
	.param .u64 Unknown86_kernel_param_3,
	.param .u64 Unknown86_kernel_param_4,
	.param .u64 Unknown86_kernel_param_5,
	.param .u64 Unknown86_kernel_param_6,
	.param .u64 Unknown86_kernel_param_7,
	.param .u64 Unknown86_kernel_param_8,
	.param .u64 Unknown86_kernel_param_9,
	.param .u64 Unknown86_kernel_param_10,
	.param .u64 Unknown86_kernel_param_11,
	.param .u64 Unknown86_kernel_param_12,
	.param .u64 Unknown86_kernel_param_13,
	.param .u64 Unknown86_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	LBB66_2;
	ld.param.u64 	%rd4, [Unknown86_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown86_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown86_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB66_2:
	ret;

}
	// .globl	Unknown87_kernel
.visible .entry Unknown87_kernel(
	.param .u64 Unknown87_kernel_param_0,
	.param .u64 Unknown87_kernel_param_1,
	.param .u64 Unknown87_kernel_param_2,
	.param .u64 Unknown87_kernel_param_3,
	.param .u64 Unknown87_kernel_param_4,
	.param .u64 Unknown87_kernel_param_5,
	.param .u64 Unknown87_kernel_param_6,
	.param .u64 Unknown87_kernel_param_7,
	.param .u64 Unknown87_kernel_param_8,
	.param .u64 Unknown87_kernel_param_9,
	.param .u64 Unknown87_kernel_param_10,
	.param .u64 Unknown87_kernel_param_11,
	.param .u64 Unknown87_kernel_param_12,
	.param .u64 Unknown87_kernel_param_13,
	.param .u64 Unknown87_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	LBB67_2;
	ld.param.u64 	%rd4, [Unknown87_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown87_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown87_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB67_2:
	ret;

}
	// .globl	Unknown88_kernel
.visible .entry Unknown88_kernel(
	.param .u64 Unknown88_kernel_param_0,
	.param .u64 Unknown88_kernel_param_1,
	.param .u64 Unknown88_kernel_param_2,
	.param .u64 Unknown88_kernel_param_3,
	.param .u64 Unknown88_kernel_param_4,
	.param .u64 Unknown88_kernel_param_5,
	.param .u64 Unknown88_kernel_param_6,
	.param .u64 Unknown88_kernel_param_7,
	.param .u64 Unknown88_kernel_param_8,
	.param .u64 Unknown88_kernel_param_9,
	.param .u64 Unknown88_kernel_param_10,
	.param .u64 Unknown88_kernel_param_11,
	.param .u64 Unknown88_kernel_param_12,
	.param .u64 Unknown88_kernel_param_13,
	.param .u64 Unknown88_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	LBB68_2;
	ld.param.u64 	%rd4, [Unknown88_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown88_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown88_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB68_2:
	ret;

}
	// .globl	Unknown89_kernel
.visible .entry Unknown89_kernel(
	.param .u64 Unknown89_kernel_param_0,
	.param .u64 Unknown89_kernel_param_1,
	.param .u64 Unknown89_kernel_param_2,
	.param .u64 Unknown89_kernel_param_3,
	.param .u64 Unknown89_kernel_param_4,
	.param .u64 Unknown89_kernel_param_5,
	.param .u64 Unknown89_kernel_param_6,
	.param .u64 Unknown89_kernel_param_7,
	.param .u64 Unknown89_kernel_param_8,
	.param .u64 Unknown89_kernel_param_9,
	.param .u64 Unknown89_kernel_param_10,
	.param .u64 Unknown89_kernel_param_11,
	.param .u64 Unknown89_kernel_param_12,
	.param .u64 Unknown89_kernel_param_13,
	.param .u64 Unknown89_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	LBB69_2;
	ld.param.u64 	%rd4, [Unknown89_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown89_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown89_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB69_2:
	ret;

}
	// .globl	Unknown90_kernel
.visible .entry Unknown90_kernel(
	.param .u64 Unknown90_kernel_param_0,
	.param .u64 Unknown90_kernel_param_1,
	.param .u64 Unknown90_kernel_param_2,
	.param .u64 Unknown90_kernel_param_3,
	.param .u64 Unknown90_kernel_param_4,
	.param .u64 Unknown90_kernel_param_5,
	.param .u64 Unknown90_kernel_param_6,
	.param .u64 Unknown90_kernel_param_7,
	.param .u64 Unknown90_kernel_param_8,
	.param .u64 Unknown90_kernel_param_9,
	.param .u64 Unknown90_kernel_param_10,
	.param .u64 Unknown90_kernel_param_11,
	.param .u64 Unknown90_kernel_param_12,
	.param .u64 Unknown90_kernel_param_13,
	.param .u64 Unknown90_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 255;
	@%p1 bra 	LBB70_2;
	ld.param.u64 	%rd4, [Unknown90_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown90_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown90_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB70_2:
	ret;

}
	// .globl	Unknown91_kernel
.visible .entry Unknown91_kernel(
	.param .u64 Unknown91_kernel_param_0,
	.param .u64 Unknown91_kernel_param_1,
	.param .u64 Unknown91_kernel_param_2,
	.param .u64 Unknown91_kernel_param_3,
	.param .u64 Unknown91_kernel_param_4,
	.param .u64 Unknown91_kernel_param_5,
	.param .u64 Unknown91_kernel_param_6,
	.param .u64 Unknown91_kernel_param_7,
	.param .u64 Unknown91_kernel_param_8,
	.param .u64 Unknown91_kernel_param_9,
	.param .u64 Unknown91_kernel_param_10,
	.param .u64 Unknown91_kernel_param_11,
	.param .u64 Unknown91_kernel_param_12,
	.param .u64 Unknown91_kernel_param_13,
	.param .u64 Unknown91_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	LBB71_2;
	ld.param.u64 	%rd4, [Unknown91_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown91_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown91_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB71_2:
	ret;

}
	// .globl	Unknown92_kernel
.visible .entry Unknown92_kernel(
	.param .u64 Unknown92_kernel_param_0,
	.param .u64 Unknown92_kernel_param_1,
	.param .u64 Unknown92_kernel_param_2,
	.param .u64 Unknown92_kernel_param_3,
	.param .u64 Unknown92_kernel_param_4,
	.param .u64 Unknown92_kernel_param_5,
	.param .u64 Unknown92_kernel_param_6,
	.param .u64 Unknown92_kernel_param_7,
	.param .u64 Unknown92_kernel_param_8,
	.param .u64 Unknown92_kernel_param_9,
	.param .u64 Unknown92_kernel_param_10,
	.param .u64 Unknown92_kernel_param_11,
	.param .u64 Unknown92_kernel_param_12,
	.param .u64 Unknown92_kernel_param_13,
	.param .u64 Unknown92_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	LBB72_2;
	ld.param.u64 	%rd4, [Unknown92_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown92_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown92_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB72_2:
	ret;

}
	// .globl	Unknown93_kernel
.visible .entry Unknown93_kernel(
	.param .u64 Unknown93_kernel_param_0,
	.param .u64 Unknown93_kernel_param_1,
	.param .u64 Unknown93_kernel_param_2,
	.param .u64 Unknown93_kernel_param_3,
	.param .u64 Unknown93_kernel_param_4,
	.param .u64 Unknown93_kernel_param_5,
	.param .u64 Unknown93_kernel_param_6,
	.param .u64 Unknown93_kernel_param_7,
	.param .u64 Unknown93_kernel_param_8,
	.param .u64 Unknown93_kernel_param_9,
	.param .u64 Unknown93_kernel_param_10,
	.param .u64 Unknown93_kernel_param_11,
	.param .u64 Unknown93_kernel_param_12,
	.param .u64 Unknown93_kernel_param_13,
	.param .u64 Unknown93_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	LBB73_2;
	ld.param.u64 	%rd4, [Unknown93_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown93_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown93_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB73_2:
	ret;

}
	// .globl	Unknown94_kernel
.visible .entry Unknown94_kernel(
	.param .u64 Unknown94_kernel_param_0,
	.param .u64 Unknown94_kernel_param_1,
	.param .u64 Unknown94_kernel_param_2,
	.param .u64 Unknown94_kernel_param_3,
	.param .u64 Unknown94_kernel_param_4,
	.param .u64 Unknown94_kernel_param_5,
	.param .u64 Unknown94_kernel_param_6,
	.param .u64 Unknown94_kernel_param_7,
	.param .u64 Unknown94_kernel_param_8,
	.param .u64 Unknown94_kernel_param_9,
	.param .u64 Unknown94_kernel_param_10,
	.param .u64 Unknown94_kernel_param_11,
	.param .u64 Unknown94_kernel_param_12,
	.param .u64 Unknown94_kernel_param_13,
	.param .u64 Unknown94_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	LBB74_2;
	ld.param.u64 	%rd4, [Unknown94_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown94_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown94_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB74_2:
	ret;

}
	// .globl	Unknown95_kernel
.visible .entry Unknown95_kernel(
	.param .u64 Unknown95_kernel_param_0,
	.param .u64 Unknown95_kernel_param_1,
	.param .u64 Unknown95_kernel_param_2,
	.param .u64 Unknown95_kernel_param_3,
	.param .u64 Unknown95_kernel_param_4,
	.param .u64 Unknown95_kernel_param_5,
	.param .u64 Unknown95_kernel_param_6,
	.param .u64 Unknown95_kernel_param_7,
	.param .u64 Unknown95_kernel_param_8,
	.param .u64 Unknown95_kernel_param_9,
	.param .u64 Unknown95_kernel_param_10,
	.param .u64 Unknown95_kernel_param_11,
	.param .u64 Unknown95_kernel_param_12,
	.param .u64 Unknown95_kernel_param_13,
	.param .u64 Unknown95_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	LBB75_2;
	ld.param.u64 	%rd4, [Unknown95_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown95_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown95_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB75_2:
	ret;

}
	// .globl	Unknown96_kernel
.visible .entry Unknown96_kernel(
	.param .u64 Unknown96_kernel_param_0,
	.param .u64 Unknown96_kernel_param_1,
	.param .u64 Unknown96_kernel_param_2,
	.param .u64 Unknown96_kernel_param_3,
	.param .u64 Unknown96_kernel_param_4,
	.param .u64 Unknown96_kernel_param_5,
	.param .u64 Unknown96_kernel_param_6,
	.param .u64 Unknown96_kernel_param_7,
	.param .u64 Unknown96_kernel_param_8,
	.param .u64 Unknown96_kernel_param_9,
	.param .u64 Unknown96_kernel_param_10,
	.param .u64 Unknown96_kernel_param_11,
	.param .u64 Unknown96_kernel_param_12,
	.param .u64 Unknown96_kernel_param_13,
	.param .u64 Unknown96_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	LBB76_2;
	ld.param.u64 	%rd4, [Unknown96_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown96_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown96_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB76_2:
	ret;

}
	// .globl	Unknown97_kernel
.visible .entry Unknown97_kernel(
	.param .u64 Unknown97_kernel_param_0,
	.param .u64 Unknown97_kernel_param_1,
	.param .u64 Unknown97_kernel_param_2,
	.param .u64 Unknown97_kernel_param_3,
	.param .u64 Unknown97_kernel_param_4,
	.param .u64 Unknown97_kernel_param_5,
	.param .u64 Unknown97_kernel_param_6,
	.param .u64 Unknown97_kernel_param_7,
	.param .u64 Unknown97_kernel_param_8,
	.param .u64 Unknown97_kernel_param_9,
	.param .u64 Unknown97_kernel_param_10,
	.param .u64 Unknown97_kernel_param_11,
	.param .u64 Unknown97_kernel_param_12,
	.param .u64 Unknown97_kernel_param_13,
	.param .u64 Unknown97_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	LBB77_2;
	ld.param.u64 	%rd4, [Unknown97_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown97_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown97_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB77_2:
	ret;

}
	// .globl	Unknown98_kernel
.visible .entry Unknown98_kernel(
	.param .u64 Unknown98_kernel_param_0,
	.param .u64 Unknown98_kernel_param_1,
	.param .u64 Unknown98_kernel_param_2,
	.param .u64 Unknown98_kernel_param_3,
	.param .u64 Unknown98_kernel_param_4,
	.param .u64 Unknown98_kernel_param_5,
	.param .u64 Unknown98_kernel_param_6,
	.param .u64 Unknown98_kernel_param_7,
	.param .u64 Unknown98_kernel_param_8,
	.param .u64 Unknown98_kernel_param_9,
	.param .u64 Unknown98_kernel_param_10,
	.param .u64 Unknown98_kernel_param_11,
	.param .u64 Unknown98_kernel_param_12,
	.param .u64 Unknown98_kernel_param_13,
	.param .u64 Unknown98_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	LBB78_2;
	ld.param.u64 	%rd4, [Unknown98_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown98_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown98_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB78_2:
	ret;

}
	// .globl	Unknown99_kernel
.visible .entry Unknown99_kernel(
	.param .u64 Unknown99_kernel_param_0,
	.param .u64 Unknown99_kernel_param_1,
	.param .u64 Unknown99_kernel_param_2,
	.param .u64 Unknown99_kernel_param_3,
	.param .u64 Unknown99_kernel_param_4,
	.param .u64 Unknown99_kernel_param_5,
	.param .u64 Unknown99_kernel_param_6,
	.param .u64 Unknown99_kernel_param_7,
	.param .u64 Unknown99_kernel_param_8,
	.param .u64 Unknown99_kernel_param_9,
	.param .u64 Unknown99_kernel_param_10,
	.param .u64 Unknown99_kernel_param_11,
	.param .u64 Unknown99_kernel_param_12,
	.param .u64 Unknown99_kernel_param_13,
	.param .u64 Unknown99_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	LBB79_2;
	ld.param.u64 	%rd4, [Unknown99_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown99_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown99_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB79_2:
	ret;

}
	// .globl	Unknown100_kernel
.visible .entry Unknown100_kernel(
	.param .u64 Unknown100_kernel_param_0,
	.param .u64 Unknown100_kernel_param_1,
	.param .u64 Unknown100_kernel_param_2,
	.param .u64 Unknown100_kernel_param_3,
	.param .u64 Unknown100_kernel_param_4,
	.param .u64 Unknown100_kernel_param_5,
	.param .u64 Unknown100_kernel_param_6,
	.param .u64 Unknown100_kernel_param_7,
	.param .u64 Unknown100_kernel_param_8,
	.param .u64 Unknown100_kernel_param_9,
	.param .u64 Unknown100_kernel_param_10,
	.param .u64 Unknown100_kernel_param_11,
	.param .u64 Unknown100_kernel_param_12,
	.param .u64 Unknown100_kernel_param_13,
	.param .u64 Unknown100_kernel_param_14
)
{
	.reg .pred 	%p<2>;
	.reg .b32 	%r<4>;
	.reg .f32 	%f<6>;
	.reg .b64 	%rd<11>;

	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	cvt.u64.u32 	%rd5, %r2;
	mov.u32 	%r3, %ntid.x;
	mul.wide.u32 	%rd6, %r1, %r3;
	add.s64 	%rd1, %rd6, %rd5;
	setp.gt.u64 	%p1, %rd1, 511;
	@%p1 bra 	LBB80_2;
	ld.param.u64 	%rd4, [Unknown100_kernel_param_11];
	ld.param.u64 	%rd3, [Unknown100_kernel_param_6];
	ld.param.u64 	%rd2, [Unknown100_kernel_param_1];
	shl.b64 	%rd7, %rd1, 2;
	add.s64 	%rd8, %rd2, %rd7;
	ld.f32 	%f1, [%rd8];
	add.s64 	%rd9, %rd3, %rd7;
	ld.f32 	%f2, [%rd9];
	mul.rn.f32 	%f3, %f2, 0f3F666666;
	mul.rn.f32 	%f4, %f1, 0f3DCCCCCD;
	add.rn.f32 	%f5, %f4, %f3;
	add.s64 	%rd10, %rd4, %rd7;
	st.f32 	[%rd10], %f5;
LBB80_2:
	ret;

}
