Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto af407c4ee5af428fa3517f5d3d5f2f58 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DAC121S101_behav xil_defaultlib.tb_DAC121S101 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.spi_controller [\spi_controller(n=16,clk_div=2)\]
Compiling architecture dac121s101 of entity xil_defaultlib.DAC121S101_driver [dac121s101_driver_default]
Compiling architecture tb of entity xil_defaultlib.tb_dac121s101
Built simulation snapshot tb_DAC121S101_behav
