// Seed: 4165199571
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  logic id_12 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd42,
    parameter id_6 = 32'd64
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9
);
  inout wand id_9;
  output wire id_8;
  inout wire id_7;
  input wire _id_6;
  output wire id_5;
  module_0 modCall_1 (
      id_7,
      id_3,
      id_9,
      id_4,
      id_8,
      id_4,
      id_3,
      id_7,
      id_4,
      id_8,
      id_4
  );
  inout wire id_4;
  input wire id_3;
  input logic [7:0] id_2;
  input wire _id_1;
  assign id_9 = id_2[-1==id_1 : 1] <= 1;
  parameter [1 'h0 : -1] id_10 = -1;
  wire [1 : id_6] id_11 = id_1;
endmodule
