INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Kishore_Sir_Project/IP_repo/inverter/inverter.srcs/sources_1/new/inverter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inverter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Kishore_Sir_Project/IP_repo/inverter/inverter.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
