;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv_trm.inc

; A
A__0__DR EQU CYREG_GPIO_PRT2_DR
A__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
A__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
A__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
A__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
A__0__HSIOM_MASK EQU 0x00000F00
A__0__HSIOM_SHIFT EQU 8
A__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
A__0__INTR EQU CYREG_GPIO_PRT2_INTR
A__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
A__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
A__0__MASK EQU 0x04
A__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
A__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
A__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
A__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
A__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
A__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
A__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
A__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
A__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
A__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
A__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
A__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
A__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
A__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
A__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
A__0__PC EQU CYREG_GPIO_PRT2_PC
A__0__PC2 EQU CYREG_GPIO_PRT2_PC2
A__0__PORT EQU 2
A__0__PS EQU CYREG_GPIO_PRT2_PS
A__0__SHIFT EQU 2
A__DR EQU CYREG_GPIO_PRT2_DR
A__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
A__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
A__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
A__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
A__INTR EQU CYREG_GPIO_PRT2_INTR
A__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
A__INTSTAT EQU CYREG_GPIO_PRT2_INTR
A__MASK EQU 0x04
A__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
A__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
A__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
A__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
A__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
A__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
A__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
A__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
A__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
A__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
A__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
A__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
A__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
A__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
A__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
A__PC EQU CYREG_GPIO_PRT2_PC
A__PC2 EQU CYREG_GPIO_PRT2_PC2
A__PORT EQU 2
A__PS EQU CYREG_GPIO_PRT2_PS
A__SHIFT EQU 2

; B
B__0__DR EQU CYREG_GPIO_PRT2_DR
B__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
B__0__HSIOM_MASK EQU 0x0000F000
B__0__HSIOM_SHIFT EQU 12
B__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B__0__INTR EQU CYREG_GPIO_PRT2_INTR
B__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B__0__MASK EQU 0x08
B__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
B__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
B__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
B__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
B__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
B__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
B__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
B__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
B__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
B__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
B__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
B__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
B__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
B__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
B__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
B__0__PC EQU CYREG_GPIO_PRT2_PC
B__0__PC2 EQU CYREG_GPIO_PRT2_PC2
B__0__PORT EQU 2
B__0__PS EQU CYREG_GPIO_PRT2_PS
B__0__SHIFT EQU 3
B__DR EQU CYREG_GPIO_PRT2_DR
B__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
B__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
B__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
B__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
B__INTR EQU CYREG_GPIO_PRT2_INTR
B__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
B__INTSTAT EQU CYREG_GPIO_PRT2_INTR
B__MASK EQU 0x08
B__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
B__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
B__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
B__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
B__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
B__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
B__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
B__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
B__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
B__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
B__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
B__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
B__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
B__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
B__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
B__PC EQU CYREG_GPIO_PRT2_PC
B__PC2 EQU CYREG_GPIO_PRT2_PC2
B__PORT EQU 2
B__PS EQU CYREG_GPIO_PRT2_PS
B__SHIFT EQU 3

; PWM
PWM_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
PWM_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
PWM_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
PWM_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
PWM_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
PWM_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
PWM_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
PWM_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
PWM_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
PWM_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
PWM_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
PWM_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
PWM_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
PWM_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

; Clock
Clock__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL12
Clock__DIV_ID EQU 0x00000042
Clock__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL2
Clock__PA_DIV_ID EQU 0x000000FF
Clock_1__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL19
Clock_1__DIV_ID EQU 0x00000041
Clock_1__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL1
Clock_1__PA_DIV_ID EQU 0x000000FF
Clock_2__CTRL_REGISTER EQU CYREG_PERI_PCLK_CTL11
Clock_2__DIV_ID EQU 0x00000040
Clock_2__DIV_REGISTER EQU CYREG_PERI_DIV_16_CTL0
Clock_2__PA_DIV_ID EQU 0x000000FF

; SGN_1
SGN_1__0__DR EQU CYREG_GPIO_PRT2_DR
SGN_1__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SGN_1__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SGN_1__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SGN_1__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SGN_1__0__HSIOM_MASK EQU 0x000F0000
SGN_1__0__HSIOM_SHIFT EQU 16
SGN_1__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_1__0__INTR EQU CYREG_GPIO_PRT2_INTR
SGN_1__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_1__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SGN_1__0__MASK EQU 0x10
SGN_1__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
SGN_1__0__OUT_SEL_SHIFT EQU 8
SGN_1__0__OUT_SEL_VAL EQU 3
SGN_1__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SGN_1__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SGN_1__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SGN_1__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SGN_1__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SGN_1__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SGN_1__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SGN_1__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SGN_1__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SGN_1__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SGN_1__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SGN_1__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SGN_1__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SGN_1__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SGN_1__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SGN_1__0__PC EQU CYREG_GPIO_PRT2_PC
SGN_1__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SGN_1__0__PORT EQU 2
SGN_1__0__PS EQU CYREG_GPIO_PRT2_PS
SGN_1__0__SHIFT EQU 4
SGN_1__DR EQU CYREG_GPIO_PRT2_DR
SGN_1__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SGN_1__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SGN_1__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SGN_1__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_1__INTR EQU CYREG_GPIO_PRT2_INTR
SGN_1__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_1__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SGN_1__MASK EQU 0x10
SGN_1__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SGN_1__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SGN_1__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SGN_1__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SGN_1__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SGN_1__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SGN_1__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SGN_1__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SGN_1__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SGN_1__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SGN_1__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SGN_1__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SGN_1__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SGN_1__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SGN_1__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SGN_1__PC EQU CYREG_GPIO_PRT2_PC
SGN_1__PC2 EQU CYREG_GPIO_PRT2_PC2
SGN_1__PORT EQU 2
SGN_1__PS EQU CYREG_GPIO_PRT2_PS
SGN_1__SHIFT EQU 4

; SGN_2
SGN_2__0__DR EQU CYREG_GPIO_PRT2_DR
SGN_2__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SGN_2__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SGN_2__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SGN_2__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SGN_2__0__HSIOM_MASK EQU 0x00F00000
SGN_2__0__HSIOM_SHIFT EQU 20
SGN_2__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_2__0__INTR EQU CYREG_GPIO_PRT2_INTR
SGN_2__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_2__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SGN_2__0__MASK EQU 0x20
SGN_2__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
SGN_2__0__OUT_SEL_SHIFT EQU 10
SGN_2__0__OUT_SEL_VAL EQU 1
SGN_2__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SGN_2__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SGN_2__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SGN_2__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SGN_2__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SGN_2__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SGN_2__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SGN_2__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SGN_2__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SGN_2__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SGN_2__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SGN_2__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SGN_2__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SGN_2__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SGN_2__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SGN_2__0__PC EQU CYREG_GPIO_PRT2_PC
SGN_2__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SGN_2__0__PORT EQU 2
SGN_2__0__PS EQU CYREG_GPIO_PRT2_PS
SGN_2__0__SHIFT EQU 5
SGN_2__DR EQU CYREG_GPIO_PRT2_DR
SGN_2__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SGN_2__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SGN_2__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SGN_2__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_2__INTR EQU CYREG_GPIO_PRT2_INTR
SGN_2__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_2__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SGN_2__MASK EQU 0x20
SGN_2__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SGN_2__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SGN_2__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SGN_2__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SGN_2__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SGN_2__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SGN_2__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SGN_2__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SGN_2__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SGN_2__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SGN_2__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SGN_2__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SGN_2__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SGN_2__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SGN_2__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SGN_2__PC EQU CYREG_GPIO_PRT2_PC
SGN_2__PC2 EQU CYREG_GPIO_PRT2_PC2
SGN_2__PORT EQU 2
SGN_2__PS EQU CYREG_GPIO_PRT2_PS
SGN_2__SHIFT EQU 5

; SGN_3
SGN_3__0__DR EQU CYREG_GPIO_PRT2_DR
SGN_3__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SGN_3__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SGN_3__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SGN_3__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SGN_3__0__HSIOM_MASK EQU 0x0F000000
SGN_3__0__HSIOM_SHIFT EQU 24
SGN_3__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_3__0__INTR EQU CYREG_GPIO_PRT2_INTR
SGN_3__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_3__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SGN_3__0__MASK EQU 0x40
SGN_3__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
SGN_3__0__OUT_SEL_SHIFT EQU 12
SGN_3__0__OUT_SEL_VAL EQU 0
SGN_3__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SGN_3__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SGN_3__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SGN_3__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SGN_3__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SGN_3__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SGN_3__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SGN_3__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SGN_3__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SGN_3__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SGN_3__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SGN_3__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SGN_3__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SGN_3__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SGN_3__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SGN_3__0__PC EQU CYREG_GPIO_PRT2_PC
SGN_3__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SGN_3__0__PORT EQU 2
SGN_3__0__PS EQU CYREG_GPIO_PRT2_PS
SGN_3__0__SHIFT EQU 6
SGN_3__DR EQU CYREG_GPIO_PRT2_DR
SGN_3__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SGN_3__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SGN_3__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SGN_3__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_3__INTR EQU CYREG_GPIO_PRT2_INTR
SGN_3__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_3__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SGN_3__MASK EQU 0x40
SGN_3__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SGN_3__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SGN_3__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SGN_3__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SGN_3__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SGN_3__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SGN_3__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SGN_3__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SGN_3__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SGN_3__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SGN_3__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SGN_3__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SGN_3__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SGN_3__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SGN_3__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SGN_3__PC EQU CYREG_GPIO_PRT2_PC
SGN_3__PC2 EQU CYREG_GPIO_PRT2_PC2
SGN_3__PORT EQU 2
SGN_3__PS EQU CYREG_GPIO_PRT2_PS
SGN_3__SHIFT EQU 6

; SGN_4
SGN_4__0__DR EQU CYREG_GPIO_PRT2_DR
SGN_4__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SGN_4__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SGN_4__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SGN_4__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
SGN_4__0__HSIOM_MASK EQU 0xF0000000
SGN_4__0__HSIOM_SHIFT EQU 28
SGN_4__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_4__0__INTR EQU CYREG_GPIO_PRT2_INTR
SGN_4__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_4__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SGN_4__0__MASK EQU 0x80
SGN_4__0__OUT_SEL EQU CYREG_UDB_PA2_CFG10
SGN_4__0__OUT_SEL_SHIFT EQU 14
SGN_4__0__OUT_SEL_VAL EQU 2
SGN_4__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SGN_4__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SGN_4__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SGN_4__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SGN_4__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SGN_4__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SGN_4__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SGN_4__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SGN_4__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SGN_4__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SGN_4__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SGN_4__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SGN_4__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SGN_4__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SGN_4__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SGN_4__0__PC EQU CYREG_GPIO_PRT2_PC
SGN_4__0__PC2 EQU CYREG_GPIO_PRT2_PC2
SGN_4__0__PORT EQU 2
SGN_4__0__PS EQU CYREG_GPIO_PRT2_PS
SGN_4__0__SHIFT EQU 7
SGN_4__DR EQU CYREG_GPIO_PRT2_DR
SGN_4__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
SGN_4__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
SGN_4__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
SGN_4__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_4__INTR EQU CYREG_GPIO_PRT2_INTR
SGN_4__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
SGN_4__INTSTAT EQU CYREG_GPIO_PRT2_INTR
SGN_4__MASK EQU 0x80
SGN_4__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
SGN_4__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
SGN_4__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
SGN_4__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
SGN_4__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
SGN_4__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
SGN_4__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
SGN_4__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
SGN_4__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
SGN_4__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
SGN_4__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
SGN_4__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
SGN_4__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
SGN_4__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
SGN_4__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
SGN_4__PC EQU CYREG_GPIO_PRT2_PC
SGN_4__PC2 EQU CYREG_GPIO_PRT2_PC2
SGN_4__PORT EQU 2
SGN_4__PS EQU CYREG_GPIO_PRT2_PS
SGN_4__SHIFT EQU 7

; QuadDec
QuadDec_bQuadDec_Stsreg__0__MASK EQU 0x01
QuadDec_bQuadDec_Stsreg__0__POS EQU 0
QuadDec_bQuadDec_Stsreg__1__MASK EQU 0x02
QuadDec_bQuadDec_Stsreg__1__POS EQU 1
QuadDec_bQuadDec_Stsreg__2__MASK EQU 0x04
QuadDec_bQuadDec_Stsreg__2__POS EQU 2
QuadDec_bQuadDec_Stsreg__3__MASK EQU 0x08
QuadDec_bQuadDec_Stsreg__3__POS EQU 3
QuadDec_bQuadDec_Stsreg__MASK EQU 0x0F
QuadDec_bQuadDec_Stsreg__MASK_REG EQU CYREG_UDB_W8_MSK3
QuadDec_bQuadDec_Stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
QuadDec_bQuadDec_Stsreg__PER_ST_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
QuadDec_bQuadDec_Stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
QuadDec_bQuadDec_Stsreg__STATUS_CNT_REG EQU CYREG_UDB_CAT16_CTL_ST3
QuadDec_bQuadDec_Stsreg__STATUS_CONTROL_REG EQU CYREG_UDB_CAT16_CTL_ST3
QuadDec_bQuadDec_Stsreg__STATUS_REG EQU CYREG_UDB_W8_ST3
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A0_REG EQU CYREG_UDB_W16_A01
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_A1_REG EQU CYREG_UDB_W16_A11
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D0_REG EQU CYREG_UDB_W16_D01
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_D1_REG EQU CYREG_UDB_W16_D11
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F0_REG EQU CYREG_UDB_W16_F01
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__16BIT_F1_REG EQU CYREG_UDB_W16_F11
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A0_A1_REG EQU CYREG_UDB_CAT16_A1
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A0_REG EQU CYREG_UDB_W8_A01
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__A1_REG EQU CYREG_UDB_W8_A11
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D0_D1_REG EQU CYREG_UDB_CAT16_D1
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D0_REG EQU CYREG_UDB_W8_D01
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__D1_REG EQU CYREG_UDB_W8_D11
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__DP_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F0_F1_REG EQU CYREG_UDB_CAT16_F1
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F0_REG EQU CYREG_UDB_W8_F01
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__F1_REG EQU CYREG_UDB_W8_F11
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
QuadDec_Cnt8_CounterUDB_sC8_counterdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_UDB_W16_CTL1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_UDB_W16_CTL1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_UDB_W16_CTL1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_UDB_W16_CTL1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_UDB_W16_MSK1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_UDB_W16_MSK1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_UDB_W16_MSK1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_UDB_W16_MSK1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__MASK EQU 0x80
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__7__POS EQU 7
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_REG EQU CYREG_UDB_W8_CTL1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_REG EQU CYREG_UDB_W8_CTL1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK EQU 0x80
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK1
QuadDec_Cnt8_CounterUDB_sCTRLReg_ctrlreg__PERIOD_REG EQU CYREG_UDB_W8_MSK1
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__0__MASK EQU 0x01
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__0__POS EQU 0
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__1__MASK EQU 0x02
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__1__POS EQU 1
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_UDB_W16_ACTL2
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG EQU CYREG_UDB_W16_ST2
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__2__MASK EQU 0x04
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__2__POS EQU 2
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__3__MASK EQU 0x08
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__3__POS EQU 3
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__5__MASK EQU 0x20
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__5__POS EQU 5
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__6__MASK EQU 0x40
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__6__POS EQU 6
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__MASK EQU 0x6F
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__MASK_REG EQU CYREG_UDB_W8_MSK2
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL2
QuadDec_Cnt8_CounterUDB_sSTSReg_stsreg__STATUS_REG EQU CYREG_UDB_W8_ST2

; LCD_Char
LCD_Char_LCDPort__0__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__0__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__0__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__0__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_LCDPort__0__HSIOM_MASK EQU 0x0000000F
LCD_Char_LCDPort__0__HSIOM_SHIFT EQU 0
LCD_Char_LCDPort__0__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__0__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__0__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__0__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__0__MASK EQU 0x01
LCD_Char_LCDPort__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__0__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__0__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__0__PORT EQU 0
LCD_Char_LCDPort__0__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__0__SHIFT EQU 0
LCD_Char_LCDPort__1__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__1__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__1__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__1__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__1__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_LCDPort__1__HSIOM_MASK EQU 0x000000F0
LCD_Char_LCDPort__1__HSIOM_SHIFT EQU 4
LCD_Char_LCDPort__1__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__1__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__1__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__1__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__1__MASK EQU 0x02
LCD_Char_LCDPort__1__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__1__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__1__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__1__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__1__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__1__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__1__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__1__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__1__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__1__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__1__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__1__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__1__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__1__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__1__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__1__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__1__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__1__PORT EQU 0
LCD_Char_LCDPort__1__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__1__SHIFT EQU 1
LCD_Char_LCDPort__2__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__2__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__2__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__2__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__2__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_LCDPort__2__HSIOM_MASK EQU 0x00000F00
LCD_Char_LCDPort__2__HSIOM_SHIFT EQU 8
LCD_Char_LCDPort__2__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__2__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__2__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__2__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__2__MASK EQU 0x04
LCD_Char_LCDPort__2__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__2__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__2__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__2__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__2__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__2__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__2__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__2__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__2__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__2__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__2__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__2__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__2__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__2__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__2__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__2__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__2__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__2__PORT EQU 0
LCD_Char_LCDPort__2__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__2__SHIFT EQU 2
LCD_Char_LCDPort__3__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__3__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__3__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__3__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__3__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_LCDPort__3__HSIOM_MASK EQU 0x0000F000
LCD_Char_LCDPort__3__HSIOM_SHIFT EQU 12
LCD_Char_LCDPort__3__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__3__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__3__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__3__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__3__MASK EQU 0x08
LCD_Char_LCDPort__3__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__3__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__3__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__3__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__3__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__3__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__3__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__3__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__3__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__3__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__3__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__3__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__3__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__3__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__3__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__3__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__3__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__3__PORT EQU 0
LCD_Char_LCDPort__3__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__3__SHIFT EQU 3
LCD_Char_LCDPort__4__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__4__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__4__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__4__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__4__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_LCDPort__4__HSIOM_MASK EQU 0x000F0000
LCD_Char_LCDPort__4__HSIOM_SHIFT EQU 16
LCD_Char_LCDPort__4__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__4__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__4__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__4__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__4__MASK EQU 0x10
LCD_Char_LCDPort__4__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__4__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__4__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__4__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__4__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__4__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__4__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__4__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__4__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__4__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__4__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__4__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__4__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__4__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__4__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__4__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__4__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__4__PORT EQU 0
LCD_Char_LCDPort__4__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__4__SHIFT EQU 4
LCD_Char_LCDPort__5__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__5__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__5__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__5__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__5__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_LCDPort__5__HSIOM_MASK EQU 0x00F00000
LCD_Char_LCDPort__5__HSIOM_SHIFT EQU 20
LCD_Char_LCDPort__5__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__5__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__5__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__5__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__5__MASK EQU 0x20
LCD_Char_LCDPort__5__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__5__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__5__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__5__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__5__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__5__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__5__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__5__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__5__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__5__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__5__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__5__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__5__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__5__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__5__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__5__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__5__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__5__PORT EQU 0
LCD_Char_LCDPort__5__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__5__SHIFT EQU 5
LCD_Char_LCDPort__6__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__6__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__6__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__6__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__6__HSIOM EQU CYREG_HSIOM_PORT_SEL0
LCD_Char_LCDPort__6__HSIOM_MASK EQU 0x0F000000
LCD_Char_LCDPort__6__HSIOM_SHIFT EQU 24
LCD_Char_LCDPort__6__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__6__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__6__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__6__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__6__MASK EQU 0x40
LCD_Char_LCDPort__6__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__6__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__6__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__6__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__6__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__6__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__6__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__6__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__6__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__6__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__6__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__6__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__6__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__6__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__6__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__6__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__6__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__6__PORT EQU 0
LCD_Char_LCDPort__6__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__6__SHIFT EQU 6
LCD_Char_LCDPort__DR EQU CYREG_GPIO_PRT0_DR
LCD_Char_LCDPort__DR_CLR EQU CYREG_GPIO_PRT0_DR_CLR
LCD_Char_LCDPort__DR_INV EQU CYREG_GPIO_PRT0_DR_INV
LCD_Char_LCDPort__DR_SET EQU CYREG_GPIO_PRT0_DR_SET
LCD_Char_LCDPort__INTCFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__INTR EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__INTR_CFG EQU CYREG_GPIO_PRT0_INTR_CFG
LCD_Char_LCDPort__INTSTAT EQU CYREG_GPIO_PRT0_INTR
LCD_Char_LCDPort__MASK EQU 0x7F
LCD_Char_LCDPort__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
LCD_Char_LCDPort__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
LCD_Char_LCDPort__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
LCD_Char_LCDPort__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
LCD_Char_LCDPort__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
LCD_Char_LCDPort__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
LCD_Char_LCDPort__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
LCD_Char_LCDPort__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
LCD_Char_LCDPort__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
LCD_Char_LCDPort__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
LCD_Char_LCDPort__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
LCD_Char_LCDPort__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
LCD_Char_LCDPort__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
LCD_Char_LCDPort__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
LCD_Char_LCDPort__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
LCD_Char_LCDPort__PC EQU CYREG_GPIO_PRT0_PC
LCD_Char_LCDPort__PC2 EQU CYREG_GPIO_PRT0_PC2
LCD_Char_LCDPort__PORT EQU 0
LCD_Char_LCDPort__PS EQU CYREG_GPIO_PRT0_PS
LCD_Char_LCDPort__SHIFT EQU 0

; timer_isr
timer_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
timer_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
timer_isr__INTC_MASK EQU 0x100000
timer_isr__INTC_NUMBER EQU 20
timer_isr__INTC_PRIOR_MASK EQU 0xC0
timer_isr__INTC_PRIOR_NUM EQU 3
timer_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR5
timer_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
timer_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Button_dec
Button_dec__0__DR EQU CYREG_GPIO_PRT2_DR
Button_dec__0__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Button_dec__0__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Button_dec__0__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Button_dec__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
Button_dec__0__HSIOM_MASK EQU 0x000000F0
Button_dec__0__HSIOM_SHIFT EQU 4
Button_dec__0__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Button_dec__0__INTR EQU CYREG_GPIO_PRT2_INTR
Button_dec__0__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Button_dec__0__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Button_dec__0__MASK EQU 0x02
Button_dec__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Button_dec__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Button_dec__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Button_dec__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Button_dec__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Button_dec__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Button_dec__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Button_dec__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Button_dec__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Button_dec__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Button_dec__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Button_dec__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Button_dec__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Button_dec__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Button_dec__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Button_dec__0__PC EQU CYREG_GPIO_PRT2_PC
Button_dec__0__PC2 EQU CYREG_GPIO_PRT2_PC2
Button_dec__0__PORT EQU 2
Button_dec__0__PS EQU CYREG_GPIO_PRT2_PS
Button_dec__0__SHIFT EQU 1
Button_dec__DR EQU CYREG_GPIO_PRT2_DR
Button_dec__DR_CLR EQU CYREG_GPIO_PRT2_DR_CLR
Button_dec__DR_INV EQU CYREG_GPIO_PRT2_DR_INV
Button_dec__DR_SET EQU CYREG_GPIO_PRT2_DR_SET
Button_dec__INTCFG EQU CYREG_GPIO_PRT2_INTR_CFG
Button_dec__INTR EQU CYREG_GPIO_PRT2_INTR
Button_dec__INTR_CFG EQU CYREG_GPIO_PRT2_INTR_CFG
Button_dec__INTSTAT EQU CYREG_GPIO_PRT2_INTR
Button_dec__MASK EQU 0x02
Button_dec__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
Button_dec__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
Button_dec__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
Button_dec__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
Button_dec__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
Button_dec__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
Button_dec__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
Button_dec__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
Button_dec__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
Button_dec__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
Button_dec__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
Button_dec__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
Button_dec__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
Button_dec__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
Button_dec__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
Button_dec__PC EQU CYREG_GPIO_PRT2_PC
Button_dec__PC2 EQU CYREG_GPIO_PRT2_PC2
Button_dec__PORT EQU 2
Button_dec__PS EQU CYREG_GPIO_PRT2_PS
Button_dec__SHIFT EQU 1
Button_dec__SNAP EQU CYREG_GPIO_PRT2_INTR

; Button_inc
Button_inc__0__DR EQU CYREG_GPIO_PRT3_DR
Button_inc__0__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Button_inc__0__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Button_inc__0__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Button_inc__0__HSIOM EQU CYREG_HSIOM_PORT_SEL3
Button_inc__0__HSIOM_MASK EQU 0x0000000F
Button_inc__0__HSIOM_SHIFT EQU 0
Button_inc__0__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Button_inc__0__INTR EQU CYREG_GPIO_PRT3_INTR
Button_inc__0__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Button_inc__0__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Button_inc__0__MASK EQU 0x01
Button_inc__0__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Button_inc__0__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Button_inc__0__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Button_inc__0__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Button_inc__0__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Button_inc__0__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Button_inc__0__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Button_inc__0__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Button_inc__0__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Button_inc__0__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Button_inc__0__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Button_inc__0__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Button_inc__0__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Button_inc__0__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Button_inc__0__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Button_inc__0__PC EQU CYREG_GPIO_PRT3_PC
Button_inc__0__PC2 EQU CYREG_GPIO_PRT3_PC2
Button_inc__0__PORT EQU 3
Button_inc__0__PS EQU CYREG_GPIO_PRT3_PS
Button_inc__0__SHIFT EQU 0
Button_inc__DR EQU CYREG_GPIO_PRT3_DR
Button_inc__DR_CLR EQU CYREG_GPIO_PRT3_DR_CLR
Button_inc__DR_INV EQU CYREG_GPIO_PRT3_DR_INV
Button_inc__DR_SET EQU CYREG_GPIO_PRT3_DR_SET
Button_inc__INTCFG EQU CYREG_GPIO_PRT3_INTR_CFG
Button_inc__INTR EQU CYREG_GPIO_PRT3_INTR
Button_inc__INTR_CFG EQU CYREG_GPIO_PRT3_INTR_CFG
Button_inc__INTSTAT EQU CYREG_GPIO_PRT3_INTR
Button_inc__MASK EQU 0x01
Button_inc__PA__CFG0 EQU CYREG_UDB_PA3_CFG0
Button_inc__PA__CFG1 EQU CYREG_UDB_PA3_CFG1
Button_inc__PA__CFG10 EQU CYREG_UDB_PA3_CFG10
Button_inc__PA__CFG11 EQU CYREG_UDB_PA3_CFG11
Button_inc__PA__CFG12 EQU CYREG_UDB_PA3_CFG12
Button_inc__PA__CFG13 EQU CYREG_UDB_PA3_CFG13
Button_inc__PA__CFG14 EQU CYREG_UDB_PA3_CFG14
Button_inc__PA__CFG2 EQU CYREG_UDB_PA3_CFG2
Button_inc__PA__CFG3 EQU CYREG_UDB_PA3_CFG3
Button_inc__PA__CFG4 EQU CYREG_UDB_PA3_CFG4
Button_inc__PA__CFG5 EQU CYREG_UDB_PA3_CFG5
Button_inc__PA__CFG6 EQU CYREG_UDB_PA3_CFG6
Button_inc__PA__CFG7 EQU CYREG_UDB_PA3_CFG7
Button_inc__PA__CFG8 EQU CYREG_UDB_PA3_CFG8
Button_inc__PA__CFG9 EQU CYREG_UDB_PA3_CFG9
Button_inc__PC EQU CYREG_GPIO_PRT3_PC
Button_inc__PC2 EQU CYREG_GPIO_PRT3_PC2
Button_inc__PORT EQU 3
Button_inc__PS EQU CYREG_GPIO_PRT3_PS
Button_inc__SHIFT EQU 0
Button_inc__SNAP EQU CYREG_GPIO_PRT3_INTR

; Control_Reg
Control_Reg_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_UDB_W8_ACTL3
Control_Reg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_UDB_W8_CTL3
Control_Reg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Control_Reg_Sync_ctrl_reg__COUNT_REG EQU CYREG_UDB_W8_CTL3
Control_Reg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_UDB_CAT16_CTL_ST3
Control_Reg_Sync_ctrl_reg__MASK EQU 0x0F
Control_Reg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Control_Reg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_UDB_CAT16_ACTL_MSK3
Control_Reg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_UDB_W8_MSK3

; Timer_Counter
Timer_Counter_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
Timer_Counter_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
Timer_Counter_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
Timer_Counter_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
Timer_Counter_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
Timer_Counter_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
Timer_Counter_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
Timer_Counter_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
Timer_Counter_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
Timer_Counter_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
Timer_Counter_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
Timer_Counter_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
Timer_Counter_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
Timer_Counter_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
Timer_Counter_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

; button_dec_isr
button_dec_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
button_dec_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
button_dec_isr__INTC_MASK EQU 0x04
button_dec_isr__INTC_NUMBER EQU 2
button_dec_isr__INTC_PRIOR_MASK EQU 0xC00000
button_dec_isr__INTC_PRIOR_NUM EQU 3
button_dec_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
button_dec_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
button_dec_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; button_inc_isr
button_inc_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
button_inc_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
button_inc_isr__INTC_MASK EQU 0x08
button_inc_isr__INTC_NUMBER EQU 3
button_inc_isr__INTC_PRIOR_MASK EQU 0xC0000000
button_inc_isr__INTC_PRIOR_NUM EQU 3
button_inc_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
button_inc_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
button_inc_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Button_direction
Button_direction__0__DR EQU CYREG_GPIO_PRT1_DR
Button_direction__0__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Button_direction__0__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Button_direction__0__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Button_direction__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
Button_direction__0__HSIOM_MASK EQU 0x0000000F
Button_direction__0__HSIOM_SHIFT EQU 0
Button_direction__0__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Button_direction__0__INTR EQU CYREG_GPIO_PRT1_INTR
Button_direction__0__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Button_direction__0__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Button_direction__0__MASK EQU 0x01
Button_direction__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Button_direction__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Button_direction__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Button_direction__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Button_direction__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Button_direction__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Button_direction__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Button_direction__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Button_direction__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Button_direction__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Button_direction__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Button_direction__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Button_direction__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Button_direction__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Button_direction__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Button_direction__0__PC EQU CYREG_GPIO_PRT1_PC
Button_direction__0__PC2 EQU CYREG_GPIO_PRT1_PC2
Button_direction__0__PORT EQU 1
Button_direction__0__PS EQU CYREG_GPIO_PRT1_PS
Button_direction__0__SHIFT EQU 0
Button_direction__DR EQU CYREG_GPIO_PRT1_DR
Button_direction__DR_CLR EQU CYREG_GPIO_PRT1_DR_CLR
Button_direction__DR_INV EQU CYREG_GPIO_PRT1_DR_INV
Button_direction__DR_SET EQU CYREG_GPIO_PRT1_DR_SET
Button_direction__INTCFG EQU CYREG_GPIO_PRT1_INTR_CFG
Button_direction__INTR EQU CYREG_GPIO_PRT1_INTR
Button_direction__INTR_CFG EQU CYREG_GPIO_PRT1_INTR_CFG
Button_direction__INTSTAT EQU CYREG_GPIO_PRT1_INTR
Button_direction__MASK EQU 0x01
Button_direction__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
Button_direction__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
Button_direction__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
Button_direction__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
Button_direction__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
Button_direction__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
Button_direction__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
Button_direction__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
Button_direction__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
Button_direction__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
Button_direction__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
Button_direction__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
Button_direction__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
Button_direction__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
Button_direction__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
Button_direction__PC EQU CYREG_GPIO_PRT1_PC
Button_direction__PC2 EQU CYREG_GPIO_PRT1_PC2
Button_direction__PORT EQU 1
Button_direction__PS EQU CYREG_GPIO_PRT1_PS
Button_direction__SHIFT EQU 0
Button_direction__SNAP EQU CYREG_GPIO_PRT1_INTR

; button_direction_isr
button_direction_isr__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
button_direction_isr__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
button_direction_isr__INTC_MASK EQU 0x02
button_direction_isr__INTC_NUMBER EQU 1
button_direction_isr__INTC_PRIOR_MASK EQU 0xC000
button_direction_isr__INTC_PRIOR_NUM EQU 3
button_direction_isr__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
button_direction_isr__INTC_SET_EN_REG EQU CYREG_CM0_ISER
button_direction_isr__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

; Miscellaneous
CYDEV_BCLK__HFCLK__HZ EQU 48000000
CYDEV_BCLK__HFCLK__KHZ EQU 48000
CYDEV_BCLK__HFCLK__MHZ EQU 48
CYDEV_BCLK__SYSCLK__HZ EQU 48000000
CYDEV_BCLK__SYSCLK__KHZ EQU 48000
CYDEV_BCLK__SYSCLK__MHZ EQU 48
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x112D11A1
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4M
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4M_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_Disallowed
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DFT_SELECT_CLK0 EQU 10
CYDEV_DFT_SELECT_CLK1 EQU 11
CYDEV_DMA_CHANNELS_AVAILABLE EQU 8
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_IMO_TRIMMED_BY_USB EQU 0
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_INTR_NUMBER_DMA EQU 13
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 1
CYDEV_VDDA_MV EQU 3300
CYDEV_VDDD_MV EQU 3300
CYDEV_VDDIO_MV EQU 3300
CYDEV_WDT_GENERATE_ISR EQU 1
CYIPBLOCK_m0s8can_VERSION EQU 1
CYIPBLOCK_m0s8cpussv2_VERSION EQU 1
CYIPBLOCK_m0s8csd_VERSION EQU 1
CYIPBLOCK_m0s8ioss_VERSION EQU 1
CYIPBLOCK_m0s8lcd_VERSION EQU 2
CYIPBLOCK_m0s8lpcomp_VERSION EQU 2
CYIPBLOCK_m0s8peri_VERSION EQU 1
CYIPBLOCK_m0s8scb_VERSION EQU 2
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 2
CYIPBLOCK_m0s8udbif_VERSION EQU 1
CYIPBLOCK_m0s8wco_VERSION EQU 1
CYIPBLOCK_s8pass4al_VERSION EQU 1
DMA_CHANNELS_USED__MASK EQU 0
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
