// ==============================================================
// Generated by Vitis HLS v2025.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="top_kernel_top_kernel,hls_ip_2025_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sbva484-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.276500,HLS_SYN_LAT=40009,HLS_SYN_TPT=none,HLS_SYN_MEM=24,HLS_SYN_DSP=0,HLS_SYN_FF=33946,HLS_SYN_LUT=29528,HLS_VERSION=2025_1_1}" *)

module top_kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_address0,
        A_ce0,
        A_q0,
        C_address0,
        C_ce0,
        C_we0,
        C_d0,
        C_address1,
        C_ce1,
        C_we1,
        C_d1
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_state5 = 8'd16;
parameter    ap_ST_fsm_state6 = 8'd32;
parameter    ap_ST_fsm_state7 = 8'd64;
parameter    ap_ST_fsm_state8 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [13:0] A_address0;
output   A_ce0;
input  [23:0] A_q0;
output  [13:0] C_address0;
output   C_ce0;
output   C_we0;
output  [23:0] C_d0;
output  [13:0] C_address1;
output   C_ce1;
output   C_we1;
output  [23:0] C_d1;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0;
reg   [10:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
reg    top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;
wire   [23:0] top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0;
wire   [7:0] trunc_ln36_fu_1638_p1;
reg   [7:0] trunc_ln36_reg_3724;
wire    ap_CS_fsm_state2;
wire   [13:0] tmp_s_fu_1642_p3;
reg   [13:0] tmp_s_reg_3729;
wire   [23:0] denom_1_fu_2227_p3;
reg   [23:0] denom_1_reg_4246;
wire    ap_CS_fsm_state4;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_ready;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_A_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_A_ce0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_63_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_63_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_62_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_62_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_61_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_61_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_60_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_60_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_59_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_59_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_58_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_58_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_57_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_57_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_56_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_56_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_55_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_55_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_54_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_54_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_53_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_53_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_52_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_52_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_51_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_51_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_50_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_50_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_49_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_49_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_48_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_48_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_47_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_47_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_46_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_46_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_45_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_45_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_44_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_44_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_43_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_43_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_42_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_42_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_41_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_41_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_40_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_40_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_39_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_39_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_38_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_38_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_37_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_37_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_36_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_36_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_35_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_35_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_34_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_34_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_33_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_33_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_32_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_32_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_31_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_31_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_30_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_30_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_29_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_29_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_28_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_28_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_27_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_27_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_26_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_26_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_25_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_25_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_24_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_24_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_23_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_23_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_22_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_22_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_21_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_21_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_20_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_20_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_19_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_19_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_18_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_18_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_17_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_17_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_16_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_16_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_15_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_15_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_14_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_14_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_13_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_13_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_12_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_12_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_11_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_11_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_10_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_10_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_9_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_9_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_8_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_8_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_7_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_7_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_6_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_6_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_5_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_5_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_4_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_4_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_3_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_3_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_2_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_2_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_1_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_1_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_p_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_p_out_ap_vld;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_ready;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_63_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_63_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_62_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_62_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_61_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_61_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_60_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_60_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_59_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_59_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_58_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_58_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_57_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_57_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_56_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_56_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_55_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_55_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_54_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_54_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_53_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_53_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_52_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_52_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_51_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_51_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_50_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_50_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_49_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_49_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_48_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_48_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_47_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_47_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_46_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_46_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_45_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_45_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_44_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_44_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_43_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_43_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_42_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_42_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_41_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_41_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_40_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_40_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_39_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_39_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_38_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_38_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_37_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_37_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_36_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_36_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_35_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_35_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_34_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_34_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_33_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_33_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_32_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_32_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_31_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_31_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_30_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_30_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_29_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_29_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_28_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_28_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_27_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_27_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_26_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_26_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_25_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_25_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_24_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_24_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_23_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_23_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_22_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_22_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_21_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_21_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_20_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_20_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_19_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_19_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_18_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_18_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_17_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_17_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_16_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_16_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_15_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_15_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_14_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_14_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_13_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_13_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_12_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_12_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_11_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_11_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_10_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_10_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_9_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_9_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_8_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_8_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_7_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_7_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_6_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_6_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_5_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_5_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_4_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_4_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_3_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_3_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_2_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_2_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_1_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_1_out_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_out;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_out_ap_vld;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_ready;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_7_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_7_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_15_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_15_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_23_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_23_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_31_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_31_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_39_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_39_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_47_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_47_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_55_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_55_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_63_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_63_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_6_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_6_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_14_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_14_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_22_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_22_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_30_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_30_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_38_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_38_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_46_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_46_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_54_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_54_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_62_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_62_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_5_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_5_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_13_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_13_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_21_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_21_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_29_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_29_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_37_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_37_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_45_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_45_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_53_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_53_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_61_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_61_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_4_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_4_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_12_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_12_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_20_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_20_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_28_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_28_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_36_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_36_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_44_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_44_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_52_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_52_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_60_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_60_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_3_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_3_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_11_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_11_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_19_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_19_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_27_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_27_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_35_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_35_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_43_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_43_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_51_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_51_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_59_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_59_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_2_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_2_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_10_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_10_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_18_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_18_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_26_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_26_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_34_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_34_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_42_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_42_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_50_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_50_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_58_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_58_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_1_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_1_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_9_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_9_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_17_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_17_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_25_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_25_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_33_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_33_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_41_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_41_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_49_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_49_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_57_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_57_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_56_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_56_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_48_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_48_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_40_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_40_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_32_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_32_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_24_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_24_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_16_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_16_o_ap_vld;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_8_o;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_8_o_ap_vld;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_start;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_done;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_idle;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_ready;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_ce0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_we0;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_d0;
wire   [13:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_address1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_ce1;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_we1;
wire   [23:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_d1;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
wire   [10:0] grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
wire    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_start_reg;
wire   [0:0] icmp_ln36_fu_1626_p2;
wire    ap_CS_fsm_state3;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_start_reg;
wire    ap_CS_fsm_state6;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_start_reg;
reg   [23:0] col_sum_7_fu_630;
wire    ap_CS_fsm_state5;
reg   [23:0] col_sum_15_fu_662;
reg   [23:0] col_sum_23_fu_694;
reg   [23:0] col_sum_31_fu_726;
reg   [23:0] col_sum_39_fu_758;
reg   [23:0] col_sum_47_fu_790;
reg   [23:0] col_sum_55_fu_822;
reg   [23:0] col_sum_63_fu_854;
reg   [23:0] col_sum_6_fu_626;
reg   [23:0] col_sum_14_fu_658;
reg   [23:0] col_sum_22_fu_690;
reg   [23:0] col_sum_30_fu_722;
reg   [23:0] col_sum_38_fu_754;
reg   [23:0] col_sum_46_fu_786;
reg   [23:0] col_sum_54_fu_818;
reg   [23:0] col_sum_62_fu_850;
reg   [23:0] col_sum_5_fu_622;
reg   [23:0] col_sum_13_fu_654;
reg   [23:0] col_sum_21_fu_686;
reg   [23:0] col_sum_29_fu_718;
reg   [23:0] col_sum_37_fu_750;
reg   [23:0] col_sum_45_fu_782;
reg   [23:0] col_sum_53_fu_814;
reg   [23:0] col_sum_61_fu_846;
reg   [23:0] col_sum_4_fu_618;
reg   [23:0] col_sum_12_fu_650;
reg   [23:0] col_sum_20_fu_682;
reg   [23:0] col_sum_28_fu_714;
reg   [23:0] col_sum_36_fu_746;
reg   [23:0] col_sum_44_fu_778;
reg   [23:0] col_sum_52_fu_810;
reg   [23:0] col_sum_60_fu_842;
reg   [23:0] col_sum_3_fu_614;
reg   [23:0] col_sum_11_fu_646;
reg   [23:0] col_sum_19_fu_678;
reg   [23:0] col_sum_27_fu_710;
reg   [23:0] col_sum_35_fu_742;
reg   [23:0] col_sum_43_fu_774;
reg   [23:0] col_sum_51_fu_806;
reg   [23:0] col_sum_59_fu_838;
reg   [23:0] col_sum_2_fu_610;
reg   [23:0] col_sum_10_fu_642;
reg   [23:0] col_sum_18_fu_674;
reg   [23:0] col_sum_26_fu_706;
reg   [23:0] col_sum_34_fu_738;
reg   [23:0] col_sum_42_fu_770;
reg   [23:0] col_sum_50_fu_802;
reg   [23:0] col_sum_58_fu_834;
reg   [23:0] col_sum_1_fu_606;
reg   [23:0] col_sum_9_fu_638;
reg   [23:0] col_sum_17_fu_670;
reg   [23:0] col_sum_25_fu_702;
reg   [23:0] col_sum_33_fu_734;
reg   [23:0] col_sum_41_fu_766;
reg   [23:0] col_sum_49_fu_798;
reg   [23:0] col_sum_57_fu_830;
reg   [23:0] col_sum_fu_602;
reg   [23:0] col_sum_56_fu_826;
reg   [23:0] col_sum_48_fu_794;
reg   [23:0] col_sum_40_fu_762;
reg   [23:0] col_sum_32_fu_730;
reg   [23:0] col_sum_24_fu_698;
reg   [23:0] col_sum_16_fu_666;
reg   [23:0] col_sum_8_fu_634;
reg    grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg   [8:0] i_fu_82;
wire   [8:0] add_ln36_fu_1632_p2;
wire  signed [24:0] sext_ln51_fu_2171_p1;
wire   [24:0] add_ln51_fu_2175_p2;
wire   [0:0] tmp_fu_2181_p3;
wire   [0:0] tmp_131_fu_2193_p3;
wire   [0:0] xor_ln51_fu_2201_p2;
wire   [0:0] and_ln51_fu_2207_p2;
wire   [0:0] xor_ln51_1_fu_2213_p2;
wire   [23:0] select_ln51_fu_2219_p3;
wire   [23:0] denom_fu_2189_p1;
reg   [7:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_start_reg = 1'b0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_start_reg = 1'b0;
#0 col_sum_7_fu_630 = 24'd0;
#0 col_sum_15_fu_662 = 24'd0;
#0 col_sum_23_fu_694 = 24'd0;
#0 col_sum_31_fu_726 = 24'd0;
#0 col_sum_39_fu_758 = 24'd0;
#0 col_sum_47_fu_790 = 24'd0;
#0 col_sum_55_fu_822 = 24'd0;
#0 col_sum_63_fu_854 = 24'd0;
#0 col_sum_6_fu_626 = 24'd0;
#0 col_sum_14_fu_658 = 24'd0;
#0 col_sum_22_fu_690 = 24'd0;
#0 col_sum_30_fu_722 = 24'd0;
#0 col_sum_38_fu_754 = 24'd0;
#0 col_sum_46_fu_786 = 24'd0;
#0 col_sum_54_fu_818 = 24'd0;
#0 col_sum_62_fu_850 = 24'd0;
#0 col_sum_5_fu_622 = 24'd0;
#0 col_sum_13_fu_654 = 24'd0;
#0 col_sum_21_fu_686 = 24'd0;
#0 col_sum_29_fu_718 = 24'd0;
#0 col_sum_37_fu_750 = 24'd0;
#0 col_sum_45_fu_782 = 24'd0;
#0 col_sum_53_fu_814 = 24'd0;
#0 col_sum_61_fu_846 = 24'd0;
#0 col_sum_4_fu_618 = 24'd0;
#0 col_sum_12_fu_650 = 24'd0;
#0 col_sum_20_fu_682 = 24'd0;
#0 col_sum_28_fu_714 = 24'd0;
#0 col_sum_36_fu_746 = 24'd0;
#0 col_sum_44_fu_778 = 24'd0;
#0 col_sum_52_fu_810 = 24'd0;
#0 col_sum_60_fu_842 = 24'd0;
#0 col_sum_3_fu_614 = 24'd0;
#0 col_sum_11_fu_646 = 24'd0;
#0 col_sum_19_fu_678 = 24'd0;
#0 col_sum_27_fu_710 = 24'd0;
#0 col_sum_35_fu_742 = 24'd0;
#0 col_sum_43_fu_774 = 24'd0;
#0 col_sum_51_fu_806 = 24'd0;
#0 col_sum_59_fu_838 = 24'd0;
#0 col_sum_2_fu_610 = 24'd0;
#0 col_sum_10_fu_642 = 24'd0;
#0 col_sum_18_fu_674 = 24'd0;
#0 col_sum_26_fu_706 = 24'd0;
#0 col_sum_34_fu_738 = 24'd0;
#0 col_sum_42_fu_770 = 24'd0;
#0 col_sum_50_fu_802 = 24'd0;
#0 col_sum_58_fu_834 = 24'd0;
#0 col_sum_1_fu_606 = 24'd0;
#0 col_sum_9_fu_638 = 24'd0;
#0 col_sum_17_fu_670 = 24'd0;
#0 col_sum_25_fu_702 = 24'd0;
#0 col_sum_33_fu_734 = 24'd0;
#0 col_sum_41_fu_766 = 24'd0;
#0 col_sum_49_fu_798 = 24'd0;
#0 col_sum_57_fu_830 = 24'd0;
#0 col_sum_fu_602 = 24'd0;
#0 col_sum_56_fu_826 = 24'd0;
#0 col_sum_48_fu_794 = 24'd0;
#0 col_sum_40_fu_762 = 24'd0;
#0 col_sum_32_fu_730 = 24'd0;
#0 col_sum_24_fu_698 = 24'd0;
#0 col_sum_16_fu_666 = 24'd0;
#0 col_sum_8_fu_634 = 24'd0;
#0 grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_start_reg = 1'b0;
#0 i_fu_82 = 9'd0;
end

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0)
);

top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0),
    .ce0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0),
    .we0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0),
    .d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0),
    .q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_43_3 grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_ready),
    .zext_ln45(tmp_s_reg_3729),
    .A_address0(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_A_address0),
    .A_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_A_ce0),
    .A_q0(A_q0),
    .row_buf_63_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_63_out),
    .row_buf_63_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_63_out_ap_vld),
    .row_buf_62_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_62_out),
    .row_buf_62_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_62_out_ap_vld),
    .row_buf_61_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_61_out),
    .row_buf_61_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_61_out_ap_vld),
    .row_buf_60_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_60_out),
    .row_buf_60_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_60_out_ap_vld),
    .row_buf_59_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_59_out),
    .row_buf_59_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_59_out_ap_vld),
    .row_buf_58_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_58_out),
    .row_buf_58_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_58_out_ap_vld),
    .row_buf_57_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_57_out),
    .row_buf_57_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_57_out_ap_vld),
    .row_buf_56_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_56_out),
    .row_buf_56_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_56_out_ap_vld),
    .row_buf_55_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_55_out),
    .row_buf_55_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_55_out_ap_vld),
    .row_buf_54_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_54_out),
    .row_buf_54_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_54_out_ap_vld),
    .row_buf_53_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_53_out),
    .row_buf_53_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_53_out_ap_vld),
    .row_buf_52_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_52_out),
    .row_buf_52_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_52_out_ap_vld),
    .row_buf_51_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_51_out),
    .row_buf_51_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_51_out_ap_vld),
    .row_buf_50_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_50_out),
    .row_buf_50_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_50_out_ap_vld),
    .row_buf_49_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_49_out),
    .row_buf_49_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_49_out_ap_vld),
    .row_buf_48_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_48_out),
    .row_buf_48_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_48_out_ap_vld),
    .row_buf_47_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_47_out),
    .row_buf_47_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_47_out_ap_vld),
    .row_buf_46_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_46_out),
    .row_buf_46_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_46_out_ap_vld),
    .row_buf_45_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_45_out),
    .row_buf_45_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_45_out_ap_vld),
    .row_buf_44_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_44_out),
    .row_buf_44_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_44_out_ap_vld),
    .row_buf_43_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_43_out),
    .row_buf_43_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_43_out_ap_vld),
    .row_buf_42_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_42_out),
    .row_buf_42_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_42_out_ap_vld),
    .row_buf_41_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_41_out),
    .row_buf_41_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_41_out_ap_vld),
    .row_buf_40_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_40_out),
    .row_buf_40_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_40_out_ap_vld),
    .row_buf_39_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_39_out),
    .row_buf_39_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_39_out_ap_vld),
    .row_buf_38_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_38_out),
    .row_buf_38_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_38_out_ap_vld),
    .row_buf_37_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_37_out),
    .row_buf_37_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_37_out_ap_vld),
    .row_buf_36_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_36_out),
    .row_buf_36_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_36_out_ap_vld),
    .row_buf_35_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_35_out),
    .row_buf_35_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_35_out_ap_vld),
    .row_buf_34_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_34_out),
    .row_buf_34_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_34_out_ap_vld),
    .row_buf_33_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_33_out),
    .row_buf_33_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_33_out_ap_vld),
    .row_buf_32_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_32_out),
    .row_buf_32_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_32_out_ap_vld),
    .row_buf_31_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_31_out),
    .row_buf_31_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_31_out_ap_vld),
    .row_buf_30_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_30_out),
    .row_buf_30_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_30_out_ap_vld),
    .row_buf_29_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_29_out),
    .row_buf_29_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_29_out_ap_vld),
    .row_buf_28_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_28_out),
    .row_buf_28_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_28_out_ap_vld),
    .row_buf_27_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_27_out),
    .row_buf_27_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_27_out_ap_vld),
    .row_buf_26_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_26_out),
    .row_buf_26_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_26_out_ap_vld),
    .row_buf_25_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_25_out),
    .row_buf_25_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_25_out_ap_vld),
    .row_buf_24_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_24_out),
    .row_buf_24_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_24_out_ap_vld),
    .row_buf_23_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_23_out),
    .row_buf_23_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_23_out_ap_vld),
    .row_buf_22_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_22_out),
    .row_buf_22_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_22_out_ap_vld),
    .row_buf_21_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_21_out),
    .row_buf_21_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_21_out_ap_vld),
    .row_buf_20_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_20_out),
    .row_buf_20_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_20_out_ap_vld),
    .row_buf_19_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_19_out),
    .row_buf_19_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_19_out_ap_vld),
    .row_buf_18_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_18_out),
    .row_buf_18_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_18_out_ap_vld),
    .row_buf_17_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_17_out),
    .row_buf_17_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_17_out_ap_vld),
    .row_buf_16_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_16_out),
    .row_buf_16_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_16_out_ap_vld),
    .row_buf_15_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_15_out),
    .row_buf_15_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_15_out_ap_vld),
    .row_buf_14_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_14_out),
    .row_buf_14_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_14_out_ap_vld),
    .row_buf_13_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_13_out),
    .row_buf_13_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_13_out_ap_vld),
    .row_buf_12_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_12_out),
    .row_buf_12_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_12_out_ap_vld),
    .row_buf_11_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_11_out),
    .row_buf_11_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_11_out_ap_vld),
    .row_buf_10_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_10_out),
    .row_buf_10_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_10_out_ap_vld),
    .row_buf_9_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_9_out),
    .row_buf_9_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_9_out_ap_vld),
    .row_buf_8_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_8_out),
    .row_buf_8_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_8_out_ap_vld),
    .row_buf_7_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_7_out),
    .row_buf_7_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_7_out_ap_vld),
    .row_buf_6_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_6_out),
    .row_buf_6_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_6_out_ap_vld),
    .row_buf_5_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_5_out),
    .row_buf_5_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_5_out_ap_vld),
    .row_buf_4_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_4_out),
    .row_buf_4_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_4_out_ap_vld),
    .row_buf_3_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_3_out),
    .row_buf_3_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_3_out_ap_vld),
    .row_buf_2_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_2_out),
    .row_buf_2_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_2_out_ap_vld),
    .row_buf_1_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_1_out),
    .row_buf_1_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_1_out_ap_vld),
    .row_buf_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_out),
    .row_buf_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_out_ap_vld),
    .p_out(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_p_out),
    .p_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_p_out_ap_vld)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_67_5 grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_ready),
    .col_sum_load(col_sum_fu_602),
    .col_sum_1_load(col_sum_1_fu_606),
    .col_sum_2_load(col_sum_2_fu_610),
    .col_sum_3_load(col_sum_3_fu_614),
    .col_sum_4_load(col_sum_4_fu_618),
    .col_sum_5_load(col_sum_5_fu_622),
    .col_sum_6_load(col_sum_6_fu_626),
    .col_sum_7_load(col_sum_7_fu_630),
    .col_sum_8_load(col_sum_8_fu_634),
    .col_sum_9_load(col_sum_9_fu_638),
    .col_sum_10_load(col_sum_10_fu_642),
    .col_sum_11_load(col_sum_11_fu_646),
    .col_sum_12_load(col_sum_12_fu_650),
    .col_sum_13_load(col_sum_13_fu_654),
    .col_sum_14_load(col_sum_14_fu_658),
    .col_sum_15_load(col_sum_15_fu_662),
    .col_sum_16_load(col_sum_16_fu_666),
    .col_sum_17_load(col_sum_17_fu_670),
    .col_sum_18_load(col_sum_18_fu_674),
    .col_sum_19_load(col_sum_19_fu_678),
    .col_sum_20_load(col_sum_20_fu_682),
    .col_sum_21_load(col_sum_21_fu_686),
    .col_sum_22_load(col_sum_22_fu_690),
    .col_sum_23_load(col_sum_23_fu_694),
    .col_sum_24_load(col_sum_24_fu_698),
    .col_sum_25_load(col_sum_25_fu_702),
    .col_sum_26_load(col_sum_26_fu_706),
    .col_sum_27_load(col_sum_27_fu_710),
    .col_sum_28_load(col_sum_28_fu_714),
    .col_sum_29_load(col_sum_29_fu_718),
    .col_sum_30_load(col_sum_30_fu_722),
    .col_sum_31_load(col_sum_31_fu_726),
    .col_sum_32_load(col_sum_32_fu_730),
    .col_sum_33_load(col_sum_33_fu_734),
    .col_sum_34_load(col_sum_34_fu_738),
    .col_sum_35_load(col_sum_35_fu_742),
    .col_sum_36_load(col_sum_36_fu_746),
    .col_sum_37_load(col_sum_37_fu_750),
    .col_sum_38_load(col_sum_38_fu_754),
    .col_sum_39_load(col_sum_39_fu_758),
    .col_sum_40_load(col_sum_40_fu_762),
    .col_sum_41_load(col_sum_41_fu_766),
    .col_sum_42_load(col_sum_42_fu_770),
    .col_sum_43_load(col_sum_43_fu_774),
    .col_sum_44_load(col_sum_44_fu_778),
    .col_sum_45_load(col_sum_45_fu_782),
    .col_sum_46_load(col_sum_46_fu_786),
    .col_sum_47_load(col_sum_47_fu_790),
    .col_sum_48_load(col_sum_48_fu_794),
    .col_sum_49_load(col_sum_49_fu_798),
    .col_sum_50_load(col_sum_50_fu_802),
    .col_sum_51_load(col_sum_51_fu_806),
    .col_sum_52_load(col_sum_52_fu_810),
    .col_sum_53_load(col_sum_53_fu_814),
    .col_sum_54_load(col_sum_54_fu_818),
    .col_sum_55_load(col_sum_55_fu_822),
    .col_sum_56_load(col_sum_56_fu_826),
    .col_sum_57_load(col_sum_57_fu_830),
    .col_sum_58_load(col_sum_58_fu_834),
    .col_sum_59_load(col_sum_59_fu_838),
    .col_sum_60_load(col_sum_60_fu_842),
    .col_sum_61_load(col_sum_61_fu_846),
    .col_sum_62_load(col_sum_62_fu_850),
    .col_sum_63_load(col_sum_63_fu_854),
    .scale_63_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_63_out),
    .scale_63_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_63_out_ap_vld),
    .scale_62_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_62_out),
    .scale_62_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_62_out_ap_vld),
    .scale_61_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_61_out),
    .scale_61_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_61_out_ap_vld),
    .scale_60_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_60_out),
    .scale_60_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_60_out_ap_vld),
    .scale_59_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_59_out),
    .scale_59_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_59_out_ap_vld),
    .scale_58_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_58_out),
    .scale_58_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_58_out_ap_vld),
    .scale_57_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_57_out),
    .scale_57_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_57_out_ap_vld),
    .scale_56_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_56_out),
    .scale_56_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_56_out_ap_vld),
    .scale_55_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_55_out),
    .scale_55_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_55_out_ap_vld),
    .scale_54_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_54_out),
    .scale_54_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_54_out_ap_vld),
    .scale_53_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_53_out),
    .scale_53_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_53_out_ap_vld),
    .scale_52_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_52_out),
    .scale_52_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_52_out_ap_vld),
    .scale_51_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_51_out),
    .scale_51_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_51_out_ap_vld),
    .scale_50_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_50_out),
    .scale_50_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_50_out_ap_vld),
    .scale_49_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_49_out),
    .scale_49_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_49_out_ap_vld),
    .scale_48_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_48_out),
    .scale_48_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_48_out_ap_vld),
    .scale_47_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_47_out),
    .scale_47_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_47_out_ap_vld),
    .scale_46_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_46_out),
    .scale_46_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_46_out_ap_vld),
    .scale_45_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_45_out),
    .scale_45_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_45_out_ap_vld),
    .scale_44_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_44_out),
    .scale_44_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_44_out_ap_vld),
    .scale_43_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_43_out),
    .scale_43_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_43_out_ap_vld),
    .scale_42_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_42_out),
    .scale_42_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_42_out_ap_vld),
    .scale_41_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_41_out),
    .scale_41_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_41_out_ap_vld),
    .scale_40_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_40_out),
    .scale_40_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_40_out_ap_vld),
    .scale_39_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_39_out),
    .scale_39_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_39_out_ap_vld),
    .scale_38_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_38_out),
    .scale_38_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_38_out_ap_vld),
    .scale_37_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_37_out),
    .scale_37_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_37_out_ap_vld),
    .scale_36_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_36_out),
    .scale_36_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_36_out_ap_vld),
    .scale_35_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_35_out),
    .scale_35_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_35_out_ap_vld),
    .scale_34_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_34_out),
    .scale_34_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_34_out_ap_vld),
    .scale_33_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_33_out),
    .scale_33_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_33_out_ap_vld),
    .scale_32_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_32_out),
    .scale_32_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_32_out_ap_vld),
    .scale_31_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_31_out),
    .scale_31_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_31_out_ap_vld),
    .scale_30_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_30_out),
    .scale_30_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_30_out_ap_vld),
    .scale_29_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_29_out),
    .scale_29_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_29_out_ap_vld),
    .scale_28_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_28_out),
    .scale_28_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_28_out_ap_vld),
    .scale_27_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_27_out),
    .scale_27_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_27_out_ap_vld),
    .scale_26_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_26_out),
    .scale_26_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_26_out_ap_vld),
    .scale_25_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_25_out),
    .scale_25_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_25_out_ap_vld),
    .scale_24_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_24_out),
    .scale_24_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_24_out_ap_vld),
    .scale_23_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_23_out),
    .scale_23_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_23_out_ap_vld),
    .scale_22_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_22_out),
    .scale_22_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_22_out_ap_vld),
    .scale_21_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_21_out),
    .scale_21_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_21_out_ap_vld),
    .scale_20_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_20_out),
    .scale_20_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_20_out_ap_vld),
    .scale_19_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_19_out),
    .scale_19_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_19_out_ap_vld),
    .scale_18_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_18_out),
    .scale_18_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_18_out_ap_vld),
    .scale_17_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_17_out),
    .scale_17_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_17_out_ap_vld),
    .scale_16_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_16_out),
    .scale_16_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_16_out_ap_vld),
    .scale_15_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_15_out),
    .scale_15_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_15_out_ap_vld),
    .scale_14_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_14_out),
    .scale_14_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_14_out_ap_vld),
    .scale_13_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_13_out),
    .scale_13_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_13_out_ap_vld),
    .scale_12_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_12_out),
    .scale_12_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_12_out_ap_vld),
    .scale_11_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_11_out),
    .scale_11_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_11_out_ap_vld),
    .scale_10_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_10_out),
    .scale_10_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_10_out_ap_vld),
    .scale_9_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_9_out),
    .scale_9_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_9_out_ap_vld),
    .scale_8_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_8_out),
    .scale_8_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_8_out_ap_vld),
    .scale_7_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_7_out),
    .scale_7_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_7_out_ap_vld),
    .scale_6_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_6_out),
    .scale_6_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_6_out_ap_vld),
    .scale_5_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_5_out),
    .scale_5_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_5_out_ap_vld),
    .scale_4_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_4_out),
    .scale_4_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_4_out_ap_vld),
    .scale_3_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_3_out),
    .scale_3_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_3_out_ap_vld),
    .scale_2_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_2_out),
    .scale_2_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_2_out_ap_vld),
    .scale_1_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_1_out),
    .scale_1_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_1_out_ap_vld),
    .scale_out(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_out),
    .scale_out_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_out_ap_vld)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_54_4 grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_ready),
    .col_sum_7_i(col_sum_7_fu_630),
    .col_sum_7_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_7_o),
    .col_sum_7_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_7_o_ap_vld),
    .row_buf_7_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_7_out),
    .row_buf_15_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_15_out),
    .row_buf_23_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_23_out),
    .row_buf_31_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_31_out),
    .row_buf_39_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_39_out),
    .row_buf_47_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_47_out),
    .row_buf_55_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_55_out),
    .row_buf_63_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_63_out),
    .conv_i343(denom_1_reg_4246),
    .col_sum_15_i(col_sum_15_fu_662),
    .col_sum_15_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_15_o),
    .col_sum_15_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_15_o_ap_vld),
    .col_sum_23_i(col_sum_23_fu_694),
    .col_sum_23_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_23_o),
    .col_sum_23_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_23_o_ap_vld),
    .col_sum_31_i(col_sum_31_fu_726),
    .col_sum_31_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_31_o),
    .col_sum_31_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_31_o_ap_vld),
    .col_sum_39_i(col_sum_39_fu_758),
    .col_sum_39_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_39_o),
    .col_sum_39_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_39_o_ap_vld),
    .col_sum_47_i(col_sum_47_fu_790),
    .col_sum_47_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_47_o),
    .col_sum_47_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_47_o_ap_vld),
    .col_sum_55_i(col_sum_55_fu_822),
    .col_sum_55_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_55_o),
    .col_sum_55_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_55_o_ap_vld),
    .col_sum_63_i(col_sum_63_fu_854),
    .col_sum_63_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_63_o),
    .col_sum_63_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_63_o_ap_vld),
    .col_sum_6_i(col_sum_6_fu_626),
    .col_sum_6_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_6_o),
    .col_sum_6_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_6_o_ap_vld),
    .row_buf_6_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_6_out),
    .row_buf_14_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_14_out),
    .row_buf_22_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_22_out),
    .row_buf_30_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_30_out),
    .row_buf_38_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_38_out),
    .row_buf_46_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_46_out),
    .row_buf_54_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_54_out),
    .row_buf_62_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_62_out),
    .col_sum_14_i(col_sum_14_fu_658),
    .col_sum_14_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_14_o),
    .col_sum_14_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_14_o_ap_vld),
    .col_sum_22_i(col_sum_22_fu_690),
    .col_sum_22_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_22_o),
    .col_sum_22_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_22_o_ap_vld),
    .col_sum_30_i(col_sum_30_fu_722),
    .col_sum_30_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_30_o),
    .col_sum_30_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_30_o_ap_vld),
    .col_sum_38_i(col_sum_38_fu_754),
    .col_sum_38_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_38_o),
    .col_sum_38_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_38_o_ap_vld),
    .col_sum_46_i(col_sum_46_fu_786),
    .col_sum_46_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_46_o),
    .col_sum_46_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_46_o_ap_vld),
    .col_sum_54_i(col_sum_54_fu_818),
    .col_sum_54_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_54_o),
    .col_sum_54_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_54_o_ap_vld),
    .col_sum_62_i(col_sum_62_fu_850),
    .col_sum_62_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_62_o),
    .col_sum_62_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_62_o_ap_vld),
    .col_sum_5_i(col_sum_5_fu_622),
    .col_sum_5_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_5_o),
    .col_sum_5_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_5_o_ap_vld),
    .row_buf_5_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_5_out),
    .row_buf_13_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_13_out),
    .row_buf_21_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_21_out),
    .row_buf_29_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_29_out),
    .row_buf_37_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_37_out),
    .row_buf_45_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_45_out),
    .row_buf_53_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_53_out),
    .row_buf_61_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_61_out),
    .col_sum_13_i(col_sum_13_fu_654),
    .col_sum_13_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_13_o),
    .col_sum_13_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_13_o_ap_vld),
    .col_sum_21_i(col_sum_21_fu_686),
    .col_sum_21_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_21_o),
    .col_sum_21_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_21_o_ap_vld),
    .col_sum_29_i(col_sum_29_fu_718),
    .col_sum_29_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_29_o),
    .col_sum_29_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_29_o_ap_vld),
    .col_sum_37_i(col_sum_37_fu_750),
    .col_sum_37_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_37_o),
    .col_sum_37_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_37_o_ap_vld),
    .col_sum_45_i(col_sum_45_fu_782),
    .col_sum_45_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_45_o),
    .col_sum_45_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_45_o_ap_vld),
    .col_sum_53_i(col_sum_53_fu_814),
    .col_sum_53_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_53_o),
    .col_sum_53_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_53_o_ap_vld),
    .col_sum_61_i(col_sum_61_fu_846),
    .col_sum_61_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_61_o),
    .col_sum_61_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_61_o_ap_vld),
    .col_sum_4_i(col_sum_4_fu_618),
    .col_sum_4_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_4_o),
    .col_sum_4_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_4_o_ap_vld),
    .row_buf_4_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_4_out),
    .row_buf_12_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_12_out),
    .row_buf_20_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_20_out),
    .row_buf_28_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_28_out),
    .row_buf_36_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_36_out),
    .row_buf_44_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_44_out),
    .row_buf_52_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_52_out),
    .row_buf_60_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_60_out),
    .col_sum_12_i(col_sum_12_fu_650),
    .col_sum_12_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_12_o),
    .col_sum_12_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_12_o_ap_vld),
    .col_sum_20_i(col_sum_20_fu_682),
    .col_sum_20_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_20_o),
    .col_sum_20_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_20_o_ap_vld),
    .col_sum_28_i(col_sum_28_fu_714),
    .col_sum_28_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_28_o),
    .col_sum_28_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_28_o_ap_vld),
    .col_sum_36_i(col_sum_36_fu_746),
    .col_sum_36_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_36_o),
    .col_sum_36_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_36_o_ap_vld),
    .col_sum_44_i(col_sum_44_fu_778),
    .col_sum_44_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_44_o),
    .col_sum_44_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_44_o_ap_vld),
    .col_sum_52_i(col_sum_52_fu_810),
    .col_sum_52_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_52_o),
    .col_sum_52_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_52_o_ap_vld),
    .col_sum_60_i(col_sum_60_fu_842),
    .col_sum_60_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_60_o),
    .col_sum_60_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_60_o_ap_vld),
    .col_sum_3_i(col_sum_3_fu_614),
    .col_sum_3_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_3_o),
    .col_sum_3_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_3_o_ap_vld),
    .row_buf_3_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_3_out),
    .row_buf_11_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_11_out),
    .row_buf_19_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_19_out),
    .row_buf_27_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_27_out),
    .row_buf_35_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_35_out),
    .row_buf_43_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_43_out),
    .row_buf_51_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_51_out),
    .row_buf_59_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_59_out),
    .col_sum_11_i(col_sum_11_fu_646),
    .col_sum_11_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_11_o),
    .col_sum_11_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_11_o_ap_vld),
    .col_sum_19_i(col_sum_19_fu_678),
    .col_sum_19_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_19_o),
    .col_sum_19_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_19_o_ap_vld),
    .col_sum_27_i(col_sum_27_fu_710),
    .col_sum_27_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_27_o),
    .col_sum_27_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_27_o_ap_vld),
    .col_sum_35_i(col_sum_35_fu_742),
    .col_sum_35_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_35_o),
    .col_sum_35_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_35_o_ap_vld),
    .col_sum_43_i(col_sum_43_fu_774),
    .col_sum_43_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_43_o),
    .col_sum_43_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_43_o_ap_vld),
    .col_sum_51_i(col_sum_51_fu_806),
    .col_sum_51_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_51_o),
    .col_sum_51_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_51_o_ap_vld),
    .col_sum_59_i(col_sum_59_fu_838),
    .col_sum_59_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_59_o),
    .col_sum_59_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_59_o_ap_vld),
    .col_sum_2_i(col_sum_2_fu_610),
    .col_sum_2_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_2_o),
    .col_sum_2_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_2_o_ap_vld),
    .row_buf_2_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_2_out),
    .row_buf_10_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_10_out),
    .row_buf_18_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_18_out),
    .row_buf_26_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_26_out),
    .row_buf_34_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_34_out),
    .row_buf_42_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_42_out),
    .row_buf_50_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_50_out),
    .row_buf_58_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_58_out),
    .col_sum_10_i(col_sum_10_fu_642),
    .col_sum_10_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_10_o),
    .col_sum_10_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_10_o_ap_vld),
    .col_sum_18_i(col_sum_18_fu_674),
    .col_sum_18_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_18_o),
    .col_sum_18_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_18_o_ap_vld),
    .col_sum_26_i(col_sum_26_fu_706),
    .col_sum_26_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_26_o),
    .col_sum_26_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_26_o_ap_vld),
    .col_sum_34_i(col_sum_34_fu_738),
    .col_sum_34_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_34_o),
    .col_sum_34_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_34_o_ap_vld),
    .col_sum_42_i(col_sum_42_fu_770),
    .col_sum_42_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_42_o),
    .col_sum_42_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_42_o_ap_vld),
    .col_sum_50_i(col_sum_50_fu_802),
    .col_sum_50_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_50_o),
    .col_sum_50_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_50_o_ap_vld),
    .col_sum_58_i(col_sum_58_fu_834),
    .col_sum_58_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_58_o),
    .col_sum_58_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_58_o_ap_vld),
    .col_sum_1_i(col_sum_1_fu_606),
    .col_sum_1_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_1_o),
    .col_sum_1_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_1_o_ap_vld),
    .row_buf_1_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_1_out),
    .row_buf_9_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_9_out),
    .row_buf_17_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_17_out),
    .row_buf_25_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_25_out),
    .row_buf_33_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_33_out),
    .row_buf_41_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_41_out),
    .row_buf_49_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_49_out),
    .row_buf_57_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_57_out),
    .col_sum_9_i(col_sum_9_fu_638),
    .col_sum_9_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_9_o),
    .col_sum_9_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_9_o_ap_vld),
    .col_sum_17_i(col_sum_17_fu_670),
    .col_sum_17_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_17_o),
    .col_sum_17_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_17_o_ap_vld),
    .col_sum_25_i(col_sum_25_fu_702),
    .col_sum_25_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_25_o),
    .col_sum_25_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_25_o_ap_vld),
    .col_sum_33_i(col_sum_33_fu_734),
    .col_sum_33_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_33_o),
    .col_sum_33_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_33_o_ap_vld),
    .col_sum_41_i(col_sum_41_fu_766),
    .col_sum_41_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_41_o),
    .col_sum_41_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_41_o_ap_vld),
    .col_sum_49_i(col_sum_49_fu_798),
    .col_sum_49_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_49_o),
    .col_sum_49_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_49_o_ap_vld),
    .col_sum_57_i(col_sum_57_fu_830),
    .col_sum_57_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_57_o),
    .col_sum_57_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_57_o_ap_vld),
    .col_sum_i(col_sum_fu_602),
    .col_sum_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_o),
    .col_sum_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_o_ap_vld),
    .i(trunc_ln36_reg_3724),
    .col_sum_56_i(col_sum_56_fu_826),
    .col_sum_56_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_56_o),
    .col_sum_56_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_56_o_ap_vld),
    .col_sum_48_i(col_sum_48_fu_794),
    .col_sum_48_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_48_o),
    .col_sum_48_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_48_o_ap_vld),
    .col_sum_40_i(col_sum_40_fu_762),
    .col_sum_40_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_40_o),
    .col_sum_40_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_40_o_ap_vld),
    .col_sum_32_i(col_sum_32_fu_730),
    .col_sum_32_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_32_o),
    .col_sum_32_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_32_o_ap_vld),
    .col_sum_24_i(col_sum_24_fu_698),
    .col_sum_24_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_24_o),
    .col_sum_24_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_24_o_ap_vld),
    .col_sum_16_i(col_sum_16_fu_666),
    .col_sum_16_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_16_o),
    .col_sum_16_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_16_o_ap_vld),
    .col_sum_8_i(col_sum_8_fu_634),
    .col_sum_8_o(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_8_o),
    .col_sum_8_o_ap_vld(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_8_o_ap_vld),
    .row_buf_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_out),
    .row_buf_8_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_8_out),
    .row_buf_16_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_16_out),
    .row_buf_24_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_24_out),
    .row_buf_32_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_32_out),
    .row_buf_40_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_40_out),
    .row_buf_48_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_48_out),
    .row_buf_56_reload(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_row_buf_56_out),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_d0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0(grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_d0)
);

top_kernel_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7 grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_start),
    .ap_done(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_done),
    .ap_idle(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_idle),
    .ap_ready(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_ready),
    .C_address0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_address0),
    .C_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_ce0),
    .C_we0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_we0),
    .C_d0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_d0),
    .C_address1(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_address1),
    .C_ce1(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_ce1),
    .C_we1(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_we1),
    .C_d1(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_d1),
    .scale_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_out),
    .scale_8_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_8_out),
    .scale_16_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_16_out),
    .scale_24_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_24_out),
    .scale_32_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_32_out),
    .scale_40_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_40_out),
    .scale_48_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_48_out),
    .scale_56_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_56_out),
    .scale_1_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_1_out),
    .scale_9_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_9_out),
    .scale_17_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_17_out),
    .scale_25_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_25_out),
    .scale_33_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_33_out),
    .scale_41_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_41_out),
    .scale_49_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_49_out),
    .scale_57_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_57_out),
    .scale_2_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_2_out),
    .scale_10_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_10_out),
    .scale_18_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_18_out),
    .scale_26_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_26_out),
    .scale_34_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_34_out),
    .scale_42_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_42_out),
    .scale_50_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_50_out),
    .scale_58_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_58_out),
    .scale_3_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_3_out),
    .scale_11_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_11_out),
    .scale_19_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_19_out),
    .scale_27_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_27_out),
    .scale_35_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_35_out),
    .scale_43_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_43_out),
    .scale_51_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_51_out),
    .scale_59_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_59_out),
    .scale_4_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_4_out),
    .scale_12_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_12_out),
    .scale_20_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_20_out),
    .scale_28_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_28_out),
    .scale_36_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_36_out),
    .scale_44_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_44_out),
    .scale_52_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_52_out),
    .scale_60_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_60_out),
    .scale_5_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_5_out),
    .scale_13_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_13_out),
    .scale_21_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_21_out),
    .scale_29_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_29_out),
    .scale_37_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_37_out),
    .scale_45_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_45_out),
    .scale_53_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_53_out),
    .scale_61_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_61_out),
    .scale_6_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_6_out),
    .scale_14_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_14_out),
    .scale_22_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_22_out),
    .scale_30_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_30_out),
    .scale_38_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_38_out),
    .scale_46_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_46_out),
    .scale_54_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_54_out),
    .scale_62_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_62_out),
    .scale_7_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_7_out),
    .scale_15_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_15_out),
    .scale_23_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_23_out),
    .scale_31_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_31_out),
    .scale_39_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_39_out),
    .scale_47_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_47_out),
    .scale_55_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_55_out),
    .scale_63_reload(grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_scale_63_out),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_q0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0(grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0),
    .top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0(top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln36_fu_1626_p2 == 1'd0))) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln36_fu_1626_p2 == 1'd1))) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_start_reg <= 1'b1;
        end else if ((grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_ready == 1'b1)) begin
            grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_10_fu_642 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_10_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_10_fu_642 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_10_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_11_fu_646 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_11_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_11_fu_646 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_11_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_12_fu_650 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_12_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_12_fu_650 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_12_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_13_fu_654 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_13_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_13_fu_654 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_13_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_14_fu_658 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_14_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_14_fu_658 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_14_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_15_fu_662 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_15_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_15_fu_662 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_15_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_16_fu_666 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_16_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_16_fu_666 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_16_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_17_fu_670 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_17_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_17_fu_670 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_17_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_18_fu_674 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_18_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_18_fu_674 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_18_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_19_fu_678 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_19_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_19_fu_678 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_19_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_1_fu_606 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_1_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_1_fu_606 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_1_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_20_fu_682 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_20_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_20_fu_682 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_20_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_21_fu_686 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_21_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_21_fu_686 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_21_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_22_fu_690 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_22_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_22_fu_690 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_22_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_23_fu_694 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_23_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_23_fu_694 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_23_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_24_fu_698 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_24_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_24_fu_698 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_24_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_25_fu_702 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_25_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_25_fu_702 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_25_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_26_fu_706 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_26_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_26_fu_706 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_26_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_27_fu_710 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_27_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_27_fu_710 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_27_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_28_fu_714 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_28_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_28_fu_714 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_28_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_29_fu_718 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_29_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_29_fu_718 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_29_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_2_fu_610 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_2_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_2_fu_610 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_2_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_30_fu_722 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_30_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_30_fu_722 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_30_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_31_fu_726 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_31_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_31_fu_726 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_31_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_32_fu_730 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_32_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_32_fu_730 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_32_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_33_fu_734 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_33_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_33_fu_734 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_33_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_34_fu_738 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_34_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_34_fu_738 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_34_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_35_fu_742 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_35_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_35_fu_742 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_35_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_36_fu_746 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_36_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_36_fu_746 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_36_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_37_fu_750 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_37_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_37_fu_750 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_37_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_38_fu_754 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_38_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_38_fu_754 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_38_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_39_fu_758 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_39_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_39_fu_758 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_39_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_3_fu_614 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_3_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_3_fu_614 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_3_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_40_fu_762 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_40_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_40_fu_762 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_40_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_41_fu_766 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_41_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_41_fu_766 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_41_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_42_fu_770 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_42_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_42_fu_770 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_42_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_43_fu_774 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_43_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_43_fu_774 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_43_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_44_fu_778 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_44_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_44_fu_778 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_44_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_45_fu_782 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_45_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_45_fu_782 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_45_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_46_fu_786 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_46_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_46_fu_786 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_46_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_47_fu_790 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_47_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_47_fu_790 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_47_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_48_fu_794 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_48_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_48_fu_794 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_48_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_49_fu_798 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_49_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_49_fu_798 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_49_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_4_fu_618 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_4_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_4_fu_618 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_4_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_50_fu_802 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_50_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_50_fu_802 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_50_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_51_fu_806 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_51_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_51_fu_806 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_51_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_52_fu_810 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_52_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_52_fu_810 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_52_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_53_fu_814 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_53_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_53_fu_814 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_53_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_54_fu_818 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_54_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_54_fu_818 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_54_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_55_fu_822 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_55_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_55_fu_822 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_55_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_56_fu_826 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_56_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_56_fu_826 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_56_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_57_fu_830 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_57_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_57_fu_830 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_57_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_58_fu_834 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_58_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_58_fu_834 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_58_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_59_fu_838 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_59_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_59_fu_838 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_59_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_5_fu_622 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_5_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_5_fu_622 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_5_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_60_fu_842 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_60_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_60_fu_842 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_60_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_61_fu_846 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_61_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_61_fu_846 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_61_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_62_fu_850 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_62_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_62_fu_850 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_62_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_63_fu_854 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_63_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_63_fu_854 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_63_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_6_fu_626 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_6_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_6_fu_626 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_6_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_7_fu_630 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_7_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_7_fu_630 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_7_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_8_fu_634 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_8_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_8_fu_634 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_8_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_9_fu_638 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_9_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_9_fu_638 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_9_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        col_sum_fu_602 <= 24'd0;
    end else if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        col_sum_fu_602 <= grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_col_sum_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        i_fu_82 <= 9'd0;
    end else if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln36_fu_1626_p2 == 1'd0))) begin
        i_fu_82 <= add_ln36_fu_1632_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        denom_1_reg_4246 <= denom_1_fu_2227_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        tmp_s_reg_3729[13 : 6] <= tmp_s_fu_1642_p3[13 : 6];
        trunc_ln36_reg_3724 <= trunc_ln36_fu_1638_p1;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_done == 1'b0)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if (((grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0;
    end else begin
        top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln36_fu_1626_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_A_address0;

assign A_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_A_ce0;

assign C_address0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_address0;

assign C_address1 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_address1;

assign C_ce0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_ce0;

assign C_ce1 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_ce1;

assign C_d0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_d0;

assign C_d1 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_d1;

assign C_we0 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_we0;

assign C_we1 = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_C_we1;

assign add_ln36_fu_1632_p2 = (i_fu_82 + 9'd1);

assign add_ln51_fu_2175_p2 = ($signed(sext_ln51_fu_2171_p1) + $signed(25'd65536));

assign and_ln51_fu_2207_p2 = (xor_ln51_fu_2201_p2 & tmp_131_fu_2193_p3);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign denom_1_fu_2227_p3 = ((xor_ln51_1_fu_2213_p2[0:0] == 1'b1) ? select_ln51_fu_2219_p3 : denom_fu_2189_p1);

assign denom_fu_2189_p1 = add_ln51_fu_2175_p2[23:0];

assign grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_1062_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_67_5_fu_930_ap_start_reg;

assign grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_start = grp_top_kernel_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_1212_ap_start_reg;

assign icmp_ln36_fu_1626_p2 = ((i_fu_82 == 9'd256) ? 1'b1 : 1'b0);

assign select_ln51_fu_2219_p3 = ((and_ln51_fu_2207_p2[0:0] == 1'b1) ? 24'd8388607 : 24'd8388608);

assign sext_ln51_fu_2171_p1 = $signed(grp_top_kernel_Pipeline_VITIS_LOOP_43_3_fu_858_p_out);

assign tmp_131_fu_2193_p3 = add_ln51_fu_2175_p2[32'd23];

assign tmp_fu_2181_p3 = add_ln51_fu_2175_p2[32'd24];

assign tmp_s_fu_1642_p3 = {{trunc_ln36_fu_1638_p1}, {6'd0}};

assign trunc_ln36_fu_1638_p1 = i_fu_82[7:0];

assign xor_ln51_1_fu_2213_p2 = (tmp_fu_2181_p3 ^ tmp_131_fu_2193_p3);

assign xor_ln51_fu_2201_p2 = (tmp_fu_2181_p3 ^ 1'd1);

always @ (posedge ap_clk) begin
    tmp_s_reg_3729[5:0] <= 6'b000000;
end

endmodule //top_kernel
