$date
	Sun Nov 22 17:21:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module ripplecounter_tb $end
$var wire 1 ! Q3 $end
$var wire 1 " Q2 $end
$var wire 1 # Q1 $end
$var wire 1 $ Q0 $end
$var reg 1 % CP $end
$var reg 1 & Rd $end
$scope module counter1 $end
$var wire 1 % CP $end
$var wire 1 & Rd $end
$var wire 1 ! Q3 $end
$var wire 1 " Q2 $end
$var wire 1 # Q1 $end
$var wire 1 $ Q0 $end
$scope module FF0 $end
$var wire 1 % CP $end
$var wire 1 ' D $end
$var wire 1 & Rd $end
$var reg 1 $ Q $end
$upscope $end
$scope module FF1 $end
$var wire 1 $ CP $end
$var wire 1 ( D $end
$var wire 1 & Rd $end
$var reg 1 # Q $end
$upscope $end
$scope module FF2 $end
$var wire 1 # CP $end
$var wire 1 ) D $end
$var wire 1 & Rd $end
$var reg 1 " Q $end
$upscope $end
$scope module FF3 $end
$var wire 1 " CP $end
$var wire 1 * D $end
$var wire 1 & Rd $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x*
x)
x(
x'
1&
0%
x$
x#
x"
x!
$end
#10
1'
1(
1)
1*
0$
0#
0"
0!
0&
#15
1&
#20
0*
1!
0)
1"
0(
1#
0'
1$
1%
#40
0%
#60
1'
0$
1%
#80
0%
#100
1(
0#
0'
1$
1%
#120
0%
#140
1'
0$
1%
#160
0%
#180
1)
0"
0(
1#
0'
1$
1%
#200
0%
#220
1'
0$
1%
#240
0%
#260
1(
0#
0'
1$
1%
#280
0%
#295
