Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jul 24 17:35:32 2023
| Host         : KUNJ running 64-bit major release  (build 9200)
| Command      : report_design_analysis -file ./report/top_function_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xcvu065_CIV
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------+
|      Characteristics      |                                     Path #1                                     |
+---------------------------+---------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                          |
| Path Delay                | 4.029                                                                           |
| Logic Delay               | 2.391(60%)                                                                      |
| Net Delay                 | 1.638(40%)                                                                      |
| Clock Skew                | 0.000                                                                           |
| Slack                     | 5.999                                                                           |
| Clock Uncertainty         | 0.035                                                                           |
| Clock Relationship        | Safely Timed                                                                    |
| Clock Delay Group         | Same Clock                                                                      |
| Logic Levels              | 5                                                                               |
| Routes                    | NA                                                                              |
| Logical Path              | RAMB18E2/CLKARDCLK-(144)-LUT6-(1)-LUT6-(1)-LUT6-(10)-RAMS32-(1)-LUT6-(1)-FDRE/D |
| Start Point Clock         | ap_clk                                                                          |
| End Point Clock           | ap_clk                                                                          |
| DSP Block                 | None                                                                            |
| RAM Registers             | DO_REG(0)-None                                                                  |
| IO Crossings              | 0                                                                               |
| Config Crossings          | 0                                                                               |
| SLR Crossings             | 0                                                                               |
| PBlocks                   | 0                                                                               |
| High Fanout               | 144                                                                             |
| Dont Touch                | 0                                                                               |
| Mark Debug                | 0                                                                               |
| Start Point Pin Primitive | RAMB18E2/CLKARDCLK                                                              |
| End Point Pin Primitive   | FDRE/D                                                                          |
| Start Point Pin           | ram_reg_bram_0/CLKARDCLK                                                        |
| End Point Pin             | q0_reg[0]/D                                                                     |
+---------------------------+---------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2762, 620)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+-----+-----+-----+-----+-----+----+---+
| End Point Clock | Requirement |  1 |  2  |  3  |  4  |  5  |  6  |  7 | 8 |
+-----------------+-------------+----+-----+-----+-----+-----+-----+----+---+
| ap_clk          | 10.000ns    | 53 | 175 | 226 | 172 | 246 | 101 | 24 | 3 |
+-----------------+-------------+----+-----+-----+-----+-----+-----+----+---+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


