Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /home/saish_k/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto 7528c2afd7334a2c875cb5c9d43e07c1 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot decoder_tb_behav xil_defaultlib.decoder_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 7 for port 'opcode' [/home/saish_k/decoder/decoder.srcs/sim_1/new/decoder_tb.v:44]
WARNING: [VRFC 10-5021] port 'clk' is not connected on this instance [/home/saish_k/decoder/decoder.srcs/sim_1/new/decoder_tb.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.decoder_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot decoder_tb_behav
