==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.4
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [HLS 200-10] Analyzing design file 'loop_pipeline.c' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 102.094 ; gain = 46.332
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.113 ; gain = 46.352
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.113 ; gain = 46.352
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 102.594 ; gain = 46.832
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 123.227 ; gain = 67.465
INFO: [XFORM 203-541] Flattening a loop nest 'LOOP_I' (loop_pipeline.c:99:31) in function 'loop_pipeline'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 123.309 ; gain = 67.547
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'loop_pipeline' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'loop_pipeline'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOOP_I_LOOP_J'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.375 seconds; current allocated memory: 73.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.082 seconds; current allocated memory: 73.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'loop_pipeline'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'loop_pipeline/A' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'loop_pipeline' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'acc' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'loop_pipeline_mac_muladd_5s_5ns_20ns_20_1_1' to 'loop_pipeline_macbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'loop_pipeline_macbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'loop_pipeline'.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 74.187 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 123.309 ; gain = 67.547
INFO: [SYSC 207-301] Generating SystemC RTL for loop_pipeline.
INFO: [VHDL 208-304] Generating VHDL RTL for loop_pipeline.
INFO: [VLOG 209-307] Generating Verilog RTL for loop_pipeline.
INFO: [HLS 200-112] Total elapsed time: 9.463 seconds; peak allocated memory: 74.187 MB.
