

================================================================
== Vitis HLS Report for 'store_output_tile_to_DRAM_Pipeline_OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTP'
================================================================
* Date:           Sat Mar 25 14:07:32 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1862|     1862|  18.620 us|  18.620 us|  1862|  1862|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                            Loop Name                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH  |     1860|     1860|        22|          1|          1|  1840|       yes|
        +----------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 22


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 1, D = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.86>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 25 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 28 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten45 = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%width_offset19 = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %width_offset"   --->   Operation 30 'read' 'width_offset19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln138_2_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %zext_ln138_2"   --->   Operation 31 'read' 'zext_ln138_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln129_117 = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %zext_ln129_1"   --->   Operation 32 'read' 'zext_ln129_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln138_mid16 = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %shl_ln138_mid"   --->   Operation 33 'read' 'shl_ln138_mid16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln138_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %zext_ln138_1"   --->   Operation 34 'read' 'zext_ln138_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%height_offset_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %height_offset"   --->   Operation 35 'read' 'height_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%out_fm_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out_fm"   --->   Operation 36 'read' 'out_fm_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%depth_offset_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %depth_offset"   --->   Operation 37 'read' 'depth_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln138_2_cast = zext i19 %zext_ln138_2_read"   --->   Operation 38 'zext' 'zext_ln138_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln138_1_cast = zext i11 %zext_ln138_1_read"   --->   Operation 39 'zext' 'zext_ln138_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %fm, void @empty_17, i32 0, i32 0, void @empty_18, i32 0, i32 1, void @empty_19, void @empty_16, void @empty_18, i32 16, i32 16, i32 16, i32 16, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten45"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %f"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 45 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body11"   --->   Operation 46 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%indvar_flatten45_load = load i11 %indvar_flatten45" [utils.cpp:123]   --->   Operation 47 'load' 'indvar_flatten45_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.88ns)   --->   "%icmp_ln123 = icmp_eq  i11 %indvar_flatten45_load, i11 1840" [utils.cpp:123]   --->   Operation 48 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.63ns)   --->   "%add_ln123_1 = add i11 %indvar_flatten45_load, i11 1" [utils.cpp:123]   --->   Operation 49 'add' 'add_ln123_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %icmp_ln123, void %for.inc43, void %for.end45.exitStub" [utils.cpp:123]   --->   Operation 50 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [15/15] (3.22ns)   --->   "%empty_48 = urem i11 %indvar_flatten45_load, i11 20" [utils.cpp:123]   --->   Operation 51 'urem' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [15/15] (3.22ns)   --->   "%empty_50 = urem i11 %add_ln123_1, i11 20" [utils.cpp:123]   --->   Operation 52 'urem' 'empty_50' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.58ns)   --->   "%store_ln129 = store i11 %add_ln123_1, i11 %indvar_flatten45" [utils.cpp:129]   --->   Operation 53 'store' 'store_ln129' <Predicate = (!icmp_ln123)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.22>
ST_2 : Operation 54 [14/15] (3.22ns)   --->   "%empty_48 = urem i11 %indvar_flatten45_load, i11 20" [utils.cpp:123]   --->   Operation 54 'urem' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [14/15] (3.22ns)   --->   "%empty_50 = urem i11 %add_ln123_1, i11 20" [utils.cpp:123]   --->   Operation 55 'urem' 'empty_50' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.22>
ST_3 : Operation 56 [13/15] (3.22ns)   --->   "%empty_48 = urem i11 %indvar_flatten45_load, i11 20" [utils.cpp:123]   --->   Operation 56 'urem' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [13/15] (3.22ns)   --->   "%empty_50 = urem i11 %add_ln123_1, i11 20" [utils.cpp:123]   --->   Operation 57 'urem' 'empty_50' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.22>
ST_4 : Operation 58 [12/15] (3.22ns)   --->   "%empty_48 = urem i11 %indvar_flatten45_load, i11 20" [utils.cpp:123]   --->   Operation 58 'urem' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [12/15] (3.22ns)   --->   "%empty_50 = urem i11 %add_ln123_1, i11 20" [utils.cpp:123]   --->   Operation 59 'urem' 'empty_50' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.22>
ST_5 : Operation 60 [11/15] (3.22ns)   --->   "%empty_48 = urem i11 %indvar_flatten45_load, i11 20" [utils.cpp:123]   --->   Operation 60 'urem' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [11/15] (3.22ns)   --->   "%empty_50 = urem i11 %add_ln123_1, i11 20" [utils.cpp:123]   --->   Operation 61 'urem' 'empty_50' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.22>
ST_6 : Operation 62 [10/15] (3.22ns)   --->   "%empty_48 = urem i11 %indvar_flatten45_load, i11 20" [utils.cpp:123]   --->   Operation 62 'urem' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [10/15] (3.22ns)   --->   "%empty_50 = urem i11 %add_ln123_1, i11 20" [utils.cpp:123]   --->   Operation 63 'urem' 'empty_50' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.22>
ST_7 : Operation 64 [9/15] (3.22ns)   --->   "%empty_48 = urem i11 %indvar_flatten45_load, i11 20" [utils.cpp:123]   --->   Operation 64 'urem' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [9/15] (3.22ns)   --->   "%empty_50 = urem i11 %add_ln123_1, i11 20" [utils.cpp:123]   --->   Operation 65 'urem' 'empty_50' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.22>
ST_8 : Operation 66 [8/15] (3.22ns)   --->   "%empty_48 = urem i11 %indvar_flatten45_load, i11 20" [utils.cpp:123]   --->   Operation 66 'urem' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 67 [8/15] (3.22ns)   --->   "%empty_50 = urem i11 %add_ln123_1, i11 20" [utils.cpp:123]   --->   Operation 67 'urem' 'empty_50' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.22>
ST_9 : Operation 68 [7/15] (3.22ns)   --->   "%empty_48 = urem i11 %indvar_flatten45_load, i11 20" [utils.cpp:123]   --->   Operation 68 'urem' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 69 [7/15] (3.22ns)   --->   "%empty_50 = urem i11 %add_ln123_1, i11 20" [utils.cpp:123]   --->   Operation 69 'urem' 'empty_50' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.22>
ST_10 : Operation 70 [6/15] (3.22ns)   --->   "%empty_48 = urem i11 %indvar_flatten45_load, i11 20" [utils.cpp:123]   --->   Operation 70 'urem' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 71 [6/15] (3.22ns)   --->   "%empty_50 = urem i11 %add_ln123_1, i11 20" [utils.cpp:123]   --->   Operation 71 'urem' 'empty_50' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.22>
ST_11 : Operation 72 [5/15] (3.22ns)   --->   "%empty_48 = urem i11 %indvar_flatten45_load, i11 20" [utils.cpp:123]   --->   Operation 72 'urem' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 73 [5/15] (3.22ns)   --->   "%empty_50 = urem i11 %add_ln123_1, i11 20" [utils.cpp:123]   --->   Operation 73 'urem' 'empty_50' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.33>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%f_1 = load i3 %f" [utils.cpp:123]   --->   Operation 74 'load' 'f_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln123 = zext i3 %f_1" [utils.cpp:123]   --->   Operation 75 'zext' 'zext_ln123' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (1.82ns)   --->   "%empty = add i6 %zext_ln123, i6 %depth_offset_read" [utils.cpp:123]   --->   Operation 76 'add' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten_load_1 = load i10 %indvar_flatten" [utils.cpp:126]   --->   Operation 77 'load' 'indvar_flatten_load_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (1.65ns)   --->   "%add_ln123 = add i3 %f_1, i3 1" [utils.cpp:123]   --->   Operation 78 'add' 'add_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 79 [1/1] (1.77ns)   --->   "%icmp_ln126 = icmp_eq  i10 %indvar_flatten_load_1, i10 460" [utils.cpp:126]   --->   Operation 79 'icmp' 'icmp_ln126' <Predicate = (!icmp_ln123)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln123_1 = zext i3 %add_ln123" [utils.cpp:123]   --->   Operation 80 'zext' 'zext_ln123_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (1.82ns)   --->   "%p_mid111 = add i6 %zext_ln123_1, i6 %depth_offset_read" [utils.cpp:123]   --->   Operation 81 'add' 'p_mid111' <Predicate = (!icmp_ln123)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 82 [1/1] (0.98ns)   --->   "%select_ln123_2 = select i1 %icmp_ln126, i3 %add_ln123, i3 %f_1" [utils.cpp:123]   --->   Operation 82 'select' 'select_ln123_2' <Predicate = (!icmp_ln123)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 83 [4/15] (3.22ns)   --->   "%empty_48 = urem i11 %indvar_flatten45_load, i11 20" [utils.cpp:123]   --->   Operation 83 'urem' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [utils.cpp:126]   --->   Operation 84 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (1.73ns)   --->   "%add_ln126_1 = add i10 %indvar_flatten_load, i10 1" [utils.cpp:126]   --->   Operation 85 'add' 'add_ln126_1' <Predicate = (!icmp_ln123)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 86 [1/1] (0.68ns)   --->   "%select_ln126_3 = select i1 %icmp_ln126, i10 1, i10 %add_ln126_1" [utils.cpp:126]   --->   Operation 86 'select' 'select_ln126_3' <Predicate = (!icmp_ln123)> <Delay = 0.68> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 87 [4/15] (3.22ns)   --->   "%empty_50 = urem i11 %add_ln123_1, i11 20" [utils.cpp:123]   --->   Operation 87 'urem' 'empty_50' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln129 = store i3 %select_ln123_2, i3 %f" [utils.cpp:129]   --->   Operation 88 'store' 'store_ln129' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_12 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln129 = store i10 %select_ln126_3, i10 %indvar_flatten" [utils.cpp:129]   --->   Operation 89 'store' 'store_ln129' <Predicate = (!icmp_ln123)> <Delay = 1.58>

State 13 <SV = 12> <Delay = 6.92>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [utils.cpp:126]   --->   Operation 90 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i6 %empty" [utils.cpp:138]   --->   Operation 91 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln138 = mul i25 %zext_ln138, i25 471040" [utils.cpp:138]   --->   Operation 92 'mul' 'mul_ln138' <Predicate = true> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 93 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [utils.cpp:129]   --->   Operation 93 'load' 'j_load' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_13 : Operation 94 [1/1] (1.21ns)   --->   "%select_ln123 = select i1 %icmp_ln126, i5 0, i5 %i_1" [utils.cpp:123]   --->   Operation 94 'select' 'select_ln123' <Predicate = (!icmp_ln123)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln138_4 = zext i6 %p_mid111" [utils.cpp:138]   --->   Operation 95 'zext' 'zext_ln138_4' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_13 : Operation 96 [1/1] (6.38ns) (root node of the DSP)   --->   "%mul_ln138_1 = mul i25 %zext_ln138_4, i25 471040" [utils.cpp:138]   --->   Operation 96 'mul' 'mul_ln138_1' <Predicate = (!icmp_ln123)> <Delay = 6.38> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln123)   --->   "%xor_ln123 = xor i1 %icmp_ln126, i1 1" [utils.cpp:123]   --->   Operation 97 'xor' 'xor_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 98 [1/1] (1.36ns)   --->   "%icmp_ln129 = icmp_eq  i5 %j_load, i5 20" [utils.cpp:129]   --->   Operation 98 'icmp' 'icmp_ln129' <Predicate = (!icmp_ln123)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln123 = and i1 %icmp_ln129, i1 %xor_ln123" [utils.cpp:123]   --->   Operation 99 'and' 'and_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (1.78ns)   --->   "%add_ln126 = add i5 %select_ln123, i5 1" [utils.cpp:126]   --->   Operation 100 'add' 'add_ln126' <Predicate = (!icmp_ln123)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln126)   --->   "%or_ln126 = or i1 %and_ln123, i1 %icmp_ln126" [utils.cpp:126]   --->   Operation 101 'or' 'or_ln126' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 102 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln126 = select i1 %or_ln126, i5 0, i5 %j_load" [utils.cpp:126]   --->   Operation 102 'select' 'select_ln126' <Predicate = (!icmp_ln123)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (1.21ns)   --->   "%select_ln126_1 = select i1 %and_ln123, i5 %add_ln126, i5 %select_ln123" [utils.cpp:126]   --->   Operation 103 'select' 'select_ln126_1' <Predicate = (!icmp_ln123)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 104 [3/15] (3.22ns)   --->   "%empty_48 = urem i11 %indvar_flatten45_load, i11 20" [utils.cpp:123]   --->   Operation 104 'urem' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 105 [1/1] (1.78ns)   --->   "%add_ln129 = add i5 %select_ln126, i5 1" [utils.cpp:129]   --->   Operation 105 'add' 'add_ln129' <Predicate = (!icmp_ln123)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [3/15] (3.22ns)   --->   "%empty_50 = urem i11 %add_ln123_1, i11 20" [utils.cpp:123]   --->   Operation 106 'urem' 'empty_50' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln129 = store i5 %select_ln126_1, i5 %i" [utils.cpp:129]   --->   Operation 107 'store' 'store_ln129' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_13 : Operation 108 [1/1] (1.58ns)   --->   "%store_ln129 = store i5 %add_ln129, i5 %j" [utils.cpp:129]   --->   Operation 108 'store' 'store_ln129' <Predicate = (!icmp_ln123)> <Delay = 1.58>
ST_13 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln129 = br void %for.body11" [utils.cpp:129]   --->   Operation 109 'br' 'br_ln129' <Predicate = (!icmp_ln123)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 5.81>
ST_14 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln126 = zext i25 %mul_ln138" [utils.cpp:126]   --->   Operation 110 'zext' 'zext_ln126' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 111 [1/1] (3.52ns)   --->   "%add_ln138 = add i64 %zext_ln126, i64 %out_fm_read" [utils.cpp:138]   --->   Operation 111 'add' 'add_ln138' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln126_1 = zext i5 %i_1" [utils.cpp:126]   --->   Operation 112 'zext' 'zext_ln126_1' <Predicate = (!icmp_ln126 & !and_ln123)> <Delay = 0.00>
ST_14 : Operation 113 [1/1] (1.82ns)   --->   "%empty_46 = add i9 %zext_ln126_1, i9 %height_offset_read" [utils.cpp:126]   --->   Operation 113 'add' 'empty_46' <Predicate = (!icmp_ln126 & !and_ln123)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %empty_46, i10 0" [utils.cpp:138]   --->   Operation 114 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln126 & !and_ln123)> <Delay = 0.00>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%shl_ln138_1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %empty_46, i8 0" [utils.cpp:138]   --->   Operation 115 'bitconcatenate' 'shl_ln138_1' <Predicate = (!icmp_ln126 & !and_ln123)> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i17 %shl_ln138_1" [utils.cpp:129]   --->   Operation 116 'zext' 'zext_ln129' <Predicate = (!icmp_ln126 & !and_ln123)> <Delay = 0.00>
ST_14 : Operation 117 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_1 = add i19 %shl_ln1, i19 %zext_ln138_1_cast" [utils.cpp:138]   --->   Operation 117 'add' 'add_ln138_1' <Predicate = (!icmp_ln126 & !and_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 118 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln138_2 = add i19 %add_ln138_1, i19 %zext_ln129" [utils.cpp:138]   --->   Operation 118 'add' 'add_ln138_2' <Predicate = (!icmp_ln126 & !and_ln123)> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln126_2 = zext i25 %mul_ln138_1" [utils.cpp:126]   --->   Operation 119 'zext' 'zext_ln126_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (3.52ns)   --->   "%add_ln138_4 = add i64 %zext_ln126_2, i64 %out_fm_read" [utils.cpp:138]   --->   Operation 120 'add' 'add_ln138_4' <Predicate = (!icmp_ln123)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 121 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %select_ln126_1, i4 0"   --->   Operation 121 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_14 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %select_ln126_1, i2 0"   --->   Operation 122 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1696 = zext i7 %tmp_1"   --->   Operation 123 'zext' 'zext_ln1696' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1696 = add i9 %p_shl, i9 %zext_ln1696"   --->   Operation 124 'add' 'add_ln1696' <Predicate = (!icmp_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln126_3 = zext i5 %add_ln126" [utils.cpp:126]   --->   Operation 125 'zext' 'zext_ln126_3' <Predicate = (!icmp_ln123 & and_ln123)> <Delay = 0.00>
ST_14 : Operation 126 [1/1] (1.82ns)   --->   "%p_mid1 = add i9 %zext_ln126_3, i9 %height_offset_read" [utils.cpp:126]   --->   Operation 126 'add' 'p_mid1' <Predicate = (!icmp_ln123 & and_ln123)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln138_mid1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i9.i10, i9 %p_mid1, i10 0" [utils.cpp:138]   --->   Operation 127 'bitconcatenate' 'shl_ln138_mid1' <Predicate = (!icmp_ln123 & and_ln123)> <Delay = 0.00>
ST_14 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln138_1_mid1 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i9.i8, i9 %p_mid1, i8 0" [utils.cpp:138]   --->   Operation 128 'bitconcatenate' 'shl_ln138_1_mid1' <Predicate = (!icmp_ln123 & and_ln123)> <Delay = 0.00>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln129_2 = zext i17 %shl_ln138_1_mid1" [utils.cpp:129]   --->   Operation 129 'zext' 'zext_ln129_2' <Predicate = (!icmp_ln123 & and_ln123)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln138_6 = add i19 %shl_ln138_mid1, i19 %zext_ln138_1_cast" [utils.cpp:138]   --->   Operation 130 'add' 'add_ln138_6' <Predicate = (!icmp_ln123 & and_ln123)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 131 [1/1] (3.99ns) (root node of TernaryAdder)   --->   "%add_ln138_7 = add i19 %add_ln138_6, i19 %zext_ln129_2" [utils.cpp:138]   --->   Operation 131 'add' 'add_ln138_7' <Predicate = (!icmp_ln123 & and_ln123)> <Delay = 3.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln1696_1 = zext i5 %select_ln126"   --->   Operation 132 'zext' 'zext_ln1696_1' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1696_1 = add i9 %add_ln1696, i9 %zext_ln1696_1"   --->   Operation 133 'add' 'add_ln1696_1' <Predicate = (!icmp_ln123)> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 134 [2/15] (3.22ns)   --->   "%empty_48 = urem i11 %indvar_flatten45_load, i11 20" [utils.cpp:123]   --->   Operation 134 'urem' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [2/15] (3.22ns)   --->   "%empty_50 = urem i11 %add_ln123_1, i11 20" [utils.cpp:123]   --->   Operation 135 'urem' 'empty_50' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.93>
ST_15 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln138_3 = zext i19 %add_ln138_2" [utils.cpp:138]   --->   Operation 136 'zext' 'zext_ln138_3' <Predicate = (!icmp_ln126 & !and_ln123)> <Delay = 0.00>
ST_15 : Operation 137 [1/1] (3.52ns)   --->   "%add_ln138_3 = add i64 %zext_ln138_3, i64 %add_ln138" [utils.cpp:138]   --->   Operation 137 'add' 'add_ln138_3' <Predicate = (!icmp_ln126 & !and_ln123)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 138 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node add_ln138_8)   --->   "%select_ln123_1 = select i1 %icmp_ln126, i64 %add_ln138_4, i64 %add_ln138" [utils.cpp:123]   --->   Operation 139 'select' 'select_ln123_1' <Predicate = (!icmp_ln123 & and_ln123)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (3.52ns)   --->   "%add_ln138_5 = add i64 %zext_ln138_2_cast, i64 %add_ln138_4" [utils.cpp:138]   --->   Operation 140 'add' 'add_ln138_5' <Predicate = (!icmp_ln123 & icmp_ln126 & !and_ln123)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln138_8)   --->   "%zext_ln138_5 = zext i19 %add_ln138_7" [utils.cpp:138]   --->   Operation 141 'zext' 'zext_ln138_5' <Predicate = (!icmp_ln123 & and_ln123)> <Delay = 0.00>
ST_15 : Operation 142 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln138_8 = add i64 %zext_ln138_5, i64 %select_ln123_1" [utils.cpp:138]   --->   Operation 142 'add' 'add_ln138_8' <Predicate = (!icmp_ln123 & and_ln123)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln126_2)   --->   "%tmp_6 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln138_8, i32 1, i32 63" [utils.cpp:126]   --->   Operation 143 'partselect' 'tmp_6' <Predicate = (!icmp_ln123 & and_ln123)> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln126_2)   --->   "%tmp_7 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln138_5, i32 1, i32 63" [utils.cpp:126]   --->   Operation 144 'partselect' 'tmp_7' <Predicate = (!icmp_ln123 & icmp_ln126 & !and_ln123)> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln126_2)   --->   "%tmp_8 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %add_ln138_3, i32 1, i32 63" [utils.cpp:126]   --->   Operation 145 'partselect' 'tmp_8' <Predicate = (!icmp_ln123 & !icmp_ln126 & !and_ln123)> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln126_2)   --->   "%select_ln123_3 = select i1 %icmp_ln126, i63 %tmp_7, i63 %tmp_8" [utils.cpp:123]   --->   Operation 146 'select' 'select_ln123_3' <Predicate = (!icmp_ln123 & !and_ln123)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (1.41ns) (out node of the LUT)   --->   "%select_ln126_2 = select i1 %and_ln123, i63 %tmp_6, i63 %select_ln123_3" [utils.cpp:126]   --->   Operation 147 'select' 'select_ln126_2' <Predicate = (!icmp_ln123)> <Delay = 1.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i63 %select_ln126_2" [utils.cpp:126]   --->   Operation 148 'sext' 'sext_ln126' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_15 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln1696_2 = zext i9 %add_ln1696_1"   --->   Operation 149 'zext' 'zext_ln1696_2' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%out_fm_buf_0_addr = getelementptr i16 %out_fm_buf_0, i64 0, i64 %zext_ln1696_2"   --->   Operation 150 'getelementptr' 'out_fm_buf_0_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (0.00ns)   --->   "%out_fm_buf_1_addr = getelementptr i16 %out_fm_buf_1, i64 0, i64 %zext_ln1696_2"   --->   Operation 151 'getelementptr' 'out_fm_buf_1_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_15 : Operation 152 [1/1] (0.00ns)   --->   "%out_fm_buf_2_addr = getelementptr i16 %out_fm_buf_2, i64 0, i64 %zext_ln1696_2"   --->   Operation 152 'getelementptr' 'out_fm_buf_2_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%out_fm_buf_3_addr = getelementptr i16 %out_fm_buf_3, i64 0, i64 %zext_ln1696_2"   --->   Operation 153 'getelementptr' 'out_fm_buf_3_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_15 : Operation 154 [2/2] (3.25ns)   --->   "%out_fm_buf_0_load = load i9 %out_fm_buf_0_addr"   --->   Operation 154 'load' 'out_fm_buf_0_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_15 : Operation 155 [2/2] (3.25ns)   --->   "%out_fm_buf_1_load = load i9 %out_fm_buf_1_addr"   --->   Operation 155 'load' 'out_fm_buf_1_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_15 : Operation 156 [2/2] (3.25ns)   --->   "%out_fm_buf_2_load = load i9 %out_fm_buf_2_addr"   --->   Operation 156 'load' 'out_fm_buf_2_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_15 : Operation 157 [2/2] (3.25ns)   --->   "%out_fm_buf_3_load = load i9 %out_fm_buf_3_addr"   --->   Operation 157 'load' 'out_fm_buf_3_load' <Predicate = (!icmp_ln123)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%fm_addr = getelementptr i16 %fm, i64 %sext_ln126" [utils.cpp:138]   --->   Operation 158 'getelementptr' 'fm_addr' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_15 : Operation 159 [1/15] (3.22ns)   --->   "%empty_48 = urem i11 %indvar_flatten45_load, i11 20" [utils.cpp:123]   --->   Operation 159 'urem' 'empty_48' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 160 [1/1] (1.42ns)   --->   "%empty_49 = icmp_eq  i11 %empty_48, i11 0" [utils.cpp:123]   --->   Operation 160 'icmp' 'empty_49' <Predicate = (!icmp_ln123)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %empty_49, void %BurstBB, void %ReqBB" [utils.cpp:123]   --->   Operation 161 'br' 'br_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_15 : Operation 162 [1/15] (3.22ns)   --->   "%empty_50 = urem i11 %add_ln123_1, i11 20" [utils.cpp:123]   --->   Operation 162 'urem' 'empty_50' <Predicate = (!icmp_ln123)> <Delay = 3.22> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 3.22> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 163 [1/1] (1.42ns)   --->   "%empty_51 = icmp_eq  i11 %empty_50, i11 0" [utils.cpp:123]   --->   Operation 163 'icmp' 'empty_51' <Predicate = (!icmp_ln123)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %empty_51, void %BurstBB11, void %RespBB" [utils.cpp:123]   --->   Operation 164 'br' 'br_ln123' <Predicate = (!icmp_ln123)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 165 [1/2] (3.25ns)   --->   "%out_fm_buf_0_load = load i9 %out_fm_buf_0_addr"   --->   Operation 165 'load' 'out_fm_buf_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_16 : Operation 166 [1/2] (3.25ns)   --->   "%out_fm_buf_1_load = load i9 %out_fm_buf_1_addr"   --->   Operation 166 'load' 'out_fm_buf_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_16 : Operation 167 [1/2] (3.25ns)   --->   "%out_fm_buf_2_load = load i9 %out_fm_buf_2_addr"   --->   Operation 167 'load' 'out_fm_buf_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_16 : Operation 168 [1/2] (3.25ns)   --->   "%out_fm_buf_3_load = load i9 %out_fm_buf_3_addr"   --->   Operation 168 'load' 'out_fm_buf_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 460> <RAM>
ST_16 : Operation 169 [1/1] (1.82ns)   --->   "%tmp = mux i16 @_ssdm_op_Mux.ap_auto.4i16.i3, i16 %out_fm_buf_0_load, i16 %out_fm_buf_1_load, i16 %out_fm_buf_2_load, i16 %out_fm_buf_3_load, i3 %select_ln123_2"   --->   Operation 169 'mux' 'tmp' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln1696 = trunc i16 %tmp"   --->   Operation 170 'trunc' 'trunc_ln1696' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp, i32 15"   --->   Operation 171 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.75ns)   --->   "%select_ln132 = select i1 %tmp_2, i15 0, i15 %trunc_ln1696" [utils.cpp:132]   --->   Operation 172 'select' 'select_ln132' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (7.30ns)   --->   "%fm_addr_1_wr_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i16P1A, i16 %fm_addr, i32 20" [utils.cpp:138]   --->   Operation 173 'writereq' 'fm_addr_1_wr_req' <Predicate = (empty_49)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB"   --->   Operation 174 'br' 'br_ln0' <Predicate = (empty_49)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_DEPTH_OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 175 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 176 [1/1] (0.00ns)   --->   "%empty_47 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1840, i64 1840, i64 1840"   --->   Operation 176 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 177 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUTPUT_BUFFER_HEIGHT_OUTPUT_BUFFER_WIDTH_str"   --->   Operation 178 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 179 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 179 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [utils.cpp:129]   --->   Operation 180 'specloopname' 'specloopname_ln129' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln138_6 = zext i15 %select_ln132" [utils.cpp:138]   --->   Operation 181 'zext' 'zext_ln138_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 182 [1/1] (7.30ns)   --->   "%write_ln138 = write void @_ssdm_op_Write.m_axi.i16P1A, i16 %fm_addr, i16 %zext_ln138_6, i2 3" [utils.cpp:138]   --->   Operation 182 'write' 'write_ln138' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 183 [5/5] (7.30ns)   --->   "%fm_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:138]   --->   Operation 183 'writeresp' 'fm_addr_1_wr_resp' <Predicate = (empty_51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 184 [4/5] (7.30ns)   --->   "%fm_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:138]   --->   Operation 184 'writeresp' 'fm_addr_1_wr_resp' <Predicate = (empty_51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 185 [3/5] (7.30ns)   --->   "%fm_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:138]   --->   Operation 185 'writeresp' 'fm_addr_1_wr_resp' <Predicate = (empty_51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 186 [2/5] (7.30ns)   --->   "%fm_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:138]   --->   Operation 186 'writeresp' 'fm_addr_1_wr_resp' <Predicate = (empty_51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 189 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 189 'ret' 'ret_ln0' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 187 [1/5] (7.30ns)   --->   "%fm_addr_1_wr_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i16P1A, i16 %fm_addr" [utils.cpp:138]   --->   Operation 187 'writeresp' 'fm_addr_1_wr_resp' <Predicate = (empty_51)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void %BurstBB11"   --->   Operation 188 'br' 'br_ln0' <Predicate = (empty_51)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 4.87ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten45') [18]  (0 ns)
	'load' operation ('indvar_flatten45_load', utils.cpp:123) on local variable 'indvar_flatten45' [39]  (0 ns)
	'add' operation ('add_ln123_1', utils.cpp:123) [57]  (1.64 ns)
	'urem' operation ('empty_50', utils.cpp:123) [135]  (3.23 ns)

 <State 2>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_50', utils.cpp:123) [135]  (3.23 ns)

 <State 3>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_50', utils.cpp:123) [135]  (3.23 ns)

 <State 4>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_50', utils.cpp:123) [135]  (3.23 ns)

 <State 5>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_50', utils.cpp:123) [135]  (3.23 ns)

 <State 6>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_50', utils.cpp:123) [135]  (3.23 ns)

 <State 7>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_50', utils.cpp:123) [135]  (3.23 ns)

 <State 8>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_50', utils.cpp:123) [135]  (3.23 ns)

 <State 9>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_50', utils.cpp:123) [135]  (3.23 ns)

 <State 10>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_50', utils.cpp:123) [135]  (3.23 ns)

 <State 11>: 3.23ns
The critical path consists of the following:
	'urem' operation ('empty_50', utils.cpp:123) [135]  (3.23 ns)

 <State 12>: 4.34ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load_1', utils.cpp:126) on local variable 'indvar_flatten' [61]  (0 ns)
	'icmp' operation ('icmp_ln126', utils.cpp:126) [65]  (1.77 ns)
	'select' operation ('select_ln123_2', utils.cpp:123) [79]  (0.98 ns)
	'store' operation ('store_ln129', utils.cpp:129) of variable 'select_ln123_2', utils.cpp:123 on local variable 'f' [143]  (1.59 ns)

 <State 13>: 6.93ns
The critical path consists of the following:
	'load' operation ('j_load', utils.cpp:129) on local variable 'j' [60]  (0 ns)
	'icmp' operation ('icmp_ln129', utils.cpp:129) [77]  (1.36 ns)
	'and' operation ('and_ln123', utils.cpp:123) [78]  (0.978 ns)
	'or' operation ('or_ln126', utils.cpp:126) [82]  (0 ns)
	'select' operation ('select_ln126', utils.cpp:126) [83]  (1.22 ns)
	'add' operation ('add_ln129', utils.cpp:129) [132]  (1.78 ns)
	'store' operation ('store_ln129', utils.cpp:129) of variable 'add_ln129', utils.cpp:129 on local variable 'j' [146]  (1.59 ns)

 <State 14>: 5.81ns
The critical path consists of the following:
	'add' operation ('empty_46', utils.cpp:126) [47]  (1.82 ns)
	'add' operation ('add_ln138_2', utils.cpp:138) [52]  (3.99 ns)

 <State 15>: 4.93ns
The critical path consists of the following:
	'add' operation ('add_ln138_3', utils.cpp:138) [54]  (3.52 ns)
	'select' operation ('select_ln123_3', utils.cpp:123) [101]  (0 ns)
	'select' operation ('select_ln126_2', utils.cpp:126) [102]  (1.41 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus request operation ('fm_addr_1_wr_req', utils.cpp:138) on port 'fm' (utils.cpp:138) [127]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus write operation ('write_ln138', utils.cpp:138) on port 'fm' (utils.cpp:138) [131]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response operation ('fm_addr_1_wr_resp', utils.cpp:138) on port 'fm' (utils.cpp:138) [139]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('fm_addr_1_wr_resp', utils.cpp:138) on port 'fm' (utils.cpp:138) [139]  (7.3 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	bus response operation ('fm_addr_1_wr_resp', utils.cpp:138) on port 'fm' (utils.cpp:138) [139]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	bus response operation ('fm_addr_1_wr_resp', utils.cpp:138) on port 'fm' (utils.cpp:138) [139]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	bus response operation ('fm_addr_1_wr_resp', utils.cpp:138) on port 'fm' (utils.cpp:138) [139]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
