
flowchart LR
    subgraph RISC["üèÉ RISC Architecture"]
        direction TB
        R1["Simple Instructions<br/>3-5 cycles each"]
        R2["ADD R1, R2, R3<br/>‚Ä¢ Cycle 1: Fetch<br/>‚Ä¢ Cycle 2: Decode<br/>‚Ä¢ Cycle 3: Execute<br/>‚Ä¢ Cycle 4: Writeback"]
        R3["Uniform 32-bit instructions<br/>Predictable timing"]
        R1 --> R2 --> R3
    end
    
    subgraph CISC["üèóÔ∏è CISC Architecture"]
        direction TB
        C1["Complex Instructions<br/>1-40+ cycles each"]
        C2["MOVE [EBP+8], EAX<br/>‚Ä¢ Cycle 1-2: Fetch (variable length)<br/>‚Ä¢ Cycle 3: Decode complex instruction<br/>‚Ä¢ Cycle 4-5: Address calculation<br/>‚Ä¢ Cycle 6-7: Memory read<br/>‚Ä¢ Cycle 8-10: Execute<br/>‚Ä¢ Cycle 11: Memory write"]
        C3["Variable-length instructions<br/>Unpredictable timing"]
        C1 --> C2 --> C3
    end
    
    RISC -.->|Trade-off| Comparison["‚öñÔ∏è Design Philosophy<br/><br/>RISC: More instructions, faster execution<br/>CISC: Fewer instructions, complex execution<br/><br/>RISC: Better for pipelining<br/>CISC: More powerful single instructions"]
    CISC -.-> Comparison
    
    %% Styling
    classDef riscStyle fill:#e8f5e8,stroke:#2e7d32,stroke-width:2px,color:#000000
    classDef ciscStyle fill:#fff3e0,stroke:#e65100,stroke-width:2px,color:#000000
    classDef compStyle fill:#f3e5f5,stroke:#4a148c,stroke-width:2px,color:#000000
    classDef defaultStyle color:#000000
    classDef lightText color:#ffffff 
    
    class R1,R2,R3 riscStyle
    class C1,C2,C3 ciscStyle
    class Comparison compStyle
    class RISC,CISC lightText
