<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'count_readings' is power-on initialization." projectName="lettura_diretta" solutionName="solution1" date="2020-10-07T17:04:19.387+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'first' is power-on initialization." projectName="lettura_diretta" solutionName="solution1" date="2020-10-07T17:04:19.353+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'count_lines' is power-on initialization." projectName="lettura_diretta" solutionName="solution1" date="2020-10-07T17:04:19.333+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'frame_valid_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="lettura_diretta" solutionName="solution1" date="2020-10-07T17:04:19.306+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'line_valid_V' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="lettura_diretta" solutionName="solution1" date="2020-10-07T17:04:19.183+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
