

================================================================
== Vitis HLS Report for 'extendKey_Pipeline_extendKey_label0'
================================================================
* Date:           Fri Jun 17 13:15:45 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  2.825 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      242|      242|  9.680 us|  9.680 us|  242|  242|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- extendKey_label0  |      240|      240|         6|          6|          1|    40|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     194|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        1|     -|      32|       5|    -|
|Multiplexer      |        -|     -|       -|     145|    -|
|Register         |        -|     -|     173|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     0|     205|     344|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |                        Module                        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Rcon_U  |extendKey_Pipeline_extendKey_label0_Rcon_ROM_AUTO_1R  |        0|  32|   5|    0|    10|   32|     1|          320|
    |S29_U   |extendKey_Pipeline_extendKey_label0_S29_ROM_AUTO_1R   |        1|   0|   0|    0|   256|    8|     1|         2048|
    +--------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                                                      |        1|  32|   5|    0|   266|   40|     2|         2368|
    +--------+------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln159_fu_387_p2    |         +|   0|  0|  13|           6|           1|
    |add_ln164_1_fu_205_p2  |         +|   0|  0|  13|           6|           2|
    |add_ln164_fu_194_p2    |         +|   0|  0|  13|           6|           4|
    |j_fu_224_p2            |         +|   0|  0|  39|          32|           1|
    |icmp_ln159_fu_178_p2   |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln160_fu_188_p2   |      icmp|   0|  0|   8|           2|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |w_d0                   |       xor|   0|  0|  32|          32|          32|
    |w_d1                   |       xor|   0|  0|  32|          32|          32|
    |xor_ln161_1_fu_376_p2  |       xor|   0|  0|  32|          32|          32|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 194|         155|         113|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |S29_address0                 |  26|          5|    8|         40|
    |ap_NS_fsm                    |  37|          7|    1|          7|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |i_4_fu_74                    |   9|          2|    6|         12|
    |j_2_fu_78                    |   9|          2|   32|         64|
    |w_address0                   |  14|          3|    6|         18|
    |w_address1                   |  14|          3|    6|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 145|         30|   63|        167|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |Rcon_load_reg_480            |  32|   0|   32|          0|
    |S29_load_1_reg_495           |   8|   0|    8|          0|
    |S29_load_2_reg_505           |   8|   0|    8|          0|
    |S29_load_reg_485             |   8|   0|    8|          0|
    |ap_CS_fsm                    |   6|   0|    6|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_4_fu_74                    |   6|   0|    6|          0|
    |i_reg_411                    |   6|   0|    6|          0|
    |icmp_ln159_reg_417           |   1|   0|    1|          0|
    |icmp_ln160_reg_421           |   1|   0|    1|          0|
    |j_2_fu_78                    |  32|   0|   32|          0|
    |lshr_ln2_reg_455             |   4|   0|    4|          0|
    |lshr_ln_reg_450              |   4|   0|    4|          0|
    |tmp_57_reg_465               |   4|   0|    4|          0|
    |tmp_59_reg_475               |   4|   0|    4|          0|
    |trunc_ln57_reg_470           |   8|   0|    8|          0|
    |w_addr_2_reg_440             |   6|   0|    6|          0|
    |w_load_reg_445               |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 173|   0|  173|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+-------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label0|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label0|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label0|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label0|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label0|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  extendKey_Pipeline_extendKey_label0|  return value|
|w_address0  |  out|    6|   ap_memory|                                    w|         array|
|w_ce0       |  out|    1|   ap_memory|                                    w|         array|
|w_we0       |  out|    1|   ap_memory|                                    w|         array|
|w_d0        |  out|   32|   ap_memory|                                    w|         array|
|w_q0        |   in|   32|   ap_memory|                                    w|         array|
|w_address1  |  out|    6|   ap_memory|                                    w|         array|
|w_ce1       |  out|    1|   ap_memory|                                    w|         array|
|w_we1       |  out|    1|   ap_memory|                                    w|         array|
|w_d1        |  out|   32|   ap_memory|                                    w|         array|
|w_q1        |   in|   32|   ap_memory|                                    w|         array|
+------------+-----+-----+------------+-------------------------------------+--------------+

