<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='454' type='Optional&lt;int&gt;'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='456' u='w' c='_ZN4llvm21SIMachineFunctionInfo16SGPRSpillVGPRCSRC1ENS_8RegisterENS_8OptionalIiEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='514' u='w' c='_ZN4llvm21SIMachineFunctionInfo17setSGPRSpillVGPRsENS_8RegisterENS_8OptionalIiEEi'/>
<offset>32</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineFunctionInfo.h' l='452'>// If the VGPR is a CSR, the stack slot used to save/restore it in the
    // prolog/epilog.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='921' u='m' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='930' u='m' c='_ZNK4llvm15SIFrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1190' u='m' c='_ZNK4llvm15SIFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFrameLowering.cpp' l='1198' u='m' c='_ZNK4llvm15SIFrameLowering12emitEpilogueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
