

================================================================
== Vivado HLS Report for 'conv_top'
================================================================
* Date:           Sun Oct 18 11:46:41 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        lenet5_hls
* Solution:       pipeline
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2927174|  2927174|  2927174|  2927174|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+---------+---------+---------+---------+---------+
        |                  |       |      Latency      |      Interval     | Pipeline|
        |     Instance     | Module|   min   |   max   |   min   |   max   |   Type  |
        +------------------+-------+---------+---------+---------+---------+---------+
        |grp_conv2_fu_370  |conv2  |  1939264|  1939264|  1939264|  1939264|   none  |
        |grp_conv1_fu_682  |conv1  |   987907|   987907|   987907|   987907|   none  |
        +------------------+-------+---------+---------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |       54|     14|   15594|  16440|
|Memory           |        6|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    867|
|Register         |        -|      -|       6|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       60|     14|   15600|  17307|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       21|      6|      14|     32|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------+----------------------+---------+-------+-------+------+
    |        Instance        |        Module        | BRAM_18K| DSP48E|   FF  |  LUT |
    +------------------------+----------------------+---------+-------+-------+------+
    |grp_conv1_fu_682        |conv1                 |       14|      7|   2974|  5061|
    |grp_conv2_fu_370        |conv2                 |       32|      7|  10572|  9059|
    |conv_top_data1_m_axi_U  |conv_top_data1_m_axi  |        2|      0|    512|   580|
    |conv_top_data2_m_axi_U  |conv_top_data2_m_axi  |        2|      0|    512|   580|
    |conv_top_data3_m_axi_U  |conv_top_data3_m_axi  |        2|      0|    512|   580|
    |conv_top_data_m_axi_U   |conv_top_data_m_axi   |        2|      0|    512|   580|
    +------------------------+----------------------+---------+-------+-------+------+
    |Total                   |                      |       54|     14|  15594| 16440|
    +------------------------+----------------------+---------+-------+-------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |conv_out1_0_U  |conv_top_conv_outibs  |        1|  0|   0|   196|   32|     1|         6272|
    |conv_out1_1_U  |conv_top_conv_outibs  |        1|  0|   0|   196|   32|     1|         6272|
    |conv_out1_2_U  |conv_top_conv_outibs  |        1|  0|   0|   196|   32|     1|         6272|
    |conv_out1_3_U  |conv_top_conv_outibs  |        1|  0|   0|   196|   32|     1|         6272|
    |conv_out1_4_U  |conv_top_conv_outibs  |        1|  0|   0|   196|   32|     1|         6272|
    |conv_out1_5_U  |conv_top_conv_outibs  |        1|  0|   0|   196|   32|     1|         6272|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total          |                      |        6|  0|   0|  1176|  192|     6|        37632|
    +---------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  27|          5|    1|          5|
    |conv_out1_0_address0  |  15|          3|    8|         24|
    |conv_out1_0_ce0       |  15|          3|    1|          3|
    |conv_out1_0_d0        |  15|          3|   32|         96|
    |conv_out1_0_we0       |  15|          3|    1|          3|
    |conv_out1_1_address0  |  15|          3|    8|         24|
    |conv_out1_1_ce0       |  15|          3|    1|          3|
    |conv_out1_1_d0        |  15|          3|   32|         96|
    |conv_out1_1_we0       |  15|          3|    1|          3|
    |conv_out1_2_address0  |  15|          3|    8|         24|
    |conv_out1_2_ce0       |  15|          3|    1|          3|
    |conv_out1_2_d0        |  15|          3|   32|         96|
    |conv_out1_2_we0       |  15|          3|    1|          3|
    |conv_out1_3_address0  |  15|          3|    8|         24|
    |conv_out1_3_ce0       |  15|          3|    1|          3|
    |conv_out1_3_d0        |  15|          3|   32|         96|
    |conv_out1_3_we0       |  15|          3|    1|          3|
    |conv_out1_4_address0  |  15|          3|    8|         24|
    |conv_out1_4_ce0       |  15|          3|    1|          3|
    |conv_out1_4_d0        |  15|          3|   32|         96|
    |conv_out1_4_we0       |  15|          3|    1|          3|
    |conv_out1_5_address0  |  15|          3|    8|         24|
    |conv_out1_5_ce0       |  15|          3|    1|          3|
    |conv_out1_5_d0        |  15|          3|   32|         96|
    |conv_out1_5_we0       |  15|          3|    1|          3|
    |data1_ARVALID         |   9|          2|    1|          2|
    |data1_AWVALID         |   9|          2|    1|          2|
    |data1_BREADY          |   9|          2|    1|          2|
    |data1_RREADY          |   9|          2|    1|          2|
    |data1_WVALID          |   9|          2|    1|          2|
    |data2_ARADDR          |  15|          3|   32|         96|
    |data2_ARBURST         |  15|          3|    2|          6|
    |data2_ARCACHE         |  15|          3|    4|         12|
    |data2_ARID            |  15|          3|    1|          3|
    |data2_ARLEN           |  15|          3|   32|         96|
    |data2_ARLOCK          |  15|          3|    2|          6|
    |data2_ARPROT          |  15|          3|    3|          9|
    |data2_ARQOS           |  15|          3|    4|         12|
    |data2_ARREGION        |  15|          3|    4|         12|
    |data2_ARSIZE          |  15|          3|    3|          9|
    |data2_ARUSER          |  15|          3|    1|          3|
    |data2_ARVALID         |  15|          3|    1|          3|
    |data2_RREADY          |  15|          3|    1|          3|
    |data3_ARADDR          |  15|          3|   32|         96|
    |data3_ARBURST         |  15|          3|    2|          6|
    |data3_ARCACHE         |  15|          3|    4|         12|
    |data3_ARID            |  15|          3|    1|          3|
    |data3_ARLEN           |  15|          3|   32|         96|
    |data3_ARLOCK          |  15|          3|    2|          6|
    |data3_ARPROT          |  15|          3|    3|          9|
    |data3_ARQOS           |  15|          3|    4|         12|
    |data3_ARREGION        |  15|          3|    4|         12|
    |data3_ARSIZE          |  15|          3|    3|          9|
    |data3_ARUSER          |  15|          3|    1|          3|
    |data3_ARVALID         |  15|          3|    1|          3|
    |data3_RREADY          |  15|          3|    1|          3|
    |data_ARVALID          |   9|          2|    1|          2|
    |data_AWVALID          |   9|          2|    1|          2|
    |data_BREADY           |   9|          2|    1|          2|
    |data_RREADY           |   9|          2|    1|          2|
    |data_WVALID           |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 867|        175|  443|       1321|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                      |  4|   0|    4|          0|
    |grp_conv1_fu_682_ap_start_reg  |  1|   0|    1|          0|
    |grp_conv2_fu_370_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          |  6|   0|    6|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   conv_top   | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs |   conv_top   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   conv_top   | return value |
|ap_done               | out |    1| ap_ctrl_hs |   conv_top   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   conv_top   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   conv_top   | return value |
|m_axi_data_AWVALID    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWREADY    |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWADDR     | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_AWID       | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_AWLEN      | out |    8|    m_axi   |     data     |    pointer   |
|m_axi_data_AWSIZE     | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_AWBURST    | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_AWLOCK     | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_AWCACHE    | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWPROT     | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_AWQOS      | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWREGION   | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_AWUSER     | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WVALID     | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WREADY     |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WDATA      | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_WSTRB      | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_WLAST      | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WID        | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_WUSER      | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARVALID    | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARREADY    |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARADDR     | out |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_ARID       | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_ARLEN      | out |    8|    m_axi   |     data     |    pointer   |
|m_axi_data_ARSIZE     | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_ARBURST    | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_ARLOCK     | out |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_ARCACHE    | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARPROT     | out |    3|    m_axi   |     data     |    pointer   |
|m_axi_data_ARQOS      | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARREGION   | out |    4|    m_axi   |     data     |    pointer   |
|m_axi_data_ARUSER     | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RVALID     |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RREADY     | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RDATA      |  in |   32|    m_axi   |     data     |    pointer   |
|m_axi_data_RLAST      |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RID        |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RUSER      |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_RRESP      |  in |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_BVALID     |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BREADY     | out |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BRESP      |  in |    2|    m_axi   |     data     |    pointer   |
|m_axi_data_BID        |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data_BUSER      |  in |    1|    m_axi   |     data     |    pointer   |
|m_axi_data1_AWVALID   | out |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_AWREADY   |  in |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_AWADDR    | out |   32|    m_axi   |     data1    |    pointer   |
|m_axi_data1_AWID      | out |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_AWLEN     | out |    8|    m_axi   |     data1    |    pointer   |
|m_axi_data1_AWSIZE    | out |    3|    m_axi   |     data1    |    pointer   |
|m_axi_data1_AWBURST   | out |    2|    m_axi   |     data1    |    pointer   |
|m_axi_data1_AWLOCK    | out |    2|    m_axi   |     data1    |    pointer   |
|m_axi_data1_AWCACHE   | out |    4|    m_axi   |     data1    |    pointer   |
|m_axi_data1_AWPROT    | out |    3|    m_axi   |     data1    |    pointer   |
|m_axi_data1_AWQOS     | out |    4|    m_axi   |     data1    |    pointer   |
|m_axi_data1_AWREGION  | out |    4|    m_axi   |     data1    |    pointer   |
|m_axi_data1_AWUSER    | out |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_WVALID    | out |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_WREADY    |  in |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_WDATA     | out |   32|    m_axi   |     data1    |    pointer   |
|m_axi_data1_WSTRB     | out |    4|    m_axi   |     data1    |    pointer   |
|m_axi_data1_WLAST     | out |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_WID       | out |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_WUSER     | out |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_ARVALID   | out |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_ARREADY   |  in |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_ARADDR    | out |   32|    m_axi   |     data1    |    pointer   |
|m_axi_data1_ARID      | out |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_ARLEN     | out |    8|    m_axi   |     data1    |    pointer   |
|m_axi_data1_ARSIZE    | out |    3|    m_axi   |     data1    |    pointer   |
|m_axi_data1_ARBURST   | out |    2|    m_axi   |     data1    |    pointer   |
|m_axi_data1_ARLOCK    | out |    2|    m_axi   |     data1    |    pointer   |
|m_axi_data1_ARCACHE   | out |    4|    m_axi   |     data1    |    pointer   |
|m_axi_data1_ARPROT    | out |    3|    m_axi   |     data1    |    pointer   |
|m_axi_data1_ARQOS     | out |    4|    m_axi   |     data1    |    pointer   |
|m_axi_data1_ARREGION  | out |    4|    m_axi   |     data1    |    pointer   |
|m_axi_data1_ARUSER    | out |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_RVALID    |  in |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_RREADY    | out |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_RDATA     |  in |   32|    m_axi   |     data1    |    pointer   |
|m_axi_data1_RLAST     |  in |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_RID       |  in |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_RUSER     |  in |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_RRESP     |  in |    2|    m_axi   |     data1    |    pointer   |
|m_axi_data1_BVALID    |  in |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_BREADY    | out |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_BRESP     |  in |    2|    m_axi   |     data1    |    pointer   |
|m_axi_data1_BID       |  in |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data1_BUSER     |  in |    1|    m_axi   |     data1    |    pointer   |
|m_axi_data2_AWVALID   | out |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_AWREADY   |  in |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_AWADDR    | out |   32|    m_axi   |     data2    |    pointer   |
|m_axi_data2_AWID      | out |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_AWLEN     | out |    8|    m_axi   |     data2    |    pointer   |
|m_axi_data2_AWSIZE    | out |    3|    m_axi   |     data2    |    pointer   |
|m_axi_data2_AWBURST   | out |    2|    m_axi   |     data2    |    pointer   |
|m_axi_data2_AWLOCK    | out |    2|    m_axi   |     data2    |    pointer   |
|m_axi_data2_AWCACHE   | out |    4|    m_axi   |     data2    |    pointer   |
|m_axi_data2_AWPROT    | out |    3|    m_axi   |     data2    |    pointer   |
|m_axi_data2_AWQOS     | out |    4|    m_axi   |     data2    |    pointer   |
|m_axi_data2_AWREGION  | out |    4|    m_axi   |     data2    |    pointer   |
|m_axi_data2_AWUSER    | out |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_WVALID    | out |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_WREADY    |  in |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_WDATA     | out |   32|    m_axi   |     data2    |    pointer   |
|m_axi_data2_WSTRB     | out |    4|    m_axi   |     data2    |    pointer   |
|m_axi_data2_WLAST     | out |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_WID       | out |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_WUSER     | out |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_ARVALID   | out |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_ARREADY   |  in |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_ARADDR    | out |   32|    m_axi   |     data2    |    pointer   |
|m_axi_data2_ARID      | out |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_ARLEN     | out |    8|    m_axi   |     data2    |    pointer   |
|m_axi_data2_ARSIZE    | out |    3|    m_axi   |     data2    |    pointer   |
|m_axi_data2_ARBURST   | out |    2|    m_axi   |     data2    |    pointer   |
|m_axi_data2_ARLOCK    | out |    2|    m_axi   |     data2    |    pointer   |
|m_axi_data2_ARCACHE   | out |    4|    m_axi   |     data2    |    pointer   |
|m_axi_data2_ARPROT    | out |    3|    m_axi   |     data2    |    pointer   |
|m_axi_data2_ARQOS     | out |    4|    m_axi   |     data2    |    pointer   |
|m_axi_data2_ARREGION  | out |    4|    m_axi   |     data2    |    pointer   |
|m_axi_data2_ARUSER    | out |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_RVALID    |  in |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_RREADY    | out |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_RDATA     |  in |   32|    m_axi   |     data2    |    pointer   |
|m_axi_data2_RLAST     |  in |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_RID       |  in |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_RUSER     |  in |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_RRESP     |  in |    2|    m_axi   |     data2    |    pointer   |
|m_axi_data2_BVALID    |  in |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_BREADY    | out |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_BRESP     |  in |    2|    m_axi   |     data2    |    pointer   |
|m_axi_data2_BID       |  in |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data2_BUSER     |  in |    1|    m_axi   |     data2    |    pointer   |
|m_axi_data3_AWVALID   | out |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_AWREADY   |  in |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_AWADDR    | out |   32|    m_axi   |     data3    |    pointer   |
|m_axi_data3_AWID      | out |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_AWLEN     | out |    8|    m_axi   |     data3    |    pointer   |
|m_axi_data3_AWSIZE    | out |    3|    m_axi   |     data3    |    pointer   |
|m_axi_data3_AWBURST   | out |    2|    m_axi   |     data3    |    pointer   |
|m_axi_data3_AWLOCK    | out |    2|    m_axi   |     data3    |    pointer   |
|m_axi_data3_AWCACHE   | out |    4|    m_axi   |     data3    |    pointer   |
|m_axi_data3_AWPROT    | out |    3|    m_axi   |     data3    |    pointer   |
|m_axi_data3_AWQOS     | out |    4|    m_axi   |     data3    |    pointer   |
|m_axi_data3_AWREGION  | out |    4|    m_axi   |     data3    |    pointer   |
|m_axi_data3_AWUSER    | out |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_WVALID    | out |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_WREADY    |  in |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_WDATA     | out |   32|    m_axi   |     data3    |    pointer   |
|m_axi_data3_WSTRB     | out |    4|    m_axi   |     data3    |    pointer   |
|m_axi_data3_WLAST     | out |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_WID       | out |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_WUSER     | out |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_ARVALID   | out |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_ARREADY   |  in |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_ARADDR    | out |   32|    m_axi   |     data3    |    pointer   |
|m_axi_data3_ARID      | out |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_ARLEN     | out |    8|    m_axi   |     data3    |    pointer   |
|m_axi_data3_ARSIZE    | out |    3|    m_axi   |     data3    |    pointer   |
|m_axi_data3_ARBURST   | out |    2|    m_axi   |     data3    |    pointer   |
|m_axi_data3_ARLOCK    | out |    2|    m_axi   |     data3    |    pointer   |
|m_axi_data3_ARCACHE   | out |    4|    m_axi   |     data3    |    pointer   |
|m_axi_data3_ARPROT    | out |    3|    m_axi   |     data3    |    pointer   |
|m_axi_data3_ARQOS     | out |    4|    m_axi   |     data3    |    pointer   |
|m_axi_data3_ARREGION  | out |    4|    m_axi   |     data3    |    pointer   |
|m_axi_data3_ARUSER    | out |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_RVALID    |  in |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_RREADY    | out |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_RDATA     |  in |   32|    m_axi   |     data3    |    pointer   |
|m_axi_data3_RLAST     |  in |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_RID       |  in |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_RUSER     |  in |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_RRESP     |  in |    2|    m_axi   |     data3    |    pointer   |
|m_axi_data3_BVALID    |  in |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_BREADY    | out |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_BRESP     |  in |    2|    m_axi   |     data3    |    pointer   |
|m_axi_data3_BID       |  in |    1|    m_axi   |     data3    |    pointer   |
|m_axi_data3_BUSER     |  in |    1|    m_axi   |     data3    |    pointer   |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (0.00ns)   --->   "call fastcc void @conv1(float* %data, float* %data1, float* %data2, float* %data3)" [../2C_prj/lenet5/conv.cpp:30]   --->   Operation 5 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 6 [1/2] (0.00ns)   --->   "call fastcc void @conv1(float* %data, float* %data1, float* %data2, float* %data3)" [../2C_prj/lenet5/conv.cpp:30]   --->   Operation 6 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 7 [2/2] (0.00ns)   --->   "call fastcc void @conv2(float* %data, float* %data1, float* %data2, float* %data3)" [../2C_prj/lenet5/conv.cpp:31]   --->   Operation 7 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data) nounwind, !map !1407"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data1) nounwind, !map !1412"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data2) nounwind, !map !1416"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %data3) nounwind, !map !1420"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @conv_top_str) nounwind"   --->   Operation 12 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data3, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:30]   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:30]   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data1, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:30]   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %data2, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 32, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [../2C_prj/lenet5/conv.cpp:30]   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "call fastcc void @conv2(float* %data, float* %data1, float* %data2, float* %data3)" [../2C_prj/lenet5/conv.cpp:31]   --->   Operation 17 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [../2C_prj/lenet5/conv.cpp:35]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ data3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ pic_in]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv1_buff_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_buff_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_buff_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_buff_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_buff_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv1_buff_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ B_CONV1_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV1_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV1_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV1_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV1_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV1_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ conv_out1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out1_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out1_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_3_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_3_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_3_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_3_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_3_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_3_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_4_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_4_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_4_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_4_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_4_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_4_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_5_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_5_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_5_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_5_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_5_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_5_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_6_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_6_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_6_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_6_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_6_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_6_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_7_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_7_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_7_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_7_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_7_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_7_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_8_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_8_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_8_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_8_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_8_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_8_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_9_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_9_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_9_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_9_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_9_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_9_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_10_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_10_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_10_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_10_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_10_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_10_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_11_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_11_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_11_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_11_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_11_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_11_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_12_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_12_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_12_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_12_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_12_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_12_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_13_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_13_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_13_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_13_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_13_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_13_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_14_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_14_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_14_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_14_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_14_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_14_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_15_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_15_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_15_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_15_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_15_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ W_CONV2_15_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv2_buff_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_buff_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_buff_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_buff_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_buff_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_buff_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_buff_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_buff_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_buff_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_buff_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_buff_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_buff_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_buff_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_buff_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_buff_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ conv2_buff_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ B_CONV2_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV2_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV2_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV2_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV2_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV2_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV2_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV2_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV2_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV2_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV2_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV2_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV2_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV2_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV2_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ B_CONV2_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=0; visibility=0; IO mode=ap_ovld:ce=0
Port [ conv_out2_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out2_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out2_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out2_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out2_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out2_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out2_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out2_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out2_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out2_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out2_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out2_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out2_12]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out2_13]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out2_14]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ conv_out2_15]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6  (call         ) [ 00000]
StgValue_8  (specbitsmap  ) [ 00000]
StgValue_9  (specbitsmap  ) [ 00000]
StgValue_10 (specbitsmap  ) [ 00000]
StgValue_11 (specbitsmap  ) [ 00000]
StgValue_12 (spectopmodule) [ 00000]
StgValue_13 (specinterface) [ 00000]
StgValue_14 (specinterface) [ 00000]
StgValue_15 (specinterface) [ 00000]
StgValue_16 (specinterface) [ 00000]
StgValue_17 (call         ) [ 00000]
StgValue_18 (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pic_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pic_in"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_CONV1_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="W_CONV1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="W_CONV1_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="W_CONV1_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV1_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="W_CONV1_4">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV1_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="W_CONV1_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV1_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="conv1_buff_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_buff_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="conv1_buff_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_buff_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="conv1_buff_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_buff_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="conv1_buff_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_buff_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="conv1_buff_4">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_buff_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="conv1_buff_5">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_buff_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="B_CONV1_5">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV1_5"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="B_CONV1_0">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV1_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="B_CONV1_1">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV1_1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="B_CONV1_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV1_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="B_CONV1_3">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV1_3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="B_CONV1_4">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV1_4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="conv_out1_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="conv_out1_1">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="conv_out1_2">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="conv_out1_3">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out1_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="conv_out1_4">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out1_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="conv_out1_5">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out1_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="W_CONV2_0_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_0_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="W_CONV2_0_1">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_0_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="W_CONV2_0_2">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_0_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="W_CONV2_0_3">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_0_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="W_CONV2_0_4">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_0_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="W_CONV2_0_5">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_0_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="W_CONV2_1_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_1_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="W_CONV2_1_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_1_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="W_CONV2_1_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_1_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="W_CONV2_1_3">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_1_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="W_CONV2_1_4">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_1_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="W_CONV2_1_5">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_1_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="W_CONV2_2_0">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="W_CONV2_2_1">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="W_CONV2_2_2">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="W_CONV2_2_3">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="W_CONV2_2_4">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_2_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="W_CONV2_2_5">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_2_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="W_CONV2_3_0">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_3_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="W_CONV2_3_1">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_3_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="W_CONV2_3_2">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_3_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="W_CONV2_3_3">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_3_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="W_CONV2_3_4">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_3_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="W_CONV2_3_5">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_3_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="W_CONV2_4_0">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_4_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="W_CONV2_4_1">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_4_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="W_CONV2_4_2">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_4_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="W_CONV2_4_3">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_4_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="W_CONV2_4_4">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_4_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="W_CONV2_4_5">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_4_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="W_CONV2_5_0">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_5_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="W_CONV2_5_1">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_5_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="W_CONV2_5_2">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_5_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="W_CONV2_5_3">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_5_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="W_CONV2_5_4">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_5_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="W_CONV2_5_5">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_5_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="W_CONV2_6_0">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_6_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="W_CONV2_6_1">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_6_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="W_CONV2_6_2">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_6_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="W_CONV2_6_3">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_6_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="W_CONV2_6_4">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_6_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="W_CONV2_6_5">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_6_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="W_CONV2_7_0">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_7_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="W_CONV2_7_1">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_7_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="W_CONV2_7_2">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_7_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="W_CONV2_7_3">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_7_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="W_CONV2_7_4">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_7_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="W_CONV2_7_5">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_7_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="W_CONV2_8_0">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_8_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="W_CONV2_8_1">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_8_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="W_CONV2_8_2">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_8_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="W_CONV2_8_3">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_8_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1000" name="W_CONV2_8_4">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_8_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="164" class="1000" name="W_CONV2_8_5">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_8_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="166" class="1000" name="W_CONV2_9_0">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_9_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="168" class="1000" name="W_CONV2_9_1">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_9_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="170" class="1000" name="W_CONV2_9_2">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_9_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="172" class="1000" name="W_CONV2_9_3">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_9_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="174" class="1000" name="W_CONV2_9_4">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_9_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="176" class="1000" name="W_CONV2_9_5">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_9_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="178" class="1000" name="W_CONV2_10_0">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_10_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="180" class="1000" name="W_CONV2_10_1">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_10_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="182" class="1000" name="W_CONV2_10_2">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_10_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="184" class="1000" name="W_CONV2_10_3">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_10_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="186" class="1000" name="W_CONV2_10_4">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_10_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="188" class="1000" name="W_CONV2_10_5">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_10_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="190" class="1000" name="W_CONV2_11_0">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_11_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="192" class="1000" name="W_CONV2_11_1">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_11_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="194" class="1000" name="W_CONV2_11_2">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_11_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="196" class="1000" name="W_CONV2_11_3">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_11_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="198" class="1000" name="W_CONV2_11_4">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_11_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="200" class="1000" name="W_CONV2_11_5">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_11_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="202" class="1000" name="W_CONV2_12_0">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_12_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="204" class="1000" name="W_CONV2_12_1">
<pin_list>
<pin id="205" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_12_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="206" class="1000" name="W_CONV2_12_2">
<pin_list>
<pin id="207" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_12_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="208" class="1000" name="W_CONV2_12_3">
<pin_list>
<pin id="209" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_12_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="210" class="1000" name="W_CONV2_12_4">
<pin_list>
<pin id="211" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_12_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="212" class="1000" name="W_CONV2_12_5">
<pin_list>
<pin id="213" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_12_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="214" class="1000" name="W_CONV2_13_0">
<pin_list>
<pin id="215" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_13_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="216" class="1000" name="W_CONV2_13_1">
<pin_list>
<pin id="217" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_13_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="218" class="1000" name="W_CONV2_13_2">
<pin_list>
<pin id="219" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_13_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="220" class="1000" name="W_CONV2_13_3">
<pin_list>
<pin id="221" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_13_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="222" class="1000" name="W_CONV2_13_4">
<pin_list>
<pin id="223" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_13_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="224" class="1000" name="W_CONV2_13_5">
<pin_list>
<pin id="225" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_13_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="226" class="1000" name="W_CONV2_14_0">
<pin_list>
<pin id="227" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_14_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="228" class="1000" name="W_CONV2_14_1">
<pin_list>
<pin id="229" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_14_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="230" class="1000" name="W_CONV2_14_2">
<pin_list>
<pin id="231" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_14_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="232" class="1000" name="W_CONV2_14_3">
<pin_list>
<pin id="233" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_14_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="234" class="1000" name="W_CONV2_14_4">
<pin_list>
<pin id="235" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_14_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="236" class="1000" name="W_CONV2_14_5">
<pin_list>
<pin id="237" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_14_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="238" class="1000" name="W_CONV2_15_0">
<pin_list>
<pin id="239" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_15_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="240" class="1000" name="W_CONV2_15_1">
<pin_list>
<pin id="241" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_15_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="242" class="1000" name="W_CONV2_15_2">
<pin_list>
<pin id="243" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_15_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="244" class="1000" name="W_CONV2_15_3">
<pin_list>
<pin id="245" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_15_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="246" class="1000" name="W_CONV2_15_4">
<pin_list>
<pin id="247" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_15_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="248" class="1000" name="W_CONV2_15_5">
<pin_list>
<pin id="249" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_CONV2_15_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="250" class="1000" name="conv2_buff_0">
<pin_list>
<pin id="251" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_0"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="252" class="1000" name="conv2_buff_1">
<pin_list>
<pin id="253" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_1"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="254" class="1000" name="conv2_buff_2">
<pin_list>
<pin id="255" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_2"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="256" class="1000" name="conv2_buff_3">
<pin_list>
<pin id="257" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_3"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="258" class="1000" name="conv2_buff_4">
<pin_list>
<pin id="259" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_4"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="260" class="1000" name="conv2_buff_5">
<pin_list>
<pin id="261" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_5"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="262" class="1000" name="conv2_buff_6">
<pin_list>
<pin id="263" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_6"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="264" class="1000" name="conv2_buff_7">
<pin_list>
<pin id="265" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_7"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="266" class="1000" name="conv2_buff_8">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_8"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="268" class="1000" name="conv2_buff_9">
<pin_list>
<pin id="269" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_9"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="270" class="1000" name="conv2_buff_10">
<pin_list>
<pin id="271" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_10"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="272" class="1000" name="conv2_buff_11">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_11"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="274" class="1000" name="conv2_buff_12">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_12"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="276" class="1000" name="conv2_buff_13">
<pin_list>
<pin id="277" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_13"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="278" class="1000" name="conv2_buff_14">
<pin_list>
<pin id="279" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_14"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="280" class="1000" name="conv2_buff_15">
<pin_list>
<pin id="281" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_buff_15"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="282" class="1000" name="B_CONV2_0">
<pin_list>
<pin id="283" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_0"/></StgValue>
</bind>
</comp>

<comp id="284" class="1000" name="B_CONV2_1">
<pin_list>
<pin id="285" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_1"/></StgValue>
</bind>
</comp>

<comp id="286" class="1000" name="B_CONV2_2">
<pin_list>
<pin id="287" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_2"/></StgValue>
</bind>
</comp>

<comp id="288" class="1000" name="B_CONV2_3">
<pin_list>
<pin id="289" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_3"/></StgValue>
</bind>
</comp>

<comp id="290" class="1000" name="B_CONV2_4">
<pin_list>
<pin id="291" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_4"/></StgValue>
</bind>
</comp>

<comp id="292" class="1000" name="B_CONV2_5">
<pin_list>
<pin id="293" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_5"/></StgValue>
</bind>
</comp>

<comp id="294" class="1000" name="B_CONV2_6">
<pin_list>
<pin id="295" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_6"/></StgValue>
</bind>
</comp>

<comp id="296" class="1000" name="B_CONV2_7">
<pin_list>
<pin id="297" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_7"/></StgValue>
</bind>
</comp>

<comp id="298" class="1000" name="B_CONV2_8">
<pin_list>
<pin id="299" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_8"/></StgValue>
</bind>
</comp>

<comp id="300" class="1000" name="B_CONV2_9">
<pin_list>
<pin id="301" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_9"/></StgValue>
</bind>
</comp>

<comp id="302" class="1000" name="B_CONV2_10">
<pin_list>
<pin id="303" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_10"/></StgValue>
</bind>
</comp>

<comp id="304" class="1000" name="B_CONV2_11">
<pin_list>
<pin id="305" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_11"/></StgValue>
</bind>
</comp>

<comp id="306" class="1000" name="B_CONV2_12">
<pin_list>
<pin id="307" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_12"/></StgValue>
</bind>
</comp>

<comp id="308" class="1000" name="B_CONV2_13">
<pin_list>
<pin id="309" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_13"/></StgValue>
</bind>
</comp>

<comp id="310" class="1000" name="B_CONV2_14">
<pin_list>
<pin id="311" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_14"/></StgValue>
</bind>
</comp>

<comp id="312" class="1000" name="B_CONV2_15">
<pin_list>
<pin id="313" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_CONV2_15"/></StgValue>
</bind>
</comp>

<comp id="314" class="1000" name="conv_out2_0">
<pin_list>
<pin id="315" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="316" class="1000" name="conv_out2_1">
<pin_list>
<pin id="317" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="318" class="1000" name="conv_out2_2">
<pin_list>
<pin id="319" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="320" class="1000" name="conv_out2_3">
<pin_list>
<pin id="321" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="322" class="1000" name="conv_out2_4">
<pin_list>
<pin id="323" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="324" class="1000" name="conv_out2_5">
<pin_list>
<pin id="325" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="326" class="1000" name="conv_out2_6">
<pin_list>
<pin id="327" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="328" class="1000" name="conv_out2_7">
<pin_list>
<pin id="329" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="330" class="1000" name="conv_out2_8">
<pin_list>
<pin id="331" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="332" class="1000" name="conv_out2_9">
<pin_list>
<pin id="333" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="334" class="1000" name="conv_out2_10">
<pin_list>
<pin id="335" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_10"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="336" class="1000" name="conv_out2_11">
<pin_list>
<pin id="337" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_11"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="338" class="1000" name="conv_out2_12">
<pin_list>
<pin id="339" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_12"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="340" class="1000" name="conv_out2_13">
<pin_list>
<pin id="341" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_13"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="342" class="1000" name="conv_out2_14">
<pin_list>
<pin id="343" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_14"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="344" class="1000" name="conv_out2_15">
<pin_list>
<pin id="345" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out2_15"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="346" class="1001" name="const_346">
<pin_list>
<pin id="347" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1"/></StgValue>
</bind>
</comp>

<comp id="348" class="1001" name="const_348">
<pin_list>
<pin id="349" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2"/></StgValue>
</bind>
</comp>

<comp id="350" class="1001" name="const_350">
<pin_list>
<pin id="351" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="352" class="1001" name="const_352">
<pin_list>
<pin id="353" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="354" class="1001" name="const_354">
<pin_list>
<pin id="355" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_top_str"/></StgValue>
</bind>
</comp>

<comp id="356" class="1001" name="const_356">
<pin_list>
<pin id="357" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="358" class="1001" name="const_358">
<pin_list>
<pin id="359" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="360" class="1001" name="const_360">
<pin_list>
<pin id="361" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="362" class="1001" name="const_362">
<pin_list>
<pin id="363" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="364" class="1001" name="const_364">
<pin_list>
<pin id="365" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="366" class="1001" name="const_366">
<pin_list>
<pin id="367" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="368" class="1001" name="const_368">
<pin_list>
<pin id="369" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="370" class="1004" name="grp_conv2_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="0" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="32" slack="0"/>
<pin id="374" dir="0" index="3" bw="32" slack="0"/>
<pin id="375" dir="0" index="4" bw="32" slack="0"/>
<pin id="376" dir="0" index="5" bw="32" slack="0"/>
<pin id="377" dir="0" index="6" bw="32" slack="0"/>
<pin id="378" dir="0" index="7" bw="32" slack="0"/>
<pin id="379" dir="0" index="8" bw="32" slack="0"/>
<pin id="380" dir="0" index="9" bw="32" slack="0"/>
<pin id="381" dir="0" index="10" bw="32" slack="0"/>
<pin id="382" dir="0" index="11" bw="32" slack="0"/>
<pin id="383" dir="0" index="12" bw="32" slack="0"/>
<pin id="384" dir="0" index="13" bw="32" slack="0"/>
<pin id="385" dir="0" index="14" bw="32" slack="0"/>
<pin id="386" dir="0" index="15" bw="32" slack="0"/>
<pin id="387" dir="0" index="16" bw="32" slack="0"/>
<pin id="388" dir="0" index="17" bw="32" slack="0"/>
<pin id="389" dir="0" index="18" bw="32" slack="0"/>
<pin id="390" dir="0" index="19" bw="32" slack="0"/>
<pin id="391" dir="0" index="20" bw="32" slack="0"/>
<pin id="392" dir="0" index="21" bw="32" slack="0"/>
<pin id="393" dir="0" index="22" bw="32" slack="0"/>
<pin id="394" dir="0" index="23" bw="32" slack="0"/>
<pin id="395" dir="0" index="24" bw="32" slack="0"/>
<pin id="396" dir="0" index="25" bw="32" slack="0"/>
<pin id="397" dir="0" index="26" bw="32" slack="0"/>
<pin id="398" dir="0" index="27" bw="32" slack="0"/>
<pin id="399" dir="0" index="28" bw="32" slack="0"/>
<pin id="400" dir="0" index="29" bw="32" slack="0"/>
<pin id="401" dir="0" index="30" bw="32" slack="0"/>
<pin id="402" dir="0" index="31" bw="32" slack="0"/>
<pin id="403" dir="0" index="32" bw="32" slack="0"/>
<pin id="404" dir="0" index="33" bw="32" slack="0"/>
<pin id="405" dir="0" index="34" bw="32" slack="0"/>
<pin id="406" dir="0" index="35" bw="32" slack="0"/>
<pin id="407" dir="0" index="36" bw="32" slack="0"/>
<pin id="408" dir="0" index="37" bw="32" slack="0"/>
<pin id="409" dir="0" index="38" bw="32" slack="0"/>
<pin id="410" dir="0" index="39" bw="32" slack="0"/>
<pin id="411" dir="0" index="40" bw="32" slack="0"/>
<pin id="412" dir="0" index="41" bw="32" slack="0"/>
<pin id="413" dir="0" index="42" bw="32" slack="0"/>
<pin id="414" dir="0" index="43" bw="32" slack="0"/>
<pin id="415" dir="0" index="44" bw="32" slack="0"/>
<pin id="416" dir="0" index="45" bw="32" slack="0"/>
<pin id="417" dir="0" index="46" bw="32" slack="0"/>
<pin id="418" dir="0" index="47" bw="32" slack="0"/>
<pin id="419" dir="0" index="48" bw="32" slack="0"/>
<pin id="420" dir="0" index="49" bw="32" slack="0"/>
<pin id="421" dir="0" index="50" bw="32" slack="0"/>
<pin id="422" dir="0" index="51" bw="32" slack="0"/>
<pin id="423" dir="0" index="52" bw="32" slack="0"/>
<pin id="424" dir="0" index="53" bw="32" slack="0"/>
<pin id="425" dir="0" index="54" bw="32" slack="0"/>
<pin id="426" dir="0" index="55" bw="32" slack="0"/>
<pin id="427" dir="0" index="56" bw="32" slack="0"/>
<pin id="428" dir="0" index="57" bw="32" slack="0"/>
<pin id="429" dir="0" index="58" bw="32" slack="0"/>
<pin id="430" dir="0" index="59" bw="32" slack="0"/>
<pin id="431" dir="0" index="60" bw="32" slack="0"/>
<pin id="432" dir="0" index="61" bw="32" slack="0"/>
<pin id="433" dir="0" index="62" bw="32" slack="0"/>
<pin id="434" dir="0" index="63" bw="32" slack="0"/>
<pin id="435" dir="0" index="64" bw="32" slack="0"/>
<pin id="436" dir="0" index="65" bw="32" slack="0"/>
<pin id="437" dir="0" index="66" bw="32" slack="0"/>
<pin id="438" dir="0" index="67" bw="32" slack="0"/>
<pin id="439" dir="0" index="68" bw="32" slack="0"/>
<pin id="440" dir="0" index="69" bw="32" slack="0"/>
<pin id="441" dir="0" index="70" bw="32" slack="0"/>
<pin id="442" dir="0" index="71" bw="32" slack="0"/>
<pin id="443" dir="0" index="72" bw="32" slack="0"/>
<pin id="444" dir="0" index="73" bw="32" slack="0"/>
<pin id="445" dir="0" index="74" bw="32" slack="0"/>
<pin id="446" dir="0" index="75" bw="32" slack="0"/>
<pin id="447" dir="0" index="76" bw="32" slack="0"/>
<pin id="448" dir="0" index="77" bw="32" slack="0"/>
<pin id="449" dir="0" index="78" bw="32" slack="0"/>
<pin id="450" dir="0" index="79" bw="32" slack="0"/>
<pin id="451" dir="0" index="80" bw="32" slack="0"/>
<pin id="452" dir="0" index="81" bw="32" slack="0"/>
<pin id="453" dir="0" index="82" bw="32" slack="0"/>
<pin id="454" dir="0" index="83" bw="32" slack="0"/>
<pin id="455" dir="0" index="84" bw="32" slack="0"/>
<pin id="456" dir="0" index="85" bw="32" slack="0"/>
<pin id="457" dir="0" index="86" bw="32" slack="0"/>
<pin id="458" dir="0" index="87" bw="32" slack="0"/>
<pin id="459" dir="0" index="88" bw="32" slack="0"/>
<pin id="460" dir="0" index="89" bw="32" slack="0"/>
<pin id="461" dir="0" index="90" bw="32" slack="0"/>
<pin id="462" dir="0" index="91" bw="32" slack="0"/>
<pin id="463" dir="0" index="92" bw="32" slack="0"/>
<pin id="464" dir="0" index="93" bw="32" slack="0"/>
<pin id="465" dir="0" index="94" bw="32" slack="0"/>
<pin id="466" dir="0" index="95" bw="32" slack="0"/>
<pin id="467" dir="0" index="96" bw="32" slack="0"/>
<pin id="468" dir="0" index="97" bw="32" slack="0"/>
<pin id="469" dir="0" index="98" bw="32" slack="0"/>
<pin id="470" dir="0" index="99" bw="32" slack="0"/>
<pin id="471" dir="0" index="100" bw="32" slack="0"/>
<pin id="472" dir="0" index="101" bw="32" slack="0"/>
<pin id="473" dir="0" index="102" bw="32" slack="0"/>
<pin id="474" dir="0" index="103" bw="32" slack="0"/>
<pin id="475" dir="0" index="104" bw="32" slack="0"/>
<pin id="476" dir="0" index="105" bw="32" slack="0"/>
<pin id="477" dir="0" index="106" bw="32" slack="0"/>
<pin id="478" dir="0" index="107" bw="32" slack="0"/>
<pin id="479" dir="0" index="108" bw="32" slack="0"/>
<pin id="480" dir="0" index="109" bw="32" slack="0"/>
<pin id="481" dir="0" index="110" bw="32" slack="0"/>
<pin id="482" dir="0" index="111" bw="32" slack="0"/>
<pin id="483" dir="0" index="112" bw="32" slack="0"/>
<pin id="484" dir="0" index="113" bw="32" slack="0"/>
<pin id="485" dir="0" index="114" bw="32" slack="0"/>
<pin id="486" dir="0" index="115" bw="32" slack="0"/>
<pin id="487" dir="0" index="116" bw="32" slack="0"/>
<pin id="488" dir="0" index="117" bw="32" slack="0"/>
<pin id="489" dir="0" index="118" bw="32" slack="0"/>
<pin id="490" dir="0" index="119" bw="32" slack="0"/>
<pin id="491" dir="0" index="120" bw="32" slack="0"/>
<pin id="492" dir="0" index="121" bw="32" slack="0"/>
<pin id="493" dir="0" index="122" bw="32" slack="0"/>
<pin id="494" dir="0" index="123" bw="32" slack="0"/>
<pin id="495" dir="0" index="124" bw="32" slack="0"/>
<pin id="496" dir="0" index="125" bw="32" slack="0"/>
<pin id="497" dir="0" index="126" bw="32" slack="0"/>
<pin id="498" dir="0" index="127" bw="32" slack="0"/>
<pin id="499" dir="0" index="128" bw="32" slack="0"/>
<pin id="500" dir="0" index="129" bw="32" slack="0"/>
<pin id="501" dir="0" index="130" bw="32" slack="0"/>
<pin id="502" dir="0" index="131" bw="32" slack="0"/>
<pin id="503" dir="0" index="132" bw="32" slack="0"/>
<pin id="504" dir="0" index="133" bw="32" slack="0"/>
<pin id="505" dir="0" index="134" bw="32" slack="0"/>
<pin id="506" dir="0" index="135" bw="32" slack="0"/>
<pin id="507" dir="0" index="136" bw="32" slack="0"/>
<pin id="508" dir="0" index="137" bw="32" slack="0"/>
<pin id="509" dir="0" index="138" bw="32" slack="0"/>
<pin id="510" dir="0" index="139" bw="32" slack="0"/>
<pin id="511" dir="0" index="140" bw="32" slack="0"/>
<pin id="512" dir="0" index="141" bw="32" slack="0"/>
<pin id="513" dir="0" index="142" bw="32" slack="0"/>
<pin id="514" dir="0" index="143" bw="32" slack="0"/>
<pin id="515" dir="0" index="144" bw="32" slack="0"/>
<pin id="516" dir="0" index="145" bw="32" slack="0"/>
<pin id="517" dir="0" index="146" bw="32" slack="0"/>
<pin id="518" dir="0" index="147" bw="32" slack="0"/>
<pin id="519" dir="0" index="148" bw="32" slack="0"/>
<pin id="520" dir="0" index="149" bw="32" slack="0"/>
<pin id="521" dir="0" index="150" bw="32" slack="0"/>
<pin id="522" dir="0" index="151" bw="32" slack="0"/>
<pin id="523" dir="0" index="152" bw="32" slack="0"/>
<pin id="524" dir="0" index="153" bw="32" slack="0"/>
<pin id="525" dir="0" index="154" bw="32" slack="0"/>
<pin id="526" dir="1" index="155" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_7/3 "/>
</bind>
</comp>

<comp id="682" class="1004" name="grp_conv1_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="0" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="0" index="2" bw="32" slack="0"/>
<pin id="686" dir="0" index="3" bw="32" slack="0"/>
<pin id="687" dir="0" index="4" bw="32" slack="0"/>
<pin id="688" dir="0" index="5" bw="32" slack="0"/>
<pin id="689" dir="0" index="6" bw="32" slack="0"/>
<pin id="690" dir="0" index="7" bw="32" slack="0"/>
<pin id="691" dir="0" index="8" bw="32" slack="0"/>
<pin id="692" dir="0" index="9" bw="32" slack="0"/>
<pin id="693" dir="0" index="10" bw="32" slack="0"/>
<pin id="694" dir="0" index="11" bw="32" slack="0"/>
<pin id="695" dir="0" index="12" bw="32" slack="0"/>
<pin id="696" dir="0" index="13" bw="32" slack="0"/>
<pin id="697" dir="0" index="14" bw="32" slack="0"/>
<pin id="698" dir="0" index="15" bw="32" slack="0"/>
<pin id="699" dir="0" index="16" bw="32" slack="0"/>
<pin id="700" dir="0" index="17" bw="32" slack="0"/>
<pin id="701" dir="0" index="18" bw="32" slack="0"/>
<pin id="702" dir="0" index="19" bw="32" slack="0"/>
<pin id="703" dir="0" index="20" bw="32" slack="0"/>
<pin id="704" dir="0" index="21" bw="32" slack="0"/>
<pin id="705" dir="0" index="22" bw="32" slack="0"/>
<pin id="706" dir="0" index="23" bw="32" slack="0"/>
<pin id="707" dir="0" index="24" bw="32" slack="0"/>
<pin id="708" dir="0" index="25" bw="32" slack="0"/>
<pin id="709" dir="0" index="26" bw="32" slack="0"/>
<pin id="710" dir="0" index="27" bw="32" slack="0"/>
<pin id="711" dir="0" index="28" bw="32" slack="0"/>
<pin id="712" dir="0" index="29" bw="32" slack="0"/>
<pin id="713" dir="1" index="30" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_5/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="527"><net_src comp="348" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="528"><net_src comp="0" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="529"><net_src comp="2" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="530"><net_src comp="4" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="531"><net_src comp="6" pin="0"/><net_sink comp="370" pin=4"/></net>

<net id="532"><net_src comp="46" pin="0"/><net_sink comp="370" pin=5"/></net>

<net id="533"><net_src comp="48" pin="0"/><net_sink comp="370" pin=6"/></net>

<net id="534"><net_src comp="50" pin="0"/><net_sink comp="370" pin=7"/></net>

<net id="535"><net_src comp="52" pin="0"/><net_sink comp="370" pin=8"/></net>

<net id="536"><net_src comp="54" pin="0"/><net_sink comp="370" pin=9"/></net>

<net id="537"><net_src comp="56" pin="0"/><net_sink comp="370" pin=10"/></net>

<net id="538"><net_src comp="58" pin="0"/><net_sink comp="370" pin=11"/></net>

<net id="539"><net_src comp="60" pin="0"/><net_sink comp="370" pin=12"/></net>

<net id="540"><net_src comp="62" pin="0"/><net_sink comp="370" pin=13"/></net>

<net id="541"><net_src comp="64" pin="0"/><net_sink comp="370" pin=14"/></net>

<net id="542"><net_src comp="66" pin="0"/><net_sink comp="370" pin=15"/></net>

<net id="543"><net_src comp="68" pin="0"/><net_sink comp="370" pin=16"/></net>

<net id="544"><net_src comp="70" pin="0"/><net_sink comp="370" pin=17"/></net>

<net id="545"><net_src comp="72" pin="0"/><net_sink comp="370" pin=18"/></net>

<net id="546"><net_src comp="74" pin="0"/><net_sink comp="370" pin=19"/></net>

<net id="547"><net_src comp="76" pin="0"/><net_sink comp="370" pin=20"/></net>

<net id="548"><net_src comp="78" pin="0"/><net_sink comp="370" pin=21"/></net>

<net id="549"><net_src comp="80" pin="0"/><net_sink comp="370" pin=22"/></net>

<net id="550"><net_src comp="82" pin="0"/><net_sink comp="370" pin=23"/></net>

<net id="551"><net_src comp="84" pin="0"/><net_sink comp="370" pin=24"/></net>

<net id="552"><net_src comp="86" pin="0"/><net_sink comp="370" pin=25"/></net>

<net id="553"><net_src comp="88" pin="0"/><net_sink comp="370" pin=26"/></net>

<net id="554"><net_src comp="90" pin="0"/><net_sink comp="370" pin=27"/></net>

<net id="555"><net_src comp="92" pin="0"/><net_sink comp="370" pin=28"/></net>

<net id="556"><net_src comp="94" pin="0"/><net_sink comp="370" pin=29"/></net>

<net id="557"><net_src comp="96" pin="0"/><net_sink comp="370" pin=30"/></net>

<net id="558"><net_src comp="98" pin="0"/><net_sink comp="370" pin=31"/></net>

<net id="559"><net_src comp="100" pin="0"/><net_sink comp="370" pin=32"/></net>

<net id="560"><net_src comp="102" pin="0"/><net_sink comp="370" pin=33"/></net>

<net id="561"><net_src comp="104" pin="0"/><net_sink comp="370" pin=34"/></net>

<net id="562"><net_src comp="106" pin="0"/><net_sink comp="370" pin=35"/></net>

<net id="563"><net_src comp="108" pin="0"/><net_sink comp="370" pin=36"/></net>

<net id="564"><net_src comp="110" pin="0"/><net_sink comp="370" pin=37"/></net>

<net id="565"><net_src comp="112" pin="0"/><net_sink comp="370" pin=38"/></net>

<net id="566"><net_src comp="114" pin="0"/><net_sink comp="370" pin=39"/></net>

<net id="567"><net_src comp="116" pin="0"/><net_sink comp="370" pin=40"/></net>

<net id="568"><net_src comp="118" pin="0"/><net_sink comp="370" pin=41"/></net>

<net id="569"><net_src comp="120" pin="0"/><net_sink comp="370" pin=42"/></net>

<net id="570"><net_src comp="122" pin="0"/><net_sink comp="370" pin=43"/></net>

<net id="571"><net_src comp="124" pin="0"/><net_sink comp="370" pin=44"/></net>

<net id="572"><net_src comp="126" pin="0"/><net_sink comp="370" pin=45"/></net>

<net id="573"><net_src comp="128" pin="0"/><net_sink comp="370" pin=46"/></net>

<net id="574"><net_src comp="130" pin="0"/><net_sink comp="370" pin=47"/></net>

<net id="575"><net_src comp="132" pin="0"/><net_sink comp="370" pin=48"/></net>

<net id="576"><net_src comp="134" pin="0"/><net_sink comp="370" pin=49"/></net>

<net id="577"><net_src comp="136" pin="0"/><net_sink comp="370" pin=50"/></net>

<net id="578"><net_src comp="138" pin="0"/><net_sink comp="370" pin=51"/></net>

<net id="579"><net_src comp="140" pin="0"/><net_sink comp="370" pin=52"/></net>

<net id="580"><net_src comp="142" pin="0"/><net_sink comp="370" pin=53"/></net>

<net id="581"><net_src comp="144" pin="0"/><net_sink comp="370" pin=54"/></net>

<net id="582"><net_src comp="146" pin="0"/><net_sink comp="370" pin=55"/></net>

<net id="583"><net_src comp="148" pin="0"/><net_sink comp="370" pin=56"/></net>

<net id="584"><net_src comp="150" pin="0"/><net_sink comp="370" pin=57"/></net>

<net id="585"><net_src comp="152" pin="0"/><net_sink comp="370" pin=58"/></net>

<net id="586"><net_src comp="154" pin="0"/><net_sink comp="370" pin=59"/></net>

<net id="587"><net_src comp="156" pin="0"/><net_sink comp="370" pin=60"/></net>

<net id="588"><net_src comp="158" pin="0"/><net_sink comp="370" pin=61"/></net>

<net id="589"><net_src comp="160" pin="0"/><net_sink comp="370" pin=62"/></net>

<net id="590"><net_src comp="162" pin="0"/><net_sink comp="370" pin=63"/></net>

<net id="591"><net_src comp="164" pin="0"/><net_sink comp="370" pin=64"/></net>

<net id="592"><net_src comp="166" pin="0"/><net_sink comp="370" pin=65"/></net>

<net id="593"><net_src comp="168" pin="0"/><net_sink comp="370" pin=66"/></net>

<net id="594"><net_src comp="170" pin="0"/><net_sink comp="370" pin=67"/></net>

<net id="595"><net_src comp="172" pin="0"/><net_sink comp="370" pin=68"/></net>

<net id="596"><net_src comp="174" pin="0"/><net_sink comp="370" pin=69"/></net>

<net id="597"><net_src comp="176" pin="0"/><net_sink comp="370" pin=70"/></net>

<net id="598"><net_src comp="178" pin="0"/><net_sink comp="370" pin=71"/></net>

<net id="599"><net_src comp="180" pin="0"/><net_sink comp="370" pin=72"/></net>

<net id="600"><net_src comp="182" pin="0"/><net_sink comp="370" pin=73"/></net>

<net id="601"><net_src comp="184" pin="0"/><net_sink comp="370" pin=74"/></net>

<net id="602"><net_src comp="186" pin="0"/><net_sink comp="370" pin=75"/></net>

<net id="603"><net_src comp="188" pin="0"/><net_sink comp="370" pin=76"/></net>

<net id="604"><net_src comp="190" pin="0"/><net_sink comp="370" pin=77"/></net>

<net id="605"><net_src comp="192" pin="0"/><net_sink comp="370" pin=78"/></net>

<net id="606"><net_src comp="194" pin="0"/><net_sink comp="370" pin=79"/></net>

<net id="607"><net_src comp="196" pin="0"/><net_sink comp="370" pin=80"/></net>

<net id="608"><net_src comp="198" pin="0"/><net_sink comp="370" pin=81"/></net>

<net id="609"><net_src comp="200" pin="0"/><net_sink comp="370" pin=82"/></net>

<net id="610"><net_src comp="202" pin="0"/><net_sink comp="370" pin=83"/></net>

<net id="611"><net_src comp="204" pin="0"/><net_sink comp="370" pin=84"/></net>

<net id="612"><net_src comp="206" pin="0"/><net_sink comp="370" pin=85"/></net>

<net id="613"><net_src comp="208" pin="0"/><net_sink comp="370" pin=86"/></net>

<net id="614"><net_src comp="210" pin="0"/><net_sink comp="370" pin=87"/></net>

<net id="615"><net_src comp="212" pin="0"/><net_sink comp="370" pin=88"/></net>

<net id="616"><net_src comp="214" pin="0"/><net_sink comp="370" pin=89"/></net>

<net id="617"><net_src comp="216" pin="0"/><net_sink comp="370" pin=90"/></net>

<net id="618"><net_src comp="218" pin="0"/><net_sink comp="370" pin=91"/></net>

<net id="619"><net_src comp="220" pin="0"/><net_sink comp="370" pin=92"/></net>

<net id="620"><net_src comp="222" pin="0"/><net_sink comp="370" pin=93"/></net>

<net id="621"><net_src comp="224" pin="0"/><net_sink comp="370" pin=94"/></net>

<net id="622"><net_src comp="226" pin="0"/><net_sink comp="370" pin=95"/></net>

<net id="623"><net_src comp="228" pin="0"/><net_sink comp="370" pin=96"/></net>

<net id="624"><net_src comp="230" pin="0"/><net_sink comp="370" pin=97"/></net>

<net id="625"><net_src comp="232" pin="0"/><net_sink comp="370" pin=98"/></net>

<net id="626"><net_src comp="234" pin="0"/><net_sink comp="370" pin=99"/></net>

<net id="627"><net_src comp="236" pin="0"/><net_sink comp="370" pin=100"/></net>

<net id="628"><net_src comp="238" pin="0"/><net_sink comp="370" pin=101"/></net>

<net id="629"><net_src comp="240" pin="0"/><net_sink comp="370" pin=102"/></net>

<net id="630"><net_src comp="242" pin="0"/><net_sink comp="370" pin=103"/></net>

<net id="631"><net_src comp="244" pin="0"/><net_sink comp="370" pin=104"/></net>

<net id="632"><net_src comp="246" pin="0"/><net_sink comp="370" pin=105"/></net>

<net id="633"><net_src comp="248" pin="0"/><net_sink comp="370" pin=106"/></net>

<net id="634"><net_src comp="250" pin="0"/><net_sink comp="370" pin=107"/></net>

<net id="635"><net_src comp="252" pin="0"/><net_sink comp="370" pin=108"/></net>

<net id="636"><net_src comp="254" pin="0"/><net_sink comp="370" pin=109"/></net>

<net id="637"><net_src comp="256" pin="0"/><net_sink comp="370" pin=110"/></net>

<net id="638"><net_src comp="258" pin="0"/><net_sink comp="370" pin=111"/></net>

<net id="639"><net_src comp="260" pin="0"/><net_sink comp="370" pin=112"/></net>

<net id="640"><net_src comp="262" pin="0"/><net_sink comp="370" pin=113"/></net>

<net id="641"><net_src comp="264" pin="0"/><net_sink comp="370" pin=114"/></net>

<net id="642"><net_src comp="266" pin="0"/><net_sink comp="370" pin=115"/></net>

<net id="643"><net_src comp="268" pin="0"/><net_sink comp="370" pin=116"/></net>

<net id="644"><net_src comp="270" pin="0"/><net_sink comp="370" pin=117"/></net>

<net id="645"><net_src comp="272" pin="0"/><net_sink comp="370" pin=118"/></net>

<net id="646"><net_src comp="274" pin="0"/><net_sink comp="370" pin=119"/></net>

<net id="647"><net_src comp="276" pin="0"/><net_sink comp="370" pin=120"/></net>

<net id="648"><net_src comp="278" pin="0"/><net_sink comp="370" pin=121"/></net>

<net id="649"><net_src comp="280" pin="0"/><net_sink comp="370" pin=122"/></net>

<net id="650"><net_src comp="282" pin="0"/><net_sink comp="370" pin=123"/></net>

<net id="651"><net_src comp="284" pin="0"/><net_sink comp="370" pin=124"/></net>

<net id="652"><net_src comp="286" pin="0"/><net_sink comp="370" pin=125"/></net>

<net id="653"><net_src comp="288" pin="0"/><net_sink comp="370" pin=126"/></net>

<net id="654"><net_src comp="290" pin="0"/><net_sink comp="370" pin=127"/></net>

<net id="655"><net_src comp="292" pin="0"/><net_sink comp="370" pin=128"/></net>

<net id="656"><net_src comp="294" pin="0"/><net_sink comp="370" pin=129"/></net>

<net id="657"><net_src comp="296" pin="0"/><net_sink comp="370" pin=130"/></net>

<net id="658"><net_src comp="298" pin="0"/><net_sink comp="370" pin=131"/></net>

<net id="659"><net_src comp="300" pin="0"/><net_sink comp="370" pin=132"/></net>

<net id="660"><net_src comp="302" pin="0"/><net_sink comp="370" pin=133"/></net>

<net id="661"><net_src comp="304" pin="0"/><net_sink comp="370" pin=134"/></net>

<net id="662"><net_src comp="306" pin="0"/><net_sink comp="370" pin=135"/></net>

<net id="663"><net_src comp="308" pin="0"/><net_sink comp="370" pin=136"/></net>

<net id="664"><net_src comp="310" pin="0"/><net_sink comp="370" pin=137"/></net>

<net id="665"><net_src comp="312" pin="0"/><net_sink comp="370" pin=138"/></net>

<net id="666"><net_src comp="314" pin="0"/><net_sink comp="370" pin=139"/></net>

<net id="667"><net_src comp="316" pin="0"/><net_sink comp="370" pin=140"/></net>

<net id="668"><net_src comp="318" pin="0"/><net_sink comp="370" pin=141"/></net>

<net id="669"><net_src comp="320" pin="0"/><net_sink comp="370" pin=142"/></net>

<net id="670"><net_src comp="322" pin="0"/><net_sink comp="370" pin=143"/></net>

<net id="671"><net_src comp="324" pin="0"/><net_sink comp="370" pin=144"/></net>

<net id="672"><net_src comp="326" pin="0"/><net_sink comp="370" pin=145"/></net>

<net id="673"><net_src comp="328" pin="0"/><net_sink comp="370" pin=146"/></net>

<net id="674"><net_src comp="330" pin="0"/><net_sink comp="370" pin=147"/></net>

<net id="675"><net_src comp="332" pin="0"/><net_sink comp="370" pin=148"/></net>

<net id="676"><net_src comp="334" pin="0"/><net_sink comp="370" pin=149"/></net>

<net id="677"><net_src comp="336" pin="0"/><net_sink comp="370" pin=150"/></net>

<net id="678"><net_src comp="338" pin="0"/><net_sink comp="370" pin=151"/></net>

<net id="679"><net_src comp="340" pin="0"/><net_sink comp="370" pin=152"/></net>

<net id="680"><net_src comp="342" pin="0"/><net_sink comp="370" pin=153"/></net>

<net id="681"><net_src comp="344" pin="0"/><net_sink comp="370" pin=154"/></net>

<net id="714"><net_src comp="346" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="715"><net_src comp="0" pin="0"/><net_sink comp="682" pin=1"/></net>

<net id="716"><net_src comp="2" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="717"><net_src comp="4" pin="0"/><net_sink comp="682" pin=3"/></net>

<net id="718"><net_src comp="6" pin="0"/><net_sink comp="682" pin=4"/></net>

<net id="719"><net_src comp="8" pin="0"/><net_sink comp="682" pin=5"/></net>

<net id="720"><net_src comp="10" pin="0"/><net_sink comp="682" pin=6"/></net>

<net id="721"><net_src comp="12" pin="0"/><net_sink comp="682" pin=7"/></net>

<net id="722"><net_src comp="14" pin="0"/><net_sink comp="682" pin=8"/></net>

<net id="723"><net_src comp="16" pin="0"/><net_sink comp="682" pin=9"/></net>

<net id="724"><net_src comp="18" pin="0"/><net_sink comp="682" pin=10"/></net>

<net id="725"><net_src comp="20" pin="0"/><net_sink comp="682" pin=11"/></net>

<net id="726"><net_src comp="22" pin="0"/><net_sink comp="682" pin=12"/></net>

<net id="727"><net_src comp="24" pin="0"/><net_sink comp="682" pin=13"/></net>

<net id="728"><net_src comp="26" pin="0"/><net_sink comp="682" pin=14"/></net>

<net id="729"><net_src comp="28" pin="0"/><net_sink comp="682" pin=15"/></net>

<net id="730"><net_src comp="30" pin="0"/><net_sink comp="682" pin=16"/></net>

<net id="731"><net_src comp="32" pin="0"/><net_sink comp="682" pin=17"/></net>

<net id="732"><net_src comp="34" pin="0"/><net_sink comp="682" pin=18"/></net>

<net id="733"><net_src comp="36" pin="0"/><net_sink comp="682" pin=19"/></net>

<net id="734"><net_src comp="38" pin="0"/><net_sink comp="682" pin=20"/></net>

<net id="735"><net_src comp="40" pin="0"/><net_sink comp="682" pin=21"/></net>

<net id="736"><net_src comp="42" pin="0"/><net_sink comp="682" pin=22"/></net>

<net id="737"><net_src comp="44" pin="0"/><net_sink comp="682" pin=23"/></net>

<net id="738"><net_src comp="46" pin="0"/><net_sink comp="682" pin=24"/></net>

<net id="739"><net_src comp="48" pin="0"/><net_sink comp="682" pin=25"/></net>

<net id="740"><net_src comp="50" pin="0"/><net_sink comp="682" pin=26"/></net>

<net id="741"><net_src comp="52" pin="0"/><net_sink comp="682" pin=27"/></net>

<net id="742"><net_src comp="54" pin="0"/><net_sink comp="682" pin=28"/></net>

<net id="743"><net_src comp="56" pin="0"/><net_sink comp="682" pin=29"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {3 4 }
	Port: data1 | {1 2 }
	Port: pic_in | {1 2 }
	Port: W_CONV1_0 | {1 2 }
	Port: W_CONV1_1 | {1 2 }
	Port: W_CONV1_2 | {1 2 }
	Port: W_CONV1_3 | {1 2 }
	Port: W_CONV1_4 | {1 2 }
	Port: W_CONV1_5 | {1 2 }
	Port: conv1_buff_0 | {1 2 }
	Port: conv1_buff_1 | {1 2 }
	Port: conv1_buff_2 | {1 2 }
	Port: conv1_buff_3 | {1 2 }
	Port: conv1_buff_4 | {1 2 }
	Port: conv1_buff_5 | {1 2 }
	Port: B_CONV1_5 | {1 2 }
	Port: B_CONV1_0 | {1 2 }
	Port: B_CONV1_1 | {1 2 }
	Port: B_CONV1_2 | {1 2 }
	Port: B_CONV1_3 | {1 2 }
	Port: B_CONV1_4 | {1 2 }
	Port: conv_out1_0 | {1 2 3 4 }
	Port: conv_out1_1 | {1 2 3 4 }
	Port: conv_out1_2 | {1 2 3 4 }
	Port: conv_out1_3 | {1 2 3 4 }
	Port: conv_out1_4 | {1 2 3 4 }
	Port: conv_out1_5 | {1 2 3 4 }
	Port: W_CONV2_0_0 | {3 4 }
	Port: W_CONV2_0_1 | {3 4 }
	Port: W_CONV2_0_2 | {3 4 }
	Port: W_CONV2_0_3 | {3 4 }
	Port: W_CONV2_0_4 | {3 4 }
	Port: W_CONV2_0_5 | {3 4 }
	Port: W_CONV2_1_0 | {3 4 }
	Port: W_CONV2_1_1 | {3 4 }
	Port: W_CONV2_1_2 | {3 4 }
	Port: W_CONV2_1_3 | {3 4 }
	Port: W_CONV2_1_4 | {3 4 }
	Port: W_CONV2_1_5 | {3 4 }
	Port: W_CONV2_2_0 | {3 4 }
	Port: W_CONV2_2_1 | {3 4 }
	Port: W_CONV2_2_2 | {3 4 }
	Port: W_CONV2_2_3 | {3 4 }
	Port: W_CONV2_2_4 | {3 4 }
	Port: W_CONV2_2_5 | {3 4 }
	Port: W_CONV2_3_0 | {3 4 }
	Port: W_CONV2_3_1 | {3 4 }
	Port: W_CONV2_3_2 | {3 4 }
	Port: W_CONV2_3_3 | {3 4 }
	Port: W_CONV2_3_4 | {3 4 }
	Port: W_CONV2_3_5 | {3 4 }
	Port: W_CONV2_4_0 | {3 4 }
	Port: W_CONV2_4_1 | {3 4 }
	Port: W_CONV2_4_2 | {3 4 }
	Port: W_CONV2_4_3 | {3 4 }
	Port: W_CONV2_4_4 | {3 4 }
	Port: W_CONV2_4_5 | {3 4 }
	Port: W_CONV2_5_0 | {3 4 }
	Port: W_CONV2_5_1 | {3 4 }
	Port: W_CONV2_5_2 | {3 4 }
	Port: W_CONV2_5_3 | {3 4 }
	Port: W_CONV2_5_4 | {3 4 }
	Port: W_CONV2_5_5 | {3 4 }
	Port: W_CONV2_6_0 | {3 4 }
	Port: W_CONV2_6_1 | {3 4 }
	Port: W_CONV2_6_2 | {3 4 }
	Port: W_CONV2_6_3 | {3 4 }
	Port: W_CONV2_6_4 | {3 4 }
	Port: W_CONV2_6_5 | {3 4 }
	Port: W_CONV2_7_0 | {3 4 }
	Port: W_CONV2_7_1 | {3 4 }
	Port: W_CONV2_7_2 | {3 4 }
	Port: W_CONV2_7_3 | {3 4 }
	Port: W_CONV2_7_4 | {3 4 }
	Port: W_CONV2_7_5 | {3 4 }
	Port: W_CONV2_8_0 | {3 4 }
	Port: W_CONV2_8_1 | {3 4 }
	Port: W_CONV2_8_2 | {3 4 }
	Port: W_CONV2_8_3 | {3 4 }
	Port: W_CONV2_8_4 | {3 4 }
	Port: W_CONV2_8_5 | {3 4 }
	Port: W_CONV2_9_0 | {3 4 }
	Port: W_CONV2_9_1 | {3 4 }
	Port: W_CONV2_9_2 | {3 4 }
	Port: W_CONV2_9_3 | {3 4 }
	Port: W_CONV2_9_4 | {3 4 }
	Port: W_CONV2_9_5 | {3 4 }
	Port: W_CONV2_10_0 | {3 4 }
	Port: W_CONV2_10_1 | {3 4 }
	Port: W_CONV2_10_2 | {3 4 }
	Port: W_CONV2_10_3 | {3 4 }
	Port: W_CONV2_10_4 | {3 4 }
	Port: W_CONV2_10_5 | {3 4 }
	Port: W_CONV2_11_0 | {3 4 }
	Port: W_CONV2_11_1 | {3 4 }
	Port: W_CONV2_11_2 | {3 4 }
	Port: W_CONV2_11_3 | {3 4 }
	Port: W_CONV2_11_4 | {3 4 }
	Port: W_CONV2_11_5 | {3 4 }
	Port: W_CONV2_12_0 | {3 4 }
	Port: W_CONV2_12_1 | {3 4 }
	Port: W_CONV2_12_2 | {3 4 }
	Port: W_CONV2_12_3 | {3 4 }
	Port: W_CONV2_12_4 | {3 4 }
	Port: W_CONV2_12_5 | {3 4 }
	Port: W_CONV2_13_0 | {3 4 }
	Port: W_CONV2_13_1 | {3 4 }
	Port: W_CONV2_13_2 | {3 4 }
	Port: W_CONV2_13_3 | {3 4 }
	Port: W_CONV2_13_4 | {3 4 }
	Port: W_CONV2_13_5 | {3 4 }
	Port: W_CONV2_14_0 | {3 4 }
	Port: W_CONV2_14_1 | {3 4 }
	Port: W_CONV2_14_2 | {3 4 }
	Port: W_CONV2_14_3 | {3 4 }
	Port: W_CONV2_14_4 | {3 4 }
	Port: W_CONV2_14_5 | {3 4 }
	Port: W_CONV2_15_0 | {3 4 }
	Port: W_CONV2_15_1 | {3 4 }
	Port: W_CONV2_15_2 | {3 4 }
	Port: W_CONV2_15_3 | {3 4 }
	Port: W_CONV2_15_4 | {3 4 }
	Port: W_CONV2_15_5 | {3 4 }
	Port: conv2_buff_0 | {3 4 }
	Port: conv2_buff_1 | {3 4 }
	Port: conv2_buff_2 | {3 4 }
	Port: conv2_buff_3 | {3 4 }
	Port: conv2_buff_4 | {3 4 }
	Port: conv2_buff_5 | {3 4 }
	Port: conv2_buff_6 | {3 4 }
	Port: conv2_buff_7 | {3 4 }
	Port: conv2_buff_8 | {3 4 }
	Port: conv2_buff_9 | {3 4 }
	Port: conv2_buff_10 | {3 4 }
	Port: conv2_buff_11 | {3 4 }
	Port: conv2_buff_12 | {3 4 }
	Port: conv2_buff_13 | {3 4 }
	Port: conv2_buff_14 | {3 4 }
	Port: conv2_buff_15 | {3 4 }
	Port: B_CONV2_0 | {3 4 }
	Port: B_CONV2_1 | {3 4 }
	Port: B_CONV2_2 | {3 4 }
	Port: B_CONV2_3 | {3 4 }
	Port: B_CONV2_4 | {3 4 }
	Port: B_CONV2_5 | {3 4 }
	Port: B_CONV2_6 | {3 4 }
	Port: B_CONV2_7 | {3 4 }
	Port: B_CONV2_8 | {3 4 }
	Port: B_CONV2_9 | {3 4 }
	Port: B_CONV2_10 | {3 4 }
	Port: B_CONV2_11 | {3 4 }
	Port: B_CONV2_12 | {3 4 }
	Port: B_CONV2_13 | {3 4 }
	Port: B_CONV2_14 | {3 4 }
	Port: B_CONV2_15 | {3 4 }
	Port: conv_out2_0 | {3 4 }
	Port: conv_out2_1 | {3 4 }
	Port: conv_out2_2 | {3 4 }
	Port: conv_out2_3 | {3 4 }
	Port: conv_out2_4 | {3 4 }
	Port: conv_out2_5 | {3 4 }
	Port: conv_out2_6 | {3 4 }
	Port: conv_out2_7 | {3 4 }
	Port: conv_out2_8 | {3 4 }
	Port: conv_out2_9 | {3 4 }
	Port: conv_out2_10 | {3 4 }
	Port: conv_out2_11 | {3 4 }
	Port: conv_out2_12 | {3 4 }
	Port: conv_out2_13 | {3 4 }
	Port: conv_out2_14 | {3 4 }
	Port: conv_out2_15 | {3 4 }
 - Input state : 
	Port: conv_top : data | {1 2 }
	Port: conv_top : data1 | {3 4 }
	Port: conv_top : data2 | {1 2 3 4 }
	Port: conv_top : data3 | {1 2 3 4 }
	Port: conv_top : pic_in | {1 2 }
	Port: conv_top : W_CONV1_0 | {1 2 }
	Port: conv_top : W_CONV1_1 | {1 2 }
	Port: conv_top : W_CONV1_2 | {1 2 }
	Port: conv_top : W_CONV1_3 | {1 2 }
	Port: conv_top : W_CONV1_4 | {1 2 }
	Port: conv_top : W_CONV1_5 | {1 2 }
	Port: conv_top : conv1_buff_0 | {1 2 }
	Port: conv_top : conv1_buff_1 | {1 2 }
	Port: conv_top : conv1_buff_2 | {1 2 }
	Port: conv_top : conv1_buff_3 | {1 2 }
	Port: conv_top : conv1_buff_4 | {1 2 }
	Port: conv_top : conv1_buff_5 | {1 2 }
	Port: conv_top : B_CONV1_5 | {1 2 }
	Port: conv_top : B_CONV1_0 | {1 2 }
	Port: conv_top : B_CONV1_1 | {1 2 }
	Port: conv_top : B_CONV1_2 | {1 2 }
	Port: conv_top : B_CONV1_3 | {1 2 }
	Port: conv_top : B_CONV1_4 | {1 2 }
	Port: conv_top : conv_out1_0 | {1 2 3 4 }
	Port: conv_top : conv_out1_1 | {1 2 3 4 }
	Port: conv_top : conv_out1_2 | {1 2 3 4 }
	Port: conv_top : conv_out1_3 | {1 2 3 4 }
	Port: conv_top : conv_out1_4 | {1 2 3 4 }
	Port: conv_top : conv_out1_5 | {1 2 3 4 }
	Port: conv_top : W_CONV2_0_0 | {3 4 }
	Port: conv_top : W_CONV2_0_1 | {3 4 }
	Port: conv_top : W_CONV2_0_2 | {3 4 }
	Port: conv_top : W_CONV2_0_3 | {3 4 }
	Port: conv_top : W_CONV2_0_4 | {3 4 }
	Port: conv_top : W_CONV2_0_5 | {3 4 }
	Port: conv_top : W_CONV2_1_0 | {3 4 }
	Port: conv_top : W_CONV2_1_1 | {3 4 }
	Port: conv_top : W_CONV2_1_2 | {3 4 }
	Port: conv_top : W_CONV2_1_3 | {3 4 }
	Port: conv_top : W_CONV2_1_4 | {3 4 }
	Port: conv_top : W_CONV2_1_5 | {3 4 }
	Port: conv_top : W_CONV2_2_0 | {3 4 }
	Port: conv_top : W_CONV2_2_1 | {3 4 }
	Port: conv_top : W_CONV2_2_2 | {3 4 }
	Port: conv_top : W_CONV2_2_3 | {3 4 }
	Port: conv_top : W_CONV2_2_4 | {3 4 }
	Port: conv_top : W_CONV2_2_5 | {3 4 }
	Port: conv_top : W_CONV2_3_0 | {3 4 }
	Port: conv_top : W_CONV2_3_1 | {3 4 }
	Port: conv_top : W_CONV2_3_2 | {3 4 }
	Port: conv_top : W_CONV2_3_3 | {3 4 }
	Port: conv_top : W_CONV2_3_4 | {3 4 }
	Port: conv_top : W_CONV2_3_5 | {3 4 }
	Port: conv_top : W_CONV2_4_0 | {3 4 }
	Port: conv_top : W_CONV2_4_1 | {3 4 }
	Port: conv_top : W_CONV2_4_2 | {3 4 }
	Port: conv_top : W_CONV2_4_3 | {3 4 }
	Port: conv_top : W_CONV2_4_4 | {3 4 }
	Port: conv_top : W_CONV2_4_5 | {3 4 }
	Port: conv_top : W_CONV2_5_0 | {3 4 }
	Port: conv_top : W_CONV2_5_1 | {3 4 }
	Port: conv_top : W_CONV2_5_2 | {3 4 }
	Port: conv_top : W_CONV2_5_3 | {3 4 }
	Port: conv_top : W_CONV2_5_4 | {3 4 }
	Port: conv_top : W_CONV2_5_5 | {3 4 }
	Port: conv_top : W_CONV2_6_0 | {3 4 }
	Port: conv_top : W_CONV2_6_1 | {3 4 }
	Port: conv_top : W_CONV2_6_2 | {3 4 }
	Port: conv_top : W_CONV2_6_3 | {3 4 }
	Port: conv_top : W_CONV2_6_4 | {3 4 }
	Port: conv_top : W_CONV2_6_5 | {3 4 }
	Port: conv_top : W_CONV2_7_0 | {3 4 }
	Port: conv_top : W_CONV2_7_1 | {3 4 }
	Port: conv_top : W_CONV2_7_2 | {3 4 }
	Port: conv_top : W_CONV2_7_3 | {3 4 }
	Port: conv_top : W_CONV2_7_4 | {3 4 }
	Port: conv_top : W_CONV2_7_5 | {3 4 }
	Port: conv_top : W_CONV2_8_0 | {3 4 }
	Port: conv_top : W_CONV2_8_1 | {3 4 }
	Port: conv_top : W_CONV2_8_2 | {3 4 }
	Port: conv_top : W_CONV2_8_3 | {3 4 }
	Port: conv_top : W_CONV2_8_4 | {3 4 }
	Port: conv_top : W_CONV2_8_5 | {3 4 }
	Port: conv_top : W_CONV2_9_0 | {3 4 }
	Port: conv_top : W_CONV2_9_1 | {3 4 }
	Port: conv_top : W_CONV2_9_2 | {3 4 }
	Port: conv_top : W_CONV2_9_3 | {3 4 }
	Port: conv_top : W_CONV2_9_4 | {3 4 }
	Port: conv_top : W_CONV2_9_5 | {3 4 }
	Port: conv_top : W_CONV2_10_0 | {3 4 }
	Port: conv_top : W_CONV2_10_1 | {3 4 }
	Port: conv_top : W_CONV2_10_2 | {3 4 }
	Port: conv_top : W_CONV2_10_3 | {3 4 }
	Port: conv_top : W_CONV2_10_4 | {3 4 }
	Port: conv_top : W_CONV2_10_5 | {3 4 }
	Port: conv_top : W_CONV2_11_0 | {3 4 }
	Port: conv_top : W_CONV2_11_1 | {3 4 }
	Port: conv_top : W_CONV2_11_2 | {3 4 }
	Port: conv_top : W_CONV2_11_3 | {3 4 }
	Port: conv_top : W_CONV2_11_4 | {3 4 }
	Port: conv_top : W_CONV2_11_5 | {3 4 }
	Port: conv_top : W_CONV2_12_0 | {3 4 }
	Port: conv_top : W_CONV2_12_1 | {3 4 }
	Port: conv_top : W_CONV2_12_2 | {3 4 }
	Port: conv_top : W_CONV2_12_3 | {3 4 }
	Port: conv_top : W_CONV2_12_4 | {3 4 }
	Port: conv_top : W_CONV2_12_5 | {3 4 }
	Port: conv_top : W_CONV2_13_0 | {3 4 }
	Port: conv_top : W_CONV2_13_1 | {3 4 }
	Port: conv_top : W_CONV2_13_2 | {3 4 }
	Port: conv_top : W_CONV2_13_3 | {3 4 }
	Port: conv_top : W_CONV2_13_4 | {3 4 }
	Port: conv_top : W_CONV2_13_5 | {3 4 }
	Port: conv_top : W_CONV2_14_0 | {3 4 }
	Port: conv_top : W_CONV2_14_1 | {3 4 }
	Port: conv_top : W_CONV2_14_2 | {3 4 }
	Port: conv_top : W_CONV2_14_3 | {3 4 }
	Port: conv_top : W_CONV2_14_4 | {3 4 }
	Port: conv_top : W_CONV2_14_5 | {3 4 }
	Port: conv_top : W_CONV2_15_0 | {3 4 }
	Port: conv_top : W_CONV2_15_1 | {3 4 }
	Port: conv_top : W_CONV2_15_2 | {3 4 }
	Port: conv_top : W_CONV2_15_3 | {3 4 }
	Port: conv_top : W_CONV2_15_4 | {3 4 }
	Port: conv_top : W_CONV2_15_5 | {3 4 }
	Port: conv_top : conv2_buff_0 | {3 4 }
	Port: conv_top : conv2_buff_1 | {3 4 }
	Port: conv_top : conv2_buff_2 | {3 4 }
	Port: conv_top : conv2_buff_3 | {3 4 }
	Port: conv_top : conv2_buff_4 | {3 4 }
	Port: conv_top : conv2_buff_5 | {3 4 }
	Port: conv_top : conv2_buff_6 | {3 4 }
	Port: conv_top : conv2_buff_7 | {3 4 }
	Port: conv_top : conv2_buff_8 | {3 4 }
	Port: conv_top : conv2_buff_9 | {3 4 }
	Port: conv_top : conv2_buff_10 | {3 4 }
	Port: conv_top : conv2_buff_11 | {3 4 }
	Port: conv_top : conv2_buff_12 | {3 4 }
	Port: conv_top : conv2_buff_13 | {3 4 }
	Port: conv_top : conv2_buff_14 | {3 4 }
	Port: conv_top : conv2_buff_15 | {3 4 }
	Port: conv_top : B_CONV2_0 | {3 4 }
	Port: conv_top : B_CONV2_1 | {3 4 }
	Port: conv_top : B_CONV2_2 | {3 4 }
	Port: conv_top : B_CONV2_3 | {3 4 }
	Port: conv_top : B_CONV2_4 | {3 4 }
	Port: conv_top : B_CONV2_5 | {3 4 }
	Port: conv_top : B_CONV2_6 | {3 4 }
	Port: conv_top : B_CONV2_7 | {3 4 }
	Port: conv_top : B_CONV2_8 | {3 4 }
	Port: conv_top : B_CONV2_9 | {3 4 }
	Port: conv_top : B_CONV2_10 | {3 4 }
	Port: conv_top : B_CONV2_11 | {3 4 }
	Port: conv_top : B_CONV2_12 | {3 4 }
	Port: conv_top : B_CONV2_13 | {3 4 }
	Port: conv_top : B_CONV2_14 | {3 4 }
	Port: conv_top : B_CONV2_15 | {3 4 }
	Port: conv_top : conv_out2_0 | {3 4 }
	Port: conv_top : conv_out2_1 | {3 4 }
	Port: conv_top : conv_out2_2 | {3 4 }
	Port: conv_top : conv_out2_3 | {3 4 }
	Port: conv_top : conv_out2_4 | {3 4 }
	Port: conv_top : conv_out2_5 | {3 4 }
	Port: conv_top : conv_out2_6 | {3 4 }
	Port: conv_top : conv_out2_7 | {3 4 }
	Port: conv_top : conv_out2_8 | {3 4 }
	Port: conv_top : conv_out2_9 | {3 4 }
	Port: conv_top : conv_out2_10 | {3 4 }
	Port: conv_top : conv_out2_11 | {3 4 }
	Port: conv_top : conv_out2_12 | {3 4 }
	Port: conv_top : conv_out2_13 | {3 4 }
	Port: conv_top : conv_out2_14 | {3 4 }
	Port: conv_top : conv_out2_15 | {3 4 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|---------|---------|
| Operation|  Functional Unit |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------|---------|---------|---------|---------|
|   call   | grp_conv2_fu_370 |    7    | 334.491 |   4050  |   6423  |
|          | grp_conv1_fu_682 |    7    | 78.7882 |   2248  |   3850  |
|----------|------------------|---------|---------|---------|---------|
|   Total  |                  |    14   | 413.279 |   6298  |  10273  |
|----------|------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|  W_CONV1_0  |    0   |   64   |   13   |
|  W_CONV1_1  |    0   |   64   |   13   |
|  W_CONV1_2  |    0   |   64   |   13   |
|  W_CONV1_3  |    0   |   64   |   13   |
|  W_CONV1_4  |    0   |   64   |   13   |
|  W_CONV1_5  |    0   |   64   |   13   |
| W_CONV2_0_0 |    0   |   64   |   13   |
| W_CONV2_0_1 |    0   |   64   |   13   |
| W_CONV2_0_2 |    0   |   64   |   13   |
| W_CONV2_0_3 |    0   |   64   |   13   |
| W_CONV2_0_4 |    0   |   64   |   13   |
| W_CONV2_0_5 |    0   |   64   |   13   |
| W_CONV2_10_0|    0   |   64   |   13   |
| W_CONV2_10_1|    0   |   64   |   13   |
| W_CONV2_10_2|    0   |   64   |   13   |
| W_CONV2_10_3|    0   |   64   |   13   |
| W_CONV2_10_4|    0   |   64   |   13   |
| W_CONV2_10_5|    0   |   64   |   13   |
| W_CONV2_11_0|    0   |   64   |   13   |
| W_CONV2_11_1|    0   |   64   |   13   |
| W_CONV2_11_2|    0   |   64   |   13   |
| W_CONV2_11_3|    0   |   64   |   13   |
| W_CONV2_11_4|    0   |   64   |   13   |
| W_CONV2_11_5|    0   |   64   |   13   |
| W_CONV2_12_0|    0   |   64   |   13   |
| W_CONV2_12_1|    0   |   64   |   13   |
| W_CONV2_12_2|    0   |   64   |   13   |
| W_CONV2_12_3|    0   |   64   |   13   |
| W_CONV2_12_4|    0   |   64   |   13   |
| W_CONV2_12_5|    0   |   64   |   13   |
| W_CONV2_13_0|    0   |   64   |   13   |
| W_CONV2_13_1|    0   |   64   |   13   |
| W_CONV2_13_2|    0   |   64   |   13   |
| W_CONV2_13_3|    0   |   64   |   13   |
| W_CONV2_13_4|    0   |   64   |   13   |
| W_CONV2_13_5|    0   |   64   |   13   |
| W_CONV2_14_0|    0   |   64   |   13   |
| W_CONV2_14_1|    0   |   64   |   13   |
| W_CONV2_14_2|    0   |   64   |   13   |
| W_CONV2_14_3|    0   |   64   |   13   |
| W_CONV2_14_4|    0   |   64   |   13   |
| W_CONV2_14_5|    0   |   64   |   13   |
| W_CONV2_15_0|    0   |   64   |   13   |
| W_CONV2_15_1|    0   |   64   |   13   |
| W_CONV2_15_2|    0   |   64   |   13   |
| W_CONV2_15_3|    0   |   64   |   13   |
| W_CONV2_15_4|    0   |   64   |   13   |
| W_CONV2_15_5|    0   |   64   |   13   |
| W_CONV2_1_0 |    0   |   64   |   13   |
| W_CONV2_1_1 |    0   |   64   |   13   |
| W_CONV2_1_2 |    0   |   64   |   13   |
| W_CONV2_1_3 |    0   |   64   |   13   |
| W_CONV2_1_4 |    0   |   64   |   13   |
| W_CONV2_1_5 |    0   |   64   |   13   |
| W_CONV2_2_0 |    0   |   64   |   13   |
| W_CONV2_2_1 |    0   |   64   |   13   |
| W_CONV2_2_2 |    0   |   64   |   13   |
| W_CONV2_2_3 |    0   |   64   |   13   |
| W_CONV2_2_4 |    0   |   64   |   13   |
| W_CONV2_2_5 |    0   |   64   |   13   |
| W_CONV2_3_0 |    0   |   64   |   13   |
| W_CONV2_3_1 |    0   |   64   |   13   |
| W_CONV2_3_2 |    0   |   64   |   13   |
| W_CONV2_3_3 |    0   |   64   |   13   |
| W_CONV2_3_4 |    0   |   64   |   13   |
| W_CONV2_3_5 |    0   |   64   |   13   |
| W_CONV2_4_0 |    0   |   64   |   13   |
| W_CONV2_4_1 |    0   |   64   |   13   |
| W_CONV2_4_2 |    0   |   64   |   13   |
| W_CONV2_4_3 |    0   |   64   |   13   |
| W_CONV2_4_4 |    0   |   64   |   13   |
| W_CONV2_4_5 |    0   |   64   |   13   |
| W_CONV2_5_0 |    0   |   64   |   13   |
| W_CONV2_5_1 |    0   |   64   |   13   |
| W_CONV2_5_2 |    0   |   64   |   13   |
| W_CONV2_5_3 |    0   |   64   |   13   |
| W_CONV2_5_4 |    0   |   64   |   13   |
| W_CONV2_5_5 |    0   |   64   |   13   |
| W_CONV2_6_0 |    0   |   64   |   13   |
| W_CONV2_6_1 |    0   |   64   |   13   |
| W_CONV2_6_2 |    0   |   64   |   13   |
| W_CONV2_6_3 |    0   |   64   |   13   |
| W_CONV2_6_4 |    0   |   64   |   13   |
| W_CONV2_6_5 |    0   |   64   |   13   |
| W_CONV2_7_0 |    0   |   64   |   13   |
| W_CONV2_7_1 |    0   |   64   |   13   |
| W_CONV2_7_2 |    0   |   64   |   13   |
| W_CONV2_7_3 |    0   |   64   |   13   |
| W_CONV2_7_4 |    0   |   64   |   13   |
| W_CONV2_7_5 |    0   |   64   |   13   |
| W_CONV2_8_0 |    0   |   64   |   13   |
| W_CONV2_8_1 |    0   |   64   |   13   |
| W_CONV2_8_2 |    0   |   64   |   13   |
| W_CONV2_8_3 |    0   |   64   |   13   |
| W_CONV2_8_4 |    0   |   64   |   13   |
| W_CONV2_8_5 |    0   |   64   |   13   |
| W_CONV2_9_0 |    0   |   64   |   13   |
| W_CONV2_9_1 |    0   |   64   |   13   |
| W_CONV2_9_2 |    0   |   64   |   13   |
| W_CONV2_9_3 |    0   |   64   |   13   |
| W_CONV2_9_4 |    0   |   64   |   13   |
| W_CONV2_9_5 |    0   |   64   |   13   |
| conv1_buff_0|    2   |    0   |    0   |
| conv1_buff_1|    2   |    0   |    0   |
| conv1_buff_2|    2   |    0   |    0   |
| conv1_buff_3|    2   |    0   |    0   |
| conv1_buff_4|    2   |    0   |    0   |
| conv1_buff_5|    2   |    0   |    0   |
| conv2_buff_0|    2   |    0   |    0   |
| conv2_buff_1|    2   |    0   |    0   |
|conv2_buff_10|    2   |    0   |    0   |
|conv2_buff_11|    2   |    0   |    0   |
|conv2_buff_12|    2   |    0   |    0   |
|conv2_buff_13|    2   |    0   |    0   |
|conv2_buff_14|    2   |    0   |    0   |
|conv2_buff_15|    2   |    0   |    0   |
| conv2_buff_2|    2   |    0   |    0   |
| conv2_buff_3|    2   |    0   |    0   |
| conv2_buff_4|    2   |    0   |    0   |
| conv2_buff_5|    2   |    0   |    0   |
| conv2_buff_6|    2   |    0   |    0   |
| conv2_buff_7|    2   |    0   |    0   |
| conv2_buff_8|    2   |    0   |    0   |
| conv2_buff_9|    2   |    0   |    0   |
| conv_out1_0 |    1   |    0   |    0   |
| conv_out1_1 |    1   |    0   |    0   |
| conv_out1_2 |    1   |    0   |    0   |
| conv_out1_3 |    1   |    0   |    0   |
| conv_out1_4 |    1   |    0   |    0   |
| conv_out1_5 |    1   |    0   |    0   |
| conv_out2_0 |    0   |   64   |   13   |
| conv_out2_1 |    0   |   64   |   13   |
| conv_out2_10|    0   |   64   |   13   |
| conv_out2_11|    0   |   64   |   13   |
| conv_out2_12|    0   |   64   |   13   |
| conv_out2_13|    0   |   64   |   13   |
| conv_out2_14|    0   |   64   |   13   |
| conv_out2_15|    0   |   64   |   13   |
| conv_out2_2 |    0   |   64   |   13   |
| conv_out2_3 |    0   |   64   |   13   |
| conv_out2_4 |    0   |   64   |   13   |
| conv_out2_5 |    0   |   64   |   13   |
| conv_out2_6 |    0   |   64   |   13   |
| conv_out2_7 |    0   |   64   |   13   |
| conv_out2_8 |    0   |   64   |   13   |
| conv_out2_9 |    0   |   64   |   13   |
|    pic_in   |    2   |    0   |    0   |
+-------------+--------+--------+--------+
|    Total    |   52   |  7552  |  1534  |
+-------------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   14   |   413  |  6298  |  10273 |
|   Memory  |   52   |    -   |    -   |  7552  |  1534  |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   52   |   14   |   413  |  13850 |  11807 |
+-----------+--------+--------+--------+--------+--------+
