design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/ali11-2000/efabless/mpw-waprv/openlane/warpv_core,warpv_core,22_09_11_16_35,flow completed,0h23m59s0ms,0h15m4s0ms,-2.0,0.54,-1,24.33,2781.4,-1,0,0,0,0,0,0,0,73,0,-1,-1,1137110,130822,0.0,0.0,0.0,-0.24,-1,0.0,0.0,0.0,-2.33,-1,923466304.0,0.0,65.27,51.15,45.01,18.85,-1,10821,14075,541,3764,0,0,0,12415,237,490,481,300,1587,467,198,4201,1718,1600,25,424,7276,0,7700,514032.2304,0.00853,0.00381,9.49e-05,0.0107,0.00488,1.54e-07,0.0123,0.00576,2.23e-07,16.99,16.0,62.5,15,AREA 0,5,50,1,153.6,153.18,0.25,0.3,sky130_fd_sc_hd,4,4
