Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue May 28 00:09:25 2019
| Host         : xolli-N552VW running 64-bit Linux Mint 19 Tara
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a15t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    76 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            4 |
|      2 |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              12 |            8 |
| No           | Yes                   | No                     |               8 |            5 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------+---------------+------------------+------------------+----------------+
|  Clock Signal | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------+---------------+------------------+------------------+----------------+
|  zero         |               | q[0]_i_1_n_0     |                1 |              1 |
|  zero         |               | q[1]_i_1_n_0     |                1 |              1 |
|  zero         |               | q[2]_i_1_n_0     |                1 |              1 |
|  zero         |               | q[3]_i_2_n_0     |                1 |              1 |
|  q[0]_i_2_n_0 |               | q[0]_i_1_n_0     |                1 |              2 |
|  q[1]_i_2_n_0 |               | q[1]_i_1_n_0     |                2 |              2 |
|  q[2]_i_2_n_0 |               | q[2]_i_1_n_0     |                1 |              2 |
|  q[3]_i_3_n_0 |               | q[3]_i_2_n_0     |                1 |              2 |
|  zero         |               | q[0]_i_2_n_0     |                1 |              2 |
|  zero         |               | q[1]_i_2_n_0     |                1 |              2 |
|  zero         |               | q[2]_i_2_n_0     |                1 |              2 |
|  zero         |               | q[3]_i_3_n_0     |                1 |              2 |
+---------------+---------------+------------------+------------------+----------------+


