
*** Running vivado
    with args -log Block_Diagram_uSD_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Block_Diagram_uSD_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Oct 30 12:06:56 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source Block_Diagram_uSD_wrapper.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {17-179}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top Block_Diagram_uSD_wrapper -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.268 . Memory (MB): peak = 680.691 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 332 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_microblaze_0_0/Block_Diagram_uSD_microblaze_0_0.xdc] for cell 'Block_Diagram_uSD_i/microblaze_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_microblaze_0_0/Block_Diagram_uSD_microblaze_0_0.xdc] for cell 'Block_Diagram_uSD_i/microblaze_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_clk_wiz_1_0/Block_Diagram_uSD_clk_wiz_1_0_board.xdc] for cell 'Block_Diagram_uSD_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_clk_wiz_1_0/Block_Diagram_uSD_clk_wiz_1_0_board.xdc] for cell 'Block_Diagram_uSD_i/clk_wiz_1/inst'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_clk_wiz_1_0/Block_Diagram_uSD_clk_wiz_1_0.xdc] for cell 'Block_Diagram_uSD_i/clk_wiz_1/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_clk_wiz_1_0/Block_Diagram_uSD_clk_wiz_1_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_clk_wiz_1_0/Block_Diagram_uSD_clk_wiz_1_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1449.160 ; gain = 585.746
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_clk_wiz_1_0/Block_Diagram_uSD_clk_wiz_1_0.xdc] for cell 'Block_Diagram_uSD_i/clk_wiz_1/inst'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_rst_clk_wiz_1_100M_0/Block_Diagram_uSD_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Block_Diagram_uSD_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_rst_clk_wiz_1_100M_0/Block_Diagram_uSD_rst_clk_wiz_1_100M_0_board.xdc] for cell 'Block_Diagram_uSD_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_rst_clk_wiz_1_100M_0/Block_Diagram_uSD_rst_clk_wiz_1_100M_0.xdc] for cell 'Block_Diagram_uSD_i/rst_clk_wiz_1_100M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_rst_clk_wiz_1_100M_0/Block_Diagram_uSD_rst_clk_wiz_1_100M_0.xdc:50]
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_rst_clk_wiz_1_100M_0/Block_Diagram_uSD_rst_clk_wiz_1_100M_0.xdc] for cell 'Block_Diagram_uSD_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_smartconnect_0_0/bd_0/ip/ip_1/bd_ae27_psr_aclk_0_board.xdc] for cell 'Block_Diagram_uSD_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_smartconnect_0_0/bd_0/ip/ip_1/bd_ae27_psr_aclk_0_board.xdc] for cell 'Block_Diagram_uSD_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_smartconnect_0_0/bd_0/ip/ip_1/bd_ae27_psr_aclk_0.xdc] for cell 'Block_Diagram_uSD_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_smartconnect_0_0/bd_0/ip/ip_1/bd_ae27_psr_aclk_0.xdc] for cell 'Block_Diagram_uSD_i/smartconnect_0/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_smartconnect_0_0/smartconnect.xdc] for cell 'Block_Diagram_uSD_i/smartconnect_0/inst'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_smartconnect_0_0/smartconnect.xdc] for cell 'Block_Diagram_uSD_i/smartconnect_0/inst'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_gpio_0_0/Block_Diagram_uSD_axi_gpio_0_0_board.xdc] for cell 'Block_Diagram_uSD_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_gpio_0_0/Block_Diagram_uSD_axi_gpio_0_0_board.xdc] for cell 'Block_Diagram_uSD_i/axi_gpio_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_gpio_0_0/Block_Diagram_uSD_axi_gpio_0_0.xdc] for cell 'Block_Diagram_uSD_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_gpio_0_0/Block_Diagram_uSD_axi_gpio_0_0.xdc] for cell 'Block_Diagram_uSD_i/axi_gpio_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_quad_spi_0_0/Block_Diagram_uSD_axi_quad_spi_0_0_board.xdc] for cell 'Block_Diagram_uSD_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_quad_spi_0_0/Block_Diagram_uSD_axi_quad_spi_0_0_board.xdc] for cell 'Block_Diagram_uSD_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_quad_spi_0_0/Block_Diagram_uSD_axi_quad_spi_0_0.xdc] for cell 'Block_Diagram_uSD_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_quad_spi_0_0/Block_Diagram_uSD_axi_quad_spi_0_0.xdc] for cell 'Block_Diagram_uSD_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_timer_0_0/Block_Diagram_uSD_axi_timer_0_0.xdc] for cell 'Block_Diagram_uSD_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_timer_0_0/Block_Diagram_uSD_axi_timer_0_0.xdc] for cell 'Block_Diagram_uSD_i/axi_timer_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_uartlite_0_0/Block_Diagram_uSD_axi_uartlite_0_0_board.xdc] for cell 'Block_Diagram_uSD_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_uartlite_0_0/Block_Diagram_uSD_axi_uartlite_0_0_board.xdc] for cell 'Block_Diagram_uSD_i/axi_uartlite_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_uartlite_0_0/Block_Diagram_uSD_axi_uartlite_0_0.xdc] for cell 'Block_Diagram_uSD_i/axi_uartlite_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_uartlite_0_0/Block_Diagram_uSD_axi_uartlite_0_0.xdc] for cell 'Block_Diagram_uSD_i/axi_uartlite_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_intc_0_0/Block_Diagram_uSD_axi_intc_0_0.xdc] for cell 'Block_Diagram_uSD_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_intc_0_0/Block_Diagram_uSD_axi_intc_0_0.xdc] for cell 'Block_Diagram_uSD_i/axi_intc_0/U0'
Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.srcs/constrs_1/new/Constraints.xdc]
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_mdm_1_0/Block_Diagram_uSD_mdm_1_0.xdc] for cell 'Block_Diagram_uSD_i/mdm_1/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_mdm_1_0/Block_Diagram_uSD_mdm_1_0.xdc] for cell 'Block_Diagram_uSD_i/mdm_1/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_quad_spi_0_0/Block_Diagram_uSD_axi_quad_spi_0_0_clocks.xdc] for cell 'Block_Diagram_uSD_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_quad_spi_0_0/Block_Diagram_uSD_axi_quad_spi_0_0_clocks.xdc] for cell 'Block_Diagram_uSD_i/axi_quad_spi_0/U0'
Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_intc_0_0/Block_Diagram_uSD_axi_intc_0_0_clocks.xdc] for cell 'Block_Diagram_uSD_i/axi_intc_0/U0'
Finished Parsing XDC File [c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_axi_intc_0_0/Block_Diagram_uSD_axi_intc_0_0_clocks.xdc] for cell 'Block_Diagram_uSD_i/axi_intc_0/U0'
INFO: [Project 1-1714] 92 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Generating merged BMM file for the design top 'Block_Diagram_uSD_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: c:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.gen/sources_1/bd/Block_Diagram_uSD/ip/Block_Diagram_uSD_microblaze_0_0/data/mb_bootloop_le.elf 
INFO: [Project 1-1687] 5 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1449.160 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 102 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

15 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 1449.160 ; gain = 1013.164
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1449.160 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 27703ed5d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.820 . Memory (MB): peak = 1449.160 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 27703ed5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1828.117 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 27703ed5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1828.117 ; gain = 0.000
Phase 1 Initialization | Checksum: 27703ed5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1828.117 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 27703ed5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.140 . Memory (MB): peak = 1828.117 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 27703ed5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 1828.117 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 27703ed5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.170 . Memory (MB): peak = 1828.117 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 4 inverters resulting in an inversion of 23 pins
INFO: [Opt 31-138] Pushed 7 inverter(s) to 11 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1ef66d7c5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.334 . Memory (MB): peak = 1828.117 ; gain = 0.000
Retarget | Checksum: 1ef66d7c5
INFO: [Opt 31-389] Phase Retarget created 33 cells and removed 59 cells
INFO: [Opt 31-1021] In phase Retarget, 149 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1b8104f5e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.384 . Memory (MB): peak = 1828.117 ; gain = 0.000
Constant propagation | Checksum: 1b8104f5e
INFO: [Opt 31-389] Phase Constant propagation created 23 cells and removed 71 cells
INFO: [Opt 31-1021] In phase Constant propagation, 142 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1828.117 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1828.117 ; gain = 0.000
Phase 5 Sweep | Checksum: 2606a479b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1828.117 ; gain = 0.000
Sweep | Checksum: 2606a479b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 400 cells
INFO: [Opt 31-1021] In phase Sweep, 181 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst to drive 40 load(s) on clock net Block_Diagram_uSD_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 26da53574

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1828.117 ; gain = 0.000
BUFG optimization | Checksum: 26da53574
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 26da53574

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1828.117 ; gain = 0.000
Shift Register Optimization | Checksum: 26da53574
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 26da53574

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1828.117 ; gain = 0.000
Post Processing Netlist | Checksum: 26da53574
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 172 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 24c9f2eee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1828.117 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1828.117 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 24c9f2eee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1828.117 ; gain = 0.000
Phase 9 Finalization | Checksum: 24c9f2eee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1828.117 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              33  |              59  |                                            149  |
|  Constant propagation         |              23  |              71  |                                            142  |
|  Sweep                        |               0  |             400  |                                            181  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            172  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 24c9f2eee

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1828.117 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 24c9f2eee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1951.656 ; gain = 0.000
Ending Power Optimization Task | Checksum: 24c9f2eee

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1951.656 ; gain = 123.539

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 24c9f2eee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1951.656 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1951.656 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 24c9f2eee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 1951.656 ; gain = 502.496
INFO: [Vivado 12-24828] Executing command : report_drc -file Block_Diagram_uSD_wrapper_drc_opted.rpt -pb Block_Diagram_uSD_wrapper_drc_opted.pb -rpx Block_Diagram_uSD_wrapper_drc_opted.rpx
Command: report_drc -file Block_Diagram_uSD_wrapper_drc_opted.rpt -pb Block_Diagram_uSD_wrapper_drc_opted.pb -rpx Block_Diagram_uSD_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.runs/impl_1/Block_Diagram_uSD_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1951.656 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1951.656 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1951.656 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1951.656 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1951.656 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1951.656 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.runs/impl_1/Block_Diagram_uSD_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a62e4d34

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1951.656 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1c8b5eed2

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.467 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 264d9f592

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 264d9f592

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 264d9f592

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 19c73330c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 25549d476

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 25549d476

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 26f317609

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 26f317609

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 239 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 107 nets or LUTs. Breaked 0 LUT, combined 107 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1951.656 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            107  |                   107  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            107  |                   107  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 14db7e331

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1861453f0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1861453f0

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bdeb7c15

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1bb0b0353

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c244f268

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 29438cae0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 265b99ede

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 29d1f31c2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 228d8576a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 228d8576a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 25a33198b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.350 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 169930b34

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.267 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2834b3857

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.299 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 25a33198b

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.350. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2076e90c7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.656 ; gain = 0.000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 2076e90c7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2076e90c7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2076e90c7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 2076e90c7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.656 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1951.656 ; gain = 0.000

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.656 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ff81fc46

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.656 ; gain = 0.000
Ending Placer Task | Checksum: 1d4edc21c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 1951.656 ; gain = 0.000
83 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Block_Diagram_uSD_wrapper_utilization_placed.rpt -pb Block_Diagram_uSD_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file Block_Diagram_uSD_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.056 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file Block_Diagram_uSD_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1951.656 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.691 . Memory (MB): peak = 1951.656 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1951.656 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1951.656 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1951.656 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1951.656 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.739 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.runs/impl_1/Block_Diagram_uSD_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.808 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.350 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1951.656 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.600 . Memory (MB): peak = 1951.656 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1951.656 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1951.656 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1951.656 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1951.656 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.657 . Memory (MB): peak = 1951.656 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.runs/impl_1/Block_Diagram_uSD_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e53e907b ConstDB: 0 ShapeSum: 3ddcd20b RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: 7c7f51f | NumContArr: 96455404 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2235f3e5d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:30 . Memory (MB): peak = 2056.055 ; gain = 104.398

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2235f3e5d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2056.055 ; gain = 104.398

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2235f3e5d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:31 . Memory (MB): peak = 2056.055 ; gain = 104.398
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1cbf9f4ce

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 2096.906 ; gain = 145.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.515  | TNS=0.000  | WHS=-0.181 | THS=-69.948|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1d2f41d84

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 2096.906 ; gain = 145.250
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.515  | TNS=0.000  | WHS=-0.071 | THS=-0.084 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 182900249

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 2096.906 ; gain = 145.250

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00182791 %
  Global Horizontal Routing Utilization  = 0.00206024 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4623
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4623
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1aefed747

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 2099.977 ; gain = 148.320

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1aefed747

Time (s): cpu = 00:00:40 ; elapsed = 00:00:35 . Memory (MB): peak = 2099.977 ; gain = 148.320

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1a26e569c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2134.141 ; gain = 182.484
Phase 4 Initial Routing | Checksum: 1a26e569c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2134.141 ; gain = 182.484

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 420
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.867  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 201a91af9

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2134.141 ; gain = 182.484

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.867  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2ffd67c23

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2134.141 ; gain = 182.484
Phase 5 Rip-up And Reroute | Checksum: 2ffd67c23

Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2134.141 ; gain = 182.484

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 286bb9ed9

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2134.141 ; gain = 182.484
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.875  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2bda9ca25

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2134.141 ; gain = 182.484

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2bda9ca25

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2134.141 ; gain = 182.484
Phase 6 Delay and Skew Optimization | Checksum: 2bda9ca25

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2134.141 ; gain = 182.484

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.875  | TNS=0.000  | WHS=0.084  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 350ae376e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2134.141 ; gain = 182.484
Phase 7 Post Hold Fix | Checksum: 350ae376e

Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2134.141 ; gain = 182.484

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.842973 %
  Global Horizontal Routing Utilization  = 1.11097 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 350ae376e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 2134.141 ; gain = 182.484

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 350ae376e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 2134.141 ; gain = 182.484

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2d1a1f20d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 2134.141 ; gain = 182.484

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 2d1a1f20d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 2134.141 ; gain = 182.484

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.875  | TNS=0.000  | WHS=0.084  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 2d1a1f20d

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 2134.141 ; gain = 182.484
Total Elapsed time in route_design: 44.864 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1041a2de9

Time (s): cpu = 00:00:56 ; elapsed = 00:00:45 . Memory (MB): peak = 2134.141 ; gain = 182.484
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1041a2de9

Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 2134.141 ; gain = 182.484

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:45 . Memory (MB): peak = 2134.141 ; gain = 182.484
INFO: [Vivado 12-24828] Executing command : report_drc -file Block_Diagram_uSD_wrapper_drc_routed.rpt -pb Block_Diagram_uSD_wrapper_drc_routed.pb -rpx Block_Diagram_uSD_wrapper_drc_routed.rpx
Command: report_drc -file Block_Diagram_uSD_wrapper_drc_routed.rpt -pb Block_Diagram_uSD_wrapper_drc_routed.pb -rpx Block_Diagram_uSD_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.runs/impl_1/Block_Diagram_uSD_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2134.141 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_methodology -file Block_Diagram_uSD_wrapper_methodology_drc_routed.rpt -pb Block_Diagram_uSD_wrapper_methodology_drc_routed.pb -rpx Block_Diagram_uSD_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file Block_Diagram_uSD_wrapper_methodology_drc_routed.rpt -pb Block_Diagram_uSD_wrapper_methodology_drc_routed.pb -rpx Block_Diagram_uSD_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.runs/impl_1/Block_Diagram_uSD_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2161.730 ; gain = 27.590
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file Block_Diagram_uSD_wrapper_timing_summary_routed.rpt -pb Block_Diagram_uSD_wrapper_timing_summary_routed.pb -rpx Block_Diagram_uSD_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file Block_Diagram_uSD_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file Block_Diagram_uSD_wrapper_route_status.rpt -pb Block_Diagram_uSD_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file Block_Diagram_uSD_wrapper_power_routed.rpt -pb Block_Diagram_uSD_wrapper_power_summary_routed.pb -rpx Block_Diagram_uSD_wrapper_power_routed.rpx
Command: report_power -file Block_Diagram_uSD_wrapper_power_routed.rpt -pb Block_Diagram_uSD_wrapper_power_summary_routed.pb -rpx Block_Diagram_uSD_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
125 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file Block_Diagram_uSD_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file Block_Diagram_uSD_wrapper_bus_skew_routed.rpt -pb Block_Diagram_uSD_wrapper_bus_skew_routed.pb -rpx Block_Diagram_uSD_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 2163.105 ; gain = 28.965
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2173.816 ; gain = 8.918
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.779 . Memory (MB): peak = 2194.957 ; gain = 30.059
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2194.957 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 2194.957 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2194.957 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2194.957 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.926 . Memory (MB): peak = 2194.957 ; gain = 30.059
INFO: [Common 17-1381] The checkpoint 'C:/IMR_Projects/IMR/Acquire_FPGA/Vivado_Workspace/Acquire_uSD/Acquire_uSD.runs/impl_1/Block_Diagram_uSD_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-167] Found XPM memory block Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the Block_Diagram_uSD_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force Block_Diagram_uSD_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./Block_Diagram_uSD_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 2677.082 ; gain = 482.125
INFO: [Common 17-206] Exiting Vivado at Thu Oct 30 12:09:29 2025...
