// Seed: 734855691
module module_0 ();
  parameter id_1 = -1;
  supply1 [1 : -1] id_2;
  assign id_2 = 1;
  logic id_3;
  if (1) tri1 id_4;
  assign id_4 = 1;
  assign module_2.id_2 = 0;
  assign id_2 = id_1;
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    input uwire id_3,
    input tri0 id_4
);
  bit id_6;
  ;
  wire id_7, id_8;
  always id_6 <= 1;
  module_0 modCall_1 ();
  assign modCall_1.id_4 = 0;
endmodule
module module_2 (
    output wor   id_0,
    input  tri   id_1,
    output logic id_2,
    input  tri0  id_3
);
  parameter id_5 = 1;
  initial begin : LABEL_0
    id_2 = -1 * -1;
  end
  module_0 modCall_1 ();
endmodule
