$date
	Thu Mar 22 17:12:59 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0045 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0045 $end
$var wire 1 " p1 $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1"
0!
$end
#6
0"
#12
1"
1!
#24
0!
#30
0"
#36
1"
1!
#48
0!
#54
0"
#60
1"
1!
#72
0!
#78
0"
#84
1"
1!
#96
0!
#102
0"
#108
1"
1!
#120
0!
