Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun May 21 22:32:15 2023
| Host         : LAPTOP-ASSSQ5HL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  118         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (408)
5. checking no_input_delay (2)
6. checking no_output_delay (22)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 118 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (408)
--------------------------------------------------
 There are 408 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  430          inf        0.000                      0                  430           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           430 Endpoints
Min Delay           430 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 unit_if/PC_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.917ns  (logic 6.685ns (31.962%)  route 14.231ns (68.038%))
  Logic Levels:           13  (CARRY4=1 FDRE=1 LUT4=1 LUT5=5 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  unit_if/PC_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  unit_if/PC_reg[7]/Q
                         net (fo=4, routed)           1.116     1.572    unit_if/PC_reg_rep[7]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  unit_if/led_OBUF[10]_inst_i_2/O
                         net (fo=54, routed)          1.856     3.552    unit_if/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.124     3.676 r  unit_if/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=20, routed)          1.814     5.491    instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/ADDRA0
    SLICE_X6Y12          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     5.615 r  instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/RAMA_D1/O
                         net (fo=4, routed)           0.824     6.439    unit_if/rd1[1]
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.563 r  unit_if/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     6.563    instr_EX/MemRam_reg_0_15_0_0_i_2[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  instr_EX/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.814     7.957    unit_if/p_2_out[2]
    SLICE_X5Y10          LUT5 (Prop_lut5_I0_O)        0.302     8.259 r  unit_if/MemRam_reg_0_15_0_0_i_4/O
                         net (fo=19, routed)          1.563     9.822    instr_MEM/MemRam_reg_0_15_10_10/A2
    SLICE_X2Y14          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.320    10.142 r  instr_MEM/MemRam_reg_0_15_10_10/SP/O
                         net (fo=2, routed)           1.091    11.233    unit_if/MemData[10]
    SLICE_X5Y16          LUT5 (Prop_lut5_I1_O)        0.124    11.357 r  unit_if/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.357    instr_id/REG_FILE/cat_OBUF[6]_inst_i_5_0
    SLICE_X5Y16          MUXF7 (Prop_muxf7_I1_O)      0.217    11.574 r  instr_id/REG_FILE/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.693    12.267    instr_id/REG_FILE/digits[10]
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.299    12.566 r  instr_id/REG_FILE/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.599    15.165    instr_id/REG_FILE/ssd/digit__29[2]
    SLICE_X65Y16         LUT5 (Prop_lut5_I3_O)        0.152    15.317 r  instr_id/REG_FILE/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.861    17.177    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.739    20.917 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.917    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unit_if/PC_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.880ns  (logic 6.423ns (30.759%)  route 14.458ns (69.241%))
  Logic Levels:           13  (CARRY4=1 FDRE=1 LUT4=1 LUT5=4 LUT6=2 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  unit_if/PC_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  unit_if/PC_reg[7]/Q
                         net (fo=4, routed)           1.116     1.572    unit_if/PC_reg_rep[7]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  unit_if/led_OBUF[10]_inst_i_2/O
                         net (fo=54, routed)          1.856     3.552    unit_if/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.124     3.676 r  unit_if/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=20, routed)          1.814     5.491    instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/ADDRA0
    SLICE_X6Y12          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     5.615 r  instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/RAMA_D1/O
                         net (fo=4, routed)           0.824     6.439    unit_if/rd1[1]
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.563 r  unit_if/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     6.563    instr_EX/MemRam_reg_0_15_0_0_i_2[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  instr_EX/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.814     7.957    unit_if/p_2_out[2]
    SLICE_X5Y10          LUT5 (Prop_lut5_I0_O)        0.302     8.259 r  unit_if/MemRam_reg_0_15_0_0_i_4/O
                         net (fo=19, routed)          1.549     9.808    instr_MEM/MemRam_reg_0_15_1_1/A2
    SLICE_X2Y15          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115     9.923 r  instr_MEM/MemRam_reg_0_15_1_1/SP/O
                         net (fo=2, routed)           0.994    10.917    unit_if/MemData[1]
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    11.041 r  unit_if/cat_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           0.000    11.041    instr_id/REG_FILE/cat_OBUF[6]_inst_i_6_1
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I1_O)      0.217    11.258 r  instr_id/REG_FILE/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.047    12.306    instr_id/REG_FILE/digits[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.299    12.605 r  instr_id/REG_FILE/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           2.436    15.041    instr_id/REG_FILE/ssd/digit__29[1]
    SLICE_X65Y16         LUT5 (Prop_lut5_I4_O)        0.120    15.161 r  instr_id/REG_FILE/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.006    17.167    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.714    20.880 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    20.880    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unit_if/PC_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.772ns  (logic 6.684ns (32.175%)  route 14.089ns (67.825%))
  Logic Levels:           13  (CARRY4=1 FDRE=1 LUT4=1 LUT5=5 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  unit_if/PC_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  unit_if/PC_reg[7]/Q
                         net (fo=4, routed)           1.116     1.572    unit_if/PC_reg_rep[7]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  unit_if/led_OBUF[10]_inst_i_2/O
                         net (fo=54, routed)          1.856     3.552    unit_if/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.124     3.676 r  unit_if/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=20, routed)          1.814     5.491    instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/ADDRA0
    SLICE_X6Y12          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     5.615 r  instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/RAMA_D1/O
                         net (fo=4, routed)           0.824     6.439    unit_if/rd1[1]
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.563 r  unit_if/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     6.563    instr_EX/MemRam_reg_0_15_0_0_i_2[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  instr_EX/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.814     7.957    unit_if/p_2_out[2]
    SLICE_X5Y10          LUT5 (Prop_lut5_I0_O)        0.302     8.259 r  unit_if/MemRam_reg_0_15_0_0_i_4/O
                         net (fo=19, routed)          1.563     9.822    instr_MEM/MemRam_reg_0_15_10_10/A2
    SLICE_X2Y14          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.320    10.142 r  instr_MEM/MemRam_reg_0_15_10_10/SP/O
                         net (fo=2, routed)           1.091    11.233    unit_if/MemData[10]
    SLICE_X5Y16          LUT5 (Prop_lut5_I1_O)        0.124    11.357 r  unit_if/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.357    instr_id/REG_FILE/cat_OBUF[6]_inst_i_5_0
    SLICE_X5Y16          MUXF7 (Prop_muxf7_I1_O)      0.217    11.574 r  instr_id/REG_FILE/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.693    12.267    instr_id/REG_FILE/digits[10]
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.299    12.566 r  instr_id/REG_FILE/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.600    15.166    instr_id/REG_FILE/ssd/digit__29[2]
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.152    15.318 r  instr_id/REG_FILE/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.717    17.035    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.738    20.772 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.772    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unit_if/PC_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.700ns  (logic 6.447ns (31.145%)  route 14.253ns (68.855%))
  Logic Levels:           13  (CARRY4=1 FDRE=1 LUT4=1 LUT5=5 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  unit_if/PC_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  unit_if/PC_reg[7]/Q
                         net (fo=4, routed)           1.116     1.572    unit_if/PC_reg_rep[7]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  unit_if/led_OBUF[10]_inst_i_2/O
                         net (fo=54, routed)          1.856     3.552    unit_if/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.124     3.676 r  unit_if/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=20, routed)          1.814     5.491    instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/ADDRA0
    SLICE_X6Y12          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     5.615 r  instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/RAMA_D1/O
                         net (fo=4, routed)           0.824     6.439    unit_if/rd1[1]
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.563 r  unit_if/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     6.563    instr_EX/MemRam_reg_0_15_0_0_i_2[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  instr_EX/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.814     7.957    unit_if/p_2_out[2]
    SLICE_X5Y10          LUT5 (Prop_lut5_I0_O)        0.302     8.259 r  unit_if/MemRam_reg_0_15_0_0_i_4/O
                         net (fo=19, routed)          1.563     9.822    instr_MEM/MemRam_reg_0_15_10_10/A2
    SLICE_X2Y14          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.320    10.142 r  instr_MEM/MemRam_reg_0_15_10_10/SP/O
                         net (fo=2, routed)           1.091    11.233    unit_if/MemData[10]
    SLICE_X5Y16          LUT5 (Prop_lut5_I1_O)        0.124    11.357 r  unit_if/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.357    instr_id/REG_FILE/cat_OBUF[6]_inst_i_5_0
    SLICE_X5Y16          MUXF7 (Prop_muxf7_I1_O)      0.217    11.574 r  instr_id/REG_FILE/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.693    12.267    instr_id/REG_FILE/digits[10]
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.299    12.566 r  instr_id/REG_FILE/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.600    15.166    instr_id/REG_FILE/ssd/digit__29[2]
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.124    15.290 r  instr_id/REG_FILE/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.881    17.171    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    20.700 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    20.700    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unit_if/PC_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.545ns  (logic 6.453ns (31.410%)  route 14.092ns (68.590%))
  Logic Levels:           13  (CARRY4=1 FDRE=1 LUT4=1 LUT5=5 LUT6=1 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  unit_if/PC_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  unit_if/PC_reg[7]/Q
                         net (fo=4, routed)           1.116     1.572    unit_if/PC_reg_rep[7]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  unit_if/led_OBUF[10]_inst_i_2/O
                         net (fo=54, routed)          1.856     3.552    unit_if/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.124     3.676 r  unit_if/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=20, routed)          1.814     5.491    instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/ADDRA0
    SLICE_X6Y12          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     5.615 r  instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/RAMA_D1/O
                         net (fo=4, routed)           0.824     6.439    unit_if/rd1[1]
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.563 r  unit_if/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     6.563    instr_EX/MemRam_reg_0_15_0_0_i_2[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  instr_EX/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.814     7.957    unit_if/p_2_out[2]
    SLICE_X5Y10          LUT5 (Prop_lut5_I0_O)        0.302     8.259 r  unit_if/MemRam_reg_0_15_0_0_i_4/O
                         net (fo=19, routed)          1.563     9.822    instr_MEM/MemRam_reg_0_15_10_10/A2
    SLICE_X2Y14          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.320    10.142 r  instr_MEM/MemRam_reg_0_15_10_10/SP/O
                         net (fo=2, routed)           1.091    11.233    unit_if/MemData[10]
    SLICE_X5Y16          LUT5 (Prop_lut5_I1_O)        0.124    11.357 r  unit_if/cat_OBUF[6]_inst_i_44/O
                         net (fo=1, routed)           0.000    11.357    instr_id/REG_FILE/cat_OBUF[6]_inst_i_5_0
    SLICE_X5Y16          MUXF7 (Prop_muxf7_I1_O)      0.217    11.574 r  instr_id/REG_FILE/cat_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.693    12.267    instr_id/REG_FILE/digits[10]
    SLICE_X5Y16          LUT6 (Prop_lut6_I5_O)        0.299    12.566 r  instr_id/REG_FILE/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           2.599    15.165    instr_id/REG_FILE/ssd/digit__29[2]
    SLICE_X65Y16         LUT5 (Prop_lut5_I4_O)        0.124    15.289 r  instr_id/REG_FILE/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.721    17.010    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    20.545 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.545    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unit_if/PC_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.488ns  (logic 6.233ns (30.422%)  route 14.255ns (69.578%))
  Logic Levels:           13  (CARRY4=1 FDRE=1 LUT4=1 LUT5=4 LUT6=2 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  unit_if/PC_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  unit_if/PC_reg[7]/Q
                         net (fo=4, routed)           1.116     1.572    unit_if/PC_reg_rep[7]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  unit_if/led_OBUF[10]_inst_i_2/O
                         net (fo=54, routed)          1.856     3.552    unit_if/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.124     3.676 r  unit_if/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=20, routed)          1.814     5.491    instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/ADDRA0
    SLICE_X6Y12          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     5.615 r  instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/RAMA_D1/O
                         net (fo=4, routed)           0.824     6.439    unit_if/rd1[1]
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.563 r  unit_if/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     6.563    instr_EX/MemRam_reg_0_15_0_0_i_2[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  instr_EX/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.814     7.957    unit_if/p_2_out[2]
    SLICE_X5Y10          LUT5 (Prop_lut5_I0_O)        0.302     8.259 r  unit_if/MemRam_reg_0_15_0_0_i_4/O
                         net (fo=19, routed)          1.549     9.808    instr_MEM/MemRam_reg_0_15_1_1/A2
    SLICE_X2Y15          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115     9.923 f  instr_MEM/MemRam_reg_0_15_1_1/SP/O
                         net (fo=2, routed)           0.994    10.917    unit_if/MemData[1]
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    11.041 f  unit_if/cat_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           0.000    11.041    instr_id/REG_FILE/cat_OBUF[6]_inst_i_6_1
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I1_O)      0.217    11.258 f  instr_id/REG_FILE/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.047    12.306    instr_id/REG_FILE/digits[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.299    12.605 f  instr_id/REG_FILE/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           2.435    15.040    instr_id/REG_FILE/ssd/digit__29[1]
    SLICE_X65Y16         LUT5 (Prop_lut5_I1_O)        0.124    15.164 r  instr_id/REG_FILE/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.804    16.968    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    20.488 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.488    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unit_if/PC_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.339ns  (logic 6.217ns (30.568%)  route 14.122ns (69.432%))
  Logic Levels:           13  (CARRY4=1 FDRE=1 LUT4=1 LUT5=4 LUT6=2 MUXF7=1 OBUF=1 RAMD32=1 RAMS32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  unit_if/PC_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  unit_if/PC_reg[7]/Q
                         net (fo=4, routed)           1.116     1.572    unit_if/PC_reg_rep[7]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  unit_if/led_OBUF[10]_inst_i_2/O
                         net (fo=54, routed)          1.856     3.552    unit_if/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.124     3.676 r  unit_if/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=20, routed)          1.814     5.491    instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/ADDRA0
    SLICE_X6Y12          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     5.615 r  instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/RAMA_D1/O
                         net (fo=4, routed)           0.824     6.439    unit_if/rd1[1]
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.563 r  unit_if/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     6.563    instr_EX/MemRam_reg_0_15_0_0_i_2[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 r  instr_EX/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.814     7.957    unit_if/p_2_out[2]
    SLICE_X5Y10          LUT5 (Prop_lut5_I0_O)        0.302     8.259 r  unit_if/MemRam_reg_0_15_0_0_i_4/O
                         net (fo=19, routed)          1.549     9.808    instr_MEM/MemRam_reg_0_15_1_1/A2
    SLICE_X2Y15          RAMS32 (Prop_rams32_ADR2_O)
                                                      0.115     9.923 r  instr_MEM/MemRam_reg_0_15_1_1/SP/O
                         net (fo=2, routed)           0.994    10.917    unit_if/MemData[1]
    SLICE_X5Y11          LUT6 (Prop_lut6_I1_O)        0.124    11.041 r  unit_if/cat_OBUF[6]_inst_i_48/O
                         net (fo=1, routed)           0.000    11.041    instr_id/REG_FILE/cat_OBUF[6]_inst_i_6_1
    SLICE_X5Y11          MUXF7 (Prop_muxf7_I1_O)      0.217    11.258 r  instr_id/REG_FILE/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           1.047    12.306    instr_id/REG_FILE/digits[1]
    SLICE_X7Y13          LUT6 (Prop_lut6_I1_O)        0.299    12.605 r  instr_id/REG_FILE/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           2.436    15.041    instr_id/REG_FILE/ssd/digit__29[1]
    SLICE_X65Y16         LUT5 (Prop_lut5_I4_O)        0.124    15.165 r  instr_id/REG_FILE/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.670    16.835    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    20.339 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.339    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unit_if/PC_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            unit_if/PC_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.319ns  (logic 3.569ns (23.298%)  route 11.750ns (76.702%))
  Logic Levels:           16  (CARRY4=5 FDRE=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  unit_if/PC_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  unit_if/PC_reg[7]/Q
                         net (fo=4, routed)           1.116     1.572    unit_if/PC_reg_rep[7]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  unit_if/led_OBUF[10]_inst_i_2/O
                         net (fo=54, routed)          1.856     3.552    unit_if/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.124     3.676 r  unit_if/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=20, routed)          1.814     5.491    instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/ADDRA0
    SLICE_X6Y12          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     5.615 r  instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/RAMA_D1/O
                         net (fo=4, routed)           0.824     6.439    unit_if/rd1[1]
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.563 r  unit_if/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     6.563    instr_EX/MemRam_reg_0_15_0_0_i_2[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 f  instr_EX/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.814     7.957    unit_if/p_2_out[2]
    SLICE_X5Y10          LUT5 (Prop_lut5_I0_O)        0.302     8.259 f  unit_if/MemRam_reg_0_15_0_0_i_4/O
                         net (fo=19, routed)          1.825    10.084    unit_if/PC_reg[0]_6
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124    10.208 r  unit_if/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.781    10.990    unit_if/plusOp_carry_i_14_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.114 r  unit_if/plusOp_carry_i_11/O
                         net (fo=1, routed)           0.814    11.928    unit_if/plusOp_carry_i_11_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I4_O)        0.124    12.052 r  unit_if/plusOp_carry_i_7/O
                         net (fo=7, routed)           1.085    13.137    unit_if/PCSrc
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.124    13.261 r  unit_if/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    13.261    instr_EX/S[3]
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.637 r  instr_EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.637    instr_EX/plusOp_carry_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.754 r  instr_EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.754    instr_EX/plusOp_carry__0_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.871 r  instr_EX/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.871    instr_EX/plusOp_carry__1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.194 r  instr_EX/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.819    15.013    unit_if/outMux1[13]
    SLICE_X1Y14          LUT3 (Prop_lut3_I2_O)        0.306    15.319 r  unit_if/PC[13]_i_1/O
                         net (fo=1, routed)           0.000    15.319    unit_if/outMux2[13]
    SLICE_X1Y14          FDRE                                         r  unit_if/PC_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unit_if/PC_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            unit_if/PC_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.225ns  (logic 3.480ns (22.857%)  route 11.745ns (77.143%))
  Logic Levels:           15  (CARRY4=4 FDRE=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  unit_if/PC_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  unit_if/PC_reg[7]/Q
                         net (fo=4, routed)           1.116     1.572    unit_if/PC_reg_rep[7]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  unit_if/led_OBUF[10]_inst_i_2/O
                         net (fo=54, routed)          1.856     3.552    unit_if/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.124     3.676 r  unit_if/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=20, routed)          1.814     5.491    instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/ADDRA0
    SLICE_X6Y12          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     5.615 r  instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/RAMA_D1/O
                         net (fo=4, routed)           0.824     6.439    unit_if/rd1[1]
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.563 r  unit_if/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     6.563    instr_EX/MemRam_reg_0_15_0_0_i_2[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 f  instr_EX/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.814     7.957    unit_if/p_2_out[2]
    SLICE_X5Y10          LUT5 (Prop_lut5_I0_O)        0.302     8.259 f  unit_if/MemRam_reg_0_15_0_0_i_4/O
                         net (fo=19, routed)          1.825    10.084    unit_if/PC_reg[0]_6
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124    10.208 r  unit_if/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.781    10.990    unit_if/plusOp_carry_i_14_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.114 r  unit_if/plusOp_carry_i_11/O
                         net (fo=1, routed)           0.814    11.928    unit_if/plusOp_carry_i_11_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I4_O)        0.124    12.052 r  unit_if/plusOp_carry_i_7/O
                         net (fo=7, routed)           1.085    13.137    unit_if/PCSrc
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.124    13.261 r  unit_if/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    13.261    instr_EX/S[3]
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.637 r  instr_EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.637    instr_EX/plusOp_carry_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.754 r  instr_EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.754    instr_EX/plusOp_carry__0_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.077 r  instr_EX/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.814    14.891    unit_if/outMux1[9]
    SLICE_X3Y14          LUT3 (Prop_lut3_I2_O)        0.334    15.225 r  unit_if/PC[9]_i_1/O
                         net (fo=1, routed)           0.000    15.225    unit_if/outMux2[9]
    SLICE_X3Y14          FDRE                                         r  unit_if/PC_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 unit_if/PC_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            unit_if/PC_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.204ns  (logic 3.480ns (22.888%)  route 11.724ns (77.112%))
  Logic Levels:           16  (CARRY4=5 FDRE=1 LUT3=2 LUT4=1 LUT5=3 LUT6=3 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE                         0.000     0.000 r  unit_if/PC_reg[7]/C
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.456     0.456 f  unit_if/PC_reg[7]/Q
                         net (fo=4, routed)           1.116     1.572    unit_if/PC_reg_rep[7]
    SLICE_X0Y11          LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  unit_if/led_OBUF[10]_inst_i_2/O
                         net (fo=54, routed)          1.856     3.552    unit_if/led_OBUF[10]_inst_i_2_n_0
    SLICE_X3Y18          LUT5 (Prop_lut5_I1_O)        0.124     3.676 r  unit_if/reg_file_reg_r1_0_7_0_5_i_10/O
                         net (fo=20, routed)          1.814     5.491    instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/ADDRA0
    SLICE_X6Y12          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     5.615 r  instr_id/REG_FILE/reg_file_reg_r1_0_7_0_5/RAMA_D1/O
                         net (fo=4, routed)           0.824     6.439    unit_if/rd1[1]
    SLICE_X4Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.563 r  unit_if/p_2_out_carry_i_4/O
                         net (fo=1, routed)           0.000     6.563    instr_EX/MemRam_reg_0_15_0_0_i_2[1]
    SLICE_X4Y12          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.143 f  instr_EX/p_2_out_carry/O[2]
                         net (fo=1, routed)           0.814     7.957    unit_if/p_2_out[2]
    SLICE_X5Y10          LUT5 (Prop_lut5_I0_O)        0.302     8.259 f  unit_if/MemRam_reg_0_15_0_0_i_4/O
                         net (fo=19, routed)          1.825    10.084    unit_if/PC_reg[0]_6
    SLICE_X5Y13          LUT6 (Prop_lut6_I3_O)        0.124    10.208 r  unit_if/plusOp_carry_i_14/O
                         net (fo=1, routed)           0.781    10.990    unit_if/plusOp_carry_i_14_n_0
    SLICE_X4Y16          LUT6 (Prop_lut6_I2_O)        0.124    11.114 r  unit_if/plusOp_carry_i_11/O
                         net (fo=1, routed)           0.814    11.928    unit_if/plusOp_carry_i_11_n_0
    SLICE_X3Y16          LUT6 (Prop_lut6_I4_O)        0.124    12.052 r  unit_if/plusOp_carry_i_7/O
                         net (fo=7, routed)           1.085    13.137    unit_if/PCSrc
    SLICE_X2Y10          LUT3 (Prop_lut3_I2_O)        0.124    13.261 r  unit_if/plusOp_carry_i_2/O
                         net (fo=1, routed)           0.000    13.261    instr_EX/S[3]
    SLICE_X2Y10          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    13.637 r  instr_EX/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.637    instr_EX/plusOp_carry_n_0
    SLICE_X2Y11          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.754 r  instr_EX/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.754    instr_EX/plusOp_carry__0_n_0
    SLICE_X2Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.871 r  instr_EX/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.871    instr_EX/plusOp_carry__1_n_0
    SLICE_X2Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.090 r  instr_EX/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.794    14.883    unit_if/outMux1[12]
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.321    15.204 r  unit_if/PC[12]_i_1/O
                         net (fo=1, routed)           0.000    15.204    unit_if/outMux2[12]
    SLICE_X1Y12          FDRE                                         r  unit_if/PC_reg[12]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mpg_RESET/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_RESET/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.128ns (50.128%)  route 0.127ns (49.872%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  mpg_RESET/Q2_reg/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  mpg_RESET/Q2_reg/Q
                         net (fo=2, routed)           0.127     0.255    mpg_RESET/Q2
    SLICE_X1Y9           FDRE                                         r  mpg_RESET/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mpg_PC/Q2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            mpg_PC/Q3_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.128ns (41.168%)  route 0.183ns (58.832%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  mpg_PC/Q2_reg/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  mpg_PC/Q2_reg/Q
                         net (fo=2, routed)           0.183     0.311    mpg_PC/Q2
    SLICE_X1Y9           FDRE                                         r  mpg_PC/Q3_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/cnt_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE                         0.000     0.000 r  ssd/cnt_reg[11]/C
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/cnt_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    ssd/cnt_reg_n_0_[11]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  ssd/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    ssd/cnt_reg[8]_i_1_n_4
    SLICE_X37Y21         FDRE                                         r  ssd/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE                         0.000     0.000 r  ssd/cnt_reg[3]/C
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/cnt_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    ssd/cnt_reg_n_0_[3]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  ssd/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    ssd/cnt_reg[0]_i_1_n_4
    SLICE_X37Y19         FDRE                                         r  ssd/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/cnt_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE                         0.000     0.000 r  ssd/cnt_reg[7]/C
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/cnt_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    ssd/cnt_reg_n_0_[7]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  ssd/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    ssd/cnt_reg[4]_i_1_n_4
    SLICE_X37Y20         FDRE                                         r  ssd/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/cnt_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y22         FDRE                         0.000     0.000 r  ssd/cnt_reg[12]/C
    SLICE_X37Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/cnt_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    ssd/cnt_reg_n_0_[12]
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  ssd/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    ssd/cnt_reg[12]_i_1_n_7
    SLICE_X37Y22         FDRE                                         r  ssd/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y20         FDRE                         0.000     0.000 r  ssd/cnt_reg[4]/C
    SLICE_X37Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/cnt_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    ssd/cnt_reg_n_0_[4]
    SLICE_X37Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  ssd/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    ssd/cnt_reg[4]_i_1_n_7
    SLICE_X37Y20         FDRE                                         r  ssd/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/cnt_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE                         0.000     0.000 r  ssd/cnt_reg[8]/C
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/cnt_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    ssd/cnt_reg_n_0_[8]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  ssd/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    ssd/cnt_reg[8]_i_1_n_7
    SLICE_X37Y21         FDRE                                         r  ssd/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/cnt_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDRE                         0.000     0.000 r  ssd/cnt_reg[10]/C
    SLICE_X37Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/cnt_reg[10]/Q
                         net (fo=1, routed)           0.109     0.250    ssd/cnt_reg_n_0_[10]
    SLICE_X37Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  ssd/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    ssd/cnt_reg[8]_i_1_n_5
    SLICE_X37Y21         FDRE                                         r  ssd/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ssd/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ssd/cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE                         0.000     0.000 r  ssd/cnt_reg[2]/C
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ssd/cnt_reg[2]/Q
                         net (fo=1, routed)           0.109     0.250    ssd/cnt_reg_n_0_[2]
    SLICE_X37Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  ssd/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    ssd/cnt_reg[0]_i_1_n_5
    SLICE_X37Y19         FDRE                                         r  ssd/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------





