
---------- Begin Simulation Statistics ----------
final_tick                                82510812500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 319694                       # Simulator instruction rate (inst/s)
host_mem_usage                                 693268                       # Number of bytes of host memory used
host_op_rate                                   323899                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   312.80                       # Real time elapsed on the host
host_tick_rate                              263782250                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101315259                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082511                       # Number of seconds simulated
sim_ticks                                 82510812500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.662641                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2779018                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2788425                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            159274                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4416076                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                390                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             595                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              205                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5454029                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  120421                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          192                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101315259                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.650216                       # CPI: cycles per instruction
system.cpu.discardedOps                        414355                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36892316                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48176360                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12286422                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        33859427                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.605981                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        165021625                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41315674     40.78%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::MemRead               47190316     46.58%     87.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12809011     12.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315259                       # Class of committed instruction
system.cpu.tickCycles                       131162198                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       174600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        382545                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          169                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       614661                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          750                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1232032                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            751                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  82510812500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              67372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       117426                       # Transaction distribution
system.membus.trans_dist::CleanEvict            57162                       # Transaction distribution
system.membus.trans_dist::ReadExReq            140585                       # Transaction distribution
system.membus.trans_dist::ReadExResp           140585                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         67372                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       590502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 590502                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20824512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20824512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            207957                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  207957    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              207957                       # Request fanout histogram
system.membus.respLayer1.occupancy         1111267750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           885135500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  82510812500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            354568                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       641031                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          205                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          148760                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           262807                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          262807                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           875                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       353693                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1955                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1847452                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1849407                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        69120                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     72966720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               73035840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          175339                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7515264                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           792714                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001167                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.034177                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 791790     99.88%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    923      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             792714                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1139826000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         924753992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1312500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  82510812500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   55                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               409355                       # number of demand (read+write) hits
system.l2.demand_hits::total                   409410                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  55                       # number of overall hits
system.l2.overall_hits::.cpu.data              409355                       # number of overall hits
system.l2.overall_hits::total                  409410                       # number of overall hits
system.l2.demand_misses::.cpu.inst                820                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             207145                       # number of demand (read+write) misses
system.l2.demand_misses::total                 207965                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               820                       # number of overall misses
system.l2.overall_misses::.cpu.data            207145                       # number of overall misses
system.l2.overall_misses::total                207965                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64939000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  17207929500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17272868500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64939000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  17207929500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17272868500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              875                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           616500                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               617375                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             875                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          616500                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              617375                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.937143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.336002                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.336854                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.937143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.336002                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.336854                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79193.902439                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83071.903739                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83056.612892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79193.902439                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83071.903739                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83056.612892                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              117426                       # number of writebacks
system.l2.writebacks::total                    117426                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           820                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        207137                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            207957                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          820                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       207137                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           207957                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     56739000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  15136021000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15192760000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     56739000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  15136021000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15192760000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.937143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.335989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.336841                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.937143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.335989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.336841                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69193.902439                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73072.512395                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73057.218560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69193.902439                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73072.512395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73057.218560                       # average overall mshr miss latency
system.l2.replacements                         175339                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       523605                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           523605                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       523605                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       523605                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          195                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              195                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          195                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          195                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            122222                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                122222                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          140585                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              140585                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11948250500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11948250500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        262807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            262807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.534936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.534936                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84989.511683                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84989.511683                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       140585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         140585                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10542400500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10542400500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.534936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.534936                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74989.511683                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74989.511683                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 55                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64939000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64939000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            875                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.937143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.937143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79193.902439                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79193.902439                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          820                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          820                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     56739000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     56739000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.937143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.937143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69193.902439                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69193.902439                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        287133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            287133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        66560                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           66560                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5259679000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5259679000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       353693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        353693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.188186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.188186                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79021.619591                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79021.619591                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        66552                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        66552                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4593620500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4593620500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.188163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.188163                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69023.027107                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69023.027107                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  82510812500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31914.517755                       # Cycle average of tags in use
system.l2.tags.total_refs                     1231855                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    208107                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.919335                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.652843                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       109.352268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31762.512644                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003337                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973954                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          696                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9509                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        22451                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10063011                       # Number of tag accesses
system.l2.tags.data_accesses                 10063011                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  82510812500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          52480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       13256768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           13309248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        52480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         52480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7515264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7515264                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          207137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              207957                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       117426                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             117426                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            636038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         160667040                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             161303078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       636038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           636038                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       91082172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             91082172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       91082172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           636038                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        160667040                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            252385250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    117426.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       820.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    207098.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002152752500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7023                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7023                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              543476                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             110511                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      207957                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     117426                       # Number of write requests accepted
system.mem_ctrls.readBursts                    207957                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   117426                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     39                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             13180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12914                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            13312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7363                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7520                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7513                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7144                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7400                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2763739500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1039590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6662202000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13292.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32042.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   140416                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70756                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                60.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                207957                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               117426                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  148131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7076                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7085                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7028                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       114137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    182.406476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.327622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   250.796945                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77583     67.97%     67.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15452     13.54%     81.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2620      2.30%     83.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1599      1.40%     85.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8815      7.72%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          591      0.52%     93.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1271      1.11%     94.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          550      0.48%     95.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5656      4.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       114137                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7023                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.603873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.393715                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     51.948981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6858     97.65%     97.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           33      0.47%     98.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.84%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7023                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7023                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.716503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.686981                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.008971                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4600     65.50%     65.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               47      0.67%     66.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2159     30.74%     96.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              204      2.90%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               10      0.14%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7023                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               13306752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2496                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7513600                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                13309248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7515264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       161.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        91.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    161.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     91.08                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.26                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.71                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   82510595000                       # Total gap between requests
system.mem_ctrls.avgGap                     253579.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        52480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13254272                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7513600                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 636037.852614770876                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 160636789.269285142422                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 91062004.752407446504                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          820                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       207137                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       117426                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     23162750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6639039250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1964426289000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28247.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32051.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16729057.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.91                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            405052200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            215275170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           739732560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          302827860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6512725440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      20375187510                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14526099360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43076900100                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        522.075820                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  37553003500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2754960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  42202849000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            409950240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            217874745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           744801960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          310000140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6512725440.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      20962355340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14031642240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43189350105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        523.438672                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  36261212000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2754960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  43494640500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     82510812500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  82510812500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14388882                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14388882                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14388882                       # number of overall hits
system.cpu.icache.overall_hits::total        14388882                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          875                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            875                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          875                       # number of overall misses
system.cpu.icache.overall_misses::total           875                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67771500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67771500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67771500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67771500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14389757                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14389757                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14389757                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14389757                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000061                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000061                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000061                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000061                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77453.142857                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77453.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77453.142857                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77453.142857                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          205                       # number of writebacks
system.cpu.icache.writebacks::total               205                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          875                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          875                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          875                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          875                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66896500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66896500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66896500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66896500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76453.142857                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76453.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76453.142857                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76453.142857                       # average overall mshr miss latency
system.cpu.icache.replacements                    205                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14388882                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14388882                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          875                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           875                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67771500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67771500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14389757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14389757                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000061                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77453.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77453.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          875                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          875                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66896500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66896500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76453.142857                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76453.142857                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  82510812500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           585.174135                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14389757                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               875                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16445.436571                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   585.174135                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.571459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.571459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          670                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          670                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.654297                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28780389                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28780389                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  82510812500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82510812500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  82510812500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     57800366                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57800366                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57800720                       # number of overall hits
system.cpu.dcache.overall_hits::total        57800720                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       639695                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         639695                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       730910                       # number of overall misses
system.cpu.dcache.overall_misses::total        730910                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24323564000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24323564000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24323564000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24323564000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58440061                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58440061                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58531630                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58531630                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010946                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010946                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.012487                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.012487                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 38023.689414                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38023.689414                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33278.466569                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33278.466569                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       523605                       # number of writebacks
system.cpu.dcache.writebacks::total            523605                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        68832                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        68832                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        68832                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        68832                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       570863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       570863                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       616500                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       616500                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18895471000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18895471000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22452618000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22452618000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009768                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009768                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010533                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010533                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33099.834812                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33099.834812                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36419.493917                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36419.493917                       # average overall mshr miss latency
system.cpu.dcache.replacements                 614452                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45315647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45315647                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       315876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        315876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   5978117500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5978117500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45631523                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45631523                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006922                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18925.519824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18925.519824                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7820                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7820                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       308056                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       308056                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   5268588000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   5268588000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006751                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17102.695614                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17102.695614                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12484719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12484719                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       323819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       323819                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  18345446500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  18345446500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.025281                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025281                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56653.397423                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56653.397423                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61012                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61012                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       262807                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       262807                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  13626883000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  13626883000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.020518                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020518                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51851.293915                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51851.293915                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          354                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           354                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        91215                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        91215                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91569                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91569                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.996134                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.996134                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        45637                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        45637                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3557147000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3557147000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.498389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.498389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 77944.365318                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 77944.365318                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  82510812500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2013.664503                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58417296                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            616500                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             94.756360                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2013.664503                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.983235                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.983235                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          558                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117679912                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117679912                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  82510812500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  82510812500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
