\doxysection{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}} \\*Analog to Digital Converter ~\newline
 }{\pageref{structADC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structAFIO__TypeDef}{AFIO\+\_\+\+Type\+Def}} \\*Alternate Function I/O }{\pageref{structAFIO__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionAPSR__Type}{APSR\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (APSR) }{\pageref{unionAPSR__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structBKP__TypeDef}{BKP\+\_\+\+Type\+Def}} \\*Backup Registers ~\newline
 }{\pageref{structBKP__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCAN__FIFOMailBox__TypeDef}{CAN\+\_\+\+FIFOMail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network FIFOMail\+Box }{\pageref{structCAN__FIFOMailBox__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCAN__FilterRegister__TypeDef}{CAN\+\_\+\+Filter\+Register\+\_\+\+Type\+Def}} \\*Controller Area Network Filter\+Register }{\pageref{structCAN__FilterRegister__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCAN__TxMailBox__TypeDef}{CAN\+\_\+\+Tx\+Mail\+Box\+\_\+\+Type\+Def}} \\*Controller Area Network Tx\+Mail\+Box }{\pageref{structCAN__TxMailBox__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCAN__TypeDef}{CAN\+\_\+\+Type\+Def}} \\*Controller Area Network }{\pageref{structCAN__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCEC__TypeDef}{CEC\+\_\+\+Type\+Def}} \\*Consumer Electronics Control (CEC) }{\pageref{structCEC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionCONTROL__Type}{CONTROL\+\_\+\+Type}} \\*Union type to access the Control Registers (CONTROL) }{\pageref{unionCONTROL__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCoreDebug__Type}{Core\+Debug\+\_\+\+Type}} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{structCoreDebug__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCRC__TypeDef}{CRC\+\_\+\+Type\+Def}} \\*CRC calculation unit }{\pageref{structCRC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDAC__TypeDef}{DAC\+\_\+\+Type\+Def}} \\*Digital to Analog Converter }{\pageref{structDAC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDBGMCU__TypeDef}{DBGMCU\+\_\+\+Type\+Def}} \\*Debug MCU }{\pageref{structDBGMCU__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \\*DMA Controller }{\pageref{structDMA__Channel__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} }{\pageref{structDMA__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDWT__Type}{DWT\+\_\+\+Type}} \\*Structure type to access the Data Watchpoint and Trace Register (DWT) }{\pageref{structDWT__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structETH__TypeDef}{ETH\+\_\+\+Type\+Def}} \\*Ethernet MAC }{\pageref{structETH__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structEXTI__TypeDef}{EXTI\+\_\+\+Type\+Def}} \\*External Interrupt/\+Event Controller }{\pageref{structEXTI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__TypeDef}{FLASH\+\_\+\+Type\+Def}} \\*FLASH Registers }{\pageref{structFLASH__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFSMC__Bank1__TypeDef}{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller }{\pageref{structFSMC__Bank1__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFSMC__Bank1E__TypeDef}{FSMC\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank1E }{\pageref{structFSMC__Bank1E__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFSMC__Bank2__TypeDef}{FSMC\+\_\+\+Bank2\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank2 }{\pageref{structFSMC__Bank2__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFSMC__Bank3__TypeDef}{FSMC\+\_\+\+Bank3\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank3 }{\pageref{structFSMC__Bank3__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFSMC__Bank4__TypeDef}{FSMC\+\_\+\+Bank4\+\_\+\+Type\+Def}} \\*Flexible Static Memory Controller Bank4 }{\pageref{structFSMC__Bank4__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \\*General Purpose I/O }{\pageref{structGPIO__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} \\*Inter Integrated Circuit Interface }{\pageref{structI2C__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionIPSR__Type}{IPSR\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (IPSR) }{\pageref{unionIPSR__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structITM__Type}{ITM\+\_\+\+Type}} \\*Structure type to access the Instrumentation Trace Macrocell Register (ITM) }{\pageref{structITM__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structIWDG__TypeDef}{IWDG\+\_\+\+Type\+Def}} \\*Independent WATCHDOG }{\pageref{structIWDG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structNVIC__Type}{NVIC\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (NVIC) }{\pageref{structNVIC__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structOB__TypeDef}{OB\+\_\+\+Type\+Def}} \\*Option Bytes Registers }{\pageref{structOB__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structPWR__TypeDef}{PWR\+\_\+\+Type\+Def}} \\*Power Control }{\pageref{structPWR__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__TypeDef}{RCC\+\_\+\+Type\+Def}} \\*Reset and Clock Control }{\pageref{structRCC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__TypeDef}{RTC\+\_\+\+Type\+Def}} \\*Real-\/\+Time Clock }{\pageref{structRTC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSCB__Type}{SCB\+\_\+\+Type}} \\*Structure type to access the System Control Block (SCB) }{\pageref{structSCB__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSCnSCB__Type}{SCn\+SCB\+\_\+\+Type}} \\*Structure type to access the System Control and ID Register not in the SCB }{\pageref{structSCnSCB__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSDIO__TypeDef}{SDIO\+\_\+\+Type\+Def}} \\*SD host Interface }{\pageref{structSDIO__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} \\*Serial Peripheral Interface }{\pageref{structSPI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSysTick__Type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{structSysTick__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \\*TIM }{\pageref{structTIM__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTPI__Type}{TPI\+\_\+\+Type}} \\*Structure type to access the Trace Port Interface Register (TPI) }{\pageref{structTPI__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{structUSART__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structWWDG__TypeDef}{WWDG\+\_\+\+Type\+Def}} \\*Window WATCHDOG }{\pageref{structWWDG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionxPSR__Type}{x\+PSR\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR) }{\pageref{unionxPSR__Type}}{}
\end{DoxyCompactList}
