Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Sep  8 22:42:08 2021
| Host         : CAMILO-LAPTOP-LX running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -file top_timing_synth.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

       WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
       -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
 139999984.000           0.000                      0                 4411           0.071           0.000                      0                 4411    70000000.000           0.000                       0                  1788  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)                     Period(ns)      Frequency(MHz)
-----     ------------                     ----------      --------------
app1_clk  {0.000 7000000.216}              14000000.432    0.000           
sys_clk   {0.000 70000000.298}             140000000.596   0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
sys_clk        139999984.000           0.000                      0                 4411           0.071           0.000                      0                 4411    70000000.000           0.000                       0                  1788  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack 139999984.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 70000000.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             139999984.000ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_RS2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            140000000.000ns  (sys_clk rise@140000000.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 2.886ns (39.961%)  route 4.336ns (60.039%))
  Logic Levels:           8  (CARRY4=3 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.439ns = ( 140000000.000 - 140000000.000 ) 
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.064ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.107ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1791, unplaced)      0.584     0.584    VexRiscv/loader_counter_value_reg[2]
                         FDRE                                         r  VexRiscv/decode_to_execute_RS2_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.456     1.040 r  VexRiscv/decode_to_execute_RS2_reg[0]/Q
                         net (fo=14, unplaced)        0.857     1.897    VexRiscv/dataCache_1_/stageA_request_data_reg[31]_0[0]
                         LUT5 (Prop_lut5_I0_O)        0.295     2.192 r  VexRiscv/dataCache_1_/execute_to_memory_SHIFT_RIGHT[30]_i_6/O
                         net (fo=26, unplaced)        0.515     2.707    VexRiscv/dataCache_1_/execute_FullBarrelShifterPlugin_amplitude[0]
                         LUT6 (Prop_lut6_I4_O)        0.124     2.831 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_38/O
                         net (fo=1, unplaced)         0.665     3.496    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_38_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.152 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_31/CO[3]
                         net (fo=1, unplaced)         0.009     4.161    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_31_n_0
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     4.417 r  VexRiscv/dataCache_1_/ways_0_tags_reg_i_42/O[2]
                         net (fo=3, unplaced)         0.470     4.887    VexRiscv/dataCache_1_/_zz_269_[6]
                         LUT5 (Prop_lut5_I4_O)        0.301     5.188 r  VexRiscv/dataCache_1_/stage0_colisions_regNextWhen[0]_i_14/O
                         net (fo=1, unplaced)         0.902     6.090    VexRiscv/dataCache_1_/stage0_colisions_regNextWhen[0]_i_14_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.214 r  VexRiscv/dataCache_1_/stage0_colisions_regNextWhen[0]_i_9/O
                         net (fo=1, unplaced)         0.000     6.214    VexRiscv/dataCache_1_/stage0_colisions_regNextWhen[0]_i_9_n_0
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.764 r  VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_reg[0]_i_4/CO[3]
                         net (fo=1, unplaced)         0.918     7.682    VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_reg[0]_i_4_n_0
                         LUT4 (Prop_lut4_I3_O)        0.124     7.806 r  VexRiscv/dataCache_1_/stage0_colisions_regNextWhen[0]_i_1/O
                         net (fo=1, unplaced)         0.000     7.806    VexRiscv/dataCache_1_/stage0_colisions
                         FDRE                                         r  VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)140000000.000 140000000.000 r  
                         BUFG                         0.000 140000000.000 r  BUFG/O
                         net (fo=1791, unplaced)      0.439 140000000.000    VexRiscv/dataCache_1_/loader_counter_value_reg[2]_0
                         FDRE                                         r  VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_reg[0]/C
                         clock pessimism              0.000 140000000.000    
                         clock uncertainty           -0.064 140000000.000    
                         FDRE (Setup_fdre_C_D)        0.029 140000000.000    VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_reg[0]
  -------------------------------------------------------------------
                         required time                      140000000.000    
                         arrival time                          -7.806    
  -------------------------------------------------------------------
                         slack                              139999984.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 main_rx_phase_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Destination:            main_rx_phase_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@70000000.000ns period=140000000.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.235ns (73.307%)  route 0.086ns (26.693%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.259ns
    Source Clock Delay      (SCD):    0.114ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1791, unplaced)      0.114     0.114    sys_clk
                         FDRE                                         r  main_rx_phase_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.255 r  main_rx_phase_reg[13]/Q
                         net (fo=2, unplaced)         0.086     0.341    main_rx_phase[13]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.094     0.435 r  main_rx_phase_reg[16]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     0.435    main_rx_phase_reg[16]_i_1_n_6
                         FDRE                                         r  main_rx_phase_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
                         BUFG                         0.000     0.000 r  BUFG/O
                         net (fo=1791, unplaced)      0.259     0.259    sys_clk
                         FDRE                                         r  main_rx_phase_reg[14]/C
                         clock pessimism              0.000     0.259    
                         FDRE (Hold_fdre_C_D)         0.105     0.364    main_rx_phase_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.364    
                         arrival time                           0.435    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 70000000.000 }
Period(ns):         140000000.000
Sources:            { BUFG/O }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)     Slack(ns)      Location  Pin
Min Period        n/a     FDRE/C   n/a            1.000         140000000.000  140000000.000            VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000             VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         70000000.000   70000000.000             VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_reg[0]/C



