{
 "Files" : [
  {
   "Path" : "C:/Users/tarik/Desktop/ZaPredati/Kod/src/PID_regulacija.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/tarik/Desktop/ZaPredati/Kod/src/PWM_izlaz.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/tarik/Desktop/ZaPredati/Kod/src/UART.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/tarik/Desktop/ZaPredati/Kod/src/adc.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/tarik/Desktop/ZaPredati/Kod/src/top.sv",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/tarik/Desktop/ZaPredati/Kod/impl/temp/rtl_parser.result",
 "Top" : "top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_2008"
}