{
  "design": {
    "design_info": {
      "boundary_crc": "0x349BA3B07C2A3D23",
      "device": "xcvu9p-flga2104-2L-e",
      "name": "bd_sys",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "mdm_1": "",
      "clk_wiz_1": "",
      "rst_clk_wiz_1_100M": "",
      "axi_uartlite_0": "",
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {}
      },
      "SP_GPIO": {
        "axi_gpio_0": "",
        "xlconstant_0": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "xlslice_2": "",
        "xlslice_3": "",
        "xlslice_4": "",
        "xlslice_5": "",
        "xlslice_6": "",
        "xlslice_7": ""
      },
      "DAC7562": {
        "spi_24b_0": "",
        "axi_gpio_0": "",
        "xlslice_0": "",
        "xlslice_1": ""
      },
      "MCP4822_0": {
        "axi_gpio_0": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "spi_16b_0": ""
      },
      "MCP4822_1": {
        "axi_gpio_0": "",
        "xlslice_0": "",
        "xlslice_1": "",
        "spi_16b_0": ""
      },
      "ft_tx_0": "",
      "rb_piso_0": "",
      "ddr4_0": "",
      "util_vector_logic_0": "",
      "sp_rd_lvds_0": ""
    },
    "interface_ports": {
      "sysclk_125": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          }
        }
      },
      "rs232_uart": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "FT601Q": {
        "mode": "Master",
        "vlnv": "xilinx.com:user:FT601Q_rtl:1.0"
      },
      "SP": {
        "mode": "Master",
        "vlnv": "xilinx.com:user:SuperMario_rtl:1.0"
      },
      "DDR4": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddr4_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "RD_PRI_REG",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "18",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "12",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "CUSTOM_PARTS": {
            "value": "no_file_loaded",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "DM_NO_DBI",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "64",
            "value_src": "default"
          },
          "MEMORY_PART": {
            "value": "MT40A256M16GE-083E",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "Components",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "833",
            "value_src": "default"
          }
        }
      },
      "DDR4_CLK": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "250000000"
          }
        }
      }
    },
    "ports": {
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "AVDD1_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "AVDD1_ESD_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "DVDD1_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "VDD2_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "VREF_CLR": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "VREF_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_VDD2_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_AVDD1_ESD_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_AVDD1_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "LED_DVDD1_EN": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "VREF_CS": {
        "direction": "O"
      },
      "VREF_MOSI": {
        "direction": "O"
      },
      "VREF_SCK": {
        "direction": "O"
      },
      "VPN_SCK": {
        "direction": "O"
      },
      "VPN_CS": {
        "direction": "O"
      },
      "VPN_MOSI": {
        "direction": "O"
      },
      "VBI_CS": {
        "direction": "O"
      },
      "VBI_MOSI": {
        "direction": "O"
      },
      "VBI_SCK": {
        "direction": "O"
      },
      "LED_ERROR": {
        "direction": "O"
      },
      "LED_FULL": {
        "direction": "O"
      }
    },
    "components": {
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "bd_sys_microblaze_0_0",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > bd_sys microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "LMB_Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "bd_sys_dlmb_v10_0"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "bd_sys_ilmb_v10_0"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "bd_sys_dlmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > bd_sys microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "bd_sys_ilmb_bram_if_cntlr_0",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "bd_sys_lmb_bram_0",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "LMB_Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "bd_sys_mdm_1_0"
      },
      "clk_wiz_1": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "bd_sys_clk_wiz_1_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "80.0"
          },
          "CLKOUT1_JITTER": {
            "value": "177.983"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "222.305"
          },
          "CLKOUT2_JITTER": {
            "value": "202.949"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "222.305"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "40.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sysclk_125"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "48.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "8.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "30"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "bd_sys_rst_clk_wiz_1_100M_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "bd_sys_axi_uartlite_0_0",
        "parameters": {
          "C_BAUDRATE": {
            "value": "115200"
          },
          "UARTLITE_BOARD_INTERFACE": {
            "value": "rs232_uart"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "bd_sys_microblaze_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "5"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "bd_sys_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "5"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN"
            ]
          }
        }
      },
      "SP_GPIO": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "VREF_CLR": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "VDD2_EN": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AVDD1_ESD_EN": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "AVDD1_EN": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "DVDD1_EN": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "VREF_EN": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "RD_EN": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "fpga_debug": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "chip_debug": {
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "bd_sys_axi_gpio_0_0",
            "parameters": {
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_ALL_OUTPUTS_2": {
                "value": "1"
              },
              "C_GPIO2_WIDTH": {
                "value": "2"
              },
              "C_GPIO_WIDTH": {
                "value": "8"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "xci_name": "bd_sys_xlconstant_0_0"
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_sys_xlslice_0_0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "8"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_sys_xlslice_0_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "8"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_2": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_sys_xlslice_0_2",
            "parameters": {
              "DIN_FROM": {
                "value": "2"
              },
              "DIN_TO": {
                "value": "2"
              },
              "DIN_WIDTH": {
                "value": "8"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_3": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_sys_xlslice_0_3",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_TO": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "8"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_4": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_sys_xlslice_3_0",
            "parameters": {
              "DIN_FROM": {
                "value": "4"
              },
              "DIN_TO": {
                "value": "4"
              },
              "DIN_WIDTH": {
                "value": "8"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_5": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_sys_xlslice_4_0",
            "parameters": {
              "DIN_FROM": {
                "value": "5"
              },
              "DIN_TO": {
                "value": "5"
              },
              "DIN_WIDTH": {
                "value": "8"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_6": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_sys_xlslice_5_0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "2"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "xlslice_7": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_sys_xlslice_5_1",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "2"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "s_axi_aclk_0_1": {
            "ports": [
              "s_axi_aclk",
              "axi_gpio_0/s_axi_aclk"
            ]
          },
          "s_axi_aresetn_0_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn"
            ]
          },
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "xlslice_0/Din",
              "xlslice_1/Din",
              "xlslice_2/Din",
              "xlslice_3/Din",
              "xlslice_4/Din",
              "xlslice_5/Din"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "AVDD1_ESD_EN"
            ]
          },
          "xlslice_2_Dout": {
            "ports": [
              "xlslice_2/Dout",
              "AVDD1_EN"
            ]
          },
          "xlslice_4_Dout": {
            "ports": [
              "xlslice_4/Dout",
              "VREF_EN"
            ]
          },
          "xlslice_5_Dout": {
            "ports": [
              "xlslice_5/Dout",
              "RD_EN"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "VREF_CLR",
              "DVDD1_EN",
              "VDD2_EN"
            ]
          },
          "axi_gpio_0_gpio2_io_o": {
            "ports": [
              "axi_gpio_0/gpio2_io_o",
              "xlslice_6/Din",
              "xlslice_7/Din"
            ]
          },
          "xlslice_6_Dout": {
            "ports": [
              "xlslice_6/Dout",
              "fpga_debug"
            ]
          },
          "xlslice_7_Dout": {
            "ports": [
              "xlslice_7/Dout",
              "chip_debug"
            ]
          }
        }
      },
      "DAC7562": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "DAC7562_CS": {
            "direction": "O"
          },
          "DAC7562_MOSI": {
            "direction": "O"
          },
          "DAC7562_SCK": {
            "direction": "O"
          }
        },
        "components": {
          "spi_24b_0": {
            "vlnv": "xilinx.com:user:spi_24b:1.0",
            "xci_name": "bd_sys_spi_24b_0_0"
          },
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "bd_sys_axi_gpio_0_1",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO2_WIDTH": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "25"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_sys_xlslice_0_4",
            "parameters": {
              "DIN_FROM": {
                "value": "24"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "25"
              },
              "DOUT_WIDTH": {
                "value": "24"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_sys_xlslice_0_6",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "25"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "xlslice_0/Din",
              "xlslice_1/Din"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "spi_24b_0/spi_data_out"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "spi_24b_0/spi_en"
            ]
          },
          "spi_24b_0_spi_done": {
            "ports": [
              "spi_24b_0/spi_done",
              "axi_gpio_0/gpio2_io_i"
            ]
          },
          "s_axi_aclk_0_1": {
            "ports": [
              "s_axi_aclk",
              "axi_gpio_0/s_axi_aclk",
              "spi_24b_0/clk"
            ]
          },
          "s_axi_aresetn_0_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn"
            ]
          },
          "spi_24b_0_SPI_CS": {
            "ports": [
              "spi_24b_0/SPI_CS",
              "DAC7562_CS"
            ]
          },
          "spi_24b_0_SPI_MOSI": {
            "ports": [
              "spi_24b_0/SPI_MOSI",
              "DAC7562_MOSI"
            ]
          },
          "spi_24b_0_SPI_SCK": {
            "ports": [
              "spi_24b_0/SPI_SCK",
              "DAC7562_SCK"
            ]
          }
        }
      },
      "MCP4822_0": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "VPN_SCK": {
            "direction": "O"
          },
          "VPN_CS": {
            "direction": "O"
          },
          "VPN_MOSI": {
            "direction": "O"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "bd_sys_axi_gpio_0_2",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO2_WIDTH": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "17"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_sys_xlslice_0_7",
            "parameters": {
              "DIN_FROM": {
                "value": "16"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "17"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_sys_xlslice_1_0",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "17"
              }
            }
          },
          "spi_16b_0": {
            "vlnv": "xilinx.com:user:spi_16b:1.0",
            "xci_name": "bd_sys_spi_16b_0_0"
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "xlslice_1/Din",
              "xlslice_0/Din"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "spi_16b_0/spi_data_out"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "spi_16b_0/spi_en"
            ]
          },
          "spi_16b_0_spi_done": {
            "ports": [
              "spi_16b_0/spi_done",
              "axi_gpio_0/gpio2_io_i"
            ]
          },
          "spi_16b_0_SPI_SCK": {
            "ports": [
              "spi_16b_0/SPI_SCK",
              "VPN_SCK"
            ]
          },
          "spi_16b_0_SPI_CS": {
            "ports": [
              "spi_16b_0/SPI_CS",
              "VPN_CS"
            ]
          },
          "spi_16b_0_SPI_MOSI": {
            "ports": [
              "spi_16b_0/SPI_MOSI",
              "VPN_MOSI"
            ]
          },
          "s_axi_aclk_0_1": {
            "ports": [
              "s_axi_aclk",
              "axi_gpio_0/s_axi_aclk",
              "spi_16b_0/clk"
            ]
          },
          "s_axi_aresetn_0_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn"
            ]
          }
        }
      },
      "MCP4822_1": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "VBI_SCK": {
            "direction": "O"
          },
          "VBI_CS": {
            "direction": "O"
          },
          "VBI_MOSI": {
            "direction": "O"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "axi_gpio_0": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "bd_sys_axi_gpio_0_3",
            "parameters": {
              "C_ALL_INPUTS_2": {
                "value": "1"
              },
              "C_ALL_OUTPUTS": {
                "value": "1"
              },
              "C_GPIO2_WIDTH": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "17"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_sys_xlslice_0_8",
            "parameters": {
              "DIN_FROM": {
                "value": "16"
              },
              "DIN_TO": {
                "value": "1"
              },
              "DIN_WIDTH": {
                "value": "17"
              },
              "DOUT_WIDTH": {
                "value": "16"
              }
            }
          },
          "xlslice_1": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "bd_sys_xlslice_1_1",
            "parameters": {
              "DIN_FROM": {
                "value": "0"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "17"
              }
            }
          },
          "spi_16b_0": {
            "vlnv": "xilinx.com:user:spi_16b:1.0",
            "xci_name": "bd_sys_spi_16b_0_1"
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "S_AXI",
              "axi_gpio_0/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_gpio_0_gpio_io_o": {
            "ports": [
              "axi_gpio_0/gpio_io_o",
              "xlslice_1/Din",
              "xlslice_0/Din"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "spi_16b_0/spi_data_out"
            ]
          },
          "xlslice_1_Dout": {
            "ports": [
              "xlslice_1/Dout",
              "spi_16b_0/spi_en"
            ]
          },
          "spi_16b_0_spi_done": {
            "ports": [
              "spi_16b_0/spi_done",
              "axi_gpio_0/gpio2_io_i"
            ]
          },
          "spi_16b_0_SPI_SCK": {
            "ports": [
              "spi_16b_0/SPI_SCK",
              "VBI_SCK"
            ]
          },
          "spi_16b_0_SPI_CS": {
            "ports": [
              "spi_16b_0/SPI_CS",
              "VBI_CS"
            ]
          },
          "spi_16b_0_SPI_MOSI": {
            "ports": [
              "spi_16b_0/SPI_MOSI",
              "VBI_MOSI"
            ]
          },
          "s_axi_aclk_0_1": {
            "ports": [
              "s_axi_aclk",
              "axi_gpio_0/s_axi_aclk",
              "spi_16b_0/clk"
            ]
          },
          "s_axi_aresetn_0_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_gpio_0/s_axi_aresetn"
            ]
          }
        }
      },
      "ft_tx_0": {
        "vlnv": "xilinx.com:user:ft_tx:1.0",
        "xci_name": "bd_sys_ft_tx_0_0"
      },
      "rb_piso_0": {
        "vlnv": "xilinx.com:user:rb_piso:1.0",
        "xci_name": "bd_sys_rb_piso_0_0"
      },
      "ddr4_0": {
        "vlnv": "xilinx.com:ip:ddr4:2.2",
        "xci_name": "bd_sys_ddr4_0_0",
        "parameters": {
          "C0_CLOCK_BOARD_INTERFACE": {
            "value": "default_250mhz_clk2"
          },
          "C0_DDR4_BOARD_INTERFACE": {
            "value": "ddr4_sdram_c2"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "bd_sys_util_vector_logic_0_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "sp_rd_lvds_0": {
        "vlnv": "xilinx.com:user:sp_rd_lvds:1.0",
        "xci_name": "bd_sys_sp_rd_lvds_0_0"
      }
    },
    "interface_nets": {
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "microblaze_0_M_AXI_DP": {
        "interface_ports": [
          "microblaze_0/M_AXI_DP",
          "microblaze_0_axi_periph/S00_AXI"
        ]
      },
      "ft_tx_0_FT601Q": {
        "interface_ports": [
          "FT601Q",
          "ft_tx_0/FT601Q"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "MCP4822_0/S_AXI"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "sp_rd_lvds_0_SP": {
        "interface_ports": [
          "SP",
          "sp_rd_lvds_0/SP"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "DAC7562/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "rs232_uart",
          "axi_uartlite_0/UART"
        ]
      },
      "sysclk_125_1": {
        "interface_ports": [
          "sysclk_125",
          "clk_wiz_1/CLK_IN1_D"
        ]
      },
      "rb_piso_0_M_AXI": {
        "interface_ports": [
          "rb_piso_0/M_AXI",
          "ddr4_0/C0_DDR4_S_AXI"
        ]
      },
      "sp_rd_lvds_0_DATA_OUT": {
        "interface_ports": [
          "sp_rd_lvds_0/DATA_OUT",
          "rb_piso_0/DATA_IN"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "rb_piso_0_DATA_OUT": {
        "interface_ports": [
          "ft_tx_0/DATA_IN",
          "rb_piso_0/DATA_OUT"
        ]
      },
      "ddr4_0_C0_DDR4": {
        "interface_ports": [
          "DDR4",
          "ddr4_0/C0_DDR4"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "SP_GPIO/S_AXI"
        ]
      },
      "default_250mhz_clk2_1": {
        "interface_ports": [
          "DDR4_CLK",
          "ddr4_0/C0_SYS_CLK"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M04_AXI",
          "MCP4822_1/S_AXI"
        ]
      }
    },
    "nets": {
      "microblaze_0_Clk": {
        "ports": [
          "clk_wiz_1/clk_out1",
          "microblaze_0/Clk",
          "microblaze_0_local_memory/LMB_Clk",
          "rst_clk_wiz_1_100M/slowest_sync_clk",
          "microblaze_0_axi_periph/S00_ACLK",
          "axi_uartlite_0/s_axi_aclk",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_periph/ACLK",
          "SP_GPIO/s_axi_aclk",
          "microblaze_0_axi_periph/M01_ACLK",
          "DAC7562/s_axi_aclk",
          "microblaze_0_axi_periph/M02_ACLK",
          "MCP4822_0/s_axi_aclk",
          "microblaze_0_axi_periph/M03_ACLK",
          "MCP4822_1/s_axi_aclk",
          "microblaze_0_axi_periph/M04_ACLK"
        ]
      },
      "clk_wiz_1_locked": {
        "ports": [
          "clk_wiz_1/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "rst_clk_wiz_1_100M_mb_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/mb_reset",
          "microblaze_0/Reset"
        ]
      },
      "rst_clk_wiz_1_100M_bus_struct_reset": {
        "ports": [
          "rst_clk_wiz_1_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_clk_wiz_1_100M/mb_debug_sys_rst"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "clk_wiz_1/reset",
          "rst_clk_wiz_1_100M/ext_reset_in"
        ]
      },
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn",
          "microblaze_0_axi_periph/S00_ARESETN",
          "axi_uartlite_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_periph/ARESETN",
          "SP_GPIO/s_axi_aresetn",
          "microblaze_0_axi_periph/M01_ARESETN",
          "DAC7562/s_axi_aresetn",
          "microblaze_0_axi_periph/M02_ARESETN",
          "MCP4822_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M03_ARESETN",
          "MCP4822_1/s_axi_aresetn",
          "microblaze_0_axi_periph/M04_ARESETN"
        ]
      },
      "SP_GPIO_AVDD1_EN": {
        "ports": [
          "SP_GPIO/AVDD1_EN",
          "AVDD1_EN",
          "LED_AVDD1_EN"
        ]
      },
      "SP_GPIO_AVDD1_ESD_EN": {
        "ports": [
          "SP_GPIO/AVDD1_ESD_EN",
          "AVDD1_ESD_EN",
          "LED_AVDD1_ESD_EN"
        ]
      },
      "SP_GPIO_DVDD1_EN": {
        "ports": [
          "SP_GPIO/DVDD1_EN",
          "DVDD1_EN",
          "LED_DVDD1_EN"
        ]
      },
      "SP_GPIO_VDD2_EN": {
        "ports": [
          "SP_GPIO/VDD2_EN",
          "VDD2_EN",
          "LED_VDD2_EN"
        ]
      },
      "SP_GPIO_VREF_CLR": {
        "ports": [
          "SP_GPIO/VREF_CLR",
          "VREF_CLR"
        ]
      },
      "SP_GPIO_VREF_EN": {
        "ports": [
          "SP_GPIO/VREF_EN",
          "VREF_EN"
        ]
      },
      "DAC7562_DAC7562_CS": {
        "ports": [
          "DAC7562/DAC7562_CS",
          "VREF_CS"
        ]
      },
      "DAC7562_DAC7562_MOSI": {
        "ports": [
          "DAC7562/DAC7562_MOSI",
          "VREF_MOSI"
        ]
      },
      "DAC7562_DAC7562_SCK": {
        "ports": [
          "DAC7562/DAC7562_SCK",
          "VREF_SCK"
        ]
      },
      "MCP4822_0_SPI_SCK_0": {
        "ports": [
          "MCP4822_0/VPN_SCK",
          "VPN_SCK"
        ]
      },
      "MCP4822_0_SPI_CS_0": {
        "ports": [
          "MCP4822_0/VPN_CS",
          "VPN_CS"
        ]
      },
      "MCP4822_0_SPI_MOSI_0": {
        "ports": [
          "MCP4822_0/VPN_MOSI",
          "VPN_MOSI"
        ]
      },
      "MCP4822_1_VBI_CS": {
        "ports": [
          "MCP4822_1/VBI_CS",
          "VBI_CS"
        ]
      },
      "MCP4822_1_VBI_MOSI": {
        "ports": [
          "MCP4822_1/VBI_MOSI",
          "VBI_MOSI"
        ]
      },
      "MCP4822_1_VBI_SCK": {
        "ports": [
          "MCP4822_1/VBI_SCK",
          "VBI_SCK"
        ]
      },
      "clk_wiz_1_clk_out2": {
        "ports": [
          "clk_wiz_1/clk_out2",
          "sp_rd_lvds_0/clk"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk_sync_rst": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk_sync_rst",
          "util_vector_logic_0/Op1"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "ddr4_0/c0_ddr4_aresetn"
        ]
      },
      "rb_piso_0_ddr4_rst": {
        "ports": [
          "rb_piso_0/ddr4_rst",
          "ddr4_0/sys_rst"
        ]
      },
      "ddr4_0_c0_init_calib_complete": {
        "ports": [
          "ddr4_0/c0_init_calib_complete",
          "rb_piso_0/ddr4_ready"
        ]
      },
      "ddr4_0_c0_ddr4_ui_clk": {
        "ports": [
          "ddr4_0/c0_ddr4_ui_clk",
          "rb_piso_0/ddr4_clk"
        ]
      },
      "SP_GPIO_RD_EN": {
        "ports": [
          "SP_GPIO/RD_EN",
          "rb_piso_0/sys_nrst",
          "ft_tx_0/nrst",
          "sp_rd_lvds_0/nrst"
        ]
      },
      "ft_tx_0_ft_start": {
        "ports": [
          "ft_tx_0/ft_start",
          "sp_rd_lvds_0/start"
        ]
      },
      "rb_piso_0_sys_error": {
        "ports": [
          "rb_piso_0/sys_error",
          "LED_ERROR"
        ]
      },
      "rb_piso_0_sys_full": {
        "ports": [
          "rb_piso_0/sys_full",
          "LED_FULL"
        ]
      },
      "SP_GPIO_fpga_debug": {
        "ports": [
          "SP_GPIO/fpga_debug",
          "sp_rd_lvds_0/fpga_debug"
        ]
      },
      "SP_GPIO_chip_debug": {
        "ports": [
          "SP_GPIO/chip_debug",
          "sp_rd_lvds_0/chip_debug"
        ]
      }
    },
    "addressing": {
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/SP_GPIO/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg1": {
                "address_block": "/DAC7562/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg2": {
                "address_block": "/MCP4822_0/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg3": {
                "address_block": "/MCP4822_1/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "256K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "256K"
              }
            }
          }
        }
      },
      "/rb_piso_0": {
        "address_spaces": {
          "m_axi": {
            "range": "2G",
            "width": "32",
            "segments": {
              "SEG_ddr4_0_C0_DDR4_ADDRESS_BLOCK": {
                "address_block": "/ddr4_0/C0_DDR4_MEMORY_MAP/C0_DDR4_ADDRESS_BLOCK",
                "offset": "0x00000000",
                "range": "2G"
              }
            }
          }
        }
      }
    }
  }
}