<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW2A-18C" package="PBGA256" speed="8" partNumber="GW2A-LV18PG256C8/I7"/>
    <FileList>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\ddr3_memory_interface\DDR3MI.v" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\dvi_tx\DVI_TX_Top.v" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\dvp\cmos_8_16bit.v" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\dvp\cmos_top.sv" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\dvp\i2c_master\i2c_config.v" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\dvp\i2c_master\i2c_master_bit_ctrl.v" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\dvp\i2c_master\i2c_master_byte_ctrl.v" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\dvp\i2c_master\i2c_master_defines.v" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\dvp\i2c_master\i2c_master_top.v" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\dvp\i2c_master\timescale.v" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\dvp\lut_ov5640_rgb565_1280_720.v" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\gowin_rpll\TMDS_rPLL.v" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\gowin_rpll\mem_pll.v" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\hdmi_top.v" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\top.sv" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\vga_timing.v" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\video_frame_buffer\Video_Frame_Buffer_Top.v" type="verilog"/>
        <File path="E:\FPGA_work\Gowin\GW020AB\all_test\src\ws2812_top.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="0"/>
        <Option type="dsp_balance" value="0"/>
        <Option type="looplimit" value="2000"/>
        <Option type="output_file" value="E:\FPGA_work\Gowin\GW020AB\all_test\impl\gwsynthesis\top.vg"/>
        <Option type="print_all_synthesis_warning" value="0"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="top_module" value="top"/>
        <Option type="verilog_language" value="sysv-2017"/>
        <Option type="vhdl_language" value="vhdl-1993"/>
    </OptionList>
</Project>
