/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Sat May 13 21:35:21 EDT 2023
 * 
 */

/* Generation options: */
#ifndef __mktop_multicore_h__
#define __mktop_multicore_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkpipelined.h"


/* Class declaration for the mktop_multicore module */
class MOD_mktop_multicore : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache1_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache1_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache1_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache1_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache1_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache1_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache1_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache1_cacheD_is_downgrade;
  MOD_Reg<tUInt8> INST_cache1_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache1_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache1_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache1_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache1_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache1_cacheD_stb;
  MOD_Fifo<tUWide> INST_cache1_cacheD_upgrades;
  MOD_Reg<tUWide> INST_cache1_cacheD_working;
  MOD_Reg<tUWide> INST_cache1_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache1_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache1_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache1_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache1_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache1_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache1_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache1_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache1_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache1_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache1_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache1_cacheI_is_downgrade;
  MOD_Reg<tUInt8> INST_cache1_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache1_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache1_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache1_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache1_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache1_cacheI_stb;
  MOD_Fifo<tUWide> INST_cache1_cacheI_upgrades;
  MOD_Reg<tUWide> INST_cache1_cacheI_working;
  MOD_Reg<tUWide> INST_cache1_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache1_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache1_cacheI_working_v;
  MOD_Fifo<tUInt8> INST_cache1_order_req;
  MOD_Fifo<tUInt32> INST_cache1_respD;
  MOD_Fifo<tUInt32> INST_cache1_respI;
  MOD_Fifo<tUWide> INST_cache1_upreqs;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache2_cacheD_bram1_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache2_cacheD_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache2_cacheD_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache2_cacheD_bram2_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache2_cacheD_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache2_cacheD_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheD_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache2_cacheD_hitQ;
  MOD_Reg<tUInt8> INST_cache2_cacheD_is_downgrade;
  MOD_Reg<tUInt8> INST_cache2_cacheD_lockL1;
  MOD_Fifo<tUWide> INST_cache2_cacheD_memReqQ;
  MOD_Fifo<tUWide> INST_cache2_cacheD_memRespQ;
  MOD_Reg<tUInt8> INST_cache2_cacheD_mshr;
  MOD_Reg<tUInt8> INST_cache2_cacheD_start_fill;
  MOD_Fifo<tUWide> INST_cache2_cacheD_stb;
  MOD_Fifo<tUWide> INST_cache2_cacheD_upgrades;
  MOD_Reg<tUWide> INST_cache2_cacheD_working;
  MOD_Reg<tUWide> INST_cache2_cacheD_working_data;
  MOD_Reg<tUInt32> INST_cache2_cacheD_working_line;
  MOD_Reg<tUInt8> INST_cache2_cacheD_working_v;
  MOD_BRAM<tUInt8,tUInt32,tUInt8> INST_cache2_cacheI_bram1_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_outData_dequeueing;
  MOD_Wire<tUInt32> INST_cache2_cacheI_bram1_serverAdapter_outData_enqw;
  MOD_Fifo<tUInt32> INST_cache2_cacheI_bram1_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram1_serverAdapter_writeWithResp;
  MOD_BRAM<tUInt8,tUWide,tUInt64> INST_cache2_cacheI_bram2_memory;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_cache2_cacheI_bram2_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_cache2_cacheI_bram2_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_cache2_cacheI_bram2_serverAdapter_writeWithResp;
  MOD_Fifo<tUInt32> INST_cache2_cacheI_hitQ;
  MOD_Reg<tUInt8> INST_cache2_cacheI_is_downgrade;
  MOD_Reg<tUInt8> INST_cache2_cacheI_lockL1;
  MOD_Fifo<tUWide> INST_cache2_cacheI_memReqQ;
  MOD_Fifo<tUWide> INST_cache2_cacheI_memRespQ;
  MOD_Reg<tUInt8> INST_cache2_cacheI_mshr;
  MOD_Reg<tUInt8> INST_cache2_cacheI_start_fill;
  MOD_Fifo<tUWide> INST_cache2_cacheI_stb;
  MOD_Fifo<tUWide> INST_cache2_cacheI_upgrades;
  MOD_Reg<tUWide> INST_cache2_cacheI_working;
  MOD_Reg<tUWide> INST_cache2_cacheI_working_data;
  MOD_Reg<tUInt32> INST_cache2_cacheI_working_line;
  MOD_Reg<tUInt8> INST_cache2_cacheI_working_v;
  MOD_Fifo<tUInt8> INST_cache2_order_req;
  MOD_Fifo<tUInt32> INST_cache2_respD;
  MOD_Fifo<tUInt32> INST_cache2_respI;
  MOD_Fifo<tUWide> INST_cache2_upreqs;
  MOD_Reg<tUInt32> INST_cycle_count;
  MOD_Reg<tUWide> INST_dreq1;
  MOD_Reg<tUWide> INST_dreq2;
  MOD_Reg<tUWide> INST_ireq1;
  MOD_Reg<tUWide> INST_ireq2;
  MOD_Fifo<tUWide> INST_mmioreq1;
  MOD_Fifo<tUWide> INST_mmioreq2;
  MOD_BRAM<tUInt8,tUWide,tUInt8> INST_ppp_cacheL2_bram_memory;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_ppp_cacheL2_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_ppp_cacheL2_bram_serverAdapter_writeWithResp;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_hitQ;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_lockL1;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_memReqQ;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_memRespQ;
  MOD_Reg<tUWide> INST_ppp_cacheL2_missReq;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_mshr;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_start_fill;
  MOD_Fifo<tUWide> INST_ppp_cacheL2_stb;
  MOD_Reg<tUWide> INST_ppp_cacheL2_working;
  MOD_Reg<tUWide> INST_ppp_cacheL2_working_line;
  MOD_Reg<tUInt8> INST_ppp_cacheL2_working_v;
  MOD_BRAM<tUInt32,tUWide,tUInt8> INST_ppp_mainMem_bram_memory;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_2;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_cnt_3;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_beforeDeq;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_beforeEnq;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_outData_dequeueing;
  MOD_Wire<tUWide> INST_ppp_mainMem_bram_serverAdapter_outData_enqw;
  MOD_Fifo<tUWide> INST_ppp_mainMem_bram_serverAdapter_outData_ff;
  MOD_Reg<tUInt8> INST_ppp_mainMem_bram_serverAdapter_s1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_s1_1;
  MOD_Wire<tUInt8> INST_ppp_mainMem_bram_serverAdapter_writeWithResp;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_0_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_10_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_11_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_12_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_13_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_14_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_15_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_16_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_17_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_18_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_19_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_1_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_2_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_3_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_4_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_5_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_6_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_7_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_8_rv;
  MOD_CReg<tUWide> INST_ppp_mainMem_dl_d_9_rv;
  MOD_Fifo<tUInt8> INST_ppp_order_req;
  MOD_mkpipelined INST_rv_core1;
  MOD_mkpipelined INST_rv_core2;
 
 /* Constructor */
 public:
  MOD_mktop_multicore(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_cache1_order_req_first____d3290;
  tUInt8 DEF_ppp_order_req_first____d3279;
  tUInt8 DEF_cache2_order_req_first____d3281;
  tUInt8 DEF_ppp_cacheL2_stb_first__897_BITS_537_TO_512_898_ETC___d2900;
  tUInt8 DEF_NOT_IF_ppp_cacheL2_bram_serverAdapter_outData__ETC___d2917;
  tUInt8 DEF_ppp_cacheL2_stb_notEmpty____d2893;
  tUInt8 DEF_NOT_ppp_cacheL2_stb_notEmpty__893___d2894;
  tUInt8 DEF_ppp_cacheL2_stb_notEmpty__893_AND_ppp_cacheL2__ETC___d2901;
  tUInt8 DEF_x__h150236;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_67_TO_49_237_EQ_ETC___d2238;
  tUInt8 DEF_x__h126078;
  tUInt8 DEF_NOT_cache2_cacheI_working_218_BITS_67_TO_49_23_ETC___d2240;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_67_TO_49_540_EQ_ETC___d1541;
  tUInt8 DEF_x__h89523;
  tUInt8 DEF_NOT_cache2_cacheD_working_521_BITS_67_TO_49_54_ETC___d1543;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_67_TO_49_18_EQ_I_ETC___d819;
  tUInt8 DEF_x__h52275;
  tUInt8 DEF_NOT_cache1_cacheI_working_99_BITS_67_TO_49_18__ETC___d821;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_67_TO_49_21_EQ_I_ETC___d122;
  tUInt8 DEF_x__h15716;
  tUInt8 DEF_NOT_cache1_cacheD_working_02_BITS_67_TO_49_21__ETC___d124;
  tUWide DEF_ppp_cacheL2_working___d2890;
  tUWide DEF_cache2_upreqs_first____d3265;
  tUWide DEF_cache2_cacheD_memReqQ_first____d2822;
  tUWide DEF_cache1_upreqs_first____d3238;
  tUWide DEF_cache1_cacheD_memReqQ_first____d1403;
  tUWide DEF_ppp_cacheL2_stb_first____d2897;
  tUWide DEF_ppp_cacheL2_working_line___d2950;
  tUWide DEF_ppp_cacheL2_bram_serverAdapter_outData_enqw_wget____d2846;
  tUWide DEF_ppp_cacheL2_bram_serverAdapter_outData_ff_first____d2904;
  tUWide DEF_ppp_mainMem_dl_d_19_rv_port0__read____d3214;
  tUWide DEF_ppp_mainMem_dl_d_0_rv_port1__read____d3196;
  tUWide DEF_cache2_cacheI_working___d2218;
  tUWide DEF_cache2_cacheD_working___d1521;
  tUWide DEF_cache1_cacheI_working___d799;
  tUWide DEF_cache1_cacheD_working___d102;
  tUWide DEF_cache2_cacheI_stb_first____d2573;
  tUWide DEF_cache2_cacheD_stb_first____d1876;
  tUWide DEF_cache1_cacheI_stb_first____d1154;
  tUWide DEF_cache1_cacheD_stb_first____d457;
  tUInt32 DEF_cache2_cacheI_working_line___d2575;
  tUInt32 DEF_cache2_cacheI_bram1_serverAdapter_outData_enqw_ETC___d2124;
  tUInt32 DEF_cache2_cacheI_bram1_serverAdapter_outData_ff_f_ETC___d2221;
  tUInt32 DEF_cache2_cacheD_working_line___d1878;
  tUInt32 DEF_cache2_cacheD_bram1_serverAdapter_outData_enqw_ETC___d1427;
  tUInt32 DEF_cache2_cacheD_bram1_serverAdapter_outData_ff_f_ETC___d1524;
  tUInt32 DEF_cache1_cacheI_working_line___d1156;
  tUInt32 DEF_cache1_cacheI_bram1_serverAdapter_outData_enqw_ETC___d705;
  tUInt32 DEF_cache1_cacheI_bram1_serverAdapter_outData_ff_f_ETC___d802;
  tUInt32 DEF_cache1_cacheD_working_line___d459;
  tUInt32 DEF_cache1_cacheD_bram1_serverAdapter_outData_enqw_ETC___d7;
  tUInt32 DEF_cache1_cacheD_bram1_serverAdapter_outData_ff_f_ETC___d105;
  tUInt8 DEF_b__h152098;
  tUInt8 DEF_b__h148621;
  tUInt8 DEF_b__h116540;
  tUInt8 DEF_b__h111354;
  tUInt8 DEF_b__h79985;
  tUInt8 DEF_b__h74799;
  tUInt8 DEF_b__h42737;
  tUInt8 DEF_b__h37551;
  tUInt8 DEF_b__h6172;
  tUInt8 DEF_b__h974;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_s1___d3025;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_s1___d2872;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_s1___d2198;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_s1___d2150;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_s1___d1501;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_s1___d1453;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_s1___d779;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_s1___d731;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_s1___d82;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_s1___d34;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_3_whas____d3004;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_2_whas____d3002;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_cnt_1_whas____d3001;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_outData_ff_i_no_ETC___d2995;
  tUInt8 DEF_ppp_cacheL2_memRespQ_notEmpty____d2975;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_3_whas____d2851;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_2_whas____d2849;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_cnt_1_whas____d2848;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_no_ETC___d2843;
  tUInt8 DEF_cache2_cacheI_is_downgrade__h126138;
  tUInt8 DEF_cache2_cacheI_memRespQ_notEmpty____d2632;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_3_whas____d2177;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_2_whas____d2175;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_cnt_1_whas____d2174;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_outData_ff_i_ETC___d2169;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_3_whas____d2129;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_2_whas____d2127;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_cnt_1_whas____d2126;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_outData_ff_i_ETC___d2121;
  tUInt8 DEF_cache2_cacheD_is_downgrade__h89583;
  tUInt8 DEF_cache2_cacheD_memRespQ_notEmpty____d1935;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_3_whas____d1480;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_2_whas____d1478;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_cnt_1_whas____d1477;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_outData_ff_i_ETC___d1472;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_3_whas____d1432;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_2_whas____d1430;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_cnt_1_whas____d1429;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_outData_ff_i_ETC___d1424;
  tUInt8 DEF_cache1_cacheI_is_downgrade__h52335;
  tUInt8 DEF_cache1_cacheI_memRespQ_notEmpty____d1213;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_3_whas____d758;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_2_whas____d756;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_cnt_1_whas____d755;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_outData_ff_i_ETC___d750;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_3_whas____d710;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_2_whas____d708;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_cnt_1_whas____d707;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_outData_ff_i_ETC___d702;
  tUInt8 DEF_cache1_cacheD_is_downgrade__h15776;
  tUInt8 DEF_cache1_cacheD_memRespQ_notEmpty____d516;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_3_whas____d61;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_2_whas____d59;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_cnt_1_whas____d58;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_outData_ff_i_ETC___d53;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_3_whas____d12;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_2_whas____d10;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_cnt_1_whas____d9;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_outData_ff_i_ETC___d4;
  tUInt32 DEF__read_memReq_addr__h150193;
  tUInt32 DEF_y__h126074;
  tUInt32 DEF_x__h126095;
  tUInt32 DEF_y__h89519;
  tUInt32 DEF_x__h89540;
  tUInt32 DEF_y__h52271;
  tUInt32 DEF_x__h52292;
  tUInt32 DEF_y__h15712;
  tUInt32 DEF_x__h15733;
  tUInt32 DEF_din_datain_tag__h135957;
  tUInt32 DEF_din_datain_tag__h99402;
  tUInt32 DEF_din_datain_tag__h62154;
  tUInt32 DEF_din_datain_tag__h25599;
  tUInt32 DEF__read_tag__h133831;
  tUInt32 DEF_x_wget_tag__h110912;
  tUInt32 DEF_x_first_tag__h121979;
  tUInt32 DEF__read_tag__h97276;
  tUInt32 DEF_x_wget_tag__h74357;
  tUInt32 DEF_x_first_tag__h85424;
  tUInt32 DEF__read_tag__h60028;
  tUInt32 DEF_x_wget_tag__h37109;
  tUInt32 DEF_x_first_tag__h48176;
  tUInt32 DEF__read_tag__h23473;
  tUInt32 DEF_x_first_tag__h11617;
  tUInt32 DEF_x_wget_tag__h532;
  tUInt32 DEF_y__h150232;
  tUInt32 DEF_x__h150417;
  tUInt32 DEF__read_tag__h150446;
  tUInt32 DEF_x_first_tag__h150072;
  tUInt32 DEF_x_wget_tag__h148153;
  tUInt8 DEF_n__h130232;
  tUInt8 DEF_n__h93677;
  tUInt8 DEF_n__h56429;
  tUInt8 DEF_n__h19872;
  tUInt8 DEF_x__h150689;
  tUInt8 DEF_x_first_valid__h150071;
  tUInt8 DEF_x_wget_valid__h148152;
  tUInt8 DEF_x__h136167;
  tUInt8 DEF_x_wget_valid__h110911;
  tUInt8 DEF_x_first_valid__h121978;
  tUInt8 DEF_x__h99612;
  tUInt8 DEF_x_wget_valid__h74356;
  tUInt8 DEF_x_first_valid__h85423;
  tUInt8 DEF_x__h62364;
  tUInt8 DEF_x_wget_valid__h37108;
  tUInt8 DEF_x_first_valid__h48175;
  tUInt8 DEF_x__h25809;
  tUInt8 DEF_x_first_valid__h11616;
  tUInt8 DEF_x_wget_valid__h531;
  tUInt8 DEF_ppp_cacheL2_working_890_BIT_538___d2891;
  tUInt8 DEF_cache2_upreqs_first__265_BIT_538___d3266;
  tUInt8 DEF_cache1_upreqs_first__238_BIT_538___d3239;
  tUInt8 DEF_cache2_cacheD_memReqQ_first__822_BIT_538___d2823;
  tUInt8 DEF_cache1_cacheD_memReqQ_first__403_BIT_538___d1404;
  tUInt8 DEF_ppp_mainMem_bram_serverAdapter_s1_025_BIT_0___d3026;
  tUInt8 DEF_ppp_cacheL2_bram_serverAdapter_s1_872_BIT_0___d2873;
  tUInt8 DEF_cache2_cacheI_bram2_serverAdapter_s1_198_BIT_0___d2199;
  tUInt8 DEF_cache2_cacheI_bram1_serverAdapter_s1_150_BIT_0___d2151;
  tUInt8 DEF_cache2_cacheD_bram2_serverAdapter_s1_501_BIT_0___d1502;
  tUInt8 DEF_cache2_cacheD_bram1_serverAdapter_s1_453_BIT_0___d1454;
  tUInt8 DEF_cache1_cacheI_bram2_serverAdapter_s1_79_BIT_0___d780;
  tUInt8 DEF_cache1_cacheI_bram1_serverAdapter_s1_31_BIT_0___d732;
  tUInt8 DEF_cache1_cacheD_bram2_serverAdapter_s1_2_BIT_0___d83;
  tUInt8 DEF_cache1_cacheD_bram1_serverAdapter_s1_4_BIT_0___d35;
  tUInt32 DEF_x__h126073;
  tUInt32 DEF_x__h89518;
  tUInt32 DEF_x__h52270;
  tUInt32 DEF_x__h15711;
  tUInt32 DEF_x__h150231;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_71_TO_68_219_EQ_0___d2220;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_71_TO_68_522_EQ_0___d1523;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_71_TO_68_00_EQ_0___d801;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_71_TO_68_03_EQ_0___d104;
  tUInt8 DEF_cache2_cacheI_stb_first__573_BITS_67_TO_49_574_ETC___d2577;
  tUInt8 DEF_IF_cache2_cacheI_bram1_serverAdapter_outData_f_ETC___d2227;
  tUInt8 DEF_cache2_cacheD_stb_first__876_BITS_67_TO_49_877_ETC___d1880;
  tUInt8 DEF_IF_cache2_cacheD_bram1_serverAdapter_outData_f_ETC___d1530;
  tUInt8 DEF_cache1_cacheI_stb_first__154_BITS_67_TO_49_155_ETC___d1158;
  tUInt8 DEF_IF_cache1_cacheI_bram1_serverAdapter_outData_f_ETC___d808;
  tUInt8 DEF_cache1_cacheD_stb_first__57_BITS_67_TO_49_58_E_ETC___d461;
  tUInt8 DEF_IF_cache1_cacheD_bram1_serverAdapter_outData_f_ETC___d111;
  tUInt8 DEF_ppp_cacheL2_stb_first__897_BITS_537_TO_520_949_ETC___d2952;
  tUInt8 DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2910;
  tUInt8 DEF_ppp_cacheL2_working_line_950_BITS_531_TO_530_9_ETC___d2964;
  tUInt8 DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2916;
  tUInt8 DEF_cache2_cacheI_working_line_575_BITS_20_TO_19_6_ETC___d2620;
  tUInt8 DEF_IF_cache2_cacheI_bram1_serverAdapter_outData_f_ETC___d2233;
  tUInt8 DEF_cache2_cacheD_working_line_878_BITS_20_TO_19_9_ETC___d1923;
  tUInt8 DEF_IF_cache2_cacheD_bram1_serverAdapter_outData_f_ETC___d1536;
  tUInt8 DEF_cache1_cacheI_working_line_156_BITS_20_TO_19_2_ETC___d1201;
  tUInt8 DEF_IF_cache1_cacheI_bram1_serverAdapter_outData_f_ETC___d814;
  tUInt8 DEF_cache1_cacheD_working_line_59_BITS_20_TO_19_03_ETC___d504;
  tUInt8 DEF_IF_cache1_cacheD_bram1_serverAdapter_outData_f_ETC___d117;
  tUInt8 DEF_NOT_cache1_order_req_first__290___d3293;
  tUInt8 DEF_NOT_cache2_order_req_first__281___d3284;
  tUInt8 DEF_NOT_ppp_cacheL2_stb_first__897_BITS_537_TO_520_ETC___d2953;
  tUInt8 DEF_NOT_cache2_cacheI_stb_first__573_BITS_67_TO_49_ETC___d2578;
  tUInt8 DEF_NOT_IF_cache2_cacheI_bram1_serverAdapter_outDa_ETC___d2234;
  tUInt8 DEF_NOT_cache2_cacheD_stb_first__876_BITS_67_TO_49_ETC___d1881;
  tUInt8 DEF_NOT_IF_cache2_cacheD_bram1_serverAdapter_outDa_ETC___d1537;
  tUInt8 DEF_NOT_cache1_cacheI_stb_first__154_BITS_67_TO_49_ETC___d1159;
  tUInt8 DEF_NOT_IF_cache1_cacheI_bram1_serverAdapter_outDa_ETC___d815;
  tUInt8 DEF_NOT_cache1_cacheD_stb_first__57_BITS_67_TO_49__ETC___d462;
  tUInt8 DEF_NOT_IF_cache1_cacheD_bram1_serverAdapter_outDa_ETC___d118;
  tUInt8 DEF_NOT_ppp_cacheL2_working_890_BIT_538_891___d2933;
  tUInt8 DEF_NOT_cache2_cacheI_working_218_BITS_71_TO_68_21_ETC___d2267;
  tUInt8 DEF_NOT_cache2_cacheD_working_521_BITS_71_TO_68_52_ETC___d1570;
  tUInt8 DEF_NOT_cache1_cacheI_working_99_BITS_71_TO_68_00__ETC___d848;
  tUInt8 DEF_NOT_cache1_cacheD_working_02_BITS_71_TO_68_03__ETC___d151;
 
 /* Local definitions */
 private:
  tUInt8 DEF__read_offset__h126051;
  tUInt8 DEF__read_offset__h89496;
  tUInt8 DEF__read_offset__h52248;
  tUInt8 DEF__read_offset__h15689;
  tUWide DEF_rv_core2_getMMIOReq___d3420;
  tUWide DEF_rv_core2_getDReq___d3400;
  tUWide DEF_rv_core2_getIReq___d3379;
  tUWide DEF_rv_core1_getMMIOReq___d3356;
  tUWide DEF_rv_core1_getDReq___d3336;
  tUWide DEF_rv_core1_getIReq___d3315;
  tUWide DEF_ppp_cacheL2_memReqQ_first____d3208;
  tUWide DEF_cache2_cacheI_memReqQ_first____d2820;
  tUWide DEF_cache1_cacheI_memReqQ_first____d1401;
  tUWide DEF_ppp_cacheL2_bram_memory_read____d2879;
  tUWide DEF_ppp_mainMem_dl_d_19_rv_port1__read____d3043;
  tUWide DEF_ppp_mainMem_dl_d_18_rv_port1__read____d3052;
  tUWide DEF_ppp_mainMem_dl_d_18_rv_port0__read____d3041;
  tUWide DEF_ppp_mainMem_dl_d_17_rv_port1__read____d3060;
  tUWide DEF_ppp_mainMem_dl_d_17_rv_port0__read____d3050;
  tUWide DEF_ppp_mainMem_dl_d_16_rv_port1__read____d3068;
  tUWide DEF_ppp_mainMem_dl_d_16_rv_port0__read____d3058;
  tUWide DEF_ppp_mainMem_dl_d_15_rv_port1__read____d3076;
  tUWide DEF_ppp_mainMem_dl_d_15_rv_port0__read____d3066;
  tUWide DEF_ppp_mainMem_dl_d_14_rv_port1__read____d3084;
  tUWide DEF_ppp_mainMem_dl_d_14_rv_port0__read____d3074;
  tUWide DEF_ppp_mainMem_dl_d_13_rv_port1__read____d3092;
  tUWide DEF_ppp_mainMem_dl_d_13_rv_port0__read____d3082;
  tUWide DEF_ppp_mainMem_dl_d_12_rv_port1__read____d3100;
  tUWide DEF_ppp_mainMem_dl_d_12_rv_port0__read____d3090;
  tUWide DEF_ppp_mainMem_dl_d_11_rv_port1__read____d3108;
  tUWide DEF_ppp_mainMem_dl_d_11_rv_port0__read____d3098;
  tUWide DEF_ppp_mainMem_dl_d_10_rv_port1__read____d3116;
  tUWide DEF_ppp_mainMem_dl_d_10_rv_port0__read____d3106;
  tUWide DEF_ppp_mainMem_dl_d_9_rv_port1__read____d3124;
  tUWide DEF_ppp_mainMem_dl_d_9_rv_port0__read____d3114;
  tUWide DEF_ppp_mainMem_dl_d_8_rv_port1__read____d3132;
  tUWide DEF_ppp_mainMem_dl_d_8_rv_port0__read____d3122;
  tUWide DEF_ppp_mainMem_dl_d_7_rv_port1__read____d3140;
  tUWide DEF_ppp_mainMem_dl_d_7_rv_port0__read____d3130;
  tUWide DEF_ppp_mainMem_dl_d_6_rv_port1__read____d3148;
  tUWide DEF_ppp_mainMem_dl_d_6_rv_port0__read____d3138;
  tUWide DEF_ppp_mainMem_dl_d_5_rv_port1__read____d3156;
  tUWide DEF_ppp_mainMem_dl_d_5_rv_port0__read____d3146;
  tUWide DEF_ppp_mainMem_dl_d_4_rv_port1__read____d3164;
  tUWide DEF_ppp_mainMem_dl_d_4_rv_port0__read____d3154;
  tUWide DEF_ppp_mainMem_dl_d_3_rv_port1__read____d3172;
  tUWide DEF_ppp_mainMem_dl_d_3_rv_port0__read____d3162;
  tUWide DEF_ppp_mainMem_dl_d_2_rv_port1__read____d3180;
  tUWide DEF_ppp_mainMem_dl_d_2_rv_port0__read____d3170;
  tUWide DEF_ppp_mainMem_dl_d_1_rv_port1__read____d3188;
  tUWide DEF_ppp_mainMem_dl_d_1_rv_port0__read____d3178;
  tUWide DEF_ppp_mainMem_dl_d_0_rv_port0__read____d3186;
  tUWide DEF_x_wget__h151605;
  tUWide DEF_x_first__h151490;
  tUWide DEF_v__h152668;
  tUWide DEF_data__h150847;
  tUWide DEF_v__h168713;
  tUWide DEF_cache2_cacheI_memRespQ_first____d2645;
  tUWide DEF_cache2_cacheI_working_data__h138174;
  tUWide DEF_cache2_cacheI_bram2_serverAdapter_outData_enqw_ETC___d2172;
  tUWide DEF_cache2_cacheI_bram2_serverAdapter_outData_ff_f_ETC___d2261;
  tUWide DEF_cache2_cacheI_bram2_memory_read____d2205;
  tUWide DEF_cache2_cacheD_memRespQ_first____d1948;
  tUWide DEF_cache2_cacheD_working_data__h101619;
  tUWide DEF_cache2_cacheD_bram2_serverAdapter_outData_enqw_ETC___d1475;
  tUWide DEF_cache2_cacheD_bram2_serverAdapter_outData_ff_f_ETC___d1564;
  tUWide DEF_cache2_cacheD_bram2_memory_read____d1508;
  tUWide DEF_cache1_cacheI_memRespQ_first____d1226;
  tUWide DEF_cache1_cacheI_working_data__h64371;
  tUWide DEF_cache1_cacheI_bram2_serverAdapter_outData_enqw_ETC___d753;
  tUWide DEF_cache1_cacheI_bram2_serverAdapter_outData_ff_f_ETC___d842;
  tUWide DEF_cache1_cacheI_bram2_memory_read____d786;
  tUWide DEF_cache1_cacheD_memRespQ_first____d529;
  tUWide DEF_cache1_cacheD_working_data__h27816;
  tUWide DEF_cache1_cacheD_bram2_serverAdapter_outData_enqw_ETC___d56;
  tUWide DEF_cache1_cacheD_bram2_serverAdapter_outData_ff_f_ETC___d145;
  tUWide DEF_cache1_cacheD_bram2_memory_read____d89;
  tUWide DEF_cache2_cacheD_upgrades_first____d3258;
  tUWide DEF_cache1_cacheD_upgrades_first____d3229;
  tUWide DEF_mmioreq2_first____d3437;
  tUWide DEF_dreq2___d3413;
  tUWide DEF_ireq2___d3389;
  tUWide DEF_mmioreq1_first____d3373;
  tUWide DEF_dreq1___d3349;
  tUWide DEF_ireq1___d3325;
  tUWide DEF_ppp_cacheL2_working_890_BITS_538_TO_0___d2948;
  tUWide DEF_ppp_cacheL2_working_890_BITS_537_TO_0___d2932;
  tUWide DEF_din_datain_data__h151065;
  tUWide DEF_x3__h162849;
  tUWide DEF_x__h150271;
  tUWide DEF_x_data__h150726;
  tUWide DEF_x_first_data__h150073;
  tUWide DEF_x_wget_data__h148154;
  tUWide DEF_x__h163028;
  tUWide DEF_x__h162539;
  tUWide DEF_x__h162281;
  tUWide DEF_x__h162023;
  tUWide DEF_x__h161765;
  tUWide DEF_x__h161507;
  tUWide DEF_x__h161249;
  tUWide DEF_x__h160991;
  tUWide DEF_x__h160733;
  tUWide DEF_x__h160475;
  tUWide DEF_x__h160217;
  tUWide DEF_x__h159959;
  tUWide DEF_x__h159701;
  tUWide DEF_x__h159443;
  tUWide DEF_x__h159185;
  tUWide DEF_x__h158927;
  tUWide DEF_x__h158669;
  tUWide DEF_x__h158411;
  tUWide DEF_x__h158153;
  tUWide DEF_x__h157895;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_511_TO_480___d2661;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_479_TO_448___d2660;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_447_TO_416___d2659;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_415_TO_384___d2658;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_383_TO_352___d2657;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_351_TO_320___d2656;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_319_TO_288___d2655;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_287_TO_256___d2654;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_255_TO_224___d2653;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_223_TO_192___d2652;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_191_TO_160___d2651;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_159_TO_128___d2650;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_127_TO_96___d2649;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_95_TO_64___d2648;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_63_TO_32___d2647;
  tUInt32 DEF_cache2_cacheI_memRespQ_first__645_BITS_31_TO_0___d2646;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_511_TO_480___d1964;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_479_TO_448___d1963;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_447_TO_416___d1962;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_415_TO_384___d1961;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_383_TO_352___d1960;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_351_TO_320___d1959;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_319_TO_288___d1958;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_287_TO_256___d1957;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_255_TO_224___d1956;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_223_TO_192___d1955;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_191_TO_160___d1954;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_159_TO_128___d1953;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_127_TO_96___d1952;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_95_TO_64___d1951;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_63_TO_32___d1950;
  tUInt32 DEF_cache2_cacheD_memRespQ_first__948_BITS_31_TO_0___d1949;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_511_TO_480___d1242;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_479_TO_448___d1241;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_447_TO_416___d1240;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_415_TO_384___d1239;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_383_TO_352___d1238;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_351_TO_320___d1237;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_319_TO_288___d1236;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_287_TO_256___d1235;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_255_TO_224___d1234;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_223_TO_192___d1233;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_191_TO_160___d1232;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_159_TO_128___d1231;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_127_TO_96___d1230;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_95_TO_64___d1229;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_63_TO_32___d1228;
  tUInt32 DEF_cache1_cacheI_memRespQ_first__226_BITS_31_TO_0___d1227;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_511_TO_480___d545;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_479_TO_448___d544;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_447_TO_416___d543;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_415_TO_384___d542;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_383_TO_352___d541;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_351_TO_320___d540;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_319_TO_288___d539;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_287_TO_256___d538;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_255_TO_224___d537;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_223_TO_192___d536;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_191_TO_160___d535;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_159_TO_128___d534;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_127_TO_96___d533;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_95_TO_64___d532;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_63_TO_32___d531;
  tUInt32 DEF_cache1_cacheD_memRespQ_first__29_BITS_31_TO_0___d530;
  tUInt32 DEF_x_addr__h138222;
  tUInt32 DEF_x_addr__h101667;
  tUInt32 DEF_x_addr__h64419;
  tUInt32 DEF_x_addr__h27864;
  tUInt32 DEF_x__h140390;
  tUInt32 DEF_x__h103835;
  tUInt32 DEF_x__h66587;
  tUInt32 DEF_x__h30032;
  tUInt8 DEF__read_idx__h150187;
  tUInt8 DEF_spliced_bits__h127417;
  tUInt8 DEF_spliced_bits__h127263;
  tUInt8 DEF_spliced_bits__h127142;
  tUInt8 DEF_spliced_bits__h127042;
  tUInt8 DEF_spliced_bits__h90862;
  tUInt8 DEF_spliced_bits__h90708;
  tUInt8 DEF_spliced_bits__h90587;
  tUInt8 DEF_spliced_bits__h90487;
  tUInt8 DEF_spliced_bits__h53614;
  tUInt8 DEF_spliced_bits__h53460;
  tUInt8 DEF_spliced_bits__h53339;
  tUInt8 DEF_spliced_bits__h53239;
  tUInt8 DEF_spliced_bits__h17057;
  tUInt8 DEF_spliced_bits__h16903;
  tUInt8 DEF_spliced_bits__h16782;
  tUInt8 DEF_spliced_bits__h16682;
  tUInt8 DEF__read_idx__h126049;
  tUInt8 DEF__read_idx__h89494;
  tUInt8 DEF__read_idx__h52246;
  tUInt8 DEF__read_idx__h15687;
  tUInt8 DEF_cache2_cacheI_working_218_BIT_71___d2347;
  tUInt8 DEF_cache2_cacheI_working_218_BIT_70___d2350;
  tUInt8 DEF_cache2_cacheI_working_218_BIT_69___d2351;
  tUInt8 DEF_cache2_cacheI_working_218_BIT_68___d2352;
  tUInt8 DEF_cache2_cacheD_working_521_BIT_71___d1650;
  tUInt8 DEF_cache2_cacheD_working_521_BIT_70___d1653;
  tUInt8 DEF_cache2_cacheD_working_521_BIT_69___d1654;
  tUInt8 DEF_cache2_cacheD_working_521_BIT_68___d1655;
  tUInt8 DEF_cache1_cacheI_working_99_BIT_71___d928;
  tUInt8 DEF_cache1_cacheI_working_99_BIT_70___d931;
  tUInt8 DEF_cache1_cacheI_working_99_BIT_69___d932;
  tUInt8 DEF_cache1_cacheI_working_99_BIT_68___d933;
  tUInt8 DEF_cache1_cacheD_working_02_BIT_71___d231;
  tUInt8 DEF_cache1_cacheD_working_02_BIT_70___d234;
  tUInt8 DEF_cache1_cacheD_working_02_BIT_69___d235;
  tUInt8 DEF_cache1_cacheD_working_02_BIT_68___d236;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_ff_i_ETC___d2931;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_enqw_ETC___d2930;
  tUWide DEF_v__h162895;
  tUWide DEF_IF_ppp_mainMem_bram_serverAdapter_outData_ff_i_ETC___d3201;
  tUWide DEF_x__h151703;
  tUWide DEF_IF_ppp_cacheL2_stb_notEmpty__893_AND_ppp_cache_ETC___d2943;
  tUWide DEF_x__h150286;
  tUWide DEF_IF_ppp_cacheL2_bram_serverAdapter_outData_enqw_ETC___d2941;
  tUWide DEF_x_data__h126244;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2471;
  tUWide DEF_IF_cache2_cacheI_working_218_BIT_70_350_THEN_I_ETC___d2514;
  tUWide DEF_IF_cache2_cacheI_working_218_BIT_71_347_THEN_I_ETC___d2813;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2769;
  tUWide DEF_IF_cache2_cacheI_working_218_BIT_70_350_THEN_I_ETC___d2812;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2495;
  tUWide DEF_IF_cache2_cacheI_working_218_BIT_69_351_THEN_I_ETC___d2513;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2793;
  tUWide DEF_IF_cache2_cacheI_working_218_BIT_69_351_THEN_I_ETC___d2811;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2503;
  tUWide DEF_IF_cache2_cacheI_working_218_BIT_68_352_THEN_I_ETC___d2512;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2801;
  tUWide DEF_IF_cache2_cacheI_working_218_BIT_68_352_THEN_I_ETC___d2810;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2511;
  tUWide DEF_IF_cache2_cacheI_bram2_serverAdapter_outData_f_ETC___d2263;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2809;
  tUWide DEF_IF_cache2_cacheI_bram2_serverAdapter_outData_e_ETC___d2262;
  tUWide DEF_x_data__h89689;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1774;
  tUWide DEF_IF_cache2_cacheD_working_521_BIT_70_653_THEN_I_ETC___d1817;
  tUWide DEF_IF_cache2_cacheD_working_521_BIT_71_650_THEN_I_ETC___d2116;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2072;
  tUWide DEF_IF_cache2_cacheD_working_521_BIT_70_653_THEN_I_ETC___d2115;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1798;
  tUWide DEF_IF_cache2_cacheD_working_521_BIT_69_654_THEN_I_ETC___d1816;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2096;
  tUWide DEF_IF_cache2_cacheD_working_521_BIT_69_654_THEN_I_ETC___d2114;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1806;
  tUWide DEF_IF_cache2_cacheD_working_521_BIT_68_655_THEN_I_ETC___d1815;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2104;
  tUWide DEF_IF_cache2_cacheD_working_521_BIT_68_655_THEN_I_ETC___d2113;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1814;
  tUWide DEF_IF_cache2_cacheD_bram2_serverAdapter_outData_f_ETC___d1566;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2112;
  tUWide DEF_IF_cache2_cacheD_bram2_serverAdapter_outData_e_ETC___d1565;
  tUWide DEF_x_data__h52441;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1052;
  tUWide DEF_IF_cache1_cacheI_working_99_BIT_70_31_THEN_IF__ETC___d1095;
  tUWide DEF_IF_cache1_cacheI_working_99_BIT_71_28_THEN_IF__ETC___d1394;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1350;
  tUWide DEF_IF_cache1_cacheI_working_99_BIT_70_31_THEN_IF__ETC___d1393;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1076;
  tUWide DEF_IF_cache1_cacheI_working_99_BIT_69_32_THEN_IF__ETC___d1094;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1374;
  tUWide DEF_IF_cache1_cacheI_working_99_BIT_69_32_THEN_IF__ETC___d1392;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1084;
  tUWide DEF_IF_cache1_cacheI_working_99_BIT_68_33_THEN_IF__ETC___d1093;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1382;
  tUWide DEF_IF_cache1_cacheI_working_99_BIT_68_33_THEN_IF__ETC___d1391;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1092;
  tUWide DEF_IF_cache1_cacheI_bram2_serverAdapter_outData_f_ETC___d844;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1390;
  tUWide DEF_IF_cache1_cacheI_bram2_serverAdapter_outData_e_ETC___d843;
  tUWide DEF_x_data__h15884;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d355;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_70_34_THEN_IF__ETC___d398;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_71_31_THEN_IF__ETC___d697;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d653;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_70_34_THEN_IF__ETC___d696;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d379;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_69_35_THEN_IF__ETC___d397;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d677;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_69_35_THEN_IF__ETC___d695;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d387;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_68_36_THEN_IF__ETC___d396;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d685;
  tUWide DEF_IF_cache1_cacheD_working_02_BIT_68_36_THEN_IF__ETC___d694;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d395;
  tUWide DEF_IF_cache1_cacheD_bram2_serverAdapter_outData_f_ETC___d147;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d693;
  tUWide DEF_IF_cache1_cacheD_bram2_serverAdapter_outData_e_ETC___d146;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_0___d2465;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_1___d2459;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_2___d2452;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_3___d2446;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_4___d2439;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_5___d2433;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_6___d2426;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_7___d2420;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_8___d2413;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_9___d2407;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_10___d2400;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_11___d2394;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_12___d2387;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_13___d2381;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_14___d2374;
  tUInt8 DEF_cache2_cacheI_working_218_BITS_3_TO_0_342_EQ_15___d2348;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_0___d1768;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_1___d1762;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_2___d1755;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_3___d1749;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_4___d1742;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_5___d1736;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_6___d1729;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_7___d1723;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_8___d1716;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_9___d1710;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_10___d1703;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_11___d1697;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_12___d1690;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_13___d1684;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_14___d1677;
  tUInt8 DEF_cache2_cacheD_working_521_BITS_3_TO_0_645_EQ_15___d1651;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_0___d1046;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_1___d1040;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_2___d1033;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_3___d1027;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_4___d1020;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_5___d1014;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_6___d1007;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_7___d1001;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_8___d994;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_9___d988;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_10___d981;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_11___d975;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_12___d968;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_13___d962;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_14___d955;
  tUInt8 DEF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ_15___d929;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_0___d349;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_1___d343;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_2___d336;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_3___d330;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_4___d323;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_5___d317;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_6___d310;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_7___d304;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_8___d297;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_9___d291;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_10___d284;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_11___d278;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_12___d271;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_13___d265;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_14___d258;
  tUInt8 DEF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ_15___d232;
  tUInt8 DEF__0_CONCAT_DONTCARE___d25;
  tUInt8 DEF_NOT_cache2_cacheI_is_downgrade_243___d2273;
  tUInt8 DEF_NOT_cache2_cacheD_is_downgrade_546___d1576;
  tUInt8 DEF_NOT_cache1_cacheI_is_downgrade_24___d854;
  tUInt8 DEF_NOT_cache1_cacheD_is_downgrade_27___d157;
  tUWide DEF_cache1_upreqs_first__238_BITS_537_TO_512_247_C_ETC___d3248;
  tUWide DEF_cache2_upreqs_first__265_BITS_537_TO_512_273_C_ETC___d3274;
  tUWide DEF__1_CONCAT_ppp_cacheL2_stb_first__897___d2962;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_line_950_BITS_529_ETC___d2972;
  tUWide DEF__1_CONCAT_cache2_cacheI_working_218_BITS_97_TO__ETC___d2814;
  tUWide DEF__1_CONCAT_cache2_cacheI_working_line_575_BITS_1_ETC___d2627;
  tUWide DEF__1_CONCAT_cache2_cacheI_working_218_BITS_67_TO__ETC___d2516;
  tUWide DEF__1_CONCAT_cache2_cacheD_working_521_BITS_97_TO__ETC___d2117;
  tUWide DEF__1_CONCAT_cache2_cacheD_working_line_878_BITS_1_ETC___d1930;
  tUWide DEF__1_CONCAT_cache2_cacheD_working_521_BITS_67_TO__ETC___d1819;
  tUWide DEF__1_CONCAT_cache1_cacheI_working_99_BITS_97_TO_7_ETC___d1395;
  tUWide DEF__1_CONCAT_cache1_cacheI_working_line_156_BITS_1_ETC___d1208;
  tUWide DEF__1_CONCAT_cache1_cacheI_working_99_BITS_67_TO_4_ETC___d1097;
  tUWide DEF__1_CONCAT_cache1_cacheD_working_02_BITS_97_TO_7_ETC___d698;
  tUWide DEF__1_CONCAT_cache1_cacheD_working_02_BITS_67_TO_4_ETC___d400;
  tUWide DEF__1_CONCAT_cache1_cacheD_working_line_59_BITS_18_ETC___d511;
  tUWide DEF__0_CONCAT_cache2_cacheI_working_218_BITS_97_TO__ETC___d2631;
  tUWide DEF__0_CONCAT_cache2_cacheD_working_521_BITS_97_TO__ETC___d1934;
  tUWide DEF__0_CONCAT_cache1_cacheI_working_99_BITS_97_TO_7_ETC___d1212;
  tUWide DEF__0_CONCAT_cache1_cacheD_working_02_BITS_97_TO_7_ETC___d515;
  tUWide DEF__2_CONCAT_ppp_cacheL2_stb_first__897_BITS_537_T_ETC___d2961;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_890_BITS_564_TO_5_ETC___d2987;
  tUWide DEF__1_CONCAT_ppp_cacheL2_working_890_BITS_564_TO_5_ETC___d2991;
  tUWide DEF__1_CONCAT_IF_ppp_mainMem_bram_serverAdapter_out_ETC___d3202;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_0_rv_port0__read__18_ETC___d3193;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_1_rv_port0__read__17_ETC___d3185;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_2_rv_port0__read__17_ETC___d3177;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_3_rv_port0__read__16_ETC___d3169;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_4_rv_port0__read__15_ETC___d3161;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_5_rv_port0__read__14_ETC___d3153;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_6_rv_port0__read__13_ETC___d3145;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_7_rv_port0__read__13_ETC___d3137;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_8_rv_port0__read__12_ETC___d3129;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_9_rv_port0__read__11_ETC___d3121;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_10_rv_port0__read__1_ETC___d3113;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_11_rv_port0__read__0_ETC___d3105;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_12_rv_port0__read__0_ETC___d3097;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_13_rv_port0__read__0_ETC___d3089;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_14_rv_port0__read__0_ETC___d3081;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_15_rv_port0__read__0_ETC___d3073;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_16_rv_port0__read__0_ETC___d3065;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_18_rv_port0__read__0_ETC___d3049;
  tUWide DEF__1_CONCAT_ppp_mainMem_dl_d_17_rv_port0__read__0_ETC___d3057;
  tUWide DEF__0_CONCAT_DONTCARE___d3047;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2808;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2800;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2790;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2758;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2613;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2610;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2567;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2564;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2510;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2502;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2492;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2458;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2111;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2103;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2093;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2061;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1916;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1913;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1870;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1867;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1813;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1805;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1795;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1761;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1389;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1381;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1371;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1339;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1194;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1191;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1148;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1145;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1091;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1083;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1073;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1039;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d692;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d684;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d674;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d642;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d497;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d494;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d451;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d448;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d394;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d386;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d342;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d376;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2807;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2799;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2787;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2747;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2607;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2561;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2509;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2501;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2489;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2445;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2110;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2102;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2090;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2050;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1910;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1864;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1812;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1804;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1792;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1748;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1388;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1380;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1368;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1328;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1188;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1142;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1090;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1082;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1070;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1026;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d691;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d683;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d671;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d631;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d491;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d445;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d393;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d385;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d329;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d373;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2806;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2798;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2784;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2736;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2604;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2558;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2508;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2500;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2486;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2432;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2109;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2101;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2087;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2039;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1907;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1861;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1811;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1803;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1789;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1735;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1387;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1379;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1365;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1317;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1185;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1139;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1089;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1081;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1067;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1013;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d690;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d682;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d668;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d620;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d488;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d442;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d392;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d384;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d316;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d370;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2805;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2797;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2781;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2725;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2601;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2555;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2507;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2499;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2483;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2419;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2108;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2100;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2084;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2028;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1904;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1858;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1810;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1802;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1786;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1722;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1386;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1378;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1362;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1306;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1182;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1136;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1088;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1080;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1064;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1000;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d689;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d681;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d665;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d609;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d485;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d439;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d391;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d383;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d303;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d367;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2804;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2796;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2778;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2714;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2598;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2552;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2506;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2498;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2480;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2406;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2107;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2099;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2081;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2017;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1901;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1855;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1809;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1801;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1783;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1709;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1385;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1377;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1359;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1295;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1179;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1133;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1087;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1079;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1061;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d987;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d688;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d680;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d662;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d598;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d482;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d436;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d390;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d382;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d290;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d364;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2803;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2795;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2775;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2703;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2595;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2549;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2505;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2497;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2477;
  tUWide DEF_IF_cache2_cacheI_working_218_BITS_3_TO_0_342_E_ETC___d2393;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2106;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2098;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2078;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d2006;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1898;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1852;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1808;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1800;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1780;
  tUWide DEF_IF_cache2_cacheD_working_521_BITS_3_TO_0_645_E_ETC___d1696;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1384;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1376;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1356;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1284;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1176;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1130;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1086;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1078;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d1058;
  tUWide DEF_IF_cache1_cacheI_working_99_BITS_3_TO_0_23_EQ__ETC___d974;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d687;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d679;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d659;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d587;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d479;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d433;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d389;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d381;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d277;
  tUWide DEF_IF_cache1_cacheD_working_02_BITS_3_TO_0_26_EQ__ETC___d361;
  tUWide DEF_rv_core2_getDReq_400_BITS_63_TO_38_405_CONCAT__ETC___d3407;
  tUWide DEF_rv_core2_getIReq_379_BITS_63_TO_38_381_CONCAT__ETC___d3383;
  tUWide DEF_rv_core1_getDReq_336_BITS_63_TO_38_341_CONCAT__ETC___d3343;
  tUWide DEF_rv_core1_getIReq_315_BITS_63_TO_38_317_CONCAT__ETC___d3319;
  tUWide DEF_cache1_cacheD_upgrades_first__229_BITS_63_TO_3_ETC___d3233;
  tUWide DEF_cache2_cacheD_upgrades_first__258_BITS_63_TO_3_ETC___d3262;
  tUWide DEF_dreq2_413_BITS_67_TO_32_414_CONCAT_cache2_resp_ETC___d3416;
  tUWide DEF_ireq2_389_BITS_67_TO_32_390_CONCAT_cache2_resp_ETC___d3392;
  tUWide DEF_ireq1_325_BITS_67_TO_32_326_CONCAT_cache1_resp_ETC___d3328;
  tUWide DEF_dreq1_349_BITS_67_TO_32_350_CONCAT_cache1_resp_ETC___d3352;
 
 /* Rules */
 public:
  void RL_cache1_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache1_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache1_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheD_bram1_serverAdapter_overRun();
  void RL_cache1_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache1_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache1_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheD_bram2_serverAdapter_overRun();
  void RL_cache1_cacheD_req_process();
  void RL_cache1_cacheD_mvStbToL1();
  void RL_cache1_cacheD_startMiss();
  void RL_cache1_cacheD_sendFillReq();
  void RL_cache1_cacheD_waitFillResp_Ld();
  void RL_cache1_cacheD_waitFillResp_St();
  void RL_cache1_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache1_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache1_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheI_bram1_serverAdapter_overRun();
  void RL_cache1_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache1_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache1_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache1_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache1_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache1_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache1_cacheI_bram2_serverAdapter_overRun();
  void RL_cache1_cacheI_req_process();
  void RL_cache1_cacheI_mvStbToL1();
  void RL_cache1_cacheI_startMiss();
  void RL_cache1_cacheI_sendFillReq();
  void RL_cache1_cacheI_waitFillResp_Ld();
  void RL_cache1_cacheI_waitFillResp_St();
  void RL_cache1_connectCacheInstrPPP();
  void RL_cache1_connectCacheDataPPP();
  void RL_cache1_respsI();
  void RL_cache1_respsD();
  void RL_cache2_cacheD_bram1_serverAdapter_outData_enqueue();
  void RL_cache2_cacheD_bram1_serverAdapter_outData_dequeue();
  void RL_cache2_cacheD_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheD_bram1_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheD_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheD_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheD_bram1_serverAdapter_overRun();
  void RL_cache2_cacheD_bram2_serverAdapter_outData_enqueue();
  void RL_cache2_cacheD_bram2_serverAdapter_outData_dequeue();
  void RL_cache2_cacheD_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheD_bram2_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheD_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheD_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheD_bram2_serverAdapter_overRun();
  void RL_cache2_cacheD_req_process();
  void RL_cache2_cacheD_mvStbToL1();
  void RL_cache2_cacheD_startMiss();
  void RL_cache2_cacheD_sendFillReq();
  void RL_cache2_cacheD_waitFillResp_Ld();
  void RL_cache2_cacheD_waitFillResp_St();
  void RL_cache2_cacheI_bram1_serverAdapter_outData_enqueue();
  void RL_cache2_cacheI_bram1_serverAdapter_outData_dequeue();
  void RL_cache2_cacheI_bram1_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheI_bram1_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheI_bram1_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheI_bram1_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheI_bram1_serverAdapter_overRun();
  void RL_cache2_cacheI_bram2_serverAdapter_outData_enqueue();
  void RL_cache2_cacheI_bram2_serverAdapter_outData_dequeue();
  void RL_cache2_cacheI_bram2_serverAdapter_cnt_finalAdd();
  void RL_cache2_cacheI_bram2_serverAdapter_s1__dreg_update();
  void RL_cache2_cacheI_bram2_serverAdapter_stageReadResponseAlways();
  void RL_cache2_cacheI_bram2_serverAdapter_moveToOutFIFO();
  void RL_cache2_cacheI_bram2_serverAdapter_overRun();
  void RL_cache2_cacheI_req_process();
  void RL_cache2_cacheI_mvStbToL1();
  void RL_cache2_cacheI_startMiss();
  void RL_cache2_cacheI_sendFillReq();
  void RL_cache2_cacheI_waitFillResp_Ld();
  void RL_cache2_cacheI_waitFillResp_St();
  void RL_cache2_connectCacheInstrPPP();
  void RL_cache2_connectCacheDataPPP();
  void RL_cache2_respsI();
  void RL_cache2_respsD();
  void RL_ppp_cacheL2_bram_serverAdapter_outData_enqueue();
  void RL_ppp_cacheL2_bram_serverAdapter_outData_dequeue();
  void RL_ppp_cacheL2_bram_serverAdapter_cnt_finalAdd();
  void RL_ppp_cacheL2_bram_serverAdapter_s1__dreg_update();
  void RL_ppp_cacheL2_bram_serverAdapter_stageReadResponseAlways();
  void RL_ppp_cacheL2_bram_serverAdapter_moveToOutFIFO();
  void RL_ppp_cacheL2_bram_serverAdapter_overRun();
  void RL_ppp_cacheL2_req_process();
  void RL_ppp_cacheL2_mvStbToL1();
  void RL_ppp_cacheL2_startMiss();
  void RL_ppp_cacheL2_sendFillReq();
  void RL_ppp_cacheL2_waitFillResp_Ld();
  void RL_ppp_cacheL2_waitFillResp_St();
  void RL_ppp_mainMem_bram_serverAdapter_outData_enqueue();
  void RL_ppp_mainMem_bram_serverAdapter_outData_dequeue();
  void RL_ppp_mainMem_bram_serverAdapter_cnt_finalAdd();
  void RL_ppp_mainMem_bram_serverAdapter_s1__dreg_update();
  void RL_ppp_mainMem_bram_serverAdapter_stageReadResponseAlways();
  void RL_ppp_mainMem_bram_serverAdapter_moveToOutFIFO();
  void RL_ppp_mainMem_bram_serverAdapter_overRun();
  void RL_ppp_mainMem_dl_try_move();
  void RL_ppp_mainMem_dl_try_move_1();
  void RL_ppp_mainMem_dl_try_move_2();
  void RL_ppp_mainMem_dl_try_move_3();
  void RL_ppp_mainMem_dl_try_move_4();
  void RL_ppp_mainMem_dl_try_move_5();
  void RL_ppp_mainMem_dl_try_move_6();
  void RL_ppp_mainMem_dl_try_move_7();
  void RL_ppp_mainMem_dl_try_move_8();
  void RL_ppp_mainMem_dl_try_move_9();
  void RL_ppp_mainMem_dl_try_move_10();
  void RL_ppp_mainMem_dl_try_move_11();
  void RL_ppp_mainMem_dl_try_move_12();
  void RL_ppp_mainMem_dl_try_move_13();
  void RL_ppp_mainMem_dl_try_move_14();
  void RL_ppp_mainMem_dl_try_move_15();
  void RL_ppp_mainMem_dl_try_move_16();
  void RL_ppp_mainMem_dl_try_move_17();
  void RL_ppp_mainMem_dl_try_move_18();
  void RL_ppp_mainMem_deq();
  void RL_ppp_connectCacheDram();
  void RL_ppp_connectDramCache();
  void RL_ppp_processUpgrade1();
  void RL_ppp_processReq1();
  void RL_ppp_processUpgrade2();
  void RL_ppp_processReq2();
  void RL_ppp_processReqRes();
  void RL_tic();
  void RL_requestI1();
  void RL_responseI1();
  void RL_requestD1();
  void RL_responseD1();
  void RL_requestMMIO1();
  void RL_responseMMIO1();
  void RL_requestI2();
  void RL_responseI2();
  void RL_requestD2();
  void RL_responseD2();
  void RL_requestMMIO2();
  void RL_responseMMIO2();
 
 /* Methods */
 public:
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mktop_multicore &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mktop_multicore &backing);
};

#endif /* ifndef __mktop_multicore_h__ */
