-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\zynqRadioHWSWLTEMIBDetectorRFSoC2x2\ltehdlDownlinkSyncDemod\LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_PSS_Searcher.vhd
-- Created: 2022-05-23 17:26:44
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_PSS_Searcher
-- Source Path: ltehdlDownlinkSyncDemod/Sync Signal Search/PSS Searcher
-- Hierarchy Level: 4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;
LIBRARY work_ltehdlDownlinkSyncDemod;
USE work.LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_ltehdlDownlinkSyncDemod_pac.ALL;

ENTITY LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_PSS_Searcher IS
  PORT( clk                               :   IN    std_logic;
        reset_x                           :   IN    std_logic;
        enb                               :   IN    std_logic;
        dataIn_re                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        dataIn_im                         :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
        validIn                           :   IN    std_logic;
        start                             :   IN    std_logic;
        startTime                         :   IN    std_logic_vector(14 DOWNTO 0);  -- ufix15
        timingOffset                      :   OUT   std_logic_vector(14 DOWNTO 0);  -- ufix15
        NCellID2                          :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        done                              :   OUT   std_logic;
        success                           :   OUT   std_logic;
        validOut                          :   OUT   std_logic
        );
END LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_PSS_Searcher;


ARCHITECTURE rtl OF LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_PSS_Searcher IS

  -- Component Declarations
  COMPONENT LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Correlators
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          dataIn_re                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          dataIn_im                       :   IN    std_logic_vector(15 DOWNTO 0);  -- sfix16_En15
          validIn                         :   IN    std_logic;
          correlation_0                   :   OUT   std_logic_vector(29 DOWNTO 0);  -- ufix30_En24
          correlation_1                   :   OUT   std_logic_vector(29 DOWNTO 0);  -- ufix30_En24
          correlation_2                   :   OUT   std_logic_vector(29 DOWNTO 0);  -- ufix30_En24
          threshold                       :   OUT   std_logic_vector(29 DOWNTO 0);  -- ufix30_En24
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Max_Peak_Searcher
    PORT( clk                             :   IN    std_logic;
          reset_x                         :   IN    std_logic;
          enb                             :   IN    std_logic;
          correlationIn_0                 :   IN    std_logic_vector(29 DOWNTO 0);  -- ufix30_En24
          correlationIn_1                 :   IN    std_logic_vector(29 DOWNTO 0);  -- ufix30_En24
          correlationIn_2                 :   IN    std_logic_vector(29 DOWNTO 0);  -- ufix30_En24
          thresholdIn                     :   IN    std_logic_vector(29 DOWNTO 0);  -- ufix30_En24
          validIn                         :   IN    std_logic;
          start                           :   IN    std_logic;
          startTime                       :   IN    std_logic_vector(14 DOWNTO 0);  -- ufix15
          timingOffset                    :   OUT   std_logic_vector(14 DOWNTO 0);  -- ufix15
          NCellID2                        :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          done                            :   OUT   std_logic;
          success                         :   OUT   std_logic;
          validOut                        :   OUT   std_logic
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Correlators
    USE ENTITY work_ltehdlDownlinkSyncDemod.LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Correlators(rtl);

  FOR ALL : LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Max_Peak_Searcher
    USE ENTITY work_ltehdlDownlinkSyncDemod.LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Max_Peak_Searcher(rtl);

  -- Signals
  SIGNAL tb_PSSCorrelation_1              : std_logic_vector(29 DOWNTO 0);  -- ufix30
  SIGNAL tb_PSSCorrelation_2              : std_logic_vector(29 DOWNTO 0);  -- ufix30
  SIGNAL tb_PSSThreshold                  : std_logic_vector(29 DOWNTO 0);  -- ufix30
  SIGNAL tb_PSSValid                      : std_logic;
  SIGNAL tb_PSSCorrelation                : vector_of_std_logic_vector30(0 TO 2);  -- ufix30 [3]
  SIGNAL tb_PSSCorrelation_3              : vector_of_unsigned30(0 TO 2);  -- ufix30_En24 [3]
  SIGNAL timingOffset_tmp                 : std_logic_vector(14 DOWNTO 0);  -- ufix15
  SIGNAL tb_NCellID2                      : std_logic_vector(1 DOWNTO 0);  -- ufix2

BEGIN
  u_Correlators : LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Correlators
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              dataIn_re => dataIn_re,  -- sfix16_En15
              dataIn_im => dataIn_im,  -- sfix16_En15
              validIn => validIn,
              correlation_0 => tb_PSSCorrelation(0),  -- ufix30_En24
              correlation_1 => tb_PSSCorrelation_1,  -- ufix30_En24
              correlation_2 => tb_PSSCorrelation_2,  -- ufix30_En24
              threshold => tb_PSSThreshold,  -- ufix30_En24
              validOut => tb_PSSValid
              );

  u_Max_Peak_Searcher : LTE_MIB_H_ip_src_ltehdlDownlinkSyncDemod_Max_Peak_Searcher
    PORT MAP( clk => clk,
              reset_x => reset_x,
              enb => enb,
              correlationIn_0 => std_logic_vector(tb_PSSCorrelation_3(0)),  -- ufix30_En24
              correlationIn_1 => tb_PSSCorrelation_1,  -- ufix30_En24
              correlationIn_2 => tb_PSSCorrelation_2,  -- ufix30_En24
              thresholdIn => tb_PSSThreshold,  -- ufix30_En24
              validIn => tb_PSSValid,
              start => start,
              startTime => startTime,  -- ufix15
              timingOffset => timingOffset_tmp,  -- ufix15
              NCellID2 => tb_NCellID2,  -- ufix2
              done => done,
              success => success,
              validOut => validOut
              );

  tb_PSSCorrelation(1) <= tb_PSSCorrelation_1;
  tb_PSSCorrelation(2) <= tb_PSSCorrelation_2;

  outputgen: FOR k IN 0 TO 2 GENERATE
    tb_PSSCorrelation_3(k) <= unsigned(tb_PSSCorrelation(k));
  END GENERATE;

  timingOffset <= timingOffset_tmp;

  NCellID2 <= tb_NCellID2;

END rtl;

