#-----------------------------------------------------------
# Vivado v2016.3_sdx (64-bit)
# SW Build 1721784 on Tue Nov 29 22:12:24 MST 2016
# IP Build 1720686 on Mon Nov 28 12:39:17 MST 2016
# Start of session at: Fri Dec 30 08:49:43 2016
# Process ID: 15952
# Current directory: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_ddrmem_0_synth_1
# Command line: vivado -log xcl_design_ddrmem_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcl_design_ddrmem_0.tcl
# Log file: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_ddrmem_0_synth_1/xcl_design_ddrmem_0.vds
# Journal file: /home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.runs/xcl_design_ddrmem_0_synth_1/vivado.jou
#-----------------------------------------------------------
Sourcing tcl script '/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/init.tcl'
16 Beta devices matching pattern found, 0 enabled.
Loaded SDSoC Platform Tcl Library
source xcl_design_ddrmem_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1446.383 ; gain = 535.441 ; free physical = 5230 ; free virtual = 7634
INFO: [Synth 8-638] synthesizing module 'xcl_design_ddrmem_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/ip_top/xcl_design_ddrmem_0.sv:73]
INFO: [Synth 8-638] synthesizing module 'xcl_design_ddrmem_0_ddr3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/ip_top/xcl_design_ddrmem_0_ddr3.sv:153]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_infrastructure' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/clocking/ddr3_v1_3_infrastructure.sv:68]
INFO: [Synth 8-638] synthesizing module 'MMCME3_ADV' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:20605]
INFO: [Synth 8-256] done synthesizing module 'MMCME3_ADV' (1#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:20605]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (2#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_infrastructure' (3#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/clocking/ddr3_v1_3_infrastructure.sv:68]
INFO: [Synth 8-638] synthesizing module 'xcl_design_ddrmem_0_ddr3_mem_intfc' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/ip_top/xcl_design_ddrmem_0_ddr3_mem_intfc.sv:70]
INFO: [Synth 8-638] synthesizing module 'xcl_design_ddrmem_0_phy' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/ip_top/xcl_design_ddrmem_0_phy.sv:80]
INFO: [Synth 8-638] synthesizing module 'xcl_design_ddrmem_0_phy_ddr3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/phy/xcl_design_ddrmem_0_phy_ddr3.sv:86]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/phy/ddr3_phy_v1_3_xiphy.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE' (4#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper' (5#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized0' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized0' (5#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized0' (5#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized1' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized1' (5#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized1' (5#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized2' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized2' (5#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized2' (5#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized3' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized3' (5#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized3' (5#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized4' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized4' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized4' (5#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized4' (5#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized5' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized5' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized5' (5#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized5' (5#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized6' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized6' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized6' (5#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized6' (5#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized7' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized7' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized7' (5#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized7' (5#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_tristate_wrapper' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'TX_BITSLICE_TRI' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:44339]
INFO: [Synth 8-256] done synthesizing module 'TX_BITSLICE_TRI' (6#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:44339]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_tristate_wrapper' (7#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_tristate_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL' (8#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper' (9#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_riuor_wrapper' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_riuor_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RIU_OR' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:42974]
INFO: [Synth 8-256] done synthesizing module 'RIU_OR' (10#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:42974]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_riuor_wrapper' (11#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_riuor_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'LUT1' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-256] done synthesizing module 'LUT1' (12#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:20134]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized8' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized8' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized8' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized8' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized9' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized9' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized9' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized9' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized10' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized10' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized10' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized10' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized11' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized11' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized11' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized11' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized12' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized12' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized12' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized12' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized13' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized13' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized13' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized13' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized14' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized14' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized14' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized14' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized15' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized15' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized15' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized15' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized16' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized16' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized16' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized16' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized0' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized17' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized17' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized17' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized17' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized18' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized18' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized18' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized18' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized19' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized19' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized19' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized19' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized20' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized20' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized20' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized20' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized21' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized21' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized21' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized21' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized22' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized22' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized22' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized22' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized23' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized23' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized23' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized23' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized24' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized24' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized24' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized24' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized1' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized25' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized25' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized25' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized25' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized26' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized26' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized26' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized26' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized27' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized27' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized27' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized27' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized28' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized28' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized28' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized28' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized29' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized29' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized29' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized29' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized30' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized30' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized30' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized30' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized31' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized31' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized31' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized31' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized32' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized32' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized32' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized32' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized0' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized0' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized0' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized1' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized1' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized1' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized2' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized33' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized33' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized33' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized33' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized34' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized34' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized34' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized34' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized35' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized35' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized35' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized35' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized36' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized36' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized36' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized36' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized37' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized37' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized37' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized37' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized38' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized38' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized38' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized38' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized39' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized39' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized39' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized39' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized40' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized40' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized40' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized40' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized2' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized2' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized2' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized3' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized3' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized3' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized3' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized4' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized41' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized41' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized41' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized41' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized42' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized42' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized42' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized42' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized43' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized43' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized43' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized43' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized44' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized44' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized44' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized44' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized45' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized45' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized45' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized45' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized46' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized46' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized46' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized46' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized47' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized47' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized47' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized47' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized48' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized48' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized48' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized48' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized4' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized4' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized4' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized4' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized5' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized5' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized5' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized5' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized4' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized5' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized49' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized49' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized49' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized49' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized50' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized50' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized50' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized50' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized51' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized51' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized51' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized51' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized52' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized52' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized52' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized52' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized53' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized53' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized53' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized53' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized54' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized54' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized54' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized54' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized55' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized55' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized55' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized55' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized56' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized56' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized56' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized56' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized6' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized6' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized6' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized6' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized7' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized7' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized7' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized7' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized5' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized6' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized57' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized57' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized57' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized57' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized58' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized58' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized58' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized58' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized59' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized59' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized59' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized59' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized60' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized60' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized60' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized60' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized61' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized61' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized61' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized61' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized62' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized62' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized62' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized62' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized63' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized63' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized63' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized63' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized64' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized64' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized64' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized64' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized8' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized8' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized8' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized8' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized9' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized9' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized9' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized9' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized6' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized7' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized65' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized65' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized65' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized65' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized66' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized66' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized66' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized66' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized67' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized67' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized67' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized67' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized68' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized68' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized68' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized68' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized69' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized69' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized69' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized69' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized70' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized70' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized70' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized70' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized71' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized71' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized71' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized71' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized72' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized72' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized72' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized72' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized10' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized10' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized10' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized10' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized11' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized11' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized11' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized11' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized7' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized8' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized73' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized73' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized73' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized73' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized74' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized74' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized74' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized74' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized75' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized75' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized75' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized75' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized76' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized76' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized76' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized76' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized77' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized77' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized77' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized77' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized78' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized78' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized78' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized78' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized79' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized79' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized79' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized79' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized80' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized80' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized80' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized80' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized12' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized12' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized12' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized12' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized13' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized13' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized13' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized13' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized8' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized9' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized81' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized81' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized81' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized81' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized82' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized82' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized82' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized82' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized83' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized83' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized83' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized83' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized84' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized84' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized84' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized84' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized85' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized85' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized85' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized85' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized86' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized86' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized86' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized86' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized87' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized87' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized87' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized87' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized88' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized88' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized88' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized88' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized14' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized14' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized14' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized14' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized15' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized15' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized15' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized15' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized9' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized10' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized89' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized89' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized89' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized89' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized90' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized90' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized90' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized90' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized91' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized91' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized91' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized91' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized92' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized92' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized92' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized92' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized93' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized93' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized93' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized93' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized94' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized94' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized94' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized94' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized95' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized95' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized95' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized95' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized96' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'RXTX_BITSLICE__parameterized96' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'RXTX_BITSLICE__parameterized96' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43074]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_bitslice_wrapper__parameterized96' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_bitslice_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized16' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized16' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized16' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized16' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized17' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-638] synthesizing module 'BITSLICE_CONTROL__parameterized17' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'BITSLICE_CONTROL__parameterized17' (13#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:278]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_control_wrapper__parameterized17' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_control_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy_byte_wrapper__parameterized10' (13#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/xiphy_files/ddr3_phy_v1_3_xiphy_byte_wrapper.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_xiphy' (14#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/phy/ddr3_phy_v1_3_xiphy.sv:68]
INFO: [Synth 8-638] synthesizing module 'OBUF' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-256] done synthesizing module 'OBUF' (15#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:21927]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_pll' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/clocking/ddr3_phy_v1_3_pll.sv:67]
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (16#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:14161]
INFO: [Synth 8-638] synthesizing module 'PLLE3_ADV' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:32808]
INFO: [Synth 8-256] done synthesizing module 'PLLE3_ADV' (17#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:32808]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_pll' (18#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/clocking/ddr3_phy_v1_3_pll.sv:67]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_iob' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob.sv:72]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_iob_byte' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (19#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:21941]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_iob_byte' (20#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized0' (20#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized1' (20#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (21#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:17333]
INFO: [Synth 8-638] synthesizing module 'IOBUFDS' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:17350]
INFO: [Synth 8-256] done synthesizing module 'IOBUFDS' (22#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:17350]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized2' (22#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized3' (22#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized4' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized4' (22#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized5' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized5' (22#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized6' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized6' (22#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized7' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized7' (22#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized8' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized8' (22#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized9' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized9' (22#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-638] synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized10' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_iob_byte__parameterized10' (22#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob_byte.sv:93]
INFO: [Synth 8-256] done synthesizing module 'ddr3_phy_v1_3_1_iob' (23#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/iob/ddr3_phy_v1_3_iob.sv:72]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_ddrmem_0_phy_ddr3' (24#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/phy/xcl_design_ddrmem_0_phy_ddr3.sv:86]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_ddrmem_0_phy' (25#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_1/rtl/ip_top/xcl_design_ddrmem_0_phy.sv:80]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_group' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_group.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_group' (26#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_group.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_act_timer' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_act_timer.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_act_rank' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_act_rank.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_act_rank' (27#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_act_rank.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_act_timer' (28#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_act_timer.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_arb_a' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_arb_a.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_arb_a' (29#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_arb_a.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_rd_wr' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_rd_wr.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_wtr' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_wtr.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_wtr' (30#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_wtr.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_rd_wr' (31#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_rd_wr.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_arb_c' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_arb_c.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_arb_c' (32#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_arb_c.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_arb_mux_p' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_arb_mux_p.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_arb_p' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_arb_p.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_arb_p' (33#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_arb_p.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_cmd_mux_ap' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_cmd_mux_ap.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_cmd_mux_ap' (34#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_cmd_mux_ap.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_arb_mux_p' (35#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_arb_mux_p.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_ctl' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ctl.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_mc_odt' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_mc_odt.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_mc_odt' (36#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_mc_odt.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_ctl' (37#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ctl.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_cmd_mux_c' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_cmd_mux_c.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_cmd_mux_c' (38#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_cmd_mux_c.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_ref' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ref.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_ref' (39#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ref.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_periodic' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_periodic.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_periodic' (40#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_periodic.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_ecc' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ecc.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_ecc_dec_fix' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ecc_dec_fix.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_ecc_dec_fix' (41#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ecc_dec_fix.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_ecc_buf' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ecc_buf.sv:69]
INFO: [Synth 8-638] synthesizing module 'RAM32M' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:36749]
INFO: [Synth 8-256] done synthesizing module 'RAM32M' (42#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:36749]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_ecc_buf' (43#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ecc_buf.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_ecc_merge_enc' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ecc_merge_enc.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_ecc_merge_enc' (44#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ecc_merge_enc.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_ecc_fi_xor' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ecc_fi_xor.sv:70]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_ecc_fi_xor' (45#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ecc_fi_xor.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_mc_ecc_gen' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ecc_gen.sv:105]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_ecc_gen' (46#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ecc_gen.sv:105]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc_ecc' (47#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc_ecc.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_mc' (48#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/controller/ddr3_v1_3_mc.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_ui' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/ui/ddr3_v1_3_ui.sv:71]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_ui_cmd' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/ui/ddr3_v1_3_ui_cmd.sv:70]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_ui_cmd' (49#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/ui/ddr3_v1_3_ui_cmd.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_ui_wr_data' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/ui/ddr3_v1_3_ui_wr_data.sv:131]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_ui_wr_data' (50#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/ui/ddr3_v1_3_ui_wr_data.sv:131]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_ui_rd_data' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/ui/ddr3_v1_3_ui_rd_data.sv:140]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_ui_rd_data' (51#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/ui/ddr3_v1_3_ui_rd_data.sv:140]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_ui' (52#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/ui/ddr3_v1_3_ui.sv:71]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_top' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_top.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_addr_decode' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_addr_decode.sv:85]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_cplx' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_cplx.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_cplx_data' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_cplx_data.sv:71]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_cplx_data' (53#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_cplx_data.sv:71]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_cplx' (54#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_cplx.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_mc_odt__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_mc_odt.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_mc_odt__parameterized0' (54#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_mc_odt.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_addr_decode' (55#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_addr_decode.sv:85]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_config_rom' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_config_rom.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_config_rom' (56#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_config_rom.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_chipscope_xsdb_slave' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_chipscope_xsdb_slave.sv:29]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_chipscope_xsdb_slave' (57#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_chipscope_xsdb_slave.sv:29]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_xsdb_arbiter' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_xsdb_arbiter.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync' (58#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized0' (58#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized1' (58#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized2' (58#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized3' (58#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_xsdb_arbiter' (59#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_xsdb_arbiter.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_xsdb_bram' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_xsdb_bram.sv:69]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cfg_mem_mod' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_dp_AB9.sv:66]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_bram_tdp' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_dp_AB9.sv:174]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_bram_tdp' (60#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_dp_AB9.sv:174]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cfg_mem_mod' (61#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_dp_AB9.sv:66]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_xsdb_bram' (62#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_xsdb_bram.sv:69]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal' (63#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_pi' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_pi.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_rd_en' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_rd_en.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_rd_en' (64#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_rd_en.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_read' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_read.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_read' (65#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_read.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_write' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_write.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_wr_byte' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_wr_byte.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_wr_bit' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_wr_bit.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_wr_bit' (66#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_wr_bit.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_wr_byte' (67#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_wr_byte.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_write' (68#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_write.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_pi' (69#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_pi.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_top' (70#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_top.sv:69]
INFO: [Synth 8-638] synthesizing module 'xcl_design_ddrmem_0_ddr3_cal_riu' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/xcl_design_ddrmem_0_ddr3_cal_riu.sv:85]
INFO: [Synth 8-638] synthesizing module 'xcl_design_ddrmem_0_microblaze_mcs' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_0/synth/xcl_design_ddrmem_0_microblaze_mcs.v:60]
INFO: [Synth 8-638] synthesizing module 'bd_3016' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/hdl/bd_3016.v:13]
INFO: [Synth 8-638] synthesizing module 'bd_3016_dlmb_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_3/synth/bd_3016_dlmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lmb_v10' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-638] synthesizing module 'FDS' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'FDS' (71#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:4087]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10' (72#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_3016_dlmb_0' (73#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_3/synth/bd_3016_dlmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'bd_3016_dlmb_cntlr_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_4/synth/bd_3016_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask' (74#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux' (75#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr' (76#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'bd_3016_dlmb_cntlr_0' (77#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_4/synth/bd_3016_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_3016_ilmb_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_2/synth/bd_3016_ilmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'lmb_v10__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'lmb_v10__parameterized1' (77#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/162e/hdl/lmb_v10_v3_0_vh_rfs.vhd:140]
INFO: [Synth 8-256] done synthesizing module 'bd_3016_ilmb_0' (78#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_2/synth/bd_3016_ilmb_0.vhd:89]
INFO: [Synth 8-638] synthesizing module 'bd_3016_ilmb_cntlr_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_5/synth/bd_3016_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized0' (78#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized1' (78#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized1' (78#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'bd_3016_ilmb_cntlr_0' (79#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_5/synth/bd_3016_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_3016_iomodule_0_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_10/synth/bd_3016_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'iomodule' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:5720]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_0_6_pselect_mask' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:5374]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_0_6_pselect_mask' (80#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:5374]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_0_6_pselect_mask__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:5374]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_0_6_pselect_mask__parameterized0' (80#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:5374]
INFO: [Synth 8-638] synthesizing module 'Iomodule_core' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:4387]
INFO: [Synth 8-638] synthesizing module 'FIT_Module' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:1392]
INFO: [Synth 8-256] done synthesizing module 'FIT_Module' (81#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:1392]
INFO: [Synth 8-638] synthesizing module 'PIT_Module' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:2620]
INFO: [Synth 8-256] done synthesizing module 'PIT_Module' (82#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:2620]
INFO: [Synth 8-638] synthesizing module 'GPO_Module' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:1977]
INFO: [Synth 8-256] done synthesizing module 'GPO_Module' (83#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:1977]
INFO: [Synth 8-638] synthesizing module 'GPI_Module' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:1811]
INFO: [Synth 8-256] done synthesizing module 'GPI_Module' (84#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:1811]
INFO: [Synth 8-638] synthesizing module 'intr_ctrl' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:2131]
INFO: [Synth 8-638] synthesizing module 'iomodule_v3_0_6_MB_FDR' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:559]
INFO: [Synth 8-256] done synthesizing module 'iomodule_v3_0_6_MB_FDR' (85#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:559]
INFO: [Synth 8-256] done synthesizing module 'intr_ctrl' (86#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:2131]
INFO: [Synth 8-256] done synthesizing module 'Iomodule_core' (87#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:4387]
INFO: [Synth 8-256] done synthesizing module 'iomodule' (88#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/0866/hdl/iomodule_v3_0_vh_rfs.vhd:5720]
INFO: [Synth 8-256] done synthesizing module 'bd_3016_iomodule_0_0' (89#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_10/synth/bd_3016_iomodule_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'bd_3016_lmb_bram_I_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_6/synth/bd_3016_lmb_bram_I_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'bd_3016_lmb_bram_I_0' (100#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_6/synth/bd_3016_lmb_bram_I_0.vhd:78]
INFO: [Synth 8-638] synthesizing module 'bd_3016_microblaze_I_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_0/synth/bd_3016_microblaze_I_0.vhd:118]
INFO: [Synth 8-256] done synthesizing module 'bd_3016_microblaze_I_0' (151#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_0/synth/bd_3016_microblaze_I_0.vhd:118]
INFO: [Synth 8-638] synthesizing module 'bd_3016_rst_0_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_1/synth/bd_3016_rst_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (152#1) [/home/joshbohde/xilinix/SDx/2016.3/Vivado/scripts/rt/data/unisim_comp.v:43312]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (153#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/52cb/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (154#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (155#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (156#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (157#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/04b4/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'bd_3016_rst_0_0' (158#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_1/synth/bd_3016_rst_0_0.vhd:71]
INFO: [Synth 8-638] synthesizing module 'bd_3016_second_dlmb_cntlr_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_7/synth/bd_3016_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized1' (158#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized3' (158#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized3' (158#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'bd_3016_second_dlmb_cntlr_0' (159#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_7/synth/bd_3016_second_dlmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_3016_second_ilmb_cntlr_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_8/synth/bd_3016_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr__parameterized5' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-638] synthesizing module 'lmb_mux__parameterized5' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-638] synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr_v4_0_10_pselect_mask__parameterized2' (159#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2121]
INFO: [Synth 8-256] done synthesizing module 'lmb_mux__parameterized5' (159#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:2601]
INFO: [Synth 8-256] done synthesizing module 'lmb_bram_if_cntlr__parameterized5' (159#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ipshared/f4d9/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd:3106]
INFO: [Synth 8-256] done synthesizing module 'bd_3016_second_ilmb_cntlr_0' (160#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_8/synth/bd_3016_second_ilmb_cntlr_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'bd_3016_second_lmb_bram_I_0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_9/synth/bd_3016_second_lmb_bram_I_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'bd_3016_second_lmb_bram_I_0' (161#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/ip/ip_9/synth/bd_3016_second_lmb_bram_I_0.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'bd_3016' (162#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/bd_0/hdl/bd_3016.v:13]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_ddrmem_0_microblaze_mcs' (163#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/ip_0/synth/xcl_design_ddrmem_0_microblaze_mcs.v:60]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_ddrmem_0_ddr3_cal_riu' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/xcl_design_ddrmem_0_ddr3_cal_riu.sv:85]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized4' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized4' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized5' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized5' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized6' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized6' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized7' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized7' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized8' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized8' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized9' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized9' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized10' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized10' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized11' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized11' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized12' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized12' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized13' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized13' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized14' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized14' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized15' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized15' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized16' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized16' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized17' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized17' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized18' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_cal_sync__parameterized18' (164#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/cal/ddr3_v1_3_cal_sync.sv:68]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_ddrmem_0_ddr3_mem_intfc' (165#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/ip_top/xcl_design_ddrmem_0_ddr3_mem_intfc.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi.sv:83]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_register_slice' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_register_slice.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axic_register_slice' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axic_register_slice' (166#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axic_register_slice__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axic_register_slice__parameterized0' (166#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axic_register_slice__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axic_register_slice__parameterized1' (166#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axic_register_slice.sv:77]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axic_register_slice__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axic_register_slice__parameterized2' (166#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axic_register_slice.sv:77]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_register_slice' (167#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_register_slice.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_aw_channel' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_aw_channel.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_cmd_translator' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_incr_cmd' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_incr_cmd.sv:76]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_incr_cmd' (168#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_incr_cmd.sv:76]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_wrap_cmd' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_wrap_cmd' (169#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_cmd_translator' (170#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_wr_cmd_fsm' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_wr_cmd_fsm.sv:89]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_wr_cmd_fsm' (171#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_wr_cmd_fsm.sv:89]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_aw_channel' (172#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_aw_channel.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_w_channel' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_w_channel.sv:76]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_w_channel' (173#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_w_channel.sv:76]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_b_channel' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_b_channel.sv:97]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_fifo' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_fifo' (174#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_b_channel' (175#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_b_channel.sv:97]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ar_channel' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_ar_channel.sv:67]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_cmd_translator__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_incr_cmd__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_incr_cmd.sv:76]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_incr_cmd__parameterized0' (175#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_incr_cmd.sv:76]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_wrap_cmd__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_wrap_cmd__parameterized0' (175#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_wrap_cmd.sv:111]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_cmd_translator__parameterized0' (175#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_cmd_translator.sv:70]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_cmd_fsm' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_cmd_fsm.sv:85]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_cmd_fsm' (176#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_cmd_fsm.sv:85]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ar_channel' (177#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_ar_channel.sv:67]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_r_channel' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_r_channel.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_fifo__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_fifo__parameterized0' (177#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_fifo.sv:82]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_fifo__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_fifo__parameterized1' (177#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_fifo.sv:82]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_r_channel' (178#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_r_channel.sv:78]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_cmd_arbiter' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_cmd_arbiter.sv:73]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_cmd_arbiter' (179#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi_cmd_arbiter.sv:73]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi' (180#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi/ddr3_v1_3_axi.sv:83]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_top' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_top.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_write' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_write.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_addr_decode' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_addr_decode.sv:61]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_addr_decode' (181#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_addr_decode.sv:61]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_write' (182#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_write.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_read' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_read.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_addr_decode__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_addr_decode.sv:61]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_addr_decode__parameterized0' (182#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_addr_decode.sv:61]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_read' (183#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_read.sv:68]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg_bank' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg_bank.sv:61]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized0' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized0' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized1' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized1' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized2' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized2' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized3' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized3' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized4' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized4' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized5' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized5' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized6' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized6' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized7' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized7' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized8' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized8' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized9' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized9' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized10' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized10' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized11' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized11' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized12' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized12' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized13' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized13' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized14' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized14' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized15' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized15' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized16' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized16' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-638] synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized17' [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg__parameterized17' (184#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg.sv:74]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_reg_bank' (185#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_reg_bank.sv:61]
INFO: [Synth 8-256] done synthesizing module 'ddr3_v1_3_0_axi_ctrl_top' (186#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/axi_ctrl/ddr3_v1_3_axi_ctrl_top.sv:68]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_ddrmem_0_ddr3' (187#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/ip_top/xcl_design_ddrmem_0_ddr3.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xcl_design_ddrmem_0' (188#1) [/home/joshbohde/code/nerabus/refdesign_test/adm-pcie-ku3_2ddr_3.1/adm-pcie-ku3_2ddr_3.1.srcs/sources_1/bd/xcl_design/ip/xcl_design_ddrmem_0/rtl/ip_top/xcl_design_ddrmem_0.sv:73]
Finished RTL Elaboration : Time (s): cpu = 00:01:49 ; elapsed = 00:01:58 . Memory (MB): peak = 2019.277 ; gain = 1108.336 ; free physical = 4626 ; free virtual = 7039
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:52 ; elapsed = 00:02:01 . Memory (MB): peak = 2019.277 ; gain = 1108.336 ; free physical = 4624 ; free virtual = 7038
INFO: [Device 21-403] Loading part xcku060-ffva1156-2-e
Constraint Validation Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2577.152 ; gain = 4.996 ; free physical = 4141 ; free virtual = 6557
Finished Constraint Validation : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 2577.152 ; gain = 1666.211 ; free physical = 4140 ; free virtual = 6556
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:37 ; elapsed = 00:02:39 . Memory (MB): peak = 2577.152 ; gain = 1666.211 ; free physical = 4139 ; free virtual = 6555
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:38 ; elapsed = 00:02:40 . Memory (MB): peak = 2577.152 ; gain = 1666.211 ; free physical = 4014 ; free virtual = 6430
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:04 ; elapsed = 00:03:06 . Memory (MB): peak = 2577.152 ; gain = 1666.211 ; free physical = 1604 ; free virtual = 4020
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:05 ; elapsed = 00:04:08 . Memory (MB): peak = 2577.152 ; gain = 1666.211 ; free physical = 703 ; free virtual = 3127
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------+---------------------+---------------+----------------+
|Module Name               | RTL Object          | Depth x Width | Implemented As | 
+--------------------------+---------------------+---------------+----------------+
|ddr3_v1_3_0_cal_cplx_data | rd_addr_101_reg_rep | 256x16        | Block RAM      | 
+--------------------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name          | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|ddr3_v1_3_0_bram_tdp | mem_reg    | 4 K x 9(WRITE_FIRST)   | W | R | 4 K x 9(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
+---------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:15 ; elapsed = 00:04:17 . Memory (MB): peak = 2727.152 ; gain = 1816.211 ; free physical = 523 ; free virtual = 2947
Finished Timing Optimization : Time (s): cpu = 00:05:06 ; elapsed = 00:05:09 . Memory (MB): peak = 2995.930 ; gain = 2084.988 ; free physical = 335 ; free virtual = 2763
Finished Technology Mapping : Time (s): cpu = 00:05:30 ; elapsed = 00:05:32 . Memory (MB): peak = 3007.852 ; gain = 2096.910 ; free physical = 220 ; free virtual = 1574
Finished IO Insertion : Time (s): cpu = 00:05:41 ; elapsed = 00:05:44 . Memory (MB): peak = 3007.852 ; gain = 2096.910 ; free physical = 217 ; free virtual = 1574
Finished Renaming Generated Instances : Time (s): cpu = 00:05:42 ; elapsed = 00:05:44 . Memory (MB): peak = 3007.852 ; gain = 2096.910 ; free physical = 217 ; free virtual = 1574
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:05:50 ; elapsed = 00:05:53 . Memory (MB): peak = 3007.852 ; gain = 2096.910 ; free physical = 245 ; free virtual = 1602
Finished Renaming Generated Ports : Time (s): cpu = 00:05:51 ; elapsed = 00:05:53 . Memory (MB): peak = 3007.852 ; gain = 2096.910 ; free physical = 254 ; free virtual = 1611
Finished Handling Custom Attributes : Time (s): cpu = 00:05:53 ; elapsed = 00:05:55 . Memory (MB): peak = 3007.852 ; gain = 2096.910 ; free physical = 253 ; free virtual = 1610
Finished Renaming Generated Nets : Time (s): cpu = 00:05:53 ; elapsed = 00:05:56 . Memory (MB): peak = 3007.852 ; gain = 2096.910 ; free physical = 254 ; free virtual = 1610

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |AND2B1L            |     1|
|2     |BITSLICE_CONTROL   |     6|
|3     |BITSLICE_CONTROL_1 |     9|
|4     |BITSLICE_CONTROL_2 |     9|
|5     |BUFG               |     9|
|6     |CARRY8             |    32|
|7     |DSP48E1            |     3|
|8     |LUT1               |   500|
|9     |LUT2               |  1868|
|10    |LUT3               |  6132|
|11    |LUT4               |  4232|
|12    |LUT5               |  4417|
|13    |LUT6               |  7810|
|14    |LUT6_2             |    63|
|15    |MMCME3_ADV         |     1|
|16    |MULT_AND           |     1|
|17    |MUXCY_L            |   154|
|18    |MUXF7              |   466|
|19    |MUXF8              |    28|
|20    |PLLE3_ADV          |     3|
|21    |RAM32M             |   291|
|22    |RAMB18E2_1         |     1|
|23    |RAMB36E2           |     1|
|24    |RAMB36E2_1         |    16|
|25    |RAMB36E2_2         |     8|
|26    |RIU_OR             |    12|
|27    |RXTX_BITSLICE      |    14|
|28    |RXTX_BITSLICE_1    |    25|
|29    |RXTX_BITSLICE_2    |    72|
|30    |SRL16              |     1|
|31    |SRL16E             |    76|
|32    |SRL16E_2           |     6|
|33    |SRLC32E            |   516|
|34    |SRLC32E_1          |     1|
|35    |TX_BITSLICE_TRI    |    24|
|36    |XORCY              |   126|
|37    |FDE                |    32|
|38    |FDPE               |     2|
|39    |FDR                |    97|
|40    |FDRE               | 22863|
|41    |FDS                |     3|
|42    |FDSE               |   793|
|43    |IBUFDS             |     1|
|44    |IOBUF              |    72|
|45    |IOBUFDS            |     9|
|46    |OBUF               |    29|
|47    |OBUFDS             |     2|
+------+-------------------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:05:53 ; elapsed = 00:05:56 . Memory (MB): peak = 3007.852 ; gain = 2096.910 ; free physical = 254 ; free virtual = 1610
synth_design: Time (s): cpu = 00:06:06 ; elapsed = 00:06:08 . Memory (MB): peak = 3051.957 ; gain = 1698.578 ; free physical = 4821 ; free virtual = 6230
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3075.969 ; gain = 24.012 ; free physical = 4806 ; free virtual = 6227
write_vhdl: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3075.969 ; gain = 0.000 ; free physical = 4749 ; free virtual = 6226
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3075.969 ; gain = 0.000 ; free physical = 4734 ; free virtual = 6222
