INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/project_1/project_1.srcs/sources_1/imports/HW4_109700006/ALU_1bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_1bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/project_1/project_1.srcs/sources_1/imports/HW4_109700006/Full_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/project_1/project_1.srcs/sources_1/imports/HW4_109700006/Zero_Filled.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Zero_Filled
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/TEMP/uuu/.data/home/JJmow/Labs/computerOrg/project_1/project_1.srcs/sim_1/imports/HW4_109700006/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module ALU_Ctrl
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-311] analyzing module Decoder
WARNING: [VRFC 10-3028] 'RegDst_o' was previously declared with a range [C:/Users/USER/Downloads/HW4_109700006/Decoder.v:17]
INFO: [VRFC 10-311] analyzing module Instr_Memory
INFO: [VRFC 10-311] analyzing module Mux2to1
INFO: [VRFC 10-311] analyzing module Mux3to1
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-311] analyzing module Reg_File
INFO: [VRFC 10-311] analyzing module Shifter
INFO: [VRFC 10-311] analyzing module Sign_Extend
INFO: [VRFC 10-311] analyzing module Simple_Single_CPU
INFO: [VRFC 10-311] analyzing module Zero_Filled
WARNING: [VRFC 10-3609] overwriting previous definition of module 'Zero_Filled' [C:/Users/USER/Downloads/HW4_109700006/Zero_Filled.v:1]
INFO: [VRFC 10-311] analyzing module TestBench
