Release 14.4 - xst P.49d (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top_module.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "top_module"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "clk_div.v" in library work
Compiling verilog file "selector.v" in library work
Module <clk_div> compiled
Compiling verilog file "ipcore_dir/memy.v" in library work
Module <selector> compiled
Compiling verilog file "display_seg.v" in library work
Module <memy> compiled
Compiling verilog file "counter_time.v" in library work
Module <display_seg> compiled
Compiling verilog file "counter.v" in library work
Module <counter_time> compiled
Compiling verilog file "stopwatch.v" in library work
Module <counter> compiled
Compiling verilog file "sev_seg_disp.v" in library work
Module <stopwatch> compiled
Compiling verilog file "memory_controller.v" in library work
Module <sev_seg_disp> compiled
Compiling verilog file "top_module.v" in library work
Module <memory_controller> compiled
Module <top_module> compiled
No errors in compilation
Analysis of file <"top_module.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <top_module> in library <work> with parameters.
	CLK_DIV_MAX = "00000010111110101111000010000000"
	CLK_DIV_WIDTH = "00000000000000000000000000011010"
	COUNTER_MAX = "00000000000000000000000000010000"
	COUNTER_WIDTH = "00000000000000000000000000000100"

Analyzing hierarchy for module <clk_div> in library <work> with parameters.
	HALF_COUNT = "00000001011111010111100000111111"
	MAX = "00000010111110101111000010000000"
	WIDTH = "00000000000000000000000000011010"

Analyzing hierarchy for module <stopwatch> in library <work>.

Analyzing hierarchy for module <memory_controller> in library <work>.

Analyzing hierarchy for module <counter> in library <work> with parameters.
	MAX = "00000000000000000000000000010000"
	WIDTH = "00000000000000000000000000000100"

Analyzing hierarchy for module <sev_seg_disp> in library <work>.

Analyzing hierarchy for module <counter_time> in library <work> with parameters.
	MAX = "00000000000000000000000000001010"
	WIDTH = "00000000000000000000000000000100"

Analyzing hierarchy for module <counter_time> in library <work> with parameters.
	MAX = "00000000000000000000000000000110"
	WIDTH = "00000000000000000000000000000100"

Analyzing hierarchy for module <selector> in library <work>.

Analyzing hierarchy for module <display_seg> in library <work>.

Analyzing hierarchy for module <clk_div> in library <work> with parameters.
	HALF_COUNT = "00000000000000000110000110100111"
	MAX = "00000000000000001100001101010000"
	WIDTH = "00000000000000000000000000011010"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <top_module>.
	CLK_DIV_MAX = 32'sb00000010111110101111000010000000
	CLK_DIV_WIDTH = 32'sb00000000000000000000000000011010
	COUNTER_MAX = 32'sb00000000000000000000000000010000
	COUNTER_WIDTH = 32'sb00000000000000000000000000000100
Module <top_module> is correct for synthesis.
 
Analyzing module <clk_div.1> in library <work>.
	HALF_COUNT = 32'sb00000001011111010111100000111111
	MAX = 32'sb00000010111110101111000010000000
	WIDTH = 32'sb00000000000000000000000000011010
Module <clk_div.1> is correct for synthesis.
 
Analyzing module <stopwatch> in library <work>.
Module <stopwatch> is correct for synthesis.
 
Analyzing module <memory_controller> in library <work>.
WARNING:Xst:2211 - "ipcore_dir/memy.v" line 44: Instantiating black box module <memy>.
Module <memory_controller> is correct for synthesis.
 
Analyzing module <counter> in library <work>.
	MAX = 32'sb00000000000000000000000000010000
	WIDTH = 32'sb00000000000000000000000000000100
Module <counter> is correct for synthesis.
 
Analyzing module <sev_seg_disp> in library <work>.
Module <sev_seg_disp> is correct for synthesis.
 
Analyzing module <counter_time.1> in library <work>.
	MAX = 32'sb00000000000000000000000000001010
	WIDTH = 32'sb00000000000000000000000000000100
Module <counter_time.1> is correct for synthesis.
 
Analyzing module <counter_time.2> in library <work>.
	MAX = 32'sb00000000000000000000000000000110
	WIDTH = 32'sb00000000000000000000000000000100
Module <counter_time.2> is correct for synthesis.
 
Analyzing module <selector> in library <work>.
Module <selector> is correct for synthesis.
 
Analyzing module <clk_div.2> in library <work>.
	HALF_COUNT = 32'sb00000000000000000110000110100111
	MAX = 32'sb00000000000000001100001101010000
	WIDTH = 32'sb00000000000000000000000000011010
Module <clk_div.2> is correct for synthesis.
 
Analyzing module <display_seg> in library <work>.
Module <display_seg> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <cnt_next> in unit <selector> has a constant value of 00 during circuit operation. The register is replaced by logic.

Synthesizing Unit <clk_div_1>.
    Related source file is "clk_div.v".
    Found 26-bit register for signal <count_ff>.
    Found 26-bit adder for signal <count_next$addsub0000> created at line 46.
    Found 1-bit register for signal <drive_ff>.
    Found 26-bit comparator less for signal <drive_next$cmp_lt0000> created at line 47.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <clk_div_1> synthesized.


Synthesizing Unit <stopwatch>.
    Related source file is "stopwatch.v".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state_reg> of Case statement line 52 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state_reg> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:1799 - State 00 is never reached in FSM <state_reg>.
    Found finite state machine <FSM_0> for signal <state_reg>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Reset              | rst_in                    (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | 11                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <stopwatch> synthesized.


Synthesizing Unit <counter>.
    Related source file is "counter.v".
    Found 4-bit register for signal <cnt_ff>.
    Found 4-bit adder for signal <cnt_nxt$addsub0000> created at line 35.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter> synthesized.


Synthesizing Unit <counter_time_1>.
    Related source file is "counter_time.v".
    Found 4-bit register for signal <cnt_ff>.
    Found 4-bit adder for signal <cnt_nxt$addsub0000> created at line 45.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_time_1> synthesized.


Synthesizing Unit <counter_time_2>.
    Related source file is "counter_time.v".
    Found 4-bit register for signal <cnt_ff>.
    Found 4-bit adder for signal <cnt_nxt$addsub0000> created at line 45.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
Unit <counter_time_2> synthesized.


Synthesizing Unit <display_seg>.
    Related source file is "display_seg.v".
    Found 16x7-bit ROM for signal <seg>.
    Summary:
	inferred   1 ROM(s).
Unit <display_seg> synthesized.


Synthesizing Unit <clk_div_2>.
    Related source file is "clk_div.v".
    Found 26-bit register for signal <count_ff>.
    Found 26-bit adder for signal <count_next$addsub0000> created at line 46.
    Found 1-bit register for signal <drive_ff>.
    Found 26-bit comparator less for signal <drive_next$cmp_lt0000> created at line 47.
    Summary:
	inferred  27 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   1 Comparator(s).
Unit <clk_div_2> synthesized.


Synthesizing Unit <memory_controller>.
    Related source file is "memory_controller.v".
WARNING:Xst:1305 - Output <time_out> is never assigned. Tied to value 0.
WARNING:Xst:646 - Signal <data_out<15:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <ctrl> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <start>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 0                                              |
    | Outputs            | 5                                              |
    | Clock              | fast_clk                  (rising_edge)        |
    | Power Up State     | 001                                            |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 3-bit register for signal <ctrl_out>.
    Found 5-bit register for signal <addr_data_rd>.
    Found 5-bit register for signal <addr_data_wr>.
    Found 16-bit register for signal <data_in>.
    Found 1-bit register for signal <wr_en>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  30 D-type flip-flop(s).
Unit <memory_controller> synthesized.


Synthesizing Unit <selector>.
    Related source file is "selector.v".
WARNING:Xst:647 - Input <rst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <digit_to_update> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cnt_next> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit 4-to-1 multiplexer for signal <data_out>.
    Found 1-of-4 decoder for signal <sel>.
    Found 2-bit up counter for signal <cnt>.
    Summary:
	inferred   1 Counter(s).
	inferred   4 Multiplexer(s).
	inferred   1 Decoder(s).
Unit <selector> synthesized.


Synthesizing Unit <sev_seg_disp>.
    Related source file is "sev_seg_disp.v".
Unit <sev_seg_disp> synthesized.


Synthesizing Unit <top_module>.
    Related source file is "top_module.v".
Unit <top_module> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 26-bit adder                                          : 2
 4-bit adder                                           : 6
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 15
 1-bit register                                        : 3
 16-bit register                                       : 1
 26-bit register                                       : 2
 3-bit register                                        : 1
 4-bit register                                        : 6
 5-bit register                                        : 2
# Comparators                                          : 2
 26-bit comparator less                                : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <mem_ctrl/start/FSM> on signal <start[1:5]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00010
 001   | 00001
 010   | 10000
 011   | 01000
 100   | 00100
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <stopwatch_inst/state_reg/FSM> on signal <state_reg[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | unreached
 01    | 01
 10    | 10
 11    | 11
-------------------
Reading core <ipcore_dir/memy.ngc>.
Loading core <memy> for timing and area information for instance <data_mem>.
WARNING:Xst:1426 - The value init of the FF/Latch FFd5 hinder the constant cleaning in the block FSM.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <addr_data_wr_4> has a constant value of 0 in block <mem_ctrl>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <addr_data_rd_4> has a constant value of 0 in block <mem_ctrl>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 8
 26-bit adder                                          : 2
 4-bit adder                                           : 6
# Counters                                             : 1
 2-bit up counter                                      : 1
# Registers                                            : 108
 Flip-Flops                                            : 108
# Comparators                                          : 2
 26-bit comparator less                                : 2
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1
# Decoders                                             : 1
 1-of-4 decoder                                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch FSM_FFd5 hinder the constant cleaning in the block FSM_1-parent.
   You should achieve better results by setting this init to 0.
WARNING:Xst:1293 - FF/Latch <addr_data_wr_4> has a constant value of 0 in block <memory_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <addr_data_rd_4> has a constant value of 0 in block <memory_controller>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <top_module> ...

Optimizing unit <clk_div_1> ...

Optimizing unit <counter> ...

Optimizing unit <counter_time_1> ...

Optimizing unit <counter_time_2> ...

Optimizing unit <clk_div_2> ...

Optimizing unit <memory_controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block top_module, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 115
 Flip-Flops                                            : 115

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : top_module.ngr
Top Level Output File Name         : top_module
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 357
#      GND                         : 2
#      INV                         : 8
#      LUT1                        : 54
#      LUT2                        : 48
#      LUT2_D                      : 1
#      LUT3                        : 34
#      LUT3_D                      : 1
#      LUT3_L                      : 1
#      LUT4                        : 54
#      LUT4_D                      : 3
#      LUT4_L                      : 3
#      MUXCY                       : 87
#      MUXF5                       : 7
#      VCC                         : 2
#      XORCY                       : 52
# FlipFlops/Latches                : 115
#      FD                          : 5
#      FDC                         : 51
#      FDE                         : 7
#      FDP                         : 2
#      FDR                         : 41
#      FDS                         : 9
# RAMS                             : 1
#      RAMB16_S36_S36              : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 5
#      OBUF                        : 15
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      114  out of   4656     2%  
 Number of Slice Flip Flops:            115  out of   9312     1%  
 Number of 4 input LUTs:                207  out of   9312     2%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    232     9%  
 Number of BRAMs:                         1  out of     20     5%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 90    |
display/s/clk_div_inst/drive_ff    | NONE(display/s/cnt_1)  | 2     |
clk_div_inst/drive_ff1             | BUFG                   | 24    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------+----------------------------+-------+
Control Signal                                   | Buffer(FF name)            | Load  |
-------------------------------------------------+----------------------------+-------+
rst                                              | IBUF                       | 33    |
rst_counter(stopwatch_inst/state_reg_FSM_Out21:O)| NONE(counter_inst/cnt_ff_0)| 20    |
-------------------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.137ns (Maximum Frequency: 162.946MHz)
   Minimum input arrival time before clock: 4.934ns
   Maximum output required time after clock: 8.070ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.137ns (frequency: 162.946MHz)
  Total number of paths / destination ports: 2362 / 165
-------------------------------------------------------------------------
Delay:               6.137ns (Levels of Logic = 27)
  Source:            clk_div_inst/count_ff_1 (FF)
  Destination:       clk_div_inst/count_ff_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clk_div_inst/count_ff_1 to clk_div_inst/count_ff_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  clk_div_inst/count_ff_1 (clk_div_inst/count_ff_1)
     LUT1:I0->O            1   0.704   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<1>_rt (clk_div_inst/Madd_count_next_addsub0000_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<1> (clk_div_inst/Madd_count_next_addsub0000_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<2> (clk_div_inst/Madd_count_next_addsub0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<3> (clk_div_inst/Madd_count_next_addsub0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<4> (clk_div_inst/Madd_count_next_addsub0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<5> (clk_div_inst/Madd_count_next_addsub0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<6> (clk_div_inst/Madd_count_next_addsub0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<7> (clk_div_inst/Madd_count_next_addsub0000_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<8> (clk_div_inst/Madd_count_next_addsub0000_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<9> (clk_div_inst/Madd_count_next_addsub0000_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<10> (clk_div_inst/Madd_count_next_addsub0000_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<11> (clk_div_inst/Madd_count_next_addsub0000_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<12> (clk_div_inst/Madd_count_next_addsub0000_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<13> (clk_div_inst/Madd_count_next_addsub0000_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<14> (clk_div_inst/Madd_count_next_addsub0000_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<15> (clk_div_inst/Madd_count_next_addsub0000_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<16> (clk_div_inst/Madd_count_next_addsub0000_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<17> (clk_div_inst/Madd_count_next_addsub0000_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<18> (clk_div_inst/Madd_count_next_addsub0000_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<19> (clk_div_inst/Madd_count_next_addsub0000_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<20> (clk_div_inst/Madd_count_next_addsub0000_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<21> (clk_div_inst/Madd_count_next_addsub0000_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<22> (clk_div_inst/Madd_count_next_addsub0000_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<23> (clk_div_inst/Madd_count_next_addsub0000_cy<23>)
     MUXCY:CI->O           0   0.059   0.000  clk_div_inst/Madd_count_next_addsub0000_cy<24> (clk_div_inst/Madd_count_next_addsub0000_cy<24>)
     XORCY:CI->O           1   0.804   0.499  clk_div_inst/Madd_count_next_addsub0000_xor<25> (clk_div_inst/count_next_addsub0000<25>)
     LUT2:I1->O            1   0.704   0.000  clk_div_inst/count_next<25>1 (clk_div_inst/count_next<25>)
     FDC:D                     0.308          clk_div_inst/count_ff_25
    ----------------------------------------
    Total                      6.137ns (4.932ns logic, 1.205ns route)
                                       (80.4% logic, 19.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'display/s/clk_div_inst/drive_ff'
  Clock period: 2.682ns (frequency: 372.856MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.682ns (Levels of Logic = 1)
  Source:            display/s/cnt_0 (FF)
  Destination:       display/s/cnt_1 (FF)
  Source Clock:      display/s/clk_div_inst/drive_ff rising
  Destination Clock: display/s/clk_div_inst/drive_ff rising

  Data Path: display/s/cnt_0 to display/s/cnt_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.591   1.079  display/s/cnt_0 (display/s/cnt_0)
     LUT2:I1->O            1   0.704   0.000  display/s/Mcount_cnt_xor<1>11 (Result<1>)
     FD:D                      0.308          display/s/cnt_1
    ----------------------------------------
    Total                      2.682ns (1.603ns logic, 1.079ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_div_inst/drive_ff1'
  Clock period: 5.908ns (frequency: 169.262MHz)
  Total number of paths / destination ports: 183 / 24
-------------------------------------------------------------------------
Delay:               5.908ns (Levels of Logic = 4)
  Source:            display/counter_time_dig_1/cnt_ff_0 (FF)
  Destination:       display/counter_time_dig_3/cnt_ff_3 (FF)
  Source Clock:      clk_div_inst/drive_ff1 rising
  Destination Clock: clk_div_inst/drive_ff1 rising

  Data Path: display/counter_time_dig_1/cnt_ff_0 to display/counter_time_dig_3/cnt_ff_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.591   0.712  display/counter_time_dig_1/cnt_ff_0 (display/counter_time_dig_1/cnt_ff_0)
     LUT2_D:I1->LO         1   0.704   0.104  display/counter_time_dig_1/cnt_nxt<1>21 (N44)
     LUT4:I3->O            6   0.704   0.704  display/counter_time_dig_1/en_next_dig1 (display/en_dig_2)
     LUT3_D:I2->O          6   0.704   0.673  display/counter_time_dig_3/cnt_nxt<1>21 (display/counter_time_dig_3/N3)
     LUT4:I3->O            1   0.704   0.000  display/counter_time_dig_3/cnt_nxt<3>1 (display/counter_time_dig_3/cnt_nxt<3>)
     FDC:D                     0.308          display/counter_time_dig_3/cnt_ff_3
    ----------------------------------------
    Total                      5.908ns (3.715ns logic, 2.193ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_div_inst/drive_ff1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.225ns (Levels of Logic = 2)
  Source:            use_mem (PAD)
  Destination:       mem_ctrl/counter_addr_rd/cnt_ff_0 (FF)
  Destination Clock: clk_div_inst/drive_ff1 rising

  Data Path: use_mem to mem_ctrl/counter_addr_rd/cnt_ff_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  use_mem_IBUF (use_mem_IBUF)
     LUT2:I0->O            1   0.704   0.000  mem_ctrl/counter_addr_rd/cnt_nxt<0>1 (mem_ctrl/counter_addr_rd/cnt_nxt<0>)
     FDC:D                     0.308          mem_ctrl/counter_addr_rd/cnt_ff_0
    ----------------------------------------
    Total                      3.225ns (2.230ns logic, 0.995ns route)
                                       (69.1% logic, 30.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 76 / 31
-------------------------------------------------------------------------
Offset:              4.934ns (Levels of Logic = 4)
  Source:            ctrl<1> (PAD)
  Destination:       mem_ctrl/data_in_0 (FF)
  Destination Clock: clk rising

  Data Path: ctrl<1> to mem_ctrl/data_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.706  ctrl_1_IBUF (ctrl_1_IBUF)
     LUT4_D:I0->LO         1   0.704   0.135  mem_ctrl/data_in_mux0000<15>11 (N42)
     LUT3:I2->O            1   0.704   0.455  mem_ctrl/data_in_mux0000<15>_SW0 (N15)
     LUT3:I2->O            1   0.704   0.000  mem_ctrl/data_in_mux0000<15>1 (mem_ctrl/data_in_mux0000<15>1)
     FDS:D                     0.308          mem_ctrl/data_in_0
    ----------------------------------------
    Total                      4.934ns (3.638ns logic, 1.296ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'display/s/clk_div_inst/drive_ff'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              8.070ns (Levels of Logic = 4)
  Source:            display/s/cnt_0 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      display/s/clk_div_inst/drive_ff rising

  Data Path: display/s/cnt_0 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             14   0.591   1.175  display/s/cnt_0 (display/s/cnt_0)
     LUT3:I0->O            1   0.704   0.000  display/s/Mmux_data_out_31 (display/s/Mmux_data_out_31)
     MUXF5:I1->O           7   0.321   0.883  display/s/Mmux_data_out_2_f5_0 (display/to_update<1>)
     LUT4:I0->O            1   0.704   0.420  display/display1_0_9/Mrom_seg41 (seg_4_OBUF)
     OBUF:I->O                 3.272          seg_4_OBUF (seg<4>)
    ----------------------------------------
    Total                      8.070ns (5.592ns logic, 2.478ns route)
                                       (69.3% logic, 30.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_div_inst/drive_ff1'
  Total number of paths / destination ports: 116 / 11
-------------------------------------------------------------------------
Offset:              7.794ns (Levels of Logic = 4)
  Source:            display/counter_time_dig_3/cnt_ff_2 (FF)
  Destination:       seg<6> (PAD)
  Source Clock:      clk_div_inst/drive_ff1 rising

  Data Path: display/counter_time_dig_3/cnt_ff_2 to seg<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              9   0.591   0.899  display/counter_time_dig_3/cnt_ff_2 (display/counter_time_dig_3/cnt_ff_2)
     LUT3:I1->O            1   0.704   0.000  display/s/Mmux_data_out_32 (display/s/Mmux_data_out_32)
     MUXF5:I1->O           7   0.321   0.883  display/s/Mmux_data_out_2_f5_1 (display/to_update<2>)
     LUT4:I0->O            1   0.704   0.420  display/display1_0_9/Mrom_seg51 (seg_5_OBUF)
     OBUF:I->O                 3.272          seg_5_OBUF (seg<5>)
    ----------------------------------------
    Total                      7.794ns (5.592ns logic, 2.202ns route)
                                       (71.7% logic, 28.3% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.13 secs
 
--> 


Total memory usage is 525812 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    4 (   0 filtered)

