#include <riscv_vector.h>
#include <stdint.h>

vuint16mf4_t test_sf_vc_v_fv_u16mf4(int bit_field26, vuint16mf4_t vs2,
                                    _Float16 fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_u16mf4(0, vs2, fs1, vl);
}

vuint16mf4_t test_sf_vc_v_fv_se_u16mf4(int bit_field26, vuint16mf4_t vs2,
                                       _Float16 fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_se_u16mf4(0, vs2, fs1, vl);
}

vuint16mf2_t test_sf_vc_v_fv_u16mf2(int bit_field26, vuint16mf2_t vs2,
                                    _Float16 fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_u16mf2(0, vs2, fs1, vl);
}

vuint16mf2_t test_sf_vc_v_fv_se_u16mf2(int bit_field26, vuint16mf2_t vs2,
                                       _Float16 fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_se_u16mf2(0, vs2, fs1, vl);
}

vuint16m1_t test_sf_vc_v_fv_u16m1(int bit_field26, vuint16m1_t vs2,
                                  _Float16 fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_u16m1(0, vs2, fs1, vl);
}

vuint16m1_t test_sf_vc_v_fv_se_u16m1(int bit_field26, vuint16m1_t vs2,
                                     _Float16 fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_se_u16m1(0, vs2, fs1, vl);
}

vuint16m2_t test_sf_vc_v_fv_u16m2(int bit_field26, vuint16m2_t vs2,
                                  _Float16 fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_u16m2(0, vs2, fs1, vl);
}

vuint16m2_t test_sf_vc_v_fv_se_u16m2(int bit_field26, vuint16m2_t vs2,
                                     _Float16 fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_se_u16m2(0, vs2, fs1, vl);
}

vuint16m4_t test_sf_vc_v_fv_u16m4(int bit_field26, vuint16m4_t vs2,
                                  _Float16 fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_u16m4(0, vs2, fs1, vl);
}

vuint16m4_t test_sf_vc_v_fv_se_u16m4(int bit_field26, vuint16m4_t vs2,
                                     _Float16 fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_se_u16m4(0, vs2, fs1, vl);
}

vuint16m8_t test_sf_vc_v_fv_u16m8(int bit_field26, vuint16m8_t vs2,
                                  _Float16 fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_u16m8(0, vs2, fs1, vl);
}

vuint16m8_t test_sf_vc_v_fv_se_u16m8(int bit_field26, vuint16m8_t vs2,
                                     _Float16 fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_se_u16m8(0, vs2, fs1, vl);
}

vuint32mf2_t test_sf_vc_v_fv_u32mf2(int bit_field26, vuint32mf2_t vs2,
                                    float fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_u32mf2(0, vs2, fs1, vl);
}

vuint32mf2_t test_sf_vc_v_fv_se_u32mf2(int bit_field26, vuint32mf2_t vs2,
                                       float fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_se_u32mf2(0, vs2, fs1, vl);
}

vuint32m1_t test_sf_vc_v_fv_u32m1(int bit_field26, vuint32m1_t vs2,
                                  float fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_u32m1(0, vs2, fs1, vl);
}

vuint32m1_t test_sf_vc_v_fv_se_u32m1(int bit_field26, vuint32m1_t vs2,
                                     float fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_se_u32m1(0, vs2, fs1, vl);
}

vuint32m2_t test_sf_vc_v_fv_u32m2(int bit_field26, vuint32m2_t vs2,
                                  float fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_u32m2(0, vs2, fs1, vl);
}

vuint32m2_t test_sf_vc_v_fv_se_u32m2(int bit_field26, vuint32m2_t vs2,
                                     float fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_se_u32m2(0, vs2, fs1, vl);
}

vuint32m4_t test_sf_vc_v_fv_u32m4(int bit_field26, vuint32m4_t vs2,
                                  float fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_u32m4(0, vs2, fs1, vl);
}

vuint32m4_t test_sf_vc_v_fv_se_u32m4(int bit_field26, vuint32m4_t vs2,
                                     float fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_se_u32m4(0, vs2, fs1, vl);
}

vuint32m8_t test_sf_vc_v_fv_u32m8(int bit_field26, vuint32m8_t vs2,
                                  float fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_u32m8(0, vs2, fs1, vl);
}

vuint32m8_t test_sf_vc_v_fv_se_u32m8(int bit_field26, vuint32m8_t vs2,
                                     float fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_se_u32m8(0, vs2, fs1, vl);
}

vuint64m1_t test_sf_vc_v_fv_u64m1(int bit_field26, vuint64m1_t vs2,
                                  double fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_u64m1(0, vs2, fs1, vl);
}

vuint64m1_t test_sf_vc_v_fv_se_u64m1(int bit_field26, vuint64m1_t vs2,
                                     double fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_se_u64m1(0, vs2, fs1, vl);
}

vuint64m2_t test_sf_vc_v_fv_u64m2(int bit_field26, vuint64m2_t vs2,
                                  double fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_u64m2(0, vs2, fs1, vl);
}

vuint64m2_t test_sf_vc_v_fv_se_u64m2(int bit_field26, vuint64m2_t vs2,
                                     double fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_se_u64m2(0, vs2, fs1, vl);
}

vuint64m4_t test_sf_vc_v_fv_u64m4(int bit_field26, vuint64m4_t vs2,
                                  double fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_u64m4(0, vs2, fs1, vl);
}

vuint64m4_t test_sf_vc_v_fv_se_u64m4(int bit_field26, vuint64m4_t vs2,
                                     double fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_se_u64m4(0, vs2, fs1, vl);
}

vuint64m8_t test_sf_vc_v_fv_u64m8(int bit_field26, vuint64m8_t vs2,
                                  double fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_u64m8(0, vs2, fs1, vl);
}

vuint64m8_t test_sf_vc_v_fv_se_u64m8(int bit_field26, vuint64m8_t vs2,
                                     double fs1, size_t vl) {
  return __riscv_sf_vc_v_fv_se_u64m8(0, vs2, fs1, vl);
}
