=====
SETUP
0.152
14.336
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.106
initialize/PSRAM_com/n746_s2
12.921
13.546
initialize/PSRAM_com/data_out_0_s1
14.336
=====
SETUP
0.212
13.919
14.132
initialize/PSRAM_com/endcommand_s0
8.598
9.056
n1248_s12
10.707
11.333
n1260_s9
12.820
13.919
i_16_s0
13.919
=====
SETUP
0.234
14.254
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.106
initialize/PSRAM_com/n746_s2
12.921
13.546
initialize/PSRAM_com/data_out_1_s0
14.254
=====
SETUP
0.234
14.254
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.106
initialize/PSRAM_com/n746_s2
12.921
13.546
initialize/PSRAM_com/data_out_2_s0
14.254
=====
SETUP
0.391
14.097
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.106
initialize/PSRAM_com/n738_s0
12.926
13.728
initialize/PSRAM_com/data_out_8_s0
14.097
=====
SETUP
0.391
14.097
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.106
initialize/PSRAM_com/n738_s0
12.926
13.728
initialize/PSRAM_com/data_out_9_s0
14.097
=====
SETUP
0.391
14.097
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.106
initialize/PSRAM_com/n738_s0
12.926
13.728
initialize/PSRAM_com/data_out_10_s0
14.097
=====
SETUP
0.391
14.097
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.106
initialize/PSRAM_com/n738_s0
12.926
13.728
initialize/PSRAM_com/data_out_11_s0
14.097
=====
SETUP
0.543
7.654
8.198
initialize/qpi_on_s2
2.627
3.085
initialize/PSRAM_com/n469_s1
4.397
5.022
initialize/PSRAM_com/n274_s5
5.451
6.550
initialize/PSRAM_com/n274_s0
6.555
7.654
initialize/PSRAM_com/mem_ce_s1
7.654
=====
SETUP
0.564
13.567
14.132
initialize/PSRAM_com/endcommand_s0
8.598
9.056
n1248_s12
10.707
11.333
n1278_s9
12.535
13.567
i_7_s0
13.567
=====
SETUP
0.568
13.920
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.086
initialize/PSRAM_com/n735_s0
12.509
13.134
initialize/PSRAM_com/data_out_15_s0
13.920
=====
SETUP
0.568
13.920
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.086
initialize/PSRAM_com/n735_s0
12.509
13.134
initialize/PSRAM_com/data_out_12_s0
13.920
=====
SETUP
0.568
13.920
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.086
initialize/PSRAM_com/n735_s0
12.509
13.134
initialize/PSRAM_com/data_out_13_s0
13.920
=====
SETUP
0.568
13.920
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.086
initialize/PSRAM_com/n735_s0
12.509
13.134
initialize/PSRAM_com/data_out_14_s0
13.920
=====
SETUP
0.594
13.894
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.106
initialize/PSRAM_com/n742_s0
12.926
13.551
initialize/PSRAM_com/data_out_4_s0
13.894
=====
SETUP
0.594
13.894
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.106
initialize/PSRAM_com/n742_s0
12.926
13.551
initialize/PSRAM_com/data_out_5_s0
13.894
=====
SETUP
0.594
13.894
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.106
initialize/PSRAM_com/n742_s0
12.926
13.551
initialize/PSRAM_com/data_out_6_s0
13.894
=====
SETUP
0.594
13.894
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.106
initialize/PSRAM_com/n742_s0
12.926
13.551
initialize/PSRAM_com/data_out_7_s0
13.894
=====
SETUP
0.602
13.886
14.488
initialize/PSRAM_com/counter_5_s1
8.598
9.056
initialize/PSRAM_com/n735_s2
9.487
10.309
initialize/PSRAM_com/n735_s1
11.284
12.106
initialize/PSRAM_com/n746_s2
12.921
13.546
initialize/PSRAM_com/data_out_3_s0
13.886
=====
SETUP
0.614
7.584
8.198
initialize/qpi_on_s2
2.627
3.085
initialize/PSRAM_com/n469_s2
4.270
5.302
initialize/PSRAM_com/n469_s0
5.313
6.339
initialize/PSRAM_com/n192_s4
6.762
7.584
initialize/PSRAM_com/sendcommand_s1
7.584
=====
SETUP
0.654
7.900
8.554
initialize/qpi_on_s2
2.627
3.085
initialize/PSRAM_com/n469_s2
4.270
5.302
initialize/PSRAM_com/n469_s0
5.313
6.339
initialize/PSRAM_com/sendcommand_s3
6.762
7.564
initialize/PSRAM_com/sendcommand_s1
7.900
=====
SETUP
0.685
13.446
14.132
initialize/PSRAM_com/endcommand_s0
8.598
9.056
n1248_s12
10.707
11.333
n1262_s9
12.820
13.446
i_15_s0
13.446
=====
SETUP
0.774
13.357
14.132
initialize/PSRAM_com/endcommand_s0
8.598
9.056
n1248_s12
10.707
11.333
n1270_s9
12.535
13.357
i_11_s0
13.357
=====
SETUP
0.774
13.357
14.132
initialize/PSRAM_com/endcommand_s0
8.598
9.056
n1248_s12
10.707
11.333
n1266_s9
12.535
13.357
i_13_s0
13.357
=====
SETUP
0.787
13.345
14.132
initialize/PSRAM_com/endcommand_s0
8.598
9.056
n1248_s12
10.707
11.333
n1258_s9
12.523
13.345
i_17_s0
13.345
=====
HOLD
0.561
3.143
2.582
debuttonA/sync_button_debounced/resync_2_s0
2.567
2.901
debuttonA/sync_button_debounced/button_once_s0
3.143
=====
HOLD
0.708
3.275
2.567
UART1/txCounter_7_s2
2.567
2.901
UART1/n1123_s18
2.903
3.275
UART1/txCounter_7_s2
3.275
=====
HOLD
0.708
3.275
2.567
UART1/rxBitNumber_1_s1
2.567
2.901
UART1/n202_s12
2.903
3.275
UART1/rxBitNumber_1_s1
3.275
=====
HOLD
0.708
3.275
2.567
UART1/rxBitNumber_2_s1
2.567
2.901
UART1/n200_s13
2.903
3.275
UART1/rxBitNumber_2_s1
3.275
=====
HOLD
0.708
3.275
2.567
UART1/rxCounter_11_s1
2.567
2.901
UART1/n187_s12
2.903
3.275
UART1/rxCounter_11_s1
3.275
=====
HOLD
0.708
3.275
2.567
initialize/command_5_s2
2.567
2.901
initialize/n134_s2
2.903
3.275
initialize/command_5_s2
3.275
=====
HOLD
0.708
3.275
2.567
initialize/command_7_s2
2.567
2.901
initialize/n84_s4
2.903
3.275
initialize/command_7_s2
3.275
=====
HOLD
0.708
3.275
2.567
initialize/timer_0_s1
2.567
2.901
initialize/n41_s3
2.903
3.275
initialize/timer_0_s1
3.275
=====
HOLD
0.709
3.276
2.567
UART1/txBitNumber_1_s2
2.567
2.901
UART1/n1147_s9
2.904
3.276
UART1/txBitNumber_1_s2
3.276
=====
HOLD
0.709
3.276
2.567
UART1/txCounter_3_s2
2.567
2.901
UART1/n1127_s18
2.904
3.276
UART1/txCounter_3_s2
3.276
=====
HOLD
0.709
3.276
2.567
UART1/txCounter_4_s2
2.567
2.901
UART1/n1126_s18
2.904
3.276
UART1/txCounter_4_s2
3.276
=====
HOLD
0.709
3.276
2.567
UART1/txCounter_6_s2
2.567
2.901
UART1/n1124_s18
2.904
3.276
UART1/txCounter_6_s2
3.276
=====
HOLD
0.709
3.276
2.567
UART1/rxCounter_7_s1
2.567
2.901
UART1/n191_s12
2.904
3.276
UART1/rxCounter_7_s1
3.276
=====
HOLD
0.710
3.278
2.567
UART1/txCounter_1_s2
2.567
2.901
UART1/n1129_s19
2.906
3.278
UART1/txCounter_1_s2
3.278
=====
HOLD
0.710
3.278
2.567
UART1/rxBitNumber_0_s1
2.567
2.901
UART1/n204_s8
2.906
3.278
UART1/rxBitNumber_0_s1
3.278
=====
HOLD
0.710
3.278
2.567
UART1/rxCounter_1_s1
2.567
2.901
UART1/n197_s12
2.906
3.278
UART1/rxCounter_1_s1
3.278
=====
HOLD
0.710
3.278
2.567
UART1/rxCounter_5_s1
2.567
2.901
UART1/n193_s12
2.906
3.278
UART1/rxCounter_5_s1
3.278
=====
HOLD
0.710
3.278
2.567
i_11_s0
2.567
2.901
n1270_s9
2.906
3.278
i_11_s0
3.278
=====
HOLD
0.710
3.278
2.567
i_16_s0
2.567
2.901
n1260_s9
2.906
3.278
i_16_s0
3.278
=====
HOLD
0.711
3.279
2.567
i_6_s0
2.567
2.901
n1280_s9
2.907
3.279
i_6_s0
3.279
=====
HOLD
0.711
3.279
2.567
i_9_s0
2.567
2.901
n1274_s9
2.907
3.279
i_9_s0
3.279
=====
HOLD
0.711
3.279
2.567
i_13_s0
2.567
2.901
n1266_s9
2.907
3.279
i_13_s0
3.279
=====
HOLD
0.711
3.279
2.567
i_17_s0
2.567
2.901
n1258_s9
2.907
3.279
i_17_s0
3.279
=====
HOLD
0.711
9.242
8.531
initialize/PSRAM_com/counter_4_s1
8.531
8.864
initialize/PSRAM_com/n187_s1
8.870
9.242
initialize/PSRAM_com/counter_4_s1
9.242
=====
HOLD
0.712
3.280
2.567
UART1/txByteCounter_1_s2
2.567
2.901
UART1/n1132_s12
2.908
3.280
UART1/txByteCounter_1_s2
3.280
