Microsemi Corporation - Microsemi Libero Software Release v12.1 (Version 12.600.0.14)

Date      :  Mon Aug  5 10:54:20 2019
Project   :  C:\RISC-V\mi-v
Component :  top_level_sb_sb
Family    :  SmartFusion2


HDL source files for all Synthesis and Simulation tools:
    C:/RISC-V/mi-v/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp.vhd
    C:/RISC-V/mi-v/component/Actel/DirectCore/CoreResetP/7.1.100/rtl/vhdl/core/coreresetp_pcie_hotreset.vhd
    C:/RISC-V/mi-v/component/work/top_level_sb_sb/CCC_0/top_level_sb_sb_CCC_0_FCCC.vhd
    C:/RISC-V/mi-v/component/work/top_level_sb_sb/FABOSC_0/top_level_sb_sb_FABOSC_0_OSC.vhd
    C:/RISC-V/mi-v/component/work/top_level_sb_sb/top_level_sb_sb.vhd
    C:/RISC-V/mi-v/component/work/top_level_sb_sb_MSS/top_level_sb_sb_MSS.vhd

HDL source files for Synopsys SynplifyPro Synthesis tool:
    C:/RISC-V/mi-v/component/Actel/SgCore/OSC/2.0.101/osc_comps.vhd
    C:/RISC-V/mi-v/component/work/top_level_sb_sb_MSS/top_level_sb_sb_MSS_syn.vhd

HDL source files for Mentor Precision Synthesis tool:
    C:/RISC-V/mi-v/component/Actel/SgCore/OSC/2.0.101/osc_comps_pre.vhd
    C:/RISC-V/mi-v/component/work/top_level_sb_sb_MSS/top_level_sb_sb_MSS_pre.vhd

Stimulus files for all Simulation tools:
    C:/RISC-V/mi-v/component/Actel/SmartFusion2MSS/MSS/1.1.500/peripheral_init.bfm
    C:/RISC-V/mi-v/component/work/top_level_sb_sb_MSS/CM3_compile_bfm.tcl
    C:/RISC-V/mi-v/component/work/top_level_sb_sb_MSS/test.bfm
    C:/RISC-V/mi-v/component/work/top_level_sb_sb_MSS/user.bfm

Firmware files for all Software IDE tools:
    C:/RISC-V/mi-v/component/work/top_level_sb_sb_MSS/sys_config_mss_clocks.h

