// Seed: 1432920779
module module_0 (
    output tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input tri id_3,
    output wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    input wand id_7,
    output uwire id_8,
    input supply1 id_9,
    output tri1 id_10
);
  assign id_8 = 1;
  wire id_12;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wor id_2,
    output supply0 id_3
);
  wire id_5;
  wire id_6 = id_2 == id_6;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_2,
      id_0,
      id_1,
      id_3,
      id_2,
      id_0,
      id_3,
      id_0,
      id_3
  );
  assign modCall_1.type_3 = 0;
  id_7(
      .id_0(1), .id_1(id_0)
  );
endmodule
