-makelib xcelium_lib/xil_defaultlib -sv \
  "C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv" \
  "C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv" \
-endlib
-makelib xcelium_lib/xpm \
  "C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd" \
-endlib
-makelib xcelium_lib/microblaze_v11_0_0 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/2ed1/hdl/microblaze_v11_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_awg/ip/design_awg_microblaze_0_1/sim/design_awg_microblaze_0_1.vhd" \
-endlib
-makelib xcelium_lib/lmb_v10_v3_0_9 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/78eb/hdl/lmb_v10_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_awg/ip/design_awg_dlmb_v10_2/sim/design_awg_dlmb_v10_2.vhd" \
  "../../../bd/design_awg/ip/design_awg_ilmb_v10_2/sim/design_awg_ilmb_v10_2.vhd" \
-endlib
-makelib xcelium_lib/lmb_bram_if_cntlr_v4_0_15 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/92fd/hdl/lmb_bram_if_cntlr_v4_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_awg/ip/design_awg_dlmb_bram_if_cntlr_2/sim/design_awg_dlmb_bram_if_cntlr_2.vhd" \
  "../../../bd/design_awg/ip/design_awg_ilmb_bram_if_cntlr_2/sim/design_awg_ilmb_bram_if_cntlr_2.vhd" \
-endlib
-makelib xcelium_lib/blk_mem_gen_v8_4_2 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/37c2/simulation/blk_mem_gen_v8_4.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_awg/ip/design_awg_lmb_bram_2/sim/design_awg_lmb_bram_2.v" \
-endlib
-makelib xcelium_lib/axi_lite_ipif_v3_0_4 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/mdm_v3_2_15 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/41ef/hdl/mdm_v3_2_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_awg/ip/design_awg_mdm_1_2/sim/design_awg_mdm_1_2.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_awg/ip/design_awg_clk_wiz_1_1/design_awg_clk_wiz_1_1_clk_wiz.v" \
  "../../../bd/design_awg/ip/design_awg_clk_wiz_1_1/design_awg_clk_wiz_1_1.v" \
-endlib
-makelib xcelium_lib/lib_cdc_v1_0_2 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/proc_sys_reset_v5_0_13 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_awg/ip/design_awg_rst_clk_wiz_1_100M_1/sim/design_awg_rst_clk_wiz_1_100M_1.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_awg/ipshared/54d1/hdl/awg_axi_v1_0_S00_AXI.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib -sv \
  "../../../bd/design_awg/GeneratorArbitralny/GeneratorArbitralny.srcs/sources_1/imports/rtl/awg_core.sv" \
  "../../../bd/design_awg/GeneratorArbitralny/GeneratorArbitralny.srcs/sources_1/imports/rtl/dds_addr.sv" \
  "../../../bd/design_awg/GeneratorArbitralny/GeneratorArbitralny.srcs/sources_1/imports/rtl/scaler.sv" \
  "../../../bd/design_awg/GeneratorArbitralny/GeneratorArbitralny.srcs/sources_1/imports/rtl/sigma_delta_1st.sv" \
  "../../../bd/design_awg/GeneratorArbitralny/GeneratorArbitralny.srcs/sources_1/new/wave_bram.sv" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_awg/ipshared/54d1/hdl/awg_axi_v1_0.v" \
  "../../../bd/design_awg/ip/design_awg_awg_axi_0_0/sim/design_awg_awg_axi_0_0.v" \
-endlib
-makelib xcelium_lib/generic_baseblocks_v2_1_0 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_infrastructure_v1_1_0 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_register_slice_v2_1_18 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_3 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/64f4/simulation/fifo_generator_vlog_beh.v" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_3 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/64f4/hdl/fifo_generator_v13_2_rfs.vhd" \
-endlib
-makelib xcelium_lib/fifo_generator_v13_2_3 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/64f4/hdl/fifo_generator_v13_2_rfs.v" \
-endlib
-makelib xcelium_lib/axi_data_fifo_v2_1_17 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/axi_crossbar_v2_1_19 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_awg/ip/design_awg_xbar_1/sim/design_awg_xbar_1.v" \
-endlib
-makelib xcelium_lib/lib_pkg_v1_0_2 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/0513/hdl/lib_pkg_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/lib_srl_fifo_v1_0_2 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd" \
-endlib
-makelib xcelium_lib/axi_uartlite_v2_0_22 \
  "../../../../gen_arb_z_ip.srcs/sources_1/bd/design_awg/ipshared/7371/hdl/axi_uartlite_v2_0_vh_rfs.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_awg/ip/design_awg_axi_uartlite_0_0/sim/design_awg_axi_uartlite_0_0.vhd" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  "../../../bd/design_awg/sim/design_awg.v" \
-endlib
-makelib xcelium_lib/xil_defaultlib \
  glbl.v
-endlib

