("halfadd:/\thalfadd verilogIn_batch layout" (("open" (nil hierarchy "/{verilogIn_batch halfadd layout }:a"))) (((-12.065 -10.0) (12.065 10.0)) "a" "Layout" 4))("halfadd:/\thalfadd Verilog_In schematic" (("open" (nil hierarchy "/{Verilog_In halfadd schematic }:a"))) (((-1.225 -2.925) (12.35 5.675)) "a" "Schematics" 5))("halfadd:/\thalfadd Verilog_In functional" (("xtopen" (nil hierarchy "/{Verilog_In halfadd functional}:a"))) nil)("halfadd:/\thalfadd verilogIn_batch symbol" (("open" (nil hierarchy "/{verilogIn_batch halfadd symbol }:a"))) (((-0.79375 -0.5) (0.79375 0.5)) "a" "Symbol" 3))("halfadd:/\thalfadd verilogIn_batch schematic" (("open" (nil hierarchy "/{verilogIn_batch halfadd schematic }:a"))) (((-1.225 -2.925) (12.35 5.675)) "a" "Schematics" 1))("halfadd:/\thalfadd verilogIn_batch functional" (("xtopen" (nil hierarchy "/{verilogIn_batch halfadd functional}:a"))) nil)