 
# Yosys synthesis script for GJC16
# Read source files
read_verilog -sv /nfs_eda_sw/softwares/Raptor/instl_dir/05_15_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/blackbox_models/cell_sim_blackbox.v
verilog_defines 
read_verilog  -I../../../../.././rtl -I../../../../.. -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/15may/Validation/RTL_testcases/GJC-IO-Testcases/GJC16/results_dir/.././rtl  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/15may/Validation/RTL_testcases/GJC-IO-Testcases/GJC16/results_dir/.././rtl/GJC16.v 


# Technology mapping
hierarchy -top GJC16

setattr -set keep 1 w:\clk_i
setattr -set keep 1 w:\data_i
setattr -set keep 1 w:\data_o
setattr -set keep 1 w:\enable
setattr -set keep 1 w:\reset_n


plugin -i synth-rs

synth_rs -tech genesis3 -de -goal delay   -effort high -carry auto   -new_dsp19x2 -new_tdp36k -max_lut 17472 -max_reg 34944 -max_device_dsp 56 -max_device_bram 56 -max_device_carry_length 336 -max_dsp 56 -max_bram 56 -max_carry_length 336  -fsm_encoding onehot   -de_max_threads -1   

write_verilog -noexpr -nodec -norename -v GJC16_post_synth.v
write_blif -param GJC16_post_synth.eblif

plugin -i design-edit
design_edit -tech genesis3 -sdc pin_location_GJC16.sdc -json config.json -w wrapper_GJC16_post_synth.v wrapper_GJC16_post_synth.eblif -pr post_pnr_wrapper_GJC16_post_synth.v post_pnr_wrapper_GJC16_post_synth.eblif
write_verilog -noexpr -nodec -norename -v fabric_GJC16_post_synth.v
write_blif -param fabric_GJC16_post_synth.eblif

  