// Seed: 1477841762
module module_0;
  initial begin
    disable id_1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  always @(negedge id_2) begin
    id_1 = new(1'b0, 1, id_2, 1'b0 - 1);
    id_1 = id_2;
    id_1 <= 1;
    id_1 <= (1);
  end
  wire id_4;
  module_0();
endmodule
module module_2 (
    output tri id_0,
    input tri1 id_1,
    output uwire id_2,
    input supply0 id_3,
    input wire id_4,
    output tri0 id_5
);
  assign id_0 = 1;
  module_0();
endmodule
