Warning (10268): Verilog HDL information at CounterNBit.v(27): always construct contains both blocking and non-blocking assignments File: C:/Users/Kasem/Documents/Quartus_Projects/Servo_Controller/CounterNBit.v Line: 27
