{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669447220409 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669447220410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 26 12:50:20 2022 " "Processing started: Sat Nov 26 12:50:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669447220410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1669447220410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_CPU -c IITB_CPU --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1669447220410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1669447221201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1669447221202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datatypepackage.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file datatypepackage.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataTypePackage " "Found design unit 1: DataTypePackage" {  } { { "DataTypePackage.vhdl" "" { Text "D:/EE_224_Project-master/Code/DataTypePackage.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669447232906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhdl 15 7 " "Found 15 design units, including 7 entities, in source file mux.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux " "Found design unit 1: Mux" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Mux20x16-behave1 " "Found design unit 2: Mux20x16-behave1" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 Mux20x3-behave2 " "Found design unit 3: Mux20x3-behave2" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 127 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 Mux20x2-behave3 " "Found design unit 4: Mux20x2-behave3" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 172 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 Mux20x1-behave4 " "Found design unit 5: Mux20x1-behave4" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 217 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 Mux2x16-behave5 " "Found design unit 6: Mux2x16-behave5" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 262 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 Mux2x3-behave6 " "Found design unit 7: Mux2x3-behave6" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 289 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 Mux2x1-behave7 " "Found design unit 8: Mux2x1-behave7" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 316 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux20x16 " "Found entity 1: Mux20x16" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mux20x3 " "Found entity 2: Mux20x3" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_ENTITY_NAME" "3 Mux20x2 " "Found entity 3: Mux20x2" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_ENTITY_NAME" "4 Mux20x1 " "Found entity 4: Mux20x1" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 209 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mux2x16 " "Found entity 5: Mux2x16" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_ENTITY_NAME" "6 Mux2x3 " "Found entity 6: Mux2x3" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_ENTITY_NAME" "7 Mux2x1 " "Found entity 7: Mux2x1" {  } { { "Mux.vhdl" "" { Text "D:/EE_224_Project-master/Code/Mux.vhdl" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669447232909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file main.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-controller " "Found design unit 1: Main-controller" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669447232909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-behavioural " "Found design unit 1: ALU-behavioural" {  } { { "ALU.vhdl" "" { Text "D:/EE_224_Project-master/Code/ALU.vhdl" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhdl" "" { Text "D:/EE_224_Project-master/Code/ALU.vhdl" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669447232909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-arch " "Found design unit 1: reg-arch" {  } { { "register.vhd" "" { Text "D:/EE_224_Project-master/Code/register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232917 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "register.vhd" "" { Text "D:/EE_224_Project-master/Code/register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669447232917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-memory_arch " "Found design unit 1: memory-memory_arch" {  } { { "memory.vhd" "" { Text "D:/EE_224_Project-master/Code/memory.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232918 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/EE_224_Project-master/Code/memory.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669447232918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-rf " "Found design unit 1: reg_file-rf" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232921 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669447232921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669447232921 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1669447232964 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "reset Main.vhdl(30) " "VHDL Signal Declaration warning at Main.vhdl(30): used explicit default value for signal \"reset\" because signal was never assigned a value" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Design Software" 0 -1 1669447232970 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icode Main.vhdl(133) " "VHDL Process Statement warning at Main.vhdl(133): signal \"icode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232973 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icode Main.vhdl(136) " "VHDL Process Statement warning at Main.vhdl(136): signal \"icode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 136 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232973 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icode Main.vhdl(139) " "VHDL Process Statement warning at Main.vhdl(139): signal \"icode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 139 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232973 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icode Main.vhdl(149) " "VHDL Process Statement warning at Main.vhdl(149): signal \"icode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232973 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icode Main.vhdl(152) " "VHDL Process Statement warning at Main.vhdl(152): signal \"icode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232974 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icode Main.vhdl(155) " "VHDL Process Statement warning at Main.vhdl(155): signal \"icode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232974 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icode Main.vhdl(158) " "VHDL Process Statement warning at Main.vhdl(158): signal \"icode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232974 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icode Main.vhdl(167) " "VHDL Process Statement warning at Main.vhdl(167): signal \"icode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 167 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232974 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icode Main.vhdl(170) " "VHDL Process Statement warning at Main.vhdl(170): signal \"icode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232974 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icode Main.vhdl(173) " "VHDL Process Statement warning at Main.vhdl(173): signal \"icode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 173 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232974 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condcode Main.vhdl(178) " "VHDL Process Statement warning at Main.vhdl(178): signal \"condcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 178 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232974 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FC Main.vhdl(181) " "VHDL Process Statement warning at Main.vhdl(181): signal \"FC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232974 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condcode Main.vhdl(182) " "VHDL Process Statement warning at Main.vhdl(182): signal \"condcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232974 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FZ Main.vhdl(188) " "VHDL Process Statement warning at Main.vhdl(188): signal \"FZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232974 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "condcode Main.vhdl(189) " "VHDL Process Statement warning at Main.vhdl(189): signal \"condcode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232974 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icode Main.vhdl(216) " "VHDL Process Statement warning at Main.vhdl(216): signal \"icode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232974 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icode Main.vhdl(233) " "VHDL Process Statement warning at Main.vhdl(233): signal \"icode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 233 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232974 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icode Main.vhdl(252) " "VHDL Process Statement warning at Main.vhdl(252): signal \"icode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232974 "|Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icode Main.vhdl(263) " "VHDL Process Statement warning at Main.vhdl(263): signal \"icode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Main.vhdl" "" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 263 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447232974 "|Main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:M1 " "Elaborating entity \"memory\" for hierarchy \"memory:M1\"" {  } { { "Main.vhdl" "M1" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669447233086 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk memory.vhd(33) " "VHDL Process Statement warning at memory.vhd(33): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memory.vhd" "" { Text "D:/EE_224_Project-master/Code/memory.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669447233087 "|Main|memory:M1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU1\"" {  } { { "Main.vhdl" "ALU1" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669447233088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:RF1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:RF1\"" {  } { { "Main.vhdl" "RF1" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669447233101 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 reg_file.vhd(62) " "VHDL Process Statement warning at reg_file.vhd(62): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233103 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 reg_file.vhd(64) " "VHDL Process Statement warning at reg_file.vhd(64): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233103 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 reg_file.vhd(66) " "VHDL Process Statement warning at reg_file.vhd(66): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233103 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 reg_file.vhd(68) " "VHDL Process Statement warning at reg_file.vhd(68): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233103 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 reg_file.vhd(70) " "VHDL Process Statement warning at reg_file.vhd(70): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233106 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 reg_file.vhd(72) " "VHDL Process Statement warning at reg_file.vhd(72): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233106 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 reg_file.vhd(74) " "VHDL Process Statement warning at reg_file.vhd(74): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233107 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 reg_file.vhd(76) " "VHDL Process Statement warning at reg_file.vhd(76): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233107 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R0 reg_file.vhd(81) " "VHDL Process Statement warning at reg_file.vhd(81): signal \"R0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233107 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R1 reg_file.vhd(83) " "VHDL Process Statement warning at reg_file.vhd(83): signal \"R1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233107 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R2 reg_file.vhd(85) " "VHDL Process Statement warning at reg_file.vhd(85): signal \"R2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233107 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R3 reg_file.vhd(87) " "VHDL Process Statement warning at reg_file.vhd(87): signal \"R3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233107 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R4 reg_file.vhd(89) " "VHDL Process Statement warning at reg_file.vhd(89): signal \"R4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 89 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233107 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R5 reg_file.vhd(91) " "VHDL Process Statement warning at reg_file.vhd(91): signal \"R5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233107 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R6 reg_file.vhd(93) " "VHDL Process Statement warning at reg_file.vhd(93): signal \"R6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233107 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "R7 reg_file.vhd(95) " "VHDL Process Statement warning at reg_file.vhd(95): signal \"R7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 95 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1669447233108 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D1 reg_file.vhd(59) " "VHDL Process Statement warning at reg_file.vhd(59): inferring latch(es) for signal or variable \"D1\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1669447233108 "|Main|reg_file:RF1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "D2 reg_file.vhd(59) " "VHDL Process Statement warning at reg_file.vhd(59): inferring latch(es) for signal or variable \"D2\", which holds its previous value in one or more paths through the process" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1669447233108 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[0\] reg_file.vhd(59) " "Inferred latch for \"D2\[0\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233109 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[1\] reg_file.vhd(59) " "Inferred latch for \"D2\[1\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233109 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[2\] reg_file.vhd(59) " "Inferred latch for \"D2\[2\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233109 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[3\] reg_file.vhd(59) " "Inferred latch for \"D2\[3\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233112 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[4\] reg_file.vhd(59) " "Inferred latch for \"D2\[4\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233112 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[5\] reg_file.vhd(59) " "Inferred latch for \"D2\[5\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233112 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[6\] reg_file.vhd(59) " "Inferred latch for \"D2\[6\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233112 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[7\] reg_file.vhd(59) " "Inferred latch for \"D2\[7\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233113 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[8\] reg_file.vhd(59) " "Inferred latch for \"D2\[8\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233114 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[9\] reg_file.vhd(59) " "Inferred latch for \"D2\[9\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233114 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[10\] reg_file.vhd(59) " "Inferred latch for \"D2\[10\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233114 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[11\] reg_file.vhd(59) " "Inferred latch for \"D2\[11\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233114 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[12\] reg_file.vhd(59) " "Inferred latch for \"D2\[12\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233114 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[13\] reg_file.vhd(59) " "Inferred latch for \"D2\[13\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233114 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[14\] reg_file.vhd(59) " "Inferred latch for \"D2\[14\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233114 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D2\[15\] reg_file.vhd(59) " "Inferred latch for \"D2\[15\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233114 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[0\] reg_file.vhd(59) " "Inferred latch for \"D1\[0\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233114 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[1\] reg_file.vhd(59) " "Inferred latch for \"D1\[1\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233115 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[2\] reg_file.vhd(59) " "Inferred latch for \"D1\[2\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233115 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[3\] reg_file.vhd(59) " "Inferred latch for \"D1\[3\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233115 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[4\] reg_file.vhd(59) " "Inferred latch for \"D1\[4\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233115 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[5\] reg_file.vhd(59) " "Inferred latch for \"D1\[5\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233115 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[6\] reg_file.vhd(59) " "Inferred latch for \"D1\[6\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233115 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[7\] reg_file.vhd(59) " "Inferred latch for \"D1\[7\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233115 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[8\] reg_file.vhd(59) " "Inferred latch for \"D1\[8\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233116 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[9\] reg_file.vhd(59) " "Inferred latch for \"D1\[9\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233116 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[10\] reg_file.vhd(59) " "Inferred latch for \"D1\[10\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233116 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[11\] reg_file.vhd(59) " "Inferred latch for \"D1\[11\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233116 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[12\] reg_file.vhd(59) " "Inferred latch for \"D1\[12\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233116 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[13\] reg_file.vhd(59) " "Inferred latch for \"D1\[13\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233116 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[14\] reg_file.vhd(59) " "Inferred latch for \"D1\[14\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233116 "|Main|reg_file:RF1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "D1\[15\] reg_file.vhd(59) " "Inferred latch for \"D1\[15\]\" at reg_file.vhd(59)" {  } { { "reg_file.vhd" "" { Text "D:/EE_224_Project-master/Code/reg_file.vhd" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1669447233116 "|Main|reg_file:RF1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x16 Mux2x16:S7 " "Elaborating entity \"Mux2x16\" for hierarchy \"Mux2x16:S7\"" {  } { { "Main.vhdl" "S7" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669447233142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux2x1 Mux2x1:S17_1 " "Elaborating entity \"Mux2x1\" for hierarchy \"Mux2x1:S17_1\"" {  } { { "Main.vhdl" "S17_1" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669447233149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux20x16 Mux20x16:MuxALU_A " "Elaborating entity \"Mux20x16\" for hierarchy \"Mux20x16:MuxALU_A\"" {  } { { "Main.vhdl" "MuxALU_A" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 515 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669447233156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux20x2 Mux20x2:MuxALU_J " "Elaborating entity \"Mux20x2\" for hierarchy \"Mux20x2:MuxALU_J\"" {  } { { "Main.vhdl" "MuxALU_J" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669447233168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux20x1 Mux20x1:MuxT1_E " "Elaborating entity \"Mux20x1\" for hierarchy \"Mux20x1:MuxT1_E\"" {  } { { "Main.vhdl" "MuxT1_E" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669447233173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux20x3 Mux20x3:MuxA1 " "Elaborating entity \"Mux20x3\" for hierarchy \"Mux20x3:MuxA1\"" {  } { { "Main.vhdl" "MuxA1" { Text "D:/EE_224_Project-master/Code/Main.vhdl" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1669447233186 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669447233452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 26 12:50:33 2022 " "Processing ended: Sat Nov 26 12:50:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669447233452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669447233452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669447233452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1669447233452 ""}
