
namespace eval hssi_ss_1 {
  proc get_design_libraries {} {
    set libraries [dict create]
    dict set libraries altera_common_sv_packages             1
    dict set libraries altera_merlin_axi_translator_1950     1
    dict set libraries altera_merlin_master_translator_192   1
    dict set libraries altera_error_response_slave_1931      1
    dict set libraries altera_axi_bridge_1940                1
    dict set libraries altera_avalon_mm_bridge_2010          1
    dict set libraries altera_merlin_slave_translator_191    1
    dict set libraries altera_merlin_axi_master_ni_1980      1
    dict set libraries altera_avalon_sc_fifo_1932            1
    dict set libraries altera_merlin_axi_slave_ni_1990       1
    dict set libraries altera_avalon_st_pipeline_stage_1930  1
    dict set libraries altera_merlin_slave_agent_1921        1
    dict set libraries altera_merlin_router_1921             1
    dict set libraries altera_merlin_traffic_limiter_1921    1
    dict set libraries altera_merlin_burst_adapter_1932      1
    dict set libraries altera_merlin_demultiplexer_1921      1
    dict set libraries altera_merlin_multiplexer_1922        1
    dict set libraries altera_mm_interconnect_1920           1
    dict set libraries altera_merlin_master_agent_1922       1
    dict set libraries hssi_ss_axilite_avmm_bridge_2110      1
    dict set libraries hssi_ss_2500                          1
    dict set libraries altera_avalon_pio_1923                1
    dict set libraries altera_avalon_onchip_memory2_1939     1
    dict set libraries altera_avalon_jtag_uart_1924          1
    dict set libraries altera_reset_controller_1922          1
    dict set libraries intel_niosv_c_unit_120                1
    dict set libraries intel_niosv_c_120                     1
    dict set libraries altera_avalon_timer_1934              1
    dict set libraries hssi_ss_dr_cpu_191                    1
    dict set libraries systemclk_f_300                       1
    dict set libraries altera_eth_1588_tod_2011              1
    dict set libraries eth_f_1400                            1
    dict set libraries altera_iopll_1931                     1
    dict set libraries altera_iopll_reconfig_1940            1
    dict set libraries altera_eth_1588_tod_synchronizer_2005 1
    dict set libraries altera_s10_user_rst_clkgate_1947      1
    dict set libraries hssi_ss_1                             1
    return $libraries
  }
  
  proc get_memory_files {QSYS_SIMDIR} {
    set memory_files [list]
    lappend memory_files "[normalize_path "$QSYS_SIMDIR/../altera_avalon_onchip_memory2_1939/sim/hssi_ss_f_dr_cpu_onchip_memory2_1_onchip_memory2_1.hex"]"
    lappend memory_files "[normalize_path "$QSYS_SIMDIR/../altera_avalon_onchip_memory2_1939/sim/hssi_ss_f_dr_cpu_onchip_memory2_1_onchip_memory2_1_imem.hex"]"
    lappend memory_files "[normalize_path "$QSYS_SIMDIR/../altera_iopll_reconfig_1940/sim/recalibration.mif"]"
    lappend memory_files "[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_f_dr_cpu_onchip_memory2_1_onchip_memory2_1.hex"]"
    lappend memory_files "[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_f_dr_cpu_onchip_memory2_1_onchip_memory2_1_imem.hex"]"
    return $memory_files
  }
  
  proc get_common_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [dict create]
    dict set design_files "altera_common_sv_packages::eth_f_package" "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_package.sv"]\"  -work altera_common_sv_packages"
    return $design_files
  }
  
  proc get_design_files {USER_DEFINED_COMPILE_OPTIONS USER_DEFINED_VERILOG_COMPILE_OPTIONS USER_DEFINED_VHDL_COMPILE_OPTIONS QSYS_SIMDIR} {
    set design_files [list]
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_translator_1950/sim/hssi_ss_1_altera_merlin_axi_translator_1950_yxywpoy.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_translator_1950"         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_master_translator_192/sim/hssi_ss_1_altera_merlin_master_translator_192_lykd4la.sv"]\" -L altera_common_sv_packages -work altera_merlin_master_translator_192"   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_error_response_slave_1931/sim/altera_error_response_slave.sv"]\" -L altera_common_sv_packages -work altera_error_response_slave_1931"                                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_error_response_slave_1931/sim/altera_error_response_slave_resp_logic.sv"]\" -L altera_common_sv_packages -work altera_error_response_slave_1931"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_error_response_slave_1931/sim/altera_error_response_slave_reg_fifo.sv"]\" -L altera_common_sv_packages -work altera_error_response_slave_1931"                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_axi_bridge_1940/sim/hssi_ss_1_altera_axi_bridge_1940_nkm7uua.sv"]\" -L altera_common_sv_packages -work altera_axi_bridge_1940"                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_axi_bridge_1940/sim/altera_avalon_st_pipeline_base.v"]\" -L altera_common_sv_packages -work altera_axi_bridge_1940"                                                     
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_mm_bridge_2010/sim/hssi_ss_1_altera_avalon_mm_bridge_2010_xnk2xbi.v"]\"  -work altera_avalon_mm_bridge_2010"                                                         
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_mm_bridge_2010/sim/altera_merlin_waitrequest_adapter.v"]\"  -work altera_avalon_mm_bridge_2010"                                                                      
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_mm_bridge_2010/sim/altera_avalon_sc_fifo.v"]\"  -work altera_avalon_mm_bridge_2010"                                                                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_slave_translator_191/sim/hssi_ss_1_altera_merlin_slave_translator_191_x56fcki.sv"]\" -L altera_common_sv_packages -work altera_merlin_slave_translator_191"      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_master_ni_1980/sim/altera_merlin_address_alignment.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_master_ni_1980"                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_master_ni_1980/sim/hssi_ss_1_altera_merlin_axi_master_ni_1980_4qd7sla.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_master_ni_1980"            
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_sc_fifo_1932/sim/hssi_ss_1_altera_avalon_sc_fifo_1932_5j7ufsq.v"]\"  -work altera_avalon_sc_fifo_1932"                                                               
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/hssi_ss_1_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_53le7aq.v"]\"  -work altera_merlin_axi_slave_ni_1990"                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_st_pipeline_stage_1930/sim/hssi_ss_1_altera_avalon_st_pipeline_stage_1930_bv2ucky.sv"]\" -L altera_common_sv_packages -work altera_avalon_st_pipeline_stage_1930"
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_st_pipeline_stage_1930/sim/altera_avalon_st_pipeline_base.v"]\" -L altera_common_sv_packages -work altera_avalon_st_pipeline_stage_1930"                         
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/hssi_ss_1_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_2qxya4y.v"]\"  -work altera_merlin_axi_slave_ni_1990"                
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/hssi_ss_1_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_f2qqz2q.v"]\"  -work altera_merlin_axi_slave_ni_1990"                
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/hssi_ss_1_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ckt3rvq.v"]\"  -work altera_merlin_axi_slave_ni_1990"                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/altera_merlin_burst_uncompressor.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/altera_merlin_address_alignment.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/compare_eq.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/rd_response_mem_q5soyda.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/rd_comp_sel_q5soyda.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/rd_pri_mux_q5soyda.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/rd_sipo_plus_q5soyda.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/wr_response_mem_q5soyda.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/wr_comp_sel_q5soyda.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/wr_pri_mux_q5soyda.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/wr_sipo_plus_q5soyda.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/hssi_ss_1_altera_merlin_axi_slave_ni_1990_q5soyda.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_slave_agent_1921/sim/hssi_ss_1_altera_merlin_slave_agent_1921_b6r3djy.sv"]\" -L altera_common_sv_packages -work altera_merlin_slave_agent_1921"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv"]\" -L altera_common_sv_packages -work altera_merlin_slave_agent_1921"                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_router_1921/sim/hssi_ss_1_altera_merlin_router_1921_5d733cq.sv"]\" -L altera_common_sv_packages -work altera_merlin_router_1921"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_router_1921/sim/hssi_ss_1_altera_merlin_router_1921_a7zbuay.sv"]\" -L altera_common_sv_packages -work altera_merlin_router_1921"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_router_1921/sim/hssi_ss_1_altera_merlin_router_1921_3ztibiy.sv"]\" -L altera_common_sv_packages -work altera_merlin_router_1921"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_router_1921/sim/hssi_ss_1_altera_merlin_router_1921_zmdwg2q.sv"]\" -L altera_common_sv_packages -work altera_merlin_router_1921"                                 
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_traffic_limiter_1921/sim/hssi_ss_1_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_gtrd7va.v"]\"  -work altera_merlin_traffic_limiter_1921"                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv"]\" -L altera_common_sv_packages -work altera_merlin_traffic_limiter_1921"                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v"]\" -L altera_common_sv_packages -work altera_merlin_traffic_limiter_1921"                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_traffic_limiter_1921/sim/hssi_ss_1_altera_merlin_traffic_limiter_1921_rcjihci.sv"]\" -L altera_common_sv_packages -work altera_merlin_traffic_limiter_1921"      
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_burst_adapter_1932/sim/hssi_ss_1_altera_merlin_burst_adapter_altera_avalon_st_pipeline_stage_1932_kf7aotq.v"]\"  -work altera_merlin_burst_adapter_1932"             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_burst_adapter_1932/sim/hssi_ss_1_altera_merlin_burst_adapter_1932_4ah3pdi.sv"]\" -L altera_common_sv_packages -work altera_merlin_burst_adapter_1932"            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_uncmpr.sv"]\" -L altera_common_sv_packages -work altera_merlin_burst_adapter_1932"                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_13_1.sv"]\" -L altera_common_sv_packages -work altera_merlin_burst_adapter_1932"                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_burst_adapter_1932/sim/altera_merlin_burst_adapter_new.sv"]\" -L altera_common_sv_packages -work altera_merlin_burst_adapter_1932"                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_burst_adapter_1932/sim/altera_incr_burst_converter.sv"]\" -L altera_common_sv_packages -work altera_merlin_burst_adapter_1932"                                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_burst_adapter_1932/sim/altera_wrap_burst_converter.sv"]\" -L altera_common_sv_packages -work altera_merlin_burst_adapter_1932"                                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_burst_adapter_1932/sim/altera_default_burst_converter.sv"]\" -L altera_common_sv_packages -work altera_merlin_burst_adapter_1932"                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_burst_adapter_1932/sim/altera_merlin_address_alignment.sv"]\" -L altera_common_sv_packages -work altera_merlin_burst_adapter_1932"                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_demultiplexer_1921/sim/hssi_ss_1_altera_merlin_demultiplexer_1921_blcksja.sv"]\" -L altera_common_sv_packages -work altera_merlin_demultiplexer_1921"            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/hssi_ss_1_altera_merlin_multiplexer_1922_yphbocy.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/hssi_ss_1_altera_merlin_multiplexer_1922_r37hmxq.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_demultiplexer_1921/sim/hssi_ss_1_altera_merlin_demultiplexer_1921_bs7xx2i.sv"]\" -L altera_common_sv_packages -work altera_merlin_demultiplexer_1921"            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_demultiplexer_1921/sim/hssi_ss_1_altera_merlin_demultiplexer_1921_ozhwdvy.sv"]\" -L altera_common_sv_packages -work altera_merlin_demultiplexer_1921"            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/hssi_ss_1_altera_merlin_multiplexer_1922_aez64ki.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                          
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_mm_interconnect_1920/sim/hssi_ss_1_altera_mm_interconnect_1920_plzlqqi.v"]\"  -work altera_mm_interconnect_1920"                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_master_agent_1922/sim/hssi_ss_1_altera_merlin_master_agent_1922_fy3n5ti.sv"]\" -L altera_common_sv_packages -work altera_merlin_master_agent_1922"               
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/hssi_ss_1_altera_merlin_axi_slave_ni_altera_avalon_sc_fifo_1990_nedi2my.v"]\"  -work altera_merlin_axi_slave_ni_1990"                          
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/hssi_ss_1_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_34hahza.v"]\"  -work altera_merlin_axi_slave_ni_1990"                
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/hssi_ss_1_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_imnjiba.v"]\"  -work altera_merlin_axi_slave_ni_1990"                
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/hssi_ss_1_altera_merlin_axi_slave_ni_altera_avalon_st_pipeline_stage_1990_ass5yxq.v"]\"  -work altera_merlin_axi_slave_ni_1990"                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/altera_merlin_burst_uncompressor.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/altera_merlin_address_alignment.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/compare_eq.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/rd_response_mem_kuejvma.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/rd_comp_sel_kuejvma.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/rd_pri_mux_kuejvma.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/rd_sipo_plus_kuejvma.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/wr_response_mem_kuejvma.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/wr_comp_sel_kuejvma.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/wr_pri_mux_kuejvma.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/wr_sipo_plus_kuejvma.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_axi_slave_ni_1990/sim/hssi_ss_1_altera_merlin_axi_slave_ni_1990_kuejvma.sv"]\" -L altera_common_sv_packages -work altera_merlin_axi_slave_ni_1990"               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_router_1921/sim/hssi_ss_1_altera_merlin_router_1921_ax4ytqy.sv"]\" -L altera_common_sv_packages -work altera_merlin_router_1921"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_router_1921/sim/hssi_ss_1_altera_merlin_router_1921_i67rbgi.sv"]\" -L altera_common_sv_packages -work altera_merlin_router_1921"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_router_1921/sim/hssi_ss_1_altera_merlin_router_1921_bms75iq.sv"]\" -L altera_common_sv_packages -work altera_merlin_router_1921"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_router_1921/sim/hssi_ss_1_altera_merlin_router_1921_a5v7nsi.sv"]\" -L altera_common_sv_packages -work altera_merlin_router_1921"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_router_1921/sim/hssi_ss_1_altera_merlin_router_1921_5wksnyy.sv"]\" -L altera_common_sv_packages -work altera_merlin_router_1921"                                 
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_traffic_limiter_1921/sim/hssi_ss_1_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_2nqdnlq.v"]\"  -work altera_merlin_traffic_limiter_1921"                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv"]\" -L altera_common_sv_packages -work altera_merlin_traffic_limiter_1921"                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v"]\" -L altera_common_sv_packages -work altera_merlin_traffic_limiter_1921"                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_traffic_limiter_1921/sim/hssi_ss_1_altera_merlin_traffic_limiter_1921_76whh4i.sv"]\" -L altera_common_sv_packages -work altera_merlin_traffic_limiter_1921"      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_demultiplexer_1921/sim/hssi_ss_1_altera_merlin_demultiplexer_1921_yexcc5q.sv"]\" -L altera_common_sv_packages -work altera_merlin_demultiplexer_1921"            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_demultiplexer_1921/sim/hssi_ss_1_altera_merlin_demultiplexer_1921_vgg2pqa.sv"]\" -L altera_common_sv_packages -work altera_merlin_demultiplexer_1921"            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/hssi_ss_1_altera_merlin_multiplexer_1922_fb64foi.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_demultiplexer_1921/sim/hssi_ss_1_altera_merlin_demultiplexer_1921_l7enhqq.sv"]\" -L altera_common_sv_packages -work altera_merlin_demultiplexer_1921"            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/hssi_ss_1_altera_merlin_multiplexer_1922_4ayak6i.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/hssi_ss_1_altera_merlin_multiplexer_1922_4vla2my.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                          
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_mm_interconnect_1920/sim/hssi_ss_1_altera_mm_interconnect_1920_7rcocsa.v"]\"  -work altera_mm_interconnect_1920"                                                            
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_axilite_avmm_bridge_2110/sim/hssi_ss_1_hssi_ss_axilite_avmm_bridge_2110_udjcpgi.v"]\"  -work hssi_ss_axilite_avmm_bridge_2110"                                             
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_axilite_avmm_bridge.v"]\"  -work hssi_ss_2500"                                                                                                            
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_pio_1923/sim/hssi_ss_1_altera_avalon_pio_1923_5k4uelq.v"]\"  -work altera_avalon_pio_1923"                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_pio_1923/sim/hssi_ss_1_altera_avalon_pio_1923_3bctcky.v"]\"  -work altera_avalon_pio_1923"                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_pio_1923/sim/hssi_ss_1_altera_avalon_pio_1923_t7llikq.v"]\"  -work altera_avalon_pio_1923"                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_pio_1923/sim/hssi_ss_1_altera_avalon_pio_1923_fz5xg5a.v"]\"  -work altera_avalon_pio_1923"                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_pio_1923/sim/hssi_ss_1_altera_avalon_pio_1923_jrp7phy.v"]\"  -work altera_avalon_pio_1923"                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_onchip_memory2_1939/sim/hssi_ss_1_altera_avalon_onchip_memory2_1939_vytuvtq.v"]\"  -work altera_avalon_onchip_memory2_1939"                                          
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_onchip_memory2_1939/sim/hssi_ss_1_altera_avalon_onchip_memory2_1939_wrqhtvy.v"]\"  -work altera_avalon_onchip_memory2_1939"                                          
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_jtag_uart_1924/sim/hssi_ss_1_altera_avalon_jtag_uart_1924_dwkezqq.v"]\"  -work altera_avalon_jtag_uart_1924"                                                         
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_reset_controller_1922/sim/altera_reset_controller.v"]\"  -work altera_reset_controller_1922"                                                                                
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_reset_controller_1922/sim/altera_reset_synchronizer.v"]\"  -work altera_reset_controller_1922"                                                                              
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/niosv_reset_controller.v"]\"  -work intel_niosv_c_unit_120"                                                                                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/mentor/niosv_opcode_def.sv"]\" -L altera_common_sv_packages -work intel_niosv_c_unit_120"                                                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/mentor/niosv_mem_op_state.sv"]\" -L altera_common_sv_packages -work intel_niosv_c_unit_120"                                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/mentor/niosv_shift.sv"]\" -L altera_common_sv_packages -work intel_niosv_c_unit_120"                                                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/mentor/niosv_alu.sv"]\" -L altera_common_sv_packages -work intel_niosv_c_unit_120"                                                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/mentor/niosv_lsu.sv"]\" -L altera_common_sv_packages -work intel_niosv_c_unit_120"                                                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/mentor/niosv_bus_req.sv"]\" -L altera_common_sv_packages -work intel_niosv_c_unit_120"                                                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/mentor/niosv_interrupt_handler.sv"]\" -L altera_common_sv_packages -work intel_niosv_c_unit_120"                                                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/mentor/niosv_reg_file.sv"]\" -L altera_common_sv_packages -work intel_niosv_c_unit_120"                                                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/mentor/niosv_ram.sv"]\" -L altera_common_sv_packages -work intel_niosv_c_unit_120"                                                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/mentor/niosv_c_decoder.sv"]\" -L altera_common_sv_packages -work intel_niosv_c_unit_120"                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/mentor/niosv_c_core.sv"]\" -L altera_common_sv_packages -work intel_niosv_c_unit_120"                                                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/mentor/niosv_c_csr.sv"]\" -L altera_common_sv_packages -work intel_niosv_c_unit_120"                                                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/mentor/niosv_c_D_stage.sv"]\" -L altera_common_sv_packages -work intel_niosv_c_unit_120"                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/mentor/niosv_c_E_stage.sv"]\" -L altera_common_sv_packages -work intel_niosv_c_unit_120"                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_unit_120/sim/mentor/niosv_c_M0_stage.sv"]\" -L altera_common_sv_packages -work intel_niosv_c_unit_120"                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../intel_niosv_c_120/sim/hssi_ss_1_intel_niosv_c_120_h6d6boy.v"]\"  -work intel_niosv_c_120"                                                                                          
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_timer_1934/sim/hssi_ss_1_altera_avalon_timer_1934_uaqnuvi.v"]\"  -work altera_avalon_timer_1934"                                                                     
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_pio_1923/sim/hssi_ss_1_altera_avalon_pio_1923_jv2vkgi.v"]\"  -work altera_avalon_pio_1923"                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_pio_1923/sim/hssi_ss_1_altera_avalon_pio_1923_l53esli.v"]\"  -work altera_avalon_pio_1923"                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_pio_1923/sim/hssi_ss_1_altera_avalon_pio_1923_kx7dgra.v"]\"  -work altera_avalon_pio_1923"                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_avalon_pio_1923/sim/hssi_ss_1_altera_avalon_pio_1923_rpotrli.v"]\"  -work altera_avalon_pio_1923"                                                                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_router_1921/sim/hssi_ss_1_altera_merlin_router_1921_5mkli3i.sv"]\" -L altera_common_sv_packages -work altera_merlin_router_1921"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_router_1921/sim/hssi_ss_1_altera_merlin_router_1921_2zc2eiy.sv"]\" -L altera_common_sv_packages -work altera_merlin_router_1921"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_demultiplexer_1921/sim/hssi_ss_1_altera_merlin_demultiplexer_1921_h3ygrbi.sv"]\" -L altera_common_sv_packages -work altera_merlin_demultiplexer_1921"            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/hssi_ss_1_altera_merlin_multiplexer_1922_jb3lxvi.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_demultiplexer_1921/sim/hssi_ss_1_altera_merlin_demultiplexer_1921_aqdryea.sv"]\" -L altera_common_sv_packages -work altera_merlin_demultiplexer_1921"            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/hssi_ss_1_altera_merlin_multiplexer_1922_hodf5mq.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                          
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_mm_interconnect_1920/sim/hssi_ss_1_altera_mm_interconnect_1920_yc2ai6i.v"]\"  -work altera_mm_interconnect_1920"                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_router_1921/sim/hssi_ss_1_altera_merlin_router_1921_kv7dlyq.sv"]\" -L altera_common_sv_packages -work altera_merlin_router_1921"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_router_1921/sim/hssi_ss_1_altera_merlin_router_1921_3n2tzki.sv"]\" -L altera_common_sv_packages -work altera_merlin_router_1921"                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_demultiplexer_1921/sim/hssi_ss_1_altera_merlin_demultiplexer_1921_jss6m2a.sv"]\" -L altera_common_sv_packages -work altera_merlin_demultiplexer_1921"            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/hssi_ss_1_altera_merlin_multiplexer_1922_7iafo2q.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_demultiplexer_1921/sim/hssi_ss_1_altera_merlin_demultiplexer_1921_ueozcoi.sv"]\" -L altera_common_sv_packages -work altera_merlin_demultiplexer_1921"            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/hssi_ss_1_altera_merlin_multiplexer_1922_eelqbsq.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv"]\" -L altera_common_sv_packages -work altera_merlin_multiplexer_1922"                                          
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_mm_interconnect_1920/sim/hssi_ss_1_altera_mm_interconnect_1920_jrpryna.v"]\"  -work altera_mm_interconnect_1920"                                                            
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_dr_cpu_191/sim/hssi_ss_1_hssi_ss_dr_cpu_191_niad63y.v"]\"  -work hssi_ss_dr_cpu_191"                                                                                       
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_f_dr_cpu.v"]\"  -work hssi_ss_2500"                                                                                                                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../systemclk_f_300/sim/ft_avmm_32to8_bridge.sv"]\" -L altera_common_sv_packages -work systemclk_f_300"                                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../systemclk_f_300/sim/hssi_ss_1_systemclk_f_300_v5cyd2a.sv"]\" -L altera_common_sv_packages -work systemclk_f_300"                                                               
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_f_systemclk_pll.v"]\"  -work hssi_ss_2500"                                                                                                                
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_2011/sim/intelfpga/altera_eth_1588_tod.v"]\"  -work altera_eth_1588_tod_2011"                                                                                  
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_2011/sim/intelfpga/altera_eth_1588_tod_ojw.v"]\"  -work altera_eth_1588_tod_2011"                                                                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_2011/sim/intelfpga/altera_eth_1588_tod_xojw.sv"]\" -L altera_common_sv_packages -work altera_eth_1588_tod_2011"                                            
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_2011/sim/intelfpga/altera_eth_1588_tod_clock_crosser.v"]\"  -work altera_eth_1588_tod_2011"                                                                    
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_2011/sim/intelfpga/altera_eth_1588_pps.v"]\"  -work altera_eth_1588_tod_2011"                                                                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_2011/sim/intelfpga/altera_eth_1588_pps_adv.sv"]\" -L altera_common_sv_packages -work altera_eth_1588_tod_2011"                                             
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_2011/sim/intelfpga/altera_eth_1588_pps_wrapper.v"]\"  -work altera_eth_1588_tod_2011"                                                                          
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_2011/sim/intelfpga/altera_eth_1588_tod_std_synchronizer.v"]\"  -work altera_eth_1588_tod_2011"                                                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_2011/sim/intelfpga/altera_eth_1588_tod_fifo.sv"]\" -L altera_common_sv_packages -work altera_eth_1588_tod_2011"                                            
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_2011/sim/intelfpga/altera_eth_1588_tod_gray_cnt.v"]\"  -work altera_eth_1588_tod_2011"                                                                         
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_2011/sim/intelfpga/altera_eth_1588_tod_sdpm_altsyncram.v"]\"  -work altera_eth_1588_tod_2011"                                                                  
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_2011/sim/intelfpga/altera_eth_1588_tod_std_sync_nocut.v"]\"  -work altera_eth_1588_tod_2011"                                                                   
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_2011/sim/altera_eth_1588_tod_std_synchr_nocut.v"]\"  -work altera_eth_1588_tod_2011"                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_master_tod.v"]\"  -work eth_f_1400"                                                                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_iopll_1931/sim/hssi_ss_1_altera_iopll_1931_nt5ffci.vo"]\"  -work altera_iopll_1931"                                                                                         
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_mtod_master_pll.v"]\"  -work eth_f_1400"                                                                                                                      
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_iopll_1931/sim/hssi_ss_1_altera_iopll_1931_ltafmgi.vo"]\"  -work altera_iopll_1931"                                                                                         
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_mtod_pps_pll.v"]\"  -work eth_f_1400"                                                                                                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_iopll_reconfig_1940/sim/altera_iopll_reconfig_top.sv"]\" -L altera_common_sv_packages -work altera_iopll_reconfig_1940"                                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_iopll_reconfig_1940/sim/altera_iopll_reconfig_fsm.sv"]\" -L altera_common_sv_packages -work altera_iopll_reconfig_1940"                                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_iopll_reconfig_1940/sim/pulse_gen.sv"]\" -L altera_common_sv_packages -work altera_iopll_reconfig_1940"                                                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_iopll_reconfig_1940/sim/shift.sv"]\" -L altera_common_sv_packages -work altera_iopll_reconfig_1940"                                                                     
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_mtod_pps_pll_rcfg.v"]\"  -work eth_f_1400"                                                                                                                    
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_tod_390p625.v"]\"  -work eth_f_1400"                                                                                                                          
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer_0to15.v"]\"  -work altera_eth_1588_tod_synchronizer_2005"                                     
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer.v"]\"  -work altera_eth_1588_tod_synchronizer_2005"                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer_clock_crosser.v"]\"  -work altera_eth_1588_tod_synchronizer_2005"                             
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer_clock_div.v"]\"  -work altera_eth_1588_tod_synchronizer_2005"                                 
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer_fifo.v"]\"  -work altera_eth_1588_tod_synchronizer_2005"                                      
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer_gray_cnt.v"]\"  -work altera_eth_1588_tod_synchronizer_2005"                                  
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer_sdpm_altsyncram.v"]\"  -work altera_eth_1588_tod_synchronizer_2005"                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/altera_eth_1588_tod_synchronizer_std_sync.v"]\"  -work altera_eth_1588_tod_synchronizer_2005"                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/tod_sync_clk_align.sv"]\" -L altera_common_sv_packages -work altera_eth_1588_tod_synchronizer_2005"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/tod_sync_ppm_counter.sv"]\" -L altera_common_sv_packages -work altera_eth_1588_tod_synchronizer_2005"                      
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/tod_sync_clk_align_clock_div.v"]\"  -work altera_eth_1588_tod_synchronizer_2005"                                               
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/tod_sync_clk_align_std_sync.v"]\"  -work altera_eth_1588_tod_synchronizer_2005"                                                
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_synchronizer_2005/sim/intelfpga/tod_sync_clock_crosser.v"]\"  -work altera_eth_1588_tod_synchronizer_2005"                                                     
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_eth_1588_tod_synchronizer_2005/sim/altera_eth_1588_tod_synchronizer_std_synchr_nocut.v"]\"  -work altera_eth_1588_tod_synchronizer_2005"                                    
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_tod_sync_125_to_390p625.v"]\"  -work eth_f_1400"                                                                                                              
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_iopll_1931/sim/hssi_ss_1_altera_iopll_1931_mpjui3i.vo"]\"  -work altera_iopll_1931"                                                                                         
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ptp_todsync_samp_pll.v"]\"  -work eth_f_1400"                                                                                                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_s10_user_rst_clkgate_1947/sim/altera_s10_user_rst_clkgate.sv"]\" -L altera_common_sv_packages -work altera_s10_user_rst_clkgate_1947"                                   
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_por.v"]\"  -work eth_f_1400"                                                                                                                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/hssi_ss_1_eth_f_1400_xwkc56a.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_sip_xwkc56a.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_hip_xwkc56a.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_ptp_adpt_f.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_ptp_adpt_f_hip.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_if_remap.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_ref_ts_capture.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_async_dly_meas_avg.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_ts_conversion.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_convert_commands.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_state_ctrl.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_rx_pause.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_sticky_register.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_tam_adj_gen.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_rollover_cnt.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_tx_pkt_dly.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_tam_adjust_load.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_tx_tam_capture.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_rx_pkt_dly.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_async_dly_meas.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                        
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_clock_crosser.v"]\"  -work eth_f_1400"                                                                                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_rx_tam_capture.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_fp_ext.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_opcode_writer.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_ts_converter.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_async_dly_count.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_tx_pause.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intelfpga/eth_f_ptp_async_gen.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_clock_mon.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_aib_mapping.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_dp_mapping_tx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                       
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_tx_avst_reverse.v"]\"  -work eth_f_1400"                                                                                                                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_soft_cwbin_counter.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_cadence_gen.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_dp_mapping_rx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_sop_eop_detection.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_pause.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_jtag_avmm.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_reset_logic.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                         
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_rx_avst_reverse.v"]\"  -work eth_f_1400"                                                                                                                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_xcvr_debug.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_rcfg_arb.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_counter_based_cadence_gen.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_rx_pause.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_custom_cadence_controller.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_100g_adapter_data_aligner_async.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_rptr_gen_tx100a.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_100g_adapter_rptr_addgen.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_if_filter5.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_100g_50g_adapter_rx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_100g_50g_adapter_tx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_adapter_rx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_100g_rx_aligner.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_50g_rx_pp_data_rotate_async.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_40g_bridge_rx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_100g_avalon_to_if.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_50g_rx_pp_wptr_gen.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_50g_rx_rptr_gen_async.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_preamble_filter2.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_50g_tx_pp_rptr_gen_async.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_dcfifo_mlab.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_10g_25g_adapter_tx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_adapter_tx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_50g_rx_pp_block_shifter.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_50g_rx_pp_rptr_gen_async.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_40g_bridge_tx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_dropped_frame_count.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_40g_bridge_otn_rx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_if2avst.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_stats_txpp50s.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_stats_tx100a.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_50g_rx_wptr_gen_async.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_10g_25g_adapter_rx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_wptr_gen_tx100a.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_data_rotate_8to8_tx100a.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_40g_bridge_otn_tx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_50g_avst2if_pp.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_mlab.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_100g_adapter_wptr_addgen.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ready_gen_100g_s.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_reset_stretch_16a.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_50g_tx_pp_data_rotate_3to4_async.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ready_gen_100g_a.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_data_mux_2to1_tx100a.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_accumulators.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_pointer_synchronizer.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intc_mlab6_a1r1w1.v"]\"  -work eth_f_1400"                                                                                                                          
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intc_mlab.v"]\"  -work eth_f_1400"                                                                                                                                  
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_delay_reg.v"]\"  -work eth_f_1400"                                                                                                                            
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_scfifo_mlab.v"]\"  -work eth_f_1400"                                                                                                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_sl_if_to_avalon.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_sl_avalon_to_if.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_sl_adapter_tx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_sl_adapter_rx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_undersized_frame_csr.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/intc_sync6_m.v"]\"  -work eth_f_1400"                                                                                                                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_rx_deskew.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_tx_deskew.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_word_delay_mlab.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_avmm_csr.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ctfb_avmm2_soft_logic.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_avmm2.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_csr.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ft_avmm_32to8_bridge.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/bb_avmm.v"]\"  -work eth_f_1400"                                                                                                                                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_alt_xcvr_arbiter.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ctfb_avmm_maib_if.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_alt_xcvr_resync_etile.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                               
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_base_sip_csr.v"]\"  -work eth_f_1400"                                                                                                                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_rf_lf_logic.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                         
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ptp_csr_clock_crosser.v"]\"  -work eth_f_1400"                                                                                                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ctfb_avmm1_soft_logic.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                               
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ptp_csr_reg.v"]\"  -work eth_f_1400"                                                                                                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ptp_csr.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_alt_xcvr_avmm_arb.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                   
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_mux8w1t2s1.v"]\"  -work eth_f_1400"                                                                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_and3t1.v"]\"  -work eth_f_1400"                                                                                                                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_data_sync.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_and4t0.v"]\"  -work eth_f_1400"                                                                                                                               
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_fmon8.v"]\"  -work eth_f_1400"                                                                                                                                
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_sync1r1.v"]\"  -work eth_f_1400"                                                                                                                              
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_altera_std_synchronizer_nocut.v"]\"  -work eth_f_1400"                                                                                                        
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_mux2w1t0s1.v"]\"  -work eth_f_1400"                                                                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_lut6.v"]\"  -work eth_f_1400"                                                                                                                                 
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_eqc4h9t1.v"]\"  -work eth_f_1400"                                                                                                                             
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_mux2w1t1s2.v"]\"  -work eth_f_1400"                                                                                                                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_dual_port_sram.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                      
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_eqc5h18t1.v"]\"  -work eth_f_1400"                                                                                                                            
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ripple16.v"]\"  -work eth_f_1400"                                                                                                                             
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_reverse_2bits.v"]\"  -work eth_f_1400"                                                                                                                        
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_reverse_bits.v"]\"  -work eth_f_1400"                                                                                                                         
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_cnt6.v"]\"  -work eth_f_1400"                                                                                                                                 
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_mux4w1t0s1.v"]\"  -work eth_f_1400"                                                                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_eqc5h07t1.v"]\"  -work eth_f_1400"                                                                                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_xcvr_resync_std.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                     
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_metronome320000.v"]\"  -work eth_f_1400"                                                                                                                      
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_eqc19h4e1fbt2.v"]\"  -work eth_f_1400"                                                                                                                        
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_and4t1.v"]\"  -work eth_f_1400"                                                                                                                               
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_reset_synchronizer.v"]\"  -work eth_f_1400"                                                                                                                   
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_mux4w1t1s1.v"]\"  -work eth_f_1400"                                                                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_mux2w1t0s2.v"]\"  -work eth_f_1400"                                                                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_eqc5h1bt1.v"]\"  -work eth_f_1400"                                                                                                                            
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_eqc5h1ft1.v"]\"  -work eth_f_1400"                                                                                                                            
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_metronome32000.v"]\"  -work eth_f_1400"                                                                                                                       
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_and3t0.v"]\"  -work eth_f_1400"                                                                                                                               
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_eqc5h0ft1.v"]\"  -work eth_f_1400"                                                                                                                            
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_multibit_sync.v"]\"  -work eth_f_1400"                                                                                                                        
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_eqc15h7cfbt2.v"]\"  -work eth_f_1400"                                                                                                                         
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_mux2w1t0s0.v"]\"  -work eth_f_1400"                                                                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_reverse_bytes.v"]\"  -work eth_f_1400"                                                                                                                        
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_mux4w1t0s0.v"]\"  -work eth_f_1400"                                                                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_reverse_3bits.v"]\"  -work eth_f_1400"                                                                                                                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_packing_rearr.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_packing_tx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ptp_xcvr_resync_std.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ptp_adapter_rx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ptp_aib67_tx_mapping.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ptp_packing_tx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ptp_avmm_adapt.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ptp.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                                 
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ptp_adapter_tx_async.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ptp_adapter_tx.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_ptp_adpt_f_sip.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ptp_adapter_tx_ets_async.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../eth_f_1400/sim/eth_f_ptp_aib67_rx_mapping.sv"]\" -L altera_common_sv_packages -work eth_f_1400"                                                                                
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/eth_f_top_p0.v"]\"  -work hssi_ss_2500"                                                                                                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/eth_f_master_tod.v"]\"  -work hssi_ss_2500"                                                                                                                       
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_iopll_1931/sim/hssi_ss_1_altera_iopll_1931_nuzh7yy.vo"]\"  -work altera_iopll_1931"                                                                                         
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/eth_f_mtod_master_pll.v"]\"  -work hssi_ss_2500"                                                                                                                  
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_iopll_1931/sim/hssi_ss_1_altera_iopll_1931_kcsxzqa.vo"]\"  -work altera_iopll_1931"                                                                                         
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/eth_f_mtod_pps_pll.v"]\"  -work hssi_ss_2500"                                                                                                                     
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/eth_f_mtod_pps_pll_rcfg.v"]\"  -work hssi_ss_2500"                                                                                                                
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/eth_f_tod_390p625.v"]\"  -work hssi_ss_2500"                                                                                                                      
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/eth_f_tod_sync_125_to_390p625.v"]\"  -work hssi_ss_2500"                                                                                                          
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../altera_iopll_1931/sim/hssi_ss_1_altera_iopll_1931_pqdfnry.vo"]\"  -work altera_iopll_1931"                                                                                         
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/eth_f_ptp_todsync_samp_pll.v"]\"  -work hssi_ss_2500"                                                                                                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_1_hssi_ss_2500_4nezbiy.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/eth_ptp_adpt_f_wrapper.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/eth_ptp_adpt_f.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                          
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/eth_ptp_adpt_f_hip.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                      
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_std_synchronizer_nocut.v"]\"  -work hssi_ss_2500"                                           
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_resync_std.v"]\"  -work hssi_ss_2500"                                                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_rst_ack_delay.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                   
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_delay_reg.v"]\"  -work hssi_ss_2500"                                                        
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_scfifo_mlab.v"]\"  -work hssi_ss_2500"                                                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_mlab.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/SS_RST_SEQ.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/ptp_tx_adp_packet_parser_auto_pkg.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/parser_pkg.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/ptp_tx_adp_parser_pkg.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/extractor_gen.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/mem4ports_param.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/mpkt_parser.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/parameter_scfifo.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/parser_el.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/parser_regs_wrapper.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/perf_cntr.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/perf_cntr_v2.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                            
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/ptp_tx_adp_parser_wrapper.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/rdy_lat_to_zero_adp.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/stat_reqs_merge.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/toggle_synchronizer.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/axil_const_passthrough.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/axil_const.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/axis_ext.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/axis_mpm_length_det.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/from_axi_mpm_tran.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/pack_parser_result.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/ptp_result.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/stats_aggregator.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/ptp_tx_adp_mpm_parser_custom_wrapper.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/result_if_num.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                           
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_led_status.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                      
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/axist_to_avst_bridge.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/avst_to_axist_rx_mac_seg_if.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/axist_to_avst_tx_mac_seg_if.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"             
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_axist_to_avst_bridge_wrapper.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/preamble_pass_through_tx.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/preamble_pass_through_rx.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/keep2empty.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_scfifo.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                             
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_f_csr.v"]\"  -work hssi_ss_2500"                                                            
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_f_pfc_csr.v"]\"  -work hssi_ss_2500"                                                        
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_ms_200x2_rx.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_ms_200x4_rx.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_ms_200x2_tx.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_ms_400x2_rx.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_ms_400x4_rx.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_multi_stream_top.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_ms_200x4_tx.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_ms_400x2_tx.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_ms_400x4_tx.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                     
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/eth_f_ptp_xcvr_resync_std.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"               
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/eth_f_ptp_clock_crosser.v"]\"  -work hssi_ss_2500"                                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_f_pfc_sopa_arbiter.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"              
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_f_pfc_sopa_parser.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"               
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_f_pfc_sopa_rx.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_f_pfc_sopa_top.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_f_pfc_sopa_tx.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                   
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/eth_f_ptp_xcvr_resync_std.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"               
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/eth_f_ptp_clock_crosser.v"]\"  -work hssi_ss_2500"                                                  
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_f_ip_wrapper_p0_4nezbiy.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"         
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_f_cntrl_path_wrapper_4nezbiy.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"    
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_f_reset_sequencer_4nezbiy.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"       
    lappend design_files "vlog -sv $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS {+incdir+[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/"]} \"[normalize_path "$QSYS_SIMDIR/../hssi_ss_2500/sim/hssi_ss_f_dr.sv"]\" -L altera_common_sv_packages -work hssi_ss_2500"                            
    lappend design_files "vlog $USER_DEFINED_VERILOG_COMPILE_OPTIONS $USER_DEFINED_COMPILE_OPTIONS  \"[normalize_path "$QSYS_SIMDIR/hssi_ss_1.v"]\"  -work hssi_ss_1"                                                                                                                                                     
    return $design_files
  }
  
  proc get_non_duplicate_elab_option {ELAB_OPTIONS NEW_ELAB_OPTION} {
    set IS_DUPLICATE [string first $NEW_ELAB_OPTION $ELAB_OPTIONS]
    if {$IS_DUPLICATE == -1} {
      return $NEW_ELAB_OPTION
    } else {
      return ""
    }
  }
  
  
  proc get_elab_options {SIMULATOR_TOOL_BITNESS} {
    set ELAB_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
      append ELAB_OPTIONS {  -voptargs=+acc -voptargs=-noprotectopt -suppress 7063\,7061\,3009\,3053\,12003\,8630\,12023\,8604\,3839\,7033 -nocvg}
    }
    return $ELAB_OPTIONS
  }
  
  
  proc get_sim_options {SIMULATOR_TOOL_BITNESS} {
    set SIM_OPTIONS ""
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $SIM_OPTIONS
  }
  
  
  proc get_env_variables {SIMULATOR_TOOL_BITNESS} {
    set ENV_VARIABLES [dict create]
    set LD_LIBRARY_PATH [dict create]
    dict set ENV_VARIABLES "LD_LIBRARY_PATH" $LD_LIBRARY_PATH
    if ![ string match "bit_64" $SIMULATOR_TOOL_BITNESS ] {
    } else {
    }
    return $ENV_VARIABLES
  }
  
  
  proc normalize_path {FILEPATH} {
      if {[catch { package require fileutil } err]} { 
          return $FILEPATH 
      } 
      set path [fileutil::lexnormalize [file join [pwd] $FILEPATH]]  
      if {[file pathtype $FILEPATH] eq "relative"} { 
          set path [fileutil::relative [pwd] $path] 
      } 
      return $path 
  } 
  proc get_dpi_libraries {QSYS_SIMDIR} {
    set libraries [dict create]
    
    return $libraries
  }
  
}
