#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1b3f9c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1b3fb50 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1b2f2d0 .functor NOT 1, L_0x1baedb0, C4<0>, C4<0>, C4<0>;
L_0x1bae660 .functor XOR 2, L_0x1baeac0, L_0x1baeb60, C4<00>, C4<00>;
L_0x1baeca0 .functor XOR 2, L_0x1bae660, L_0x1baec00, C4<00>, C4<00>;
v0x1ba29d0_0 .net *"_ivl_10", 1 0, L_0x1baec00;  1 drivers
v0x1ba2ad0_0 .net *"_ivl_12", 1 0, L_0x1baeca0;  1 drivers
v0x1ba2bb0_0 .net *"_ivl_2", 1 0, L_0x1baea20;  1 drivers
v0x1ba2c70_0 .net *"_ivl_4", 1 0, L_0x1baeac0;  1 drivers
v0x1ba2d50_0 .net *"_ivl_6", 1 0, L_0x1baeb60;  1 drivers
v0x1ba2e80_0 .net *"_ivl_8", 1 0, L_0x1bae660;  1 drivers
v0x1ba2f60_0 .net "a", 0 0, v0x1b9ae50_0;  1 drivers
v0x1ba3000_0 .net "b", 0 0, v0x1b9aef0_0;  1 drivers
v0x1ba30a0_0 .net "c", 0 0, v0x1b9af90_0;  1 drivers
v0x1ba3140_0 .var "clk", 0 0;
v0x1ba31e0_0 .net "d", 0 0, v0x1b9b0d0_0;  1 drivers
v0x1ba3280_0 .net "out_pos_dut", 0 0, L_0x1bae890;  1 drivers
v0x1ba3320_0 .net "out_pos_ref", 0 0, L_0x1ba4850;  1 drivers
v0x1ba33c0_0 .net "out_sop_dut", 0 0, L_0x1ba9530;  1 drivers
v0x1ba3460_0 .net "out_sop_ref", 0 0, L_0x1b75600;  1 drivers
v0x1ba3500_0 .var/2u "stats1", 223 0;
v0x1ba35a0_0 .var/2u "strobe", 0 0;
v0x1ba3640_0 .net "tb_match", 0 0, L_0x1baedb0;  1 drivers
v0x1ba3710_0 .net "tb_mismatch", 0 0, L_0x1b2f2d0;  1 drivers
v0x1ba37b0_0 .net "wavedrom_enable", 0 0, v0x1b9b3a0_0;  1 drivers
v0x1ba3880_0 .net "wavedrom_title", 511 0, v0x1b9b440_0;  1 drivers
L_0x1baea20 .concat [ 1 1 0 0], L_0x1ba4850, L_0x1b75600;
L_0x1baeac0 .concat [ 1 1 0 0], L_0x1ba4850, L_0x1b75600;
L_0x1baeb60 .concat [ 1 1 0 0], L_0x1bae890, L_0x1ba9530;
L_0x1baec00 .concat [ 1 1 0 0], L_0x1ba4850, L_0x1b75600;
L_0x1baedb0 .cmp/eeq 2, L_0x1baea20, L_0x1baeca0;
S_0x1b3fce0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1b3fb50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1b2f6b0 .functor AND 1, v0x1b9af90_0, v0x1b9b0d0_0, C4<1>, C4<1>;
L_0x1b2fa90 .functor NOT 1, v0x1b9ae50_0, C4<0>, C4<0>, C4<0>;
L_0x1b2fe70 .functor NOT 1, v0x1b9aef0_0, C4<0>, C4<0>, C4<0>;
L_0x1b300f0 .functor AND 1, L_0x1b2fa90, L_0x1b2fe70, C4<1>, C4<1>;
L_0x1b4a660 .functor AND 1, L_0x1b300f0, v0x1b9af90_0, C4<1>, C4<1>;
L_0x1b75600 .functor OR 1, L_0x1b2f6b0, L_0x1b4a660, C4<0>, C4<0>;
L_0x1ba3cd0 .functor NOT 1, v0x1b9aef0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba3d40 .functor OR 1, L_0x1ba3cd0, v0x1b9b0d0_0, C4<0>, C4<0>;
L_0x1ba3e50 .functor AND 1, v0x1b9af90_0, L_0x1ba3d40, C4<1>, C4<1>;
L_0x1ba3f10 .functor NOT 1, v0x1b9ae50_0, C4<0>, C4<0>, C4<0>;
L_0x1ba3fe0 .functor OR 1, L_0x1ba3f10, v0x1b9aef0_0, C4<0>, C4<0>;
L_0x1ba4050 .functor AND 1, L_0x1ba3e50, L_0x1ba3fe0, C4<1>, C4<1>;
L_0x1ba41d0 .functor NOT 1, v0x1b9aef0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba4240 .functor OR 1, L_0x1ba41d0, v0x1b9b0d0_0, C4<0>, C4<0>;
L_0x1ba4160 .functor AND 1, v0x1b9af90_0, L_0x1ba4240, C4<1>, C4<1>;
L_0x1ba43d0 .functor NOT 1, v0x1b9ae50_0, C4<0>, C4<0>, C4<0>;
L_0x1ba44d0 .functor OR 1, L_0x1ba43d0, v0x1b9b0d0_0, C4<0>, C4<0>;
L_0x1ba4590 .functor AND 1, L_0x1ba4160, L_0x1ba44d0, C4<1>, C4<1>;
L_0x1ba4740 .functor XNOR 1, L_0x1ba4050, L_0x1ba4590, C4<0>, C4<0>;
v0x1b2ec00_0 .net *"_ivl_0", 0 0, L_0x1b2f6b0;  1 drivers
v0x1b2f000_0 .net *"_ivl_12", 0 0, L_0x1ba3cd0;  1 drivers
v0x1b2f3e0_0 .net *"_ivl_14", 0 0, L_0x1ba3d40;  1 drivers
v0x1b2f7c0_0 .net *"_ivl_16", 0 0, L_0x1ba3e50;  1 drivers
v0x1b2fba0_0 .net *"_ivl_18", 0 0, L_0x1ba3f10;  1 drivers
v0x1b2ff80_0 .net *"_ivl_2", 0 0, L_0x1b2fa90;  1 drivers
v0x1b30200_0 .net *"_ivl_20", 0 0, L_0x1ba3fe0;  1 drivers
v0x1b993c0_0 .net *"_ivl_24", 0 0, L_0x1ba41d0;  1 drivers
v0x1b994a0_0 .net *"_ivl_26", 0 0, L_0x1ba4240;  1 drivers
v0x1b99580_0 .net *"_ivl_28", 0 0, L_0x1ba4160;  1 drivers
v0x1b99660_0 .net *"_ivl_30", 0 0, L_0x1ba43d0;  1 drivers
v0x1b99740_0 .net *"_ivl_32", 0 0, L_0x1ba44d0;  1 drivers
v0x1b99820_0 .net *"_ivl_36", 0 0, L_0x1ba4740;  1 drivers
L_0x7f3ae356e018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1b998e0_0 .net *"_ivl_38", 0 0, L_0x7f3ae356e018;  1 drivers
v0x1b999c0_0 .net *"_ivl_4", 0 0, L_0x1b2fe70;  1 drivers
v0x1b99aa0_0 .net *"_ivl_6", 0 0, L_0x1b300f0;  1 drivers
v0x1b99b80_0 .net *"_ivl_8", 0 0, L_0x1b4a660;  1 drivers
v0x1b99c60_0 .net "a", 0 0, v0x1b9ae50_0;  alias, 1 drivers
v0x1b99d20_0 .net "b", 0 0, v0x1b9aef0_0;  alias, 1 drivers
v0x1b99de0_0 .net "c", 0 0, v0x1b9af90_0;  alias, 1 drivers
v0x1b99ea0_0 .net "d", 0 0, v0x1b9b0d0_0;  alias, 1 drivers
v0x1b99f60_0 .net "out_pos", 0 0, L_0x1ba4850;  alias, 1 drivers
v0x1b9a020_0 .net "out_sop", 0 0, L_0x1b75600;  alias, 1 drivers
v0x1b9a0e0_0 .net "pos0", 0 0, L_0x1ba4050;  1 drivers
v0x1b9a1a0_0 .net "pos1", 0 0, L_0x1ba4590;  1 drivers
L_0x1ba4850 .functor MUXZ 1, L_0x7f3ae356e018, L_0x1ba4050, L_0x1ba4740, C4<>;
S_0x1b9a320 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1b3fb50;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1b9ae50_0 .var "a", 0 0;
v0x1b9aef0_0 .var "b", 0 0;
v0x1b9af90_0 .var "c", 0 0;
v0x1b9b030_0 .net "clk", 0 0, v0x1ba3140_0;  1 drivers
v0x1b9b0d0_0 .var "d", 0 0;
v0x1b9b1c0_0 .var/2u "fail", 0 0;
v0x1b9b260_0 .var/2u "fail1", 0 0;
v0x1b9b300_0 .net "tb_match", 0 0, L_0x1baedb0;  alias, 1 drivers
v0x1b9b3a0_0 .var "wavedrom_enable", 0 0;
v0x1b9b440_0 .var "wavedrom_title", 511 0;
E_0x1b3e330/0 .event negedge, v0x1b9b030_0;
E_0x1b3e330/1 .event posedge, v0x1b9b030_0;
E_0x1b3e330 .event/or E_0x1b3e330/0, E_0x1b3e330/1;
S_0x1b9a650 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1b9a320;
 .timescale -12 -12;
v0x1b9a890_0 .var/2s "i", 31 0;
E_0x1b3e1d0 .event posedge, v0x1b9b030_0;
S_0x1b9a990 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1b9a320;
 .timescale -12 -12;
v0x1b9ab90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1b9ac70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1b9a320;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1b9b620 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1b3fb50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1ba4a00 .functor NOT 1, v0x1b9ae50_0, C4<0>, C4<0>, C4<0>;
L_0x1ba4a90 .functor NOT 1, v0x1b9aef0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba4c30 .functor AND 1, L_0x1ba4a00, L_0x1ba4a90, C4<1>, C4<1>;
L_0x1ba4d40 .functor NOT 1, v0x1b9af90_0, C4<0>, C4<0>, C4<0>;
L_0x1ba4ef0 .functor AND 1, L_0x1ba4c30, L_0x1ba4d40, C4<1>, C4<1>;
L_0x1ba5000 .functor NOT 1, v0x1b9b0d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba51c0 .functor AND 1, L_0x1ba4ef0, L_0x1ba5000, C4<1>, C4<1>;
L_0x1ba52d0 .functor NOT 1, v0x1b9ae50_0, C4<0>, C4<0>, C4<0>;
L_0x1ba54a0 .functor NOT 1, v0x1b9aef0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba5510 .functor AND 1, L_0x1ba52d0, L_0x1ba54a0, C4<1>, C4<1>;
L_0x1ba5680 .functor AND 1, L_0x1ba5510, v0x1b9af90_0, C4<1>, C4<1>;
L_0x1ba56f0 .functor NOT 1, v0x1b9b0d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba57d0 .functor AND 1, L_0x1ba5680, L_0x1ba56f0, C4<1>, C4<1>;
L_0x1ba58e0 .functor OR 1, L_0x1ba51c0, L_0x1ba57d0, C4<0>, C4<0>;
L_0x1ba5760 .functor NOT 1, v0x1b9ae50_0, C4<0>, C4<0>, C4<0>;
L_0x1ba5a70 .functor AND 1, L_0x1ba5760, v0x1b9aef0_0, C4<1>, C4<1>;
L_0x1ba5bc0 .functor NOT 1, v0x1b9af90_0, C4<0>, C4<0>, C4<0>;
L_0x1ba5c30 .functor AND 1, L_0x1ba5a70, L_0x1ba5bc0, C4<1>, C4<1>;
L_0x1ba5de0 .functor NOT 1, v0x1b9b0d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba5e50 .functor AND 1, L_0x1ba5c30, L_0x1ba5de0, C4<1>, C4<1>;
L_0x1ba6010 .functor OR 1, L_0x1ba58e0, L_0x1ba5e50, C4<0>, C4<0>;
L_0x1ba6120 .functor NOT 1, v0x1b9ae50_0, C4<0>, C4<0>, C4<0>;
L_0x1ba6250 .functor AND 1, L_0x1ba6120, v0x1b9aef0_0, C4<1>, C4<1>;
L_0x1ba6310 .functor AND 1, L_0x1ba6250, v0x1b9af90_0, C4<1>, C4<1>;
L_0x1ba64a0 .functor NOT 1, v0x1b9b0d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba6510 .functor AND 1, L_0x1ba6310, L_0x1ba64a0, C4<1>, C4<1>;
L_0x1ba6700 .functor OR 1, L_0x1ba6010, L_0x1ba6510, C4<0>, C4<0>;
L_0x1ba6810 .functor NOT 1, v0x1b9ae50_0, C4<0>, C4<0>, C4<0>;
L_0x1ba6970 .functor AND 1, L_0x1ba6810, v0x1b9aef0_0, C4<1>, C4<1>;
L_0x1ba6a30 .functor AND 1, L_0x1ba6970, v0x1b9af90_0, C4<1>, C4<1>;
L_0x1ba6bf0 .functor AND 1, L_0x1ba6a30, v0x1b9b0d0_0, C4<1>, C4<1>;
L_0x1ba6cb0 .functor OR 1, L_0x1ba6700, L_0x1ba6bf0, C4<0>, C4<0>;
L_0x1ba6ed0 .functor NOT 1, v0x1b9aef0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba6f40 .functor AND 1, v0x1b9ae50_0, L_0x1ba6ed0, C4<1>, C4<1>;
L_0x1ba7120 .functor NOT 1, v0x1b9af90_0, C4<0>, C4<0>, C4<0>;
L_0x1ba7190 .functor AND 1, L_0x1ba6f40, L_0x1ba7120, C4<1>, C4<1>;
L_0x1ba73d0 .functor NOT 1, v0x1b9b0d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba7440 .functor AND 1, L_0x1ba7190, L_0x1ba73d0, C4<1>, C4<1>;
L_0x1ba72a0 .functor OR 1, L_0x1ba6cb0, L_0x1ba7440, C4<0>, C4<0>;
L_0x1ba7690 .functor AND 1, v0x1b9ae50_0, v0x1b9aef0_0, C4<1>, C4<1>;
L_0x1ba7850 .functor NOT 1, v0x1b9af90_0, C4<0>, C4<0>, C4<0>;
L_0x1ba78c0 .functor AND 1, L_0x1ba7690, L_0x1ba7850, C4<1>, C4<1>;
L_0x1ba7b30 .functor NOT 1, v0x1b9b0d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba7ba0 .functor AND 1, L_0x1ba78c0, L_0x1ba7b30, C4<1>, C4<1>;
L_0x1ba7e20 .functor OR 1, L_0x1ba72a0, L_0x1ba7ba0, C4<0>, C4<0>;
L_0x1ba7f30 .functor NOT 1, v0x1b9aef0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba8120 .functor AND 1, v0x1b9ae50_0, L_0x1ba7f30, C4<1>, C4<1>;
L_0x1ba81e0 .functor NOT 1, v0x1b9af90_0, C4<0>, C4<0>, C4<0>;
L_0x1ba83e0 .functor AND 1, L_0x1ba8120, L_0x1ba81e0, C4<1>, C4<1>;
L_0x1ba84f0 .functor AND 1, L_0x1ba83e0, v0x1b9b0d0_0, C4<1>, C4<1>;
L_0x1ba8750 .functor OR 1, L_0x1ba7e20, L_0x1ba84f0, C4<0>, C4<0>;
L_0x1ba8860 .functor NOT 1, v0x1b9aef0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba8a80 .functor AND 1, v0x1b9ae50_0, L_0x1ba8860, C4<1>, C4<1>;
L_0x1ba8b40 .functor AND 1, L_0x1ba8a80, v0x1b9af90_0, C4<1>, C4<1>;
L_0x1ba8fd0 .functor NOT 1, v0x1b9b0d0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba9250 .functor AND 1, L_0x1ba8b40, L_0x1ba8fd0, C4<1>, C4<1>;
L_0x1ba9530 .functor OR 1, L_0x1ba8750, L_0x1ba9250, C4<0>, C4<0>;
L_0x1ba9690 .functor NOT 1, v0x1b9ae50_0, C4<0>, C4<0>, C4<0>;
L_0x1ba9cd0 .functor NOT 1, v0x1b9aef0_0, C4<0>, C4<0>, C4<0>;
L_0x1ba9de0 .functor NOT 1, v0x1b9b0d0_0, C4<0>, C4<0>, C4<0>;
L_0x1baa270 .functor NOT 1, v0x1b9ae50_0, C4<0>, C4<0>, C4<0>;
L_0x1baa5a0 .functor NOT 1, v0x1b9af90_0, C4<0>, C4<0>, C4<0>;
L_0x1baa950 .functor NOT 1, v0x1b9b0d0_0, C4<0>, C4<0>, C4<0>;
L_0x1baab00 .functor NOT 1, v0x1b9ae50_0, C4<0>, C4<0>, C4<0>;
L_0x1bab010 .functor NOT 1, v0x1b9af90_0, C4<0>, C4<0>, C4<0>;
L_0x1bab0d0 .functor NOT 1, v0x1b9ae50_0, C4<0>, C4<0>, C4<0>;
L_0x1bab1e0 .functor NOT 1, v0x1b9aef0_0, C4<0>, C4<0>, C4<0>;
L_0x1bab860 .functor NOT 1, v0x1b9af90_0, C4<0>, C4<0>, C4<0>;
L_0x1babcd0 .functor NOT 1, v0x1b9aef0_0, C4<0>, C4<0>, C4<0>;
L_0x1bac150 .functor NOT 1, v0x1b9af90_0, C4<0>, C4<0>, C4<0>;
L_0x1bac500 .functor NOT 1, v0x1b9b0d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bac6b0 .functor NOT 1, v0x1b9af90_0, C4<0>, C4<0>, C4<0>;
L_0x1bace20 .functor NOT 1, v0x1b9b0d0_0, C4<0>, C4<0>, C4<0>;
L_0x1bacfd0 .functor NOT 1, v0x1b9ae50_0, C4<0>, C4<0>, C4<0>;
L_0x1bad4c0 .functor NOT 1, v0x1b9aef0_0, C4<0>, C4<0>, C4<0>;
L_0x1bad5d0 .functor NOT 1, v0x1b9ae50_0, C4<0>, C4<0>, C4<0>;
L_0x1bade60 .functor NOT 1, v0x1b9aef0_0, C4<0>, C4<0>, C4<0>;
L_0x1badf70 .functor NOT 1, v0x1b9af90_0, C4<0>, C4<0>, C4<0>;
L_0x1bae4b0 .functor NOT 1, v0x1b9b0d0_0, C4<0>, C4<0>, C4<0>;
v0x1b9b7e0_0 .net *"_ivl_0", 0 0, L_0x1ba4a00;  1 drivers
v0x1b9b8c0_0 .net *"_ivl_10", 0 0, L_0x1ba5000;  1 drivers
v0x1b9b9a0_0 .net *"_ivl_100", 0 0, L_0x1ba8750;  1 drivers
v0x1b9ba90_0 .net *"_ivl_102", 0 0, L_0x1ba8860;  1 drivers
v0x1b9bb70_0 .net *"_ivl_104", 0 0, L_0x1ba8a80;  1 drivers
v0x1b9bca0_0 .net *"_ivl_106", 0 0, L_0x1ba8b40;  1 drivers
v0x1b9bd80_0 .net *"_ivl_108", 0 0, L_0x1ba8fd0;  1 drivers
v0x1b9be60_0 .net *"_ivl_110", 0 0, L_0x1ba9250;  1 drivers
v0x1b9bf40_0 .net *"_ivl_114", 0 0, L_0x1ba5d40;  1 drivers
v0x1b9c0b0_0 .net *"_ivl_116", 0 0, L_0x1ba9910;  1 drivers
v0x1b9c190_0 .net *"_ivl_118", 0 0, L_0x1ba9a00;  1 drivers
v0x1b9c270_0 .net *"_ivl_12", 0 0, L_0x1ba51c0;  1 drivers
v0x1b9c350_0 .net *"_ivl_120", 0 0, L_0x1ba9690;  1 drivers
v0x1b9c430_0 .net *"_ivl_122", 0 0, L_0x1ba9cd0;  1 drivers
v0x1b9c510_0 .net *"_ivl_124", 0 0, L_0x1ba9d40;  1 drivers
v0x1b9c5f0_0 .net *"_ivl_126", 0 0, L_0x1ba9ef0;  1 drivers
v0x1b9c6d0_0 .net *"_ivl_128", 0 0, L_0x1ba9de0;  1 drivers
v0x1b9c8c0_0 .net *"_ivl_130", 0 0, L_0x1baa1d0;  1 drivers
v0x1b9c9a0_0 .net *"_ivl_133", 0 0, L_0x1baa3c0;  1 drivers
v0x1b9ca80_0 .net *"_ivl_134", 0 0, L_0x1baa270;  1 drivers
v0x1b9cb60_0 .net *"_ivl_136", 0 0, L_0x1baa500;  1 drivers
v0x1b9cc40_0 .net *"_ivl_138", 0 0, L_0x1baa5a0;  1 drivers
v0x1b9cd20_0 .net *"_ivl_14", 0 0, L_0x1ba52d0;  1 drivers
v0x1b9ce00_0 .net *"_ivl_140", 0 0, L_0x1baa8b0;  1 drivers
v0x1b9cee0_0 .net *"_ivl_142", 0 0, L_0x1baa950;  1 drivers
v0x1b9cfc0_0 .net *"_ivl_144", 0 0, L_0x1baaa60;  1 drivers
v0x1b9d0a0_0 .net *"_ivl_147", 0 0, L_0x1baac70;  1 drivers
v0x1b9d180_0 .net *"_ivl_148", 0 0, L_0x1baab00;  1 drivers
v0x1b9d260_0 .net *"_ivl_150", 0 0, L_0x1baaf70;  1 drivers
v0x1b9d340_0 .net *"_ivl_152", 0 0, L_0x1bab010;  1 drivers
v0x1b9d420_0 .net *"_ivl_154", 0 0, L_0x1bab140;  1 drivers
v0x1b9d500_0 .net *"_ivl_156", 0 0, L_0x1bab2f0;  1 drivers
v0x1b9d5e0_0 .net *"_ivl_159", 0 0, L_0x1bab460;  1 drivers
v0x1b9d8d0_0 .net *"_ivl_16", 0 0, L_0x1ba54a0;  1 drivers
v0x1b9d9b0_0 .net *"_ivl_160", 0 0, L_0x1bab0d0;  1 drivers
v0x1b9da90_0 .net *"_ivl_162", 0 0, L_0x1bab1e0;  1 drivers
v0x1b9db70_0 .net *"_ivl_164", 0 0, L_0x1bab7c0;  1 drivers
v0x1b9dc50_0 .net *"_ivl_166", 0 0, L_0x1bab860;  1 drivers
v0x1b9dd30_0 .net *"_ivl_168", 0 0, L_0x1babc30;  1 drivers
v0x1b9de10_0 .net *"_ivl_170", 0 0, L_0x1babde0;  1 drivers
v0x1b9def0_0 .net *"_ivl_173", 0 0, L_0x1babf70;  1 drivers
v0x1b9dfd0_0 .net *"_ivl_174", 0 0, L_0x1babcd0;  1 drivers
v0x1b9e0b0_0 .net *"_ivl_176", 0 0, L_0x1bac0b0;  1 drivers
v0x1b9e190_0 .net *"_ivl_178", 0 0, L_0x1bac150;  1 drivers
v0x1b9e270_0 .net *"_ivl_18", 0 0, L_0x1ba5510;  1 drivers
v0x1b9e350_0 .net *"_ivl_180", 0 0, L_0x1babed0;  1 drivers
v0x1b9e430_0 .net *"_ivl_182", 0 0, L_0x1bac500;  1 drivers
v0x1b9e510_0 .net *"_ivl_184", 0 0, L_0x1bac610;  1 drivers
v0x1b9e5f0_0 .net *"_ivl_187", 0 0, L_0x1bac880;  1 drivers
v0x1b9e6d0_0 .net *"_ivl_188", 0 0, L_0x1bac9c0;  1 drivers
v0x1b9e7b0_0 .net *"_ivl_190", 0 0, L_0x1bac6b0;  1 drivers
v0x1b9e890_0 .net *"_ivl_192", 0 0, L_0x1bacd80;  1 drivers
v0x1b9e970_0 .net *"_ivl_194", 0 0, L_0x1bace20;  1 drivers
v0x1b9ea50_0 .net *"_ivl_196", 0 0, L_0x1bacf30;  1 drivers
v0x1b9eb30_0 .net *"_ivl_199", 0 0, L_0x1baca60;  1 drivers
v0x1b9ec10_0 .net *"_ivl_2", 0 0, L_0x1ba4a90;  1 drivers
v0x1b9ecf0_0 .net *"_ivl_20", 0 0, L_0x1ba5680;  1 drivers
v0x1b9edd0_0 .net *"_ivl_200", 0 0, L_0x1bacfd0;  1 drivers
v0x1b9eeb0_0 .net *"_ivl_202", 0 0, L_0x1bad4c0;  1 drivers
v0x1b9ef90_0 .net *"_ivl_204", 0 0, L_0x1bad530;  1 drivers
v0x1b9f070_0 .net *"_ivl_206", 0 0, L_0x1bad7d0;  1 drivers
v0x1b9f150_0 .net *"_ivl_208", 0 0, L_0x1bad8c0;  1 drivers
v0x1b9f230_0 .net *"_ivl_211", 0 0, L_0x1badab0;  1 drivers
v0x1b9f310_0 .net *"_ivl_212", 0 0, L_0x1bad5d0;  1 drivers
v0x1b9f3f0_0 .net *"_ivl_214", 0 0, L_0x1bade60;  1 drivers
v0x1b9f8e0_0 .net *"_ivl_216", 0 0, L_0x1baded0;  1 drivers
v0x1b9f9c0_0 .net *"_ivl_218", 0 0, L_0x1badf70;  1 drivers
v0x1b9faa0_0 .net *"_ivl_22", 0 0, L_0x1ba56f0;  1 drivers
v0x1b9fb80_0 .net *"_ivl_220", 0 0, L_0x1bae410;  1 drivers
v0x1b9fc60_0 .net *"_ivl_222", 0 0, L_0x1bae4b0;  1 drivers
v0x1b9fd40_0 .net *"_ivl_224", 0 0, L_0x1bae5c0;  1 drivers
v0x1b9fe20_0 .net *"_ivl_24", 0 0, L_0x1ba57d0;  1 drivers
v0x1b9ff00_0 .net *"_ivl_26", 0 0, L_0x1ba58e0;  1 drivers
v0x1b9ffe0_0 .net *"_ivl_28", 0 0, L_0x1ba5760;  1 drivers
v0x1ba00c0_0 .net *"_ivl_30", 0 0, L_0x1ba5a70;  1 drivers
v0x1ba01a0_0 .net *"_ivl_32", 0 0, L_0x1ba5bc0;  1 drivers
v0x1ba0280_0 .net *"_ivl_34", 0 0, L_0x1ba5c30;  1 drivers
v0x1ba0360_0 .net *"_ivl_36", 0 0, L_0x1ba5de0;  1 drivers
v0x1ba0440_0 .net *"_ivl_38", 0 0, L_0x1ba5e50;  1 drivers
v0x1ba0520_0 .net *"_ivl_4", 0 0, L_0x1ba4c30;  1 drivers
v0x1ba0600_0 .net *"_ivl_40", 0 0, L_0x1ba6010;  1 drivers
v0x1ba06e0_0 .net *"_ivl_42", 0 0, L_0x1ba6120;  1 drivers
v0x1ba07c0_0 .net *"_ivl_44", 0 0, L_0x1ba6250;  1 drivers
v0x1ba08a0_0 .net *"_ivl_46", 0 0, L_0x1ba6310;  1 drivers
v0x1ba0980_0 .net *"_ivl_48", 0 0, L_0x1ba64a0;  1 drivers
v0x1ba0a60_0 .net *"_ivl_50", 0 0, L_0x1ba6510;  1 drivers
v0x1ba0b40_0 .net *"_ivl_52", 0 0, L_0x1ba6700;  1 drivers
v0x1ba0c20_0 .net *"_ivl_54", 0 0, L_0x1ba6810;  1 drivers
v0x1ba0d00_0 .net *"_ivl_56", 0 0, L_0x1ba6970;  1 drivers
v0x1ba0de0_0 .net *"_ivl_58", 0 0, L_0x1ba6a30;  1 drivers
v0x1ba0ec0_0 .net *"_ivl_6", 0 0, L_0x1ba4d40;  1 drivers
v0x1ba0fa0_0 .net *"_ivl_60", 0 0, L_0x1ba6bf0;  1 drivers
v0x1ba1080_0 .net *"_ivl_62", 0 0, L_0x1ba6cb0;  1 drivers
v0x1ba1160_0 .net *"_ivl_64", 0 0, L_0x1ba6ed0;  1 drivers
v0x1ba1240_0 .net *"_ivl_66", 0 0, L_0x1ba6f40;  1 drivers
v0x1ba1320_0 .net *"_ivl_68", 0 0, L_0x1ba7120;  1 drivers
v0x1ba1400_0 .net *"_ivl_70", 0 0, L_0x1ba7190;  1 drivers
v0x1ba14e0_0 .net *"_ivl_72", 0 0, L_0x1ba73d0;  1 drivers
v0x1ba15c0_0 .net *"_ivl_74", 0 0, L_0x1ba7440;  1 drivers
v0x1ba16a0_0 .net *"_ivl_76", 0 0, L_0x1ba72a0;  1 drivers
v0x1ba1780_0 .net *"_ivl_78", 0 0, L_0x1ba7690;  1 drivers
v0x1ba1860_0 .net *"_ivl_8", 0 0, L_0x1ba4ef0;  1 drivers
v0x1ba1940_0 .net *"_ivl_80", 0 0, L_0x1ba7850;  1 drivers
v0x1ba1a20_0 .net *"_ivl_82", 0 0, L_0x1ba78c0;  1 drivers
v0x1ba1b00_0 .net *"_ivl_84", 0 0, L_0x1ba7b30;  1 drivers
v0x1ba1be0_0 .net *"_ivl_86", 0 0, L_0x1ba7ba0;  1 drivers
v0x1ba1cc0_0 .net *"_ivl_88", 0 0, L_0x1ba7e20;  1 drivers
v0x1ba1da0_0 .net *"_ivl_90", 0 0, L_0x1ba7f30;  1 drivers
v0x1ba1e80_0 .net *"_ivl_92", 0 0, L_0x1ba8120;  1 drivers
v0x1ba1f60_0 .net *"_ivl_94", 0 0, L_0x1ba81e0;  1 drivers
v0x1ba2040_0 .net *"_ivl_96", 0 0, L_0x1ba83e0;  1 drivers
v0x1ba2120_0 .net *"_ivl_98", 0 0, L_0x1ba84f0;  1 drivers
v0x1ba2200_0 .net "a", 0 0, v0x1b9ae50_0;  alias, 1 drivers
v0x1ba22a0_0 .net "b", 0 0, v0x1b9aef0_0;  alias, 1 drivers
v0x1ba2390_0 .net "c", 0 0, v0x1b9af90_0;  alias, 1 drivers
v0x1ba2480_0 .net "d", 0 0, v0x1b9b0d0_0;  alias, 1 drivers
v0x1ba2570_0 .net "out_pos", 0 0, L_0x1bae890;  alias, 1 drivers
v0x1ba2630_0 .net "out_sop", 0 0, L_0x1ba9530;  alias, 1 drivers
L_0x1ba5d40 .arith/sum 1, v0x1b9ae50_0, v0x1b9aef0_0;
L_0x1ba9910 .arith/sum 1, L_0x1ba5d40, v0x1b9af90_0;
L_0x1ba9a00 .arith/sum 1, L_0x1ba9910, v0x1b9b0d0_0;
L_0x1ba9d40 .arith/sum 1, L_0x1ba9690, L_0x1ba9cd0;
L_0x1ba9ef0 .arith/sum 1, L_0x1ba9d40, v0x1b9af90_0;
L_0x1baa1d0 .arith/sum 1, L_0x1ba9ef0, L_0x1ba9de0;
L_0x1baa3c0 .arith/mult 1, L_0x1ba9a00, L_0x1baa1d0;
L_0x1baa500 .arith/sum 1, L_0x1baa270, v0x1b9aef0_0;
L_0x1baa8b0 .arith/sum 1, L_0x1baa500, L_0x1baa5a0;
L_0x1baaa60 .arith/sum 1, L_0x1baa8b0, L_0x1baa950;
L_0x1baac70 .arith/mult 1, L_0x1baa3c0, L_0x1baaa60;
L_0x1baaf70 .arith/sum 1, L_0x1baab00, v0x1b9aef0_0;
L_0x1bab140 .arith/sum 1, L_0x1baaf70, L_0x1bab010;
L_0x1bab2f0 .arith/sum 1, L_0x1bab140, v0x1b9b0d0_0;
L_0x1bab460 .arith/mult 1, L_0x1baac70, L_0x1bab2f0;
L_0x1bab7c0 .arith/sum 1, L_0x1bab0d0, L_0x1bab1e0;
L_0x1babc30 .arith/sum 1, L_0x1bab7c0, L_0x1bab860;
L_0x1babde0 .arith/sum 1, L_0x1babc30, v0x1b9b0d0_0;
L_0x1babf70 .arith/mult 1, L_0x1bab460, L_0x1babde0;
L_0x1bac0b0 .arith/sum 1, v0x1b9ae50_0, L_0x1babcd0;
L_0x1babed0 .arith/sum 1, L_0x1bac0b0, L_0x1bac150;
L_0x1bac610 .arith/sum 1, L_0x1babed0, L_0x1bac500;
L_0x1bac880 .arith/mult 1, L_0x1babf70, L_0x1bac610;
L_0x1bac9c0 .arith/sum 1, v0x1b9ae50_0, v0x1b9aef0_0;
L_0x1bacd80 .arith/sum 1, L_0x1bac9c0, L_0x1bac6b0;
L_0x1bacf30 .arith/sum 1, L_0x1bacd80, L_0x1bace20;
L_0x1baca60 .arith/mult 1, L_0x1bac880, L_0x1bacf30;
L_0x1bad530 .arith/sum 1, L_0x1bacfd0, L_0x1bad4c0;
L_0x1bad7d0 .arith/sum 1, L_0x1bad530, v0x1b9af90_0;
L_0x1bad8c0 .arith/sum 1, L_0x1bad7d0, v0x1b9b0d0_0;
L_0x1badab0 .arith/mult 1, L_0x1baca60, L_0x1bad8c0;
L_0x1baded0 .arith/sum 1, L_0x1bad5d0, L_0x1bade60;
L_0x1bae410 .arith/sum 1, L_0x1baded0, L_0x1badf70;
L_0x1bae5c0 .arith/sum 1, L_0x1bae410, L_0x1bae4b0;
L_0x1bae890 .arith/mult 1, L_0x1badab0, L_0x1bae5c0;
S_0x1ba27b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1b3fb50;
 .timescale -12 -12;
E_0x1b249f0 .event anyedge, v0x1ba35a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1ba35a0_0;
    %nor/r;
    %assign/vec4 v0x1ba35a0_0, 0;
    %wait E_0x1b249f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1b9a320;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9b1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b9b260_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1b9a320;
T_4 ;
    %wait E_0x1b3e330;
    %load/vec4 v0x1b9b300_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b9b1c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1b9a320;
T_5 ;
    %wait E_0x1b3e1d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9b0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9af90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9aef0_0, 0;
    %assign/vec4 v0x1b9ae50_0, 0;
    %wait E_0x1b3e1d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9b0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9af90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9aef0_0, 0;
    %assign/vec4 v0x1b9ae50_0, 0;
    %wait E_0x1b3e1d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9b0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9af90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9aef0_0, 0;
    %assign/vec4 v0x1b9ae50_0, 0;
    %wait E_0x1b3e1d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9b0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9af90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9aef0_0, 0;
    %assign/vec4 v0x1b9ae50_0, 0;
    %wait E_0x1b3e1d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9b0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9af90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9aef0_0, 0;
    %assign/vec4 v0x1b9ae50_0, 0;
    %wait E_0x1b3e1d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9b0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9af90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9aef0_0, 0;
    %assign/vec4 v0x1b9ae50_0, 0;
    %wait E_0x1b3e1d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9b0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9af90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9aef0_0, 0;
    %assign/vec4 v0x1b9ae50_0, 0;
    %wait E_0x1b3e1d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9b0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9af90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9aef0_0, 0;
    %assign/vec4 v0x1b9ae50_0, 0;
    %wait E_0x1b3e1d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9b0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9af90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9aef0_0, 0;
    %assign/vec4 v0x1b9ae50_0, 0;
    %wait E_0x1b3e1d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9b0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9af90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9aef0_0, 0;
    %assign/vec4 v0x1b9ae50_0, 0;
    %wait E_0x1b3e1d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9b0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9af90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9aef0_0, 0;
    %assign/vec4 v0x1b9ae50_0, 0;
    %wait E_0x1b3e1d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9b0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9af90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9aef0_0, 0;
    %assign/vec4 v0x1b9ae50_0, 0;
    %wait E_0x1b3e1d0;
    %load/vec4 v0x1b9b1c0_0;
    %store/vec4 v0x1b9b260_0, 0, 1;
    %fork t_1, S_0x1b9a650;
    %jmp t_0;
    .scope S_0x1b9a650;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1b9a890_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1b9a890_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1b3e1d0;
    %load/vec4 v0x1b9a890_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9b0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9af90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9aef0_0, 0;
    %assign/vec4 v0x1b9ae50_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1b9a890_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1b9a890_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1b9a320;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1b3e330;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1b9b0d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9af90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1b9aef0_0, 0;
    %assign/vec4 v0x1b9ae50_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1b9b1c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1b9b260_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1b3fb50;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba3140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ba35a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1b3fb50;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1ba3140_0;
    %inv;
    %store/vec4 v0x1ba3140_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1b3fb50;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1b9b030_0, v0x1ba3710_0, v0x1ba2f60_0, v0x1ba3000_0, v0x1ba30a0_0, v0x1ba31e0_0, v0x1ba3460_0, v0x1ba33c0_0, v0x1ba3320_0, v0x1ba3280_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1b3fb50;
T_9 ;
    %load/vec4 v0x1ba3500_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1ba3500_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1ba3500_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1ba3500_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1ba3500_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1ba3500_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1ba3500_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ba3500_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1ba3500_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1ba3500_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1b3fb50;
T_10 ;
    %wait E_0x1b3e330;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ba3500_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba3500_0, 4, 32;
    %load/vec4 v0x1ba3640_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1ba3500_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba3500_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1ba3500_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba3500_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1ba3460_0;
    %load/vec4 v0x1ba3460_0;
    %load/vec4 v0x1ba33c0_0;
    %xor;
    %load/vec4 v0x1ba3460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1ba3500_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba3500_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1ba3500_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba3500_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1ba3320_0;
    %load/vec4 v0x1ba3320_0;
    %load/vec4 v0x1ba3280_0;
    %xor;
    %load/vec4 v0x1ba3320_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1ba3500_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba3500_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1ba3500_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1ba3500_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth10/human/ece241_2013_q2/iter7/response0/top_module.sv";
