

================================================================
== Vitis HLS Report for 'store_tile_mm'
================================================================
* Date:           Tue Oct 21 00:22:28 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Out_writey   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + Out_writex  |        ?|        ?|         3|          -|          -|     ?|        no|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     305|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     128|    -|
|Register         |        -|     -|     252|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     252|     433|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln242_fu_309_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln245_fu_407_p2    |         +|   0|  0|  15|           8|           1|
    |add_ln246_1_fu_392_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln246_fu_289_p2    |         +|   0|  0|  16|           9|           9|
    |add_ln428_fu_181_p2    |         +|   0|  0|  16|           9|           5|
    |add_ln431_fu_213_p2    |         +|   0|  0|  16|           9|           5|
    |empty_63_fu_363_p2     |         +|   0|  0|  71|          64|          64|
    |empty_fu_315_p2        |         +|   0|  0|  17|          10|          10|
    |tmp_fu_354_p2          |         +|   0|  0|  29|          22|          22|
    |empty_62_fu_344_p2     |         -|   0|  0|  28|          21|          21|
    |icmp_ln242_fu_304_p2   |      icmp|   0|  0|  15|           8|           8|
    |icmp_ln245_fu_402_p2   |      icmp|   0|  0|  15|           8|           8|
    |ap_block_state1        |        or|   0|  0|   2|           1|           1|
    |th_eff_fu_205_p3       |    select|   0|  0|   8|           1|           8|
    |tw_eff_fu_237_p3       |    select|   0|  0|   8|           1|           8|
    |xor_ln428_fu_199_p2    |       xor|   0|  0|   8|           8|           2|
    |xor_ln431_fu_231_p2    |       xor|   0|  0|   8|           8|           2|
    |xor_ln437_fu_175_p2    |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 305|         205|         186|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  65|         12|    1|         12|
    |ap_done             |   9|          2|    1|          2|
    |gmem_out_blk_n_AW   |   9|          2|    1|          2|
    |gmem_out_blk_n_B    |   9|          2|    1|          2|
    |gmem_out_blk_n_W    |   9|          2|    1|          2|
    |output_ftmap_blk_n  |   9|          2|    1|          2|
    |x_reg_164           |   9|          2|    8|         16|
    |y_fu_108            |   9|          2|    8|         16|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 128|         26|   22|         54|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln242_reg_471      |   8|   0|    8|          0|
    |add_ln245_reg_490      |   8|   0|    8|          0|
    |ap_CS_fsm              |  11|   0|   11|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |gmem_out_addr_reg_476  |  64|   0|   64|          0|
    |out_reg_428            |  64|   0|   64|          0|
    |outbuf_load_reg_495    |  32|   0|   32|          0|
    |shl_ln246_reg_463      |   5|   0|    9|          4|
    |th_eff_reg_433         |   8|   0|    8|          0|
    |tmp_1_cast_reg_443     |   1|   0|    9|          8|
    |tw_eff_reg_438         |   8|   0|    8|          0|
    |x_reg_164              |   8|   0|    8|          0|
    |y_fu_108               |   8|   0|    8|          0|
    |zext_ln242_1_reg_453   |   9|   0|   22|         13|
    |zext_ln242_2_reg_458   |   8|   0|   32|         24|
    |zext_ln242_reg_448     |   9|   0|   10|          1|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 252|   0|  302|         50|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_continue                  |   in|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  store_tile_mm|  return value|
|p_read                       |   in|    1|     ap_none|         p_read|        scalar|
|m_axi_gmem_out_AWVALID       |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWREADY       |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWADDR        |  out|   64|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWID          |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWLEN         |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWSIZE        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWBURST       |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWLOCK        |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWCACHE       |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWPROT        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWQOS         |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWREGION      |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_AWUSER        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WVALID        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WREADY        |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WDATA         |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WSTRB         |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WLAST         |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WID           |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_WUSER         |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARVALID       |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARREADY       |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARADDR        |  out|   64|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARID          |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARLEN         |  out|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARSIZE        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARBURST       |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARLOCK        |  out|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARCACHE       |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARPROT        |  out|    3|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARQOS         |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARREGION      |  out|    4|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_ARUSER        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RVALID        |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RREADY        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RDATA         |   in|   32|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RLAST         |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RID           |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RFIFONUM      |   in|    9|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RUSER         |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_RRESP         |   in|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BVALID        |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BREADY        |  out|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BRESP         |   in|    2|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BID           |   in|    1|       m_axi|       gmem_out|       pointer|
|m_axi_gmem_out_BUSER         |   in|    1|       m_axi|       gmem_out|       pointer|
|output_ftmap_dout            |   in|   64|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_num_data_valid  |   in|    3|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_fifo_cap        |   in|    3|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_empty_n         |   in|    1|     ap_fifo|   output_ftmap|       pointer|
|output_ftmap_read            |  out|    1|     ap_fifo|   output_ftmap|       pointer|
|p_read1                      |   in|    9|     ap_none|        p_read1|        scalar|
|p_read2                      |   in|    9|     ap_none|        p_read2|        scalar|
|outbuf_address0              |  out|    9|   ap_memory|         outbuf|         array|
|outbuf_ce0                   |  out|    1|   ap_memory|         outbuf|         array|
|outbuf_q0                    |   in|   32|   ap_memory|         outbuf|         array|
+-----------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 7 
5 --> 6 
6 --> 4 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 12 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.83ns)   --->   "%p_read_1 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read2"   --->   Operation 14 'read' 'p_read_1' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 15 [1/1] (1.83ns)   --->   "%p_read_2 = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %p_read1"   --->   Operation 15 'read' 'p_read_2' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 16 [1/1] (1.83ns)   --->   "%p_read_3 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 16 'read' 'p_read_3' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 17 [1/1] (1.83ns)   --->   "%out = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %output_ftmap"   --->   Operation 17 'read' 'out' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.28ns)   --->   "%xor_ln437 = xor i1 %p_read_3, i1 1" [src/srcnn.cpp:437]   --->   Operation 19 'xor' 'xor_ln437' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.77ns)   --->   "%add_ln428 = add i9 %p_read_2, i9 16" [src/srcnn.cpp:428]   --->   Operation 20 'add' 'add_ln428' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln428, i32 8" [src/srcnn.cpp:428]   --->   Operation 21 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%trunc_ln427 = trunc i9 %p_read_2" [src/srcnn.cpp:427]   --->   Operation 22 'trunc' 'trunc_ln427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node th_eff)   --->   "%xor_ln428 = xor i8 %trunc_ln427, i8 255" [src/srcnn.cpp:428]   --->   Operation 23 'xor' 'xor_ln428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.39ns) (out node of the LUT)   --->   "%th_eff = select i1 %tmp_3, i8 %xor_ln428, i8 16" [src/srcnn.cpp:428]   --->   Operation 24 'select' 'th_eff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.77ns)   --->   "%add_ln431 = add i9 %p_read_1, i9 16" [src/srcnn.cpp:431]   --->   Operation 25 'add' 'add_ln431' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node tw_eff)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln431, i32 8" [src/srcnn.cpp:431]   --->   Operation 26 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tw_eff)   --->   "%trunc_ln430 = trunc i9 %p_read_1" [src/srcnn.cpp:430]   --->   Operation 27 'trunc' 'trunc_ln430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node tw_eff)   --->   "%xor_ln431 = xor i8 %trunc_ln430, i8 255" [src/srcnn.cpp:431]   --->   Operation 28 'xor' 'xor_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.39ns) (out node of the LUT)   --->   "%tw_eff = select i1 %tmp_4, i8 %xor_ln431, i8 16" [src/srcnn.cpp:431]   --->   Operation 29 'select' 'tw_eff' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %xor_ln437, i4 0" [src/srcnn.cpp:246->src/srcnn.cpp:442]   --->   Operation 30 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i5 %tmp_1" [src/srcnn.cpp:246->src/srcnn.cpp:442]   --->   Operation 31 'zext' 'tmp_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %outbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_35, i32 0, i32 0, void @empty_36, i32 0, i32 65025, void @empty_43, void @empty_37, void @empty_36, i32 16, i32 16, i32 16, i32 16, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln240 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_36" [src/srcnn.cpp:240->src/srcnn.cpp:442]   --->   Operation 34 'specpipeline' 'specpipeline_ln240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i9 %p_read_2" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 35 'zext' 'zext_ln242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %p_read_1, i2 0"   --->   Operation 36 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln242_1 = zext i11 %tmp_2" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 37 'zext' 'zext_ln242_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln242_2 = zext i8 %tw_eff" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 38 'zext' 'zext_ln242_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln242 = store i8 0, i8 %y" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 39 'store' 'store_ln242' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln242 = br void %Out_writex.i.i" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 40 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%y_1 = load i8 %y" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 41 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln246 = zext i8 %y_1" [src/srcnn.cpp:246->src/srcnn.cpp:442]   --->   Operation 42 'zext' 'zext_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.76ns)   --->   "%add_ln246 = add i9 %tmp_1_cast, i9 %zext_ln246" [src/srcnn.cpp:246->src/srcnn.cpp:442]   --->   Operation 43 'add' 'add_ln246' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%shl_ln246 = shl i9 %add_ln246, i9 4" [src/srcnn.cpp:246->src/srcnn.cpp:442]   --->   Operation 44 'shl' 'shl_ln246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln242_3 = zext i8 %y_1" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 45 'zext' 'zext_ln242_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.76ns)   --->   "%icmp_ln242 = icmp_eq  i8 %y_1, i8 %th_eff" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 46 'icmp' 'icmp_ln242' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.76ns)   --->   "%add_ln242 = add i8 %y_1, i8 1" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 47 'add' 'add_ln242' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln242 = br i1 %icmp_ln242, void %Out_writex.split.i.i, void %store_tile_mm.exit" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 48 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.77ns)   --->   "%empty = add i10 %zext_ln242, i10 %zext_ln242_3" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 49 'add' 'empty' <Predicate = (!icmp_ln242)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%p_shl_i_i = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i10.i10, i10 %empty, i10 0" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 50 'bitconcatenate' 'p_shl_i_i' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl_cast14_i_i = zext i20 %p_shl_i_i" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 51 'zext' 'p_shl_cast14_i_i' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl2_i_i = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i10.i2, i10 %empty, i2 0" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 52 'bitconcatenate' 'p_shl2_i_i' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl2_cast15_i_i = zext i12 %p_shl2_i_i" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 53 'zext' 'p_shl2_cast15_i_i' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.89ns)   --->   "%empty_62 = sub i21 %p_shl_cast14_i_i, i21 %p_shl2_cast15_i_i" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 54 'sub' 'empty_62' <Predicate = (!icmp_ln242)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%p_cast = sext i21 %empty_62" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 55 'sext' 'p_cast' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.90ns)   --->   "%tmp = add i22 %p_cast, i22 %zext_ln242_1" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 56 'add' 'tmp' <Predicate = (!icmp_ln242)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_cast = sext i22 %tmp" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 57 'sext' 'tmp_cast' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.08ns)   --->   "%empty_63 = add i64 %tmp_cast, i64 %out" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 58 'add' 'empty_63' <Predicate = (!icmp_ln242)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %empty_63, i32 2, i32 63" [src/srcnn.cpp:245->src/srcnn.cpp:442]   --->   Operation 59 'partselect' 'trunc_ln2' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln245 = sext i62 %trunc_ln2" [src/srcnn.cpp:245->src/srcnn.cpp:442]   --->   Operation 60 'sext' 'sext_ln245' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%gmem_out_addr = getelementptr i32 %gmem_out, i64 %sext_ln245" [src/srcnn.cpp:245->src/srcnn.cpp:442]   --->   Operation 61 'getelementptr' 'gmem_out_addr' <Predicate = (!icmp_ln242)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%ret_ln442 = ret" [src/srcnn.cpp:442]   --->   Operation 62 'ret' 'ret_ln442' <Predicate = (icmp_ln242)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln242 = specloopname void @_ssdm_op_SpecLoopName, void @empty_28" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 63 'specloopname' 'specloopname_ln242' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (7.30ns)   --->   "%empty_64 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i64 %gmem_out_addr, i32 %zext_ln242_2" [src/srcnn.cpp:245->src/srcnn.cpp:442]   --->   Operation 64 'writereq' 'empty_64' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln245 = br void %for.inc.i.i" [src/srcnn.cpp:245->src/srcnn.cpp:442]   --->   Operation 65 'br' 'br_ln245' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.01>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%x = phi i8 %add_ln245, void %for.inc.split.i.i, i8 0, void %Out_writex.split.i.i" [src/srcnn.cpp:245->src/srcnn.cpp:442]   --->   Operation 66 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln246_1 = zext i8 %x" [src/srcnn.cpp:246->src/srcnn.cpp:442]   --->   Operation 67 'zext' 'zext_ln246_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.77ns)   --->   "%add_ln246_1 = add i9 %shl_ln246, i9 %zext_ln246_1" [src/srcnn.cpp:246->src/srcnn.cpp:442]   --->   Operation 68 'add' 'add_ln246_1' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln246_2 = zext i9 %add_ln246_1" [src/srcnn.cpp:246->src/srcnn.cpp:442]   --->   Operation 69 'zext' 'zext_ln246_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%outbuf_addr = getelementptr i32 %outbuf, i64 0, i64 %zext_ln246_2" [src/srcnn.cpp:246->src/srcnn.cpp:442]   --->   Operation 70 'getelementptr' 'outbuf_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (0.76ns)   --->   "%icmp_ln245 = icmp_eq  i8 %x, i8 %tw_eff" [src/srcnn.cpp:245->src/srcnn.cpp:442]   --->   Operation 71 'icmp' 'icmp_ln245' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.76ns)   --->   "%add_ln245 = add i8 %x, i8 1" [src/srcnn.cpp:245->src/srcnn.cpp:442]   --->   Operation 72 'add' 'add_ln245' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln245 = br i1 %icmp_ln245, void %for.inc.split.i.i, void %for.inc13.loopexit.i.i" [src/srcnn.cpp:245->src/srcnn.cpp:442]   --->   Operation 73 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (1.23ns)   --->   "%outbuf_load = load i9 %outbuf_addr" [src/srcnn.cpp:246->src/srcnn.cpp:442]   --->   Operation 74 'load' 'outbuf_load' <Predicate = (!icmp_ln245)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln242 = store i8 %add_ln242, i8 %y" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 75 'store' 'store_ln242' <Predicate = (icmp_ln245)> <Delay = 0.42>

State 5 <SV = 4> <Delay = 1.23>
ST_5 : Operation 76 [1/2] (1.23ns)   --->   "%outbuf_load = load i9 %outbuf_addr" [src/srcnn.cpp:246->src/srcnn.cpp:442]   --->   Operation 76 'load' 'outbuf_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 512> <RAM>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln245 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [src/srcnn.cpp:245->src/srcnn.cpp:442]   --->   Operation 77 'specloopname' 'specloopname_ln245' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%bitcast_ln246 = bitcast i32 %outbuf_load" [src/srcnn.cpp:246->src/srcnn.cpp:442]   --->   Operation 78 'bitcast' 'bitcast_ln246' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (7.30ns)   --->   "%write_ln246 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_out_addr, i32 %bitcast_ln246, i4 15" [src/srcnn.cpp:246->src/srcnn.cpp:442]   --->   Operation 79 'write' 'write_ln246' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln245 = br void %for.inc.i.i" [src/srcnn.cpp:245->src/srcnn.cpp:442]   --->   Operation 80 'br' 'br_ln245' <Predicate = true> <Delay = 0.00>

State 7 <SV = 4> <Delay = 7.30>
ST_7 : Operation 81 [5/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 81 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 5> <Delay = 7.30>
ST_8 : Operation 82 [4/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 82 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 6> <Delay = 7.30>
ST_9 : Operation 83 [3/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 83 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 7> <Delay = 7.30>
ST_10 : Operation 84 [2/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 84 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 8> <Delay = 7.30>
ST_11 : Operation 85 [1/5] (7.30ns)   --->   "%empty_65 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i64 %gmem_out_addr" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 85 'writeresp' 'empty_65' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln242 = br void %Out_writex.i.i" [src/srcnn.cpp:242->src/srcnn.cpp:442]   --->   Operation 86 'br' 'br_ln242' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ output_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ outbuf]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y                  (alloca        ) [ 011111111111]
specinterface_ln0  (specinterface ) [ 000000000000]
p_read_1           (read          ) [ 000000000000]
p_read_2           (read          ) [ 000000000000]
p_read_3           (read          ) [ 000000000000]
out                (read          ) [ 001111111111]
specmemcore_ln0    (specmemcore   ) [ 000000000000]
xor_ln437          (xor           ) [ 000000000000]
add_ln428          (add           ) [ 000000000000]
tmp_3              (bitselect     ) [ 000000000000]
trunc_ln427        (trunc         ) [ 000000000000]
xor_ln428          (xor           ) [ 000000000000]
th_eff             (select        ) [ 001111111111]
add_ln431          (add           ) [ 000000000000]
tmp_4              (bitselect     ) [ 000000000000]
trunc_ln430        (trunc         ) [ 000000000000]
xor_ln431          (xor           ) [ 000000000000]
tw_eff             (select        ) [ 001111111111]
tmp_1              (bitconcatenate) [ 000000000000]
tmp_1_cast         (zext          ) [ 001111111111]
specmemcore_ln0    (specmemcore   ) [ 000000000000]
specinterface_ln0  (specinterface ) [ 000000000000]
specpipeline_ln240 (specpipeline  ) [ 000000000000]
zext_ln242         (zext          ) [ 001111111111]
tmp_2              (bitconcatenate) [ 000000000000]
zext_ln242_1       (zext          ) [ 001111111111]
zext_ln242_2       (zext          ) [ 001111111111]
store_ln242        (store         ) [ 000000000000]
br_ln242           (br            ) [ 000000000000]
y_1                (load          ) [ 000000000000]
zext_ln246         (zext          ) [ 000000000000]
add_ln246          (add           ) [ 000000000000]
shl_ln246          (shl           ) [ 000111100000]
zext_ln242_3       (zext          ) [ 000000000000]
icmp_ln242         (icmp          ) [ 001111111111]
add_ln242          (add           ) [ 000111100000]
br_ln242           (br            ) [ 000000000000]
empty              (add           ) [ 000000000000]
p_shl_i_i          (bitconcatenate) [ 000000000000]
p_shl_cast14_i_i   (zext          ) [ 000000000000]
p_shl2_i_i         (bitconcatenate) [ 000000000000]
p_shl2_cast15_i_i  (zext          ) [ 000000000000]
empty_62           (sub           ) [ 000000000000]
p_cast             (sext          ) [ 000000000000]
tmp                (add           ) [ 000000000000]
tmp_cast           (sext          ) [ 000000000000]
empty_63           (add           ) [ 000000000000]
trunc_ln2          (partselect    ) [ 000000000000]
sext_ln245         (sext          ) [ 000000000000]
gmem_out_addr      (getelementptr ) [ 000111111111]
ret_ln442          (ret           ) [ 000000000000]
specloopname_ln242 (specloopname  ) [ 000000000000]
empty_64           (writereq      ) [ 000000000000]
br_ln245           (br            ) [ 001111111111]
x                  (phi           ) [ 000010000000]
zext_ln246_1       (zext          ) [ 000000000000]
add_ln246_1        (add           ) [ 000000000000]
zext_ln246_2       (zext          ) [ 000000000000]
outbuf_addr        (getelementptr ) [ 000001000000]
icmp_ln245         (icmp          ) [ 001111111111]
add_ln245          (add           ) [ 001111111111]
br_ln245           (br            ) [ 000000000000]
store_ln242        (store         ) [ 000000000000]
outbuf_load        (load          ) [ 000000100000]
specloopname_ln245 (specloopname  ) [ 000000000000]
bitcast_ln246      (bitcast       ) [ 000000000000]
write_ln246        (write         ) [ 000000000000]
br_ln245           (br            ) [ 001111111111]
empty_65           (writeresp     ) [ 000000000000]
br_ln242           (br            ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_ftmap">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_ftmap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="outbuf">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outbuf"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_35"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_43"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i20.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_28"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="y_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_1_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="9" slack="0"/>
<pin id="114" dir="0" index="1" bw="9" slack="0"/>
<pin id="115" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read_2_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="0"/>
<pin id="120" dir="0" index="1" bw="9" slack="0"/>
<pin id="121" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_read_3_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="out_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="out/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_writeresp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="1"/>
<pin id="139" dir="0" index="2" bw="8" slack="2"/>
<pin id="140" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="empty_64/3 empty_65/7 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln246_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="32" slack="4"/>
<pin id="145" dir="0" index="2" bw="32" slack="0"/>
<pin id="146" dir="0" index="3" bw="1" slack="0"/>
<pin id="147" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln246/6 "/>
</bind>
</comp>

<comp id="151" class="1004" name="outbuf_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="9" slack="0"/>
<pin id="155" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="outbuf_addr/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_access_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="9" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="outbuf_load/4 "/>
</bind>
</comp>

<comp id="164" class="1005" name="x_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="1"/>
<pin id="166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="x_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="1" slack="1"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="xor_ln437_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln437/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln428_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="9" slack="0"/>
<pin id="183" dir="0" index="1" bw="6" slack="0"/>
<pin id="184" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln428/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_3_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="1" slack="0"/>
<pin id="189" dir="0" index="1" bw="9" slack="0"/>
<pin id="190" dir="0" index="2" bw="5" slack="0"/>
<pin id="191" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="trunc_ln427_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln427/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="xor_ln428_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="0"/>
<pin id="202" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln428/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="th_eff_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="8" slack="0"/>
<pin id="208" dir="0" index="2" bw="8" slack="0"/>
<pin id="209" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="th_eff/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln431_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="0"/>
<pin id="215" dir="0" index="1" bw="6" slack="0"/>
<pin id="216" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln431/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_4_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="0"/>
<pin id="221" dir="0" index="1" bw="9" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln430_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln430/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="xor_ln431_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="8" slack="0"/>
<pin id="233" dir="0" index="1" bw="8" slack="0"/>
<pin id="234" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln431/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tw_eff_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="0" index="2" bw="8" slack="0"/>
<pin id="241" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tw_eff/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="tmp_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="1" slack="0"/>
<pin id="249" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_1_cast_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="zext_ln242_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="9" slack="0"/>
<pin id="259" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="0"/>
<pin id="263" dir="0" index="1" bw="9" slack="0"/>
<pin id="264" dir="0" index="2" bw="1" slack="0"/>
<pin id="265" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln242_1_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242_1/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="zext_ln242_2_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242_2/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln242_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="8" slack="0"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="y_1_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="1"/>
<pin id="284" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="zext_ln246_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="add_ln246_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="1"/>
<pin id="291" dir="0" index="1" bw="8" slack="0"/>
<pin id="292" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln246/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="shl_ln246_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln246/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln242_3_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln242_3/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln242_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="1"/>
<pin id="307" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln242/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="add_ln242_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="8" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln242/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="empty_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="9" slack="1"/>
<pin id="317" dir="0" index="1" bw="8" slack="0"/>
<pin id="318" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_shl_i_i_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="20" slack="0"/>
<pin id="322" dir="0" index="1" bw="10" slack="0"/>
<pin id="323" dir="0" index="2" bw="1" slack="0"/>
<pin id="324" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_i_i/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_shl_cast14_i_i_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="20" slack="0"/>
<pin id="330" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast14_i_i/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_shl2_i_i_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="12" slack="0"/>
<pin id="334" dir="0" index="1" bw="10" slack="0"/>
<pin id="335" dir="0" index="2" bw="1" slack="0"/>
<pin id="336" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_i_i/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_shl2_cast15_i_i_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="12" slack="0"/>
<pin id="342" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast15_i_i/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="empty_62_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="20" slack="0"/>
<pin id="346" dir="0" index="1" bw="12" slack="0"/>
<pin id="347" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_62/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="21" slack="0"/>
<pin id="352" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_cast/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="tmp_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="21" slack="0"/>
<pin id="356" dir="0" index="1" bw="11" slack="1"/>
<pin id="357" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="22" slack="0"/>
<pin id="361" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="363" class="1004" name="empty_63_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="22" slack="0"/>
<pin id="365" dir="0" index="1" bw="64" slack="1"/>
<pin id="366" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_63/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln2_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="62" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="0"/>
<pin id="371" dir="0" index="2" bw="3" slack="0"/>
<pin id="372" dir="0" index="3" bw="7" slack="0"/>
<pin id="373" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="sext_ln245_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="62" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln245/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="gmem_out_addr_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="64" slack="0"/>
<pin id="384" dir="0" index="1" bw="64" slack="0"/>
<pin id="385" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_out_addr/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="zext_ln246_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="8" slack="0"/>
<pin id="390" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246_1/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="add_ln246_1_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="2"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln246_1/4 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln246_2_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln246_2/4 "/>
</bind>
</comp>

<comp id="402" class="1004" name="icmp_ln245_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="3"/>
<pin id="405" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln245/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln245_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln245/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln242_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="2"/>
<pin id="415" dir="0" index="1" bw="8" slack="3"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln242/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="bitcast_ln246_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="32" slack="1"/>
<pin id="419" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln246/6 "/>
</bind>
</comp>

<comp id="421" class="1005" name="y_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="8" slack="0"/>
<pin id="423" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="428" class="1005" name="out_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="1"/>
<pin id="430" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="out "/>
</bind>
</comp>

<comp id="433" class="1005" name="th_eff_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="8" slack="1"/>
<pin id="435" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="th_eff "/>
</bind>
</comp>

<comp id="438" class="1005" name="tw_eff_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="8" slack="3"/>
<pin id="440" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="tw_eff "/>
</bind>
</comp>

<comp id="443" class="1005" name="tmp_1_cast_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="9" slack="1"/>
<pin id="445" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1_cast "/>
</bind>
</comp>

<comp id="448" class="1005" name="zext_ln242_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="10" slack="1"/>
<pin id="450" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln242 "/>
</bind>
</comp>

<comp id="453" class="1005" name="zext_ln242_1_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="22" slack="1"/>
<pin id="455" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln242_1 "/>
</bind>
</comp>

<comp id="458" class="1005" name="zext_ln242_2_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="2"/>
<pin id="460" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln242_2 "/>
</bind>
</comp>

<comp id="463" class="1005" name="shl_ln246_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="9" slack="2"/>
<pin id="465" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="shl_ln246 "/>
</bind>
</comp>

<comp id="471" class="1005" name="add_ln242_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="8" slack="2"/>
<pin id="473" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="add_ln242 "/>
</bind>
</comp>

<comp id="476" class="1005" name="gmem_out_addr_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="1"/>
<pin id="478" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_out_addr "/>
</bind>
</comp>

<comp id="482" class="1005" name="outbuf_addr_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="1"/>
<pin id="484" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="outbuf_addr "/>
</bind>
</comp>

<comp id="490" class="1005" name="add_ln245_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="0"/>
<pin id="492" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln245 "/>
</bind>
</comp>

<comp id="495" class="1005" name="outbuf_load_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="outbuf_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="12" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="96" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="102" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="104" pin="0"/><net_sink comp="142" pin=3"/></net>

<net id="150"><net_src comp="106" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="156"><net_src comp="10" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="98" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="151" pin="3"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="76" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="124" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="118" pin="2"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="46" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="192"><net_src comp="48" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="181" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="198"><net_src comp="118" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="52" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="187" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="199" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="205" pin=2"/></net>

<net id="217"><net_src comp="112" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="46" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="224"><net_src comp="48" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="213" pin="2"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="112" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="235"><net_src comp="227" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="219" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="231" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="54" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="56" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="175" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="58" pin="0"/><net_sink comp="245" pin=2"/></net>

<net id="256"><net_src comp="245" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="118" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="72" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="112" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="74" pin="0"/><net_sink comp="261" pin=2"/></net>

<net id="272"><net_src comp="261" pin="3"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="237" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="281"><net_src comp="76" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="282" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="78" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="282" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="282" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="282" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="80" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="319"><net_src comp="300" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="82" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="315" pin="2"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="84" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="331"><net_src comp="320" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="86" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="315" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="74" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="343"><net_src comp="332" pin="3"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="328" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="340" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="353"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="350" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="362"><net_src comp="354" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="359" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="374"><net_src comp="88" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="363" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="22" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="90" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="368" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="2" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="391"><net_src comp="168" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="396"><net_src comp="388" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="400"><net_src comp="392" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="406"><net_src comp="168" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="168" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="80" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="420"><net_src comp="417" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="424"><net_src comp="108" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="426"><net_src comp="421" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="427"><net_src comp="421" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="431"><net_src comp="130" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="436"><net_src comp="205" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="441"><net_src comp="237" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="446"><net_src comp="253" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="451"><net_src comp="257" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="456"><net_src comp="269" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="461"><net_src comp="273" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="466"><net_src comp="294" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="474"><net_src comp="309" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="479"><net_src comp="382" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="485"><net_src comp="151" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="493"><net_src comp="407" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="498"><net_src comp="158" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="417" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_out | {3 6 7 8 9 10 11 }
	Port: outbuf | {}
 - Input state : 
	Port: store_tile_mm : p_read | {1 }
	Port: store_tile_mm : gmem_out | {}
	Port: store_tile_mm : output_ftmap | {1 }
	Port: store_tile_mm : p_read1 | {1 }
	Port: store_tile_mm : p_read2 | {1 }
	Port: store_tile_mm : outbuf | {4 5 }
  - Chain level:
	State 1
		tmp_3 : 1
		xor_ln428 : 1
		th_eff : 1
		tmp_4 : 1
		xor_ln431 : 1
		tw_eff : 1
		tmp_1_cast : 1
		zext_ln242_1 : 1
		zext_ln242_2 : 2
		store_ln242 : 1
	State 2
		zext_ln246 : 1
		add_ln246 : 2
		shl_ln246 : 3
		zext_ln242_3 : 1
		icmp_ln242 : 1
		add_ln242 : 1
		br_ln242 : 2
		empty : 2
		p_shl_i_i : 3
		p_shl_cast14_i_i : 4
		p_shl2_i_i : 3
		p_shl2_cast15_i_i : 4
		empty_62 : 5
		p_cast : 6
		tmp : 7
		tmp_cast : 8
		empty_63 : 9
		trunc_ln2 : 10
		sext_ln245 : 11
		gmem_out_addr : 12
	State 3
	State 4
		zext_ln246_1 : 1
		add_ln246_1 : 2
		zext_ln246_2 : 3
		outbuf_addr : 4
		icmp_ln245 : 1
		add_ln245 : 1
		br_ln245 : 2
		outbuf_load : 5
	State 5
	State 6
		write_ln246 : 1
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln428_fu_181     |    0    |    16   |
|          |     add_ln431_fu_213     |    0    |    16   |
|          |     add_ln246_fu_289     |    0    |    15   |
|          |     add_ln242_fu_309     |    0    |    15   |
|    add   |       empty_fu_315       |    0    |    16   |
|          |        tmp_fu_354        |    0    |    28   |
|          |      empty_63_fu_363     |    0    |    71   |
|          |    add_ln246_1_fu_392    |    0    |    16   |
|          |     add_ln245_fu_407     |    0    |    15   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln242_fu_304    |    0    |    15   |
|          |     icmp_ln245_fu_402    |    0    |    15   |
|----------|--------------------------|---------|---------|
|    sub   |      empty_62_fu_344     |    0    |    27   |
|----------|--------------------------|---------|---------|
|          |     xor_ln437_fu_175     |    0    |    2    |
|    xor   |     xor_ln428_fu_199     |    0    |    8    |
|          |     xor_ln431_fu_231     |    0    |    8    |
|----------|--------------------------|---------|---------|
|  select  |       th_eff_fu_205      |    0    |    8    |
|          |       tw_eff_fu_237      |    0    |    8    |
|----------|--------------------------|---------|---------|
|          |   p_read_1_read_fu_112   |    0    |    0    |
|   read   |   p_read_2_read_fu_118   |    0    |    0    |
|          |   p_read_3_read_fu_124   |    0    |    0    |
|          |      out_read_fu_130     |    0    |    0    |
|----------|--------------------------|---------|---------|
| writeresp|   grp_writeresp_fu_136   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln246_write_fu_142 |    0    |    0    |
|----------|--------------------------|---------|---------|
| bitselect|       tmp_3_fu_187       |    0    |    0    |
|          |       tmp_4_fu_219       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |    trunc_ln427_fu_195    |    0    |    0    |
|          |    trunc_ln430_fu_227    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_1_fu_245       |    0    |    0    |
|bitconcatenate|       tmp_2_fu_261       |    0    |    0    |
|          |     p_shl_i_i_fu_320     |    0    |    0    |
|          |     p_shl2_i_i_fu_332    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     tmp_1_cast_fu_253    |    0    |    0    |
|          |     zext_ln242_fu_257    |    0    |    0    |
|          |    zext_ln242_1_fu_269   |    0    |    0    |
|          |    zext_ln242_2_fu_273   |    0    |    0    |
|   zext   |     zext_ln246_fu_285    |    0    |    0    |
|          |    zext_ln242_3_fu_300   |    0    |    0    |
|          |  p_shl_cast14_i_i_fu_328 |    0    |    0    |
|          | p_shl2_cast15_i_i_fu_340 |    0    |    0    |
|          |    zext_ln246_1_fu_388   |    0    |    0    |
|          |    zext_ln246_2_fu_397   |    0    |    0    |
|----------|--------------------------|---------|---------|
|    shl   |     shl_ln246_fu_294     |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       p_cast_fu_350      |    0    |    0    |
|   sext   |      tmp_cast_fu_359     |    0    |    0    |
|          |     sext_ln245_fu_378    |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|     trunc_ln2_fu_368     |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   299   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln242_reg_471  |    8   |
|  add_ln245_reg_490  |    8   |
|gmem_out_addr_reg_476|   32   |
|     out_reg_428     |   64   |
| outbuf_addr_reg_482 |    9   |
| outbuf_load_reg_495 |   32   |
|  shl_ln246_reg_463  |    9   |
|    th_eff_reg_433   |    8   |
|  tmp_1_cast_reg_443 |    9   |
|    tw_eff_reg_438   |    8   |
|      x_reg_164      |    8   |
|      y_reg_421      |    8   |
| zext_ln242_1_reg_453|   22   |
| zext_ln242_2_reg_458|   32   |
|  zext_ln242_reg_448 |   10   |
+---------------------+--------+
|        Total        |   267  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_136 |  p0  |   2  |   1  |    2   |
|   grp_access_fu_158  |  p0  |   2  |   9  |   18   ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   20   ||  0.854  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   299  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   267  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   267  |   308  |
+-----------+--------+--------+--------+
