###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx17.ecn.purdue.edu)
#  Generated on:      Wed Mar  9 18:25:12 2016
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/
CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/D (v) checked with  
leading edge of 'clk'
Beginpoint: write_enable                                (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.813
- Setup                         0.136
+ Phase Shift                   1.000
= Required Time                 1.676
- Arrival Time                  3.575
= Slack Time                   -1.899
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                              | write_enable v |         | 0.162 |       |   1.116 |   -0.783 | 
     | U18                                          | YPAD v -> DI v | PADINC  | 0.054 | 0.148 |   1.265 |   -0.634 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0       | A v -> Y v     | AND2X2  | 0.147 | 0.250 |   1.515 |   -0.384 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo | A v -> Y v     | BUFX4   | 0.302 | 0.381 |   1.896 |   -0.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U20           | B v -> Y ^     | NAND2X1 | 0.243 | 0.240 |   2.136 |    0.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U19           | A ^ -> Y ^     | XNOR2X1 | 0.487 | 0.403 |   2.540 |    0.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/FE_RC_726_0   | B ^ -> Y v     | XOR2X1  | 0.309 | 0.387 |   2.927 |    1.028 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_641_0        | B v -> Y ^     | NAND2X1 | 0.159 | 0.190 |   3.117 |    1.218 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_640_0        | C ^ -> Y v     | OAI21X1 | 0.147 | 0.101 |   3.218 |    1.319 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_639_0        | C v -> Y ^     | OAI21X1 | 0.184 | 0.164 |   3.382 |    1.484 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_638_0        | B ^ -> Y v     | NOR2X1  | 0.206 | 0.192 |   3.574 |    1.676 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg    | D v            | DFFSR   | 0.206 | 0.001 |   3.575 |    1.676 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |    1.999 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.105 | 0.147 |   0.247 |    2.146 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.285 | 0.260 |   0.507 |    2.406 | 
     | nclk__L2_I3                               | A v -> Y ^     | INVX8  | 0.290 | 0.290 |   0.797 |    2.696 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg | CLK ^          | DFFSR  | 0.293 | 0.015 |   0.813 |    2.711 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.779
- Setup                         0.440
+ Phase Shift                   1.000
= Required Time                 1.339
- Arrival Time                  3.175
= Slack Time                   -1.836
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.719 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.571 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.321 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.489 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_552_0          | A v -> Y v     | AND2X2   | 0.086 | 0.260 |   2.585 |    0.750 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | C v -> Y ^     | AOI21X1  | 0.140 | 0.093 |   2.678 |    0.843 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A ^ -> Y ^     | BUFX4    | 0.276 | 0.346 |   3.024 |    1.189 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178                 | B ^ -> Y v     | MUX2X1   | 0.183 | 0.150 |   3.174 |    1.339 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.183 | 0.001 |   3.175 |    1.339 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.936 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    2.083 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.321 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    2.606 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.290 | 0.009 |   0.780 |    2.615 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.797
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.415
- Arrival Time                  3.217
= Slack Time                   -1.802
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.685 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.287 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.095 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.523 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.106 | 0.115 |   2.439 |    0.638 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.166 | 0.093 |   2.532 |    0.731 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.271 |   2.803 |    1.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n188       | A v -> Y v     | BUFX4    | 0.145 | 0.263 |   3.067 |    1.265 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_585_0          | A v -> Y ^     | MUX2X1   | 0.150 | 0.150 |   3.216 |    1.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7]   | D ^            | DFFPOSX1 | 0.150 | 0.000 |   3.217 |    1.415 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.902 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    2.049 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.287 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    2.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][7] | CLK ^          | DFFPOSX1 | 0.292 | 0.010 |   0.797 |    2.598 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.798
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.417
- Arrival Time                  3.213
= Slack Time                   -1.796
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.680 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.281 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.100 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC105_wenable_f | A v -> Y v     | BUFX4    | 0.119 | 0.313 |   2.210 |    0.414 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1444_0         | A v -> Y ^     | INVX4    | 0.065 | 0.073 |   2.283 |    0.486 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1436_0         | C ^ -> Y v     | AOI22X1  | 0.196 | 0.134 |   2.416 |    0.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC99_n184       | A v -> Y v     | BUFX4    | 0.264 | 0.369 |   2.786 |    0.990 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1518_0         | A v -> Y ^     | MUX2X1   | 0.229 | 0.214 |   2.999 |    1.203 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_PSC361_n138       | A ^ -> Y ^     | BUFX2    | 0.083 | 0.213 |   3.212 |    1.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D ^            | DFFPOSX1 | 0.083 | 0.001 |   3.213 |    1.417 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.896 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    2.044 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.282 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    2.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.287 | 0.019 |   0.798 |    2.594 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.796
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.414
- Arrival Time                  3.209
= Slack Time                   -1.795
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.679 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.280 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.530 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.106 | 0.115 |   2.439 |    0.644 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.166 | 0.093 |   2.532 |    0.737 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.271 |   2.803 |    1.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n188       | A v -> Y v     | BUFX4    | 0.145 | 0.263 |   3.067 |    1.271 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U191                 | B v -> Y ^     | MUX2X1   | 0.150 | 0.142 |   3.209 |    1.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7]   | D ^            | DFFPOSX1 | 0.150 | 0.000 |   3.209 |    1.414 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.895 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    2.043 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.281 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    2.581 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][7] | CLK ^          | DFFPOSX1 | 0.292 | 0.009 |   0.796 |    2.591 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.800
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.419
- Arrival Time                  3.211
= Slack Time                   -1.793
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.677 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.528 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.278 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.103 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.532 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.106 | 0.115 |   2.439 |    0.646 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.166 | 0.093 |   2.532 |    0.739 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.271 |   2.803 |    1.010 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC97_n188       | A v -> Y v     | BUFX4    | 0.143 | 0.265 |   3.068 |    1.275 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U208                 | B v -> Y ^     | MUX2X1   | 0.157 | 0.143 |   3.211 |    1.418 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7]   | D ^            | DFFPOSX1 | 0.157 | 0.000 |   3.211 |    1.419 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.893 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    2.040 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.278 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    2.579 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][7] | CLK ^          | DFFPOSX1 | 0.292 | 0.014 |   0.800 |    2.593 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.796
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.414
- Arrival Time                  3.205
= Slack Time                   -1.791
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.675 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.526 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.276 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.106 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.534 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.106 | 0.115 |   2.439 |    0.649 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.166 | 0.093 |   2.532 |    0.741 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.271 |   2.803 |    1.012 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n188       | A v -> Y v     | BUFX4    | 0.145 | 0.263 |   3.067 |    1.276 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_567_0          | A v -> Y ^     | MUX2X1   | 0.138 | 0.138 |   3.205 |    1.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7]   | D ^            | DFFPOSX1 | 0.138 | 0.000 |   3.205 |    1.414 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.891 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    2.038 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.276 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    2.577 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][7] | CLK ^          | DFFPOSX1 | 0.292 | 0.010 |   0.796 |    2.587 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.796
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.414
- Arrival Time                  3.202
= Slack Time                   -1.788
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.672 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.523 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.273 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.109 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.537 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.106 | 0.115 |   2.439 |    0.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.166 | 0.093 |   2.532 |    0.744 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.271 |   2.803 |    1.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC97_n188       | A v -> Y v     | BUFX4    | 0.143 | 0.265 |   3.068 |    1.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_615_0          | A v -> Y ^     | MUX2X1   | 0.136 | 0.133 |   3.201 |    1.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7]   | D ^            | DFFPOSX1 | 0.136 | 0.000 |   3.202 |    1.414 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.888 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    2.035 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.273 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    2.574 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.292 | 0.010 |   0.796 |    2.584 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.803
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.421
- Arrival Time                  3.206
= Slack Time                   -1.784
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.668 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.269 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.112 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.541 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.106 | 0.115 |   2.439 |    0.655 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.166 | 0.093 |   2.532 |    0.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.271 |   2.803 |    1.019 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC96_n188       | A v -> Y v     | BUFX4    | 0.145 | 0.263 |   3.067 |    1.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_609_0          | A v -> Y ^     | MUX2X1   | 0.137 | 0.139 |   3.205 |    1.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7]   | D ^            | DFFPOSX1 | 0.137 | 0.000 |   3.206 |    1.421 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.884 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    2.032 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.270 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    2.570 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][7] | CLK ^          | DFFPOSX1 | 0.292 | 0.017 |   0.803 |    2.588 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.788
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.407
- Arrival Time                  3.185
= Slack Time                   -1.778
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.662 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.263 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.119 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.547 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.106 | 0.115 |   2.439 |    0.662 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.166 | 0.093 |   2.532 |    0.754 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.271 |   2.803 |    1.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC97_n188       | A v -> Y v     | BUFX4    | 0.143 | 0.265 |   3.068 |    1.290 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1608_0         | D v -> Y ^     | AOI22X1  | 0.134 | 0.116 |   3.185 |    1.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7]   | D ^            | DFFPOSX1 | 0.134 | 0.000 |   3.185 |    1.407 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.878 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    2.025 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.263 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    2.557 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.287 | 0.009 |   0.788 |    2.566 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.782
- Setup                         0.364
+ Phase Shift                   1.000
= Required Time                 1.417
- Arrival Time                  3.190
= Slack Time                   -1.772
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.656 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.257 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.553 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.096 | 0.252 |   2.577 |    0.805 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.207 | 0.177 |   2.754 |    0.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.197 | 0.300 |   3.055 |    1.283 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_588_0          | A ^ -> Y v     | MUX2X1   | 0.158 | 0.134 |   3.189 |    1.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3]   | D v            | DFFPOSX1 | 0.158 | 0.000 |   3.190 |    1.417 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.872 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    2.020 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.258 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    2.543 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][3] | CLK ^          | DFFPOSX1 | 0.290 | 0.011 |   0.782 |    2.554 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.780
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.399
- Arrival Time                  3.169
= Slack Time                   -1.770
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.654 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.255 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.555 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_563_0          | A v -> Y ^     | INVX1    | 0.174 | 0.189 |   2.514 |    0.744 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | A ^ -> Y v     | AOI21X1  | 0.138 | 0.119 |   2.633 |    0.863 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A v -> Y v     | BUFX4    | 0.274 | 0.368 |   3.002 |    1.232 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1635_0         | A v -> Y ^     | MUX2X1   | 0.177 | 0.167 |   3.169 |    1.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D ^            | DFFPOSX1 | 0.177 | 0.000 |   3.169 |    1.399 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.870 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    2.017 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.256 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    2.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.290 | 0.009 |   0.780 |    2.550 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.801
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.419
- Arrival Time                  3.187
= Slack Time                   -1.768
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.652 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.253 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.128 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.556 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1476_0         | A v -> Y ^     | INVX4    | 0.106 | 0.115 |   2.439 |    0.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1475_0         | C ^ -> Y v     | OAI21X1  | 0.166 | 0.093 |   2.532 |    0.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1474_0         | B v -> Y v     | AND2X2   | 0.120 | 0.271 |   2.803 |    1.035 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC97_n188       | A v -> Y v     | BUFX4    | 0.143 | 0.265 |   3.068 |    1.300 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1611_0         | D v -> Y ^     | AOI22X1  | 0.147 | 0.119 |   3.187 |    1.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7]   | D ^            | DFFPOSX1 | 0.147 | 0.000 |   3.187 |    1.419 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.868 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    2.016 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.254 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    2.554 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][7] | CLK ^          | DFFPOSX1 | 0.292 | 0.015 |   0.801 |    2.569 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.782
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.402
- Arrival Time                  3.168
= Slack Time                   -1.766
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.650 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.502 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.251 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.130 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.559 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_563_0          | A v -> Y ^     | INVX1    | 0.174 | 0.189 |   2.514 |    0.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | A ^ -> Y v     | AOI21X1  | 0.138 | 0.119 |   2.633 |    0.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A v -> Y v     | BUFX4    | 0.274 | 0.368 |   3.002 |    1.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212                 | B v -> Y ^     | MUX2X1   | 0.178 | 0.166 |   3.168 |    1.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D ^            | DFFPOSX1 | 0.178 | 0.000 |   3.168 |    1.402 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.866 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    2.013 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.252 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    2.537 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.290 | 0.012 |   0.782 |    2.548 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.781
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.400
- Arrival Time                  3.164
= Slack Time                   -1.764
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.647 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.249 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.561 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_563_0          | A v -> Y ^     | INVX1    | 0.174 | 0.189 |   2.514 |    0.751 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | A ^ -> Y v     | AOI21X1  | 0.138 | 0.119 |   2.633 |    0.870 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A v -> Y v     | BUFX4    | 0.274 | 0.368 |   3.002 |    1.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1655_0         | A v -> Y ^     | MUX2X1   | 0.174 | 0.162 |   3.164 |    1.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D ^            | DFFPOSX1 | 0.174 | 0.000 |   3.164 |    1.400 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.864 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    2.011 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.249 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    2.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.290 | 0.011 |   0.781 |    2.545 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.802
- Setup                         0.378
+ Phase Shift                   1.000
= Required Time                 1.425
- Arrival Time                  3.179
= Slack Time                   -1.755
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.638 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.490 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.240 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.108 | 0.275 |   2.171 |    0.416 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A v -> Y v     | BUFX2    | 0.100 | 0.203 |   2.374 |    0.620 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A v -> Y ^     | INVX2    | 0.074 | 0.079 |   2.453 |    0.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B ^ -> Y v     | NAND3X1  | 0.138 | 0.106 |   2.559 |    0.805 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B v -> Y ^     | NAND2X1  | 0.128 | 0.125 |   2.684 |    0.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A ^ -> Y ^     | BUFX4    | 0.297 | 0.351 |   3.035 |    1.280 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | B ^ -> Y v     | MUX2X1   | 0.175 | 0.144 |   3.179 |    1.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D v            | DFFPOSX1 | 0.175 | 0.000 |   3.179 |    1.425 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.855 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    2.002 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.240 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    2.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.292 | 0.016 |   0.802 |    2.557 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.797
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.416
- Arrival Time                  3.164
= Slack Time                   -1.748
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.632 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.483 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.233 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.577 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_563_0          | A v -> Y ^     | INVX1    | 0.174 | 0.189 |   2.514 |    0.767 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | A ^ -> Y v     | AOI21X1  | 0.138 | 0.119 |   2.633 |    0.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A v -> Y v     | BUFX4    | 0.274 | 0.368 |   3.002 |    1.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1657_0         | A v -> Y ^     | MUX2X1   | 0.172 | 0.161 |   3.163 |    1.415 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D ^            | DFFPOSX1 | 0.172 | 0.000 |   3.164 |    1.416 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.848 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.995 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.233 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    2.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.298 | 0.016 |   0.797 |    2.545 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.800
- Setup                         0.377
+ Phase Shift                   1.000
= Required Time                 1.423
- Arrival Time                  3.170
= Slack Time                   -1.746
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.630 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.482 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.231 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.108 | 0.275 |   2.171 |    0.425 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A v -> Y v     | BUFX2    | 0.100 | 0.203 |   2.374 |    0.628 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A v -> Y ^     | INVX2    | 0.074 | 0.079 |   2.453 |    0.707 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B ^ -> Y v     | NAND3X1  | 0.138 | 0.106 |   2.559 |    0.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B v -> Y ^     | NAND2X1  | 0.128 | 0.125 |   2.684 |    0.938 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A ^ -> Y ^     | BUFX4    | 0.297 | 0.351 |   3.035 |    1.288 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1580_0         | A ^ -> Y v     | MUX2X1   | 0.175 | 0.135 |   3.170 |    1.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D v            | DFFPOSX1 | 0.175 | 0.000 |   3.170 |    1.423 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.846 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.994 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.232 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    2.532 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.292 | 0.014 |   0.800 |    2.547 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.801
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.420
- Arrival Time                  3.166
= Slack Time                   -1.746
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.630 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.481 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.231 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.150 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.579 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_563_0          | A v -> Y ^     | INVX1    | 0.174 | 0.189 |   2.514 |    0.768 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | A ^ -> Y v     | AOI21X1  | 0.138 | 0.119 |   2.633 |    0.887 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A v -> Y v     | BUFX4    | 0.274 | 0.368 |   3.002 |    1.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U230                 | B v -> Y ^     | MUX2X1   | 0.180 | 0.163 |   3.165 |    1.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5]   | D ^            | DFFPOSX1 | 0.180 | 0.000 |   3.166 |    1.420 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.846 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.993 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.232 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    2.527 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][5] | CLK ^          | DFFPOSX1 | 0.298 | 0.020 |   0.801 |    2.547 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.803
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.422
- Arrival Time                  3.165
= Slack Time                   -1.743
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |   -0.643 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.059 | 0.131 |   1.231 |   -0.513 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A ^ -> Y ^     | AND2X2   | 0.144 | 0.215 |   1.446 |   -0.298 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A ^ -> Y ^     | BUFX4    | 0.303 | 0.356 |   1.802 |    0.059 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A ^ -> Y ^     | BUFX2    | 0.111 | 0.268 |   2.070 |    0.327 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A ^ -> Y ^     | BUFX2    | 0.104 | 0.206 |   2.276 |    0.533 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A ^ -> Y v     | INVX2    | 0.072 | 0.077 |   2.353 |    0.610 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B v -> Y ^     | NAND3X1  | 0.230 | 0.176 |   2.529 |    0.786 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B ^ -> Y v     | NAND2X1  | 0.124 | 0.092 |   2.621 |    0.878 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A v -> Y v     | BUFX4    | 0.296 | 0.372 |   2.993 |    1.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1596_0         | A v -> Y ^     | MUX2X1   | 0.174 | 0.172 |   3.165 |    1.422 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D ^            | DFFPOSX1 | 0.174 | 0.000 |   3.165 |    1.422 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.843 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.991 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.229 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    2.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.292 | 0.017 |   0.803 |    2.546 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.798
- Setup                         0.372
+ Phase Shift                   1.000
= Required Time                 1.426
- Arrival Time                  3.169
= Slack Time                   -1.743
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.627 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.228 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.108 | 0.275 |   2.171 |    0.428 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A v -> Y v     | BUFX2    | 0.100 | 0.203 |   2.374 |    0.631 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A v -> Y ^     | INVX2    | 0.074 | 0.079 |   2.453 |    0.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B ^ -> Y v     | NAND3X1  | 0.138 | 0.106 |   2.559 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B v -> Y ^     | NAND2X1  | 0.128 | 0.125 |   2.684 |    0.941 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A ^ -> Y ^     | BUFX4    | 0.297 | 0.351 |   3.035 |    1.291 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | B ^ -> Y v     | MUX2X1   | 0.168 | 0.134 |   3.169 |    1.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D v            | DFFPOSX1 | 0.168 | 0.000 |   3.169 |    1.426 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.843 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.990 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.229 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    2.529 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.292 | 0.012 |   0.798 |    2.541 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.798
- Setup                         0.378
+ Phase Shift                   1.000
= Required Time                 1.420
- Arrival Time                  3.163
= Slack Time                   -1.743
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.627 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.228 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.108 | 0.275 |   2.171 |    0.428 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A v -> Y v     | BUFX2    | 0.100 | 0.203 |   2.374 |    0.631 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A v -> Y ^     | INVX2    | 0.074 | 0.079 |   2.453 |    0.710 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B ^ -> Y v     | NAND3X1  | 0.138 | 0.106 |   2.559 |    0.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B v -> Y ^     | NAND2X1  | 0.128 | 0.125 |   2.684 |    0.941 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A ^ -> Y ^     | BUFX4    | 0.297 | 0.351 |   3.035 |    1.292 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1588_0         | A ^ -> Y v     | MUX2X1   | 0.177 | 0.128 |   3.162 |    1.419 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D v            | DFFPOSX1 | 0.177 | 0.000 |   3.163 |    1.420 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.843 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.990 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.228 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    2.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.287 | 0.018 |   0.798 |    2.541 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.799
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.417
- Arrival Time                  3.158
= Slack Time                   -1.741
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.625 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.226 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.584 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_563_0          | A v -> Y ^     | INVX1    | 0.174 | 0.189 |   2.514 |    0.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | A ^ -> Y v     | AOI21X1  | 0.138 | 0.119 |   2.633 |    0.893 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A v -> Y v     | BUFX4    | 0.274 | 0.368 |   3.002 |    1.261 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1659_0         | A v -> Y ^     | MUX2X1   | 0.166 | 0.155 |   3.157 |    1.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5]   | D ^            | DFFPOSX1 | 0.166 | 0.000 |   3.158 |    1.417 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.841 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.988 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.226 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    2.522 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][5] | CLK ^          | DFFPOSX1 | 0.298 | 0.017 |   0.799 |    2.539 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.787
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.406
- Arrival Time                  3.147
= Slack Time                   -1.740
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.624 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.225 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.108 | 0.275 |   2.171 |    0.431 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC141_wenable_f | A v -> Y v     | BUFX4    | 0.129 | 0.247 |   2.418 |    0.678 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_765_0          | A v -> Y ^     | INVX4    | 0.065 | 0.075 |   2.494 |    0.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0          | C ^ -> Y v     | AOI22X1  | 0.165 | 0.106 |   2.600 |    0.859 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191   | A v -> Y v     | BUFX4    | 0.287 | 0.384 |   2.984 |    1.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1592_0         | A v -> Y ^     | MUX2X1   | 0.171 | 0.163 |   3.146 |    1.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6]   | D ^            | DFFPOSX1 | 0.171 | 0.000 |   3.147 |    1.406 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.840 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.988 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.226 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    2.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.287 | 0.007 |   0.787 |    2.527 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.788
- Setup                         0.357
+ Phase Shift                   1.000
= Required Time                 1.431
- Arrival Time                  3.171
= Slack Time                   -1.739
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.623 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.224 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.586 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.096 | 0.252 |   2.577 |    0.838 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.207 | 0.177 |   2.754 |    1.015 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.197 | 0.300 |   3.055 |    1.316 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_606_0          | A ^ -> Y v     | MUX2X1   | 0.147 | 0.115 |   3.170 |    1.431 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3]   | D v            | DFFPOSX1 | 0.147 | 0.000 |   3.171 |    1.431 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.839 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.986 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.225 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    2.520 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][3] | CLK ^          | DFFPOSX1 | 0.297 | 0.007 |   0.789 |    2.528 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.787
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.407
- Arrival Time                  3.145
= Slack Time                   -1.739
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.622 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.224 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.108 | 0.275 |   2.171 |    0.432 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC141_wenable_f | A v -> Y v     | BUFX4    | 0.129 | 0.247 |   2.418 |    0.680 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_765_0          | A v -> Y ^     | INVX4    | 0.065 | 0.075 |   2.494 |    0.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0          | C ^ -> Y v     | AOI22X1  | 0.165 | 0.106 |   2.600 |    0.861 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191   | A v -> Y v     | BUFX4    | 0.287 | 0.384 |   2.984 |    1.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1590_0         | A v -> Y ^     | MUX2X1   | 0.173 | 0.162 |   3.145 |    1.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D ^            | DFFPOSX1 | 0.173 | 0.000 |   3.145 |    1.407 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.839 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.986 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.224 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    2.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.287 | 0.008 |   0.787 |    2.526 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.801
- Setup                         0.377
+ Phase Shift                   1.000
= Required Time                 1.423
- Arrival Time                  3.162
= Slack Time                   -1.738
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.622 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.473 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.223 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.108 | 0.275 |   2.171 |    0.433 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A v -> Y v     | BUFX2    | 0.100 | 0.203 |   2.374 |    0.636 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A v -> Y ^     | INVX2    | 0.074 | 0.079 |   2.453 |    0.715 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B ^ -> Y v     | NAND3X1  | 0.138 | 0.106 |   2.559 |    0.821 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B v -> Y ^     | NAND2X1  | 0.128 | 0.125 |   2.684 |    0.946 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A ^ -> Y ^     | BUFX4    | 0.297 | 0.351 |   3.035 |    1.296 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1584_0         | A ^ -> Y v     | MUX2X1   | 0.175 | 0.127 |   3.161 |    1.423 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D v            | DFFPOSX1 | 0.175 | 0.000 |   3.162 |    1.423 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.838 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.985 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.224 | 
     | nclk__L2_I7                                      | A v -> Y ^     | INVX8    | 0.290 | 0.301 |   0.786 |    2.524 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.292 | 0.015 |   0.801 |    2.539 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.787
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.406
- Arrival Time                  3.142
= Slack Time                   -1.736
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.620 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.221 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.108 | 0.275 |   2.171 |    0.435 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC141_wenable_f | A v -> Y v     | BUFX4    | 0.129 | 0.247 |   2.418 |    0.682 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_765_0          | A v -> Y ^     | INVX4    | 0.065 | 0.075 |   2.494 |    0.758 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0          | C ^ -> Y v     | AOI22X1  | 0.165 | 0.106 |   2.600 |    0.863 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191   | A v -> Y v     | BUFX4    | 0.287 | 0.384 |   2.984 |    1.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1545_0         | A v -> Y ^     | MUX2X1   | 0.170 | 0.158 |   3.142 |    1.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.142 |    1.406 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.836 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.983 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.222 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    2.507 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.290 | 0.016 |   0.787 |    2.523 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.809
- Setup                         0.372
+ Phase Shift                   1.000
= Required Time                 1.436
- Arrival Time                  3.172
= Slack Time                   -1.736
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.620 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.221 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.160 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.108 | 0.275 |   2.171 |    0.435 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A v -> Y v     | BUFX2    | 0.100 | 0.203 |   2.374 |    0.638 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A v -> Y ^     | INVX2    | 0.074 | 0.079 |   2.453 |    0.717 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B ^ -> Y v     | NAND3X1  | 0.138 | 0.106 |   2.559 |    0.823 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B v -> Y ^     | NAND2X1  | 0.128 | 0.125 |   2.684 |    0.948 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A ^ -> Y ^     | BUFX4    | 0.297 | 0.351 |   3.035 |    1.299 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167                 | B ^ -> Y v     | MUX2X1   | 0.169 | 0.137 |   3.172 |    1.436 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D v            | DFFPOSX1 | 0.169 | 0.000 |   3.172 |    1.436 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.836 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.983 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    2.243 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.289 | 0.278 |   0.785 |    2.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.292 | 0.024 |   0.809 |    2.545 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.798
- Setup                         0.382
+ Phase Shift                   1.000
= Required Time                 1.416
- Arrival Time                  3.152
= Slack Time                   -1.736
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.619 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.471 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.221 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.589 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_563_0          | A v -> Y ^     | INVX1    | 0.174 | 0.189 |   2.514 |    0.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_551_0          | A ^ -> Y v     | AOI21X1  | 0.138 | 0.119 |   2.633 |    0.898 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC330_n193   | A v -> Y v     | BUFX4    | 0.274 | 0.368 |   3.002 |    1.266 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | B v -> Y ^     | MUX2X1   | 0.165 | 0.150 |   3.151 |    1.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D ^            | DFFPOSX1 | 0.165 | 0.000 |   3.152 |    1.416 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.836 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.983 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.221 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    2.517 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.298 | 0.017 |   0.798 |    2.533 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.786
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.406
- Arrival Time                  3.140
= Slack Time                   -1.735
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.618 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.220 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.162 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.108 | 0.275 |   2.171 |    0.436 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC141_wenable_f | A v -> Y v     | BUFX4    | 0.129 | 0.247 |   2.418 |    0.684 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_765_0          | A v -> Y ^     | INVX4    | 0.065 | 0.075 |   2.494 |    0.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0          | C ^ -> Y v     | AOI22X1  | 0.165 | 0.106 |   2.600 |    0.865 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191   | A v -> Y v     | BUFX4    | 0.287 | 0.384 |   2.984 |    1.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1582_0         | A v -> Y ^     | MUX2X1   | 0.170 | 0.156 |   3.140 |    1.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.140 |    1.406 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.835 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.982 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.220 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    2.505 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.290 | 0.016 |   0.786 |    2.521 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.787
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.406
- Arrival Time                  3.138
= Slack Time                   -1.733
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.616 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.218 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.164 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.108 | 0.275 |   2.171 |    0.438 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC141_wenable_f | A v -> Y v     | BUFX4    | 0.129 | 0.247 |   2.418 |    0.686 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_765_0          | A v -> Y ^     | INVX4    | 0.065 | 0.075 |   2.494 |    0.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0          | C ^ -> Y v     | AOI22X1  | 0.165 | 0.106 |   2.600 |    0.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191   | A v -> Y v     | BUFX4    | 0.287 | 0.384 |   2.984 |    1.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142                 | B v -> Y ^     | MUX2X1   | 0.172 | 0.155 |   3.138 |    1.406 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D ^            | DFFPOSX1 | 0.172 | 0.000 |   3.138 |    1.406 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.833 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.980 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.218 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    2.503 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.290 | 0.016 |   0.787 |    2.519 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.792
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.411
- Arrival Time                  3.142
= Slack Time                   -1.731
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.615 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.216 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.108 | 0.275 |   2.171 |    0.440 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC141_wenable_f | A v -> Y v     | BUFX4    | 0.129 | 0.247 |   2.418 |    0.687 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_765_0          | A v -> Y ^     | INVX4    | 0.065 | 0.075 |   2.494 |    0.763 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0          | C ^ -> Y v     | AOI22X1  | 0.165 | 0.106 |   2.600 |    0.869 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191   | A v -> Y v     | BUFX4    | 0.287 | 0.384 |   2.984 |    1.253 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228                 | B v -> Y ^     | MUX2X1   | 0.173 | 0.158 |   3.142 |    1.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D ^            | DFFPOSX1 | 0.173 | 0.000 |   3.142 |    1.411 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.831 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.978 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.216 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    2.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.287 | 0.012 |   0.792 |    2.523 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (^) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.811
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.430
- Arrival Time                  3.160
= Slack Time                   -1.730
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            1.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable ^ |          | 0.161 |       |   1.100 |   -0.630 | 
     | U18                                                | YPAD ^ -> DI ^ | PADINC   | 0.059 | 0.131 |   1.231 |   -0.499 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A ^ -> Y ^     | AND2X2   | 0.144 | 0.215 |   1.446 |   -0.284 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A ^ -> Y ^     | BUFX4    | 0.303 | 0.356 |   1.802 |    0.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A ^ -> Y ^     | BUFX2    | 0.111 | 0.268 |   2.070 |    0.340 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC143_wenable_f | A ^ -> Y ^     | BUFX2    | 0.104 | 0.206 |   2.276 |    0.546 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_549_0          | A ^ -> Y v     | INVX2    | 0.072 | 0.077 |   2.353 |    0.623 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_541_0          | B v -> Y ^     | NAND3X1  | 0.230 | 0.176 |   2.529 |    0.799 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_766_0          | B ^ -> Y v     | NAND2X1  | 0.124 | 0.092 |   2.621 |    0.891 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC111_n181      | A v -> Y v     | BUFX4    | 0.296 | 0.372 |   2.993 |    1.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1575_0         | A v -> Y ^     | MUX2X1   | 0.169 | 0.166 |   3.160 |    1.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D ^            | DFFPOSX1 | 0.169 | 0.000 |   3.160 |    1.430 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.830 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.977 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    2.237 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.289 | 0.278 |   0.785 |    2.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.292 | 0.026 |   0.811 |    2.541 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.788
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.407
- Arrival Time                  3.137
= Slack Time                   -1.730
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.614 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.465 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.215 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.108 | 0.275 |   2.171 |    0.441 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC141_wenable_f | A v -> Y v     | BUFX4    | 0.129 | 0.247 |   2.418 |    0.688 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_765_0          | A v -> Y ^     | INVX4    | 0.065 | 0.075 |   2.494 |    0.764 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0          | C ^ -> Y v     | AOI22X1  | 0.165 | 0.106 |   2.600 |    0.870 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191   | A v -> Y v     | BUFX4    | 0.287 | 0.384 |   2.984 |    1.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1586_0         | A v -> Y ^     | MUX2X1   | 0.169 | 0.153 |   3.137 |    1.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D ^            | DFFPOSX1 | 0.169 | 0.000 |   3.137 |    1.407 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.830 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.977 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.215 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    2.509 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.287 | 0.008 |   0.788 |    2.517 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.792
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.411
- Arrival Time                  3.140
= Slack Time                   -1.729
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.613 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.214 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC181_wenable_f | A v -> Y v     | BUFX2    | 0.108 | 0.275 |   2.171 |    0.442 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC141_wenable_f | A v -> Y v     | BUFX4    | 0.129 | 0.247 |   2.418 |    0.689 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_765_0          | A v -> Y ^     | INVX4    | 0.065 | 0.075 |   2.494 |    0.765 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_764_0          | C ^ -> Y v     | AOI22X1  | 0.165 | 0.106 |   2.600 |    0.871 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC328_n191   | A v -> Y v     | BUFX4    | 0.287 | 0.384 |   2.984 |    1.255 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266                 | B v -> Y ^     | MUX2X1   | 0.170 | 0.157 |   3.140 |    1.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D ^            | DFFPOSX1 | 0.170 | 0.000 |   3.140 |    1.411 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.829 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.976 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.214 | 
     | nclk__L2_I5                                      | A v -> Y ^     | INVX8    | 0.285 | 0.294 |   0.779 |    2.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.287 | 0.013 |   0.792 |    2.521 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.816
- Setup                         0.357
+ Phase Shift                   1.000
= Required Time                 1.459
- Arrival Time                  3.180
= Slack Time                   -1.720
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.604 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.456 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.205 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.176 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.605 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.096 | 0.252 |   2.577 |    0.857 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.207 | 0.177 |   2.754 |    1.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.197 | 0.300 |   3.055 |    1.335 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_600_0          | A ^ -> Y v     | MUX2X1   | 0.147 | 0.124 |   3.179 |    1.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3]   | D v            | DFFPOSX1 | 0.147 | 0.000 |   3.180 |    1.459 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.820 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.967 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    2.227 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |    2.518 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.293 | 0.019 |   0.816 |    2.537 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.823
- Setup                         0.356
+ Phase Shift                   1.000
= Required Time                 1.466
- Arrival Time                  3.184
= Slack Time                   -1.718
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.602 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.203 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.179 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.607 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.096 | 0.252 |   2.577 |    0.859 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.207 | 0.177 |   2.754 |    1.037 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC94_n197       | A ^ -> Y ^     | BUFX4    | 0.197 | 0.300 |   3.055 |    1.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U275                 | B ^ -> Y v     | MUX2X1   | 0.147 | 0.129 |   3.184 |    1.466 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3]   | D v            | DFFPOSX1 | 0.147 | 0.000 |   3.184 |    1.466 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.818 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.965 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    2.225 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |    2.515 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][3] | CLK ^          | DFFPOSX1 | 0.293 | 0.025 |   0.823 |    2.540 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.803
- Setup                         0.350
+ Phase Shift                   1.000
= Required Time                 1.453
- Arrival Time                  3.164
= Slack Time                   -1.711
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.595 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.446 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.196 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.185 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.614 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.096 | 0.252 |   2.577 |    0.866 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.207 | 0.177 |   2.754 |    1.043 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.163 | 0.285 |   3.040 |    1.329 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U251                 | B ^ -> Y v     | MUX2X1   | 0.138 | 0.124 |   3.164 |    1.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3]   | D v            | DFFPOSX1 | 0.138 | 0.000 |   3.164 |    1.453 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.811 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.958 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    2.218 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |    2.508 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][3] | CLK ^          | DFFPOSX1 | 0.291 | 0.006 |   0.803 |    2.514 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.803
- Setup                         0.352
+ Phase Shift                   1.000
= Required Time                 1.450
- Arrival Time                  3.158
= Slack Time                   -1.708
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.592 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.194 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.188 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.616 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.096 | 0.252 |   2.577 |    0.869 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.207 | 0.177 |   2.754 |    1.046 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.163 | 0.285 |   3.040 |    1.331 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_612_0          | A ^ -> Y v     | MUX2X1   | 0.141 | 0.118 |   3.158 |    1.450 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3]   | D v            | DFFPOSX1 | 0.141 | 0.000 |   3.158 |    1.450 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.808 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.956 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    2.216 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |    2.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][3] | CLK ^          | DFFPOSX1 | 0.291 | 0.005 |   0.803 |    2.511 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.823
- Setup                         0.356
+ Phase Shift                   1.000
= Required Time                 1.467
- Arrival Time                  3.170
= Slack Time                   -1.702
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.586 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.438 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.187 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.194 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.622 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.096 | 0.252 |   2.577 |    0.875 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.207 | 0.177 |   2.754 |    1.052 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.163 | 0.285 |   3.040 |    1.337 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U234                 | B ^ -> Y v     | MUX2X1   | 0.146 | 0.129 |   3.169 |    1.467 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3]   | D v            | DFFPOSX1 | 0.146 | 0.000 |   3.170 |    1.467 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.802 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.950 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    2.210 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |    2.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][3] | CLK ^          | DFFPOSX1 | 0.293 | 0.026 |   0.823 |    2.525 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.824
- Setup                         0.356
+ Phase Shift                   1.000
= Required Time                 1.468
- Arrival Time                  3.159
= Slack Time                   -1.691
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.575 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.176 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC140_wenable_f | A v -> Y v     | BUFX4    | 0.281 | 0.429 |   2.325 |    0.634 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC194_wenable_f | A v -> Y v     | BUFX2    | 0.096 | 0.252 |   2.577 |    0.886 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_1481_0         | B v -> Y ^     | AOI22X1  | 0.207 | 0.177 |   2.754 |    1.064 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC95_n197       | A ^ -> Y ^     | BUFX4    | 0.163 | 0.285 |   3.040 |    1.349 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_594_0          | A ^ -> Y v     | MUX2X1   | 0.145 | 0.119 |   3.159 |    1.468 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3]   | D v            | DFFPOSX1 | 0.145 | 0.000 |   3.159 |    1.468 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.791 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.938 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.285 | 0.260 |   0.507 |    2.198 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.290 | 0.290 |   0.797 |    2.488 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.293 | 0.026 |   0.824 |    2.515 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.781
- Setup                         0.502
+ Phase Shift                   1.000
= Required Time                 1.280
- Arrival Time                  2.968
= Slack Time                   -1.689
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.573 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.174 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.208 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC142_wenable_f | A v -> Y v     | BUFX2    | 0.082 | 0.234 |   2.130 |    0.441 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC106_wenable_f | A v -> Y v     | BUFX4    | 0.089 | 0.199 |   2.329 |    0.640 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0          | B v -> Y ^     | AOI22X1  | 0.143 | 0.134 |   2.463 |    0.774 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195   | A ^ -> Y ^     | BUFX4    | 0.303 | 0.355 |   2.818 |    1.129 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_905_0          | A ^ -> Y v     | MUX2X1   | 0.185 | 0.151 |   2.968 |    1.279 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D v            | DFFPOSX1 | 0.185 | 0.000 |   2.968 |    1.280 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.789 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.936 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.174 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    2.459 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.290 | 0.011 |   0.781 |    2.470 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.782
- Setup                         0.380
+ Phase Shift                   1.000
= Required Time                 1.401
- Arrival Time                  3.073
= Slack Time                   -1.672
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.555 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.407 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.157 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.225 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC142_wenable_f | A v -> Y v     | BUFX2    | 0.082 | 0.234 |   2.130 |    0.459 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC106_wenable_f | A v -> Y v     | BUFX4    | 0.089 | 0.199 |   2.329 |    0.657 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_369_0          | A v -> Y ^     | INVX2    | 0.071 | 0.076 |   2.404 |    0.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0          | C ^ -> Y v     | AOI22X1  | 0.158 | 0.104 |   2.509 |    0.837 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195   | A v -> Y v     | BUFX4    | 0.302 | 0.383 |   2.892 |    1.220 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | B v -> Y ^     | MUX2X1   | 0.183 | 0.181 |   3.073 |    1.401 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D ^            | DFFPOSX1 | 0.183 | 0.000 |   3.073 |    1.401 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.772 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.919 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.157 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    2.442 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.290 | 0.011 |   0.782 |    2.453 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.784
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.403
- Arrival Time                  3.061
= Slack Time                   -1.658
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.542 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.143 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC142_wenable_f | A v -> Y v     | BUFX2    | 0.082 | 0.234 |   2.130 |    0.472 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC106_wenable_f | A v -> Y v     | BUFX4    | 0.089 | 0.199 |   2.329 |    0.671 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_369_0          | A v -> Y ^     | INVX2    | 0.071 | 0.076 |   2.404 |    0.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0          | C ^ -> Y v     | AOI22X1  | 0.158 | 0.104 |   2.509 |    0.851 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195   | A v -> Y v     | BUFX4    | 0.302 | 0.383 |   2.892 |    1.234 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146                 | B v -> Y ^     | MUX2X1   | 0.173 | 0.169 |   3.061 |    1.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D ^            | DFFPOSX1 | 0.173 | 0.000 |   3.061 |    1.403 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.758 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.905 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.144 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    2.429 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.290 | 0.013 |   0.784 |    2.442 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.785
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.404
- Arrival Time                  3.060
= Slack Time                   -1.656
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.540 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.391 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.141 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC142_wenable_f | A v -> Y v     | BUFX2    | 0.082 | 0.234 |   2.130 |    0.474 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC106_wenable_f | A v -> Y v     | BUFX4    | 0.089 | 0.199 |   2.329 |    0.673 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_369_0          | A v -> Y ^     | INVX2    | 0.071 | 0.076 |   2.404 |    0.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0          | C ^ -> Y v     | AOI22X1  | 0.158 | 0.104 |   2.509 |    0.853 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195   | A v -> Y v     | BUFX4    | 0.302 | 0.383 |   2.892 |    1.236 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249                 | B v -> Y ^     | MUX2X1   | 0.174 | 0.168 |   3.060 |    1.404 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D ^            | DFFPOSX1 | 0.174 | 0.000 |   3.060 |    1.404 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.756 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.903 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.141 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.287 | 0.285 |   0.771 |    2.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.290 | 0.014 |   0.785 |    2.441 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.797
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.416
- Arrival Time                  3.068
= Slack Time                   -1.651
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.535 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.387 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.136 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.245 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC142_wenable_f | A v -> Y v     | BUFX2    | 0.082 | 0.234 |   2.130 |    0.479 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC106_wenable_f | A v -> Y v     | BUFX4    | 0.089 | 0.199 |   2.329 |    0.677 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_369_0          | A v -> Y ^     | INVX2    | 0.071 | 0.076 |   2.404 |    0.753 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0          | C ^ -> Y v     | AOI22X1  | 0.158 | 0.104 |   2.509 |    0.857 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195   | A v -> Y v     | BUFX4    | 0.302 | 0.383 |   2.892 |    1.240 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197                 | B v -> Y ^     | MUX2X1   | 0.190 | 0.175 |   3.067 |    1.416 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D ^            | DFFPOSX1 | 0.190 | 0.000 |   3.068 |    1.416 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.751 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.899 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.137 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    2.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.298 | 0.016 |   0.797 |    2.448 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.792
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.411
- Arrival Time                  3.060
= Slack Time                   -1.649
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.533 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.384 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.134 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.248 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC142_wenable_f | A v -> Y v     | BUFX2    | 0.082 | 0.234 |   2.130 |    0.481 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC106_wenable_f | A v -> Y v     | BUFX4    | 0.089 | 0.199 |   2.329 |    0.680 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_369_0          | A v -> Y ^     | INVX2    | 0.071 | 0.076 |   2.404 |    0.755 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0          | C ^ -> Y v     | AOI22X1  | 0.158 | 0.104 |   2.509 |    0.860 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195   | A v -> Y v     | BUFX4    | 0.302 | 0.383 |   2.892 |    1.243 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163                 | B v -> Y ^     | MUX2X1   | 0.183 | 0.168 |   3.060 |    1.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D ^            | DFFPOSX1 | 0.183 | 0.000 |   3.060 |    1.411 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.749 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.896 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.485 |    2.134 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    2.430 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.298 | 0.011 |   0.792 |    2.441 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.802
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.421
- Arrival Time                  3.066
= Slack Time                   -1.645
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.529 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.130 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.251 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC142_wenable_f | A v -> Y v     | BUFX2    | 0.082 | 0.234 |   2.130 |    0.485 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC106_wenable_f | A v -> Y v     | BUFX4    | 0.089 | 0.199 |   2.329 |    0.684 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_369_0          | A v -> Y ^     | INVX2    | 0.071 | 0.076 |   2.404 |    0.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0          | C ^ -> Y v     | AOI22X1  | 0.158 | 0.104 |   2.509 |    0.864 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195   | A v -> Y v     | BUFX4    | 0.302 | 0.383 |   2.892 |    1.247 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_899_0          | A v -> Y ^     | MUX2X1   | 0.180 | 0.174 |   3.066 |    1.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D ^            | DFFPOSX1 | 0.180 | 0.000 |   3.066 |    1.421 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.745 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.892 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.131 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    2.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.298 | 0.021 |   0.802 |    2.447 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.801
- Setup                         0.381
+ Phase Shift                   1.000
= Required Time                 1.420
- Arrival Time                  3.063
= Slack Time                   -1.642
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   -0.526 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.054 | 0.148 |   1.265 |   -0.378 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/FE_RC_1419_0             | A v -> Y v     | AND2X2   | 0.147 | 0.250 |   1.515 |   -0.127 | 
     | I0/LD/T_FIFO/IP_FIFO/FE_OCPC103_wenable_fifo       | A v -> Y v     | BUFX4    | 0.302 | 0.381 |   1.896 |    0.254 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC142_wenable_f | A v -> Y v     | BUFX2    | 0.082 | 0.234 |   2.130 |    0.488 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCPC106_wenable_f | A v -> Y v     | BUFX4    | 0.089 | 0.199 |   2.329 |    0.686 | 
     | ifo                                                |                |          |       |       |         |          | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_369_0          | A v -> Y ^     | INVX2    | 0.071 | 0.076 |   2.404 |    0.762 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_RC_368_0          | C ^ -> Y v     | AOI22X1  | 0.158 | 0.104 |   2.509 |    0.866 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OCP_RBC326_n195   | A v -> Y v     | BUFX4    | 0.302 | 0.383 |   2.892 |    1.249 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232                 | B v -> Y ^     | MUX2X1   | 0.187 | 0.171 |   3.063 |    1.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D ^            | DFFPOSX1 | 0.187 | 0.000 |   3.063 |    1.420 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |    1.742 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.105 | 0.147 |   0.247 |    1.890 | 
     | nclk__L1_I1                                      | A ^ -> Y v     | INVX8    | 0.281 | 0.238 |   0.486 |    2.128 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.295 | 0.296 |   0.781 |    2.424 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.298 | 0.020 |   0.801 |    2.444 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

