ENTITY contreg IS
    PORT (
	clk : in std_logic  ; 
	clr : in std_logic  ; 
	c : in std_logic_vector (2 downto 0) ; 
	e : in std_logic_vector (3 downto 0) ; 
	q : inout std_logic_vector (3 downto 0)
    ) ;
END contreg ;
