// Seed: 490222938
module module_0 (
    output wire  id_0,
    input  tri   id_1,
    input  uwire id_2,
    output wand  id_3,
    input  wand  id_4
);
  initial id_3 = 1;
  assign module_1.type_6 = 0;
endmodule
module module_1 (
    input logic id_0,
    inout logic id_1,
    output wor id_2,
    output tri id_3,
    input tri1 id_4,
    output logic id_5,
    input supply0 id_6,
    output wand id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input uwire id_11,
    input supply1 id_12,
    input tri1 id_13,
    input tri1 id_14,
    input tri id_15
);
  wire id_17;
  module_0 modCall_1 (
      id_3,
      id_11,
      id_13,
      id_2,
      id_15
  );
  always @(*) begin : LABEL_0
    begin : LABEL_0
      id_1 <= 1;
      id_5 <= id_0;
    end
  end
endmodule
