// Seed: 944182070
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign module_1.id_2 = 0;
  wire id_5;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wor id_2,
    output uwire id_3,
    input uwire id_4,
    input wor id_5,
    output tri id_6,
    input wand id_7,
    input wire id_8,
    output uwire id_9,
    input wire id_10,
    input uwire id_11,
    input supply0 id_12,
    input tri0 id_13,
    output wire id_14
);
  logic id_16;
  ;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16
  );
endmodule
