
ubuntu-preinstalled/xz:     file format elf32-littlearm


Disassembly of section .init:

00001940 <.init>:
    1940:	push	{r3, lr}
    1944:	bl	2228 <fchmod@plt+0x388>
    1948:	pop	{r3, pc}

Disassembly of section .plt:

0000194c <lzma_index_total_size@plt-0x14>:
    194c:	push	{lr}		; (str lr, [sp, #-4]!)
    1950:	ldr	lr, [pc, #4]	; 195c <lzma_index_total_size@plt-0x4>
    1954:	add	lr, pc, lr
    1958:	ldr	pc, [lr, #8]!
    195c:	andeq	ip, r1, ip, asr r4

00001960 <lzma_index_total_size@plt>:
    1960:	add	ip, pc, #0, 12
    1964:	add	ip, ip, #28, 20	; 0x1c000
    1968:	ldr	pc, [ip, #1116]!	; 0x45c

0000196c <lzma_stream_flags_compare@plt>:
    196c:	add	ip, pc, #0, 12
    1970:	add	ip, ip, #28, 20	; 0x1c000
    1974:	ldr	pc, [ip, #1108]!	; 0x454

00001978 <lzma_index_iter_next@plt>:
    1978:	add	ip, pc, #0, 12
    197c:	add	ip, ip, #28, 20	; 0x1c000
    1980:	ldr	pc, [ip, #1100]!	; 0x44c

00001984 <strstr@plt>:
    1984:	add	ip, pc, #0, 12
    1988:	add	ip, ip, #28, 20	; 0x1c000
    198c:	ldr	pc, [ip, #1092]!	; 0x444

00001990 <lzma_index_stream_padding@plt>:
    1990:	add	ip, pc, #0, 12
    1994:	add	ip, ip, #28, 20	; 0x1c000
    1998:	ldr	pc, [ip, #1084]!	; 0x43c

0000199c <raise@plt>:
    199c:	add	ip, pc, #0, 12
    19a0:	add	ip, ip, #28, 20	; 0x1c000
    19a4:	ldr	pc, [ip, #1076]!	; 0x434

000019a8 <lzma_index_iter_init@plt>:
    19a8:	add	ip, pc, #0, 12
    19ac:	add	ip, ip, #28, 20	; 0x1c000
    19b0:	ldr	pc, [ip, #1068]!	; 0x42c

000019b4 <lzma_index_stream_count@plt>:
    19b4:	add	ip, pc, #0, 12
    19b8:	add	ip, ip, #28, 20	; 0x1c000
    19bc:	ldr	pc, [ip, #1060]!	; 0x424

000019c0 <strcmp@plt>:
    19c0:	add	ip, pc, #0, 12
    19c4:	add	ip, ip, #28, 20	; 0x1c000
    19c8:	ldr	pc, [ip, #1052]!	; 0x41c

000019cc <__cxa_finalize@plt>:
    19cc:	add	ip, pc, #0, 12
    19d0:	add	ip, ip, #28, 20	; 0x1c000
    19d4:	ldr	pc, [ip, #1044]!	; 0x414

000019d8 <lzma_code@plt>:
    19d8:	add	ip, pc, #0, 12
    19dc:	add	ip, ip, #28, 20	; 0x1c000
    19e0:	ldr	pc, [ip, #1036]!	; 0x40c

000019e4 <posix_fadvise64@plt>:
    19e4:	add	ip, pc, #0, 12
    19e8:	add	ip, ip, #28, 20	; 0x1c000
    19ec:	ldr	pc, [ip, #1028]!	; 0x404

000019f0 <read@plt>:
    19f0:	add	ip, pc, #0, 12
    19f4:	add	ip, ip, #28, 20	; 0x1c000
    19f8:	ldr	pc, [ip, #1020]!	; 0x3fc

000019fc <wcwidth@plt>:
    19fc:	add	ip, pc, #0, 12
    1a00:	add	ip, ip, #28, 20	; 0x1c000
    1a04:	ldr	pc, [ip, #1012]!	; 0x3f4

00001a08 <lzma_index_stream_flags@plt>:
    1a08:	add	ip, pc, #0, 12
    1a0c:	add	ip, ip, #28, 20	; 0x1c000
    1a10:	ldr	pc, [ip, #1004]!	; 0x3ec

00001a14 <free@plt>:
    1a14:			; <UNDEFINED> instruction: 0xe7fd4778
    1a18:	add	ip, pc, #0, 12
    1a1c:	add	ip, ip, #28, 20	; 0x1c000
    1a20:	ldr	pc, [ip, #992]!	; 0x3e0

00001a24 <lzma_index_cat@plt>:
    1a24:	add	ip, pc, #0, 12
    1a28:	add	ip, ip, #28, 20	; 0x1c000
    1a2c:	ldr	pc, [ip, #984]!	; 0x3d8

00001a30 <lzma_block_compressed_size@plt>:
    1a30:	add	ip, pc, #0, 12
    1a34:	add	ip, ip, #28, 20	; 0x1c000
    1a38:	ldr	pc, [ip, #976]!	; 0x3d0

00001a3c <ferror@plt>:
    1a3c:	add	ip, pc, #0, 12
    1a40:	add	ip, ip, #28, 20	; 0x1c000
    1a44:	ldr	pc, [ip, #968]!	; 0x3c8

00001a48 <clock_gettime@plt>:
    1a48:	add	ip, pc, #0, 12
    1a4c:	add	ip, ip, #28, 20	; 0x1c000
    1a50:	ldr	pc, [ip, #960]!	; 0x3c0

00001a54 <__vsnprintf_chk@plt>:
    1a54:	add	ip, pc, #0, 12
    1a58:	add	ip, ip, #28, 20	; 0x1c000
    1a5c:	ldr	pc, [ip, #952]!	; 0x3b8

00001a60 <memcpy@plt>:
    1a60:			; <UNDEFINED> instruction: 0xe7fd4778
    1a64:	add	ip, pc, #0, 12
    1a68:	add	ip, ip, #28, 20	; 0x1c000
    1a6c:	ldr	pc, [ip, #940]!	; 0x3ac

00001a70 <mbsinit@plt>:
    1a70:	add	ip, pc, #0, 12
    1a74:	add	ip, ip, #28, 20	; 0x1c000
    1a78:	ldr	pc, [ip, #932]!	; 0x3a4

00001a7c <lzma_index_iter_rewind@plt>:
    1a7c:	add	ip, pc, #0, 12
    1a80:	add	ip, ip, #28, 20	; 0x1c000
    1a84:	ldr	pc, [ip, #924]!	; 0x39c

00001a88 <lzma_index_decoder@plt>:
    1a88:	add	ip, pc, #0, 12
    1a8c:	add	ip, ip, #28, 20	; 0x1c000
    1a90:	ldr	pc, [ip, #916]!	; 0x394

00001a94 <lzma_stream_encoder_mt_memusage@plt>:
    1a94:	add	ip, pc, #0, 12
    1a98:	add	ip, ip, #28, 20	; 0x1c000
    1a9c:	ldr	pc, [ip, #908]!	; 0x38c

00001aa0 <lzma_version_number@plt>:
    1aa0:	add	ip, pc, #0, 12
    1aa4:	add	ip, ip, #28, 20	; 0x1c000
    1aa8:	ldr	pc, [ip, #900]!	; 0x384

00001aac <dcgettext@plt>:
    1aac:			; <UNDEFINED> instruction: 0xe7fd4778
    1ab0:	add	ip, pc, #0, 12
    1ab4:	add	ip, ip, #28, 20	; 0x1c000
    1ab8:	ldr	pc, [ip, #888]!	; 0x378

00001abc <lzma_index_file_size@plt>:
    1abc:	add	ip, pc, #0, 12
    1ac0:	add	ip, ip, #28, 20	; 0x1c000
    1ac4:	ldr	pc, [ip, #880]!	; 0x370

00001ac8 <lzma_stream_header_decode@plt>:
    1ac8:	add	ip, pc, #0, 12
    1acc:	add	ip, ip, #28, 20	; 0x1c000
    1ad0:	ldr	pc, [ip, #872]!	; 0x368

00001ad4 <__stack_chk_fail@plt>:
    1ad4:	add	ip, pc, #0, 12
    1ad8:	add	ip, ip, #28, 20	; 0x1c000
    1adc:	ldr	pc, [ip, #864]!	; 0x360

00001ae0 <alarm@plt>:
    1ae0:			; <UNDEFINED> instruction: 0xe7fd4778
    1ae4:	add	ip, pc, #0, 12
    1ae8:	add	ip, ip, #28, 20	; 0x1c000
    1aec:	ldr	pc, [ip, #852]!	; 0x354

00001af0 <lzma_memusage@plt>:
    1af0:	add	ip, pc, #0, 12
    1af4:	add	ip, ip, #28, 20	; 0x1c000
    1af8:	ldr	pc, [ip, #844]!	; 0x34c

00001afc <unlink@plt>:
    1afc:	add	ip, pc, #0, 12
    1b00:	add	ip, ip, #28, 20	; 0x1c000
    1b04:	ldr	pc, [ip, #836]!	; 0x344

00001b08 <realloc@plt>:
    1b08:	add	ip, pc, #0, 12
    1b0c:	add	ip, ip, #28, 20	; 0x1c000
    1b10:	ldr	pc, [ip, #828]!	; 0x33c

00001b14 <lzma_raw_encoder@plt>:
    1b14:	add	ip, pc, #0, 12
    1b18:	add	ip, ip, #28, 20	; 0x1c000
    1b1c:	ldr	pc, [ip, #820]!	; 0x334

00001b20 <textdomain@plt>:
    1b20:	add	ip, pc, #0, 12
    1b24:	add	ip, ip, #28, 20	; 0x1c000
    1b28:	ldr	pc, [ip, #812]!	; 0x32c

00001b2c <geteuid@plt>:
    1b2c:	add	ip, pc, #0, 12
    1b30:	add	ip, ip, #28, 20	; 0x1c000
    1b34:	ldr	pc, [ip, #804]!	; 0x324

00001b38 <poll@plt>:
    1b38:	add	ip, pc, #0, 12
    1b3c:	add	ip, ip, #28, 20	; 0x1c000
    1b40:	ldr	pc, [ip, #796]!	; 0x31c

00001b44 <__fxstat64@plt>:
    1b44:	add	ip, pc, #0, 12
    1b48:	add	ip, ip, #28, 20	; 0x1c000
    1b4c:	ldr	pc, [ip, #788]!	; 0x314

00001b50 <sigaction@plt>:
    1b50:	add	ip, pc, #0, 12
    1b54:	add	ip, ip, #28, 20	; 0x1c000
    1b58:	ldr	pc, [ip, #780]!	; 0x30c

00001b5c <lseek64@plt>:
    1b5c:	add	ip, pc, #0, 12
    1b60:	add	ip, ip, #28, 20	; 0x1c000
    1b64:	ldr	pc, [ip, #772]!	; 0x304

00001b68 <lzma_get_progress@plt>:
    1b68:	add	ip, pc, #0, 12
    1b6c:	add	ip, ip, #28, 20	; 0x1c000
    1b70:	ldr	pc, [ip, #764]!	; 0x2fc

00001b74 <lzma_check_size@plt>:
    1b74:	add	ip, pc, #0, 12
    1b78:	add	ip, ip, #28, 20	; 0x1c000
    1b7c:	ldr	pc, [ip, #756]!	; 0x2f4

00001b80 <pthread_sigmask@plt>:
    1b80:	add	ip, pc, #0, 12
    1b84:	add	ip, ip, #28, 20	; 0x1c000
    1b88:	ldr	pc, [ip, #748]!	; 0x2ec

00001b8c <mbrtowc@plt>:
    1b8c:	add	ip, pc, #0, 12
    1b90:	add	ip, ip, #28, 20	; 0x1c000
    1b94:	ldr	pc, [ip, #740]!	; 0x2e4

00001b98 <lzma_raw_decoder_memusage@plt>:
    1b98:	add	ip, pc, #0, 12
    1b9c:	add	ip, ip, #28, 20	; 0x1c000
    1ba0:	ldr	pc, [ip, #732]!	; 0x2dc

00001ba4 <open64@plt>:
    1ba4:	add	ip, pc, #0, 12
    1ba8:	add	ip, ip, #28, 20	; 0x1c000
    1bac:	ldr	pc, [ip, #724]!	; 0x2d4

00001bb0 <getenv@plt>:
    1bb0:	add	ip, pc, #0, 12
    1bb4:	add	ip, ip, #28, 20	; 0x1c000
    1bb8:	ldr	pc, [ip, #716]!	; 0x2cc

00001bbc <puts@plt>:
    1bbc:	add	ip, pc, #0, 12
    1bc0:	add	ip, ip, #28, 20	; 0x1c000
    1bc4:	ldr	pc, [ip, #708]!	; 0x2c4

00001bc8 <sigaddset@plt>:
    1bc8:	add	ip, pc, #0, 12
    1bcc:	add	ip, ip, #28, 20	; 0x1c000
    1bd0:	ldr	pc, [ip, #700]!	; 0x2bc

00001bd4 <__libc_start_main@plt>:
    1bd4:	add	ip, pc, #0, 12
    1bd8:	add	ip, ip, #28, 20	; 0x1c000
    1bdc:	ldr	pc, [ip, #692]!	; 0x2b4

00001be0 <strerror@plt>:
    1be0:			; <UNDEFINED> instruction: 0xe7fd4778
    1be4:	add	ip, pc, #0, 12
    1be8:	add	ip, ip, #28, 20	; 0x1c000
    1bec:	ldr	pc, [ip, #680]!	; 0x2a8

00001bf0 <__vfprintf_chk@plt>:
    1bf0:	add	ip, pc, #0, 12
    1bf4:	add	ip, ip, #28, 20	; 0x1c000
    1bf8:	ldr	pc, [ip, #672]!	; 0x2a0

00001bfc <lzma_version_string@plt>:
    1bfc:	add	ip, pc, #0, 12
    1c00:	add	ip, ip, #28, 20	; 0x1c000
    1c04:	ldr	pc, [ip, #664]!	; 0x298

00001c08 <__gmon_start__@plt>:
    1c08:	add	ip, pc, #0, 12
    1c0c:	add	ip, ip, #28, 20	; 0x1c000
    1c10:	ldr	pc, [ip, #656]!	; 0x290

00001c14 <getopt_long@plt>:
    1c14:	add	ip, pc, #0, 12
    1c18:	add	ip, ip, #28, 20	; 0x1c000
    1c1c:	ldr	pc, [ip, #648]!	; 0x288

00001c20 <__ctype_b_loc@plt>:
    1c20:	add	ip, pc, #0, 12
    1c24:	add	ip, ip, #28, 20	; 0x1c000
    1c28:	ldr	pc, [ip, #640]!	; 0x280

00001c2c <exit@plt>:
    1c2c:	add	ip, pc, #0, 12
    1c30:	add	ip, ip, #28, 20	; 0x1c000
    1c34:	ldr	pc, [ip, #632]!	; 0x278

00001c38 <lzma_properties_decode@plt>:
    1c38:	add	ip, pc, #0, 12
    1c3c:	add	ip, ip, #28, 20	; 0x1c000
    1c40:	ldr	pc, [ip, #624]!	; 0x270

00001c44 <feof@plt>:
    1c44:	add	ip, pc, #0, 12
    1c48:	add	ip, ip, #28, 20	; 0x1c000
    1c4c:	ldr	pc, [ip, #616]!	; 0x268

00001c50 <strlen@plt>:
    1c50:	add	ip, pc, #0, 12
    1c54:	add	ip, ip, #28, 20	; 0x1c000
    1c58:	ldr	pc, [ip, #608]!	; 0x260

00001c5c <lzma_index_end@plt>:
    1c5c:	add	ip, pc, #0, 12
    1c60:	add	ip, ip, #28, 20	; 0x1c000
    1c64:	ldr	pc, [ip, #600]!	; 0x258

00001c68 <strchr@plt>:
    1c68:	add	ip, pc, #0, 12
    1c6c:	add	ip, ip, #28, 20	; 0x1c000
    1c70:	ldr	pc, [ip, #592]!	; 0x250

00001c74 <lzma_stream_decoder@plt>:
    1c74:	add	ip, pc, #0, 12
    1c78:	add	ip, ip, #28, 20	; 0x1c000
    1c7c:	ldr	pc, [ip, #584]!	; 0x248

00001c80 <lzma_block_header_decode@plt>:
    1c80:	add	ip, pc, #0, 12
    1c84:	add	ip, ip, #28, 20	; 0x1c000
    1c88:	ldr	pc, [ip, #576]!	; 0x240

00001c8c <lzma_alone_decoder@plt>:
    1c8c:	add	ip, pc, #0, 12
    1c90:	add	ip, ip, #28, 20	; 0x1c000
    1c94:	ldr	pc, [ip, #568]!	; 0x238

00001c98 <fchown@plt>:
    1c98:	add	ip, pc, #0, 12
    1c9c:	add	ip, ip, #28, 20	; 0x1c000
    1ca0:	ldr	pc, [ip, #560]!	; 0x230

00001ca4 <lzma_end@plt>:
    1ca4:	add	ip, pc, #0, 12
    1ca8:	add	ip, ip, #28, 20	; 0x1c000
    1cac:	ldr	pc, [ip, #552]!	; 0x228

00001cb0 <__open64_2@plt>:
    1cb0:	add	ip, pc, #0, 12
    1cb4:	add	ip, ip, #28, 20	; 0x1c000
    1cb8:	ldr	pc, [ip, #544]!	; 0x220

00001cbc <sigfillset@plt>:
    1cbc:	add	ip, pc, #0, 12
    1cc0:	add	ip, ip, #28, 20	; 0x1c000
    1cc4:	ldr	pc, [ip, #536]!	; 0x218

00001cc8 <__errno_location@plt>:
    1cc8:	add	ip, pc, #0, 12
    1ccc:	add	ip, ip, #28, 20	; 0x1c000
    1cd0:	ldr	pc, [ip, #528]!	; 0x210

00001cd4 <memset@plt>:
    1cd4:	add	ip, pc, #0, 12
    1cd8:	add	ip, ip, #28, 20	; 0x1c000
    1cdc:	ldr	pc, [ip, #520]!	; 0x208

00001ce0 <fgetc@plt>:
    1ce0:	add	ip, pc, #0, 12
    1ce4:	add	ip, ip, #28, 20	; 0x1c000
    1ce8:	ldr	pc, [ip, #512]!	; 0x200

00001cec <__printf_chk@plt>:
    1cec:			; <UNDEFINED> instruction: 0xe7fd4778
    1cf0:	add	ip, pc, #0, 12
    1cf4:	add	ip, ip, #28, 20	; 0x1c000
    1cf8:	ldr	pc, [ip, #500]!	; 0x1f4

00001cfc <write@plt>:
    1cfc:	add	ip, pc, #0, 12
    1d00:	add	ip, ip, #28, 20	; 0x1c000
    1d04:	ldr	pc, [ip, #492]!	; 0x1ec

00001d08 <__fprintf_chk@plt>:
    1d08:	add	ip, pc, #0, 12
    1d0c:	add	ip, ip, #28, 20	; 0x1c000
    1d10:	ldr	pc, [ip, #484]!	; 0x1e4

00001d14 <lzma_raw_decoder@plt>:
    1d14:	add	ip, pc, #0, 12
    1d18:	add	ip, ip, #28, 20	; 0x1c000
    1d1c:	ldr	pc, [ip, #476]!	; 0x1dc

00001d20 <fclose@plt>:
    1d20:	add	ip, pc, #0, 12
    1d24:	add	ip, ip, #28, 20	; 0x1c000
    1d28:	ldr	pc, [ip, #468]!	; 0x1d4

00001d2c <pipe@plt>:
    1d2c:	add	ip, pc, #0, 12
    1d30:	add	ip, ip, #28, 20	; 0x1c000
    1d34:	ldr	pc, [ip, #460]!	; 0x1cc

00001d38 <lzma_stream_encoder_mt@plt>:
    1d38:	add	ip, pc, #0, 12
    1d3c:	add	ip, ip, #28, 20	; 0x1c000
    1d40:	ldr	pc, [ip, #452]!	; 0x1c4

00001d44 <lzma_alone_encoder@plt>:
    1d44:	add	ip, pc, #0, 12
    1d48:	add	ip, ip, #28, 20	; 0x1c000
    1d4c:	ldr	pc, [ip, #444]!	; 0x1bc

00001d50 <fcntl64@plt>:
    1d50:	add	ip, pc, #0, 12
    1d54:	add	ip, ip, #28, 20	; 0x1c000
    1d58:	ldr	pc, [ip, #436]!	; 0x1b4

00001d5c <setlocale@plt>:
    1d5c:	add	ip, pc, #0, 12
    1d60:	add	ip, ip, #28, 20	; 0x1c000
    1d64:	ldr	pc, [ip, #428]!	; 0x1ac

00001d68 <sigemptyset@plt>:
    1d68:	add	ip, pc, #0, 12
    1d6c:	add	ip, ip, #28, 20	; 0x1c000
    1d70:	ldr	pc, [ip, #420]!	; 0x1a4

00001d74 <strrchr@plt>:
    1d74:	add	ip, pc, #0, 12
    1d78:	add	ip, ip, #28, 20	; 0x1c000
    1d7c:	ldr	pc, [ip, #412]!	; 0x19c

00001d80 <fputc@plt>:
    1d80:	add	ip, pc, #0, 12
    1d84:	add	ip, ip, #28, 20	; 0x1c000
    1d88:	ldr	pc, [ip, #404]!	; 0x194

00001d8c <lzma_cputhreads@plt>:
    1d8c:	add	ip, pc, #0, 12
    1d90:	add	ip, ip, #28, 20	; 0x1c000
    1d94:	ldr	pc, [ip, #396]!	; 0x18c

00001d98 <lzma_index_checks@plt>:
    1d98:	add	ip, pc, #0, 12
    1d9c:	add	ip, ip, #28, 20	; 0x1c000
    1da0:	ldr	pc, [ip, #388]!	; 0x184

00001da4 <futimens@plt>:
    1da4:	add	ip, pc, #0, 12
    1da8:	add	ip, ip, #28, 20	; 0x1c000
    1dac:	ldr	pc, [ip, #380]!	; 0x17c

00001db0 <lzma_physmem@plt>:
    1db0:	add	ip, pc, #0, 12
    1db4:	add	ip, ip, #28, 20	; 0x1c000
    1db8:	ldr	pc, [ip, #372]!	; 0x174

00001dbc <lzma_index_uncompressed_size@plt>:
    1dbc:	add	ip, pc, #0, 12
    1dc0:	add	ip, ip, #28, 20	; 0x1c000
    1dc4:	ldr	pc, [ip, #364]!	; 0x16c

00001dc8 <putc@plt>:
    1dc8:	add	ip, pc, #0, 12
    1dcc:	add	ip, ip, #28, 20	; 0x1c000
    1dd0:	ldr	pc, [ip, #356]!	; 0x164

00001dd4 <fopen64@plt>:
    1dd4:	add	ip, pc, #0, 12
    1dd8:	add	ip, ip, #28, 20	; 0x1c000
    1ddc:	ldr	pc, [ip, #348]!	; 0x15c

00001de0 <lzma_index_memused@plt>:
    1de0:	add	ip, pc, #0, 12
    1de4:	add	ip, ip, #28, 20	; 0x1c000
    1de8:	ldr	pc, [ip, #340]!	; 0x154

00001dec <lzma_check_is_supported@plt>:
    1dec:	add	ip, pc, #0, 12
    1df0:	add	ip, ip, #28, 20	; 0x1c000
    1df4:	ldr	pc, [ip, #332]!	; 0x14c

00001df8 <bindtextdomain@plt>:
    1df8:	add	ip, pc, #0, 12
    1dfc:	add	ip, ip, #28, 20	; 0x1c000
    1e00:	ldr	pc, [ip, #324]!	; 0x144

00001e04 <lzma_stream_footer_decode@plt>:
    1e04:	add	ip, pc, #0, 12
    1e08:	add	ip, ip, #28, 20	; 0x1c000
    1e0c:	ldr	pc, [ip, #316]!	; 0x13c

00001e10 <lzma_stream_encoder@plt>:
    1e10:	add	ip, pc, #0, 12
    1e14:	add	ip, ip, #28, 20	; 0x1c000
    1e18:	ldr	pc, [ip, #308]!	; 0x134

00001e1c <__xstat64@plt>:
    1e1c:	add	ip, pc, #0, 12
    1e20:	add	ip, ip, #28, 20	; 0x1c000
    1e24:	ldr	pc, [ip, #300]!	; 0x12c

00001e28 <isatty@plt>:
    1e28:	add	ip, pc, #0, 12
    1e2c:	add	ip, ip, #28, 20	; 0x1c000
    1e30:	ldr	pc, [ip, #292]!	; 0x124

00001e34 <lzma_lzma_preset@plt>:
    1e34:	add	ip, pc, #0, 12
    1e38:	add	ip, ip, #28, 20	; 0x1c000
    1e3c:	ldr	pc, [ip, #284]!	; 0x11c

00001e40 <fputs@plt>:
    1e40:	add	ip, pc, #0, 12
    1e44:	add	ip, ip, #28, 20	; 0x1c000
    1e48:	ldr	pc, [ip, #276]!	; 0x114

00001e4c <abort@plt>:
    1e4c:	add	ip, pc, #0, 12
    1e50:	add	ip, ip, #28, 20	; 0x1c000
    1e54:	ldr	pc, [ip, #268]!	; 0x10c

00001e58 <lzma_raw_encoder_memusage@plt>:
    1e58:	add	ip, pc, #0, 12
    1e5c:	add	ip, ip, #28, 20	; 0x1c000
    1e60:	ldr	pc, [ip, #260]!	; 0x104

00001e64 <close@plt>:
    1e64:	add	ip, pc, #0, 12
    1e68:	add	ip, ip, #28, 20	; 0x1c000
    1e6c:	ldr	pc, [ip, #252]!	; 0xfc

00001e70 <__lxstat64@plt>:
    1e70:	add	ip, pc, #0, 12
    1e74:	add	ip, ip, #28, 20	; 0x1c000
    1e78:	ldr	pc, [ip, #244]!	; 0xf4

00001e7c <dcngettext@plt>:
    1e7c:	add	ip, pc, #0, 12
    1e80:	add	ip, ip, #28, 20	; 0x1c000
    1e84:	ldr	pc, [ip, #236]!	; 0xec

00001e88 <lzma_index_block_count@plt>:
    1e88:	add	ip, pc, #0, 12
    1e8c:	add	ip, ip, #28, 20	; 0x1c000
    1e90:	ldr	pc, [ip, #228]!	; 0xe4

00001e94 <__snprintf_chk@plt>:
    1e94:	add	ip, pc, #0, 12
    1e98:	add	ip, ip, #28, 20	; 0x1c000
    1e9c:	ldr	pc, [ip, #220]!	; 0xdc

00001ea0 <fchmod@plt>:
    1ea0:	add	ip, pc, #0, 12
    1ea4:	add	ip, ip, #28, 20	; 0x1c000
    1ea8:	ldr	pc, [ip, #212]!	; 0xd4

Disassembly of section .text:

00001eb0 <.text>:
    1eb0:	blmi	fecd4980 <fchmod@plt+0xfecd2ae0>
    1eb4:	svcmi	0x00f0e92d
    1eb8:	addlt	r4, fp, sl, ror r4
    1ebc:	strmi	r4, [r8], -r5, lsl #12
    1ec0:			; <UNDEFINED> instruction: 0x91014cb0
    1ec4:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    1ec8:	adcshi	pc, ip, #14614528	; 0xdf0000
    1ecc:	movwls	r6, #38939	; 0x981b
    1ed0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1ed4:	blx	fe5bdef0 <fchmod@plt+0xfe5bc050>
    1ed8:			; <UNDEFINED> instruction: 0xffbef001
    1edc:	andcs	r4, r6, fp, lsr #19
    1ee0:	ldrbtmi	r4, [r9], #-1272	; 0xfffffb08
    1ee4:	svc	0x003af7ff
    1ee8:	strtmi	r4, [r0], -r9, lsr #19
    1eec:			; <UNDEFINED> instruction: 0xf7ff4479
    1ef0:	strtmi	lr, [r0], -r4, lsl #31
    1ef4:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
    1ef8:	cdp2	0, 2, cr15, cr2, cr3, {0}
    1efc:	cdp2	0, 5, cr15, cr14, cr2, {0}
    1f00:	stmdage	r4, {r0, r9, fp, ip, pc}
    1f04:			; <UNDEFINED> instruction: 0xf0004629
    1f08:	blmi	fe8c17dc <fchmod@plt+0xfe8bf93c>
    1f0c:	andls	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1f10:	ldrdcc	pc, [r0], -r9
    1f14:	andle	r2, r5, r3, lsl #22
    1f18:			; <UNDEFINED> instruction: 0xf8584b9f
    1f1c:	ldmdavc	fp, {r0, r1, ip, sp}
    1f20:	cmple	r9, r0, lsl #22
    1f24:	blcs	28b44 <fchmod@plt+0x26ca4>
    1f28:	rschi	pc, lr, r0
    1f2c:			; <UNDEFINED> instruction: 0xf0032000
    1f30:			; <UNDEFINED> instruction: 0xf8d9fc31
    1f34:	stmiblt	r3!, {ip, sp}
    1f38:			; <UNDEFINED> instruction: 0xf8584b98
    1f3c:	ldmdavc	fp, {r0, r1, ip, sp}
    1f40:			; <UNDEFINED> instruction: 0xf0402b00
    1f44:	blls	162304 <fchmod@plt+0x160464>
    1f48:			; <UNDEFINED> instruction: 0xf0002b01
    1f4c:			; <UNDEFINED> instruction: 0xf00480e1
    1f50:			; <UNDEFINED> instruction: 0xf8d9fd15
    1f54:	blcs	cdf5c <fchmod@plt+0xcc0bc>
    1f58:	blmi	fe475f7c <fchmod@plt+0xfe4740dc>
    1f5c:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1f60:			; <UNDEFINED> instruction: 0xf8d9e006
    1f64:	blcs	cdf6c <fchmod@plt+0xcc0cc>
    1f68:	blmi	fe3b6734 <fchmod@plt+0xfe3b4894>
    1f6c:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1f70:	blcs	28b8c <fchmod@plt+0x26cec>
    1f74:	blmi	fe33605c <fchmod@plt+0xfe3341bc>
    1f78:	cfstrsmi	mvf2, [ip]
    1f7c:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1f80:	ands	r4, r3, sp, ror r4
    1f84:			; <UNDEFINED> instruction: 0xf9f4f005
    1f88:	blmi	fe270510 <fchmod@plt+0xfe26e670>
    1f8c:			; <UNDEFINED> instruction: 0xf8589a06
    1f90:	addmi	r1, sl, #3
    1f94:	blls	131c14 <fchmod@plt+0x12fd74>
    1f98:			; <UNDEFINED> instruction: 0xf8434608
    1f9c:			; <UNDEFINED> instruction: 0xf000100a
    1fa0:	ldrmi	r8, [r8, ip, asr #1]!
    1fa4:	strcc	r9, [r1], #-2821	; 0xfffff4fb
    1fa8:	ldmdble	sp, {r0, r1, r5, r7, r9, lr}
    1fac:	ldmiblt	fp, {r0, r1, r4, r5, fp, sp, lr}^
    1fb0:	b	13e8bc8 <fchmod@plt+0x13e6d28>
    1fb4:			; <UNDEFINED> instruction: 0xf8530a84
    1fb8:	stmdavc	r3, {r2, r5}
    1fbc:	mvnsle	r2, sp, lsr #22
    1fc0:	blcs	200d4 <fchmod@plt+0x1e234>
    1fc4:			; <UNDEFINED> instruction: 0xf8d9d1ed
    1fc8:	blcs	dfd0 <fchmod@plt+0xc130>
    1fcc:			; <UNDEFINED> instruction: 0xf005d0da
    1fd0:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    1fd4:	ubfx	sp, r9, #1, #6
    1fd8:	andcs	r4, r5, #1933312	; 0x1d8000
    1fdc:	ldrbtmi	r2, [r9], #-0
    1fe0:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    1fe4:	ldc2l	0, cr15, [r6, #-12]!
    1fe8:	blcs	28c08 <fchmod@plt+0x26d68>
    1fec:	bmi	1cb60b0 <fchmod@plt+0x1cb4210>
    1ff0:	ldrbtmi	r4, [sl], #-2925	; 0xfffff493
    1ff4:	bmi	1c66800 <fchmod@plt+0x1c64960>
    1ff8:	ldrdlt	pc, [r4, #143]	; 0x8f
    1ffc:	andls	r4, r3, #2046820352	; 0x7a000000
    2000:	andvs	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2004:	blmi	1bd33f8 <fchmod@plt+0x1bd1558>
    2008:	movwls	r4, #9339	; 0x247b
    200c:	ldmvs	r8, {r0, r8, r9, fp, ip, pc}
    2010:	rsbsle	r2, r2, r0, lsl #16
    2014:	stmiblt	sp, {r0, r2, r4, r5, fp, sp, lr}
    2018:			; <UNDEFINED> instruction: 0xf7ff9807
    201c:	strmi	lr, [r4], -r2, ror #28
    2020:			; <UNDEFINED> instruction: 0xf7ff9807
    2024:	strmi	lr, [r2], ip, lsl #26
    2028:			; <UNDEFINED> instruction: 0xf7ffb348
    202c:	stmdavs	r3, {r1, r2, r3, r6, r9, sl, fp, sp, lr, pc}
    2030:	blcs	113848 <fchmod@plt+0x1119a8>
    2034:	ldmdavs	r3!, {r1, r6, r8, ip, lr, pc}
    2038:	rscle	r2, sp, r0, lsl #22
    203c:	bls	194db4 <fchmod@plt+0x192f14>
    2040:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    2044:	mulle	r2, sl, r2
    2048:			; <UNDEFINED> instruction: 0xf7ff9807
    204c:			; <UNDEFINED> instruction: 0xf8d9ee6a
    2050:	blcs	ce058 <fchmod@plt+0xcc1b8>
    2054:			; <UNDEFINED> instruction: 0xf004d079
    2058:	blmi	170157c <fchmod@plt+0x16ff6dc>
    205c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
    2060:	tstle	r3, r2, lsl #24
    2064:	blcs	204d8 <fchmod@plt+0x1e638>
    2068:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    206c:	blx	fe33e082 <fchmod@plt+0xfe33c1e2>
    2070:	adfnes	f2, f2, f1
    2074:	svclt	0x00184620
    2078:			; <UNDEFINED> instruction: 0xf0052201
    207c:	stmdals	r7, {r0, r1, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
    2080:	stcl	7, cr15, [r0, #1020]!	; 0x3fc
    2084:	stmdacs	r0, {r1, r9, sl, lr}
    2088:			; <UNDEFINED> instruction: 0xf89dd162
    208c:	addsmi	r3, ip, #32
    2090:	stccs	0, cr13, [r0], {38}	; 0x26
    2094:	blls	b6240 <fchmod@plt+0xb43a0>
    2098:	ldrdcs	pc, [r0], -fp
    209c:	stclne	8, cr6, [fp], #-608	; 0xfffffda0
    20a0:	strbpl	r4, [r4, #-659]	; 0xfffffd6d
    20a4:	sadd16mi	fp, sp, r8
    20a8:	subseq	sp, r9, r5, asr #3
    20ac:			; <UNDEFINED> instruction: 0xf8cb461d
    20b0:			; <UNDEFINED> instruction: 0xf0041000
    20b4:	blls	c1b10 <fchmod@plt+0xbfc70>
    20b8:			; <UNDEFINED> instruction: 0xe7bc6098
    20bc:	andcs	r4, r5, #1097728	; 0x10c000
    20c0:	ldrbtmi	r2, [r9], #-0
    20c4:	ldcl	7, cr15, [r4], #1020	; 0x3fc
    20c8:	tstls	r1, r6, lsl #18
    20cc:	stmdavs	r0!, {r0, r2, r9, sl, lr}
    20d0:	stc	7, cr15, [r8, #1020]	; 0x3fc
    20d4:	strmi	r9, [r2], -r1, lsl #18
    20d8:			; <UNDEFINED> instruction: 0xf0034628
    20dc:	str	pc, [sp, pc, asr #25]!
    20e0:	adcle	r2, r8, r0, lsl #26
    20e4:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
    20e8:	strbpl	r6, [r2, #-2200]	; 0xfffff768
    20ec:	adcle	r2, r5, r0, lsl #16
    20f0:	blls	53fd8 <fchmod@plt+0x52138>
    20f4:	stmdacs	r0, {r3, r4, r7, fp, sp, lr}
    20f8:	blls	f6730 <fchmod@plt+0xf4890>
    20fc:			; <UNDEFINED> instruction: 0xf0046819
    2100:	blls	81ac4 <fchmod@plt+0x7fc24>
    2104:			; <UNDEFINED> instruction: 0xe7856098
    2108:			; <UNDEFINED> instruction: 0xf0039805
    210c:	ldr	pc, [r0, -r3, asr #22]
    2110:	ldmdbmi	r0!, {r2, r8, r9, fp, ip, pc}
    2114:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
    2118:	mrrc	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    211c:			; <UNDEFINED> instruction: 0xf47f2800
    2120:			; <UNDEFINED> instruction: 0xf005af16
    2124:	stmdacs	r0, {r0, r2, r5, r8, fp, ip, sp, lr, pc}
    2128:	svcge	0x001bf43f
    212c:			; <UNDEFINED> instruction: 0xffe8f003
    2130:	strmi	r2, [r8], -r1, lsl #2
    2134:			; <UNDEFINED> instruction: 0xf0052200
    2138:	andcs	pc, r5, #1851392	; 0x1c4000
    213c:	andcs	r4, r0, r9, lsr #12
    2140:	ldc	7, cr15, [r6], #1020	; 0x3fc
    2144:	ldc2	0, cr15, [sl], {3}
    2148:			; <UNDEFINED> instruction: 0xf006e72c
    214c:	str	pc, [r2, pc, lsr #30]
    2150:			; <UNDEFINED> instruction: 0xf43f2d00
    2154:	stmdbmi	r0!, {r0, r1, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    2158:	andcs	r4, r5, #80, 12	; 0x5000000
    215c:			; <UNDEFINED> instruction: 0xf7ff4479
    2160:	stmdbls	r6, {r3, r5, r7, sl, fp, sp, lr, pc}
    2164:	stc2	0, cr15, [sl], {3}
    2168:	ldmdbmi	ip, {r3, r5, r6, r8, r9, sl, sp, lr, pc}
    216c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2170:	ldc	7, cr15, [lr], {255}	; 0xff
    2174:			; <UNDEFINED> instruction: 0xf0039906
    2178:	ldrb	pc, [pc, -r1, lsl #25]	; <UNPREDICTABLE>
    217c:	strdeq	fp, [r1], -ip
    2180:	andeq	r0, r0, r0, ror #3
    2184:	muleq	r0, r2, r4
    2188:	ldrdeq	fp, [r1], -r4
    218c:	andeq	r8, r0, r2, ror #12
    2190:	andeq	r8, r0, r8, asr r4
    2194:	andeq	r0, r0, r4, asr #4
    2198:	ldrdeq	r0, [r0], -r8
    219c:	andeq	r0, r0, ip, lsl #4
    21a0:	andeq	r0, r0, r0, lsr r2
    21a4:	strdeq	r0, [r0], -r4
    21a8:	ldrdeq	r0, [r0], -ip
    21ac:	andeq	r8, r0, r0, lsr #8
    21b0:	andeq	r0, r0, r4, lsl r2
    21b4:	andeq	r8, r0, lr, ror r3
    21b8:	andeq	r0, r2, sl, asr r3
    21bc:	muleq	r1, r8, r0
    21c0:	muleq	r1, r0, r0
    21c4:	andeq	r0, r2, r4, asr #6
    21c8:	strdeq	r0, [r2], -r0	; <UNPREDICTABLE>
    21cc:	andeq	r8, r0, lr, lsr #6
    21d0:	andeq	r0, r2, r6, ror #4
    21d4:	andeq	r7, r0, r2, ror #20
    21d8:			; <UNDEFINED> instruction: 0x000082b4
    21dc:	ldrdeq	r8, [r0], -r6
    21e0:	bleq	3e324 <fchmod@plt+0x3c484>
    21e4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    21e8:	strbtmi	fp, [sl], -r2, lsl #24
    21ec:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    21f0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    21f4:	ldrmi	sl, [sl], #776	; 0x308
    21f8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    21fc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2200:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    2204:			; <UNDEFINED> instruction: 0xf85a4b06
    2208:	stmdami	r6, {r0, r1, ip, sp}
    220c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    2210:	stcl	7, cr15, [r0], #1020	; 0x3fc
    2214:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
    2218:	andeq	fp, r1, r0, lsr #23
    221c:	andeq	r0, r0, r8, asr #3
    2220:	andeq	r0, r0, ip, lsl r2
    2224:	andeq	r0, r0, r8, lsr #4
    2228:	ldr	r3, [pc, #20]	; 2244 <fchmod@plt+0x3a4>
    222c:	ldr	r2, [pc, #20]	; 2248 <fchmod@plt+0x3a8>
    2230:	add	r3, pc, r3
    2234:	ldr	r2, [r3, r2]
    2238:	cmp	r2, #0
    223c:	bxeq	lr
    2240:	b	1c08 <__gmon_start__@plt>
    2244:	andeq	fp, r1, r0, lsl #23
    2248:	andeq	r0, r0, r0, lsl r2
    224c:	blmi	1d426c <fchmod@plt+0x1d23cc>
    2250:	bmi	1d3438 <fchmod@plt+0x1d1598>
    2254:	addmi	r4, r3, #2063597568	; 0x7b000000
    2258:	andle	r4, r3, sl, ror r4
    225c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2260:	ldrmi	fp, [r8, -r3, lsl #2]
    2264:	svclt	0x00004770
    2268:	muleq	r1, ip, lr
    226c:	muleq	r1, r8, lr
    2270:	andeq	fp, r1, ip, asr fp
    2274:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    2278:	stmdbmi	r9, {r3, fp, lr}
    227c:	bmi	253464 <fchmod@plt+0x2515c4>
    2280:	bne	25346c <fchmod@plt+0x2515cc>
    2284:	svceq	0x00cb447a
    2288:			; <UNDEFINED> instruction: 0x01a1eb03
    228c:	andle	r1, r3, r9, asr #32
    2290:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    2294:	ldrmi	fp, [r8, -r3, lsl #2]
    2298:	svclt	0x00004770
    229c:	andeq	fp, r1, r0, ror lr
    22a0:	andeq	fp, r1, ip, ror #28
    22a4:	andeq	fp, r1, r0, lsr fp
    22a8:	andeq	r0, r0, r8, lsr r2
    22ac:	blmi	2af6d4 <fchmod@plt+0x2ad834>
    22b0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    22b4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    22b8:	blmi	27086c <fchmod@plt+0x26e9cc>
    22bc:	ldrdlt	r5, [r3, -r3]!
    22c0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    22c4:			; <UNDEFINED> instruction: 0xf7ff6818
    22c8:			; <UNDEFINED> instruction: 0xf7ffeb82
    22cc:	blmi	1c21d0 <fchmod@plt+0x1c0330>
    22d0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    22d4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    22d8:	andeq	fp, r1, sl, lsr lr
    22dc:	andeq	fp, r1, r0, lsl #22
    22e0:	andeq	r0, r0, ip, asr #3
    22e4:	andeq	fp, r1, lr, lsr sp
    22e8:	andeq	fp, r1, sl, lsl lr
    22ec:	svclt	0x0000e7c4
    22f0:	mvnsmi	lr, #737280	; 0xb4000
    22f4:	addlt	r4, r3, r1, lsl #13
    22f8:			; <UNDEFINED> instruction: 0x46154610
    22fc:	ldrmi	r4, [lr], -r8, lsl #13
    2300:	stc	7, cr15, [r6], #1020	; 0x3fc
    2304:	mlavc	r8, sp, r8, pc	; <UNPREDICTABLE>
    2308:	mcrne	1, 2, fp, cr4, cr8, {0}
    230c:	blcs	9597c0 <fchmod@plt+0x957920>
    2310:			; <UNDEFINED> instruction: 0xf04fd014
    2314:			; <UNDEFINED> instruction: 0xf04f32ff
    2318:			; <UNDEFINED> instruction: 0x462933ff
    231c:	movwcs	lr, #2509	; 0x9cd
    2320:	movwcs	r4, #1608	; 0x648
    2324:			; <UNDEFINED> instruction: 0xf0042200
    2328:	movwcs	pc, #3459	; 0xd83	; <UNPREDICTABLE>
    232c:	ldrtmi	r9, [r2], -sl, lsl #6
    2330:	andlt	r4, r3, fp, lsr r6
    2334:	mvnsmi	lr, #12386304	; 0xbd0000
    2338:	bllt	fecbe348 <fchmod@plt+0xfecbc4a8>
    233c:	rsbcs	r2, r4, #0, 6
    2340:	strbmi	r5, [r0], -fp, lsr #10
    2344:	strtmi	r2, [r9], -r0, lsl #6
    2348:	movwcs	lr, #2509	; 0x9cd
    234c:	andcs	r2, r1, #0, 6
    2350:	stc2l	0, cr15, [lr, #-16]!
    2354:	strb	r2, [r9, r1, lsl #6]!
    2358:	svcmi	0x00f0e92d
    235c:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    2360:	ldrmi	r8, [r2], r6, lsl #22
    2364:			; <UNDEFINED> instruction: 0x3660f8df
    2368:			; <UNDEFINED> instruction: 0x4660f8df
    236c:			; <UNDEFINED> instruction: 0xf8df447b
    2370:	addlt	r7, fp, r0, ror #12
    2374:	ldrbtmi	r3, [ip], #-876	; 0xfffffc94
    2378:	movwls	r4, #25727	; 0x647f
    237c:	bleq	1d3e794 <fchmod@plt+0x1d3c8f4>
    2380:			; <UNDEFINED> instruction: 0x3650f8df
    2384:	ldrbtmi	r9, [fp], #-5
    2388:			; <UNDEFINED> instruction: 0xf8df9303
    238c:	ldrbtmi	r3, [fp], #-1612	; 0xfffff9b4
    2390:	bcc	43dbc0 <fchmod@plt+0x43bd20>
    2394:	ldrtmi	r2, [fp], -r0, lsl #4
    2398:	ldrbmi	r9, [r1], -r0, lsl #4
    239c:			; <UNDEFINED> instruction: 0x4640465a
    23a0:	ldc	7, cr15, [r8], #-1020	; 0xfffffc04
    23a4:			; <UNDEFINED> instruction: 0xf0001c43
    23a8:	tstcs	r6, #1610612745	; 0x60000009
    23ac:	movweq	pc, #712	; 0x2c8	; <UNPREDICTABLE>
    23b0:	ble	1312e18 <fchmod@plt+0x1310f78>
    23b4:	movwmi	pc, #256	; 0x100	; <UNPREDICTABLE>
    23b8:	blcs	510fc4 <fchmod@plt+0x50f124>
    23bc:	rscshi	pc, r8, #0, 4
    23c0:			; <UNDEFINED> instruction: 0xf013e8df
    23c4:	andeq	r0, r1, #-805306368	; 0xd0000000
    23c8:	strdeq	r0, [r9, #21]!
    23cc:	eorseq	r0, sp, #1073741879	; 0x40000037
    23d0:	eoreq	r0, r4, #48, 4
    23d4:	subeq	r0, r9, #-536870911	; 0xe0000001
    23d8:	andseq	r0, r8, r5, lsl r0
    23dc:	teqeq	ip, ip, asr #4
    23e0:	rsbeq	r0, sl, #120, 4	; 0x80000007
    23e4:	adcseq	r0, r6, #100, 4	; 0x40000006
    23e8:	biceq	r0, r8, r0, lsl #5
    23ec:	bls	142c58 <fchmod@plt+0x140db8>
    23f0:	ldrvc	r2, [r3], #-778	; 0xfffffcf6
    23f4:	ldmvs	fp, {r0, r2, r8, r9, fp, ip, pc}
    23f8:			; <UNDEFINED> instruction: 0xf0402b00
    23fc:			; <UNDEFINED> instruction: 0xf8df82c7
    2400:	bls	cfb78 <fchmod@plt+0xcdcd8>
    2404:	stmdavs	r3!, {r2, r4, r6, r7, fp, ip, lr}
    2408:			; <UNDEFINED> instruction: 0xf0002b00
    240c:	stmdbls	r5, {r0, r3, r5, r6, r9, pc}
    2410:	vsubl.s8	q9, d8, d11
    2414:	addsmi	r0, r0, #0, 4
    2418:			; <UNDEFINED> instruction: 0xf000608b
    241c:			; <UNDEFINED> instruction: 0xf8df826a
    2420:	ldrbtmi	r1, [r9], #-1472	; 0xfffffa40
    2424:			; <UNDEFINED> instruction: 0xf7ff4618
    2428:	blls	17d788 <fchmod@plt+0x17b8e8>
    242c:	stmdacs	r0, {r3, r4, r6, r7, sp, lr}
    2430:			; <UNDEFINED> instruction: 0xf7ffd1b0
    2434:	stmdavs	r1!, {r1, r3, r6, sl, fp, sp, lr, pc}
    2438:	stmdavs	r0, {r0, r1, r8, ip, pc}
    243c:	bl	ff4c0440 <fchmod@plt+0xff4be5a0>
    2440:	strmi	r9, [r2], -r3, lsl #18
    2444:	ldreq	pc, [ip, #2271]	; 0x8df
    2448:			; <UNDEFINED> instruction: 0xf0034478
    244c:	ldmdacc	r0!, {r0, r1, r6, r8, r9, fp, ip, sp, lr, pc}
    2450:	vadd.i8	q1, q0, q5
    2454:	stmdacs	sl, {r0, r1, r2, r3, r5, r6, r9, pc}^
    2458:	rsbhi	pc, ip, #0, 4
    245c:			; <UNDEFINED> instruction: 0xf010e8df
    2460:	andseq	r0, r3, #805306369	; 0x30000001
    2464:	andseq	r0, r3, #805306369	; 0x30000001
    2468:	andseq	r0, r3, #805306369	; 0x30000001
    246c:	andseq	r0, r3, #805306369	; 0x30000001
    2470:	andseq	r0, r3, #805306369	; 0x30000001
    2474:	rsbeq	r0, sl, #-1610612730	; 0xa0000006
    2478:	rsbeq	r0, sl, #-1610612730	; 0xa0000006
    247c:	rsbeq	r0, sl, #-1610612730	; 0xa0000006
    2480:	rsbeq	r0, sl, #-1610612730	; 0xa0000006
    2484:	sbcseq	r0, r0, sl, ror #4
    2488:	rsbeq	r0, sl, #-1610612730	; 0xa0000006
    248c:	rsbeq	r0, sl, #177	; 0xb1
    2490:	rsbeq	r0, sl, #1610612743	; 0x60000007
    2494:	rsbeq	r0, sl, #-1610612730	; 0xa0000006
    2498:	adceq	r0, r1, sl, ror #4
    249c:	rsbeq	r0, sl, #-1610612730	; 0xa0000006
    24a0:	addseq	r0, lr, sl, ror #4
    24a4:	addseq	r0, r6, sl, ror #4
    24a8:	rsbeq	r0, sl, #130	; 0x82
    24ac:	rsbeq	r0, sl, #116, 4	; 0x40000007
    24b0:	rsbeq	r0, sl, #-1610612730	; 0xa0000006
    24b4:	rsbeq	r0, sl, #-1610612730	; 0xa0000006
    24b8:	rsbeq	r0, sl, #-1610612730	; 0xa0000006
    24bc:	rsbeq	r0, sl, #-1610612730	; 0xa0000006
    24c0:	rsbeq	r0, sl, #-1610612730	; 0xa0000006
    24c4:	rsbseq	r0, ip, sl, ror #4
    24c8:	rsbseq	r0, r2, r5, ror r0
    24cc:	rsbeq	r0, sl, #108	; 0x6c
    24d0:	rsbeq	r0, sl, #268435463	; 0x10000007
    24d4:	rsbeq	r0, r6, sl, ror #4
    24d8:	rsbeq	r0, sl, #95	; 0x5f
    24dc:	rsbeq	r0, sl, #-1610612730	; 0xa0000006
    24e0:	subseq	r0, ip, sl, ror #4
    24e4:	rsbeq	r0, sl, #-1610612730	; 0xa0000006
    24e8:	rsbeq	r0, sl, #85	; 0x55
    24ec:	rsbeq	r0, sl, #82	; 0x52
    24f0:	rsbeq	r0, sl, #-1610612730	; 0xa0000006
    24f4:	stmdbls	r3, {r0, r1, r3, r6}
    24f8:			; <UNDEFINED> instruction: 0xf8df2200
    24fc:	stmiapl	fp, {r2, r3, r5, r6, r7, sl, ip, sp}^
    2500:	smlald	r6, r7, sl, r0
    2504:			; <UNDEFINED> instruction: 0xf92cf003
    2508:	stmdbls	r3, {r2, r6, r8, r9, sl, sp, lr, pc}
    250c:			; <UNDEFINED> instruction: 0xf8df2202
    2510:	stmiapl	fp, {r3, r4, r6, r7, sl, ip, sp}^
    2514:			; <UNDEFINED> instruction: 0xe73d601a
    2518:			; <UNDEFINED> instruction: 0xf92cf003
    251c:	stmdbls	r3, {r1, r3, r4, r5, r8, r9, sl, sp, lr, pc}
    2520:			; <UNDEFINED> instruction: 0xf8df2203
    2524:	stmiapl	fp, {r2, r6, r7, sl, ip, sp}^
    2528:			; <UNDEFINED> instruction: 0xe733601a
    252c:	ldrtcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    2530:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2534:			; <UNDEFINED> instruction: 0xe72d709a
    2538:	ldrtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    253c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2540:			; <UNDEFINED> instruction: 0xe727705a
    2544:	stc2l	0, cr15, [sl], {0}
    2548:	stmdbls	r3, {r2, r5, r8, r9, sl, sp, lr, pc}
    254c:			; <UNDEFINED> instruction: 0xf8df2201
    2550:	stmiapl	fp, {r3, r4, r7, sl, ip, sp}^
    2554:			; <UNDEFINED> instruction: 0xe71d601a
    2558:	ldrcc	pc, [r8], #2271	; 0x8df
    255c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    2560:			; <UNDEFINED> instruction: 0xe717701a
    2564:			; <UNDEFINED> instruction: 0xf44f9e03
    2568:			; <UNDEFINED> instruction: 0xf8df4480
    256c:	strcs	r1, [r0, #-1136]	; 0xfffffb90
    2570:	streq	pc, [r4], #2271	; 0x8df
    2574:	movwcs	r2, #512	; 0x200
    2578:	ldrbtmi	r5, [r8], #-2161	; 0xfffff78f
    257c:	strmi	lr, [r0, #-2509]	; 0xfffff633
    2580:			; <UNDEFINED> instruction: 0xf0046809
    2584:			; <UNDEFINED> instruction: 0xf002fc55
    2588:	str	pc, [r3, -sp, ror #20]
    258c:			; <UNDEFINED> instruction: 0xf8df9a03
    2590:	ldmpl	r3, {r2, r3, r6, sl, ip, sp}^
    2594:			; <UNDEFINED> instruction: 0xf0046818
    2598:	ldrbt	pc, [fp], r1, ror #23	; <UNPREDICTABLE>
    259c:	blx	f3e5ae <fchmod@plt+0xf3c70e>
    25a0:	stcls	6, cr14, [r3], {248}	; 0xf8
    25a4:			; <UNDEFINED> instruction: 0xf8df2301
    25a8:			; <UNDEFINED> instruction: 0xf8df2434
    25ac:			; <UNDEFINED> instruction: 0xf8df1450
    25b0:	stmiapl	r2!, {r4, r6, sl}
    25b4:	movwls	r4, #1145	; 0x479
    25b8:	ldmdavs	r2, {r3, r4, r5, r6, sl, lr}
    25bc:	mrc2	7, 4, pc, cr8, cr15, {7}
    25c0:			; <UNDEFINED> instruction: 0xf8dfe6e8
    25c4:	strcs	r3, [r0, #-1048]	; 0xfffffbe8
    25c8:			; <UNDEFINED> instruction: 0xf8df9a03
    25cc:	ldmpl	r4, {r3, r4, r5, sl, sp, lr}^
    25d0:			; <UNDEFINED> instruction: 0xf8d4447e
    25d4:	strbmi	r9, [r9], -r0
    25d8:			; <UNDEFINED> instruction: 0xf7ff4630
    25dc:	stmdacs	r0, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    25e0:	orrhi	pc, sl, r0
    25e4:	strcc	r3, [ip], -r1, lsl #10
    25e8:	mvnsle	r2, r5, lsl #26
    25ec:	ldrne	pc, [r8], #-2271	; 0xfffff721
    25f0:	andcs	r4, r0, sl, lsr #12
    25f4:			; <UNDEFINED> instruction: 0xf7ff4479
    25f8:	stmdavs	r1!, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
    25fc:	blx	1abe610 <fchmod@plt+0x1abc770>
    2600:			; <UNDEFINED> instruction: 0x26004bf6
    2604:			; <UNDEFINED> instruction: 0xf8df9a03
    2608:	ldmpl	r4, {r2, sl, ip, lr}^
    260c:	ldrcc	r4, [ip, #-1149]!	; 0xfffffb83
    2610:	ldrdls	pc, [r0], -r4
    2614:	strtmi	r4, [r8], -r9, asr #12
    2618:	ldmib	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    261c:			; <UNDEFINED> instruction: 0xf0002800
    2620:			; <UNDEFINED> instruction: 0x36018177
    2624:	cfsh32cs	mvfx3, mvfx4, #12
    2628:	ldmibmi	r9!, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    262c:	andcs	r2, r0, r5, lsl #4
    2630:			; <UNDEFINED> instruction: 0xf7ff4479
    2634:	stmdavs	r1!, {r1, r2, r3, r4, r5, r9, fp, sp, lr, pc}
    2638:	blx	133e64c <fchmod@plt+0x133c7ac>
    263c:	blmi	ff9e8e50 <fchmod@plt+0xff9e6fb0>
    2640:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2644:	bcs	b206b4 <fchmod@plt+0xb1e814>
    2648:	bcs	322b0 <fchmod@plt+0x30410>
    264c:			; <UNDEFINED> instruction: 0x81a6f000
    2650:	ldrmi	r2, [sl], -r1, lsl #2
    2654:	and	r9, r4, r4, lsl #2
    2658:	svclt	0x00022c2c
    265c:	tstcc	r1, r4, lsl #18
    2660:			; <UNDEFINED> instruction: 0xf8129104
    2664:	stccs	15, cr4, [r0], {1}
    2668:	stmdbls	r4, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    266c:	rsbmi	pc, r0, #111	; 0x6f
    2670:			; <UNDEFINED> instruction: 0xf0804291
    2674:	bmi	ff9e2c34 <fchmod@plt+0xff9e0d94>
    2678:	blls	e72a0 <fchmod@plt+0xe5400>
    267c:	stmdavs	r8!, {r0, r2, r3, r4, r7, fp, ip, lr}
    2680:			; <UNDEFINED> instruction: 0xf7ff9509
    2684:	vmlsls.f16	s28, s9, s20	; <UNPREDICTABLE>
    2688:	ldclne	6, cr4, [r2], #-128	; 0xffffff80
    268c:	movwls	r0, #28883	; 0x70d3
    2690:			; <UNDEFINED> instruction: 0xf0044619
    2694:	ldrtmi	pc, [r1], -r5, lsr #23	; <UNPREDICTABLE>
    2698:	cdpcs	0, 0, cr6, cr0, cr8, {1}
    269c:	blls	2367ec <fchmod@plt+0x23494c>
    26a0:	bhi	43dec8 <fchmod@plt+0x43c028>
    26a4:	bge	fe43decc <fchmod@plt+0xfe43c02c>
    26a8:	cfmadd32	mvax5, mvfx4, mvfx9, mvfx8
    26ac:	pkhbtmi	fp, sl, r0, lsl #21
    26b0:	blt	43df20 <fchmod@plt+0x43c080>
    26b4:	mcr	6, 0, r4, cr9, cr14, {0}
    26b8:	and	r7, r8, r0, lsl sl
    26bc:	movwcs	lr, #10585	; 0x2959
    26c0:	movwcs	lr, #2505	; 0x9c9
    26c4:	cfstrdne	mvd3, [lr], #-4
    26c8:			; <UNDEFINED> instruction: 0xf0004554
    26cc:			; <UNDEFINED> instruction: 0x212c814c
    26d0:			; <UNDEFINED> instruction: 0xf7ff4630
    26d4:	strmi	lr, [r5], -sl, asr #21
    26d8:	movwcs	fp, #264	; 0x108
    26dc:	ldmdavc	r3!, {r0, r1, ip, sp, lr}
    26e0:			; <UNDEFINED> instruction: 0xf8d800e7
    26e4:	bl	8a6ec <fchmod@plt+0x8884c>
    26e8:	blcs	4b0c <fchmod@plt+0x2c6c>
    26ec:			; <UNDEFINED> instruction: 0xf04fd0e6
    26f0:			; <UNDEFINED> instruction: 0xf04f32ff
    26f4:			; <UNDEFINED> instruction: 0x463133ff
    26f8:	movwcs	lr, #2509	; 0x9cd
    26fc:	andcs	r4, r0, #88, 12	; 0x5800000
    2700:			; <UNDEFINED> instruction: 0xf0042300
    2704:			; <UNDEFINED> instruction: 0x460bfb95
    2708:	ldrdne	pc, [r0], -r8
    270c:	stmib	r9, {r1, r9, sl, lr}^
    2710:	stmibne	lr, {r8, r9, sp}^
    2714:	movwcs	lr, #2518	; 0x9d6
    2718:	bicsle	r4, r3, r3, lsl r3
    271c:	strcc	r9, [r1], #-2820	; 0xfffff4fc
    2720:	bhi	43df88 <fchmod@plt+0x43c0e8>
    2724:	addsmi	r4, ip, #8, 12	; 0x800000
    2728:	bge	fe43df90 <fchmod@plt+0xfe43c0f0>
    272c:	bvc	43df98 <fchmod@plt+0x43c0f8>
    2730:	blt	fe43df9c <fchmod@plt+0xfe43c0fc>
    2734:	msrhi	CPSR_x, r0, asr #32
    2738:	mvnscc	pc, #79	; 0x4f
    273c:	ldrbtcc	pc, [pc], #79	; 2744 <fchmod@plt+0x8a4>	; <UNPREDICTABLE>
    2740:	strcc	lr, [r0], #-2502	; 0xfffff63a
    2744:	andcs	r9, r0, #7168	; 0x1c00
    2748:	ldrmi	r4, [r9], -r3, lsl #8
    274c:	stmdb	r1, {r8, r9, sp}^
    2750:	ldr	r2, [pc], -r2, lsl #6
    2754:	movwcs	r9, #3587	; 0xe03
    2758:	andcs	r4, r0, #160, 18	; 0x280000
    275c:			; <UNDEFINED> instruction: 0xf04f48ae
    2760:			; <UNDEFINED> instruction: 0xf04f34ff
    2764:	ldmdapl	r1!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, ip, sp}^
    2768:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    276c:	stmdavs	r9, {r8, sl, lr}
    2770:	blx	17be78a <fchmod@plt+0x17bc8ea>
    2774:	ldmpl	r3!, {r0, r3, r5, r7, r8, r9, fp, lr}^
    2778:	smlabteq	r0, r3, r9, lr
    277c:	bls	fbfac <fchmod@plt+0xfa10c>
    2780:	ldmpl	r3, {r1, r2, r4, r7, r8, r9, fp, lr}^
    2784:			; <UNDEFINED> instruction: 0xf0046818
    2788:			; <UNDEFINED> instruction: 0x2100f891
    278c:	andcs	r4, r9, r2, lsl #12
    2790:	blx	febbe79a <fchmod@plt+0xfebbc8fa>
    2794:	bls	fbf94 <fchmod@plt+0xfa0f4>
    2798:	ldmpl	r3, {r4, r7, r8, r9, fp, lr}^
    279c:			; <UNDEFINED> instruction: 0xf0046818
    27a0:	smlabbcs	r0, r5, r8, pc	; <UNPREDICTABLE>
    27a4:	andcs	r4, r8, r2, lsl #12
    27a8:	blx	fe8be7b2 <fchmod@plt+0xfe8bc912>
    27ac:	bls	fbf7c <fchmod@plt+0xfa0dc>
    27b0:	ldmpl	r3, {r1, r3, r7, r8, r9, fp, lr}^
    27b4:			; <UNDEFINED> instruction: 0xf0046818
    27b8:	tstcs	r0, r9, ror r8	; <UNPREDICTABLE>
    27bc:	andcs	r4, r7, r2, lsl #12
    27c0:	blx	fe5be7ca <fchmod@plt+0xfe5bc92a>
    27c4:	bls	fbf64 <fchmod@plt+0xfa0c4>
    27c8:	ldmpl	r3, {r2, r7, r8, r9, fp, lr}^
    27cc:			; <UNDEFINED> instruction: 0xf0046818
    27d0:	tstcs	r0, sp, ror #16	; <UNPREDICTABLE>
    27d4:	andcs	r4, r6, r2, lsl #12
    27d8:	blx	fe2be7e2 <fchmod@plt+0xfe2bc942>
    27dc:	bls	fbf4c <fchmod@plt+0xfa0ac>
    27e0:	ldmpl	r3, {r1, r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    27e4:			; <UNDEFINED> instruction: 0xf0046818
    27e8:	tstcs	r0, r1, ror #16	; <UNPREDICTABLE>
    27ec:	andcs	r4, r5, r2, lsl #12
    27f0:	blx	1fbe7fa <fchmod@plt+0x1fbc95a>
    27f4:	blmi	fe2bbf34 <fchmod@plt+0xfe2ba094>
    27f8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    27fc:	strb	r7, [r9, #282]	; 0x11a
    2800:	andcs	r9, r1, #49152	; 0xc000
    2804:	stmiapl	fp, {r0, r1, r2, r7, r8, r9, fp, lr}^
    2808:	strb	r7, [r3, #26]
    280c:	blmi	1ce9020 <fchmod@plt+0x1ce7180>
    2810:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    2814:			; <UNDEFINED> instruction: 0xf868f004
    2818:	strmi	r2, [r2], -r0, lsl #2
    281c:			; <UNDEFINED> instruction: 0xf0002021
    2820:	ldr	pc, [r7, #2919]!	; 0xb67
    2824:	blmi	1b69038 <fchmod@plt+0x1b67198>
    2828:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    282c:			; <UNDEFINED> instruction: 0xf85cf004
    2830:	orrmi	pc, r0, pc, asr #32
    2834:	andcs	r4, r1, r2, lsl #12
    2838:	blx	16be842 <fchmod@plt+0x16bc9a2>
    283c:	bls	fbeec <fchmod@plt+0xfa04c>
    2840:	ldmpl	r3, {r1, r2, r5, r6, r8, r9, fp, lr}^
    2844:			; <UNDEFINED> instruction: 0xf0046818
    2848:	tstcs	r0, r1, lsl r8	; <UNPREDICTABLE>
    284c:	andcs	r4, r3, r2, lsl #12
    2850:	blx	13be85a <fchmod@plt+0x13bc9ba>
    2854:			; <UNDEFINED> instruction: 0xf001e59e
    2858:	ldr	pc, [fp, #2939]	; 0xb7b
    285c:	movwcs	r9, #3587	; 0xe03
    2860:	andcs	r4, r0, #1540096	; 0x178000
    2864:			; <UNDEFINED> instruction: 0xf04f4870
    2868:			; <UNDEFINED> instruction: 0xf06f34ff
    286c:	ldmdapl	r1!, {r8, sl, lr}^
    2870:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    2874:	stmdavs	r9, {r8, sl, lr}
    2878:	blx	ff6be890 <fchmod@plt+0xff6bc9f0>
    287c:	ldmpl	r3!, {r0, r1, r3, r5, r6, r8, r9, fp, lr}^
    2880:	smlabteq	r0, r3, r9, lr
    2884:			; <UNDEFINED> instruction: 0xf000e586
    2888:	str	pc, [r3, #2847]	; 0xb1f
    288c:	andcs	r9, r0, #49152	; 0xc000
    2890:	stmiapl	fp, {r0, r1, r2, r5, r6, r8, r9, fp, lr}^
    2894:	ldrb	r7, [sp, #-26]!	; 0xffffffe6
    2898:	strcs	r4, [r1], #-2406	; 0xfffff69a
    289c:	movwcs	r4, #2150	; 0x866
    28a0:	ldrbtmi	r4, [r9], #-2638	; 0xfffff5b2
    28a4:	cfstrsls	mvf4, [r3, #-480]	; 0xfffffe20
    28a8:	strls	r5, [r0], #-2218	; 0xfffff756
    28ac:			; <UNDEFINED> instruction: 0xf7ff6812
    28b0:	strb	pc, [pc, #-3359]!	; 1b99 <lzma_raw_decoder_memusage@plt+0x1>	; <UNPREDICTABLE>
    28b4:	strcs	r4, [r0], #-2401	; 0xfffff69f
    28b8:	movwcs	r4, #6241	; 0x1861
    28bc:	ldrbtmi	r4, [r9], #-2631	; 0xfffff5b9
    28c0:			; <UNDEFINED> instruction: 0xe7f04478
    28c4:	andcs	r4, r1, pc, asr fp
    28c8:	ldrbtmi	r4, [fp], #-2399	; 0xfffff6a1
    28cc:	sbcsvc	r4, r8, r9, ror r4
    28d0:	b	11408d4 <fchmod@plt+0x113ea34>
    28d4:	andlt	lr, fp, lr, asr r5
    28d8:	blhi	1bdbd4 <fchmod@plt+0x1bbd34>
    28dc:	svchi	0x00f0e8bd
    28e0:	blmi	16a90fc <fchmod@plt+0x16a725c>
    28e4:	stmdbls	r3, {r1, r2, fp, ip, pc}
    28e8:	stmiapl	fp, {r4, r7, sp, lr}^
    28ec:	sbcsvs	r6, r3, fp, lsl r8
    28f0:	ldmdbmi	r7, {r4, r6, r8, sl, sp, lr, pc}^
    28f4:	ldr	r4, [r5, #1145]	; 0x479
    28f8:	movwcs	r4, #51542	; 0xc956
    28fc:	ldrbtmi	r4, [r9], #-2646	; 0xfffff5aa
    2900:	strne	pc, [r5, #-2819]	; 0xfffff4fd
    2904:	bls	d4158 <fchmod@plt+0xd22b8>
    2908:	stmiavs	sl!, {r0, r1, r4, r6, r7, fp, ip, lr}
    290c:	strb	r6, [r1, #-26]	; 0xffffffe6
    2910:	andcs	r4, ip, #83968	; 0x14800
    2914:	blx	93b0a <fchmod@plt+0x91c6a>
    2918:	ldclvs	6, cr3, [r5], #-24	; 0xffffffe8
    291c:			; <UNDEFINED> instruction: 0xf7ff4628
    2920:	stmdacs	r0, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    2924:	mcrge	4, 4, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    2928:			; <UNDEFINED> instruction: 0xf0004628
    292c:	ldr	pc, [r1, #-2751]!	; 0xfffff541
    2930:			; <UNDEFINED> instruction: 0xf8f2f002
    2934:	blx	ff93e94a <fchmod@plt+0xff93caaa>
    2938:	strmi	r2, [r8], -r1, lsl #2
    293c:			; <UNDEFINED> instruction: 0xf0042200
    2940:	andcs	pc, r0, sp, ror #26
    2944:	stc2	0, cr15, [sl], #-12
    2948:	blx	ffcbe95e <fchmod@plt+0xffcbcabe>
    294c:			; <UNDEFINED> instruction: 0xf0032001
    2950:	stmdbmi	r3, {r0, r2, r5, sl, fp, ip, sp, lr, pc}^
    2954:			; <UNDEFINED> instruction: 0x4620461e
    2958:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    295c:	stmia	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2960:			; <UNDEFINED> instruction: 0xf0034631
    2964:	blls	280c48 <fchmod@plt+0x27eda8>
    2968:	bhi	43e1d0 <fchmod@plt+0x43c330>
    296c:	bge	fe43e1d4 <fchmod@plt+0xfe43c334>
    2970:	bvc	43e1dc <fchmod@plt+0x43c33c>
    2974:	blt	fe43e1e0 <fchmod@plt+0xfe43c340>
    2978:	usat	r6, #3, r8, lsl #16
    297c:	andcs	r4, r5, #933888	; 0xe4000
    2980:	ldrbtmi	r2, [r9], #-0
    2984:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2988:			; <UNDEFINED> instruction: 0xf8a4f003
    298c:	andcs	r4, r5, #884736	; 0xd8000
    2990:	ldrbtmi	r2, [r9], #-0
    2994:	stm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2998:			; <UNDEFINED> instruction: 0xf89cf003
    299c:			; <UNDEFINED> instruction: 0x461e4933
    29a0:	andcs	r2, r0, r5, lsl #4
    29a4:			; <UNDEFINED> instruction: 0xf7ff4479
    29a8:	ldrtmi	lr, [r1], -r4, lsl #17
    29ac:			; <UNDEFINED> instruction: 0xf892f003
    29b0:	blmi	2a91c4 <fchmod@plt+0x2a7324>
    29b4:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    29b8:			; <UNDEFINED> instruction: 0xff78f003
    29bc:	strmi	r2, [r2], -r0, lsl #2
    29c0:			; <UNDEFINED> instruction: 0xf0002004
    29c4:	strbt	pc, [r5], #2709	; 0xa95	; <UNPREDICTABLE>
    29c8:	andeq	r7, r0, r0, lsl r8
    29cc:	andeq	r7, r0, r6, lsl #16
    29d0:	andeq	fp, r1, ip, lsl #8
    29d4:	andeq	fp, r1, lr, lsr #20
    29d8:	ldrdeq	r7, [r0], -r6
    29dc:	andeq	r0, r0, ip, lsr r2
    29e0:	strdeq	r7, [r0], -r6
    29e4:	andeq	r7, r0, r8, ror #10
    29e8:	andeq	r0, r0, r4, asr #4
    29ec:			; <UNDEFINED> instruction: 0x0001bbbb
    29f0:	andeq	fp, r1, pc, lsr #23
    29f4:	andeq	fp, r1, pc, lsl #23
    29f8:	andeq	r7, r0, lr, lsl #6
    29fc:			; <UNDEFINED> instruction: 0x000072bc
    2a00:	andeq	r7, r0, r4, asr #5
    2a04:	andeq	r7, r0, ip, lsr #11
    2a08:	andeq	r7, r0, r0, lsr #5
    2a0c:	andeq	r7, r0, r0, ror r5
    2a10:	andeq	r7, r0, r4, lsl #5
    2a14:	ldrdeq	r0, [r0], -r4
    2a18:	andeq	r7, r0, r4, lsl #12
    2a1c:	andeq	r0, r0, r4, lsl #4
    2a20:	strdeq	fp, [r1], -r3
    2a24:	strdeq	r0, [r0], -r8
    2a28:	andeq	r7, r0, ip, rrx
    2a2c:	andeq	r0, r0, ip, ror #3
    2a30:	andeq	r0, r0, r0, lsr #4
    2a34:	andeq	r6, r0, r2, lsr #31
    2a38:			; <UNDEFINED> instruction: 0x00006fb8
    2a3c:	andeq	r6, r0, lr, asr pc
    2a40:	andeq	r6, r0, r0, ror pc
    2a44:	andeq	fp, r1, r3, lsr #16
    2a48:	andeq	r6, r0, r4, asr #31
    2a4c:	andeq	r0, r0, r8, lsl r2
    2a50:	andeq	r9, r0, r4, lsr #19
    2a54:	andeq	r7, r0, lr, ror r2
    2a58:	andeq	r0, r0, r0, asr #4
    2a5c:	andeq	r7, r0, r8, ror #4
    2a60:			; <UNDEFINED> instruction: 0x00006fb6
    2a64:			; <UNDEFINED> instruction: 0x00006fb6
    2a68:	ldrdeq	r6, [r0], -lr
    2a6c:	andeq	r6, r0, r4, asr #30
    2a70:	svcmi	0x00f8e92d
    2a74:	ldrmi	r4, [r0], -r7, lsl #12
    2a78:	pkhbtmi	r4, r8, r6, lsl #12
    2a7c:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2a80:	ldrdls	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    2a84:	stmdacs	r0, {r0, r3, r4, r5, r6, r7, sl, lr}
    2a88:			; <UNDEFINED> instruction: 0xf004d05a
    2a8c:	stmdavc	r4, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    2a90:	stccs	6, cr4, [r0], {5}
    2a94:			; <UNDEFINED> instruction: 0xf7ffd058
    2a98:	smlabtcs	r1, r4, r8, lr
    2a9c:			; <UNDEFINED> instruction: 0xf06f462a
    2aa0:			; <UNDEFINED> instruction: 0xf8d04e40
    2aa4:	strmi	ip, [r8], -r0
    2aa8:	tstlt	r9, r7
    2aac:	ldrbmi	r3, [r0, #-1]!
    2ab0:	ldrmi	sp, [r9], -lr, asr #32
    2ab4:	svcmi	0x0001f812
    2ab8:			; <UNDEFINED> instruction: 0xf83cb14c
    2abc:			; <UNDEFINED> instruction: 0xf4133014
    2ac0:	rscsle	r5, r2, r0, lsl #6
    2ac4:	svcmi	0x0001f812
    2ac8:	stfcss	f2, [r0], {1}
    2acc:	stfnep	f5, [r1], {245}	; 0xf5
    2ad0:			; <UNDEFINED> instruction: 0xf1a10089
    2ad4:	andcs	r0, r0, r4, lsl #22
    2ad8:			; <UNDEFINED> instruction: 0xf0042600
    2adc:	stmdavc	ip!, {r0, r7, r8, fp, ip, sp, lr, pc}
    2ae0:	andhi	pc, r0, r0, asr #17
    2ae4:			; <UNDEFINED> instruction: 0xf8404682
    2ae8:	cmplt	ip, #11
    2aec:	ldm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2af0:	ldrtmi	r2, [r4], r1, lsl #4
    2af4:			; <UNDEFINED> instruction: 0x462e4611
    2af8:			; <UNDEFINED> instruction: 0xf8306800
    2afc:			; <UNDEFINED> instruction: 0xf4133014
    2b00:	svclt	0x001c5300
    2b04:	andgt	pc, r0, r6, lsl #17
    2b08:	tstle	r4, r1, lsl #4
    2b0c:			; <UNDEFINED> instruction: 0xf84ab11a
    2b10:	tstcc	r1, r1, lsr #32
    2b14:			; <UNDEFINED> instruction: 0xf816461a
    2b18:	stccs	15, cr4, [r0], {1}
    2b1c:	ldrtmi	sp, [r8], -sp, ror #3
    2b20:			; <UNDEFINED> instruction: 0xf7ff4652
    2b24:	blmi	441b90 <fchmod@plt+0x43fcf0>
    2b28:	andcs	r4, r0, #80, 12	; 0x5000000
    2b2c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2b30:			; <UNDEFINED> instruction: 0xf7fe601a
    2b34:	qsub16mi	lr, r8, r2
    2b38:	svcmi	0x00f8e8bd
    2b3c:	svclt	0x006af7fe
    2b40:	svchi	0x00f8e8bd
    2b44:	strb	r2, [sl, r1, lsl #2]!
    2b48:	bleq	13ec8c <fchmod@plt+0x13cdec>
    2b4c:	strb	r2, [r2, r8, lsl #2]
    2b50:	ldrmi	r4, [r8], -r6, lsl #18
    2b54:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2b58:	svc	0x00aaf7fe
    2b5c:			; <UNDEFINED> instruction: 0xf0024631
    2b60:	svclt	0x0000ffb9
    2b64:	andeq	fp, r1, r0, lsr r3
    2b68:	andeq	r0, r0, r8, ror #3
    2b6c:	andeq	r6, r0, r2, ror #28
    2b70:	ldrbmi	lr, [r0, sp, lsr #18]!
    2b74:	andcs	r4, r0, #22020096	; 0x1500000
    2b78:	strvc	r6, [r2], #-130	; 0xffffff7e
    2b7c:			; <UNDEFINED> instruction: 0xf8d54604
    2b80:	strmi	r9, [r8], r0
    2b84:	smlawtcs	pc, r2, r0, r6	; <UNPREDICTABLE>
    2b88:			; <UNDEFINED> instruction: 0x46484f53
    2b8c:	ldm	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b90:	cfstrdne	mvd4, [r6], {127}	; 0x7f
    2b94:	rsble	r2, r3, r0, lsl #16
    2b98:			; <UNDEFINED> instruction: 0x46304950
    2b9c:			; <UNDEFINED> instruction: 0xf7fe4479
    2ba0:	stmdacs	r0, {r1, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    2ba4:	stmdbmi	lr, {r1, r2, r3, r6, ip, lr, pc}^
    2ba8:	bmi	138abb4 <fchmod@plt+0x1388d14>
    2bac:	ldmdapl	lr!, {r1, r2, r3, r6, r8, r9, fp, lr}^
    2bb0:	andsvc	r4, r0, sl, ror r4
    2bb4:			; <UNDEFINED> instruction: 0xf8576030
    2bb8:	bmi	132abcc <fchmod@plt+0x1328d2c>
    2bbc:	strtmi	r4, [r0], -r9, asr #12
    2bc0:			; <UNDEFINED> instruction: 0xf7ff447a
    2bc4:	bmi	12c2920 <fchmod@plt+0x12c0a80>
    2bc8:	strtmi	r6, [r0], -r9, lsr #16
    2bcc:			; <UNDEFINED> instruction: 0xf7ff447a
    2bd0:	strtmi	pc, [sl], -pc, asr #30
    2bd4:	strtmi	r4, [r0], -r1, asr #12
    2bd8:	blx	fefc0bde <fchmod@plt+0xfefbed3e>
    2bdc:	ldrbtmi	r4, [fp], #-2885	; 0xfffff4bb
    2be0:			; <UNDEFINED> instruction: 0xb1ba781a
    2be4:	tstcs	r1, r2, lsr r8
    2be8:	mulsvc	r9, r9, r0
    2bec:	ldrdne	pc, [r0], -sl
    2bf0:	bicslt	fp, r1, r2, asr #19
    2bf4:			; <UNDEFINED> instruction: 0xf99cf000
    2bf8:	ldmpl	fp!, {r0, r1, r2, r3, r4, r5, r8, r9, fp, lr}^
    2bfc:			; <UNDEFINED> instruction: 0xf855681b
    2c00:	bl	146c94 <fchmod@plt+0x144df4>
    2c04:			; <UNDEFINED> instruction: 0xb1a10583
    2c08:	movweq	lr, #15272	; 0x3ba8
    2c0c:	movwpl	lr, #2500	; 0x9c4
    2c10:			; <UNDEFINED> instruction: 0x87f0e8bd
    2c14:	bcs	9cce4 <fchmod@plt+0x9ae44>
    2c18:			; <UNDEFINED> instruction: 0xf8dad1e8
    2c1c:	andcs	r1, r1, #0
    2c20:	mulsvc	sl, sl, r0
    2c24:	mvnle	r2, r3, lsl #18
    2c28:	movwcs	lr, #6116	; 0x17e4
    2c2c:	andcc	pc, r0, sl, asr #17
    2c30:	stmiavs	r2!, {r5, r6, r7, r8, r9, sl, sp, lr, pc}
    2c34:	mvnle	r2, r0, lsl #20
    2c38:	andcs	r4, r1, #48, 22	; 0xc000
    2c3c:	stmib	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
    2c40:	strb	r3, [r5, r0, lsl #4]!
    2c44:	ldrtmi	r4, [r0], -lr, lsr #18
    2c48:			; <UNDEFINED> instruction: 0xf7fe4479
    2c4c:			; <UNDEFINED> instruction: 0xb148ee9c
    2c50:	tstcs	r1, r3, lsr #20
    2c54:	ldmpl	lr!, {r2, r5, r8, r9, fp, lr}
    2c58:			; <UNDEFINED> instruction: 0xf8576031
    2c5c:	str	sl, [ip, r3]!
    2c60:	ldr	r4, [r9, lr, asr #12]
    2c64:	ldrtmi	r4, [r0], -r7, lsr #18
    2c68:			; <UNDEFINED> instruction: 0xf7fe4479
    2c6c:	cmnlt	r8, ip, lsl #29
    2c70:			; <UNDEFINED> instruction: 0x2602491d
    2c74:	andcs	r4, r1, sl, lsl sl
    2c78:			; <UNDEFINED> instruction: 0xf8574b23
    2c7c:	ldrbtmi	sl, [fp], #-1
    2c80:	andvs	pc, r0, sl, asr #17
    2c84:			; <UNDEFINED> instruction: 0x701858be
    2c88:			; <UNDEFINED> instruction: 0xe7966030
    2c8c:			; <UNDEFINED> instruction: 0x4630491f
    2c90:			; <UNDEFINED> instruction: 0xf7fe4479
    2c94:	cmplt	r0, r8, ror lr
    2c98:	andcs	r4, r2, r3, lsl sl
    2c9c:	tstcs	r1, r0, lsl fp
    2ca0:	andge	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    2ca4:	andeq	pc, r0, sl, asr #17
    2ca8:	ldrshtvs	r5, [r1], -lr
    2cac:	ldmdbmi	r8, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
    2cb0:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    2cb4:	mcr	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2cb8:	bmi	2ef1c0 <fchmod@plt+0x2ed320>
    2cbc:	blmi	20b0cc <fchmod@plt+0x20922c>
    2cc0:	andge	pc, r2, r7, asr r8	; <UNPREDICTABLE>
    2cc4:	andne	pc, r0, sl, asr #17
    2cc8:			; <UNDEFINED> instruction: 0xe77658fe
    2ccc:	blmi	1954e4 <fchmod@plt+0x193644>
    2cd0:			; <UNDEFINED> instruction: 0xf85758be
    2cd4:	ldrb	sl, [r0, -r3]!
    2cd8:	andeq	fp, r1, r4, lsr #4
    2cdc:	andeq	r6, r0, r4, asr lr
    2ce0:	andeq	r0, r0, r4, asr #4
    2ce4:	andeq	fp, r1, sp, lsr r5
    2ce8:	andeq	r0, r0, r0, asr #4
    2cec:	andeq	r6, r0, r8, asr lr
    2cf0:	andeq	r6, r0, r8, asr lr
    2cf4:	andeq	fp, r1, pc, lsl #10
    2cf8:	andeq	r0, r0, r8, ror #3
    2cfc:	andeq	fp, r1, r8, asr #7
    2d00:			; <UNDEFINED> instruction: 0x00006db0
    2d04:	muleq	r0, r8, sp
    2d08:	andeq	fp, r1, pc, ror #8
    2d0c:	andeq	r6, r0, r8, ror sp
    2d10:	andeq	r6, r0, lr, asr sp
    2d14:	mcrmi	5, 0, fp, cr10, cr8, {7}
    2d18:	ldmdavs	r4!, {r1, r2, r3, r4, r5, r6, sl, lr}
    2d1c:			; <UNDEFINED> instruction: 0xf106b174
    2d20:	strcs	r0, [r0, -r8, lsl #10]
    2d24:	strne	lr, [r4, #-2821]	; 0xfffff4fb
    2d28:			; <UNDEFINED> instruction: 0xf8553c01
    2d2c:	eorsvs	r0, r4, r8, lsl #24
    2d30:			; <UNDEFINED> instruction: 0xf7fe3d10
    2d34:	adcvs	lr, pc, r2, ror lr	; <UNPREDICTABLE>
    2d38:	mvnsle	r2, r0, lsl #24
    2d3c:	svclt	0x0000bdf8
    2d40:	ldrdeq	fp, [r1], -ip
    2d44:	stmdbmi	ip, {r0, r1, r3, r9, sl, lr}
    2d48:	addlt	fp, r3, r0, lsl #10
    2d4c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    2d50:	andcs	r4, r0, r4, lsl #12
    2d54:			; <UNDEFINED> instruction: 0xf7fe9301
    2d58:	strmi	lr, [r1], -ip, lsr #29
    2d5c:			; <UNDEFINED> instruction: 0xf0022001
    2d60:			; <UNDEFINED> instruction: 0x4622fe3b
    2d64:	blls	4ad70 <fchmod@plt+0x48ed0>
    2d68:			; <UNDEFINED> instruction: 0xff7ef002
    2d6c:	strmi	r2, [r8], -r1, lsl #2
    2d70:			; <UNDEFINED> instruction: 0xf0042200
    2d74:	svclt	0x0000fb53
    2d78:	andeq	r6, r0, r6, asr #29
    2d7c:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
    2d80:	blcs	15e4f4 <fchmod@plt+0x15c654>
    2d84:	bmi	2f91bc <fchmod@plt+0x2f731c>
    2d88:	mvnsvc	pc, #805306372	; 0x30000004
    2d8c:	cmneq	sl, #206569472	; 0xc500000	; <UNPREDICTABLE>
    2d90:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    2d94:	mulle	r5, r9, r2
    2d98:			; <UNDEFINED> instruction: 0xf0802001
    2d9c:	ldrbmi	r0, [r0, -r1]!
    2da0:	ldrbmi	r2, [r0, -r0]!
    2da4:	blcs	16a4ff8 <fchmod@plt+0x16a3158>
    2da8:	andcs	fp, r0, r8, lsl #30
    2dac:	udf	#19732	; 0x4d14
    2db0:	andeq	fp, r1, r6, ror r3
    2db4:	muleq	r1, r4, r4
    2db8:	mvnsmi	lr, #737280	; 0xb4000
    2dbc:	svcmi	0x0036b087
    2dc0:	rsfmis	f2, f6, f0
    2dc4:	ldrbtmi	r2, [pc], #-773	; 2dcc <fchmod@plt+0xf2c>
    2dc8:			; <UNDEFINED> instruction: 0x46684a35
    2dcc:	ldrbtmi	r5, [sl], #-2494	; 0xfffff642
    2dd0:	strmi	pc, [r0, pc, asr #32]
    2dd4:			; <UNDEFINED> instruction: 0x96056836
    2dd8:	streq	pc, [r0], -pc, asr #32
    2ddc:	stmib	sp, {r0, r9, sl, sp}^
    2de0:	stmib	sp, {r1, r8, ip}^
    2de4:			; <UNDEFINED> instruction: 0xf7fe6700
    2de8:	cmplt	r8, r8, lsr #30
    2dec:	bmi	b4adf4 <fchmod@plt+0xb48f54>
    2df0:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
    2df4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2df8:	subsmi	r9, sl, r5, lsl #22
    2dfc:	andlt	sp, r7, r9, asr #2
    2e00:	mvnshi	lr, #12386304	; 0xbd0000
    2e04:	stmdals	r2, {r0, r1, r2, r9, sl, lr}
    2e08:			; <UNDEFINED> instruction: 0xf7fe6806
    2e0c:	ldclne	14, cr14, [r3], #-24	; 0xffffffe8
    2e10:	mrcne	0, 3, sp, cr3, cr5, {0}
    2e14:			; <UNDEFINED> instruction: 0xf286fab6
    2e18:	orrseq	lr, r3, #274432	; 0x43000
    2e1c:	b	10c536c <fchmod@plt+0x10c34cc>
    2e20:	b	10c3d74 <fchmod@plt+0x10c1ed4>
    2e24:	b	10c7a78 <fchmod@plt+0x10c5bd8>
    2e28:	b	10cba7c <fchmod@plt+0x10c9bdc>
    2e2c:	movwcc	r4, #4883	; 0x1313
    2e30:	svclt	0x000c42b3
    2e34:			; <UNDEFINED> instruction: 0xf0424613
    2e38:	blcs	3a44 <fchmod@plt+0x1ba4>
    2e3c:	ldmdami	sl, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
    2e40:	stceq	0, cr15, [r0], {79}	; 0x4f
    2e44:	ldrbtmi	r4, [r8], #-1633	; 0xfffff99f
    2e48:			; <UNDEFINED> instruction: 0xf8103004
    2e4c:			; <UNDEFINED> instruction: 0xf1a78f01
    2e50:			; <UNDEFINED> instruction: 0xf1c70320
    2e54:	blx	2046dc <fchmod@plt+0x20283c>
    2e58:	blx	a3fa6c <fchmod@plt+0xa3dbcc>
    2e5c:	tstmi	lr, #6291456	; 0x600000	; <UNPREDICTABLE>
    2e60:	vpmax.u8	d15, d7, d8
    2e64:	b	10d0a8c <fchmod@plt+0x10cebec>
    2e68:	svccs	0x0040020c
    2e6c:	tsteq	r6, r1, asr #20
    2e70:			; <UNDEFINED> instruction: 0xd1ea4694
    2e74:	ldrbtcc	pc, [pc], #274	; 2e7c <fchmod@plt+0xfdc>	; <UNPREDICTABLE>
    2e78:	movteq	pc, #111	; 0x6f	; <UNPREDICTABLE>
    2e7c:	strbeq	pc, [r0, #-353]	; 0xfffffe9f	; <UNPREDICTABLE>
    2e80:	andeq	pc, r2, #111	; 0x6f
    2e84:	svclt	0x000842ab
    2e88:	svclt	0x003442a2
    2e8c:	andcs	r2, r0, r1
    2e90:			; <UNDEFINED> instruction: 0xf7fee7ad
    2e94:	svclt	0x0000ee20
    2e98:	andeq	sl, r1, lr, ror #31
    2e9c:	andeq	r0, r0, r0, ror #3
    2ea0:	andeq	sp, r1, r6, asr r4
    2ea4:	andeq	sl, r1, r2, asr #31
    2ea8:	ldrdeq	sp, [r1], -lr
    2eac:	andcs	r4, r0, #4, 18	; 0x10000
    2eb0:	ldrbtmi	r4, [r9], #-2820	; 0xfffff4fc
    2eb4:			; <UNDEFINED> instruction: 0xf8c1447b
    2eb8:	ldrhvc	r0, [sl], -r0	; <UNPREDICTABLE>
    2ebc:	svclt	0x00004770
    2ec0:	andeq	fp, r1, r2, asr #4
    2ec4:	andeq	fp, r1, r8, asr r1
    2ec8:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
    2ecc:			; <UNDEFINED> instruction: 0xf0236853
    2ed0:	movwmi	r0, #13087	; 0x331f
    2ed4:			; <UNDEFINED> instruction: 0xe71d6053
    2ed8:	andeq	fp, r1, r2, asr #2
    2edc:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
    2ee0:			; <UNDEFINED> instruction: 0xf0436853
    2ee4:	subsvs	r4, r3, r0, lsl #6
    2ee8:	svclt	0x0000e714
    2eec:	andeq	fp, r1, lr, lsr #2
    2ef0:	cfstr32mi	mvfx11, [ip], {248}	; 0xf8
    2ef4:	stmdavs	r3!, {r2, r3, r4, r5, r6, sl, lr}
    2ef8:	andle	r2, fp, r4, lsl #22
    2efc:	bl	11672c <fchmod@plt+0x11488c>
    2f00:	strcs	r1, [r6, -r3, lsl #10]
    2f04:	ldrbtmi	r3, [lr], #-769	; 0xfffffcff
    2f08:	stmib	r5, {r3, r5, r7, sp, lr}^
    2f0c:	rsbsvs	r1, r7, r3, lsl #4
    2f10:	ldcllt	0, cr6, [r8, #140]!	; 0x8c
    2f14:	andcs	r4, r5, #81920	; 0x14000
    2f18:	ldrbtmi	r2, [r9], #-0
    2f1c:	stcl	7, cr15, [r8, #1016]	; 0x3f8
    2f20:	ldc2l	0, cr15, [r8, #8]
    2f24:	andeq	fp, r1, r0, lsl #4
    2f28:	andeq	fp, r1, r6, lsl #2
    2f2c:	andeq	r6, r0, r6, lsr sp
    2f30:	ldrbcc	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    2f34:	svcmi	0x00f0e92d
    2f38:			; <UNDEFINED> instruction: 0xf8df447b
    2f3c:	addlt	r6, r5, ip, asr #9
    2f40:	ldrbtmi	r7, [lr], #-2075	; 0xfffff7e5
    2f44:	andcs	fp, r4, fp, asr r1
    2f48:	svc	0x0050f7fe
    2f4c:			; <UNDEFINED> instruction: 0xf0402800
    2f50:			; <UNDEFINED> instruction: 0xf8df8170
    2f54:	andcs	r3, r1, #184, 8	; 0xb8000000
    2f58:			; <UNDEFINED> instruction: 0xf8c3447b
    2f5c:			; <UNDEFINED> instruction: 0xf8df20b0
    2f60:	ldrbtmi	r3, [fp], #-1200	; 0xfffffb50
    2f64:			; <UNDEFINED> instruction: 0xf8d3681f
    2f68:	svccs	0x000020b4
    2f6c:	cmphi	r3, r0, asr #32	; <UNPREDICTABLE>
    2f70:			; <UNDEFINED> instruction: 0xf0002a03
    2f74:			; <UNDEFINED> instruction: 0xf8df81d8
    2f78:			; <UNDEFINED> instruction: 0xf8df449c
    2f7c:	ldrbtmi	r3, [ip], #-1180	; 0xfffffb64
    2f80:			; <UNDEFINED> instruction: 0xf104447b
    2f84:	ldmdavs	r9, {r3, r4, r5, r7, r8, sl}^
    2f88:			; <UNDEFINED> instruction: 0xf7fe4628
    2f8c:	stmdacs	r0, {r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    2f90:	eorhi	pc, r6, #64	; 0x40
    2f94:	ldrsbtvc	pc, [r4], r4	; <UNPREDICTABLE>
    2f98:			; <UNDEFINED> instruction: 0xf0002f02
    2f9c:	svccs	0x000181d9
    2fa0:	eoreq	pc, r1, #79	; 0x4f
    2fa4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2fa8:	stmib	r4, {r0, r2, r5, r8, sp, lr}^
    2fac:			; <UNDEFINED> instruction: 0xf04f2302
    2fb0:			; <UNDEFINED> instruction: 0xf04f0301
    2fb4:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
    2fb8:	mvnscc	pc, #79	; 0x4f
    2fbc:	movwcs	lr, #27076	; 0x69c4
    2fc0:			; <UNDEFINED> instruction: 0xf8dfd112
    2fc4:	strcs	r3, [r1], #-1112	; 0xfffffba8
    2fc8:	strmi	pc, [r0, #79]	; 0x4f
    2fcc:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    2fd0:	ldmib	r3, {r3, r8, r9, ip, sp}^
    2fd4:	adcmi	r0, r9, #0, 2
    2fd8:	adcmi	fp, r0, #8, 30
    2fdc:	andhi	pc, r2, #0
    2fe0:	tstcc	r0, #268435456	; 0x10000000
    2fe4:	ldrhle	r4, [r4, #42]!	; 0x2a
    2fe8:	ldrtpl	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2fec:	ldrbtmi	r2, [sp], #-4
    2ff0:	streq	pc, [r8], #-261	; 0xfffffefb
    2ff4:			; <UNDEFINED> instruction: 0xf0034621
    2ff8:			; <UNDEFINED> instruction: 0xf8d5f83d
    2ffc:	bllt	203464 <fchmod@plt+0x2015c4>
    3000:	strtcc	pc, [r0], #-2271	; 0xfffff721
    3004:	ldmib	r3, {r0, r1, r4, r5, r6, r7, fp, ip, lr}^
    3008:	tstmi	r3, #0, 6
    300c:	stmdavs	sp!, {r1, r3, r4, ip, lr, pc}
    3010:			; <UNDEFINED> instruction: 0x4621b17d
    3014:	movwcs	lr, #2513	; 0x9d1
    3018:	svclt	0x00082b00
    301c:	andle	r2, r4, r3, lsl #20
    3020:	svclt	0x00082b00
    3024:			; <UNDEFINED> instruction: 0xf0402a21
    3028:	andcc	r8, r1, r5, ror #3
    302c:	adcmi	r3, r8, #16, 2
    3030:			; <UNDEFINED> instruction: 0xf001d1f0
    3034:	stmdacs	r1, {r0, r1, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
    3038:	msrhi	(UNDEF: 99), r0
    303c:	ldrbtmi	r4, [fp], #-3066	; 0xfffff406
    3040:			; <UNDEFINED> instruction: 0x0118f8d3
    3044:	ldc2l	0, cr15, [r2, #-4]
    3048:	ldrbtmi	r4, [ip], #-3320	; 0xfffff308
    304c:			; <UNDEFINED> instruction: 0x3118f8d4
    3050:	strmi	r4, [pc], -r6, lsl #12
    3054:			; <UNDEFINED> instruction: 0xf0402b00
    3058:			; <UNDEFINED> instruction: 0xf8d480f2
    305c:	bcs	4b334 <fchmod@plt+0x49494>
    3060:	orrhi	pc, r5, r0
    3064:	ldrbtmi	r4, [r8], #-2290	; 0xfffff70e
    3068:			; <UNDEFINED> instruction: 0xf7fe3008
    306c:			; <UNDEFINED> instruction: 0x4604eef6
    3070:	stclne	6, cr4, [r9], #-52	; 0xffffffcc
    3074:			; <UNDEFINED> instruction: 0xf1b4bf08
    3078:			; <UNDEFINED> instruction: 0xf0003fff
    307c:	mulcs	r4, r8, r1
    3080:	strtmi	r4, [fp], -r2, lsr #12
    3084:	ldc2l	0, cr15, [r0, #8]!
    3088:	ldrbtmi	r4, [r8], #-2282	; 0xfffff716
    308c:			; <UNDEFINED> instruction: 0xa118f8d0
    3090:	svceq	0x0000f1ba
    3094:	andcc	sp, r8, lr, lsl r1
    3098:	ldcl	7, cr15, [lr, #-1016]!	; 0xfffffc08
    309c:	svccc	0x00fff1b1
    30a0:	svclt	0x00084680
    30a4:	svccc	0x00fff1b0
    30a8:	andsle	r4, r3, r9, lsl #13
    30ac:	andcs	r4, r5, #3702784	; 0x388000
    30b0:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    30b4:	ldcl	7, cr15, [ip], #1016	; 0x3f8
    30b8:	strmi	r4, [r3], -r9, asr #12
    30bc:	ldrmi	r4, [r8], r0, asr #12
    30c0:			; <UNDEFINED> instruction: 0xffb6f003
    30c4:			; <UNDEFINED> instruction: 0xf0034652
    30c8:	strbmi	pc, [r1], -r1, asr #31	; <UNPREDICTABLE>
    30cc:	andcs	r4, r4, r2, lsl #12
    30d0:	stc2	0, cr15, [r2], {2}
    30d4:	svclt	0x000842af
    30d8:			; <UNDEFINED> instruction: 0xf08042a6
    30dc:	blmi	ff5e3348 <fchmod@plt+0xff5e14a8>
    30e0:	bvc	6d42d4 <fchmod@plt+0x6d2434>
    30e4:			; <UNDEFINED> instruction: 0xf0002b00
    30e8:	blmi	ff5636cc <fchmod@plt+0xff56182c>
    30ec:			; <UNDEFINED> instruction: 0xf8d3447b
    30f0:	blcs	cf3c8 <fchmod@plt+0xcd528>
    30f4:	cmnhi	r0, r0	; <UNPREDICTABLE>
    30f8:			; <UNDEFINED> instruction: 0xf0002b01
    30fc:			; <UNDEFINED> instruction: 0xf8df80a7
    3100:	ldrbtmi	ip, [ip], #836	; 0x344
    3104:	movwcs	lr, #10716	; 0x29dc
    3108:	svclt	0x00062b00
    310c:	andcs	r2, r0, r1, lsr #20
    3110:			; <UNDEFINED> instruction: 0xf1b32001
    3114:	svclt	0x00044f80
    3118:	andcs	r2, r0, r1, lsl #20
    311c:			; <UNDEFINED> instruction: 0xf10cb1b8
    3120:	andcs	r0, r0, r8, lsl #24
    3124:	svclt	0x00083301
    3128:	svccc	0x00fff1b2
    312c:	cmphi	r4, r0	; <UNPREDICTABLE>
    3130:	movwcs	lr, #18940	; 0x49fc
    3134:	blcs	f140 <fchmod@plt+0xd2a0>
    3138:	bcs	872d58 <fchmod@plt+0x870eb8>
    313c:	mrscs	r2, (UNDEF: 17)
    3140:	svcmi	0x0080f1b3
    3144:	bcs	72d5c <fchmod@plt+0x70ebc>
    3148:	stmdbcs	r0, {r8, sp}
    314c:			; <UNDEFINED> instruction: 0xf8dfd1ea
    3150:	strdeq	sl, [r3, -r8]
    3154:	ldrbtmi	r9, [sl], #771	; 0x303
    3158:			; <UNDEFINED> instruction: 0xf8d34453
    315c:			; <UNDEFINED> instruction: 0xf8d88010
    3160:	movwls	r3, #8192	; 0x2000
    3164:	ldreq	r0, [fp, #-3355]	; 0xfffff2e5
    3168:	andcc	pc, r0, r8, asr #17
    316c:	svcne	0x0080f5b3
    3170:			; <UNDEFINED> instruction: 0xf5a3bf24
    3174:			; <UNDEFINED> instruction: 0xf10a1b80
    3178:	andle	r0, r8, #8, 18	; 0x20000
    317c:			; <UNDEFINED> instruction: 0xf8c8e12c
    3180:			; <UNDEFINED> instruction: 0xf5abb000
    3184:			; <UNDEFINED> instruction: 0xf51b1b80
    3188:			; <UNDEFINED> instruction: 0xf0001f80
    318c:	strbmi	r8, [r8], -r5, lsr #2
    3190:	mcr	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    3194:	strmi	r1, [r4], -fp, asr #24
    3198:			; <UNDEFINED> instruction: 0xf1b0bf08
    319c:			; <UNDEFINED> instruction: 0x460d3fff
    31a0:	tsthi	lr, r0	; <UNPREDICTABLE>
    31a4:	svclt	0x0008428f
    31a8:	mvnle	r4, #1610612744	; 0x60000008
    31ac:	andcs	r4, r5, #2736128	; 0x29c000
    31b0:	ldrbtmi	r2, [r9], #-0
    31b4:	ldcl	7, cr15, [ip], #-1016	; 0xfffffc08
    31b8:	andcs	r9, r0, #3072	; 0xc00
    31bc:	blls	9442c <fchmod@plt+0x9258c>
    31c0:	ldmib	sl, {r0, r4, r9, sl, lr}^
    31c4:			; <UNDEFINED> instruction: 0xf1bbab02
    31c8:	svclt	0x00060f00
    31cc:	svceq	0x0021f1ba
    31d0:	ldmdbeq	r2!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    31d4:	ldmdbeq	r1!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    31d8:	ldceq	6, cr4, [r8, #-16]
    31dc:			; <UNDEFINED> instruction: 0xff36f003
    31e0:	ldrdpl	pc, [r0], -r8
    31e4:	tstcs	r0, r1, lsl #4
    31e8:	stceq	0, cr9, [r8, #-8]!
    31ec:			; <UNDEFINED> instruction: 0xff2ef003
    31f0:			; <UNDEFINED> instruction: 0x46054639
    31f4:			; <UNDEFINED> instruction: 0xf0034630
    31f8:	andcs	pc, r2, #27, 30	; 0x6c
    31fc:			; <UNDEFINED> instruction: 0xff26f003
    3200:	strbmi	r9, [sl], -r2, lsl #22
    3204:	strls	r4, [r0, #-1569]	; 0xfffff9df
    3208:	andcs	r9, r2, r1
    320c:	blx	ff93f21e <fchmod@plt+0xff93d37e>
    3210:	pop	{r0, r2, ip, sp, pc}
    3214:	bl	e71dc <fchmod@plt+0xe533c>
    3218:	bcs	87e3c <fchmod@plt+0x85f9c>
    321c:	rscscc	pc, pc, pc, asr #32
    3220:	mvnscc	pc, pc, asr #32
    3224:	smlabteq	r2, r3, r9, lr
    3228:	bcs	7738c <fchmod@plt+0x754ec>
    322c:	mcrge	4, 6, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    3230:	blmi	fe1fcda0 <fchmod@plt+0xfe1faf00>
    3234:	ldrbtmi	r2, [fp], #-516	; 0xfffffdfc
    3238:	adcscs	pc, r0, r3, asr #17
    323c:			; <UNDEFINED> instruction: 0xf104e68f
    3240:			; <UNDEFINED> instruction: 0xf7fe0008
    3244:	strmi	lr, [r4], -sl, lsr #25
    3248:	ldr	r4, [r2, -sp, lsl #12]
    324c:	andls	pc, r4, #14614528	; 0xdf0000
    3250:			; <UNDEFINED> instruction: 0xf8d944f9
    3254:			; <UNDEFINED> instruction: 0xf1b88004
    3258:			; <UNDEFINED> instruction: 0xf67f0f01
    325c:			; <UNDEFINED> instruction: 0xf108af50
    3260:			; <UNDEFINED> instruction: 0xf8c938ff
    3264:			; <UNDEFINED> instruction: 0xf1b88004
    3268:			; <UNDEFINED> instruction: 0xf0000f00
    326c:			; <UNDEFINED> instruction: 0x464880b5
    3270:	ldc	7, cr15, [r0], {254}	; 0xfe
    3274:	strmi	r1, [r4], -sl, asr #24
    3278:			; <UNDEFINED> instruction: 0xf1b0bf08
    327c:			; <UNDEFINED> instruction: 0x460d3fff
    3280:	adchi	pc, lr, r0
    3284:	svclt	0x0008428f
    3288:	mvnle	r4, #1610612744	; 0x60000008
    328c:	andcs	r4, r5, #1867776	; 0x1c8000
    3290:	ldrbtmi	r2, [r9], #-0
    3294:	stc	7, cr15, [ip], {254}	; 0xfe
    3298:			; <UNDEFINED> instruction: 0xf0014604
    329c:	andcs	pc, r0, #257024	; 0x3ec00
    32a0:			; <UNDEFINED> instruction: 0xf0034611
    32a4:	andcs	pc, r1, #3376	; 0xd30
    32a8:	strmi	r2, [r5], -r0, lsl #2
    32ac:	ldrdeq	pc, [r4], -r9
    32b0:	cdp2	0, 12, cr15, cr12, cr3, {0}
    32b4:			; <UNDEFINED> instruction: 0x46034639
    32b8:	movwls	r4, #9776	; 0x2630
    32bc:	cdp2	0, 11, cr15, cr8, cr3, {0}
    32c0:			; <UNDEFINED> instruction: 0xf0032202
    32c4:	blls	c2dd8 <fchmod@plt+0xc0f38>
    32c8:	strtmi	r4, [r1], -sl, lsr #12
    32cc:	andcs	r9, r2, r0
    32d0:	blx	fe0bf2e2 <fchmod@plt+0xfe0bd442>
    32d4:	pop	{r0, r2, ip, sp, pc}
    32d8:	svccs	0x00018ff0
    32dc:	blmi	17f7708 <fchmod@plt+0x17f5868>
    32e0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    32e4:			; <UNDEFINED> instruction: 0xf1b32302
    32e8:	svclt	0x00084f80
    32ec:			; <UNDEFINED> instruction: 0xf43f2a01
    32f0:	ldmdbmi	fp, {r0, r1, r3, r4, r5, r6, r9, sl, fp, sp, pc}^
    32f4:	andcs	r2, r0, r5, lsl #4
    32f8:			; <UNDEFINED> instruction: 0xf7fe4479
    32fc:			; <UNDEFINED> instruction: 0xf002ebda
    3300:	ldmdbmi	r8, {r0, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
    3304:	andcs	r2, r0, r5, lsl #4
    3308:			; <UNDEFINED> instruction: 0xf7fe4479
    330c:			; <UNDEFINED> instruction: 0x4601ebd2
    3310:			; <UNDEFINED> instruction: 0xf0022002
    3314:	andcs	pc, r1, r1, ror #22
    3318:	blx	fe93f326 <fchmod@plt+0xfe93d486>
    331c:	ldrbtmi	r4, [fp], #-2898	; 0xfffff4ae
    3320:			; <UNDEFINED> instruction: 0x0118f8d3
    3324:	ldmdbmi	r1, {r1, r2, r3, r7, r9, sl, sp, lr, pc}^
    3328:	ldrtmi	r2, [r8], -r5, lsl #4
    332c:			; <UNDEFINED> instruction: 0xf7fe4479
    3330:	strmi	lr, [r1], -r0, asr #23
    3334:			; <UNDEFINED> instruction: 0xf0022002
    3338:	stmdbmi	sp, {r0, r1, r2, r3, r6, r8, r9, fp, ip, sp, lr, pc}^
    333c:	andcs	r4, r5, #56, 12	; 0x3800000
    3340:			; <UNDEFINED> instruction: 0xf7fe4479
    3344:			; <UNDEFINED> instruction: 0x4601ebb6
    3348:			; <UNDEFINED> instruction: 0xf0022002
    334c:	ldr	pc, [r2], -r5, asr #22
    3350:	andcs	r2, r1, r1, lsl #6
    3354:	orrmi	pc, r0, pc, asr #32
    3358:	rscscc	pc, pc, #79	; 0x4f
    335c:			; <UNDEFINED> instruction: 0xf04f6023
    3360:	strdvs	r3, [r5, -pc]!
    3364:	smlabteq	r2, r4, r9, lr
    3368:	movwcs	lr, #27076	; 0x69c4
    336c:	movwls	lr, #10167	; 0x27b7
    3370:	blx	fe43f37e <fchmod@plt+0xfe43d4de>
    3374:			; <UNDEFINED> instruction: 0xf67f2801
    3378:			; <UNDEFINED> instruction: 0xf001ae75
    337c:			; <UNDEFINED> instruction: 0xf8dffb8b
    3380:			; <UNDEFINED> instruction: 0xf8d480f4
    3384:	ldrbtmi	r2, [r8], #176	; 0xb0
    3388:	blge	123dae0 <fchmod@plt+0x123bc40>
    338c:	andscs	pc, ip, r8, asr #17
    3390:	blge	bdab8 <fchmod@plt+0xbbc18>
    3394:	andeq	pc, r4, r8, asr #17
    3398:			; <UNDEFINED> instruction: 0xf7fe4640
    339c:	blls	be194 <fchmod@plt+0xbc2f4>
    33a0:	mcrrne	6, 0, r4, r8, cr4
    33a4:			; <UNDEFINED> instruction: 0xf1b4bf08
    33a8:			; <UNDEFINED> instruction: 0x460d3fff
    33ac:	ldmdbmi	r2!, {r0, r1, r2, r8, ip, lr, pc}
    33b0:	andcs	r2, r0, r5, lsl #4
    33b4:			; <UNDEFINED> instruction: 0xf7fe4479
    33b8:			; <UNDEFINED> instruction: 0xf002eb7c
    33bc:	stmdbmi	pc!, {r0, r1, r3, r7, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    33c0:	andcs	r4, r5, #24, 12	; 0x1800000
    33c4:			; <UNDEFINED> instruction: 0xf7fe4479
    33c8:			; <UNDEFINED> instruction: 0xf8d8eb74
    33cc:	strmi	r2, [r1], -r4
    33d0:			; <UNDEFINED> instruction: 0xf0022004
    33d4:	ldrb	pc, [r2], -r1, lsl #22	; <UNPREDICTABLE>
    33d8:	strtmi	r4, [r9], -r0, lsr #12
    33dc:	ldc2	7, cr15, [r2], #1020	; 0x3fc
    33e0:	blx	fe5bf3f2 <fchmod@plt+0xfe5bd552>
    33e4:	andcs	r4, r5, #622592	; 0x98000
    33e8:	ldrbtmi	r2, [r9], #-0
    33ec:	bl	18413ec <fchmod@plt+0x183f54c>
    33f0:	blx	1c3f402 <fchmod@plt+0x1c3d562>
    33f4:	andcs	r4, r5, #573440	; 0x8c000
    33f8:	ldrbtmi	r2, [r9], #-0
    33fc:	bl	16413fc <fchmod@plt+0x163f55c>
    3400:	blx	1a3f412 <fchmod@plt+0x1a3d572>
    3404:	ldrdeq	fp, [r1], -r4
    3408:	andeq	sl, r1, r2, ror lr
    340c:	muleq	r1, ip, r1
    3410:	muleq	r1, r2, r1
    3414:	andeq	fp, r1, r6, ror r1
    3418:	andeq	fp, r1, ip, lsl #1
    341c:	andeq	fp, r1, r6, lsr #2
    3420:	andeq	fp, r1, r6, lsl #2
    3424:	andeq	r0, r0, r4, lsl #4
    3428:	strheq	fp, [r1], -r6
    342c:	andeq	fp, r1, sl, lsr #1
    3430:	andeq	fp, r1, lr, lsl #1
    3434:	andeq	fp, r1, sl, rrx
    3438:	andeq	r6, r0, sl, asr #26
    343c:	andeq	sl, r1, ip, lsr #30
    3440:	andeq	fp, r1, r8
    3444:	strdeq	sl, [r1], -r2
    3448:	muleq	r1, lr, pc	; <UNPREDICTABLE>
    344c:	ldrdeq	r6, [r0], -r2
    3450:			; <UNDEFINED> instruction: 0x0001aebe
    3454:	andeq	sl, r1, ip, asr #27
    3458:	muleq	r0, r6, fp
    345c:	andeq	sl, r1, r4, lsl lr
    3460:	strdeq	r6, [r0], -r0
    3464:	andeq	r6, r0, r4, ror sl
    3468:	ldrdeq	sl, [r1], -r6
    346c:	andeq	r6, r0, r8, asr #18
    3470:	andeq	r6, r0, r0, ror #18
    3474:	muleq	r1, r6, ip
    3478:	andeq	r6, r0, r4, lsl #20
    347c:	andeq	r6, r0, r0, lsr #20
    3480:	andeq	r6, r0, lr, lsr #18
    3484:	andeq	r6, r0, sl, asr #18
    3488:	svcmi	0x00f0e92d
    348c:	addlt	r4, r9, r4, lsl #12
    3490:	pkhtbvs	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    3494:			; <UNDEFINED> instruction: 0xf986f002
    3498:	ldrbtmi	r4, [lr], #-1568	; 0xfffff9e0
    349c:	stc2l	0, cr15, [r0, #-0]
    34a0:			; <UNDEFINED> instruction: 0xf0002800
    34a4:			; <UNDEFINED> instruction: 0xf8df8097
    34a8:			; <UNDEFINED> instruction: 0x46045670
    34ac:			; <UNDEFINED> instruction: 0xf8d5447d
    34b0:	ldmiblt	r3!, {r3, r4, r8, ip, sp}
    34b4:	tstcc	r6, #3227648	; 0x314000
    34b8:	ldrsbtcc	pc, [r4], r5	; <UNPREDICTABLE>
    34bc:	rsbsle	r2, pc, r2, lsl #22
    34c0:	eorsle	r2, ip, r3, lsl #22
    34c4:	rsble	r2, ip, r1, lsl #22
    34c8:	andcs	r6, fp, r1, lsr #16
    34cc:			; <UNDEFINED> instruction: 0xf0029102
    34d0:	stmdbls	r2, {r0, r2, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
    34d4:			; <UNDEFINED> instruction: 0xf8df4602
    34d8:	ldrbtmi	r0, [r8], #-1604	; 0xfffff9bc
    34dc:	blx	ff3bf4ec <fchmod@plt+0xff3bd64c>
    34e0:			; <UNDEFINED> instruction: 0xf8dfe00b
    34e4:	vst1.8	{d17-d19}, [pc :256], ip
    34e8:	ldrbtmi	r5, [r9], #-512	; 0xfffffe00
    34ec:			; <UNDEFINED> instruction: 0xf00165a9
    34f0:	mcrrne	9, 7, pc, r3, cr3	; <UNPREDICTABLE>
    34f4:	strbvs	r4, [r8, #1543]!	; 0x607
    34f8:	strcs	sp, [r0, #-263]	; 0xfffffef9
    34fc:	strtmi	r4, [r0], -r9, lsr #12
    3500:	pop	{r0, r3, ip, sp, pc}
    3504:			; <UNDEFINED> instruction: 0xf0004ff0
    3508:			; <UNDEFINED> instruction: 0xf8d5bfcb
    350c:			; <UNDEFINED> instruction: 0xf8d58118
    3510:			; <UNDEFINED> instruction: 0xf1b830b4
    3514:	sbcsle	r0, r1, r0, lsl #30
    3518:			; <UNDEFINED> instruction: 0x2608f8df
    351c:	msrne	CPSR_f, r5	; <illegal shifter operand>
    3520:	ldmdavc	r2, {r1, r4, r5, r7, fp, ip, lr}
    3524:	svclt	0x00142a00
    3528:	strcs	r2, [r2, #-1296]	; 0xfffffaf0
    352c:			; <UNDEFINED> instruction: 0xf045b909
    3530:	blcs	c4958 <fchmod@plt+0xc2ab8>
    3534:	ldm	pc, {r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    3538:	cmpvc	r0, r3	; <UNPREDICTABLE>
    353c:			; <UNDEFINED> instruction: 0xf8df9f92
    3540:	ldrbtmi	r0, [r8], #-1512	; 0xfffffa18
    3544:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
    3548:			; <UNDEFINED> instruction: 0xf7fe3058
    354c:	strmi	lr, [r5], -r4, ror #21
    3550:			; <UNDEFINED> instruction: 0xf0402d00
    3554:			; <UNDEFINED> instruction: 0xf8df8280
    3558:	ldmpl	r7!, {r2, r4, r6, r7, r8, sl, ip, sp}^
    355c:	blcs	1d650 <fchmod@plt+0x1b7b0>
    3560:			; <UNDEFINED> instruction: 0xf8dfd1cb
    3564:	ldrbtmi	r3, [fp], #-1484	; 0xfffffa34
    3568:			; <UNDEFINED> instruction: 0x3118f8d3
    356c:			; <UNDEFINED> instruction: 0xf0002b02
    3570:			; <UNDEFINED> instruction: 0x4620809a
    3574:	cdp2	0, 8, cr15, cr14, cr0, {0}
    3578:			; <UNDEFINED> instruction: 0xd1be2800
    357c:			; <UNDEFINED> instruction: 0xf810f003
    3580:	tstcs	r4, #212, 18	; 0x350000
    3584:			; <UNDEFINED> instruction: 0xf1732a00
    3588:			; <UNDEFINED> instruction: 0xf8df0100
    358c:	ldrbtmi	r1, [r9], #-1448	; 0xfffffa58
    3590:	andcs	fp, r0, #184, 30	; 0x2e0
    3594:	subseq	pc, r8, r1, lsl #2
    3598:	movwcs	fp, #4024	; 0xfb8
    359c:			; <UNDEFINED> instruction: 0xf932f002
    35a0:			; <UNDEFINED> instruction: 0xf001e092
    35a4:	stmdacs	r1, {r0, r1, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
    35a8:			; <UNDEFINED> instruction: 0xf8dfd970
    35ac:			; <UNDEFINED> instruction: 0xf8df058c
    35b0:	ldrbtmi	r1, [r8], #-1420	; 0xfffffa74
    35b4:	subscc	r4, r8, r9, ror r4
    35b8:	bl	fefc15b8 <fchmod@plt+0xfefbf718>
    35bc:	strb	r4, [r7, r5, lsl #12]
    35c0:	ldrbcc	pc, [ip, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    35c4:			; <UNDEFINED> instruction: 0xf103447b
    35c8:	ldmdbvs	r9, {r3, r4, r6}
    35cc:	bl	feec15cc <fchmod@plt+0xfeebf72c>
    35d0:	ldr	r4, [sp, r5, lsl #12]!
    35d4:	pop	{r0, r3, ip, sp, pc}
    35d8:			; <UNDEFINED> instruction: 0xf7ff8ff0
    35dc:	bllt	242520 <fchmod@plt+0x240680>
    35e0:	stmdble	r9, {r2, r3, r8, r9, sl, fp, sp}
    35e4:	blx	ffa415ea <fchmod@plt+0xffa3f74a>
    35e8:			; <UNDEFINED> instruction: 0xf0402800
    35ec:			; <UNDEFINED> instruction: 0xf8df824e
    35f0:	ldrbtmi	r3, [fp], #-1364	; 0xfffffaac
    35f4:			; <UNDEFINED> instruction: 0x8118f8d3
    35f8:	svceq	0x0001f1b8
    35fc:	orrhi	pc, r4, r0
    3600:	andcs	r6, r7, r1, lsr #16
    3604:	tstls	r2, r0, lsl #10
    3608:	blx	ff83f618 <fchmod@plt+0xff83d778>
    360c:	strmi	r9, [r2], -r2, lsl #18
    3610:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
    3614:			; <UNDEFINED> instruction: 0xf0024478
    3618:			; <UNDEFINED> instruction: 0xe76ffa31
    361c:	blx	febc1622 <fchmod@plt+0xfebbf782>
    3620:	rscle	r2, r9, r0, lsl #16
    3624:			; <UNDEFINED> instruction: 0xf0012001
    3628:	strls	pc, [r0, #-2657]	; 0xfffff59f
    362c:			; <UNDEFINED> instruction: 0xf8df460b
    3630:			; <UNDEFINED> instruction: 0x4602151c
    3634:			; <UNDEFINED> instruction: 0xf1014479
    3638:			; <UNDEFINED> instruction: 0xf7fe0058
    363c:			; <UNDEFINED> instruction: 0x4605eb1c
    3640:			; <UNDEFINED> instruction: 0xf0402d00
    3644:			; <UNDEFINED> instruction: 0xf8df8208
    3648:	strtmi	r3, [r9], -r8, lsl #10
    364c:			; <UNDEFINED> instruction: 0xf103447b
    3650:	stmib	r3, {r3, r4, r6}^
    3654:			; <UNDEFINED> instruction: 0xf7fe551a
    3658:	strmi	lr, [r5], -r0, asr #19
    365c:	svccs	0x000ce778
    3660:			; <UNDEFINED> instruction: 0xf7ffd9ca
    3664:	stmdacs	r0, {r0, r3, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    3668:	andhi	pc, pc, #64	; 0x40
    366c:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    3670:			; <UNDEFINED> instruction: 0xf8d3447b
    3674:			; <UNDEFINED> instruction: 0xe7bf8118
    3678:	ldrbeq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    367c:			; <UNDEFINED> instruction: 0xf1004478
    3680:	subscc	r0, r8, r8, lsl #2
    3684:	bl	11c1684 <fchmod@plt+0x11bf7e4>
    3688:	strb	r4, [r1, -r5, lsl #12]!
    368c:	strbcc	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    3690:			; <UNDEFINED> instruction: 0xf103447b
    3694:			; <UNDEFINED> instruction: 0xf1030108
    3698:			; <UNDEFINED> instruction: 0xf8d30058
    369c:			; <UNDEFINED> instruction: 0xf7fe20b0
    36a0:			; <UNDEFINED> instruction: 0x4605ebb8
    36a4:			; <UNDEFINED> instruction: 0xf002e754
    36a8:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    36ac:			; <UNDEFINED> instruction: 0xf8df2314
    36b0:	bcs	4978 <fchmod@plt+0x2ad8>
    36b4:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    36b8:			; <UNDEFINED> instruction: 0xf1004478
    36bc:	svclt	0x00bc0058
    36c0:	movwcs	r2, #512	; 0x200
    36c4:			; <UNDEFINED> instruction: 0xf89ef002
    36c8:	ldrhi	pc, [r8], #2271	; 0x8df
    36cc:	ldrbtmi	r7, [r8], #3106	; 0xc22
    36d0:			; <UNDEFINED> instruction: 0xf8d82a00
    36d4:	svclt	0x00143118
    36d8:	strcs	r2, [r0, #-1283]	; 0xfffffafd
    36dc:			; <UNDEFINED> instruction: 0xf8d8b923
    36e0:	blcs	4f9b8 <fchmod@plt+0x4db18>
    36e4:	bicshi	pc, lr, r0
    36e8:	movwcs	r2, #512	; 0x200
    36ec:	movwcs	lr, #18893	; 0x49cd
    36f0:	rscscc	pc, pc, #79	; 0x4f
    36f4:	mvnscc	pc, #79	; 0x4f
    36f8:	movwcs	lr, #10701	; 0x29cd
    36fc:	strbtls	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    3700:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    3704:			; <UNDEFINED> instruction: 0xf8df683a
    3708:	ldrbtmi	r3, [r9], #1124	; 0x464
    370c:	stmib	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
    3710:	bcs	fb80 <fchmod@plt+0xdce0>
    3714:	adchi	pc, sl, r0, asr #32
    3718:	ldrbhi	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    371c:			; <UNDEFINED> instruction: 0x960646bb
    3720:	ldmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
    3724:			; <UNDEFINED> instruction: 0xf1086702
    3728:	andls	r0, r7, #88, 20	; 0x58000
    372c:	blcs	3b754 <fchmod@plt+0x398b4>
    3730:			; <UNDEFINED> instruction: 0xf002d151
    3734:			; <UNDEFINED> instruction: 0xf8dbf889
    3738:	blcs	f740 <fchmod@plt+0xd8a0>
    373c:	addshi	pc, r6, r0, asr #32
    3740:	ldrsbcc	pc, [ip], #-137	; 0xffffff77	; <UNPREDICTABLE>
    3744:	subsle	r4, r5, fp, lsr #6
    3748:	ldrbmi	r4, [r0], -r9, lsr #12
    374c:	stmdb	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3750:	ldrdcs	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
    3754:	ldmiblt	sl!, {r0, r1, r9, sl, lr}
    3758:			; <UNDEFINED> instruction: 0x2118f8d8
    375c:	andle	r2, fp, r2, lsl #20
    3760:	ldrne	pc, [r0], #-2271	; 0xfffff721
    3764:	andpl	pc, r0, #1325400064	; 0x4f000000
    3768:	strtmi	r9, [r0], -r2
    376c:			; <UNDEFINED> instruction: 0xf0014479
    3770:	blls	c1ad4 <fchmod@plt+0xbfc34>
    3774:	cmnle	r9, r0, lsl #16
    3778:	vst1.64	{d20-d21}, [pc :256]
    377c:	ldmibmi	pc!, {ip, lr}^	; <UNPREDICTABLE>
    3780:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    3784:	andsne	lr, sl, r2, asr #19
    3788:	bicsle	r2, r0, r1, lsl #22
    378c:	svclt	0x00182d04
    3790:	cmple	ip, r1, lsl #26
    3794:			; <UNDEFINED> instruction: 0xf0002d01
    3798:	blmi	ffe63c88 <fchmod@plt+0xffe61de8>
    379c:			; <UNDEFINED> instruction: 0xf8d3447b
    37a0:	stfcss	f5, [r0, #-176]	; 0xffffff50
    37a4:	adchi	pc, sp, r0
    37a8:	andne	lr, r4, #3620864	; 0x374000
    37ac:	andeq	lr, r2, r1, asr sl
    37b0:	rscshi	pc, pc, r0
    37b4:			; <UNDEFINED> instruction: 0x6748e9d3
    37b8:	blls	10cbc0 <fchmod@plt+0x10ad20>
    37bc:	svclt	0x000842ba
    37c0:	svclt	0x003c42b1
    37c4:			; <UNDEFINED> instruction: 0x460e4617
    37c8:	movwls	r1, #19355	; 0x4b9b
    37cc:	bl	18ea3e8 <fchmod@plt+0x18e8548>
    37d0:	movwls	r0, #21255	; 0x5307
    37d4:	cdpne	7, 9, cr14, cr10, cr13, {5}
    37d8:	ldmdale	r0!, {r0, r9, fp, sp}^
    37dc:	ldrmi	r6, [r8], -r1, lsr #16
    37e0:			; <UNDEFINED> instruction: 0xf0029102
    37e4:	stmdbls	r2, {r0, r1, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    37e8:	stmiami	r6!, {r1, r9, sl, lr}^
    37ec:			; <UNDEFINED> instruction: 0xf0024478
    37f0:			; <UNDEFINED> instruction: 0xe79ef919
    37f4:	adcsmi	r2, r9, #0, 2
    37f8:	andpl	pc, r0, pc, asr #8
    37fc:	svclt	0x000849e2
    3800:	blmi	ff8942c8 <fchmod@plt+0xff892428>
    3804:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
    3808:			; <UNDEFINED> instruction: 0x4602bf38
    380c:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
    3810:	subscc	pc, r8, r9, asr #17
    3814:			; <UNDEFINED> instruction: 0xffe0f000
    3818:	ldrbtmi	r4, [fp], #-3037	; 0xfffff423
    381c:	ldrbvs	r1, [r8, #3141]	; 0xc45
    3820:	stcvc	0, cr13, [r3], #-144	; 0xffffff70
    3824:	blcs	cc38 <fchmod@plt+0xad98>
    3828:	ldfnep	f5, [r9], #-568	; 0xfffffdc8
    382c:			; <UNDEFINED> instruction: 0xf1b6bf08
    3830:	strdle	r3, [r7], -pc	; <UNPREDICTABLE>
    3834:			; <UNDEFINED> instruction: 0xf1671a36
    3838:	b	1585440 <fchmod@plt+0x15835a0>
    383c:	svclt	0x00080307
    3840:	addle	r2, r1, r4, lsl #10
    3844:	bls	196798 <fchmod@plt+0x1948f8>
    3848:	ldmdavc	sp, {r0, r1, r4, r6, r7, fp, ip, lr}
    384c:	blmi	ff4bd644 <fchmod@plt+0xff4bb7a4>
    3850:			; <UNDEFINED> instruction: 0xf8d3447b
    3854:	bcs	8bcbc <fchmod@plt+0x89e1c>
    3858:	cdpvs	0, 13, cr13, cr10, cr13, {0}
    385c:	stmibmi	pc, {r5, r9, sl, lr}^	; <UNPREDICTABLE>
    3860:	andpl	pc, r0, #813694976	; 0x30800000
    3864:			; <UNDEFINED> instruction: 0xf0014479
    3868:	msrlt	CPSR_, fp, asr r8
    386c:	strtmi	r2, [r8], -r0, lsl #10
    3870:			; <UNDEFINED> instruction: 0xf898f002
    3874:	cdpmi	6, 12, cr14, cr10, cr2, {2}
    3878:			; <UNDEFINED> instruction: 0xf896447e
    387c:	stfcss	f5, [r0, #-160]	; 0xffffff60
    3880:	msrhi	CPSR_s, r0, asr #32
    3884:	ldmdblt	r3!, {r0, r1, r4, r5, r6, r7, r8, sl, fp, sp, lr}^
    3888:	tstlt	fp, r3, lsr #24
    388c:	strb	r2, [lr, r1, lsl #10]!
    3890:	andcs	r4, r1, #196, 18	; 0x310000
    3894:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    3898:			; <UNDEFINED> instruction: 0xff9ef000
    389c:	ldrbvs	r1, [r0, #3138]!	; 0xc42
    38a0:	stmdacs	r0, {r2, r5, r6, r7, ip, lr, pc}
    38a4:	stmdavs	r1!, {r1, r4, r5, r6, r7, ip, lr, pc}
    38a8:	tstls	r2, r9
    38ac:			; <UNDEFINED> instruction: 0xf98ef002
    38b0:	strmi	r9, [r2], -r2, lsl #18
    38b4:	ldrbtmi	r4, [r8], #-2236	; 0xfffff744
    38b8:			; <UNDEFINED> instruction: 0xf8e0f002
    38bc:	bmi	feefd820 <fchmod@plt+0xfeefb980>
    38c0:	ldrbtmi	r4, [sl], #-1691	; 0xfffff965
    38c4:			; <UNDEFINED> instruction: 0x1118f8d2
    38c8:			; <UNDEFINED> instruction: 0xf0402902
    38cc:	stmdavs	r1!, {r3, r4, r5, r7, pc}
    38d0:	tstls	r2, r8, asr r6
    38d4:			; <UNDEFINED> instruction: 0xf97af002
    38d8:	strmi	r9, [r2], -r2, lsl #18
    38dc:	ldrbtmi	r4, [r8], #-2228	; 0xfffff74c
    38e0:			; <UNDEFINED> instruction: 0xf8ccf002
    38e4:	svceq	0x0006f1bb
    38e8:	ldmmi	r2!, {r6, r7, r8, ip, lr, pc}
    38ec:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    38f0:			; <UNDEFINED> instruction: 0xf7fe3058
    38f4:			; <UNDEFINED> instruction: 0x4602e8fe
    38f8:	andcs	r4, r1, fp, lsl #12
    38fc:			; <UNDEFINED> instruction: 0xf9b4f002
    3900:	ldmib	r3, {r0, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    3904:	ldr	r6, [r4, -r8, asr #14]
    3908:	ldmpl	r3!, {r0, r1, r3, r5, r7, r8, r9, fp, lr}^
    390c:	blcs	21980 <fchmod@plt+0x1fae0>
    3910:	mrcge	4, 3, APSR_nzcv, cr6, cr15, {1}
    3914:	ldmpl	r3!, {r0, r3, r5, r7, r8, r9, fp, lr}^
    3918:	blcs	2198c <fchmod@plt+0x1faec>
    391c:	mrcge	4, 3, APSR_nzcv, cr0, cr15, {1}
    3920:	ldmpl	r7!, {r1, r7, r8, r9, fp, lr}^
    3924:	blcs	1da18 <fchmod@plt+0x1bb78>
    3928:	cfstrdge	mvd15, [r7, #508]!	; 0x1fc
    392c:			; <UNDEFINED> instruction: 0xf0004620
    3930:	stmdacs	r0, {r0, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    3934:	cfstrdge	mvd15, [r1, #508]!	; 0x1fc
    3938:	cdp2	0, 3, cr15, cr2, cr2, {0}
    393c:	tstcs	r4, #212, 18	; 0x350000
    3940:	rsbshi	pc, ip, #14614528	; 0xdf0000
    3944:	vfnmsmi.f32	s4, s30, s0
    3948:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
    394c:	cfldrsmi	mvf4, [lr, #992]	; 0x3e0
    3950:	subseq	pc, r8, r8, lsl #2
    3954:	andcs	fp, r0, #188, 30	; 0x2f0
    3958:			; <UNDEFINED> instruction: 0xf0012300
    395c:	ldrbtmi	pc, [lr], #-3923	; 0xfffff0ad	; <UNPREDICTABLE>
    3960:	ldrsbcs	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
    3964:	ands	r4, pc, sp, ror r4	; <UNPREDICTABLE>
    3968:	blcs	1da5c <fchmod@plt+0x1bbbc>
    396c:	svcge	0x007ef47f
    3970:			; <UNDEFINED> instruction: 0xffd6f000
    3974:			; <UNDEFINED> instruction: 0xf47f2800
    3978:	ldmib	r5, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    397c:	stclvs	3, cr2, [r9, #96]!	; 0x60
    3980:			; <UNDEFINED> instruction: 0xf1431852
    3984:	stmib	r5, {r8, r9}^
    3988:	stmib	r5, {r3, r4, r8, r9, sp}^
    398c:			; <UNDEFINED> instruction: 0xf001231c
    3990:			; <UNDEFINED> instruction: 0xf44fff5b
    3994:	ldrtmi	r5, [r1], -r0, lsl #4
    3998:			; <UNDEFINED> instruction: 0xf0004620
    399c:	mcrrne	15, 1, pc, r3, cr13	; <UNPREDICTABLE>
    39a0:	strbvs	r4, [r8, #1538]!	; 0x602
    39a4:	svcge	0x0062f43f
    39a8:			; <UNDEFINED> instruction: 0x46204631
    39ac:	bicsle	r2, fp, r0, lsl #20
    39b0:	blls	1fd768 <fchmod@plt+0x1fb8c8>
    39b4:	bl	1505c0 <fchmod@plt+0x14e720>
    39b8:	ldmib	r5, {r0, r1, r6, r7, r8, sl}^
    39bc:	b	159d5c4 <fchmod@plt+0x159b724>
    39c0:	svclt	0x00140207
    39c4:	ldmdb	r5, {r0, r1, r2, r8, r9, ip, pc}^
    39c8:			; <UNDEFINED> instruction: 0xf0016702
    39cc:	stmdacs	r1, {r0, r1, r5, r6, fp, ip, sp, lr, pc}
    39d0:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
    39d4:	mcrge	4, 5, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    39d8:	ldrbtmi	r4, [fp], #-2940	; 0xfffff484
    39dc:	movtcs	lr, #35283	; 0x89d3
    39e0:	svclt	0x000842bb
    39e4:	svclt	0x003442b2
    39e8:	strcs	r2, [r0, #-1281]	; 0xfffffaff
    39ec:	tsteq	r3, r2, asr sl
    39f0:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
    39f4:			; <UNDEFINED> instruction: 0xf43f2d00
    39f8:	bne	fec6f470 <fchmod@plt+0xfec6d5d0>
    39fc:	streq	pc, [r0, #-79]	; 0xffffffb1
    3a00:	ldrmi	r9, [r6], -r4, lsl #2
    3a04:	tsteq	r3, r7, ror #22
    3a08:	tstls	r5, pc, lsl r6
    3a0c:	blmi	1c3d458 <fchmod@plt+0x1c3b5b8>
    3a10:	ldclmi	6, cr4, [r0, #-128]!	; 0xffffff80
    3a14:	movwls	r4, #9339	; 0x247b
    3a18:	mrcvs	4, 6, r4, cr10, cr13, {3}
    3a1c:			; <UNDEFINED> instruction: 0xf5c24629
    3a20:			; <UNDEFINED> instruction: 0xf0005200
    3a24:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    3a28:	svcge	0x0020f47f
    3a2c:			; <UNDEFINED> instruction: 0xf44f9b02
    3a30:	ldrvs	r5, [sp], r0, lsl #4
    3a34:	ldrbvs	r4, [sl], r5, lsl #12
    3a38:	ldc2l	0, cr15, [ip, #8]
    3a3c:	mrcvs	6, 6, lr, cr2, cr9, {3}
    3a40:	stmdbmi	r5!, {r5, r9, sl, lr}^
    3a44:	andpl	pc, r0, #813694976	; 0x30800000
    3a48:			; <UNDEFINED> instruction: 0xf0004479
    3a4c:	stmdacs	r0, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    3a50:	svcge	0x003df43f
    3a54:	stmdavs	r1!, {r1, r3, r8, r9, sl, sp, lr, pc}
    3a58:	tstls	r2, r8, lsr #12
    3a5c:			; <UNDEFINED> instruction: 0xf8b6f002
    3a60:	strmi	r9, [r2], -r2, lsl #18
    3a64:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
    3a68:			; <UNDEFINED> instruction: 0xf808f002
    3a6c:			; <UNDEFINED> instruction: 0xf47f2d06
    3a70:	ldmdami	fp, {r2, r6, r8, sl, fp, sp, pc}^
    3a74:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    3a78:			; <UNDEFINED> instruction: 0xf7fe3058
    3a7c:			; <UNDEFINED> instruction: 0x4602e83a
    3a80:	andcs	r4, r1, fp, lsl #12
    3a84:			; <UNDEFINED> instruction: 0xf8f0f002
    3a88:	andcs	lr, r1, r8, lsr r5
    3a8c:			; <UNDEFINED> instruction: 0xf82ef001
    3a90:	ldmdbmi	r4, {r0, r1, r3, r9, sl, lr}^
    3a94:	ldrbtmi	r4, [r9], #-1538	; 0xfffff9fe
    3a98:	subseq	pc, r8, r1, lsl #2
    3a9c:	ldm	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    3aa0:	strb	r4, [sp, #1541]	; 0x605
    3aa4:			; <UNDEFINED> instruction: 0xfff6f000
    3aa8:	andsle	r2, r4, r1, lsl #16
    3aac:	ldrbtmi	r4, [fp], #-2894	; 0xfffff4b2
    3ab0:	ldrdcc	pc, [ip, -r3]!
    3ab4:			; <UNDEFINED> instruction: 0xf43f2b00
    3ab8:	ldmib	r3, {r0, r1, r2, r4, r9, sl, fp, sp, pc}^
    3abc:	stmib	sp, {r8, r9, sp}^
    3ac0:	andcs	r2, r0, #134217728	; 0x8000000
    3ac4:	stmib	sp, {r8, r9, sp}^
    3ac8:	ldr	r2, [r7], -r4, lsl #6
    3acc:			; <UNDEFINED> instruction: 0x46206df1
    3ad0:	cdp2	0, 7, cr15, cr4, cr0, {0}
    3ad4:	ldmib	r8, {r0, r1, r3, r6, r7, r9, sl, sp, lr, pc}^
    3ad8:	b	1404000 <fchmod@plt+0x1402160>
    3adc:	stmib	sp, {r0, r8, r9}^
    3ae0:	rscle	r0, r3, r2, lsl #2
    3ae4:	ldrdcc	pc, [ip, -r8]!
    3ae8:	ldmib	r3, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
    3aec:	addsmi	r2, r9, #0, 6
    3af0:	addsmi	fp, r0, #8, 30
    3af4:	strmi	sp, [r9], r6, lsl #4
    3af8:	bl	18ca344 <fchmod@plt+0x18c84a4>
    3afc:	tstls	r4, r9, lsl #6
    3b00:	ldrb	r9, [fp, #773]!	; 0x305
    3b04:	movwcs	lr, #10701	; 0x29cd
    3b08:	movwcs	r2, #512	; 0x200
    3b0c:	movwcs	lr, #18893	; 0x49cd
    3b10:	svclt	0x0000e5f4
    3b14:	andeq	sl, r1, sl, lsl r9
    3b18:	andeq	sl, r1, r8, asr #24
    3b1c:	ldrdeq	r6, [r0], -r6	; <UNPREDICTABLE>
    3b20:	andeq	ip, r1, sl, lsr sp
    3b24:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    3b28:			; <UNDEFINED> instruction: 0x0001abb2
    3b2c:	ldrdeq	r0, [r0], -ip
    3b30:	andeq	sl, r1, lr, lsl #23
    3b34:	andeq	sl, r1, r6, ror #22
    3b38:	andeq	sl, r1, r2, asr #22
    3b3c:	andeq	sl, r1, r8, ror #20
    3b40:	andeq	sl, r1, r0, lsr fp
    3b44:	andeq	sl, r1, r2, lsl #22
    3b48:	muleq	r0, ip, r3
    3b4c:	andeq	sl, r1, r0, asr #21
    3b50:	andeq	sl, r1, r8, lsr #21
    3b54:	andeq	sl, r1, r4, lsl #21
    3b58:	andeq	sl, r1, r8, ror sl
    3b5c:	andeq	sl, r1, r4, ror #20
    3b60:	andeq	sl, r1, ip, lsr sl
    3b64:	andeq	sl, r1, r6, lsr #20
    3b68:	andeq	sl, r1, sl, ror #19
    3b6c:	andeq	sl, r1, r8, lsl fp
    3b70:	ldrdeq	sl, [r1], -r4
    3b74:			; <UNDEFINED> instruction: 0x0001aab8
    3b78:	andeq	sl, r1, r4, ror r9
    3b7c:	andeq	sl, r1, r2, lsr #21
    3b80:	andeq	sl, r1, r8, asr r9
    3b84:	andeq	r6, r0, r4, asr #3
    3b88:	andeq	ip, r1, lr, lsl sl
    3b8c:	andeq	ip, r1, r6, lsl sl
    3b90:	ldrdeq	sl, [r1], -sl	; <UNPREDICTABLE>
    3b94:	andeq	r0, r0, r4, ror #3
    3b98:	andeq	sl, r1, r4, lsr #17
    3b9c:	andeq	sl, r1, r0, asr #19
    3ba0:	andeq	sl, r1, ip, ror r8
    3ba4:	andeq	ip, r1, lr, lsl #19
    3ba8:	strdeq	r6, [r0], -sl
    3bac:	andeq	sl, r1, r2, lsr r8
    3bb0:	ldrdeq	r6, [r0], -r2
    3bb4:	andeq	sl, r1, r6, lsl #16
    3bb8:	andeq	r0, r0, ip, lsl #4
    3bbc:	andeq	r0, r0, r8, lsl #4
    3bc0:	andeq	sl, r1, r8, lsr #15
    3bc4:	andeq	ip, r1, r6, asr #17
    3bc8:	muleq	r1, r0, r7
    3bcc:	andeq	sl, r1, sl, lsl r7
    3bd0:	andeq	sl, r1, r0, ror #13
    3bd4:	andeq	sl, r1, ip, lsl #16
    3bd8:	ldrdeq	sl, [r1], -ip
    3bdc:	andeq	r5, r0, sl, asr #30
    3be0:	andeq	sl, r1, lr, ror r6
    3be4:	andeq	sl, r1, lr, asr r6
    3be8:	andeq	sl, r1, r6, asr #12
    3bec:	ldrbmi	lr, [r0, sp, lsr #18]!
    3bf0:	ldmdbmi	r6!, {r0, r3, r7, r9, sl, lr}
    3bf4:	blmi	dafe14 <fchmod@plt+0xdadf74>
    3bf8:	ldrbtmi	r4, [r9], #-1542	; 0xfffff9fa
    3bfc:			; <UNDEFINED> instruction: 0x46904f35
    3c00:	ldrbtmi	r5, [pc], #-2251	; 3c08 <fchmod@plt+0x1d68>
    3c04:	movwls	r6, #22555	; 0x581b
    3c08:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    3c0c:	suble	r2, ip, r0, lsl #20
    3c10:	andcs	r6, r1, #8585216	; 0x830000
    3c14:	andcs	pc, r8, sp, lsr #17
    3c18:	bmi	be8824 <fchmod@plt+0xbe6984>
    3c1c:	blmi	bcc028 <fchmod@plt+0xbca188>
    3c20:	ldrbtmi	sl, [sl], #-3329	; 0xfffff2ff
    3c24:	andsne	pc, r0, sp, lsr #17
    3c28:	andls	r6, r3, #1179648	; 0x120000
    3c2c:			; <UNDEFINED> instruction: 0x464a58fc
    3c30:	strtmi	r2, [r8], -r2, lsl #2
    3c34:	svc	0x0080f7fd
    3c38:	blcs	1dccc <fchmod@plt+0x1be2c>
    3c3c:	stfnep	f5, [r2], {59}	; 0x3b
    3c40:	stmdacs	r0, {r0, r1, r2, ip, lr, pc}
    3c44:			; <UNDEFINED> instruction: 0xf9bdd039
    3c48:	bcs	bc78 <fchmod@plt+0x9dd8>
    3c4c:	ldrmi	sp, [r8], -pc, ror #1
    3c50:			; <UNDEFINED> instruction: 0xf7fee020
    3c54:			; <UNDEFINED> instruction: 0x4682e83a
    3c58:	stmdacs	fp, {fp, sp, lr}
    3c5c:	stmdacs	r4, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    3c60:	andcs	fp, r1, ip, lsl #30
    3c64:	rscle	r2, r2, r0
    3c68:	andcs	r4, r5, #475136	; 0x74000
    3c6c:			; <UNDEFINED> instruction: 0xf7fd4479
    3c70:	ldmdavs	r3!, {r5, r8, r9, sl, fp, sp, lr, pc}^
    3c74:			; <UNDEFINED> instruction: 0xf1b86835
    3c78:	svclt	0x00080f00
    3c7c:			; <UNDEFINED> instruction: 0x4604461d
    3c80:	ldrdeq	pc, [r0], -sl
    3c84:	svc	0x00aef7fd
    3c88:	strmi	r4, [r2], -r9, lsr #12
    3c8c:			; <UNDEFINED> instruction: 0xf0014620
    3c90:	strdcs	pc, [r1], -r5
    3c94:	blmi	3964e8 <fchmod@plt+0x394648>
    3c98:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    3c9c:	blls	15dd0c <fchmod@plt+0x15be6c>
    3ca0:	tstle	r0, sl, asr r0
    3ca4:	pop	{r1, r2, ip, sp, pc}
    3ca8:	stmiavs	r3, {r4, r5, r6, r7, r8, r9, sl, pc}^
    3cac:			; <UNDEFINED> instruction: 0xf8ad2204
    3cb0:	movwls	r2, #4104	; 0x1008
    3cb4:			; <UNDEFINED> instruction: 0x2001e7b1
    3cb8:	blmi	2fdc70 <fchmod@plt+0x2fbdd0>
    3cbc:	andcs	r2, r2, r1, lsl #4
    3cc0:			; <UNDEFINED> instruction: 0x701a58fb
    3cc4:			; <UNDEFINED> instruction: 0xf7fde7e6
    3cc8:	svclt	0x0000ef06
    3ccc:			; <UNDEFINED> instruction: 0x0001a1ba
    3cd0:	andeq	r0, r0, r0, ror #3
    3cd4:			; <UNDEFINED> instruction: 0x0001a1b2
    3cd8:	andeq	lr, r1, r2, lsl #12
    3cdc:	ldrdeq	r0, [r0], -ip
    3ce0:	andeq	r6, r0, r8, lsl #5
    3ce4:	andeq	sl, r1, ip, lsl r1
    3ce8:	andeq	r0, r0, r4, ror #3
    3cec:	mvnsmi	lr, #737280	; 0xb4000
    3cf0:			; <UNDEFINED> instruction: 0xf8df4607
    3cf4:	addlt	r9, r3, r8, lsl #1
    3cf8:	ldrmi	r4, [r5], -lr, lsl #12
    3cfc:	ldrshlt	r4, [r2, #-73]	; 0xffffffb7
    3d00:			; <UNDEFINED> instruction: 0x462a68f8
    3d04:			; <UNDEFINED> instruction: 0xf7fd4631
    3d08:	mcrrne	15, 15, lr, r3, cr10
    3d0c:	andle	r4, r6, r4, lsl #12
    3d10:	strmi	r1, [r6], #-2605	; 0xfffff5d3
    3d14:	strdcs	sp, [r0], -r4
    3d18:	pop	{r0, r1, ip, sp, pc}
    3d1c:			; <UNDEFINED> instruction: 0xf7fd83f0
    3d20:	andcs	lr, r0, #212, 30	; 0x350
    3d24:	stmdavs	r3, {r0, r5, r9, sl, lr}
    3d28:	ldrtmi	r4, [r8], -r0, lsl #13
    3d2c:	andle	r2, r9, r4, lsl #22
    3d30:	tstle	lr, fp, lsl #22
    3d34:			; <UNDEFINED> instruction: 0xff5af7ff
    3d38:	rscle	r2, r1, r0, lsl #16
    3d3c:	andlt	r2, r3, r1
    3d40:	mvnshi	lr, #12386304	; 0xbd0000
    3d44:			; <UNDEFINED> instruction: 0xf8594b0e
    3d48:	ldmdavs	fp, {r0, r1, ip, sp}
    3d4c:	mvnsle	r2, r0, lsl #22
    3d50:	blcs	83dcb0 <fchmod@plt+0x83be10>
    3d54:	stmdbmi	fp, {r1, r4, r5, r6, r7, ip, lr, pc}
    3d58:	andcs	r2, r0, r5, lsl #4
    3d5c:			; <UNDEFINED> instruction: 0xf7fd4479
    3d60:	ldmdavs	r9!, {r3, r5, r7, r9, sl, fp, sp, lr, pc}^
    3d64:	strmi	r9, [r4], -r1, lsl #2
    3d68:	ldrdeq	pc, [r0], -r8
    3d6c:	svc	0x003af7fd
    3d70:	strmi	r9, [r2], -r1, lsl #18
    3d74:			; <UNDEFINED> instruction: 0xf0014620
    3d78:	ldrb	pc, [pc, r1, lsl #29]	; <UNPREDICTABLE>
    3d7c:	strheq	sl, [r1], -r8
    3d80:	ldrdeq	r0, [r0], -ip
    3d84:			; <UNDEFINED> instruction: 0x000061b0
    3d88:			; <UNDEFINED> instruction: 0xb09db5f0
    3d8c:	strmi	r4, [pc], -fp, lsr #26
    3d90:	ldrmi	r4, [r6], -fp, lsr #24
    3d94:	blmi	ad4f90 <fchmod@plt+0xad30f0>
    3d98:	stmdbpl	ip!, {r1, r3, r5, r6, r9, sl, lr}
    3d9c:	cfstrsmi	mvf4, [sl, #-492]!	; 0xfffffe14
    3da0:	ldrls	r6, [fp], #-2084	; 0xfffff7dc
    3da4:	streq	pc, [r0], #-79	; 0xffffffb1
    3da8:	ldmdbpl	r9, {r2, r9, sl, lr}^
    3dac:	strmi	r7, [r1], -fp, lsl #16
    3db0:	mvnslt	r2, r3
    3db4:	ldmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3db8:	ldmdblt	sp!, {r0, r2, r9, sl, lr}
    3dbc:	ldrdeq	lr, [r0, -sp]
    3dc0:	movwcs	lr, #2519	; 0x9d7
    3dc4:	svclt	0x00084299
    3dc8:	mulsle	r6, r0, r2
    3dcc:	andcs	r4, r5, #507904	; 0x7c000
    3dd0:	ldrbtmi	r2, [r9], #-0
    3dd4:	mcr	7, 3, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3dd8:			; <UNDEFINED> instruction: 0xf0014621
    3ddc:	bmi	743720 <fchmod@plt+0x741880>
    3de0:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    3de4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3de8:	subsmi	r9, sl, fp, lsl fp
    3dec:	andslt	sp, sp, r4, lsr #2
    3df0:			; <UNDEFINED> instruction: 0xf7febdf0
    3df4:			; <UNDEFINED> instruction: 0x4605e83e
    3df8:	ldmib	sp, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    3dfc:	ldmib	r6, {r3, r4, r8}^
    3e00:	addsmi	r2, r9, #0, 6
    3e04:	addsmi	fp, r0, #8, 30
    3e08:	strtmi	sp, [r0], -r0, ror #3
    3e0c:	mrc	7, 3, APSR_nzcv, cr6, cr13, {7}
    3e10:	rscle	r2, r4, r0, lsl #16
    3e14:	andcs	r4, r5, #245760	; 0x3c000
    3e18:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    3e1c:	mcr	7, 2, pc, cr8, cr13, {7}	; <UNPREDICTABLE>
    3e20:			; <UNDEFINED> instruction: 0xf7fd4605
    3e24:	stmdavs	r0, {r1, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    3e28:	mrc	7, 6, APSR_nzcv, cr12, cr13, {7}
    3e2c:	strmi	r4, [r2], -r1, lsr #12
    3e30:			; <UNDEFINED> instruction: 0xf0014628
    3e34:	ldrb	pc, [r2, r3, lsr #28]	; <UNPREDICTABLE>
    3e38:	mcr	7, 2, pc, cr12, cr13, {7}	; <UNPREDICTABLE>
    3e3c:	andeq	sl, r1, r0, lsr #32
    3e40:	andeq	r0, r0, r0, ror #3
    3e44:	andeq	sl, r1, r8, lsl r0
    3e48:	andeq	r0, r0, r8, lsl #4
    3e4c:	andeq	r6, r0, lr, asr #2
    3e50:	ldrdeq	r9, [r1], -r2
    3e54:	andeq	r6, r0, r6, lsr r1
    3e58:	andcs	fp, r1, r0, lsr r5
    3e5c:	stcmi	0, cr11, [r3], #-524	; 0xfffffdf4
    3e60:	blx	fe7bfe74 <fchmod@plt+0xfe7bdfd4>
    3e64:	mcr	7, 3, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3e68:			; <UNDEFINED> instruction: 0xf104447c
    3e6c:	blx	fec05294 <fchmod@plt+0xfec033f4>
    3e70:	strtmi	pc, [r0], -r0, lsl #7
    3e74:	eorvc	r0, r3, #1490944	; 0x16c000
    3e78:	svc	0x0058f7fd
    3e7c:			; <UNDEFINED> instruction: 0xf854bb20
    3e80:	tstcs	r3, r4, lsl #22
    3e84:	svc	0x0064f7fd
    3e88:	andls	r1, r1, r3, asr #24
    3e8c:	vst4.8	{d29-d32}, [r0], ip
    3e90:	mrscs	r6, R12_usr
    3e94:	stceq	8, cr15, [r4], {84}	; 0x54
    3e98:	svc	0x005af7fd
    3e9c:	andle	r3, r3, r1
    3ea0:	mvnle	r4, ip, lsr #5
    3ea4:	ldclt	0, cr11, [r0, #-12]!
    3ea8:	andcs	r4, r5, #278528	; 0x44000
    3eac:	ldrbtmi	r2, [r9], #-0
    3eb0:	ldcl	7, cr15, [lr, #1012]!	; 0x3f4
    3eb4:			; <UNDEFINED> instruction: 0xf7fd4604
    3eb8:	stmdavs	r0, {r3, r8, r9, sl, fp, sp, lr, pc}
    3ebc:	mrc	7, 4, APSR_nzcv, cr2, cr13, {7}
    3ec0:	strtmi	r4, [r0], -r1, lsl #12
    3ec4:	cdp2	0, 0, cr15, cr6, cr1, {0}
    3ec8:	andcs	r4, r5, #163840	; 0x28000
    3ecc:	ldrbtmi	r2, [r9], #-0
    3ed0:	stcl	7, cr15, [lr, #1012]!	; 0x3f4
    3ed4:			; <UNDEFINED> instruction: 0xf7fd4604
    3ed8:	stmdavs	r0, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    3edc:	mcr	7, 4, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    3ee0:	andls	r4, r1, r1, lsl #12
    3ee4:			; <UNDEFINED> instruction: 0xf0014620
    3ee8:	svclt	0x0000fdf5
    3eec:			; <UNDEFINED> instruction: 0x0001e3bc
    3ef0:	strheq	r6, [r0], -sl
    3ef4:	muleq	r0, sl, r0
    3ef8:	ldrdgt	pc, [r4], #-143	; 0xffffff71
    3efc:	ldmdami	r1, {r0, r9, sp}
    3f00:	blmi	4552f8 <fchmod@plt+0x453458>
    3f04:	addlt	fp, r3, r0, lsl #10
    3f08:	andeq	pc, r0, ip, asr r8	; <UNPREDICTABLE>
    3f0c:			; <UNDEFINED> instruction: 0xf10d447b
    3f10:	stmdavs	r0, {r0, r1, r8}
    3f14:			; <UNDEFINED> instruction: 0xf04f9001
    3f18:	andcs	r0, r0, r0
    3f1c:	andeq	pc, r3, sp, lsl #17
    3f20:			; <UNDEFINED> instruction: 0xf7fd6858
    3f24:	bmi	27fadc <fchmod@plt+0x27dc3c>
    3f28:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    3f2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    3f30:	subsmi	r9, sl, r1, lsl #22
    3f34:	andlt	sp, r3, r2, lsl #2
    3f38:	blx	1420b6 <fchmod@plt+0x140216>
    3f3c:	stcl	7, cr15, [sl, #1012]	; 0x3f4
    3f40:			; <UNDEFINED> instruction: 0x00019eb4
    3f44:	andeq	r0, r0, r0, ror #3
    3f48:	andeq	lr, r1, r8, lsl r3
    3f4c:	andeq	r9, r1, sl, lsl #29
    3f50:	andcs	r4, r0, #2048	; 0x800
    3f54:	andsvc	r4, sl, fp, ror r4
    3f58:	svclt	0x00004770
    3f5c:	andeq	sl, r1, r8, lsr r1
    3f60:	blmi	fed96a3c <fchmod@plt+0xfed94b9c>
    3f64:	push	{r1, r3, r4, r5, r6, sl, lr}
    3f68:	strdlt	r4, [r3], r0	; <UNPREDICTABLE>
    3f6c:			; <UNDEFINED> instruction: 0x460758d3
    3f70:	ldmdavs	fp, {r0, r1, r4, r5, r7, r9, sl, fp, lr}
    3f74:			; <UNDEFINED> instruction: 0xf04f9321
    3f78:			; <UNDEFINED> instruction: 0xf0030300
    3f7c:	ldrbtmi	pc, [lr], #-2513	; 0xfffff62f	; <UNPREDICTABLE>
    3f80:			; <UNDEFINED> instruction: 0xf0402800
    3f84:	stcmi	0, cr8, [pc, #532]!	; 41a0 <fchmod@plt+0x2300>
    3f88:	rsccs	r4, ip, #1048576	; 0x100000
    3f8c:	ldrbtmi	r4, [sp], #-1540	; 0xfffff9fc
    3f90:	andseq	pc, r4, r5, lsl #2
    3f94:	mrc	7, 4, APSR_nzcv, cr14, cr13, {7}
    3f98:	mvnscc	pc, #79	; 0x4f
    3f9c:	stmib	r5, {r0, r1, r2, r3, r5, r8, sp, lr}^
    3fa0:			; <UNDEFINED> instruction: 0xf0023306
    3fa4:	blmi	fea43550 <fchmod@plt+0xfea416b0>
    3fa8:	ldmpl	r3!, {r3, r5, r8, fp, sp, lr}^
    3fac:			; <UNDEFINED> instruction: 0xf0004298
    3fb0:	blmi	fe9a4264 <fchmod@plt+0xfe9a23c4>
    3fb4:	ldmdavc	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    3fb8:	suble	r2, r5, r0, lsl #22
    3fbc:	tstvs	r0, pc, asr #8	; <UNPREDICTABLE>
    3fc0:	streq	pc, [r1, #-131]	; 0xffffff7d
    3fc4:	mrc	7, 3, APSR_nzcv, cr4, cr13, {7}
    3fc8:	ldrbtmi	r4, [ip], #-3233	; 0xfffff35f
    3fcc:	strmi	r1, [r1], -r3, asr #24
    3fd0:			; <UNDEFINED> instruction: 0xf00061a0
    3fd4:	ldcmi	0, cr8, [pc], {148}	; 0x94
    3fd8:	ldrbtmi	r2, [ip], #-3
    3fdc:	eorseq	pc, r0, #4, 2
    3fe0:	ldreq	pc, [r0, -r4, lsl #2]
    3fe4:	stc	7, cr15, [lr, #1012]!	; 0x3f4
    3fe8:			; <UNDEFINED> instruction: 0xf0402800
    3fec:	stcvs	0, cr8, [r2], #-704	; 0xfffffd40
    3ff0:	cmnmi	r0, #33554432	; 0x2000000	; <UNPREDICTABLE>
    3ff4:	svcmi	0x0080f5b3
    3ff8:	sbchi	pc, r9, r0
    3ffc:	subsle	r2, r4, r0, lsl #26
    4000:	svcmi	0x0000f5b3
    4004:	adcshi	pc, sl, r0, asr #32
    4008:	ldmpl	r3!, {r0, r1, r4, r7, r8, r9, fp, lr}^
    400c:	blcs	22080 <fchmod@plt+0x201e0>
    4010:			; <UNDEFINED> instruction: 0xf412d15b
    4014:			; <UNDEFINED> instruction: 0xf0406f40
    4018:	ldreq	r8, [r2, #168]	; 0xa8
    401c:	mrshi	pc, (UNDEF: 17)	; <UNPREDICTABLE>
    4020:	blcs	5f1b4 <fchmod@plt+0x5d314>
    4024:	stmibmi	sp, {r0, r4, r6, r8, fp, ip, lr, pc}
    4028:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    402c:	stcl	7, cr15, [r0, #-1012]	; 0xfffffc0c
    4030:			; <UNDEFINED> instruction: 0xf0016921
    4034:	blmi	fe2c3418 <fchmod@plt+0xfe2c1578>
    4038:	ldmibvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    403c:	svc	0x0012f7fd
    4040:	ldc2	0, cr15, [r6, #-8]!
    4044:	eor	r2, r4, r0
    4048:	ldmpl	r2!, {r0, r1, r7, r9, fp, lr}
    404c:	bcs	2209c <fchmod@plt+0x201fc>
    4050:	vst4.32	{d29,d31,d33,d35}, [pc :256], r4
    4054:			; <UNDEFINED> instruction: 0xf7fd4109
    4058:			; <UNDEFINED> instruction: 0x61a8ee2c
    405c:	mcrrne	6, 0, r4, r8, cr1
    4060:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
    4064:			; <UNDEFINED> instruction: 0xf7fdd1b7
    4068:	stmdbvs	ip!, {r4, r5, r9, sl, fp, sp, lr, pc}
    406c:	strmi	r6, [r7], -r6, lsl #16
    4070:			; <UNDEFINED> instruction: 0xf0002e28
    4074:			; <UNDEFINED> instruction: 0x46308095
    4078:	ldc	7, cr15, [r4, #1012]!	; 0x3f4
    407c:	strmi	r4, [r2], -r1, lsr #12
    4080:	ldrbtmi	r4, [r8], #-2168	; 0xfffff788
    4084:	ldc2l	0, cr15, [sl], #4
    4088:	ldc2	0, cr15, [r2, #-8]
    408c:	and	r2, r0, r0
    4090:	bmi	1d4c098 <fchmod@plt+0x1d4a1f8>
    4094:	ldrbtmi	r4, [sl], #-2921	; 0xfffff497
    4098:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    409c:	subsmi	r9, sl, r1, lsr #22
    40a0:	sbchi	pc, r8, r0, asr #32
    40a4:	pop	{r0, r1, r5, ip, sp, pc}
    40a8:			; <UNDEFINED> instruction: 0xf5b383f0
    40ac:	andle	r4, ip, r0, lsl #30
    40b0:	ldc2l	0, cr15, [lr], #8
    40b4:	andcs	r4, r1, #56, 12	; 0x3800000
    40b8:	mvnscc	pc, pc, asr #32
    40bc:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
    40c0:			; <UNDEFINED> instruction: 0xf0024604
    40c4:	stccs	12, cr15, [r0], {217}	; 0xd9
    40c8:	stmdbmi	r8!, {r0, r2, r4, r5, r7, r8, ip, lr, pc}^
    40cc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    40d0:			; <UNDEFINED> instruction: 0xf04f4c67
    40d4:	strbmi	r0, [r2], -r0, lsl #18
    40d8:	ldmdapl	r1!, {r0, r1, r3, r6, r9, sl, lr}^
    40dc:	stmibvs	r0!, {r2, r3, r4, r5, r6, sl, lr}
    40e0:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    40e4:	stmdbcs	r3, {r0, r3, fp, sp, lr}
    40e8:	tstcs	r1, ip, lsl #30
    40ec:	tstls	r2, r2, lsl #2
    40f0:	ldcl	7, cr15, [r8], #-1012	; 0xfffffc0c
    40f4:	ldc2l	0, cr15, [ip], {2}
    40f8:	andseq	pc, r0, r4, lsl #2
    40fc:			; <UNDEFINED> instruction: 0xf7fde7c9
    4100:	stmdbvs	r4!, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    4104:	ldr	r6, [r6, r6, lsl #16]!
    4108:	strtmi	r2, [r0], -r3, lsl #2
    410c:			; <UNDEFINED> instruction: 0xf7fd61ac
    4110:	mcrrne	14, 2, lr, r7, cr0
    4114:	smlabteq	r0, r5, r8, pc	; <UNPREDICTABLE>
    4118:			; <UNDEFINED> instruction: 0xf410d058
    411c:	suble	r6, r9, r0, lsl #6
    4120:	strcs	r4, [r0], #-2386	; 0xfffff6ae
    4124:	strtmi	r2, [r2], -r0, lsl #10
    4128:	andcs	r4, r0, fp, lsr #12
    412c:	stmib	sp, {r0, r4, r5, r6, fp, ip, lr}^
    4130:	stmdavs	r9, {r8, sl, lr}
    4134:	svclt	0x000c2903
    4138:	tstcs	r2, r1, lsl #2
    413c:			; <UNDEFINED> instruction: 0xf7fd9102
    4140:			; <UNDEFINED> instruction: 0xf002ec52
    4144:	stmdami	fp, {r0, r2, r4, r5, r7, sl, fp, ip, sp, lr, pc}^
    4148:	andscc	r4, r0, r8, ror r4
    414c:			; <UNDEFINED> instruction: 0xf7fde7a1
    4150:	stmdbvs	r1!, {r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    4154:	stmdavs	r0, {r0, r2, r8, ip, pc}
    4158:	stcl	7, cr15, [r4, #-1012]	; 0xfffffc0c
    415c:	strmi	r9, [r2], -r5, lsl #18
    4160:	ldrbtmi	r4, [r8], #-2117	; 0xfffff7bb
    4164:	stc2	0, cr15, [sl], {1}
    4168:	stmdbmi	r4, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}^
    416c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4170:	ldc	7, cr15, [lr], {253}	; 0xfd
    4174:			; <UNDEFINED> instruction: 0xf0016921
    4178:			; <UNDEFINED> instruction: 0xe75cfc55
    417c:	andcs	r4, r5, #64, 18	; 0x100000
    4180:			; <UNDEFINED> instruction: 0xf7fd4479
    4184:	stmdbvs	r1!, {r1, r2, r4, r7, sl, fp, sp, lr, pc}
    4188:	mcrr2	0, 0, pc, ip, cr1	; <UNPREDICTABLE>
    418c:	ldmdbmi	sp!, {r0, r1, r4, r6, r8, r9, sl, sp, lr, pc}
    4190:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4194:	stc	7, cr15, [ip], {253}	; 0xfd
    4198:			; <UNDEFINED> instruction: 0xf0016921
    419c:	strb	pc, [sl, -r3, asr #24]	; <UNPREDICTABLE>
    41a0:	bge	195a2c <fchmod@plt+0x193b8c>
    41a4:			; <UNDEFINED> instruction: 0xf7fd2003
    41a8:	strmi	lr, [r4], -r4, ror #28
    41ac:	stmdbvs	ip!, {r4, r8, r9, ip, sp, pc}
    41b0:			; <UNDEFINED> instruction: 0xe760603e
    41b4:	andvs	pc, r0, #64, 8	; 0x40000000
    41b8:	ldrmi	r2, [r8], -r4, lsl #2
    41bc:	stcl	7, cr15, [r8, #1012]	; 0x3f4
    41c0:	svclt	0x001c3001
    41c4:			; <UNDEFINED> instruction: 0xf8852301
    41c8:	str	r3, [r9, r4, lsl #2]!
    41cc:	andcs	r4, r5, #753664	; 0xb8000
    41d0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    41d4:	stcl	7, cr15, [ip], #-1012	; 0xfffffc0c
    41d8:			; <UNDEFINED> instruction: 0xf7fd4605
    41dc:	stmdavs	r0, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    41e0:	stc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    41e4:	strtmi	r4, [r8], -r1, lsl #12
    41e8:	mcrr2	0, 0, pc, r8, cr1	; <UNPREDICTABLE>
    41ec:	stc2l	0, cr15, [r0], #-8
    41f0:	strb	r4, [lr, -r0, lsr #12]
    41f4:			; <UNDEFINED> instruction: 0xf4039b0a
    41f8:			; <UNDEFINED> instruction: 0xf5b34370
    41fc:	svclt	0x001c4f20
    4200:	eorsvs	r6, lr, ip, lsr #18
    4204:	svcge	0x0037f47f
    4208:	andcs	r4, r5, #32, 18	; 0x80000
    420c:	ldrbtmi	r6, [r9], #-62	; 0xffffffc2
    4210:	mcrr	7, 15, pc, lr, cr13	; <UNPREDICTABLE>
    4214:			; <UNDEFINED> instruction: 0xf0016929
    4218:			; <UNDEFINED> instruction: 0xf002fc05
    421c:	strtmi	pc, [r0], -r9, asr #24
    4220:	ldmdbmi	fp, {r0, r1, r2, r4, r5, r8, r9, sl, sp, lr, pc}
    4224:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    4228:	mcrr	7, 15, pc, r2, cr13	; <UNPREDICTABLE>
    422c:			; <UNDEFINED> instruction: 0xf0016921
    4230:			; <UNDEFINED> instruction: 0xe700fbf9
    4234:	mcrr	7, 15, pc, lr, cr13	; <UNPREDICTABLE>
    4238:	andeq	r9, r1, r0, asr lr
    423c:	andeq	r0, r0, r0, ror #3
    4240:	andeq	r9, r1, r6, lsr lr
    4244:	muleq	r1, r6, r2
    4248:	andeq	r0, r0, r4, lsl r2
    424c:	andeq	r0, r0, ip, lsl #4
    4250:	andeq	lr, r1, sl, asr r2
    4254:	andeq	lr, r1, sl, asr #4
    4258:	andeq	r0, r0, r8, lsl #4
    425c:	andeq	r6, r0, r6, asr r0
    4260:	andeq	lr, r1, ip, ror #3
    4264:	andeq	r5, r0, lr, lsr #18
    4268:	andeq	r9, r1, lr, lsl sp
    426c:	andeq	r0, r0, r4, asr #4
    4270:	andeq	lr, r1, r8, asr #2
    4274:	ldrdeq	lr, [r1], -ip
    4278:	andeq	r5, r0, lr, asr #16
    427c:			; <UNDEFINED> instruction: 0x00005eba
    4280:	andeq	r5, r0, r4, lsl #29
    4284:	andeq	r5, r0, r2, asr lr
    4288:			; <UNDEFINED> instruction: 0x00005db2
    428c:			; <UNDEFINED> instruction: 0x00005db2
    4290:	andeq	r5, r0, r2, lsr lr
    4294:	mvnsmi	lr, sp, lsr #18
    4298:	ldclmi	0, cr11, [r5, #-528]!	; 0xfffffdf0
    429c:			; <UNDEFINED> instruction: 0xf0024604
    42a0:	blmi	1d43254 <fchmod@plt+0x1d413b4>
    42a4:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    42a8:	ldmdblt	r7, {r0, r1, r2, r3, r4, fp, ip, sp, lr}
    42ac:	blcs	1e540 <fchmod@plt+0x1c6a0>
    42b0:	blmi	1c787c0 <fchmod@plt+0x1c76920>
    42b4:	ldrtmi	r2, [r0], -r1, lsl #12
    42b8:	ldrbtmi	r2, [fp], #-259	; 0xfffffefd
    42bc:	rsbvs	r6, r3, r6, ror #1
    42c0:	stcl	7, cr15, [r6, #-1012]	; 0xfffffc0c
    42c4:	ldrbtmi	r4, [pc], #-3949	; 42cc <fchmod@plt+0x242c>
    42c8:			; <UNDEFINED> instruction: 0xf8c71c43
    42cc:			; <UNDEFINED> instruction: 0xf0000108
    42d0:	streq	r8, [r1, #-131]	; 0xffffff7d
    42d4:	stmiavs	r1!, {r0, r1, r5, r8, sl, ip, lr, pc}^
    42d8:	addeq	pc, r8, #4, 2
    42dc:			; <UNDEFINED> instruction: 0xf7fd2003
    42e0:	cmnlt	r0, r2, lsr ip
    42e4:	andcs	r2, r0, #0, 12
    42e8:	stmib	r4, {r8, r9, sp}^
    42ec:	stmib	r4, {r1, r5, r8, r9, sp}^
    42f0:			; <UNDEFINED> instruction: 0xf002233a
    42f4:			; <UNDEFINED> instruction: 0x4630fbdd
    42f8:	pop	{r2, ip, sp, pc}
    42fc:	blmi	1824ac4 <fchmod@plt+0x1822c24>
    4300:	ldmdavc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4304:	blmi	17f0798 <fchmod@plt+0x17ee8f8>
    4308:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    430c:	eorsle	r2, lr, r1, lsl #22
    4310:	blx	ff3c0322 <fchmod@plt+0xff3be482>
    4314:	ldrtmi	r2, [r0], -r0, lsl #12
    4318:	pop	{r2, ip, sp, pc}
    431c:	vst4.<illegal width 64>	{d24,d26,d28,d30}, [r0 :256], r0
    4320:	mrscs	r6, R12_usr
    4324:			; <UNDEFINED> instruction: 0xf7fd4630
    4328:	andcc	lr, r1, r4, lsl sp
    432c:			; <UNDEFINED> instruction: 0xf887bf1c
    4330:	stmiavs	r1!, {r2, r3, r8, sp, lr}^
    4334:			; <UNDEFINED> instruction: 0xe7ced1d0
    4338:	strcs	r6, [r1], -r0, lsr #16
    433c:	stc2	0, cr15, [r0], #-8
    4340:	rsbvs	r4, r0, r3, lsl #12
    4344:	sbcsle	r2, r4, r0, lsl #16
    4348:	stmiapl	sl!, {r0, r1, r2, r3, r6, r9, fp, lr}
    434c:	teqlt	r6, #1441792	; 0x160000
    4350:	bl	ff54234c <fchmod@plt+0xff5404ac>
    4354:			; <UNDEFINED> instruction: 0xf7fdb310
    4358:	stmdavs	r3, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
    435c:	blcs	95d64 <fchmod@plt+0x93ec4>
    4360:	stmdbmi	sl, {r2, r3, r4, ip, lr, pc}^
    4364:	ldrtmi	r2, [r8], -r5, lsl #4
    4368:			; <UNDEFINED> instruction: 0xf7fd4479
    436c:	stmdavs	r1!, {r1, r5, r7, r8, r9, fp, sp, lr, pc}^
    4370:	strmi	r9, [r5], -r3, lsl #2
    4374:	ldrdeq	pc, [r0], -r8
    4378:	ldc	7, cr15, [r4], #-1012	; 0xfffffc0c
    437c:	strmi	r9, [r2], -r3, lsl #18
    4380:			; <UNDEFINED> instruction: 0xf0014628
    4384:	stmdavs	r0!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    4388:	bl	11c2384 <fchmod@plt+0x11c04e4>
    438c:	stmiavs	r0!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    4390:	eorsle	r2, r2, r1, lsl #16
    4394:	strcs	r2, [r0], -r1, lsl #6
    4398:	str	r7, [sl, r3, ror #8]!
    439c:	vst2.16	{d22-d23}, [pc :128], r3
    43a0:			; <UNDEFINED> instruction: 0xf64072c0
    43a4:	ldrmi	r1, [r8], -r1, asr #3
    43a8:	bl	fff423a4 <fchmod@plt+0xfff40504>
    43ac:	strmi	r1, [r1], -r2, asr #24
    43b0:	orrsle	r6, r1, r0, ror #1
    43b4:	stc	7, cr15, [r8], {253}	; 0xfd
    43b8:	strcs	r6, [r1], -r1, ror #16
    43bc:	stmdavs	r0, {r0, r1, r8, ip, pc}
    43c0:	ldc	7, cr15, [r0], {253}	; 0xfd
    43c4:	strmi	r9, [r2], -r3, lsl #18
    43c8:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
    43cc:	blx	15c03da <fchmod@plt+0x15be53a>
    43d0:			; <UNDEFINED> instruction: 0xf7fd6860
    43d4:	str	lr, [ip, r2, lsr #22]
    43d8:	andcs	r4, r5, #753664	; 0xb8000
    43dc:	ldrbtmi	r2, [r9], #-0
    43e0:	bl	19c23dc <fchmod@plt+0x19c053c>
    43e4:			; <UNDEFINED> instruction: 0xf7fd4604
    43e8:	stmdavs	r0, {r4, r5, r6, sl, fp, sp, lr, pc}
    43ec:	bl	ffec23e8 <fchmod@plt+0xffec0548>
    43f0:	strtmi	r4, [r0], -r1, lsl #12
    43f4:	blx	10c0402 <fchmod@plt+0x10be562>
    43f8:			; <UNDEFINED> instruction: 0xf8d4e77b
    43fc:	vst4.32	{d3-d6}, [r3 :64], r8
    4400:			; <UNDEFINED> instruction: 0xf5b34370
    4404:	orrle	r4, r3, r0, lsl #30
    4408:	ldrbtmi	r4, [lr], #-3619	; 0xfffff1dd
    440c:	ldrdpl	pc, [r8, -r6]
    4410:	ldrle	r0, [pc, #-1387]	; 3ead <fchmod@plt+0x200d>
    4414:	andcs	r2, r0, #134217728	; 0x8000000
    4418:	movwcs	r9, #768	; 0x300
    441c:	bl	fe7c2418 <fchmod@plt+0xfe7c0578>
    4420:	svclt	0x00083101
    4424:	svccc	0x00fff1b0
    4428:	svcge	0x0072f43f
    442c:			; <UNDEFINED> instruction: 0x310cf896
    4430:	addvs	pc, r0, #620756992	; 0x25000000
    4434:	vst4.8	{d27,d29,d31,d33}, [r2], fp
    4438:	mrscs	r6, R12_usr
    443c:			; <UNDEFINED> instruction: 0xf7fd2001
    4440:	andcc	lr, r1, r8, lsl #25
    4444:	svcge	0x0064f43f
    4448:	andcs	r4, r1, #20, 22	; 0x5000
    444c:			; <UNDEFINED> instruction: 0xf883447b
    4450:	ldr	r2, [pc, ip, lsl #2]
    4454:	movwcs	r2, #512	; 0x200
    4458:			; <UNDEFINED> instruction: 0xf7fd9000
    445c:	ldmib	r4, {r7, r8, r9, fp, sp, lr, pc}^
    4460:	addsmi	r2, r9, #-1207959552	; 0xb8000000
    4464:	addsmi	fp, r0, #8, 30
    4468:	svcge	0x0052f47f
    446c:	svclt	0x0000e792
    4470:	andeq	r9, r1, r0, lsl fp
    4474:	andeq	r0, r0, ip, lsl #4
    4478:	strdeq	r5, [r0], -lr
    447c:	andeq	sp, r1, lr, asr pc
    4480:	andeq	r9, r1, ip, lsl #27
    4484:	andeq	r0, r0, r4, asr #4
    4488:	andeq	r0, r0, r8, lsl #4
    448c:	andeq	r5, r0, r8, ror #23
    4490:	andeq	r5, r0, r6, ror #11
    4494:	andeq	r5, r0, r6, ror #25
    4498:	andeq	sp, r1, sl, lsl lr
    449c:	ldrdeq	sp, [r1], -r8
    44a0:	blmi	fed96f7c <fchmod@plt+0xfed950dc>
    44a4:	ldrblt	r4, [r0, #1146]!	; 0x47a
    44a8:	ldmpl	r3, {r0, r1, r3, r7, ip, sp, pc}^
    44ac:	cdpmi	6, 11, cr4, cr4, cr4, {0}
    44b0:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
    44b4:			; <UNDEFINED> instruction: 0xf04f9309
    44b8:	ldrbtmi	r0, [lr], #-768	; 0xfffffd00
    44bc:	subsle	r2, fp, r0, lsl #18
    44c0:	bllt	8e35d4 <fchmod@plt+0x8e1734>
    44c4:	blx	ff6404d4 <fchmod@plt+0xff63e634>
    44c8:	mcrrne	8, 14, r6, r3, cr0
    44cc:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
    44d0:	adchi	pc, r4, r0, asr #32
    44d4:	ldrbtmi	r4, [fp], #-2987	; 0xfffff455
    44d8:			; <UNDEFINED> instruction: 0x310cf893
    44dc:	cmnle	sp, r0, lsl #22
    44e0:	ldrbtmi	r4, [fp], #-2985	; 0xfffff457
    44e4:			; <UNDEFINED> instruction: 0x2104f893
    44e8:	cmple	fp, r0, lsl #20
    44ec:	mcrrne	8, 10, r6, r3, cr0
    44f0:	ldmdale	r0!, {r0, r8, r9, fp, sp}
    44f4:	blx	ff740504 <fchmod@plt+0xff73e664>
    44f8:	blmi	fe816f90 <fchmod@plt+0xfe8150f0>
    44fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4500:	blls	25e570 <fchmod@plt+0x25c6d0>
    4504:			; <UNDEFINED> instruction: 0xf040405a
    4508:	andlt	r8, fp, r5, lsr r1
    450c:	ldmib	r0, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
    4510:	stmdacs	r1, {r1, r2, r8}
    4514:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
    4518:			; <UNDEFINED> instruction: 0xf110dbd4
    451c:			; <UNDEFINED> instruction: 0xf04f32ff
    4520:			; <UNDEFINED> instruction: 0xf1410701
    4524:			; <UNDEFINED> instruction: 0x970033ff
    4528:			; <UNDEFINED> instruction: 0xf7fd68e0
    452c:	tstcc	r1, r8, lsl fp
    4530:			; <UNDEFINED> instruction: 0xf1b0bf08
    4534:			; <UNDEFINED> instruction: 0xf0003fff
    4538:	ldrtmi	r8, [sl], -r6, lsl #2
    453c:	strtmi	sl, [r0], -r8, lsl #18
    4540:			; <UNDEFINED> instruction: 0xf88d2700
    4544:			; <UNDEFINED> instruction: 0xf7ff7020
    4548:	stmdacs	r0, {r0, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    454c:			; <UNDEFINED> instruction: 0xf002d0ba
    4550:			; <UNDEFINED> instruction: 0x463dfa93
    4554:			; <UNDEFINED> instruction: 0xf7fde012
    4558:	stccs	12, cr14, [r0, #-536]	; 0xfffffde8
    455c:	blmi	fe33888c <fchmod@plt+0xfe3369ec>
    4560:	ldmdavc	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    4564:	bicle	r2, r5, r0, lsl #22
    4568:			; <UNDEFINED> instruction: 0xf1044621
    456c:			; <UNDEFINED> instruction: 0xf8510280
    4570:			; <UNDEFINED> instruction: 0xf7ff0b20
    4574:	ldr	pc, [sp, r9, lsl #24]!
    4578:	blx	1fc0588 <fchmod@plt+0x1fbe6e8>
    457c:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    4580:			; <UNDEFINED> instruction: 0x310cf893
    4584:	stmiavs	r0!, {r0, r1, r3, r4, r6, r8, r9, fp, ip, sp, pc}^
    4588:			; <UNDEFINED> instruction: 0xf0331c43
    458c:	adcle	r0, r7, r2, lsl #6
    4590:	stcl	7, cr15, [r8], #-1012	; 0xfffffc0c
    4594:	cmnle	r1, r0, lsl #16
    4598:	stccs	8, cr6, [r0, #-384]	; 0xfffffe80
    459c:			; <UNDEFINED> instruction: 0xf7fdd066
    45a0:			; <UNDEFINED> instruction: 0xe79dea3c
    45a4:			; <UNDEFINED> instruction: 0xf8d32700
    45a8:	ldrtmi	r2, [r8], -r0, lsl #2
    45ac:			; <UNDEFINED> instruction: 0xf8832104
    45b0:			; <UNDEFINED> instruction: 0xf7fd7104
    45b4:	andcc	lr, r1, lr, asr #23
    45b8:	ldmdbmi	r7!, {r3, r4, r7, r8, ip, lr, pc}^
    45bc:	ldrtmi	r2, [r8], -r5, lsl #4
    45c0:			; <UNDEFINED> instruction: 0xf7fd4479
    45c4:			; <UNDEFINED> instruction: 0x4607ea76
    45c8:	bl	1fc25c4 <fchmod@plt+0x1fc0724>
    45cc:			; <UNDEFINED> instruction: 0xf7fd6800
    45d0:	strmi	lr, [r1], -sl, lsl #22
    45d4:			; <UNDEFINED> instruction: 0xf0014638
    45d8:			; <UNDEFINED> instruction: 0xe787fa51
    45dc:	blmi	1bd5e58 <fchmod@plt+0x1bd3fb8>
    45e0:	andcs	r2, r1, r4, lsl #2
    45e4:	ldrbtmi	r2, [fp], #-1792	; 0xfffff900
    45e8:	ldrdcs	pc, [r8, -r3]
    45ec:	smlabbvc	ip, r3, r8, pc	; <UNPREDICTABLE>
    45f0:	bl	febc25ec <fchmod@plt+0xfebc074c>
    45f4:	bicle	r3, r6, r1
    45f8:	andcs	r4, r5, #1720320	; 0x1a4000
    45fc:			; <UNDEFINED> instruction: 0x463d4638
    4600:			; <UNDEFINED> instruction: 0xf7fd4479
    4604:			; <UNDEFINED> instruction: 0x4607ea56
    4608:	bl	17c2604 <fchmod@plt+0x17c0764>
    460c:			; <UNDEFINED> instruction: 0xf7fd6800
    4610:	strmi	lr, [r1], -sl, ror #21
    4614:			; <UNDEFINED> instruction: 0xf0014638
    4618:			; <UNDEFINED> instruction: 0xe761fa31
    461c:			; <UNDEFINED> instruction: 0xf04f6ba1
    4620:			; <UNDEFINED> instruction: 0xf7fd32ff
    4624:			; <UNDEFINED> instruction: 0xb120eb3a
    4628:	ldrbtmi	r4, [fp], #-2910	; 0xfffff4a2
    462c:	blcs	22ea0 <fchmod@plt+0x21000>
    4630:	blvs	ff8b8b44 <fchmod@plt+0xff8b6ca4>
    4634:	mvnscc	pc, pc, asr #32
    4638:			; <UNDEFINED> instruction: 0xf7fd68e0
    463c:	stmdacs	r0, {r1, r2, r3, r5, r8, r9, fp, sp, lr, pc}
    4640:	blvs	878b84 <fchmod@plt+0x876ce4>
    4644:	smlabteq	r8, r1, r3, pc	; <UNPREDICTABLE>
    4648:			; <UNDEFINED> instruction: 0xf7fd68e0
    464c:	stmdacs	r0, {r1, r3, r5, sl, fp, sp, lr, pc}
    4650:	urdvssz	f5, f5
    4654:	svcvs	0x0060a904
    4658:	movwls	r6, #24226	; 0x5ea2
    465c:	andls	r6, r7, r3, lsr #30
    4660:	andls	r6, r4, #224, 16	; 0xe00000
    4664:			; <UNDEFINED> instruction: 0xf7fd9306
    4668:			; <UNDEFINED> instruction: 0xe787eb9e
    466c:	rsceq	pc, r8, #4, 2
    4670:	orreq	pc, r8, r4, lsl #2
    4674:	blx	fe24267a <fchmod@plt+0xfe2407da>
    4678:	ldr	r6, [r0, r0, ror #16]
    467c:	andcs	r4, r5, #1212416	; 0x128000
    4680:	ldrbtmi	r2, [r9], #-0
    4684:			; <UNDEFINED> instruction: 0xf7fd4605
    4688:			; <UNDEFINED> instruction: 0x4607ea14
    468c:	bl	742688 <fchmod@plt+0x7407e8>
    4690:	tstls	r3, r1, ror #16
    4694:			; <UNDEFINED> instruction: 0xf7fd6800
    4698:	stmdbls	r3, {r1, r2, r5, r7, r9, fp, sp, lr, pc}
    469c:	ldrtmi	r4, [r8], -r2, lsl #12
    46a0:			; <UNDEFINED> instruction: 0xf9ecf001
    46a4:			; <UNDEFINED> instruction: 0xf1046860
    46a8:			; <UNDEFINED> instruction: 0xf10402e8
    46ac:			; <UNDEFINED> instruction: 0xf7ff0188
    46b0:	stmdavs	r0!, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
    46b4:	ldmib	r0!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    46b8:	ldmdbmi	ip!, {r1, r4, r8, r9, sl, sp, lr, pc}
    46bc:	andcs	r2, r0, r5, lsl #4
    46c0:			; <UNDEFINED> instruction: 0xf7fd4479
    46c4:			; <UNDEFINED> instruction: 0x4607e9f6
    46c8:	b	fffc26c4 <fchmod@plt+0xfffc0824>
    46cc:	tstls	r3, r1, ror #16
    46d0:			; <UNDEFINED> instruction: 0xf7fd6800
    46d4:	stmdbls	r3, {r3, r7, r9, fp, sp, lr, pc}
    46d8:	ldrtmi	r4, [r8], -r2, lsl #12
    46dc:			; <UNDEFINED> instruction: 0xf9a2f001
    46e0:	ldmdbmi	r3!, {r0, r1, r2, r5, r7, r8, r9, sl, sp, lr, pc}
    46e4:	andcs	r2, r0, r5, lsl #4
    46e8:			; <UNDEFINED> instruction: 0xf7fd4479
    46ec:	strmi	lr, [r7], -r2, ror #19
    46f0:	b	ffac26ec <fchmod@plt+0xffac084c>
    46f4:	tstls	r3, r1, ror #16
    46f8:			; <UNDEFINED> instruction: 0xf7fd6800
    46fc:	stmdbls	r3, {r2, r4, r5, r6, r9, fp, sp, lr, pc}
    4700:	ldrtmi	r4, [r8], -r2, lsl #12
    4704:			; <UNDEFINED> instruction: 0xf98ef001
    4708:			; <UNDEFINED> instruction: 0xf4036b23
    470c:	b	e0e94 <fchmod@plt+0xdeff4>
    4710:			; <UNDEFINED> instruction: 0xf00303d3
    4714:	tstmi	r9, #469762048	; 0x1c000000
    4718:	biceq	lr, r3, r1, asr #20
    471c:	stmdbmi	r5!, {r2, r4, r7, r8, r9, sl, sp, lr, pc}
    4720:	andcs	r2, r0, r5, lsl #4
    4724:			; <UNDEFINED> instruction: 0xf7fd4479
    4728:	strmi	lr, [r7], -r4, asr #19
    472c:	b	ff342728 <fchmod@plt+0xff340888>
    4730:	tstls	r3, r1, ror #16
    4734:			; <UNDEFINED> instruction: 0xf7fd6800
    4738:	stmdbls	r3, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
    473c:	ldrtmi	r4, [r8], -r2, lsl #12
    4740:			; <UNDEFINED> instruction: 0xf970f001
    4744:	ldmdbmi	ip, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
    4748:	andcs	r2, r0, r5, lsl #4
    474c:			; <UNDEFINED> instruction: 0x46054479
    4750:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4754:			; <UNDEFINED> instruction: 0xf7fd4607
    4758:	stmdavs	r1!, {r3, r4, r5, r7, r9, fp, sp, lr, pc}^
    475c:	stmdavs	r0, {r0, r1, r8, ip, pc}
    4760:	b	104275c <fchmod@plt+0x10408bc>
    4764:	strmi	r9, [r2], -r3, lsl #18
    4768:			; <UNDEFINED> instruction: 0xf0014638
    476c:			; <UNDEFINED> instruction: 0xf002f987
    4770:	str	pc, [r3, -r3, lsl #19]
    4774:	stmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4778:	andeq	r9, r1, r0, lsl r9
    477c:	andeq	r0, r0, r0, ror #3
    4780:	strdeq	r9, [r1], -sl
    4784:	andeq	sp, r1, lr, asr #26
    4788:	andeq	sp, r1, r2, asr #26
    478c:			; <UNDEFINED> instruction: 0x000198b8
    4790:	andeq	r0, r0, r0, lsl #4
    4794:	andeq	sp, r1, r6, lsr #25
    4798:	andeq	r5, r0, ip, asr #24
    479c:	andeq	sp, r1, lr, lsr ip
    47a0:			; <UNDEFINED> instruction: 0x00005bb0
    47a4:	strdeq	sp, [r1], -sl
    47a8:	andeq	r5, r0, sl, ror #22
    47ac:	andeq	r5, r0, r0, lsl #21
    47b0:	andeq	r5, r0, ip, ror sl
    47b4:	andeq	r5, r0, r4, ror #20
    47b8:			; <UNDEFINED> instruction: 0x000059b8
    47bc:	ldrbmi	fp, [r0, -r1, lsl #18]!
    47c0:	addlt	fp, r2, r0, lsl r5
    47c4:	stmvs	r0, {r1, r3, r6, r9, lr}
    47c8:	movweq	lr, #15203	; 0x3b63
    47cc:	strls	r2, [r0], #-1025	; 0xfffffbff
    47d0:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    47d4:	ldclt	0, cr11, [r0, #-8]
    47d8:	ldrbmi	lr, [r0, sp, lsr #18]!
    47dc:			; <UNDEFINED> instruction: 0xf8df4691
    47e0:	addlt	sl, r2, r8, lsr #1
    47e4:	strmi	r4, [lr], -r7, lsl #12
    47e8:			; <UNDEFINED> instruction: 0x461544fa
    47ec:	ldmvs	r8!, {r1, r3, r4, r6, r8, ip, sp, pc}
    47f0:	ldrtmi	r4, [r1], -sl, lsr #12
    47f4:	ldm	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    47f8:	cmnlt	r0, #4, 12	; 0x400000
    47fc:	andle	r1, r4, r3, asr #24
    4800:	strmi	r1, [r6], #-2605	; 0xfffff5d3
    4804:			; <UNDEFINED> instruction: 0x4648d1f3
    4808:			; <UNDEFINED> instruction: 0xf7fde018
    480c:	stmdavs	r3, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    4810:	blcs	116218 <fchmod@plt+0x114378>
    4814:	blcs	2f8870 <fchmod@plt+0x2f69d0>
    4818:			; <UNDEFINED> instruction: 0xf001d122
    481c:	andcs	pc, r1, #5, 30
    4820:	ldrtmi	r4, [r8], -r1, lsl #12
    4824:			; <UNDEFINED> instruction: 0xf9e2f7ff
    4828:	andsle	r2, r0, r1, lsl #16
    482c:	andle	r2, r3, r2, lsl #16
    4830:	sbcsle	r2, ip, r0, lsl #16
    4834:			; <UNDEFINED> instruction: 0xf96cf001
    4838:	andeq	lr, r5, r9, lsr #23
    483c:	pop	{r1, ip, sp, pc}
    4840:	blmi	4a6808 <fchmod@plt+0x4a4968>
    4844:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    4848:	blcs	1e8bc <fchmod@plt+0x1ca1c>
    484c:	strtmi	sp, [r0], -pc, asr #1
    4850:	pop	{r1, ip, sp, pc}
    4854:	movwcs	r8, #6128	; 0x17f0
    4858:	andeq	lr, r5, r9, lsr #23
    485c:			; <UNDEFINED> instruction: 0xe7ed743b
    4860:	andcs	r4, r5, #180224	; 0x2c000
    4864:	ldrbtmi	r2, [r9], #-0
    4868:	stmdb	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    486c:	tstls	r1, r9, lsr r8
    4870:			; <UNDEFINED> instruction: 0xf8d84605
    4874:			; <UNDEFINED> instruction: 0xf7fd0000
    4878:	stmdbls	r1, {r1, r2, r4, r5, r7, r8, fp, sp, lr, pc}
    487c:	strtmi	r4, [r8], -r2, lsl #12
    4880:			; <UNDEFINED> instruction: 0xf8fcf001
    4884:	ldrb	r4, [r9, r0, lsr #12]
    4888:	andeq	r9, r1, ip, asr #11
    488c:	ldrdeq	r0, [r0], -ip
    4890:	ldrdeq	r5, [r0], -lr
    4894:	mvnsmi	lr, #737280	; 0xb4000
    4898:	strmi	fp, [r4], -r5, lsl #1
    489c:	ldmib	sp, {r1, r2, r4, r9, sl, lr}^
    48a0:	strcs	r8, [r0, #-2316]	; 0xfffff6f4
    48a4:	strmi	r6, [pc], -r0, lsl #17
    48a8:	strbmi	r9, [r2], -r0, lsl #10
    48ac:			; <UNDEFINED> instruction: 0xf7fd464b
    48b0:	strbmi	lr, [r9, #-2390]	; 0xfffff6aa
    48b4:	strbmi	fp, [r0, #-3848]	; 0xfffff0f8
    48b8:	ldmdbmi	r7, {r1, r2, r4, ip, lr, pc}
    48bc:	strtmi	r2, [r8], -r5, lsl #4
    48c0:			; <UNDEFINED> instruction: 0xf7fd4479
    48c4:			; <UNDEFINED> instruction: 0x4605e8f6
    48c8:	ldmib	lr!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    48cc:	tstls	r3, r1, lsr #16
    48d0:			; <UNDEFINED> instruction: 0xf7fd6800
    48d4:	stmdbls	r3, {r3, r7, r8, fp, sp, lr, pc}
    48d8:	strtmi	r4, [r8], -r2, lsl #12
    48dc:			; <UNDEFINED> instruction: 0xf8cef001
    48e0:	andlt	r2, r5, r1
    48e4:	mvnshi	lr, #12386304	; 0xbd0000
    48e8:			; <UNDEFINED> instruction: 0x46324639
    48ec:			; <UNDEFINED> instruction: 0xf7ff4620
    48f0:	mcrrne	15, 7, pc, r3, cr3	; <UNPREDICTABLE>
    48f4:	andcs	fp, r1, r8, lsl #30
    48f8:	addmi	sp, r6, #243	; 0xf3
    48fc:	rscsle	r4, r0, r8, lsr #12
    4900:	andcs	r4, r5, #98304	; 0x18000
    4904:			; <UNDEFINED> instruction: 0xf7fd4479
    4908:	stmdavs	r1!, {r2, r4, r6, r7, fp, sp, lr, pc}
    490c:			; <UNDEFINED> instruction: 0xf8b6f001
    4910:	andlt	r2, r5, r1
    4914:	mvnshi	lr, #12386304	; 0xbd0000
    4918:	muleq	r0, r8, r9
    491c:	andeq	r5, r0, r4, ror r9
    4920:	mvnsmi	lr, #737280	; 0xb4000
    4924:			; <UNDEFINED> instruction: 0xf8904606
    4928:	addlt	r9, r5, r1, lsl r0
    492c:	ldrmi	r4, [r7], -r8, lsl #13
    4930:	svceq	0x0000f1b9
    4934:			; <UNDEFINED> instruction: 0xf5b2d00a
    4938:	andle	r5, pc, r0, lsl #30
    493c:	suble	r2, r9, r0, lsl #20
    4940:	movwcs	lr, #27094	; 0x69d6
    4944:			; <UNDEFINED> instruction: 0xf1732a01
    4948:	ble	844d50 <fchmod@plt+0x842eb0>
    494c:			; <UNDEFINED> instruction: 0x4641463a
    4950:	andlt	r4, r5, r0, lsr r6
    4954:	mvnsmi	lr, #12386304	; 0xbd0000
    4958:	stmiblt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    495c:	rscspl	pc, pc, #4194304	; 0x400000
    4960:	movweq	pc, #33185	; 0x81a1	; <UNPREDICTABLE>
    4964:	ldmib	r3!, {r3, r4, r9, ip, sp}^
    4968:	b	1515d78 <fchmod@plt+0x1513ed8>
    496c:	mvnle	r0, r5, lsl #2
    4970:			; <UNDEFINED> instruction: 0xd1f84293
    4974:			; <UNDEFINED> instruction: 0xf04f69b3
    4978:	ldmibvs	r2!, {r8, fp}^
    497c:	movwpl	pc, #1299	; 0x513	; <UNPREDICTABLE>
    4980:	bl	109d054 <fchmod@plt+0x109b1b4>
    4984:	mvnsvs	r0, r9, lsl #4
    4988:	andlt	r4, r5, r8, asr #12
    498c:	mvnshi	lr, #12386304	; 0xbd0000
    4990:	tstls	r0, r1, lsl #2
    4994:			; <UNDEFINED> instruction: 0xf7fd68f0
    4998:	smlattcc	r1, r2, r8, lr
    499c:			; <UNDEFINED> instruction: 0xf1b0bf0f
    49a0:	andcs	r3, r0, #1020	; 0x3fc
    49a4:	stmib	r6, {r8, r9, sp}^
    49a8:	bicle	r2, pc, r6, lsl #6
    49ac:	andcs	r4, r5, #12, 18	; 0x30000
    49b0:	ldrbtmi	r2, [r9], #-0
    49b4:	ldmda	ip!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    49b8:			; <UNDEFINED> instruction: 0xf7fd4604
    49bc:	ldmdavs	r1!, {r1, r2, r7, r8, fp, sp, lr, pc}^
    49c0:	stmdavs	r0, {r0, r1, r8, ip, pc}
    49c4:	stmdb	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    49c8:	strmi	r9, [r2], -r3, lsl #18
    49cc:			; <UNDEFINED> instruction: 0xf0014620
    49d0:			; <UNDEFINED> instruction: 0xe7d9f855
    49d4:			; <UNDEFINED> instruction: 0x46484691
    49d8:	pop	{r0, r2, ip, sp, pc}
    49dc:	svclt	0x000083f0
    49e0:	andeq	r5, r0, r2, asr r7
    49e4:	cmnmi	r0, #737280	; 0xb4000
    49e8:	ldmcc	pc!, {r1, r4, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    49ec:	ldmibcc	pc!, {r0, r1, r6, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    49f0:			; <UNDEFINED> instruction: 0xf04f461d
    49f4:	strbmi	r3, [fp, #-1023]	; 0xfffffc01
    49f8:			; <UNDEFINED> instruction: 0xf06f4614
    49fc:	svclt	0x00080202
    4a00:	addlt	r4, r4, r2, asr #10
    4a04:	andle	r4, pc, #6291456	; 0x600000
    4a08:	andcs	r4, r5, #311296	; 0x4c000
    4a0c:	ldrbtmi	r2, [r9], #-0
    4a10:	stmda	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a14:			; <UNDEFINED> instruction: 0x46324911
    4a18:			; <UNDEFINED> instruction: 0x46034479
    4a1c:	andlt	r2, r4, r1
    4a20:	cmnmi	r0, #12386304	; 0xbd0000
    4a24:	stmdblt	r2!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4a28:	strtmi	r4, [r9], -r0, lsr #12
    4a2c:	blx	40a3e <fchmod@plt+0x3eb9e>
    4a30:			; <UNDEFINED> instruction: 0xf0022200
    4a34:	strtmi	pc, [r9], -fp, lsl #22
    4a38:	andls	r2, r3, r1, lsl #4
    4a3c:			; <UNDEFINED> instruction: 0xf0024620
    4a40:	stmdbmi	r7, {r0, r2, r8, r9, fp, ip, sp, lr, pc}
    4a44:	ldrtmi	r9, [r2], -r3, lsl #22
    4a48:	andls	r4, r0, r9, ror r4
    4a4c:			; <UNDEFINED> instruction: 0xf7fd2001
    4a50:	andlt	lr, r4, r0, asr r9
    4a54:	cmnhi	r0, #12386304	; 0xbd0000
    4a58:	andeq	r5, r0, r6, lsl #17
    4a5c:	andeq	r5, r0, r8, lsl #17
    4a60:	andeq	r5, r0, r0, ror #16
    4a64:	tstlt	r8, r8, lsl #10
    4a68:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    4a6c:	stclt	0, cr6, [r8, #-96]	; 0xffffffa0
    4a70:	stmib	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    4a74:	blmi	172efc <fchmod@plt+0x17105c>
    4a78:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    4a7c:	stclt	0, cr6, [r8, #-104]	; 0xffffff98
    4a80:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    4a84:	stclt	0, cr6, [r8, #-96]	; 0xffffffa0
    4a88:	andeq	r9, r1, r6, lsr #12
    4a8c:	andeq	r9, r1, r6, lsl r6
    4a90:	andeq	r9, r1, lr, lsl #12
    4a94:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    4a98:			; <UNDEFINED> instruction: 0x47706818
    4a9c:	strdeq	r9, [r1], -sl
    4aa0:			; <UNDEFINED> instruction: 0x4615b5f8
    4aa4:	mulsvs	r8, sp, r8
    4aa8:	cmnlt	lr, ip, lsl r6
    4aac:	rsbcs	r4, r4, #12, 18	; 0x30000
    4ab0:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    4ab4:	ldrdvs	lr, [r0, -r1]
    4ab8:	strvs	pc, [r0, -r6, lsr #23]
    4abc:	strvc	pc, [r1, -r0, lsl #22]
    4ac0:			; <UNDEFINED> instruction: 0x46394630
    4ac4:	ldc2l	0, cr15, [r6, #16]
    4ac8:	blmi	1b0f44 <fchmod@plt+0x1af0a4>
    4acc:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4ad0:	tstlt	ip, r2, lsl #2
    4ad4:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    4ad8:	smlabteq	r4, r3, r9, lr
    4adc:	svclt	0x0000bdf8
    4ae0:	andeq	sp, r1, r2, lsl #17
    4ae4:	andeq	sp, r1, r8, ror #16
    4ae8:	andeq	sp, r1, lr, asr r8
    4aec:	blmi	233054 <fchmod@plt+0x2311b4>
    4af0:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4af4:	b	1404f04 <fchmod@plt+0x1403064>
    4af8:	svclt	0x00040301
    4afc:	rscscc	pc, pc, pc, asr #32
    4b00:	mvnscc	pc, pc, asr #32
    4b04:	blmi	d68cc <fchmod@plt+0xd4a2c>
    4b08:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    4b0c:	ldrb	r0, [r2, r4, lsl #2]!
    4b10:	andeq	sp, r1, r4, asr #16
    4b14:	andeq	sp, r1, ip, lsr #16
    4b18:	blmi	8973a4 <fchmod@plt+0x895504>
    4b1c:	cfstrsmi	mvf4, [r2], #-488	; 0xfffffe18
    4b20:	ldrbtmi	fp, [ip], #-1408	; 0xfffffa80
    4b24:	ldrdlt	r5, [r4], r3
    4b28:			; <UNDEFINED> instruction: 0x6700e9d4
    4b2c:	biclt	r7, r5, sp, lsl r8
    4b30:	stmdbhi	r4, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    4b34:	ldmib	r4, {r1, r4, r5, r9, sl, lr}^
    4b38:	ldrtmi	r4, [fp], -r2, lsl #10
    4b3c:	andcs	r4, r1, fp, lsl r9
    4b40:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    4b44:	stmib	sp, {r0, r3, r4, r5, r6, sl, lr}^
    4b48:			; <UNDEFINED> instruction: 0xf7fd4500
    4b4c:			; <UNDEFINED> instruction: 0xf000e8d2
    4b50:	tstcs	r1, fp, lsl lr	; <UNPREDICTABLE>
    4b54:			; <UNDEFINED> instruction: 0xf04f1e02
    4b58:	svclt	0x00180000
    4b5c:			; <UNDEFINED> instruction: 0xf0022201
    4b60:	ldmdbmi	r3, {r0, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    4b64:	strtmi	r2, [r8], -r5, lsl #4
    4b68:			; <UNDEFINED> instruction: 0xf7fc4479
    4b6c:	ldrtmi	lr, [fp], -r2, lsr #31
    4b70:			; <UNDEFINED> instruction: 0xf7ff4632
    4b74:	stmdbmi	pc, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    4b78:	strtmi	r2, [r8], -r5, lsl #4
    4b7c:			; <UNDEFINED> instruction: 0xf7fc4479
    4b80:	ldmib	r4, {r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}^
    4b84:			; <UNDEFINED> instruction: 0xf7ff2302
    4b88:	stmdbmi	fp, {r0, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    4b8c:	andcs	r4, r5, #40, 12	; 0x2800000
    4b90:			; <UNDEFINED> instruction: 0xf7fc4479
    4b94:	ldmib	r4, {r1, r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}^
    4b98:			; <UNDEFINED> instruction: 0xf7ff2304
    4b9c:	ldrb	pc, [r6, r3, lsr #30]	; <UNPREDICTABLE>
    4ba0:	muleq	r1, r8, r2
    4ba4:	ldrdeq	r0, [r0], -r8
    4ba8:	andeq	sp, r1, r2, lsl r8
    4bac:	andeq	r5, r0, r8, ror r7
    4bb0:	andeq	r5, r0, r4, ror #14
    4bb4:	andeq	r5, r0, r8, ror r7
    4bb8:	andeq	r5, r0, ip, lsl #15
    4bbc:			; <UNDEFINED> instruction: 0xf7fdb508
    4bc0:			; <UNDEFINED> instruction: 0x4602e8f8
    4bc4:	b	14963f8 <fchmod@plt+0x1494558>
    4bc8:	andle	r0, ip, r3, lsl #2
    4bcc:	ldrbtmi	r4, [r9], #-2314	; 0xfffff6f6
    4bd0:	movwcs	lr, #2497	; 0x9c1
    4bd4:	andcs	r4, r0, r9, lsl #22
    4bd8:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    4bdc:	smlabteq	r2, r3, r9, lr
    4be0:	smlabteq	r4, r3, r9, lr
    4be4:	blmi	1b400c <fchmod@plt+0x1b216c>
    4be8:	andvs	pc, r0, pc, asr #32
    4bec:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    4bf0:	smlabteq	r0, r3, r9, lr
    4bf4:	svclt	0x0000e7ee
    4bf8:	andeq	sp, r1, r6, ror #14
    4bfc:	andeq	sp, r1, sl, asr r7
    4c00:	andeq	sp, r1, r6, asr #14
    4c04:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    4c08:	bcs	5ec78 <fchmod@plt+0x5cdd8>
    4c0c:	andsvs	fp, r8, r8, lsl pc
    4c10:	svclt	0x00004770
    4c14:	andeq	sp, r1, r6, asr #14
    4c18:	andcs	r4, r1, #2048	; 0x800
    4c1c:	tstvc	sl, fp, ror r4
    4c20:	svclt	0x00004770
    4c24:	andeq	sp, r1, r0, lsr r7
    4c28:	andcs	r4, r1, #2048	; 0x800
    4c2c:	andsvs	r4, sl, fp, ror r4
    4c30:	svclt	0x00004770
    4c34:	andeq	sp, r1, r0, lsr r7
    4c38:			; <UNDEFINED> instruction: 0xf8df4b1c
    4c3c:	ldrbtmi	ip, [fp], #-116	; 0xffffff8c
    4c40:			; <UNDEFINED> instruction: 0x4604b570
    4c44:	strmi	r4, [r1], -lr, lsl #12
    4c48:	ldrbtmi	r6, [ip], #2136	; 0x858
    4c4c:	addlt	r4, r4, r9, lsl fp
    4c50:			; <UNDEFINED> instruction: 0x466a4615
    4c54:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    4c58:	movwls	r6, #14363	; 0x381b
    4c5c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    4c60:	svc	0x0082f7fc
    4c64:	bmi	5578bc <fchmod@plt+0x555a1c>
    4c68:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    4c6c:	stmiblt	fp, {r0, r1, r3, r4, fp, sp, lr}
    4c70:	movwcs	lr, #2525	; 0x9dd
    4c74:	movwcs	lr, #2502	; 0x9c6
    4c78:	movwcs	lr, #2516	; 0x9d4
    4c7c:	movwcs	lr, #2501	; 0x9c5
    4c80:	blmi	3174c4 <fchmod@plt+0x315624>
    4c84:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    4c88:	blls	decf8 <fchmod@plt+0xdce58>
    4c8c:	qaddle	r4, sl, sl
    4c90:	ldcllt	0, cr11, [r0, #-16]!
    4c94:	ldrdeq	lr, [r0, -r4]
    4c98:	movwcs	lr, #2525	; 0x9dd
    4c9c:	smlabteq	r0, r6, r9, lr
    4ca0:	movwcs	lr, #2501	; 0x9c5
    4ca4:			; <UNDEFINED> instruction: 0xf7fce7ec
    4ca8:	svclt	0x0000ef16
    4cac:	andeq	sp, r1, lr, lsl r7
    4cb0:	andeq	r9, r1, sl, ror #2
    4cb4:	andeq	r0, r0, r0, ror #3
    4cb8:	andeq	r9, r1, ip, asr #2
    4cbc:	andeq	r0, r0, r4, asr #4
    4cc0:	andeq	r9, r1, r0, lsr r1
    4cc4:	ldrblt	r4, [r0, #2848]!	; 0xb20
    4cc8:	cfstrs	mvf4, [sp, #-492]!	; 0xfffffe14
    4ccc:	ldmib	r3, {r1, r8, r9, fp, pc}^
    4cd0:	b	159e8f0 <fchmod@plt+0x159ca50>
    4cd4:	addlt	r0, r5, r7, lsl #4
    4cd8:	andcs	fp, r1, #12, 30	; 0x30
    4cdc:	addmi	r2, pc, #0, 4
    4ce0:	addmi	fp, r6, #8, 30
    4ce4:			; <UNDEFINED> instruction: 0xf042bf38
    4ce8:			; <UNDEFINED> instruction: 0xb12a0201
    4cec:	ldrbtmi	r4, [r8], #-2071	; 0xfffff7e9
    4cf0:	ldc	0, cr11, [sp], #20
    4cf4:			; <UNDEFINED> instruction: 0xbdf08b02
    4cf8:	streq	pc, [r8], #-259	; 0xfffffefd
    4cfc:	stc2	0, cr15, [r4], {4}
    4d00:	ldrbtmi	r4, [sp], #-3347	; 0xfffff2ed
    4d04:	strmi	r4, [fp], -r2, lsl #12
    4d08:			; <UNDEFINED> instruction: 0x46394630
    4d0c:	blcs	63fe20 <fchmod@plt+0x63df80>
    4d10:	ldc2l	0, cr15, [sl], #-16
    4d14:	andcs	r2, r1, #16, 6	; 0x40000000
    4d18:	cfstr64	mvdx9, [r1], {-0}
    4d1c:			; <UNDEFINED> instruction: 0x46200b16
    4d20:	mcr	6, 4, r4, cr8, cr9, {0}
    4d24:	vldr	d7, [pc, #24]	; 4d44 <fchmod@plt+0x2ea4>
    4d28:	vmul.f64	d6, d7, d6
    4d2c:	vstr	d7, [sp, #24]
    4d30:			; <UNDEFINED> instruction: 0xf7fd7b02
    4d34:			; <UNDEFINED> instruction: 0x4620e8b0
    4d38:	ldc	0, cr11, [sp], #20
    4d3c:			; <UNDEFINED> instruction: 0xbdf08b02
    4d40:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
    4d44:			; <UNDEFINED> instruction: 0x4058f999
    4d48:	muleq	r1, r4, r6
    4d4c:	andeq	r5, r0, r2, asr #15
    4d50:			; <UNDEFINED> instruction: 0x000057b6
    4d54:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
    4d58:	ldrblt	r2, [r0, #768]!	; 0x300
    4d5c:			; <UNDEFINED> instruction: 0xf004b085
    4d60:			; <UNDEFINED> instruction: 0xf245fc89
    4d64:	vrsra.s64	q8, q15, #64
    4d68:	cdpne	3, 4, cr2, cr2, cr5, {1}
    4d6c:	ldmdale	r8!, {r1, r3, r4, r7, r9, lr}
    4d70:	orreq	pc, r9, #72, 12	; 0x4800000
    4d74:	orreq	pc, r8, #200, 12	; 0xc800000
    4d78:	svcvs	0x0061f5b0
    4d7c:	ldrteq	pc, [ip], -pc, asr #32	; <UNPREDICTABLE>
    4d80:	strcs	pc, [r0, #-2979]	; 0xfffff45d
    4d84:	ldrbne	lr, [r5, #-2639]	; 0xfffff5b1
    4d88:	ldreq	pc, [r5, -r6, lsl #22]
    4d8c:	ldmdami	r7, {r0, r4, r9, ip, lr, pc}
    4d90:	cdpmi	3, 1, cr2, cr7, cr11, {0}
    4d94:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    4d98:			; <UNDEFINED> instruction: 0xf1002201
    4d9c:	ldrbtmi	r0, [lr], #-1056	; 0xfffffbe0
    4da0:	strpl	lr, [r1, -sp, asr #19]
    4da4:	strls	r4, [r0], -r0, lsr #12
    4da8:	ldmda	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4dac:	andlt	r4, r5, r0, lsr #12
    4db0:	blx	fe8f457a <fchmod@plt+0xfe8f26da>
    4db4:	stmdami	pc, {r0, r2, r9, ip, sp}	; <UNPREDICTABLE>
    4db8:	strls	r2, [r3, -fp, lsl #6]
    4dbc:			; <UNDEFINED> instruction: 0x46194478
    4dc0:	strteq	pc, [r0], #-256	; 0xffffff00
    4dc4:	ldmdbeq	r2, {r2, r3, fp, lr}^
    4dc8:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    4dcc:	strtmi	r0, [r0], -r0, lsl #4
    4dd0:	ldrpl	pc, [r2, #-2822]	; 0xfffff4fa
    4dd4:	strls	r2, [r2, #-513]	; 0xfffffdff
    4dd8:	ldmda	ip, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    4ddc:	andlt	r4, r5, r0, lsr #12
    4de0:	stmdami	r6, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    4de4:	andlt	r4, r5, r8, ror r4
    4de8:	svclt	0x0000bdf0
    4dec:	andeq	sp, r1, r6, asr #11
    4df0:	andeq	r5, r0, r2, lsr r7
    4df4:	andeq	sp, r1, r0, lsr #11
    4df8:	strdeq	r5, [r0], -r8
    4dfc:	andeq	r5, r0, r0, ror #14
    4e00:	svcmi	0x00f0e92d
    4e04:	stcmi	6, cr4, [ip], #576	; 0x240
    4e08:	stc	6, cr4, [sp, #-612]!	; 0xfffffd9c
    4e0c:	ldrbtmi	r8, [ip], #-2818	; 0xfffff4fe
    4e10:	blge	1bf568 <fchmod@plt+0x1bd6c8>
    4e14:	b	16b1030 <fchmod@plt+0x16af190>
    4e18:	svclt	0x000c020b
    4e1c:	movwcs	r2, #769	; 0x301
    4e20:	svclt	0x0008458b
    4e24:	svclt	0x00384582
    4e28:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    4e2c:	stmiami	r3!, {r0, r1, r4, r5, r8, ip, sp, pc}
    4e30:	andlt	r4, r5, r8, ror r4
    4e34:	blhi	c0130 <fchmod@plt+0xbe290>
    4e38:	svchi	0x00f0e8bd
    4e3c:	strmi	r2, [r6], -r0, lsl #18
    4e40:			; <UNDEFINED> instruction: 0xf5b0bf08
    4e44:	strmi	r2, [pc], -r0, lsl #30
    4e48:	movwcs	fp, #7988	; 0x1f34
    4e4c:			; <UNDEFINED> instruction: 0xf1b92300
    4e50:	svclt	0x00080f00
    4e54:	svcpl	0x00faf5b8
    4e58:			; <UNDEFINED> instruction: 0xf043bf38
    4e5c:	blcs	5a68 <fchmod@plt+0x3bc8>
    4e60:	bl	feeb9450 <fchmod@plt+0xfeeb75b0>
    4e64:	bl	1ac4e6c <fchmod@plt+0x1ac2fcc>
    4e68:			; <UNDEFINED> instruction: 0xf0040101
    4e6c:	strmi	pc, [r2], -sp, asr #23
    4e70:	strbmi	r4, [r0], -fp, lsl #12
    4e74:	mcrr	6, 4, r4, r3, cr9
    4e78:			; <UNDEFINED> instruction: 0xf0042b18
    4e7c:	vldr	d15, [pc, #788]	; 5198 <fchmod@plt+0x32f8>
    4e80:	mcrr	11, 8, r6, r1, cr12
    4e84:			; <UNDEFINED> instruction: 0x46300b15
    4e88:	mcr	6, 4, r4, cr5, cr9, {1}
    4e8c:	vmul.f64	d7, d8, d6
    4e90:			; <UNDEFINED> instruction: 0xf0048b07
    4e94:	mcrr	11, 11, pc, r1, cr9	; <UNPREDICTABLE>
    4e98:	vdup.32	d8, r0
    4e9c:	vmov.f64	d23, #199	; 0xbe380000 -0.1796875
    4ea0:	vnmla.f64	d7, d23, d7
    4ea4:	bcs	f8ec <fchmod@plt+0xda4c>
    4ea8:	bcs	2b8fb4 <fchmod@plt+0x2b7114>
    4eac:	bcs	cbb3b4 <fchmod@plt+0xcb9514>
    4eb0:	vmul.i8	<illegal reg q14.5>, q0, q14
    4eb4:	addsmi	r2, sl, #939524097	; 0x38000001
    4eb8:			; <UNDEFINED> instruction: 0xf640d955
    4ebc:	addsmi	r5, sl, #212, 6	; 0x50000003
    4ec0:	addhi	pc, ip, r0, asr #4
    4ec4:	movtcs	pc, #34376	; 0x8648	; <UNPREDICTABLE>
    4ec8:	vqsub.s8	d20, d16, d10
    4ecc:	vqadd.s8	d24, d20, d13
    4ed0:	vbic.i32	<illegal reg q9.5>, #0	; 0x00000000
    4ed4:	addsmi	r0, sl, #67108864	; 0x4000000
    4ed8:	adchi	pc, fp, r0, asr #4
    4edc:	mvnseq	pc, #536870916	; 0x20000004
    4ee0:	movweq	pc, #53952	; 0xd2c0	; <UNPREDICTABLE>
    4ee4:	vqsub.s8	d20, d16, d10
    4ee8:	vst4.32	{d24-d27}, [pc :256]!
    4eec:	vsubw.s8	q11, q0, d24
    4ef0:	addsmi	r5, sl, #-1811939328	; 0x94000000
    4ef4:	adcshi	pc, r3, r0, lsl #4
    4ef8:	adccc	pc, r8, #8388608	; 0x800000
    4efc:	strpl	pc, [r7, #-580]	; 0xfffffdbc
    4f00:	rsbsne	pc, pc, #536870912	; 0x20000000
    4f04:	strcs	pc, [lr, #-716]!	; 0xfffffd34
    4f08:	movwcs	r4, #47213	; 0xb86d
    4f0c:	strcs	pc, [r2, #-2981]	; 0xfffff45b
    4f10:			; <UNDEFINED> instruction: 0xf1004478
    4f14:	cdpmi	4, 6, cr0, cr11, cr12, {1}
    4f18:	andcs	r4, r1, #26214400	; 0x1900000
    4f1c:			; <UNDEFINED> instruction: 0x4620447e
    4f20:	stceq	6, cr9, [sp], #-0
    4f24:			; <UNDEFINED> instruction: 0xf7fc9501
    4f28:			; <UNDEFINED> instruction: 0x4620efb6
    4f2c:	andcs	lr, r1, #33816576	; 0x2040000
    4f30:	movwcs	r4, #47205	; 0xb865
    4f34:	ldrmi	r4, [r9], -r5, ror #26
    4f38:	andls	r4, r1, #120, 8	; 0x78000000
    4f3c:	strteq	pc, [ip], #-256	; 0xffffff00
    4f40:	andcs	r4, r1, #2097152000	; 0x7d000000
    4f44:	strtmi	r9, [r0], -r0, lsl #10
    4f48:	svc	0x00a4f7fc
    4f4c:	andlt	r4, r5, r0, lsr #12
    4f50:	blhi	c024c <fchmod@plt+0xbe3ac>
    4f54:	svchi	0x00f0e8bd
    4f58:	ldrbtmi	r4, [r8], #-2141	; 0xfffff7a3
    4f5c:	ldc	0, cr11, [sp], #20
    4f60:	pop	{r1, r8, r9, fp, pc}
    4f64:	andcc	r8, r9, #240, 30	; 0x3c0
    4f68:	bicmi	pc, sp, #76, 12	; 0x4c00000
    4f6c:	bicmi	pc, ip, #204, 12	; 0xcc00000
    4f70:			; <UNDEFINED> instruction: 0xf6484958
    4f74:	strtcc	r0, [ip], #-1417	; 0xfffffa77
    4f78:	andcc	pc, r2, #166912	; 0x28c00
    4f7c:	streq	pc, [r8, #1736]	; 0x6c8
    4f80:	ldrcs	r2, [ip, -sl, lsl #12]!
    4f84:	ldrbtmi	r2, [r9], #-779	; 0xfffffcf5
    4f88:	ldmeq	r2, {r8, ip, pc}^
    4f8c:			; <UNDEFINED> instruction: 0xf602fb06
    4f90:	ldrmi	r4, [r9], -r0, lsr #12
    4f94:	blx	fe94d7a2 <fchmod@plt+0xfe94b902>
    4f98:	stmdbeq	sp!, {r1, r2, r8, sl, lr, pc}^
    4f9c:	blx	1ea3aa <fchmod@plt+0x1e850a>
    4fa0:	strls	r6, [r2, #-1301]	; 0xfffffaeb
    4fa4:	svc	0x0076f7fc
    4fa8:	strb	r4, [r2, -r0, lsr #12]
    4fac:			; <UNDEFINED> instruction: 0xf64c3204
    4fb0:			; <UNDEFINED> instruction: 0xf6cc45cd
    4fb4:	strtcc	r4, [ip], #-1484	; 0xfffffa34
    4fb8:	movwcs	r4, #47431	; 0xb947
    4fbc:	strcs	pc, [r2, #-2981]	; 0xfffff45b
    4fc0:			; <UNDEFINED> instruction: 0x46204479
    4fc4:			; <UNDEFINED> instruction: 0xf0259100
    4fc8:	ldrmi	r0, [r9], -r3, lsl #12
    4fcc:	bl	18d7d8 <fchmod@plt+0x18b938>
    4fd0:	strls	r0, [r1, #-1429]	; 0xfffffa6b
    4fd4:	svc	0x005ef7fc
    4fd8:	str	r4, [sl, -r0, lsr #12]!
    4fdc:	ldreq	pc, [fp, #-258]!	; 0xfffffefe
    4fe0:	orreq	pc, r9, r8, asr #12
    4fe4:	orreq	pc, r8, r8, asr #13
    4fe8:	bmi	f120a0 <fchmod@plt+0xf10200>
    4fec:	blx	fe84dc22 <fchmod@plt+0xfe84bd82>
    4ff0:	ldrbtmi	r1, [sl], #-1285	; 0xfffffafb
    4ff4:	andls	r4, r0, #32, 12	; 0x2000000
    4ff8:	andcs	r4, r1, #26214400	; 0x1900000
    4ffc:	strls	r0, [r1, #-2413]	; 0xfffff693
    5000:	svc	0x0048f7fc
    5004:	ldr	r4, [r4, -r0, lsr #12]
    5008:	subscs	pc, r7, #536870912	; 0x20000000
    500c:			; <UNDEFINED> instruction: 0x13b5f248
    5010:	movtcc	pc, #59073	; 0xe6c1	; <UNPREDICTABLE>
    5014:			; <UNDEFINED> instruction: 0xf6484932
    5018:	strtcc	r0, [ip], #-1417	; 0xfffffa77
    501c:	andcc	pc, r2, #166912	; 0x28c00
    5020:			; <UNDEFINED> instruction: 0xf6c84479
    5024:	strcs	r0, [sl], -r8, lsl #11
    5028:	movwcs	r2, #46908	; 0xb73c
    502c:	ldmibeq	r2, {r8, ip, pc}
    5030:			; <UNDEFINED> instruction: 0xf602e7ac
    5034:	vrshl.s8	d22, d15, d11
    5038:	vmla.f<illegal width 8>	d19, d25, d1[1]
    503c:	strtcc	r1, [ip], #-418	; 0xfffffe5e
    5040:	movwcs	r4, #47656	; 0xba28
    5044:	strne	pc, [r5, #-2977]	; 0xfffff45f
    5048:			; <UNDEFINED> instruction: 0x4620447a
    504c:	ldrmi	r9, [r9], -r0, lsl #4
    5050:	sbcsmi	r2, sp, r1, lsl #4
    5054:			; <UNDEFINED> instruction: 0xf7fc9501
    5058:	qadd16mi	lr, r0, lr
    505c:	stmdami	r2!, {r0, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    5060:	uxtab	r4, r6, r8, ror #8
    5064:	strvs	pc, [pc, #-1538]	; 4a6a <fchmod@plt+0x2bca>
    5068:	biccc	pc, r5, #-1342177276	; 0xb0000004
    506c:			; <UNDEFINED> instruction: 0x13a2f2c9
    5070:	adccs	pc, fp, #77594624	; 0x4a00000
    5074:	adccs	pc, sl, #211812352	; 0xca00000
    5078:	blx	fe8cece2 <fchmod@plt+0xfe8cce42>
    507c:	movwcs	r3, #46341	; 0xb505
    5080:			; <UNDEFINED> instruction: 0x46194c1a
    5084:	ldrbtmi	r4, [ip], #-2074	; 0xfffff7e6
    5088:	ldrbtmi	r3, [r8], #-1068	; 0xfffffbd4
    508c:	ldrdls	r4, [r0], -sp
    5090:	blx	fe89691a <fchmod@plt+0xfe894a7a>
    5094:	andcs	r2, r1, #5242880	; 0x500000
    5098:			; <UNDEFINED> instruction: 0x96010936
    509c:	ldrpl	pc, [r6, #-2823]	; 0xfffff4f9
    50a0:			; <UNDEFINED> instruction: 0xf7fc9502
    50a4:			; <UNDEFINED> instruction: 0x4620eef8
    50a8:	svclt	0x0000e6c3
    50ac:	andhi	pc, r0, pc, lsr #7
    50b0:	andeq	r0, r0, r0
    50b4:	addmi	r4, pc, r0
    50b8:	andeq	sp, r1, lr, asr #10
    50bc:	andeq	r5, r0, r4, lsl r7
    50c0:	andeq	sp, r1, ip, asr #8
    50c4:	strdeq	r5, [r0], -r8
    50c8:	andeq	sp, r1, r4, lsr #8
    50cc:	muleq	r0, r8, r5
    50d0:	andeq	r5, r0, sl, ror #11
    50d4:	andeq	r5, r0, sl, asr r5
    50d8:	andeq	r5, r0, r8, lsl r5
    50dc:	strdeq	r5, [r0], -sl
    50e0:	ldrdeq	r5, [r0], -r4
    50e4:			; <UNDEFINED> instruction: 0x000054b8
    50e8:	andeq	r5, r0, r4, ror #9
    50ec:	ldrdeq	sp, [r1], -r6
    50f0:	andeq	r5, r0, lr, ror r4
    50f4:	mvnsmi	lr, #737280	; 0xb4000
    50f8:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
    50fc:	ldrmi	r8, [pc], -r2, lsl #22
    5100:	ldrd	pc, [r4, -pc]
    5104:			; <UNDEFINED> instruction: 0xf8df2304
    5108:	strmi	ip, [r8], r4, lsl #2
    510c:	cfstrdmi	mvd4, [r0], {254}	; 0xfe
    5110:	strmi	fp, [r1], fp, lsl #1
    5114:			; <UNDEFINED> instruction: 0xf89d447c
    5118:	ldrtcc	r5, [r8], #-80	; 0xffffffb0
    511c:			; <UNDEFINED> instruction: 0xf04f2d00
    5120:	strls	r0, [r1, #-1280]	; 0xfffffb00
    5124:	andcs	fp, r0, #20, 30	; 0x50
    5128:	strls	r2, [r0, #-514]	; 0xfffffdfe
    512c:			; <UNDEFINED> instruction: 0xf85e9205
    5130:			; <UNDEFINED> instruction: 0xf8dcc00c
    5134:			; <UNDEFINED> instruction: 0xf8cdc000
    5138:			; <UNDEFINED> instruction: 0xf04fc024
    513c:	strls	r0, [r7], #-3072	; 0xfffff400
    5140:	strls	r2, [r8], #-1152	; 0xfffffb80
    5144:			; <UNDEFINED> instruction: 0xfff8f001
    5148:	ldrtmi	r9, [r9], -r5, lsl #20
    514c:	strls	r2, [r0, #-772]	; 0xfffffcfc
    5150:	strls	r2, [r1, #-1281]	; 0xfffffaff
    5154:	ldrtmi	r4, [r0], -r4, lsl #12
    5158:			; <UNDEFINED> instruction: 0xffeef001
    515c:	strtmi	r4, [r3], -sp, lsr #20
    5160:	ldrbtmi	sl, [sl], #-2312	; 0xfffff6f8
    5164:	stmdage	r7, {ip, pc}
    5168:			; <UNDEFINED> instruction: 0xffa4f001
    516c:	movweq	lr, #31318	; 0x7a56
    5170:	ldmib	sp, {r1, r2, r3, r4, r8, ip, lr, pc}^
    5174:	strge	r0, [r2, -r7, lsl #2]!
    5178:			; <UNDEFINED> instruction: 0x6700e9d7
    517c:	mvnscc	pc, #79	; 0x4f
    5180:	andcs	r4, r1, #9472	; 0x2500
    5184:	stmib	sp, {r2, r3, r4, r5, r6, sl, lr}^
    5188:	strls	r6, [r0], #-1794	; 0xfffff8fe
    518c:	mcr	7, 4, pc, cr2, cr12, {7}	; <UNPREDICTABLE>
    5190:	blmi	797a20 <fchmod@plt+0x795b80>
    5194:	stmdami	r2!, {r1, r3, r4, r5, r6, sl, lr}
    5198:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
    519c:	ldmdavs	sl, {r3, r4, r5, ip, sp}
    51a0:	subsmi	r9, sl, r9, lsl #22
    51a4:	andlt	sp, fp, r8, lsr #2
    51a8:	blhi	c04a4 <fchmod@plt+0xbe604>
    51ac:	mvnshi	lr, #12386304	; 0xbd0000
    51b0:	strbmi	r4, [r1], -r8, asr #12
    51b4:	blx	a411cc <fchmod@plt+0xa3f32c>
    51b8:	strmi	r4, [fp], -r2, lsl #12
    51bc:			; <UNDEFINED> instruction: 0x46394630
    51c0:	blcs	6402d4 <fchmod@plt+0x63e434>
    51c4:	blx	8411dc <fchmod@plt+0x83f33c>
    51c8:	bleq	5c02d4 <fchmod@plt+0x5be434>
    51cc:	ldrdeq	lr, [r7, -sp]
    51d0:	blvc	1c0bf8 <fchmod@plt+0x1bed58>
    51d4:	blvs	2c0858 <fchmod@plt+0x2be9b8>
    51d8:	blvc	ff1c0cb0 <fchmod@plt+0xff1bee10>
    51dc:	blx	440da8 <fchmod@plt+0x43ef08>
    51e0:	ldcmi	12, cr13, [r0], {201}	; 0xc9
    51e4:	stc	6, cr4, [sp, #168]	; 0xa8
    51e8:			; <UNDEFINED> instruction: 0xf04f7b02
    51ec:	ldrbtmi	r3, [ip], #-1023	; 0xfffffc01
    51f0:			; <UNDEFINED> instruction: 0xf7fc9400
    51f4:			; <UNDEFINED> instruction: 0xe7cbee50
    51f8:	stcl	7, cr15, [ip], #-1008	; 0xfffffc10
    51fc:	andhi	pc, r0, pc, lsr #7
    5200:	ldc	8, cr6, [r1, #460]	; 0x1cc
    5204:	eormi	pc, r3, ip, ror pc	; <UNPREDICTABLE>
    5208:	andeq	r8, r1, r8, lsr #25
    520c:	andeq	r0, r0, r0, ror #3
    5210:	andeq	sp, r1, r8, asr #4
    5214:			; <UNDEFINED> instruction: 0x000053ba
    5218:	andeq	r5, r0, r0, lsr #7
    521c:	andeq	r8, r1, r0, lsr #24
    5220:	andeq	sp, r1, r2, asr #3
    5224:	andeq	r5, r0, lr, lsr r3
    5228:			; <UNDEFINED> instruction: 0x4615b570
    522c:	blhi	c06e8 <fchmod@plt+0xbe848>
    5230:	addlt	r4, r6, ip, lsl r6
    5234:			; <UNDEFINED> instruction: 0xf9e8f004
    5238:	strmi	r4, [fp], -r2, lsl #12
    523c:	strtmi	r4, [r1], -r8, lsr #12
    5240:	blcs	640354 <fchmod@plt+0x63e4b4>
    5244:			; <UNDEFINED> instruction: 0xf9e0f004
    5248:	blvs	a008cc <fchmod@plt+0x9fea2c>
    524c:	blpl	a408d0 <fchmod@plt+0xa3ea30>
    5250:	bleq	60035c <fchmod@plt+0x5fe4bc>
    5254:	blvs	1c0af8 <fchmod@plt+0x1bec58>
    5258:	blvc	1c0c80 <fchmod@plt+0x1bede0>
    525c:	blvc	ff180d34 <fchmod@plt+0xff17ee94>
    5260:	blx	440e2c <fchmod@plt+0x43ef8c>
    5264:	ldc	13, cr13, [pc, #84]	; 52c0 <fchmod@plt+0x3420>
    5268:	vmul.f64	d6, d7, d20
    526c:	vmov.f64	d7, #70	; 0x3e300000  0.1718750
    5270:	vsqrt.f64	d23, d5
    5274:	vpushle	{s30-s45}
    5278:	blvc	1c0b1c <fchmod@plt+0x1bec7c>
    527c:	blvc	ff180d54 <fchmod@plt+0xff17eeb4>
    5280:	blx	440e4c <fchmod@plt+0x43efac>
    5284:	stmdami	r0!, {r1, r3, r5, r8, sl, fp, ip, lr, pc}
    5288:	andlt	r4, r6, r8, ror r4
    528c:	blhi	c0588 <fchmod@plt+0xbe6e8>
    5290:	mrcmi	13, 0, fp, cr14, cr0, {3}
    5294:	cfldrs	mvf4, [pc, #504]	; 5494 <fchmod@plt+0x35f4>
    5298:	tstcs	r0, #26624	; 0x6800
    529c:	andcs	r4, r1, #28, 16	; 0x1c0000
    52a0:			; <UNDEFINED> instruction: 0x46194d1c
    52a4:	cfstrs	mvf4, [sp, #480]	; 0x1e0
    52a8:			; <UNDEFINED> instruction: 0xf1007b02
    52ac:	ldrbtmi	r0, [sp], #-1208	; 0xfffffb48
    52b0:	cdp	6, 11, cr9, cr4, cr4, {0}
    52b4:	strls	r7, [r0, #-3014]	; 0xfffff43a
    52b8:	cdp	6, 15, cr4, cr1, cr0, {1}
    52bc:	svclt	0x00d4fa10
    52c0:	strcs	r4, [r0, #-1557]	; 0xfffff9eb
    52c4:			; <UNDEFINED> instruction: 0xf7fc9501
    52c8:	strtmi	lr, [r0], -r6, ror #27
    52cc:	ldc	0, cr11, [sp], #24
    52d0:	vldmdblt	r0!, {d24}
    52d4:	ldrbtmi	r4, [lr], #-3600	; 0xfffff1f0
    52d8:	ldrb	r3, [ip, r8, lsl #12]
    52dc:	ldrbtmi	r4, [lr], #-3599	; 0xfffff1f1
    52e0:	bfi	r3, r0, #12, #13
    52e4:	andhi	pc, r0, pc, lsr #7
    52e8:	rscsle	sl, r1, #252, 18	; 0x3f0000
    52ec:	svccc	0x00f0624d
    52f0:	andeq	r0, r0, r0
    52f4:	addmi	r3, pc, r0, lsl #16
    52f8:	andeq	r0, r0, r0
    52fc:	svccc	0x00500000
    5300:	stclgt	12, cr12, [ip], {205}	; 0xcd
    5304:	eormi	ip, r3, ip, asr #25
    5308:			; <UNDEFINED> instruction: 0x000052bc
    530c:	muleq	r0, r0, fp
    5310:	strheq	sp, [r1], -r8
    5314:	andeq	r5, r0, r6, lsl #5
    5318:	andeq	r6, r0, lr, asr #22
    531c:	andeq	r6, r0, r6, asr #22
    5320:	addlt	fp, r2, r0, lsl r5
    5324:	blmi	a583cc <fchmod@plt+0xa5652c>
    5328:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    532c:	blcs	233a0 <fchmod@plt+0x21500>
    5330:	blmi	9f9804 <fchmod@plt+0x9f7964>
    5334:			; <UNDEFINED> instruction: 0xf8d3447b
    5338:	bcs	4d660 <fchmod@plt+0x4b7c0>
    533c:	bmi	979758 <fchmod@plt+0x9778b8>
    5340:	ldrdne	pc, [ip], #131	; 0x83
    5344:	addsmi	r5, r9, #10682368	; 0xa30000
    5348:			; <UNDEFINED> instruction: 0xf001d027
    534c:	blmi	8c41a8 <fchmod@plt+0x8c2308>
    5350:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    5354:	eorle	r2, lr, r3, lsl #22
    5358:	stmiapl	r3!, {r5, r8, r9, fp, lr}^
    535c:	blmi	81f3d4 <fchmod@plt+0x81d534>
    5360:			; <UNDEFINED> instruction: 0xf893447b
    5364:	bllt	14d16ac <fchmod@plt+0x14cf80c>
    5368:	tstcs	r1, lr, lsl sl
    536c:			; <UNDEFINED> instruction: 0xf8d2447a
    5370:			; <UNDEFINED> instruction: 0xf8d200c8
    5374:			; <UNDEFINED> instruction: 0xf88230cc
    5378:			; <UNDEFINED> instruction: 0xf88210d0
    537c:			; <UNDEFINED> instruction: 0xf8d210d1
    5380:	stmdblt	r0!, {r2, r4, r6, r7, sp}^
    5384:	strtmi	r9, [r0], -r0, lsl #4
    5388:	ldrbtmi	r4, [sl], #-2583	; 0xfffff5e9
    538c:	ldc	7, cr15, [ip], #1008	; 0x3f0
    5390:	pop	{r1, ip, sp, pc}
    5394:			; <UNDEFINED> instruction: 0xf0014010
    5398:	andlt	fp, r2, fp, lsl #23
    539c:	stmib	sp, {r4, r8, sl, fp, ip, sp, pc}^
    53a0:	strtmi	r2, [r0], -r0
    53a4:	ldrbtmi	r4, [sl], #-2577	; 0xfffff5ef
    53a8:	stc	7, cr15, [lr], #1008	; 0x3f0
    53ac:	pop	{r1, ip, sp, pc}
    53b0:			; <UNDEFINED> instruction: 0xf0014010
    53b4:	blmi	3b41b0 <fchmod@plt+0x3b2310>
    53b8:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    53bc:	strtmi	lr, [r1], -pc, asr #15
    53c0:			; <UNDEFINED> instruction: 0xf7fc200a
    53c4:			; <UNDEFINED> instruction: 0xe7cfecde
    53c8:	andeq	r8, r1, ip, lsl #21
    53cc:	ldrdeq	r0, [r0], -r8
    53d0:	andeq	sp, r1, r8, lsr #32
    53d4:	andeq	r0, r0, r4, lsl r2
    53d8:	andeq	r0, r0, r4, asr #4
    53dc:	strdeq	r0, [r0], -ip
    53e0:	strdeq	ip, [r1], -ip	; <UNPREDICTABLE>
    53e4:	strdeq	ip, [r1], -r0
    53e8:			; <UNDEFINED> instruction: 0x000051b2
    53ec:	andeq	r5, r0, r2, lsr #3
    53f0:	andeq	r0, r0, r4, lsr #4
    53f4:	ldrbmi	lr, [r0, sp, lsr #18]!
    53f8:	stcmi	0, cr11, [r2, #584]!	; 0x248
    53fc:	blmi	fe896c14 <fchmod@plt+0xfe894d74>
    5400:	ldrbtmi	sl, [sp], #-2574	; 0xfffff5f2
    5404:	stmdbge	ip, {r0, r5, r7, r9, sl, fp, lr}
    5408:	stmiapl	fp!, {r1, r3, fp, sp, pc}^
    540c:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    5410:			; <UNDEFINED> instruction: 0xf04f9311
    5414:			; <UNDEFINED> instruction: 0xf7ff0300
    5418:	stccs	12, cr15, [r0], {15}
    541c:	addshi	pc, sp, r0, asr #32
    5420:	ldrbtmi	r4, [pc], #-3995	; 5428 <fchmod@plt+0x3588>
    5424:	smullscc	pc, r8, r7, r8	; <UNPREDICTABLE>
    5428:	cmnle	r0, r0, lsl #22
    542c:	movwcs	lr, #51677	; 0xc9dd
    5430:	subsle	r4, r0, r3, lsl r3
    5434:	movwcs	lr, #59869	; 0xe9dd
    5438:	suble	r4, ip, r3, lsl r3
    543c:			; <UNDEFINED> instruction: 0xf8ccf001
    5440:	strmi	r4, [sp], -r4, lsl #12
    5444:	blx	641452 <fchmod@plt+0x63f5b2>
    5448:	smullscc	pc, r9, r7, r8	; <UNPREDICTABLE>
    544c:	cmple	fp, r0, lsl #22
    5450:			; <UNDEFINED> instruction: 0x21014890
    5454:			; <UNDEFINED> instruction: 0xf8d74a90
    5458:	ldmdapl	r6!, {r2, r3, r6, r7, ip, sp}
    545c:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    5460:	mrrc	7, 15, pc, r2, cr12	; <UNPREDICTABLE>
    5464:	ldrdeq	lr, [sl, -sp]
    5468:	stc2	7, cr15, [ip], #-1020	; 0xfffffc04
    546c:	blcs	b63480 <fchmod@plt+0xb615e0>
    5470:	rscshi	pc, r2, r0, asr #32
    5474:	ldrdhi	pc, [r0], -r6
    5478:	ldmib	sp, {r0, r8, r9, sl, sp}^
    547c:	ldmib	sp, {r1, r2, r3, r8, r9, sp}^
    5480:	strls	r0, [r0, -ip, lsl #2]
    5484:	mrc2	7, 1, pc, cr6, cr15, {7}
    5488:			; <UNDEFINED> instruction: 0xf7fc4641
    548c:	movwcs	lr, #3290	; 0xcda
    5490:			; <UNDEFINED> instruction: 0xf64042ab
    5494:	svclt	0x000832b7
    5498:	andle	r4, lr, #536870922	; 0x2000000a
    549c:	ldmib	sp, {r0, r1, r3, r5, r9, sl, lr}^
    54a0:	strtmi	r0, [r2], -lr, lsl #2
    54a4:	mcr2	7, 6, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    54a8:	teqlt	r3, r3, lsl #16
    54ac:			; <UNDEFINED> instruction: 0x46034a7b
    54b0:	ldmdavs	r0!, {r0, r3, r4, r5, r9, sl, lr}
    54b4:			; <UNDEFINED> instruction: 0xf7fc447a
    54b8:	strtmi	lr, [r0], -r8, lsr #24
    54bc:			; <UNDEFINED> instruction: 0xf7ff4629
    54c0:	stmdavc	r3, {r0, r3, r6, sl, fp, ip, sp, lr, pc}
    54c4:			; <UNDEFINED> instruction: 0xf0402b00
    54c8:	ldmdavs	r1!, {r0, r1, r2, r3, r4, r5, r7, pc}
    54cc:			; <UNDEFINED> instruction: 0xf7fc200a
    54d0:			; <UNDEFINED> instruction: 0xf001ec58
    54d4:	bmi	1cc4090 <fchmod@plt+0x1cc21f0>
    54d8:	ldrbtmi	r4, [sl], #-2923	; 0xfffff495
    54dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    54e0:	subsmi	r9, sl, r1, lsl fp
    54e4:	sbchi	pc, fp, r0, asr #32
    54e8:	pop	{r1, r4, ip, sp, pc}
    54ec:			; <UNDEFINED> instruction: 0xf88787f0
    54f0:			; <UNDEFINED> instruction: 0xf00140d8
    54f4:			; <UNDEFINED> instruction: 0x4604f871
    54f8:			; <UNDEFINED> instruction: 0xf001460d
    54fc:			; <UNDEFINED> instruction: 0xf897fabd
    5500:	blcs	1186c <fchmod@plt+0xf9cc>
    5504:	addshi	pc, r5, r0
    5508:	ldrdeq	lr, [sl, -sp]
    550c:	blx	ff6c3512 <fchmod@plt+0xff6c1672>
    5510:	movwcs	lr, #59869	; 0xe9dd
    5514:	tstls	r0, r1, lsl #2
    5518:	ldmib	sp, {r1, r7, r9, sl, lr}^
    551c:			; <UNDEFINED> instruction: 0xf7ff010c
    5520:	movwcs	pc, #3561	; 0xde9	; <UNPREDICTABLE>
    5524:			; <UNDEFINED> instruction: 0xf64042ab
    5528:	svclt	0x000832b7
    552c:	strmi	r4, [r7], -r2, lsr #5
    5530:	ldmib	sp, {r1, r2, r4, r5, r6, r9, ip, lr, pc}^
    5534:	strtmi	r0, [r2], -lr, lsl #2
    5538:			; <UNDEFINED> instruction: 0xf7ff462b
    553c:			; <UNDEFINED> instruction: 0x4629fe75
    5540:	strtmi	r4, [r0], -r0, lsl #13
    5544:	stc2	7, cr15, [r6], {255}	; 0xff
    5548:	strtmi	r4, [r2], -r1, lsl #13
    554c:	ldrdeq	lr, [sl, -sp]
    5550:			; <UNDEFINED> instruction: 0xf7ff462b
    5554:			; <UNDEFINED> instruction: 0x4604fc55
    5558:	svcmi	0x0052e02f
    555c:	ldrbtmi	r2, [pc], #-768	; 5564 <fchmod@plt+0x36c4>
    5560:	sbcscc	pc, r8, r7, lsl #17
    5564:			; <UNDEFINED> instruction: 0xf838f001
    5568:	strmi	r4, [sp], -r4, lsl #12
    556c:	blx	fe141578 <fchmod@plt+0xfe13f6d8>
    5570:	smullscc	pc, r9, r7, r8	; <UNPREDICTABLE>
    5574:	rsbsle	r2, r7, r0, lsl #22
    5578:	movwcs	lr, #59869	; 0xe9dd
    557c:	tstls	r0, r1, lsl #2
    5580:	ldrdeq	lr, [ip, -sp]
    5584:	ldc2	7, cr15, [r6, #1020]!	; 0x3fc
    5588:	adcmi	r2, fp, #0, 6
    558c:	adcscc	pc, r7, #64, 12	; 0x4000000
    5590:	adcmi	fp, r2, #8, 30
    5594:	eorsle	r4, r6, #7340032	; 0x700000
    5598:	ldmib	sp, {r1, r5, r9, sl, lr}^
    559c:	strtmi	r0, [fp], -lr, lsl #2
    55a0:	ldrdge	pc, [r4, -pc]
    55a4:	mcr2	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    55a8:	ldrbtmi	r4, [sl], #1577	; 0x629
    55ac:	strtmi	r4, [r0], -r0, lsl #13
    55b0:	blx	ff4435b6 <fchmod@plt+0xff441716>
    55b4:	ldrbtmi	r4, [ip], #-3133	; 0xfffff3c3
    55b8:	blmi	d96fc4 <fchmod@plt+0xd95124>
    55bc:	ldrbmi	r2, [r0], -r6, lsl #2
    55c0:	ldmdavs	lr, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    55c4:			; <UNDEFINED> instruction: 0xffdef001
    55c8:	strmi	r2, [r3], -r3, lsr #2
    55cc:	movwls	r4, #38456	; 0x9638
    55d0:			; <UNDEFINED> instruction: 0xffd8f001
    55d4:	strmi	r2, [r5], -r9, lsl #2
    55d8:			; <UNDEFINED> instruction: 0xf0014640
    55dc:	blls	285530 <fchmod@plt+0x283690>
    55e0:	strls	r2, [r1, #-257]	; 0xfffffeff
    55e4:	strls	lr, [r5], #-2509	; 0xfffff633
    55e8:	andshi	pc, r0, sp, asr #17
    55ec:			; <UNDEFINED> instruction: 0xf8cd9702
    55f0:	strmi	sl, [r2], -r0
    55f4:	bmi	ba9e08 <fchmod@plt+0xba7f68>
    55f8:	ldrbtmi	r4, [sl], #-1584	; 0xfffff9d0
    55fc:	bl	fe1435f4 <fchmod@plt+0xfe141754>
    5600:	blx	15c160c <fchmod@plt+0x15bf76c>
    5604:	strtmi	lr, [r0], -r7, ror #14
    5608:			; <UNDEFINED> instruction: 0xf7ff4629
    560c:			; <UNDEFINED> instruction: 0xf8dffba3
    5610:			; <UNDEFINED> instruction: 0xf8df80a4
    5614:	ldrbtmi	sl, [r8], #164	; 0xa4
    5618:			; <UNDEFINED> instruction: 0x464444fa
    561c:	strb	r4, [ip, r1, lsl #13]
    5620:	strtmi	r4, [r9], -r0, lsr #12
    5624:	blx	fe5c362a <fchmod@plt+0xfe5c178a>
    5628:			; <UNDEFINED> instruction: 0x8090f8df
    562c:			; <UNDEFINED> instruction: 0x468144f8
    5630:	ldmdami	r8, {r0, r1, r3, r7, r8, r9, sl, sp, lr, pc}
    5634:	bmi	88da40 <fchmod@plt+0x88bba0>
    5638:	ldrdcc	pc, [ip], #135	; 0x87
    563c:	ldrbtmi	r5, [sl], #-2102	; 0xfffff7ca
    5640:			; <UNDEFINED> instruction: 0xf7fc6830
    5644:	str	lr, [sp, -r2, ror #22]
    5648:			; <UNDEFINED> instruction: 0x46034a1e
    564c:	ldmdavs	r0!, {r0, r8, sp}
    5650:			; <UNDEFINED> instruction: 0xf7fc447a
    5654:			; <UNDEFINED> instruction: 0xe738eb5a
    5658:			; <UNDEFINED> instruction: 0x46034a1b
    565c:	ldmdavs	r0!, {r0, r8, sp}
    5660:			; <UNDEFINED> instruction: 0xf7fc447a
    5664:	smlsd	r5, r2, fp, lr
    5668:	tstcs	r1, sl, lsl #16
    566c:			; <UNDEFINED> instruction: 0xf8d74a17
    5670:	ldmdapl	r6!, {r2, r3, r6, r7, ip, sp}
    5674:	ldmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
    5678:	bl	11c3670 <fchmod@plt+0x11c17d0>
    567c:			; <UNDEFINED> instruction: 0xf7fce6fa
    5680:	svclt	0x0000ea2a
    5684:			; <UNDEFINED> instruction: 0x000189b2
    5688:	andeq	r0, r0, r0, ror #3
    568c:	andeq	r8, r1, r8, lsr #19
    5690:	andeq	ip, r1, sl, lsr pc
    5694:	strdeq	r0, [r0], -ip
    5698:	andeq	r5, r0, r0, lsr r1
    569c:	ldrdeq	r5, [r0], -r0
    56a0:	ldrdeq	r8, [r1], -sl
    56a4:	strdeq	ip, [r1], -lr
    56a8:	andeq	r4, r0, sl, lsr #31
    56ac:	andeq	r4, r0, lr, lsl #31
    56b0:	andeq	r4, r0, r2, ror #30
    56b4:	andeq	r4, r0, lr, lsr #30
    56b8:	andeq	r4, r0, ip, lsr pc
    56bc:	andeq	r4, r0, r8, lsl pc
    56c0:	andeq	r4, r0, lr, asr #30
    56c4:	andeq	r4, r0, r4, lsr pc
    56c8:	andeq	r4, r0, ip, lsl pc
    56cc:	andeq	r4, r0, r8, lsl pc
    56d0:	mvnsmi	lr, sp, lsr #18
    56d4:	ldcmi	13, cr4, [sp], {28}
    56d8:	ldrbtmi	r4, [ip], #-1149	; 0xfffffb83
    56dc:	addmi	r6, r3, #2818048	; 0x2b0000
    56e0:	pop	{r0, r9, ip, lr, pc}
    56e4:			; <UNDEFINED> instruction: 0x460f81f0
    56e8:			; <UNDEFINED> instruction: 0xf0014616
    56ec:	blmi	643e08 <fchmod@plt+0x641f68>
    56f0:			; <UNDEFINED> instruction: 0xf893447b
    56f4:	ldrsblt	r3, [r3, -sl]
    56f8:	blcs	9f7ac <fchmod@plt+0x9d90c>
    56fc:	blmi	57b780 <fchmod@plt+0x5798e0>
    5700:	ldmdbmi	r5, {r0, r2, r9, sp}
    5704:	stmiapl	r5!, {sp}^
    5708:			; <UNDEFINED> instruction: 0xf8d54479
    570c:			; <UNDEFINED> instruction: 0xf7fc8000
    5710:	blmi	4bfe58 <fchmod@plt+0x4bdfb8>
    5714:	stmiapl	r3!, {r0, r8, sp}^
    5718:			; <UNDEFINED> instruction: 0x4602681b
    571c:			; <UNDEFINED> instruction: 0xf7fc4640
    5720:			; <UNDEFINED> instruction: 0x4633eaf4
    5724:	stmdavs	r8!, {r1, r3, r4, r5, r9, sl, lr}
    5728:			; <UNDEFINED> instruction: 0xf7fc2101
    572c:	stmdavs	r9!, {r1, r5, r6, r9, fp, sp, lr, pc}
    5730:			; <UNDEFINED> instruction: 0xf7fc200a
    5734:	pop	{r1, r2, r5, r8, r9, fp, sp, lr, pc}
    5738:			; <UNDEFINED> instruction: 0xf00141f0
    573c:			; <UNDEFINED> instruction: 0x2000b9b9
    5740:	mrc2	7, 2, pc, cr8, cr15, {7}
    5744:	svclt	0x0000e7db
    5748:	andeq	r8, r1, r0, asr #19
    574c:	ldrdeq	r8, [r1], -sl
    5750:	andeq	ip, r1, ip, ror #24
    5754:	strdeq	r0, [r0], -ip
    5758:	andeq	r4, r0, r4, lsl #29
    575c:	andeq	r0, r0, ip, lsr #4
    5760:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
    5764:	blcs	df7b8 <fchmod@plt+0xdd918>
    5768:	movwcc	fp, #8092	; 0x1f9c
    576c:			; <UNDEFINED> instruction: 0x47706013
    5770:	andeq	r8, r1, r6, lsr r9
    5774:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
    5778:	tstlt	fp, r3, lsl r8
    577c:	andsvs	r3, r3, r1, lsl #22
    5780:	svclt	0x00004770
    5784:	andeq	r8, r1, r2, lsr #18
    5788:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    578c:			; <UNDEFINED> instruction: 0x47706818
    5790:	andeq	r8, r1, lr, lsl #18
    5794:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    5798:	sbceq	pc, r8, r3, asr #17
    579c:	svclt	0x00004770
    57a0:	andeq	ip, r1, r6, asr #23
    57a4:	blmi	4d7bf4 <fchmod@plt+0x4d5d54>
    57a8:	ldrbtmi	r4, [fp], #-1145	; 0xfffffb87
    57ac:	ldrlt	r6, [r0], #-2057	; 0xfffff7f7
    57b0:			; <UNDEFINED> instruction: 0xf8d32902
    57b4:	ldcmi	0, cr2, [r0], {212}	; 0xd4
    57b8:	andeq	pc, r1, #-2147483648	; 0x80000000
    57bc:	sbceq	pc, ip, r3, asr #17
    57c0:			; <UNDEFINED> instruction: 0xf8c3447c
    57c4:	stmdble	r7, {r2, r4, r6, r7, sp}
    57c8:	smullscc	pc, r9, r3, r8	; <UNPREDICTABLE>
    57cc:	blmi	2f3d60 <fchmod@plt+0x2f1ec0>
    57d0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
    57d4:	andle	r2, r7, r3, lsl #22
    57d8:	andcs	r4, r0, #9216	; 0x2400
    57dc:	blmi	143958 <fchmod@plt+0x141ab8>
    57e0:			; <UNDEFINED> instruction: 0xf883447b
    57e4:			; <UNDEFINED> instruction: 0x477020d1
    57e8:	blmi	143964 <fchmod@plt+0x141ac4>
    57ec:	svclt	0x0000e598
    57f0:	strdeq	r8, [r1], -r0
    57f4:			; <UNDEFINED> instruction: 0x0001cbb2
    57f8:	strdeq	r8, [r1], -r4
    57fc:	andeq	r0, r0, r4, asr #4
    5800:	andeq	ip, r1, ip, ror fp
    5804:	ldrblt	r4, [r8, #2318]!	; 0x90e
    5808:			; <UNDEFINED> instruction: 0x461f4479
    580c:	stmdavs	fp, {r0, r2, r3, sl, fp, lr}
    5810:	ldrbtmi	r4, [ip], #-1558	; 0xfffff9ea
    5814:	blcs	8ec20 <fchmod@plt+0x8cd80>
    5818:	stmib	r4, {r5, r6, sp, lr}^
    581c:			; <UNDEFINED> instruction: 0xf8846706
    5820:	stmdble	r2, {r1, r3, r4, r6, r7, ip, lr}
    5824:	smullscc	pc, r9, r4, r8	; <UNPREDICTABLE>
    5828:			; <UNDEFINED> instruction: 0xbdf8b903
    582c:			; <UNDEFINED> instruction: 0xf7fc2000
    5830:	movwcs	lr, #2394	; 0x95a
    5834:	eorvs	r4, r3, r8, lsr #12
    5838:	ldrhtmi	lr, [r8], #141	; 0x8d
    583c:	ldmdblt	r0, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5840:	muleq	r1, r0, r8
    5844:	andeq	ip, r1, sl, asr #22
    5848:	blmi	1358180 <fchmod@plt+0x13562e0>
    584c:	push	{r1, r3, r4, r5, r6, sl, lr}
    5850:			; <UNDEFINED> instruction: 0xb0934ff0
    5854:	ldmpl	r3, {r0, r1, r3, r6, r8, r9, sl, fp, lr}^
    5858:	mcrmi	4, 2, r4, cr11, cr15, {3}
    585c:	tstls	r1, #1769472	; 0x1b0000
    5860:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    5864:	ldrbtmi	r6, [lr], #-2107	; 0xfffff7c5
    5868:	bmi	1233dbc <fchmod@plt+0x1231f1c>
    586c:	ldrbtmi	r4, [sl], #-2884	; 0xfffff4bc
    5870:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5874:	subsmi	r9, sl, r1, lsl fp
    5878:	andslt	sp, r3, sp, ror r1
    587c:	svchi	0x00f0e8bd
    5880:	cdp2	0, 10, cr15, cr10, cr0, {0}
    5884:	strmi	sl, [fp], -lr, lsl #20
    5888:	stmdbge	ip, {r2, r9, sl, lr}
    588c:	ldrmi	sl, [sp], -sl, lsl #16
    5890:			; <UNDEFINED> instruction: 0xf9d2f7ff
    5894:			; <UNDEFINED> instruction: 0xf8f0f001
    5898:	smullscc	pc, r1, r7, r8	; <UNPREDICTABLE>
    589c:	rsble	r2, r1, r0, lsl #22
    58a0:	ldrdeq	lr, [sl, -sp]
    58a4:	blx	3c38a8 <fchmod@plt+0x3c1a08>
    58a8:	movwcs	lr, #59869	; 0xe9dd
    58ac:	mrsls	r2, (UNDEF: 16)
    58b0:	ldmib	sp, {r0, r1, r2, r9, sl, lr}^
    58b4:			; <UNDEFINED> instruction: 0xf7ff010c
    58b8:	movwcs	pc, #3101	; 0xc1d	; <UNPREDICTABLE>
    58bc:			; <UNDEFINED> instruction: 0xf64042ab
    58c0:	svclt	0x000832b7
    58c4:	strmi	r4, [r0], r2, lsr #5
    58c8:	ldmib	sp, {r3, r6, r9, ip, lr, pc}^
    58cc:	strtmi	r0, [r2], -lr, lsl #2
    58d0:			; <UNDEFINED> instruction: 0xf7ff462b
    58d4:	strmi	pc, [r1], r9, lsr #25
    58d8:	strtmi	r4, [r0], -r9, lsr #12
    58dc:	blx	ec38e0 <fchmod@plt+0xec1a40>
    58e0:	strtmi	r4, [fp], -r2, lsr #12
    58e4:	ldmib	sp, {r1, r7, r9, sl, lr}^
    58e8:			; <UNDEFINED> instruction: 0xf7ff010a
    58ec:	blmi	a44318 <fchmod@plt+0xa42478>
    58f0:	ldmpl	r5!, {r1, r2, r8, sp}^
    58f4:	strmi	r6, [r3], lr, lsr #16
    58f8:			; <UNDEFINED> instruction: 0xf0014638
    58fc:	msrcs	R11_usr, r3
    5900:	strbmi	r4, [r0], -r3, lsl #12
    5904:			; <UNDEFINED> instruction: 0xf0019309
    5908:	tstcs	r9, sp, lsr lr	; <UNPREDICTABLE>
    590c:	strbmi	r4, [r8], -r4, lsl #12
    5910:	cdp2	0, 3, cr15, cr8, cr1, {0}
    5914:	tstcs	r1, r9, lsl #22
    5918:	blge	180054 <fchmod@plt+0x17e1b4>
    591c:			; <UNDEFINED> instruction: 0xf8cd9401
    5920:			; <UNDEFINED> instruction: 0xf8cd9010
    5924:	strls	r8, [r0, -r8]
    5928:	andls	r4, r3, #2097152	; 0x200000
    592c:			; <UNDEFINED> instruction: 0x46304a19
    5930:			; <UNDEFINED> instruction: 0xf7fc447a
    5934:	blmi	6400e4 <fchmod@plt+0x63e244>
    5938:	tstcs	r0, r8, lsl sl
    593c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    5940:	andsvs	r6, r1, fp, lsl r8
    5944:	stmdble	r2, {r1, r8, r9, fp, sp}
    5948:	smullscc	pc, r9, r2, r8	; <UNPREDICTABLE>
    594c:	stmdavs	r9!, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}
    5950:			; <UNDEFINED> instruction: 0xf7fc200a
    5954:			; <UNDEFINED> instruction: 0xf001ea16
    5958:	str	pc, [r6, fp, lsr #17]
    595c:	ldrdls	pc, [r0], #-143	; 0xffffff71
    5960:			; <UNDEFINED> instruction: 0xe7b944f9
    5964:	ldc2l	7, cr15, [ip], {255}	; 0xff
    5968:	mulcs	r1, sl, r7
    596c:	sbcseq	pc, r8, r2, lsl #17
    5970:	ldm	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5974:			; <UNDEFINED> instruction: 0xf7fce7ef
    5978:	svclt	0x0000e8ae
    597c:	andeq	r8, r1, r8, ror #10
    5980:	andeq	r0, r0, r0, ror #3
    5984:	andeq	ip, r1, r4, lsl #22
    5988:	andeq	r8, r1, lr, asr #10
    598c:	andeq	r8, r1, r6, asr #10
    5990:	strdeq	r0, [r0], -ip
    5994:	andeq	r4, r0, r4, ror #24
    5998:	andeq	r8, r1, ip, asr r7
    599c:	andeq	ip, r1, lr, lsl sl
    59a0:	andeq	r4, r0, r4, ror #23
    59a4:	blmi	272dcc <fchmod@plt+0x270f2c>
    59a8:			; <UNDEFINED> instruction: 0xf893447b
    59ac:	ldrdlt	r3, [r3, -sl]!
    59b0:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    59b4:	blcs	9fa28 <fchmod@plt+0x9db88>
    59b8:	blmi	1bb9d4 <fchmod@plt+0x1b9b34>
    59bc:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    59c0:	sbcscs	pc, sl, r3, lsl #17
    59c4:			; <UNDEFINED> instruction: 0xf7ffbd08
    59c8:			; <UNDEFINED> instruction: 0xe7f6fd15
    59cc:			; <UNDEFINED> instruction: 0x0001c9b4
    59d0:	andeq	r8, r1, r6, ror #13
    59d4:	muleq	r1, lr, r9
    59d8:	stmdbmi	pc, {r1, r2, r3, sl, ip, sp, pc}	; <UNPREDICTABLE>
    59dc:	addlt	fp, r2, r0, lsl #10
    59e0:	bge	d8620 <fchmod@plt+0xd6780>
    59e4:	stmiapl	fp, {r0, r3, r4, r5, r6, sl, lr}^
    59e8:	blne	143b38 <fchmod@plt+0x141c98>
    59ec:	movwls	r6, #6171	; 0x181b
    59f0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    59f4:			; <UNDEFINED> instruction: 0xf7ff9200
    59f8:	bmi	2853ac <fchmod@plt+0x28350c>
    59fc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5a00:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5a04:	subsmi	r9, sl, r1, lsl #22
    5a08:	andlt	sp, r2, r4, lsl #2
    5a0c:	bl	143b88 <fchmod@plt+0x141ce8>
    5a10:	ldrbmi	fp, [r0, -r3]!
    5a14:	ldmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5a18:	ldrdeq	r8, [r1], -r0
    5a1c:	andeq	r0, r0, r0, ror #3
    5a20:			; <UNDEFINED> instruction: 0x000183b6
    5a24:	andcs	fp, r2, pc, lsl #8
    5a28:	addlt	fp, r3, r0, lsl #10
    5a2c:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    5a30:	blmi	430248 <fchmod@plt+0x42e3a8>
    5a34:			; <UNDEFINED> instruction: 0xf85244fc
    5a38:			; <UNDEFINED> instruction: 0xf85c1b04
    5a3c:	ldmdavs	fp, {r0, r1, ip, sp}
    5a40:			; <UNDEFINED> instruction: 0xf04f9301
    5a44:	andls	r0, r0, #0, 6
    5a48:	mcr2	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    5a4c:			; <UNDEFINED> instruction: 0xf7ff2002
    5a50:	bmi	283dbc <fchmod@plt+0x281f1c>
    5a54:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5a58:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5a5c:	subsmi	r9, sl, r1, lsl #22
    5a60:	andlt	sp, r3, r4, lsl #2
    5a64:	bl	143be0 <fchmod@plt+0x141d40>
    5a68:	ldrbmi	fp, [r0, -r4]!
    5a6c:	ldmda	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5a70:	andeq	r8, r1, r0, lsl #7
    5a74:	andeq	r0, r0, r0, ror #3
    5a78:	andeq	r8, r1, lr, asr r3
    5a7c:	andcs	fp, r1, pc, lsl #8
    5a80:	addlt	fp, r3, r0, lsl #10
    5a84:	ldrdgt	pc, [r0], #-143	; 0xffffff71
    5a88:	blmi	4302a0 <fchmod@plt+0x42e400>
    5a8c:			; <UNDEFINED> instruction: 0xf85244fc
    5a90:			; <UNDEFINED> instruction: 0xf85c1b04
    5a94:	ldmdavs	fp, {r0, r1, ip, sp}
    5a98:			; <UNDEFINED> instruction: 0xf04f9301
    5a9c:	andls	r0, r0, #0, 6
    5aa0:	mrc2	7, 0, pc, cr6, cr15, {7}
    5aa4:			; <UNDEFINED> instruction: 0xf7ff2001
    5aa8:	bmi	283d64 <fchmod@plt+0x281ec4>
    5aac:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5ab0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ab4:	subsmi	r9, sl, r1, lsl #22
    5ab8:	andlt	sp, r3, r4, lsl #2
    5abc:	bl	143c38 <fchmod@plt+0x141d98>
    5ac0:	ldrbmi	fp, [r0, -r4]!
    5ac4:	stmda	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5ac8:	andeq	r8, r1, r8, lsr #6
    5acc:	andeq	r0, r0, r0, ror #3
    5ad0:	andeq	r8, r1, r6, lsl #6
    5ad4:	andcs	fp, r1, pc, lsl #8
    5ad8:	addlt	fp, r3, r0, lsl #10
    5adc:	ldrdgt	pc, [r8], -pc	; <UNPREDICTABLE>
    5ae0:	blmi	2b02f8 <fchmod@plt+0x2ae458>
    5ae4:			; <UNDEFINED> instruction: 0xf85244fc
    5ae8:			; <UNDEFINED> instruction: 0xf85c1b04
    5aec:	ldmdavs	fp, {r0, r1, ip, sp}
    5af0:			; <UNDEFINED> instruction: 0xf04f9301
    5af4:	andls	r0, r0, #0, 6
    5af8:	stc2l	7, cr15, [sl, #1020]!	; 0x3fc
    5afc:	andcs	r2, r0, #1073741824	; 0x40000000
    5b00:			; <UNDEFINED> instruction: 0xf0014608
    5b04:	svclt	0x0000fc8b
    5b08:	ldrdeq	r8, [r1], -r0
    5b0c:	andeq	r0, r0, r0, ror #3
    5b10:	andcs	r4, r5, #4, 18	; 0x10000
    5b14:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    5b18:			; <UNDEFINED> instruction: 0xf7fb2000
    5b1c:			; <UNDEFINED> instruction: 0xf7ffefca
    5b20:	svclt	0x0000ffd9
    5b24:	muleq	r0, lr, sl
    5b28:	andcs	r4, r5, #4, 18	; 0x10000
    5b2c:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    5b30:			; <UNDEFINED> instruction: 0xf7fb2000
    5b34:			; <UNDEFINED> instruction: 0xf7ffefbe
    5b38:	svclt	0x0000ffcd
    5b3c:	muleq	r0, lr, sl
    5b40:	andcs	r4, r2, ip, lsl sl
    5b44:	ldrbtmi	r4, [sl], #-2844	; 0xfffff4e4
    5b48:	adclt	fp, r5, r0, lsr r5
    5b4c:	ldcmi	8, cr5, [fp], {211}	; 0xd3
    5b50:	ldmdavs	fp, {r0, r2, r3, r5, r6, r9, sl, lr}
    5b54:			; <UNDEFINED> instruction: 0xf04f9323
    5b58:			; <UNDEFINED> instruction: 0xf7fc0300
    5b5c:	blmi	6400fc <fchmod@plt+0x63e25c>
    5b60:	ldrcc	r4, [ip], #-1148	; 0xfffffb84
    5b64:			; <UNDEFINED> instruction: 0x4602447b
    5b68:	stmdage	r1, {r9, fp, ip, sp}
    5b6c:	andcs	fp, r1, #24, 30	; 0x60
    5b70:	sbcscs	pc, r9, r3, lsl #17
    5b74:	ldm	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5b78:	andcs	r4, lr, r2, lsl fp
    5b7c:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
    5b80:	movwls	r9, #545	; 0x221
    5b84:	strtmi	r2, [r9], -r0, lsl #4
    5b88:	svc	0x00e2f7fb
    5b8c:			; <UNDEFINED> instruction: 0xf854b968
    5b90:	stmdacs	r0, {r2, r8, r9, fp}
    5b94:	bmi	33a374 <fchmod@plt+0x3384d4>
    5b98:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    5b9c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5ba0:	subsmi	r9, sl, r3, lsr #22
    5ba4:	eorlt	sp, r5, r3, lsl #2
    5ba8:			; <UNDEFINED> instruction: 0xf7ffbd30
    5bac:			; <UNDEFINED> instruction: 0xf7fbffbd
    5bb0:	svclt	0x0000ef92
    5bb4:	andeq	r8, r1, lr, ror #4
    5bb8:	andeq	r0, r0, r0, ror #3
    5bbc:	andeq	r6, r0, r4, asr #5
    5bc0:	strdeq	ip, [r1], -r8
    5bc4:			; <UNDEFINED> instruction: 0xfffff0a7
    5bc8:	andeq	r8, r1, sl, lsl r2
    5bcc:	stmdacs	r8, {r1, fp, ip, sp}
    5bd0:	ldm	pc, {r0, r1, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    5bd4:	mrsne	pc, (UNDEF: 11)	; <UNPREDICTABLE>
    5bd8:	andscs	r1, sl, r2, lsr r7
    5bdc:	andeq	r2, r5, r6, lsr #24
    5be0:	andcs	r4, r5, #409600	; 0x64000
    5be4:	ldrbtmi	r2, [r9], #-0
    5be8:	svclt	0x0060f7fb
    5bec:	andcs	r4, r5, #376832	; 0x5c000
    5bf0:	ldrbtmi	r2, [r9], #-0
    5bf4:	svclt	0x005af7fb
    5bf8:	andcs	r4, r5, #344064	; 0x54000
    5bfc:	ldrbtmi	r2, [r9], #-0
    5c00:	svclt	0x0054f7fb
    5c04:			; <UNDEFINED> instruction: 0xf7fb200c
    5c08:	ldmdbmi	r2, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    5c0c:	andcs	r2, r0, r5, lsl #4
    5c10:			; <UNDEFINED> instruction: 0xf7fb4479
    5c14:	ldmdbmi	r0, {r0, r1, r3, r6, r8, r9, sl, fp, ip, sp, pc}
    5c18:	andcs	r2, r0, r5, lsl #4
    5c1c:			; <UNDEFINED> instruction: 0xf7fb4479
    5c20:	stmdbmi	lr, {r0, r2, r6, r8, r9, sl, fp, ip, sp, pc}
    5c24:	andcs	r2, r0, r5, lsl #4
    5c28:			; <UNDEFINED> instruction: 0xf7fb4479
    5c2c:	stmdbmi	ip, {r0, r1, r2, r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}
    5c30:	andcs	r2, r0, r5, lsl #4
    5c34:			; <UNDEFINED> instruction: 0xf7fb4479
    5c38:	stmdbmi	sl, {r0, r3, r4, r5, r8, r9, sl, fp, ip, sp, pc}
    5c3c:	andcs	r2, r0, r5, lsl #4
    5c40:			; <UNDEFINED> instruction: 0xf7fb4479
    5c44:	svclt	0x0000bf33
    5c48:	andeq	r4, r0, sl, ror #21
    5c4c:	strdeq	r4, [r0], -lr
    5c50:	andeq	r4, r0, r6, lsr #20
    5c54:	andeq	r4, r0, r8, asr sl
    5c58:	andeq	r4, r0, r8, ror #20
    5c5c:	andeq	r4, r0, r8, ror sl
    5c60:	andeq	r4, r0, r0, lsl #21
    5c64:	andeq	r4, r0, r4, ror r9
    5c68:	mvnsmi	lr, sp, lsr #18
    5c6c:	ldcmi	6, cr4, [ip, #-16]!
    5c70:	ldmdami	ip!, {r2, r5, r7, ip, sp, pc}
    5c74:	stmdavs	r9!, {r0, r2, r3, r4, r5, r6, sl, lr}
    5c78:	adcmi	r4, r1, #3776	; 0xec0
    5c7c:	stmdapl	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
    5c80:	stmdavs	r0, {r1, r3, r4, r5, r8, sl, fp, lr}
    5c84:			; <UNDEFINED> instruction: 0xf04f9023
    5c88:	ldrbtmi	r0, [sp], #-0
    5c8c:	bmi	e3a4bc <fchmod@plt+0xe3861c>
    5c90:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
    5c94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5c98:	subsmi	r9, sl, r3, lsr #22
    5c9c:	eorlt	sp, r4, sp, asr r1
    5ca0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    5ca4:			; <UNDEFINED> instruction: 0x46194610
    5ca8:			; <UNDEFINED> instruction: 0xf9c2f001
    5cac:	stmiapl	fp!, {r0, r4, r5, r8, r9, fp, lr}^
    5cb0:	ldmdavs	r8, {r0, r1, r2, r9, sl, lr}
    5cb4:			; <UNDEFINED> instruction: 0xf7fe460e
    5cb8:	mcrrne	15, 1, pc, sp, cr9	; <UNPREDICTABLE>
    5cbc:			; <UNDEFINED> instruction: 0xf1b0bf08
    5cc0:	ldrshtle	r3, [r8], -pc
    5cc4:	svclt	0x00082900
    5cc8:	svcne	0x0080f5b0
    5ccc:	andcs	sp, r1, #268435458	; 0x10000002
    5cd0:			; <UNDEFINED> instruction: 0xf0014d29
    5cd4:			; <UNDEFINED> instruction: 0xf10df9bb
    5cd8:	orrcs	r0, r0, #12, 16	; 0xc0000
    5cdc:			; <UNDEFINED> instruction: 0x4619447d
    5ce0:	strls	r2, [r0, #-513]	; 0xfffffdff
    5ce4:	strbmi	r9, [r0], -r1
    5ce8:	ldm	r4, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    5cec:	andcs	r4, r5, #573440	; 0x8c000
    5cf0:	ldrbtmi	r2, [r9], #-0
    5cf4:	mrc	7, 6, APSR_nzcv, cr12, cr11, {7}
    5cf8:	andcs	r4, r0, #51380224	; 0x3100000
    5cfc:	ldrtmi	r4, [r8], -r5, lsl #12
    5d00:			; <UNDEFINED> instruction: 0xf9a4f001
    5d04:	strtmi	r4, [r9], -r3, asr #12
    5d08:	strtmi	r4, [r0], -r2, lsl #12
    5d0c:	mcr2	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    5d10:			; <UNDEFINED> instruction: 0xf001e7bd
    5d14:	andcs	pc, r1, #2310144	; 0x234000
    5d18:			; <UNDEFINED> instruction: 0xf998f001
    5d1c:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
    5d20:	orrcs	r4, r0, #94208	; 0x17000
    5d24:	ldrbtmi	r4, [sl], #-1561	; 0xfffff9e7
    5d28:	andcs	r9, r1, #0, 4
    5d2c:	strbmi	r9, [r0], -r1
    5d30:	ldm	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    5d34:	ldmdbmi	r3, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    5d38:	andcs	r2, r0, r5, lsl #4
    5d3c:			; <UNDEFINED> instruction: 0xf7fb4479
    5d40:			; <UNDEFINED> instruction: 0x4631eeb8
    5d44:	strmi	r2, [r5], -r0, lsl #4
    5d48:			; <UNDEFINED> instruction: 0xf0014638
    5d4c:			; <UNDEFINED> instruction: 0x4629f97f
    5d50:	strtmi	r4, [r0], -r2, lsl #12
    5d54:	mcr2	7, 2, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    5d58:			; <UNDEFINED> instruction: 0xf7fbe799
    5d5c:	svclt	0x0000eebc
    5d60:	andeq	r8, r1, r4, lsr #8
    5d64:	andeq	r0, r0, r0, ror #3
    5d68:	andeq	r8, r1, r8, lsr r1
    5d6c:	andeq	r8, r1, sl, lsr #2
    5d70:	andeq	r8, r1, r2, lsr #2
    5d74:	andeq	r0, r0, r4, asr #4
    5d78:	andeq	r4, r0, r4, asr #20
    5d7c:	andeq	r4, r0, lr, lsr sl
    5d80:	andeq	r4, r0, r2, lsl #20
    5d84:	andeq	r4, r0, ip, lsr #19
    5d88:	svcmi	0x00f0e92d
    5d8c:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
    5d90:	vldrmi	d8, [ip, #8]
    5d94:	movwcs	lr, #2513	; 0x9d1
    5d98:	ldrbtmi	r4, [sp], #-3227	; 0xfffff365
    5d9c:	addslt	r3, r1, r1, lsl #6
    5da0:			; <UNDEFINED> instruction: 0xf1b2bf08
    5da4:	stmdbpl	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
    5da8:	strls	r6, [pc], #-2084	; 5db0 <fchmod@plt+0x3f10>
    5dac:	streq	pc, [r0], #-79	; 0xffffffb1
    5db0:	vst4.8	{d25-d28}, [pc]!
    5db4:	andls	r7, lr, r0
    5db8:	svcmi	0x0094d03d
    5dbc:	ldmmi	r4, {r1, r2, r3, r9, sl, fp, sp, pc}
    5dc0:	blmi	fe5311fc <fchmod@plt+0xfe52f35c>
    5dc4:			; <UNDEFINED> instruction: 0xf8df447f
    5dc8:	ldrbtmi	fp, [r8], #-592	; 0xfffffdb0
    5dcc:	ldrbtmi	r4, [fp], #-2707	; 0xfffff56d
    5dd0:	mcr	4, 0, r4, cr8, cr11, {7}
    5dd4:	ldrbtmi	r7, [sl], #-2576	; 0xfffff5f0
    5dd8:	ldreq	pc, [r0], #-257	; 0xfffffeff
    5ddc:			; <UNDEFINED> instruction: 0x460132dc
    5de0:	bicscc	r9, ip, fp, lsl #4
    5de4:	mnfe	f1, #1.0
    5de8:			; <UNDEFINED> instruction: 0x46312a10
    5dec:			; <UNDEFINED> instruction: 0xf0014628
    5df0:	ldmdb	r4, {r0, r5, r6, r8, fp, ip, sp, lr, pc}^
    5df4:	blcs	ea0c <fchmod@plt+0xcb6c>
    5df8:	bcs	2b5a20 <fchmod@plt+0x2b3b80>
    5dfc:	movwcs	lr, #27085	; 0x69cd
    5e00:	blcs	3a6a4 <fchmod@plt+0x38804>
    5e04:	bcs	135a2c <fchmod@plt+0x133b8c>
    5e08:	blcs	3a70c <fchmod@plt+0x3886c>
    5e0c:	bcs	f5a34 <fchmod@plt+0xf3b94>
    5e10:			; <UNDEFINED> instruction: 0xf854d135
    5e14:	ldrtmi	r3, [r1], -r8, lsl #24
    5e18:	strtmi	r4, [r8], -r1, lsl #21
    5e1c:	ldrbtmi	r6, [sl], #-2139	; 0xfffff7a5
    5e20:			; <UNDEFINED> instruction: 0xf948f001
    5e24:	strdeq	lr, [r4, -r4]
    5e28:	tstcc	r1, lr, ror fp
    5e2c:			; <UNDEFINED> instruction: 0xf1b0bf08
    5e30:	ldrbtmi	r3, [fp], #-4095	; 0xfffff001
    5e34:	bmi	1f3a598 <fchmod@plt+0x1f386f8>
    5e38:	ldrbtmi	r4, [sl], #-2931	; 0xfffff48d
    5e3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    5e40:	subsmi	r9, sl, pc, lsl #22
    5e44:	sbcshi	pc, ip, r0, asr #32
    5e48:	ldc	0, cr11, [sp], #68	; 0x44
    5e4c:	pop	{r1, r8, r9, fp, pc}
    5e50:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    5e54:	blcs	ea74 <fchmod@plt+0xcbd4>
    5e58:	bcs	875a80 <fchmod@plt+0x873be0>
    5e5c:			; <UNDEFINED> instruction: 0xf1b3d031
    5e60:	svclt	0x00084f80
    5e64:	tstle	sl, r1, lsl #20
    5e68:	stchi	8, cr15, [r8], {84}	; 0x54
    5e6c:	svceq	0x0000f1ba
    5e70:	ldrbmi	sp, [r7], -ip, lsr #2
    5e74:	ldmdbeq	r1!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5e78:	eorge	pc, r8, sp, asr #17
    5e7c:	ldrbmi	lr, [sl], -r4, asr #32
    5e80:			; <UNDEFINED> instruction: 0x46284631
    5e84:			; <UNDEFINED> instruction: 0xf916f001
    5e88:	stmdals	r6, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    5e8c:	blmi	19d7758 <fchmod@plt+0x19d58b8>
    5e90:	stchi	8, cr15, [r8], {84}	; 0x54
    5e94:	mrc	4, 0, r4, cr8, cr11, {3}
    5e98:	bl	d06e0 <fchmod@plt+0xce840>
    5e9c:	strmi	r0, [r3], #-960	; 0xfffffc40
    5ea0:			; <UNDEFINED> instruction: 0xf0014628
    5ea4:			; <UNDEFINED> instruction: 0xf1b8f907
    5ea8:	adcsle	r0, fp, r0, lsl #30
    5eac:	ldrdcc	pc, [r0], -r8
    5eb0:	adcsle	r2, r7, r0, lsl #22
    5eb4:			; <UNDEFINED> instruction: 0x46314a5e
    5eb8:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    5ebc:			; <UNDEFINED> instruction: 0xf8faf001
    5ec0:			; <UNDEFINED> instruction: 0xf854e7b0
    5ec4:			; <UNDEFINED> instruction: 0xf1ba8c08
    5ec8:	andsle	r0, r8, r0, lsl #30
    5ecc:			; <UNDEFINED> instruction: 0x3018f8d8
    5ed0:	rsbsle	r2, r0, r1, lsl #22
    5ed4:	cmnle	sl, r2, lsl #22
    5ed8:	ldrbtmi	r4, [fp], #-2902	; 0xfffff4aa
    5edc:			; <UNDEFINED> instruction: 0xf8d8461f
    5ee0:	blcc	d1f68 <fchmod@plt+0xd00c8>
    5ee4:	stmdale	sl!, {r0, r4, r8, r9, fp, sp}^
    5ee8:			; <UNDEFINED> instruction: 0xf003e8df
    5eec:	stmdbvs	r9!, {r1, r7, r9, sl, pc}^
    5ef0:	stmdbvs	r9!, {r0, r3, r5, r6, r8, fp, sp, lr}^
    5ef4:	stmdbvs	r9!, {r0, r3, r5, r6, r8, fp, sp, lr}^
    5ef8:	strbtvc	r6, [r9], -r9, ror #18
    5efc:			; <UNDEFINED> instruction: 0x46577e7a
    5f00:	ldmdbeq	r2!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    5f04:	eorge	pc, r8, sp, asr #17
    5f08:	ldrdcs	pc, [r0], -r8
    5f0c:	tsteq	r3, #134217731	; 0x8000003	; <UNPREDICTABLE>
    5f10:	suble	r2, r4, r0, lsl #22
    5f14:	movweq	pc, #37826	; 0x93c2	; <UNPREDICTABLE>
    5f18:	teqle	r3, r0, lsl #22
    5f1c:			; <UNDEFINED> instruction: 0xc118f8df
    5f20:	stmdami	r6, {r1, r4, r7, r9, fp}^
    5f24:	ldrbtmi	r2, [ip], #784	; 0x310
    5f28:	andls	r4, r1, #120, 8	; 0x78000000
    5f2c:			; <UNDEFINED> instruction: 0x461930dc
    5f30:			; <UNDEFINED> instruction: 0xf8cd2201
    5f34:			; <UNDEFINED> instruction: 0xf7fbc000
    5f38:	blls	281df8 <fchmod@plt+0x27ff58>
    5f3c:	bmi	1017808 <fchmod@plt+0x1015968>
    5f40:	movwls	r4, #1576	; 0x628
    5f44:			; <UNDEFINED> instruction: 0x464b447a
    5f48:			; <UNDEFINED> instruction: 0xf8b4f001
    5f4c:	svceq	0x0000f1ba
    5f50:	svcge	0x0068f43f
    5f54:	ldrdcs	pc, [r4], -r8	; <UNPREDICTABLE>
    5f58:	stmdals	sl, {r0, r4, r5, r9, sl, lr}
    5f5c:	ldrdcc	pc, [ip], -r8
    5f60:	andls	r9, r4, r5, lsl #4
    5f64:			; <UNDEFINED> instruction: 0xf8d84628
    5f68:	smladls	r2, ip, r0, r2
    5f6c:			; <UNDEFINED> instruction: 0xf8d89203
    5f70:	bmi	d21fc8 <fchmod@plt+0xd20128>
    5f74:	ldrbtmi	r9, [sl], #-1793	; 0xfffff8ff
    5f78:			; <UNDEFINED> instruction: 0x7010f8d8
    5f7c:			; <UNDEFINED> instruction: 0xf0019700
    5f80:			; <UNDEFINED> instruction: 0xe74ff899
    5f84:	ldrdgt	pc, [r0], #143	; 0x8f
    5f88:	andls	r2, r1, #16, 6	; 0x40000000
    5f8c:	ldrbtmi	r4, [ip], #1561	; 0x619
    5f90:	andcs	r9, r1, #720896	; 0xb0000
    5f94:	andgt	pc, r0, sp, asr #17
    5f98:	svc	0x007cf7fb
    5f9c:			; <UNDEFINED> instruction: 0xf8dfe7cd
    5fa0:	ldceq	0, cr12, [r2, #-688]	; 0xfffffd50
    5fa4:	tstcs	r0, #2752512	; 0x2a0000
    5fa8:	ldrbtmi	r4, [r8], #-1276	; 0xfffffb04
    5fac:	blmi	a7fea8 <fchmod@plt+0xa7e008>
    5fb0:			; <UNDEFINED> instruction: 0x461f447b
    5fb4:	blmi	a3fe08 <fchmod@plt+0xa3df68>
    5fb8:			; <UNDEFINED> instruction: 0x461f447b
    5fbc:	blmi	9ffe00 <fchmod@plt+0x9fdf60>
    5fc0:	movwls	r4, #42107	; 0xa47b
    5fc4:	movwcs	lr, #27101	; 0x69dd
    5fc8:	svclt	0x00062b00
    5fcc:			; <UNDEFINED> instruction: 0xf04f2a21
    5fd0:			; <UNDEFINED> instruction: 0xf04f0932
    5fd4:			; <UNDEFINED> instruction: 0xe7970931
    5fd8:	ldrbtmi	r4, [fp], #-2849	; 0xfffff4df
    5fdc:	ldrb	r9, [r1, sl, lsl #6]!
    5fe0:	ldrbtmi	r4, [fp], #-2848	; 0xfffff4e0
    5fe4:	strb	r9, [sp, sl, lsl #6]!
    5fe8:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
    5fec:	strb	r9, [r9, sl, lsl #6]!
    5ff0:	ldrbtmi	r4, [fp], #-2846	; 0xfffff4e2
    5ff4:	strb	r9, [r5, sl, lsl #6]!
    5ff8:	ldrbtmi	r4, [fp], #-2845	; 0xfffff4e3
    5ffc:	strb	r9, [r1, sl, lsl #6]!
    6000:	stcl	7, cr15, [r8, #-1004]!	; 0xfffffc14
    6004:	andeq	r8, r1, sl, lsl r0
    6008:	andeq	r0, r0, r0, ror #3
    600c:	andeq	r6, r0, r4, lsr #19
    6010:	muleq	r1, r2, r5
    6014:	muleq	r0, r2, r9
    6018:	muleq	r0, r4, r9
    601c:	andeq	ip, r1, r6, lsl #11
    6020:	andeq	r4, r0, lr, asr #19
    6024:	andeq	r4, r0, sl, asr #19
    6028:	andeq	r7, r1, sl, ror pc
    602c:	muleq	r0, r0, pc	; <UNPREDICTABLE>
    6030:	andeq	r4, r0, r6, lsr #18
    6034:	muleq	r0, r2, r8
    6038:	andeq	r4, r0, sl, ror #16
    603c:	andeq	ip, r1, r4, lsr r4
    6040:	andeq	r4, r0, r8, asr r8
    6044:	andeq	r4, r0, r6, lsr r8
    6048:	andeq	r4, r0, sl, lsl #16
    604c:	andeq	r4, r0, r0, ror #15
    6050:			; <UNDEFINED> instruction: 0x0001c3b2
    6054:			; <UNDEFINED> instruction: 0x000047b4
    6058:	andeq	r3, r0, ip, lsr #22
    605c:	andeq	r4, r0, r4, lsr #15
    6060:	andeq	r4, r0, r2, lsr #15
    6064:	muleq	r0, lr, r7
    6068:	andeq	r4, r0, lr, lsl #15
    606c:	andeq	r4, r0, r2, lsl #15
    6070:	andeq	r4, r0, sl, lsl #15
    6074:	ldrblt	r4, [r0, #-2842]!	; 0xfffff4e6
    6078:	cfldrsmi	mvf4, [sl], {123}	; 0x7b
    607c:	cfstr32vc	mvfx15, [r4, #-692]	; 0xfffffd4c
    6080:	ldrbtmi	r4, [ip], #-2585	; 0xfffff5e7
    6084:	stmiapl	r2!, {r0, r1, r3, r4, fp, sp, lr}
    6088:	lfmmi	f4, 4, [r8], {131}	; 0x83
    608c:	addls	r6, r3, #1179648	; 0x120000
    6090:	andeq	pc, r0, #79	; 0x4f
    6094:	tstle	r6, #124, 8	; 0x7c000000
    6098:	andcs	sl, r1, #3, 26	; 0xc0
    609c:			; <UNDEFINED> instruction: 0xf7ff4628
    60a0:	blmi	505a74 <fchmod@plt+0x503bd4>
    60a4:	andcs	r4, r5, #311296	; 0x4c000
    60a8:	stmiapl	r3!, {sp}^
    60ac:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
    60b0:	ldcl	7, cr15, [lr], #1004	; 0x3ec
    60b4:	tstcs	r1, r0, lsl fp
    60b8:	strls	r5, [r0, #-2275]	; 0xfffff71d
    60bc:			; <UNDEFINED> instruction: 0x4602681b
    60c0:			; <UNDEFINED> instruction: 0xf7fb4630
    60c4:	bmi	381954 <fchmod@plt+0x37fab4>
    60c8:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    60cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    60d0:	subsmi	r9, sl, r3, lsl #23
    60d4:			; <UNDEFINED> instruction: 0xf50dd102
    60d8:	ldcllt	13, cr7, [r0, #-16]!
    60dc:	ldcl	7, cr15, [sl], #1004	; 0x3ec
    60e0:	andeq	r8, r1, r0, lsr #32
    60e4:	andeq	r7, r1, r2, lsr sp
    60e8:	andeq	r0, r0, r0, ror #3
    60ec:	andeq	r7, r1, r0, lsr #26
    60f0:	strdeq	r0, [r0], -ip
    60f4:	andeq	r4, r0, r4, asr r7
    60f8:	andeq	r0, r0, ip, lsr #4
    60fc:	andeq	r7, r1, sl, ror #25
    6100:	andcs	r4, r5, #8, 18	; 0x20000
    6104:	ldrbtmi	fp, [r9], #-1296	; 0xfffffaf0
    6108:	stcmi	0, cr2, [r7], {-0}
    610c:	ldcl	7, cr15, [r0], {251}	; 0xfb
    6110:	ldrbtmi	r4, [ip], #-2566	; 0xfffff5fa
    6114:	stmiapl	r3!, {r0, r1, r5, r9, sl, lr}
    6118:			; <UNDEFINED> instruction: 0x4010e8bd
    611c:			; <UNDEFINED> instruction: 0x4601681a
    6120:	ldrb	r2, [r9], #-2
    6124:	andeq	r4, r0, r2, lsl r7
    6128:	andeq	r7, r1, r2, lsr #25
    612c:	andeq	r0, r0, ip, lsr #4
    6130:	blmi	533558 <fchmod@plt+0x5316b8>
    6134:	ldrbtmi	r4, [fp], #-2580	; 0xfffff5ec
    6138:	ldmdavc	fp, {r0, r1, r3, r4, r7, fp, ip, lr}
    613c:			; <UNDEFINED> instruction: 0xf7fbb1ab
    6140:	ldmdbmi	r2, {r4, r5, r7, sl, fp, sp, lr, pc}
    6144:	sbcvs	pc, sl, #70254592	; 0x4300000
    6148:	rscscs	pc, fp, #192, 4
    614c:			; <UNDEFINED> instruction: 0x46034479
    6150:			; <UNDEFINED> instruction: 0xf7fb2001
    6154:	blmi	3c1894 <fchmod@plt+0x3bf9f4>
    6158:	mrscs	r2, (UNDEF: 1)
    615c:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    6160:	svclt	0x00181a12
    6164:			; <UNDEFINED> instruction: 0xf0012201
    6168:	stmdami	sl, {r0, r3, r4, r6, r8, fp, ip, sp, lr, pc}
    616c:			; <UNDEFINED> instruction: 0xf7fb4478
    6170:			; <UNDEFINED> instruction: 0xf7fbed26
    6174:	stmdbmi	r8, {r2, r6, r8, sl, fp, sp, lr, pc}
    6178:			; <UNDEFINED> instruction: 0x46024479
    617c:			; <UNDEFINED> instruction: 0xf7fb2001
    6180:			; <UNDEFINED> instruction: 0xe7e8edb8
    6184:	andeq	r7, r1, lr, ror ip
    6188:	ldrdeq	r0, [r0], -r8
    618c:	strdeq	r4, [r0], -r4	; <UNPREDICTABLE>
    6190:	andeq	r7, r1, ip, lsr pc
    6194:	strdeq	r4, [r0], -r8
    6198:	andeq	r4, r0, r0, lsl #14
    619c:	andcs	r4, r5, #2899968	; 0x2c4000
    61a0:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    61a4:	andcs	r4, r0, r4, lsl #12
    61a8:	stc	7, cr15, [r2], {251}	; 0xfb
    61ac:	bmi	febd986c <fchmod@plt+0xfebd79cc>
    61b0:			; <UNDEFINED> instruction: 0x462b447d
    61b4:	ldmdavs	sl, {r0, r1, r3, r5, r7, fp, ip, lr}
    61b8:	andcs	r4, r1, r1, lsl #12
    61bc:	ldc	7, cr15, [r8, #1004]	; 0x3ec
    61c0:	sfmcs	f2, 4, [r0], {5}
    61c4:	stmibmi	sl!, {r1, r3, r5, r6, r8, ip, lr, pc}
    61c8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    61cc:	ldcl	7, cr15, [r0], #-1004	; 0xfffffc14
    61d0:	ldcl	7, cr15, [r4], #1004	; 0x3ec
    61d4:	andcs	r4, r5, #2736128	; 0x29c000
    61d8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    61dc:	stcl	7, cr15, [r8], #-1004	; 0xfffffc14
    61e0:	stcl	7, cr15, [ip], #1004	; 0x3ec
    61e4:	andcs	r4, r5, #164, 18	; 0x290000
    61e8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    61ec:	stcl	7, cr15, [r0], #-1004	; 0xfffffc14
    61f0:	stcl	7, cr15, [r4], #1004	; 0x3ec
    61f4:	andcs	r4, r5, #2637824	; 0x284000
    61f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    61fc:	mrrc	7, 15, pc, r8, cr11	; <UNPREDICTABLE>
    6200:	ldcl	7, cr15, [ip], {251}	; 0xfb
    6204:	andcs	r4, r5, #2588672	; 0x278000
    6208:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    620c:	mrrc	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    6210:	ldcl	7, cr15, [r4], {251}	; 0xfb
    6214:	andcs	r4, r5, #2539520	; 0x26c000
    6218:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    621c:	mcrr	7, 15, pc, r8, cr11	; <UNPREDICTABLE>
    6220:	stcl	7, cr15, [ip], {251}	; 0xfb
    6224:	andcs	r4, r5, #152, 18	; 0x260000
    6228:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    622c:	mcrr	7, 15, pc, r0, cr11	; <UNPREDICTABLE>
    6230:	stcl	7, cr15, [r4], {251}	; 0xfb
    6234:	andcs	r4, r5, #2441216	; 0x254000
    6238:	ldrbtmi	r2, [r9], #-0
    623c:	ldc	7, cr15, [r8], #-1004	; 0xfffffc14
    6240:	ldc	7, cr15, [ip], #1004	; 0x3ec
    6244:	andcs	r4, r5, #2392064	; 0x248000
    6248:	ldrbtmi	r2, [r9], #-0
    624c:	ldc	7, cr15, [r0], #-1004	; 0xfffffc14
    6250:	ldc	7, cr15, [r4], #1004	; 0x3ec
    6254:	andcs	r4, r5, #2342912	; 0x23c000
    6258:	ldrbtmi	r2, [r9], #-0
    625c:	stc	7, cr15, [r8], #-1004	; 0xfffffc14
    6260:	ldrbtmi	r4, [sl], #-2701	; 0xfffff573
    6264:	andcs	r4, r1, r1, lsl #12
    6268:	stcl	7, cr15, [r2, #-1004]	; 0xfffffc14
    626c:	andcs	r4, r5, #2277376	; 0x22c000
    6270:	ldrbtmi	r2, [r9], #-0
    6274:	ldc	7, cr15, [ip], {251}	; 0xfb
    6278:	bmi	fe2990a4 <fchmod@plt+0xfe297204>
    627c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    6280:	andcs	r4, r1, r1, lsl #12
    6284:	ldc	7, cr15, [r4, #-1004]!	; 0xfffffc14
    6288:	andcs	r4, r0, r7, lsl #23
    628c:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
    6290:	bne	4a0300 <fchmod@plt+0x49e460>
    6294:	andcs	fp, r1, #24, 30	; 0x60
    6298:			; <UNDEFINED> instruction: 0xf8c0f001
    629c:	andcs	r4, r0, r3, lsl #19
    62a0:			; <UNDEFINED> instruction: 0xf7fb4479
    62a4:			; <UNDEFINED> instruction: 0xf7fbec06
    62a8:	stmibmi	r1, {r1, r3, r7, sl, fp, sp, lr, pc}
    62ac:	andcs	r2, r0, r5, lsl #4
    62b0:			; <UNDEFINED> instruction: 0xf7fb4479
    62b4:			; <UNDEFINED> instruction: 0xf7fbebfe
    62b8:	ldmdbmi	lr!, {r1, r7, sl, fp, sp, lr, pc}^
    62bc:	andcs	r2, r0, r5, lsl #4
    62c0:			; <UNDEFINED> instruction: 0xf7fb4479
    62c4:			; <UNDEFINED> instruction: 0xf7fbebf6
    62c8:	ldmdbmi	fp!, {r1, r3, r4, r5, r6, sl, fp, sp, lr, pc}^
    62cc:	andcs	r2, r0, r5, lsl #4
    62d0:			; <UNDEFINED> instruction: 0xf7fb4479
    62d4:			; <UNDEFINED> instruction: 0xf7fbebee
    62d8:	ldmdbmi	r8!, {r1, r4, r5, r6, sl, fp, sp, lr, pc}^
    62dc:	andcs	r2, r0, r5, lsl #4
    62e0:			; <UNDEFINED> instruction: 0xf7fb4479
    62e4:			; <UNDEFINED> instruction: 0xf7fbebe6
    62e8:	ldmdbmi	r5!, {r1, r3, r5, r6, sl, fp, sp, lr, pc}^
    62ec:	andcs	r2, r0, r5, lsl #4
    62f0:			; <UNDEFINED> instruction: 0xf7fb4479
    62f4:			; <UNDEFINED> instruction: 0xf7fbebde
    62f8:	ldmdbmi	r2!, {r1, r5, r6, sl, fp, sp, lr, pc}^
    62fc:	andcs	r2, r0, r5, lsl #4
    6300:			; <UNDEFINED> instruction: 0xf7fb4479
    6304:			; <UNDEFINED> instruction: 0xf7fbebd6
    6308:	stmdbmi	pc!, {r1, r3, r4, r6, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
    630c:	andcs	r2, r0, r5, lsl #4
    6310:			; <UNDEFINED> instruction: 0xf7fb4479
    6314:			; <UNDEFINED> instruction: 0xf7fbebce
    6318:	stmdbmi	ip!, {r1, r4, r6, sl, fp, sp, lr, pc}^
    631c:	andcs	r2, r0, r5, lsl #4
    6320:			; <UNDEFINED> instruction: 0xf7fb4479
    6324:			; <UNDEFINED> instruction: 0xf7fbebc6
    6328:	stmdbmi	r9!, {r1, r3, r6, sl, fp, sp, lr, pc}^
    632c:	andcs	r2, r0, r5, lsl #4
    6330:			; <UNDEFINED> instruction: 0xf7fb4479
    6334:			; <UNDEFINED> instruction: 0xf7fbebbe
    6338:	stmdbmi	r6!, {r1, r6, sl, fp, sp, lr, pc}^
    633c:	andcs	r2, r0, r5, lsl #4
    6340:			; <UNDEFINED> instruction: 0xf7fb4479
    6344:			; <UNDEFINED> instruction: 0xf7fbebb6
    6348:	stmdbmi	r3!, {r1, r3, r4, r5, sl, fp, sp, lr, pc}^
    634c:	andcs	r2, r0, r5, lsl #4
    6350:			; <UNDEFINED> instruction: 0xf7fb4479
    6354:			; <UNDEFINED> instruction: 0xf7fbebae
    6358:	stmdbmi	r0!, {r1, r4, r5, sl, fp, sp, lr, pc}^
    635c:	andcs	r2, r0, r5, lsl #4
    6360:			; <UNDEFINED> instruction: 0xf7fb4479
    6364:			; <UNDEFINED> instruction: 0xf7fbeba6
    6368:	ldmdbmi	sp, {r1, r3, r5, sl, fp, sp, lr, pc}^
    636c:	andcs	r2, r0, r5, lsl #4
    6370:			; <UNDEFINED> instruction: 0xf7fb4479
    6374:			; <UNDEFINED> instruction: 0xf7fbeb9e
    6378:	ldmdbmi	sl, {r1, r5, sl, fp, sp, lr, pc}^
    637c:	andcs	r2, r0, r5, lsl #4
    6380:			; <UNDEFINED> instruction: 0xf7fb4479
    6384:			; <UNDEFINED> instruction: 0xf7fbeb96
    6388:	ldmdbmi	r7, {r1, r3, r4, sl, fp, sp, lr, pc}^
    638c:	andcs	r2, r0, r5, lsl #4
    6390:			; <UNDEFINED> instruction: 0xf7fb4479
    6394:			; <UNDEFINED> instruction: 0xf7fbeb8e
    6398:	ldmdbmi	r4, {r1, r4, sl, fp, sp, lr, pc}^
    639c:	andcs	r2, r0, r5, lsl #4
    63a0:			; <UNDEFINED> instruction: 0xf7fb4479
    63a4:			; <UNDEFINED> instruction: 0xf7fbeb86
    63a8:	ldmdbmi	r1, {r1, r3, sl, fp, sp, lr, pc}^
    63ac:	andcs	r2, r0, r5, lsl #4
    63b0:			; <UNDEFINED> instruction: 0xf7fb4479
    63b4:			; <UNDEFINED> instruction: 0xf7fbeb7e
    63b8:	stmdbmi	lr, {r1, sl, fp, sp, lr, pc}^
    63bc:	andcs	r2, r0, r5, lsl #4
    63c0:			; <UNDEFINED> instruction: 0xf7fb4479
    63c4:			; <UNDEFINED> instruction: 0xf7fbeb76
    63c8:	stmdbmi	fp, {r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    63cc:	andcs	r2, r0, r5, lsl #4
    63d0:			; <UNDEFINED> instruction: 0xf7fb4479
    63d4:			; <UNDEFINED> instruction: 0xf7fbeb6e
    63d8:	stmdbmi	r8, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    63dc:	andcs	r2, r0, r5, lsl #4
    63e0:			; <UNDEFINED> instruction: 0xf7fb4479
    63e4:			; <UNDEFINED> instruction: 0xf7fbeb66
    63e8:	stmdbmi	r5, {r1, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    63ec:	andcs	r2, r0, r5, lsl #4
    63f0:			; <UNDEFINED> instruction: 0xf7fb4479
    63f4:			; <UNDEFINED> instruction: 0xf7fbeb5e
    63f8:	stmdbmi	r2, {r1, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    63fc:	andcs	r2, r0, r5, lsl #4
    6400:			; <UNDEFINED> instruction: 0xf7fb4479
    6404:			; <UNDEFINED> instruction: 0xf7fbeb56
    6408:	ldmdbmi	pc!, {r1, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    640c:	andcs	r2, r0, r5, lsl #4
    6410:			; <UNDEFINED> instruction: 0xf7fb4479
    6414:			; <UNDEFINED> instruction: 0xf7fbeb4e
    6418:	ldmdbmi	ip!, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
    641c:	andcs	r2, r0, r5, lsl #4
    6420:			; <UNDEFINED> instruction: 0xf7fb4479
    6424:			; <UNDEFINED> instruction: 0xf7fbeb46
    6428:	ldmdbmi	r9!, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    642c:	andcs	r2, r0, r5, lsl #4
    6430:			; <UNDEFINED> instruction: 0xf7fb4479
    6434:			; <UNDEFINED> instruction: 0xf7fbeb3e
    6438:	ldmdami	r6!, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    643c:			; <UNDEFINED> instruction: 0xf7fb4478
    6440:	ldmdbmi	r5!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    6444:	andcs	r2, r0, r5, lsl #4
    6448:			; <UNDEFINED> instruction: 0xf7fb4479
    644c:			; <UNDEFINED> instruction: 0xf7fbeb32
    6450:	ldmdbmi	r2!, {r1, r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    6454:	andcs	r2, r0, r5, lsl #4
    6458:			; <UNDEFINED> instruction: 0xf7fb4479
    645c:			; <UNDEFINED> instruction: 0xf7fbeb2a
    6460:	strbt	lr, [r7], lr, lsr #23
    6464:	andeq	r4, r0, r2, ror #13
    6468:	andeq	r7, r1, r4, lsl #24
    646c:	andeq	r0, r0, ip, lsr #4
    6470:	andeq	r4, r0, lr, ror #14
    6474:	andeq	r4, r0, r6, lsr r8
    6478:			; <UNDEFINED> instruction: 0x00004cb2
    647c:	andeq	r4, r0, r2, asr #26
    6480:	andeq	r4, r0, sl, asr #27
    6484:	andeq	r5, r0, r2, ror #16
    6488:	andeq	r5, r0, r2, ror fp
    648c:	andeq	r5, r0, sl, ror #20
    6490:	muleq	r0, r6, sl
    6494:			; <UNDEFINED> instruction: 0x00005abe
    6498:	andeq	r5, r0, r6, ror #21
    649c:	strdeq	r5, [r0], -r2
    64a0:	strdeq	r5, [r0], -ip
    64a4:	andeq	r5, r0, r2, lsl fp
    64a8:	andeq	r7, r1, sl, lsl #28
    64ac:	andeq	r4, r0, r8, lsr r6
    64b0:	andeq	r4, r0, r4, ror r6
    64b4:	andeq	r4, r0, r8, ror r6
    64b8:	andeq	r4, r0, r8, lsr #14
    64bc:	andeq	r4, r0, r0, lsr r7
    64c0:	strdeq	r4, [r0], -r0
    64c4:	andeq	r4, r0, r0, ror #16
    64c8:	andeq	r4, r0, r0, lsl #20
    64cc:	andeq	r4, r0, r0, lsr #20
    64d0:	andeq	r4, r0, r0, lsr #22
    64d4:	andeq	r4, r0, ip, asr fp
    64d8:	andeq	r4, r0, ip, ror #23
    64dc:	andeq	r4, r0, r4, ror ip
    64e0:	strdeq	r4, [r0], -r8
    64e4:	muleq	r0, ip, sp
    64e8:	andeq	r4, r0, r8, lsr #28
    64ec:	andeq	r4, r0, r4, lsl pc
    64f0:	strdeq	r4, [r0], -r8
    64f4:	andeq	r5, r0, r8, lsl #1
    64f8:	andeq	r5, r0, r0, asr #1
    64fc:	andeq	r5, r0, r8, ror #7
    6500:	andeq	r5, r0, r4, lsr #11
    6504:	andeq	r5, r0, r8, ror #12
    6508:	andeq	r5, r0, ip, ror #12
    650c:	strdeq	r5, [r0], -r0
    6510:	andeq	r5, r0, r0, lsr #14
    6514:	andeq	r4, r0, r8, lsl #2
    6518:	andeq	r5, r0, r4, asr r7
    651c:	andeq	r5, r0, r8, asr #15
    6520:	bmi	6d8990 <fchmod@plt+0x6d6af0>
    6524:	blmi	6d7710 <fchmod@plt+0x6d5870>
    6528:	ldrbtmi	fp, [fp], #-1392	; 0xfffffa90
    652c:	addlt	r5, r4, sl, lsl #17
    6530:	stcge	14, cr4, [r1], {25}
    6534:	ldmdavs	r2, {r3, r4, fp, sp, lr}
    6538:			; <UNDEFINED> instruction: 0xf04f9203
    653c:	ldrbtmi	r0, [lr], #-512	; 0xfffffe00
    6540:	and	r2, r1, r0, lsl #10
    6544:	eorsvs	r2, r5, r0
    6548:			; <UNDEFINED> instruction: 0xf7fb4621
    654c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r9, fp, sp, lr, pc}
    6550:	blls	bad38 <fchmod@plt+0xb8e98>
    6554:	addvs	pc, r3, sp, asr #12
    6558:	andscc	pc, fp, r4, asr #5
    655c:			; <UNDEFINED> instruction: 0xf44f9c01
    6560:	blx	fe023b52 <fchmod@plt+0xfe021cb2>
    6564:	ldrbne	r1, [r8, r3, lsl #4]
    6568:	bl	ff019194 <fchmod@plt+0xff0172f4>
    656c:	bmi	2d67fc <fchmod@plt+0x2d495c>
    6570:			; <UNDEFINED> instruction: 0x17c1447a
    6574:	blx	ff15c8ca <fchmod@plt+0xff15aa2a>
    6578:	ldmdavs	sl, {r2, r8}
    657c:	subsmi	r9, sl, r3, lsl #22
    6580:	andlt	sp, r4, r1, lsl #2
    6584:			; <UNDEFINED> instruction: 0xf7fbbd70
    6588:	svclt	0x0000eaa6
    658c:	muleq	r1, r0, r8
    6590:	andeq	r0, r0, r0, ror #3
    6594:	andeq	r7, r1, r2, ror fp
    6598:	andeq	r7, r1, lr, asr fp
    659c:	andeq	r7, r1, r4, asr #16
    65a0:			; <UNDEFINED> instruction: 0xf7ffb570
    65a4:	blmi	2864a0 <fchmod@plt+0x284600>
    65a8:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
    65ac:	ldrbtmi	r4, [ip], #-3337	; 0xfffff2f7
    65b0:	ldmdbvs	lr, {r1, r3, r4, r8, fp, sp, lr}^
    65b4:	stmib	r3, {r1, r4, fp, ip}^
    65b8:	addsvs	r0, sl, r0, lsl #2
    65bc:	tsteq	r1, r6, asr #22
    65c0:	andcs	r6, r0, #217	; 0xd9
    65c4:	andsvc	r5, sl, r3, ror #18
    65c8:	svclt	0x0000bd70
    65cc:	andeq	fp, r1, r2, lsr #29
    65d0:	andeq	r7, r1, r6, lsl #16
    65d4:	andeq	r0, r0, r4, ror #3
    65d8:			; <UNDEFINED> instruction: 0xf7ffb508
    65dc:	bmi	146468 <fchmod@plt+0x1445c8>
    65e0:	ldmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
    65e4:	bne	ff012dec <fchmod@plt+0xff010f4c>
    65e8:	tsteq	r2, r1, ror #22
    65ec:	svclt	0x0000bd08
    65f0:	andeq	fp, r1, ip, ror #28
    65f4:			; <UNDEFINED> instruction: 0xf7ffb570
    65f8:			; <UNDEFINED> instruction: 0x2600ff93
    65fc:	vstrmi	s8, [r8, #-28]	; 0xffffffe4
    6600:	cfstrsmi	mvf4, [r8], {122}	; 0x7a
    6604:	ldmdbvs	r3, {r0, r2, r3, r4, r5, r6, sl, lr}
    6608:	ldmdbvs	r3, {r3, r4, fp, ip}^
    660c:	bl	10de854 <fchmod@plt+0x10dc9b4>
    6610:	sbcsvs	r0, r1, r1, lsl #2
    6614:	andsvc	r5, lr, fp, lsr #18
    6618:	svclt	0x0000bd70
    661c:	andeq	fp, r1, ip, asr #28
    6620:			; <UNDEFINED> instruction: 0x000177b0
    6624:	andeq	r0, r0, r4, ror #3
    6628:	mvnsmi	lr, #737280	; 0xb4000
    662c:	blmi	5d9a8c <fchmod@plt+0x5d7bec>
    6630:	ldrbtmi	r4, [fp], #-1149	; 0xfffffb83
    6634:	ldrdeq	lr, [r4, -r5]
    6638:	andeq	lr, r1, #80, 20	; 0x50000
    663c:	bmi	53a6c4 <fchmod@plt+0x538824>
    6640:	ldmdavs	ip, {r0, r1, r3, r4, r7, fp, ip, lr}
    6644:			; <UNDEFINED> instruction: 0xf7ffb9e4
    6648:	ldmib	r5, {r0, r1, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    664c:	adcsmi	r6, r9, #524288	; 0x80000
    6650:	svclt	0x00084602
    6654:			; <UNDEFINED> instruction: 0x460b42b0
    6658:	strtmi	fp, [r0], -r8, lsr #30
    665c:	bl	fedbae9c <fchmod@plt+0xfedb8ffc>
    6660:			; <UNDEFINED> instruction: 0xf04f0802
    6664:	bl	19c6a6c <fchmod@plt+0x19c4bcc>
    6668:			; <UNDEFINED> instruction: 0xf06f0903
    666c:	strbmi	r4, [r9, #-0]
    6670:	strbmi	fp, [r0, #-3848]	; 0xfffff0f8
    6674:	strbmi	fp, [r0], -ip, lsr #30
    6678:	andmi	pc, r0, pc, rrx
    667c:	mvnshi	lr, #12386304	; 0xbd0000
    6680:	rscscc	pc, pc, pc, asr #32
    6684:	svclt	0x0000e7fa
    6688:	andeq	fp, r1, ip, lsl lr
    668c:	andeq	r7, r1, r2, lsl #15
    6690:	andeq	r0, r0, r4, asr #4
    6694:	subvs	fp, r2, r1, lsl #18
    6698:	svclt	0x00004770
    669c:	andvs	fp, r2, r1, lsl #18
    66a0:	svclt	0x00004770
    66a4:	strmi	r4, [r4], -r5, lsl #18
    66a8:	andcs	r2, r0, r5, lsl #4
    66ac:	strlt	r4, [r8, #-1145]	; 0xfffffb87
    66b0:	ldmib	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    66b4:			; <UNDEFINED> instruction: 0xf7ff4621
    66b8:	svclt	0x0000fa0d
    66bc:	ldrdeq	r5, [r0], -r4
    66c0:	svcmi	0x00f0e92d
    66c4:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
    66c8:	strmi	r8, [r8], r2, lsl #22
    66cc:	beq	441ef4 <fchmod@plt+0x440054>
    66d0:	andls	fp, r2, #133	; 0x85
    66d4:	blx	fe6c26de <fchmod@plt+0xfe6c083e>
    66d8:	andls	r7, r3, r3, lsl #16
    66dc:	suble	r2, r1, r0, lsl #22
    66e0:			; <UNDEFINED> instruction: 0xf04f4605
    66e4:	blcs	b08aec <fchmod@plt+0xb06c4c>
    66e8:	strcc	fp, [r1, #-3848]	; 0xfffff0f8
    66ec:			; <UNDEFINED> instruction: 0x212cd037
    66f0:			; <UNDEFINED> instruction: 0xf7fb4628
    66f4:			; <UNDEFINED> instruction: 0x4607eaba
    66f8:			; <UNDEFINED> instruction: 0xf880b108
    66fc:	teqcs	sp, r0
    6700:			; <UNDEFINED> instruction: 0xf7fb4628
    6704:	stmdacs	r0, {r1, r4, r5, r7, r9, fp, sp, lr, pc}
    6708:	strmi	sp, [r6], -r9, asr #32
    670c:	blls	8472c <fchmod@plt+0x8288c>
    6710:	blcs	24824 <fchmod@plt+0x22984>
    6714:			; <UNDEFINED> instruction: 0xf8d8d043
    6718:	stmdbcs	r0, {ip}
    671c:			; <UNDEFINED> instruction: 0x46c3d05b
    6720:	and	r2, r4, r0, lsl #8
    6724:	svcne	0x0018f85b
    6728:	stmdbcs	r0, {r0, sl, ip, sp}
    672c:			; <UNDEFINED> instruction: 0x4628d053
    6730:	stmdb	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6734:	mvnsle	r2, r0, lsl #16
    6738:	ldrdcs	pc, [r4], -fp
    673c:	ldmib	fp, {r1, r4, r6, r7, r8, fp, ip, sp, pc}^
    6740:	stfnee	f0, [fp], {2}
    6744:			; <UNDEFINED> instruction: 0xf1b0bf08
    6748:	teqle	r2, pc	; <illegal shifter operand>
    674c:	andcs	r4, r0, #34603008	; 0x2100000
    6750:	movwcs	r9, #3074	; 0xc02
    6754:			; <UNDEFINED> instruction: 0x96004650
    6758:	tstlt	pc, r0, lsr #15
    675c:	stmdavc	fp!, {r0, r2, r3, r4, r5, r6, sl, fp, ip}
    6760:	bicle	r2, r0, r0, lsl #22
    6764:	andlt	r9, r5, r3, lsl #16
    6768:	blhi	c1a64 <fchmod@plt+0xbfbc4>
    676c:	svcmi	0x00f0e8bd
    6770:	ldmdblt	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6774:	stmdacs	r0, {r4, fp, sp, lr}
    6778:			; <UNDEFINED> instruction: 0x4615d036
    677c:			; <UNDEFINED> instruction: 0xf855e002
    6780:	orrlt	r0, r8, #16, 30	; 0x40
    6784:			; <UNDEFINED> instruction: 0xf7fb4631
    6788:	stmdacs	r0, {r2, r3, r4, r8, fp, sp, lr, pc}
    678c:	ldmib	r5, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
    6790:	strtmi	r2, [r1], -r2, lsl #6
    6794:	stcls	6, cr4, [r2], {80}	; 0x50
    6798:	strmi	r9, [r0, r0, lsl #12]!
    679c:	ldmdbmi	r7, {r0, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    67a0:	andcs	r2, r0, r5, lsl #4
    67a4:			; <UNDEFINED> instruction: 0xf7fb4479
    67a8:	vnmls.f16	s28, s17, s8
    67ac:			; <UNDEFINED> instruction: 0xf7ff1a10
    67b0:	ldmib	fp, {r0, r4, r7, r8, fp, ip, sp, lr, pc}^
    67b4:	stmib	sp, {r2, r8, r9, sp}^
    67b8:	strmi	r2, [r2], -r0, lsl #6
    67bc:	strtmi	r4, [r8], -fp, lsl #12
    67c0:			; <UNDEFINED> instruction: 0xf0004631
    67c4:			; <UNDEFINED> instruction: 0x9600fb35
    67c8:	strmi	r4, [fp], -r2, lsl #12
    67cc:			; <UNDEFINED> instruction: 0x46214650
    67d0:	strmi	r9, [r0, r2, lsl #24]!
    67d4:	stmdbmi	sl, {r0, r6, r7, r8, r9, sl, sp, lr, pc}
    67d8:	andcs	r2, r0, r5, lsl #4
    67dc:			; <UNDEFINED> instruction: 0xf7fb4479
    67e0:	strtmi	lr, [r9], -r8, ror #18
    67e4:			; <UNDEFINED> instruction: 0xf976f7ff
    67e8:	andcs	r4, r5, #98304	; 0x18000
    67ec:	ldrbtmi	r2, [r9], #-0
    67f0:	ldmdb	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    67f4:			; <UNDEFINED> instruction: 0xf7ff4631
    67f8:	svclt	0x0000f96d
    67fc:	andeq	r5, r0, r0, lsl #14
    6800:	andeq	r5, r0, r8, lsl #14
    6804:	andeq	r5, r0, lr, lsl #14
    6808:	stmdbcs	r8, {r3, r8, sl, ip, sp, pc}
    680c:	ldm	pc, {r0, r1, r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    6810:	cdpne	0, 0, cr15, cr7, cr1, {0}
    6814:	strtcs	r2, [r4], -r0, lsr #4
    6818:	andeq	r2, r5, r8, lsr #20
    681c:	sfmlt	f6, 4, [r8, #-264]	; 0xfffffef8
    6820:	ldmdavc	r9, {r1, r8, r9, fp, ip, pc}
    6824:	sbclt	r3, fp, #48, 18	; 0xc0000
    6828:	stmdale	sp, {r0, r3, r8, r9, fp, sp}
    682c:	ldmdavc	fp, {r1, r8, r9, fp, ip, pc}^
    6830:	blcs	1972d04 <fchmod@plt+0x1970e64>
    6834:	blls	bac5c <fchmod@plt+0xb8dbc>
    6838:	tstmi	r0, r1, asr #32	; <UNPREDICTABLE>
    683c:	ldmdblt	fp, {r0, r1, r3, r4, r7, fp, ip, sp, lr}
    6840:	b	ffe44834 <fchmod@plt+0xffe42994>
    6844:	rscle	r2, sl, r0, lsl #16
    6848:			; <UNDEFINED> instruction: 0xf7ff9802
    684c:	andvs	pc, r2, fp, lsr #30
    6850:	sbcvs	fp, r2, r8, lsl #26
    6854:	tstvs	r2, r8, lsl #26
    6858:	cmpvs	r2, r8, lsl #26
    685c:	orrvs	fp, r2, r8, lsl #26
    6860:	bicvs	fp, r2, r8, lsl #26
    6864:	andvs	fp, r2, #8, 26	; 0x200
    6868:	svclt	0x0000bd08
    686c:			; <UNDEFINED> instruction: 0x2120b538
    6870:	andcs	r4, r0, r5, lsl #12
    6874:	blx	fed4287c <fchmod@plt+0xfed409dc>
    6878:	tstcs	r0, r0, lsr #4
    687c:			; <UNDEFINED> instruction: 0xf7fb4604
    6880:	movwcs	lr, #6698	; 0x1a2a
    6884:	tstlt	sp, r3, rrx
    6888:	stmdblt	fp, {r0, r1, r3, r5, fp, ip, sp, lr}
    688c:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    6890:	strtmi	r4, [r8], -r4, lsl #20
    6894:	strtmi	r4, [r3], -r4, lsl #18
    6898:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    689c:			; <UNDEFINED> instruction: 0xff10f7ff
    68a0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    68a4:			; <UNDEFINED> instruction: 0xfffffdf9
    68a8:	ldrdeq	r7, [r1], -sl
    68ac:	tstcs	r4, r8, lsr r5
    68b0:	andcs	r4, r0, r5, lsl #12
    68b4:	blx	fe5428bc <fchmod@plt+0xfe540a1c>
    68b8:	strmi	r2, [r4], -r0, lsl #6
    68bc:	tstlt	sp, r3
    68c0:	stmdblt	fp, {r0, r1, r3, r5, fp, ip, sp, lr}
    68c4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    68c8:	strtmi	r4, [r8], -r5, lsl #18
    68cc:	strtmi	r4, [r3], -r5, lsl #20
    68d0:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    68d4:			; <UNDEFINED> instruction: 0xf7ff3130
    68d8:			; <UNDEFINED> instruction: 0x4620fef3
    68dc:	svclt	0x0000bd38
    68e0:	andeq	r7, r1, r4, lsr #3
    68e4:			; <UNDEFINED> instruction: 0xfffffdc7
    68e8:	cmncs	r0, r8, lsr r5
    68ec:	andcs	r4, r0, r5, lsl #12
    68f0:	blx	1dc28f8 <fchmod@plt+0x1dc0a58>
    68f4:	strmi	r2, [r4], -r6, lsl #2
    68f8:	b	fe7448ec <fchmod@plt+0xfe742a4c>
    68fc:	smlabtlt	sp, r8, r9, fp
    6900:	stmdblt	r3!, {r0, r1, r3, r5, fp, ip, sp, lr}^
    6904:	andcc	lr, r3, #212, 18	; 0x350000
    6908:	blcs	11795c <fchmod@plt+0x115abc>
    690c:	ldmib	r4, {r2, r3, r4, fp, ip, lr, pc}^
    6910:			; <UNDEFINED> instruction: 0xf0053507
    6914:	adcmi	r0, fp, #62914560	; 0x3c00000
    6918:	strtmi	sp, [r0], -sp, lsl #6
    691c:	stmdbmi	lr, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
    6920:	bmi	3981c8 <fchmod@plt+0x396328>
    6924:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
    6928:	smccc	1098	; 0x44a
    692c:	mcr2	7, 6, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    6930:			; <UNDEFINED> instruction: 0xf7ffe7e8
    6934:	stmdbmi	sl, {r0, r2, r3, r5, r6, r7, fp, ip, sp, lr, pc}
    6938:	andcs	r2, r0, r5, lsl #4
    693c:			; <UNDEFINED> instruction: 0xf7fb4479
    6940:			; <UNDEFINED> instruction: 0x4629e8b8
    6944:			; <UNDEFINED> instruction: 0xf8c6f7ff
    6948:	andcs	r4, r5, #98304	; 0x18000
    694c:	ldrbtmi	r2, [r9], #-0
    6950:	stmia	lr!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6954:			; <UNDEFINED> instruction: 0xf8bef7ff
    6958:	andeq	r7, r1, lr, asr #2
    695c:			; <UNDEFINED> instruction: 0xfffffedd
    6960:	andeq	r5, r0, r4, lsl #12
    6964:	andeq	r5, r0, sl, asr #11
    6968:	andcs	r4, r1, #3072	; 0xc00
    696c:	andsvs	r4, r8, fp, ror r4
    6970:			; <UNDEFINED> instruction: 0xf7fd605a
    6974:	svclt	0x0000bac1
    6978:	strdeq	fp, [r1], -r8
    697c:	push	{r2, r4, r5, r9, fp, lr}
    6980:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
    6984:	sbclt	r4, r8, r3, lsr r8
    6988:	fldmdbxmi	r4!, {d4-d28}	;@ Deprecated
    698c:	andcc	r4, r8, r8, ror r4
    6990:	ldrdhi	pc, [ip], #143	; 0x8f
    6994:	ldmpl	r3, {r0, r2, r3, r4, r5, r6, sl, lr}^
    6998:	ldrbtmi	r1, [r8], #3374	; 0xd2e
    699c:	movtls	r6, #30747	; 0x781b
    69a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    69a4:	ldrcc	r4, [r8, #-1543]	; 0xfffff9f9
    69a8:	ldmib	lr, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    69ac:	tstcs	r2, r4, lsr r6
    69b0:			; <UNDEFINED> instruction: 0xf854e001
    69b4:	ldrtmi	r1, [r8], -r4, lsl #22
    69b8:	stmdb	r6, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    69bc:	mvnsle	r4, ip, lsr #5
    69c0:			; <UNDEFINED> instruction: 0xf8584b28
    69c4:	strcc	r5, [r4, #-3]
    69c8:	stcne	8, cr15, [r4], {85}	; 0x55
    69cc:			; <UNDEFINED> instruction: 0x4638b131
    69d0:	ldm	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    69d4:	blne	144b30 <fchmod@plt+0x142c90>
    69d8:	mvnsle	r2, r0, lsl #18
    69dc:	addcs	r4, r0, #557056	; 0x88000
    69e0:	svcge	0x0001a802
    69e4:			; <UNDEFINED> instruction: 0xf10d4479
    69e8:			; <UNDEFINED> instruction: 0x31080890
    69ec:			; <UNDEFINED> instruction: 0xf7fb2502
    69f0:	blmi	7c0ae0 <fchmod@plt+0x7bec40>
    69f4:			; <UNDEFINED> instruction: 0xf8c72200
    69f8:	ldrbtmi	r2, [fp], #-132	; 0xffffff7c
    69fc:	and	r6, r1, fp, lsr r0
    6a00:	blpl	144b60 <fchmod@plt+0x142cc0>
    6a04:	tstcs	r0, r2, asr #12
    6a08:			; <UNDEFINED> instruction: 0xf7fb4628
    6a0c:	ldmdblt	r0, {r1, r5, r7, fp, sp, lr, pc}
    6a10:	blcs	6d6a8 <fchmod@plt+0x6b808>
    6a14:	strtmi	sp, [r8], -r5
    6a18:	ldrtmi	r2, [r9], -r0, lsl #4
    6a1c:	ldm	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    6a20:	adcmi	fp, r6, #136, 18	; 0x220000
    6a24:	blmi	4bb1dc <fchmod@plt+0x4b933c>
    6a28:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    6a2c:	addcs	pc, r8, r3, lsl #17
    6a30:	blmi	259278 <fchmod@plt+0x2573d8>
    6a34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6a38:	blls	11e0aa8 <fchmod@plt+0x11dec08>
    6a3c:	qaddle	r4, sl, r4
    6a40:	pop	{r3, r6, ip, sp, pc}
    6a44:			; <UNDEFINED> instruction: 0xf7ff81f0
    6a48:			; <UNDEFINED> instruction: 0xf7fbf86f
    6a4c:	svclt	0x0000e844
    6a50:	andeq	r7, r1, r2, lsr r4
    6a54:	ldrdeq	fp, [r1], -r8
    6a58:	andeq	r0, r0, r0, ror #3
    6a5c:	andeq	r5, r0, r8, lsr #12
    6a60:	andeq	r7, r1, sl, lsl r4
    6a64:	andeq	r0, r0, r4, lsr r2
    6a68:	andeq	fp, r1, r0, lsl #21
    6a6c:			; <UNDEFINED> instruction: 0xffffff6b
    6a70:	andeq	fp, r1, sl, lsr sl
    6a74:	andeq	r7, r1, r0, lsl #7
    6a78:	cfstr32mi	mvfx11, [ip], {112}	; 0x70
    6a7c:			; <UNDEFINED> instruction: 0xf894447c
    6a80:	smlawblt	fp, r8, r0, r3
    6a84:	ldrdpl	pc, [ip], r4
    6a88:			; <UNDEFINED> instruction: 0xf8c41c6b
    6a8c:	smlabblt	r5, ip, r0, r3
    6a90:			; <UNDEFINED> instruction: 0xf7fbbd70
    6a94:			; <UNDEFINED> instruction: 0xf104e91a
    6a98:	strtmi	r0, [sl], -r8, lsl #2
    6a9c:	strmi	r6, [r6], -r4, lsl #16
    6aa0:			; <UNDEFINED> instruction: 0xf7fb4628
    6aa4:	eorsvs	lr, r4, lr, ror #16
    6aa8:	svclt	0x0000bd70
    6aac:	andeq	fp, r1, r8, ror #19
    6ab0:	cfstr32mi	mvfx11, [ip], {112}	; 0x70
    6ab4:			; <UNDEFINED> instruction: 0xf894447c
    6ab8:	smlawblt	fp, r8, r0, r3
    6abc:	ldrdpl	pc, [ip], r4
    6ac0:			; <UNDEFINED> instruction: 0xf8c43d01
    6ac4:	smlabblt	r5, ip, r0, r5
    6ac8:			; <UNDEFINED> instruction: 0xf7fbbd70
    6acc:			; <UNDEFINED> instruction: 0x462ae8fe
    6ad0:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
    6ad4:	strmi	r6, [r6], -r5, lsl #16
    6ad8:			; <UNDEFINED> instruction: 0xf7fb2001
    6adc:	eorsvs	lr, r5, r2, asr r8
    6ae0:	svclt	0x0000bd70
    6ae4:			; <UNDEFINED> instruction: 0x0001b9b0
    6ae8:	blmi	559340 <fchmod@plt+0x5574a0>
    6aec:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    6af0:	ldcmi	0, cr11, [r4], {164}	; 0xa4
    6af4:	ldrbtmi	r5, [ip], #-2259	; 0xfffff72d
    6af8:			; <UNDEFINED> instruction: 0x9323681b
    6afc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    6b00:	stmdblt	sp, {r0, r2, r5, fp, sp, lr}^
    6b04:	blmi	39934c <fchmod@plt+0x3974ac>
    6b08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    6b0c:	blls	8e0b7c <fchmod@plt+0x8decdc>
    6b10:	tstle	r0, sl, asr r0
    6b14:	ldcllt	0, cr11, [r0, #-144]!	; 0xffffff70
    6b18:	stmdage	r1, {r9, sl, sp}
    6b1c:			; <UNDEFINED> instruction: 0xf7fb9600
    6b20:	ldrtmi	lr, [r2], -lr, asr #17
    6b24:	strbtmi	r4, [r9], -r8, lsr #12
    6b28:			; <UNDEFINED> instruction: 0xf7fb9621
    6b2c:	stmdavs	r0!, {r1, r4, fp, sp, lr, pc}
    6b30:	svc	0x0034f7fa
    6b34:			; <UNDEFINED> instruction: 0xf7fae7e6
    6b38:	svclt	0x0000efce
    6b3c:	andeq	r7, r1, r8, asr #5
    6b40:	andeq	r0, r0, r0, ror #3
    6b44:	andeq	fp, r1, lr, ror #18
    6b48:	andeq	r7, r1, ip, lsr #5
    6b4c:	ldrmi	fp, [r5], -r0, ror #11
    6b50:	strmi	r4, [r7], -lr, lsl #12
    6b54:	ldmda	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6b58:	andle	r4, sp, #168, 4	; 0x8000000a
    6b5c:	ldmdbne	r1!, {r0, r2, r3, r5, r9, fp, ip}^
    6b60:	stccc	8, cr15, [r1], {17}
    6b64:	andle	r2, r7, pc, lsr #22
    6b68:			; <UNDEFINED> instruction: 0xf7fa4638
    6b6c:	stmdacs	r0, {r1, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    6b70:	strcs	fp, [r0, #-3864]	; 0xfffff0e8
    6b74:	stcllt	6, cr4, [r0, #160]!	; 0xa0
    6b78:	strtmi	r2, [r8], -r0, lsl #10
    6b7c:	svclt	0x0000bde0
    6b80:	mvnsmi	lr, #737280	; 0xb4000
    6b84:			; <UNDEFINED> instruction: 0xf7fb4604
    6b88:	stclmi	8, cr14, [r5, #-400]!	; 0xfffffe70
    6b8c:	ldrbtmi	r4, [sp], #-2405	; 0xfffff69b
    6b90:	stmdapl	r9!, {r0, r2, r5, r6, r9, fp, lr}^
    6b94:	stmiapl	sl!, {r0, r1, r3, r5, r9, sl, lr}
    6b98:			; <UNDEFINED> instruction: 0xf8d2680b
    6b9c:	strmi	r8, [r6], -r0
    6ba0:	bmi	18b5854 <fchmod@plt+0x18b39b4>
    6ba4:	mvnscc	pc, #8, 2
    6ba8:	tsteq	fp, sl, ror r4
    6bac:			; <UNDEFINED> instruction: 0xf85218d7
    6bb0:			; <UNDEFINED> instruction: 0xf1b99003
    6bb4:	suble	r0, r4, r0, lsl #30
    6bb8:	and	r4, r3, sp, asr #12
    6bbc:	svcpl	0x0004f857
    6bc0:	eorsle	r2, lr, r0, lsl #26
    6bc4:			; <UNDEFINED> instruction: 0x46214632
    6bc8:			; <UNDEFINED> instruction: 0xf7ff4628
    6bcc:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    6bd0:	ldmdbmi	r7, {r2, r4, r5, r6, r7, ip, lr, pc}^
    6bd4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6bd8:	strmi	r2, [r7], -r0
    6bdc:	svc	0x0068f7fa
    6be0:	strtmi	r4, [r1], -sl, lsr #12
    6be4:			; <UNDEFINED> instruction: 0xff1ef7fe
    6be8:	pop	{r3, r4, r5, r9, sl, lr}
    6bec:			; <UNDEFINED> instruction: 0xf1b883f8
    6bf0:	suble	r0, sp, r3, lsl #30
    6bf4:	ldrtmi	r4, [r2], -pc, asr #16
    6bf8:			; <UNDEFINED> instruction: 0xf8df4621
    6bfc:	ldrbtmi	r8, [r8], #-316	; 0xfffffec4
    6c00:			; <UNDEFINED> instruction: 0xf7ff2700
    6c04:	ldrbtmi	pc, [r8], #4003	; 0xfa3	; <UNPREDICTABLE>
    6c08:	ldmdaeq	r0!, {r3, r8, ip, sp, lr, pc}
    6c0c:	ldmdblt	r8, {r0, r2, r9, sl, lr}^
    6c10:	svccs	0x00043701
    6c14:			; <UNDEFINED> instruction: 0xf858d065
    6c18:			; <UNDEFINED> instruction: 0x46320037
    6c1c:			; <UNDEFINED> instruction: 0xf7ff4621
    6c20:			; <UNDEFINED> instruction: 0x4605ff95
    6c24:	rscsle	r2, r3, r0, lsl #16
    6c28:	ldrbtmi	r4, [fp], #-2884	; 0xfffff4bc
    6c2c:	strbeq	lr, [r7, r3, lsl #22]
    6c30:	ldrsbtls	pc, [r4], -r7	; <UNPREDICTABLE>
    6c34:			; <UNDEFINED> instruction: 0xf7fb4648
    6c38:	bl	180c70 <fchmod@plt+0x17edd0>
    6c3c:	strmi	r0, [r6], -r0, lsl #16
    6c40:	blmi	ffed1c <fchmod@plt+0xffce7c>
    6c44:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    6c48:	suble	r2, r5, r0, lsl #26
    6c4c:			; <UNDEFINED> instruction: 0x46214632
    6c50:			; <UNDEFINED> instruction: 0xf7ff4628
    6c54:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    6c58:			; <UNDEFINED> instruction: 0x4628d153
    6c5c:	svc	0x00f8f7fa
    6c60:	stmdbeq	r0, {r1, r2, r8, r9, fp, sp, lr, pc}
    6c64:			; <UNDEFINED> instruction: 0xf1094680
    6c68:	andcs	r0, r0, r1, lsl #2
    6c6c:			; <UNDEFINED> instruction: 0xf8b8f000
    6c70:	ldrtmi	r4, [r2], -r1, lsr #12
    6c74:			; <UNDEFINED> instruction: 0xf7fa4607
    6c78:	ldmibne	r8!, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    6c7c:	strtmi	r4, [r9], -r2, asr #12
    6c80:	mrc	7, 7, APSR_nzcv, cr0, cr10, {7}
    6c84:	ldrtmi	r2, [r8], -r0, lsl #6
    6c88:	andcc	pc, r9, r7, lsl #16
    6c8c:	mvnshi	lr, #12386304	; 0xbd0000
    6c90:	ldrbtmi	r4, [fp], #-2860	; 0xfffff4d4
    6c94:	biclt	r6, r0, #24, 16	; 0x180000
    6c98:			; <UNDEFINED> instruction: 0x46214632
    6c9c:			; <UNDEFINED> instruction: 0xff56f7ff
    6ca0:	tstlt	r8, #5242880	; 0x500000
    6ca4:	ldrdls	pc, [r0], pc	; <UNPREDICTABLE>
    6ca8:	strcs	r4, [r0], -r0, lsl #13
    6cac:			; <UNDEFINED> instruction: 0xf10844f9
    6cb0:	andcs	r0, r0, r1, lsl #2
    6cb4:			; <UNDEFINED> instruction: 0xf894f000
    6cb8:	strtmi	r4, [sl], -r1, lsr #12
    6cbc:			; <UNDEFINED> instruction: 0xf7fa4607
    6cc0:	ldmdbne	r8!, {r1, r4, r6, r7, r9, sl, fp, sp, lr, pc}^
    6cc4:			; <UNDEFINED> instruction: 0x46494632
    6cc8:	mcr	7, 6, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    6ccc:	ldrtmi	r2, [r8], -r0, lsl #6
    6cd0:	andcc	pc, r8, r7, lsl #16
    6cd4:	mvnshi	lr, #12386304	; 0xbd0000
    6cd8:	svceq	0x0003f1b8
    6cdc:			; <UNDEFINED> instruction: 0x464dd015
    6ce0:	blmi	6c0bd4 <fchmod@plt+0x6bed34>
    6ce4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    6ce8:	bicsle	r2, r5, r0, lsl #16
    6cec:	andcs	r4, r5, #24, 18	; 0x60000
    6cf0:	ldrbtmi	r2, [r9], #-0
    6cf4:			; <UNDEFINED> instruction: 0xf7fa4607
    6cf8:			; <UNDEFINED> instruction: 0x4621eedc
    6cfc:	mrc2	7, 4, pc, cr2, cr14, {7}
    6d00:	ldmdbmi	r4, {r1, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    6d04:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    6d08:	ldmdbmi	r3, {r1, r2, r5, r6, r8, r9, sl, sp, lr, pc}
    6d0c:	andcs	r2, r0, r5, lsl #4
    6d10:			; <UNDEFINED> instruction: 0x46074479
    6d14:	mcr	7, 6, pc, cr12, cr10, {7}	; <UNPREDICTABLE>
    6d18:			; <UNDEFINED> instruction: 0xf7fe4621
    6d1c:	strb	pc, [r3, -pc, lsr #29]!	; <UNPREDICTABLE>
    6d20:	andeq	r7, r1, r6, lsr #4
    6d24:	andeq	r0, r0, r4, asr #4
    6d28:	andeq	r0, r0, r0, asr #4
    6d2c:	andeq	r7, r1, ip, lsr #1
    6d30:	andeq	r5, r0, r2, lsl #8
    6d34:	ldrdeq	r5, [r0], -r6
    6d38:	andeq	r7, r1, lr, asr #32
    6d3c:	andeq	r7, r1, sl, lsr #32
    6d40:			; <UNDEFINED> instruction: 0x0001b8b0
    6d44:	andeq	fp, r1, r2, ror #16
    6d48:	muleq	r0, r8, r8
    6d4c:	andeq	fp, r1, r0, lsl r8
    6d50:	andeq	r5, r0, lr, asr r3
    6d54:	ldrdeq	r5, [r0], -r2
    6d58:	strdeq	r5, [r0], -r4
    6d5c:			; <UNDEFINED> instruction: 0x4604b538
    6d60:	cmnlt	fp, r3, lsl #16
    6d64:			; <UNDEFINED> instruction: 0xf7fa212f
    6d68:	stmdblt	r8, {r7, r8, r9, sl, fp, sp, lr, pc}^
    6d6c:	ldrbtmi	r4, [sp], #-3337	; 0xfffff2f7
    6d70:			; <UNDEFINED> instruction: 0xf7fa6828
    6d74:			; <UNDEFINED> instruction: 0x4620ee52
    6d78:			; <UNDEFINED> instruction: 0xf848f000
    6d7c:	ldclt	0, cr6, [r8, #-160]!	; 0xffffff60
    6d80:	andcs	r4, r5, #81920	; 0x14000
    6d84:	ldrbtmi	r2, [r9], #-0
    6d88:	mrc	7, 4, APSR_nzcv, cr2, cr10, {7}
    6d8c:			; <UNDEFINED> instruction: 0xf7fe4621
    6d90:	svclt	0x0000fea1
    6d94:	andeq	fp, r1, r6, lsl #15
    6d98:	strdeq	r5, [r0], -sl
    6d9c:	andeq	r0, r0, r0
    6da0:	biceq	fp, r4, r0, ror r5
    6da4:	addlt	r4, r2, ip, lsl #26
    6da8:	andcs	r4, r1, #12, 18	; 0x30000
    6dac:	andls	r4, r1, #2097152000	; 0x7d000000
    6db0:	stmdbne	r8!, {r0, r3, r4, r5, r6, sl, lr}
    6db4:			; <UNDEFINED> instruction: 0xf04f9100
    6db8:	strdcs	r3, [r0, pc]
    6dbc:	strpl	r2, [lr, #-1536]!	; 0xfffffa00
    6dc0:	stmda	r8!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6dc4:	blcs	c5e278 <fchmod@plt+0xc5c3d8>
    6dc8:	movwcs	fp, #7948	; 0x1f0c
    6dcc:			; <UNDEFINED> instruction: 0xf8c52302
    6dd0:	andlt	r3, r2, r0, lsl #4
    6dd4:	svclt	0x0000bd70
    6dd8:	andeq	fp, r1, ip, asr #14
    6ddc:	andeq	r5, r0, ip, lsl #6
    6de0:			; <UNDEFINED> instruction: 0x4604b538
    6de4:	mrc	7, 4, APSR_nzcv, cr0, cr10, {7}
    6de8:	ldfltd	f3, [r8, #-0]
    6dec:	svc	0x006cf7fa
    6df0:	strtmi	r6, [r0], -r5, lsl #16
    6df4:	mrc	7, 0, APSR_nzcv, cr0, cr10, {7}
    6df8:			; <UNDEFINED> instruction: 0xf7fa4628
    6dfc:			; <UNDEFINED> instruction: 0x4601eef4
    6e00:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    6e04:	mcr2	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    6e08:	andeq	r5, r0, r6, ror #18
    6e0c:	addlt	fp, r2, r0, lsl r5
    6e10:			; <UNDEFINED> instruction: 0xf7fa4604
    6e14:	mcrrne	15, 1, lr, r2, cr14
    6e18:	andls	r2, r1, #0
    6e1c:			; <UNDEFINED> instruction: 0xf7ff4611
    6e20:	bls	86da4 <fchmod@plt+0x84f04>
    6e24:	andlt	r4, r2, r1, lsr #12
    6e28:			; <UNDEFINED> instruction: 0x4010e8bd
    6e2c:	mrclt	7, 0, APSR_nzcv, cr8, cr10, {7}
    6e30:	svcmi	0x00f0e92d
    6e34:			; <UNDEFINED> instruction: 0xf891b087
    6e38:	strmi	r9, [r8], r0
    6e3c:			; <UNDEFINED> instruction: 0xf1b99202
    6e40:	svclt	0x00180f09
    6e44:	svceq	0x0020f1b9
    6e48:	movwls	r9, #12293	; 0x3005
    6e4c:			; <UNDEFINED> instruction: 0xf818d107
    6e50:			; <UNDEFINED> instruction: 0xf1b99f01
    6e54:	svclt	0x00180f09
    6e58:	svceq	0x0020f1b9
    6e5c:	stmdbmi	lr!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}^
    6e60:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    6e64:	stc	7, cr15, [ip, #1000]!	; 0x3e8
    6e68:	rsbsle	r2, r5, r0, lsl #16
    6e6c:	ldmdbeq	r0!, {r0, r3, r5, r7, r8, ip, sp, lr, pc}
    6e70:	svceq	0x0009f1b9
    6e74:	sbchi	pc, r6, r0, lsl #4
    6e78:	mulcs	r0, r8, r8
    6e7c:	blne	fe6847a8 <fchmod@plt+0xfe682908>
    6e80:			; <UNDEFINED> instruction: 0xf6c12000
    6e84:	bcc	c0dcf0 <fchmod@plt+0xc0be50>
    6e88:			; <UNDEFINED> instruction: 0xf04f2100
    6e8c:	movwcs	r3, #2713	; 0xa99
    6e90:	strmi	lr, [fp, #27]!
    6e94:	strmi	fp, [r2, #3848]!	; 0xf08
    6e98:	adchi	pc, r1, r0, asr #1
    6e9c:	strbmi	r1, [sl], -r3, lsr #18
    6ea0:			; <UNDEFINED> instruction: 0x0c05eb45
    6ea4:	bl	130d218 <fchmod@plt+0x130b378>
    6ea8:	ldmdbne	fp, {r2, r3, sl, fp}
    6eac:			; <UNDEFINED> instruction: 0x0c05eb4c
    6eb0:	b	13cd218 <fchmod@plt+0x13cb378>
    6eb4:	bl	1323e44 <fchmod@plt+0x1321fa4>
    6eb8:	b	1bc72f0 <fchmod@plt+0x1bc5450>
    6ebc:	bicsmi	r0, pc, #9437184	; 0x900000
    6ec0:	svclt	0x0008428f
    6ec4:			; <UNDEFINED> instruction: 0xf0c04286
    6ec8:	strbmi	r8, [r4], sl, lsl #1
    6ecc:	svc	0x0001f818
    6ed0:			; <UNDEFINED> instruction: 0xf1ae1884
    6ed4:	bl	104939c <fchmod@plt+0x10474fc>
    6ed8:	blx	17c82ec <fchmod@plt+0x17c644c>
    6edc:	blcs	283d08 <fchmod@plt+0x281e68>
    6ee0:			; <UNDEFINED> instruction: 0xf1bed9d7
    6ee4:	tstle	r6, r0, lsl #30
    6ee8:	movwcs	lr, #10717	; 0x29dd
    6eec:	svclt	0x0008429d
    6ef0:	ldmib	sp, {r2, r4, r7, r9, lr}^
    6ef4:	svclt	0x00341210
    6ef8:	movwcs	r2, #769	; 0x301
    6efc:	svclt	0x000842aa
    6f00:	svclt	0x003842a1
    6f04:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    6f08:	cmnle	r8, r0, lsl #22
    6f0c:	strtmi	r4, [r9], -r0, lsr #12
    6f10:	pop	{r0, r1, r2, ip, sp, pc}
    6f14:			; <UNDEFINED> instruction: 0xf00e8ff0
    6f18:			; <UNDEFINED> instruction: 0xf89c0edf
    6f1c:			; <UNDEFINED> instruction: 0xf1be3002
    6f20:			; <UNDEFINED> instruction: 0xf10c0f4b
    6f24:	andsle	r0, lr, r2
    6f28:	svceq	0x004df1be
    6f2c:			; <UNDEFINED> instruction: 0xf1bed044
    6f30:			; <UNDEFINED> instruction: 0xd12e0f47
    6f34:	strmi	pc, [r0, pc, asr #32]
    6f38:	stmiblt	fp, {r9, sl, sp}^
    6f3c:	movwcs	r2, #512	; 0x200
    6f40:	teqle	sp, r0, lsl #26
    6f44:	cmple	sl, r3, lsl r3
    6f48:			; <UNDEFINED> instruction: 0xf606fb04
    6f4c:	strvs	pc, [r5], -r7, lsl #22
    6f50:	strmi	pc, [r7, #-2980]	; 0xfffff45c
    6f54:			; <UNDEFINED> instruction: 0xe7c74435
    6f58:	ldrmi	lr, [r0, #-2525]	; 0xfffff623
    6f5c:	strtmi	r4, [r9], -r0, lsr #12
    6f60:	pop	{r0, r1, r2, ip, sp, pc}
    6f64:			; <UNDEFINED> instruction: 0xf44f8ff0
    6f68:	strcs	r6, [r0], -r0, lsl #15
    6f6c:	rscle	r2, r5, r0, lsl #22
    6f70:	mulcc	r2, ip, r8
    6f74:	eorle	r2, lr, r9, ror #22
    6f78:	mulcc	r2, ip, r8
    6f7c:	tstle	r2, r9, ror #22
    6f80:	blcs	10a5094 <fchmod@plt+0x10a31f4>
    6f84:	stmdbmi	r5!, {r1, r3, r4, r5, ip, lr, pc}
    6f88:			; <UNDEFINED> instruction: 0xf7fa4479
    6f8c:	stmdacs	r0, {r1, r3, r4, r8, sl, fp, sp, lr, pc}
    6f90:	stmdbmi	r3!, {r2, r4, r6, r7, ip, lr, pc}
    6f94:	andcs	r2, r0, r5, lsl #4
    6f98:			; <UNDEFINED> instruction: 0xf7fa4479
    6f9c:	strbmi	lr, [r2], -sl, lsl #27
    6fa0:	andcs	r4, r1, r1, lsl #12
    6fa4:	ldc2	7, cr15, [r8, #-1016]	; 0xfffffc08
    6fa8:	andcs	r4, r5, #491520	; 0x78000
    6fac:	ldrbtmi	r2, [r9], #-0
    6fb0:	ldcl	7, cr15, [lr, #-1000]!	; 0xfffffc18
    6fb4:	stc2	7, cr15, [lr, #1016]	; 0x3f8
    6fb8:	strne	pc, [r0, pc, asr #8]
    6fbc:	ldr	r2, [ip, r0, lsl #12]!
    6fc0:	stmdbhi	r7, {r2, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    6fc4:	strbmi	r2, [r8], -r0, lsl #2
    6fc8:	smlatteq	r7, r5, fp, pc	; <UNPREDICTABLE>
    6fcc:	adcsle	r2, r9, r0, lsl #18
    6fd0:	movwcs	r2, #513	; 0x201
    6fd4:	stmdavc	r3, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    6fd8:	adcle	r2, pc, r0, lsl #22
    6fdc:	ldmdbmi	r2, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
    6fe0:	andcs	r2, r0, r5, lsl #4
    6fe4:			; <UNDEFINED> instruction: 0xf7fa4479
    6fe8:	ldmib	sp, {r2, r5, r6, r8, sl, fp, sp, lr, pc}^
    6fec:	stmdbls	r5, {r4, sl, ip, sp}
    6ff0:	strcc	lr, [r0], #-2509	; 0xfffff633
    6ff4:	movwcs	lr, #10717	; 0x29dd
    6ff8:	stc2l	7, cr15, [ip, #-1016]!	; 0xfffffc08
    6ffc:	blcs	25210 <fchmod@plt+0x23370>
    7000:	bfi	sp, ip, (invalid: 1:0)
    7004:	andcs	r4, r5, #147456	; 0x24000
    7008:	ldrbtmi	r2, [r9], #-0
    700c:	ldcl	7, cr15, [r0, #-1000]	; 0xfffffc18
    7010:			; <UNDEFINED> instruction: 0xf7fe4641
    7014:	svclt	0x0000fd5f
    7018:	andeq	r5, r0, lr, asr r2
    701c:	andeq	r3, r0, ip, lsl #16
    7020:	andeq	r5, r0, ip, asr r1
    7024:	andeq	r5, r0, r6, ror #2
    7028:	andeq	r5, r0, r4, ror r1
    702c:	strheq	r5, [r0], -sl
    7030:			; <UNDEFINED> instruction: 0xf3c00d02
    7034:	stmdacc	r0, {r0, r1, r4}
    7038:	andcc	lr, r1, #270336	; 0x42000
    703c:	tstpl	r1, #323584	; 0x4f000
    7040:	andcs	fp, r1, r8, lsl pc
    7044:			; <UNDEFINED> instruction: 0xf1431810
    7048:	ldrbmi	r0, [r0, -r0, lsl #2]!
    704c:			; <UNDEFINED> instruction: 0x4614b5f0
    7050:	addlt	r4, r5, r4, lsl pc
    7054:	strmi	r4, [sp], -r6, lsl #12
    7058:			; <UNDEFINED> instruction: 0xf8d7447f
    705c:	bicslt	r2, r2, r0, lsl #4
    7060:	bcs	59cac <fchmod@plt+0x57e0c>
    7064:	bl	d8258 <fchmod@plt+0xd63b8>
    7068:	andle	r1, lr, r4, asr #9
    706c:			; <UNDEFINED> instruction: 0xf04f480f
    7070:	andcs	r3, r1, #-67108861	; 0xfc000003
    7074:	ldrbtmi	r9, [r8], #-1538	; 0xfffff9fe
    7078:	orrcs	r9, r0, r0
    707c:	strls	r4, [r3, #-1568]	; 0xfffff9e0
    7080:	svc	0x0008f7fa
    7084:	andlt	r4, r5, r0, lsr #12
    7088:	stmdami	r9, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    708c:	mvnscc	pc, #79	; 0x4f
    7090:	ldrbtmi	r9, [r8], #-1538	; 0xfffff9fe
    7094:			; <UNDEFINED> instruction: 0x4620e7f0
    7098:	mcr2	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    709c:	andcs	pc, r0, #14090240	; 0xd70000
    70a0:	svclt	0x0000e7de
    70a4:	andeq	fp, r1, r0, lsr #9
    70a8:	muleq	r1, r4, r4
    70ac:	andeq	r5, r0, r6, lsr #2
    70b0:	andeq	r5, r0, r2, lsl #2
    70b4:			; <UNDEFINED> instruction: 0xf04fb40c
    70b8:	ldrblt	r3, [r0, #-1023]!	; 0xfffffc01
    70bc:			; <UNDEFINED> instruction: 0xf8dfb084
    70c0:	stcge	0, cr14, [r8, #-432]	; 0xfffffe50
    70c4:	ldrdgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    70c8:	ldrbtmi	r4, [lr], #1542	; 0x606
    70cc:	blcs	145228 <fchmod@plt+0x143388>
    70d0:	strmi	r6, [ip], -r0, lsl #16
    70d4:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
    70d8:			; <UNDEFINED> instruction: 0xf8dc6809
    70dc:			; <UNDEFINED> instruction: 0xf8cdc000
    70e0:			; <UNDEFINED> instruction: 0xf04fc00c
    70e4:	stmib	sp, {sl, fp}^
    70e8:	andcs	r2, r1, #0, 10
    70ec:			; <UNDEFINED> instruction: 0xf7fa9502
    70f0:	mcrne	12, 0, lr, cr3, cr2, {5}
    70f4:	stmdavs	r2!, {r1, r8, r9, fp, ip, lr, pc}
    70f8:	stmdale	lr, {r1, r3, r4, r7, r9, lr}
    70fc:	eorvs	r2, r3, r0, lsl #6
    7100:	blmi	2d9938 <fchmod@plt+0x2d7a98>
    7104:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7108:	blls	e1178 <fchmod@plt+0xdf2d8>
    710c:	qaddle	r4, sl, sl
    7110:	pop	{r2, ip, sp, pc}
    7114:	andlt	r4, r2, r0, ror r0
    7118:	ldmdavs	r0!, {r4, r5, r6, r8, r9, sl, lr}
    711c:	ldrmi	r1, [r8], #-2770	; 0xfffff52e
    7120:	eorvs	r6, r2, r0, lsr r0
    7124:			; <UNDEFINED> instruction: 0xf7fae7ec
    7128:	svclt	0x0000ecd6
    712c:	andeq	r6, r1, sl, ror #25
    7130:	andeq	r0, r0, r0, ror #3
    7134:			; <UNDEFINED> instruction: 0x00016cb0
    7138:	svcmi	0x00f0e92d
    713c:	stclmi	6, cr4, [r8, #-576]!	; 0xfffffdc0
    7140:	bmi	1a18bb4 <fchmod@plt+0x1a16d14>
    7144:	blmi	1a33380 <fchmod@plt+0x1a314e0>
    7148:	ldrbtmi	r4, [sl], #-1149	; 0xfffffb83
    714c:			; <UNDEFINED> instruction: 0xf8d54606
    7150:	strmi	r4, [pc], -r0, lsl #4
    7154:			; <UNDEFINED> instruction: 0xf89d58d3
    7158:	ldmdals	r7, {r3, r4, r6, sp, pc}
    715c:	movwls	r6, #47131	; 0xb81b
    7160:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7164:	rsble	r2, r4, r0, lsl #24
    7168:	adcsmi	r2, fp, #0, 6
    716c:	andvc	pc, pc, #536870916	; 0x20000004
    7170:	adcsmi	fp, r2, #8, 30
    7174:	ldrsbls	pc, [r4, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
    7178:	addeq	pc, r0, #79	; 0x4f
    717c:	tstcs	r1, ip, lsr #30
    7180:			; <UNDEFINED> instruction: 0xf1b82100
    7184:	svclt	0x00180f00
    7188:	ldrbtmi	r2, [r9], #256	; 0x100
    718c:	svceq	0x0000f1bb
    7190:			; <UNDEFINED> instruction: 0x460dbf14
    7194:	bl	2505a0 <fchmod@plt+0x24e700>
    7198:	andls	r1, sl, #192, 18	; 0x300000
    719c:	eorls	pc, r4, sp, asr #17
    71a0:	suble	r2, ip, r0, lsl #26
    71a4:	stmdbge	sl, {r0, sl, fp, sp}
    71a8:	ldrtmi	sl, [r3], -r9, lsl #16
    71ac:	bmi	143b28c <fchmod@plt+0x14393ec>
    71b0:	smlabteq	r5, sp, r9, lr
    71b4:			; <UNDEFINED> instruction: 0xf7ff447a
    71b8:	blmi	13c6fb4 <fchmod@plt+0x13c5114>
    71bc:	ldrdeq	lr, [r5, -sp]
    71c0:	bmi	13583b4 <fchmod@plt+0x1356514>
    71c4:			; <UNDEFINED> instruction: 0xf7ff447a
    71c8:	movwcs	pc, #3957	; 0xf75	; <UNPREDICTABLE>
    71cc:	vqsub.s8	d20, d18, d27
    71d0:	svclt	0x0008720f
    71d4:			; <UNDEFINED> instruction: 0xf00a42b2
    71d8:	svclt	0x00280301
    71dc:	orrlt	r2, fp, r0, lsl #6
    71e0:	ldmib	sp, {r1, r2, r6, r8, r9, fp, lr}^
    71e4:	ldrbtmi	r0, [fp], #-265	; 0xfffffef7
    71e8:	andcs	pc, r0, #13828096	; 0xd30000
    71ec:	rsble	r2, r3, r1, lsl #20
    71f0:			; <UNDEFINED> instruction: 0xf04f4c43
    71f4:	andcs	r3, r1, #-67108861	; 0xfc000003
    71f8:	strvs	lr, [r2, -sp, asr #19]
    71fc:	strls	r4, [r0], #-1148	; 0xfffffb84
    7200:	mcr	7, 2, pc, cr8, cr10, {7}	; <UNPREDICTABLE>
    7204:	blmi	e19b08 <fchmod@plt+0xe17c68>
    7208:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    720c:	blls	2e127c <fchmod@plt+0x2df3dc>
    7210:	cmple	fp, sl, asr r0
    7214:	andlt	r4, sp, r8, asr #12
    7218:	svchi	0x00f0e8bd
    721c:	stmib	sp, {r1, r3, r4, r5, r9, fp, lr}^
    7220:	ldrbtmi	r0, [sl], #-261	; 0xfffffefb
    7224:			; <UNDEFINED> instruction: 0xff46f7ff
    7228:	ldmib	sp, {r3, r4, r5, r8, r9, fp, lr}^
    722c:	ldrbtmi	r0, [fp], #-261	; 0xfffffefb
    7230:			; <UNDEFINED> instruction: 0xf7ffe7c7
    7234:			; <UNDEFINED> instruction: 0xf8d5fdb5
    7238:	ldmdals	r7, {r9, lr}
    723c:			; <UNDEFINED> instruction: 0x4630e794
    7240:			; <UNDEFINED> instruction: 0xf0024639
    7244:	vldr.16	s30, [pc, #450]	; 740e <fchmod@plt+0x556e>
    7248:	vldr	d6, [pc, #136]	; 72d8 <fchmod@plt+0x5438>
    724c:	strmi	r5, [fp], -r3, lsr #22
    7250:	mcrr	6, 0, r4, r3, cr2
    7254:			; <UNDEFINED> instruction: 0x46292b17
    7258:	strmi	r3, [r8, #257]	; 0x101
    725c:	blvc	1c2b00 <fchmod@plt+0x1c0c60>
    7260:	mrc	8, 5, sp, cr4, cr10, {7}
    7264:	vsqrt.f64	d23, d5
    7268:	svclt	0x00ccfa10
    726c:	movwcs	r2, #769	; 0x301
    7270:	svclt	0x0094458b
    7274:			; <UNDEFINED> instruction: 0xf0032300
    7278:	blcs	7e84 <fchmod@plt+0x5fe4>
    727c:	blmi	93ba34 <fchmod@plt+0x939b94>
    7280:	stmdage	r9, {r0, sl, fp, sp}
    7284:	blvc	428c0 <fchmod@plt+0x40a20>
    7288:	bl	d847c <fchmod@plt+0xd65dc>
    728c:	stmdbge	sl, {r0, r7, r8, r9}
    7290:	stmib	sp, {r0, r1, r2, r8, r9, ip, pc}^
    7294:	andle	r0, r7, r5, lsl #2
    7298:	ldrbtmi	r4, [sl], #-2590	; 0xfffff5e2
    729c:			; <UNDEFINED> instruction: 0xff0af7ff
    72a0:	movwne	lr, #27101	; 0x69dd
    72a4:	str	r9, [ip, r5, lsl #16]
    72a8:	ldrbtmi	r4, [sl], #-2587	; 0xfffff5e5
    72ac:			; <UNDEFINED> instruction: 0xff02f7ff
    72b0:	ldrdeq	lr, [r5, -sp]
    72b4:	str	r9, [r4, r7, lsl #22]
    72b8:			; <UNDEFINED> instruction: 0xf04f4c18
    72bc:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
    72c0:	ldrbtmi	r6, [ip], #-1794	; 0xfffff8fe
    72c4:			; <UNDEFINED> instruction: 0xf7fa9400
    72c8:	ldr	lr, [fp, r6, ror #27]
    72cc:	stc	7, cr15, [r2], {250}	; 0xfa
    72d0:	andeq	r0, r0, r0
    72d4:	svccc	0x00500000
    72d8:	teqcc	r3, #-872415232	; 0xcc000000
    72dc:	strdmi	r8, [r3], #115	; 0x73
    72e0:			; <UNDEFINED> instruction: 0x0001b3b0
    72e4:	andeq	r6, r1, sl, ror #24
    72e8:	andeq	r0, r0, r0, ror #3
    72ec:	andeq	fp, r1, lr, ror #6
    72f0:	andeq	r3, r0, r4, ror #11
    72f4:	andeq	r5, r0, r8, lsl #1
    72f8:	andeq	r5, r0, r4, lsr #9
    72fc:	andeq	fp, r1, r2, lsl r3
    7300:	andeq	r4, r0, r4, asr #31
    7304:	andeq	r6, r1, ip, lsr #23
    7308:	muleq	r0, sl, lr
    730c:	andeq	r5, r0, sl, lsl r0
    7310:	andeq	r4, r0, r0, asr #31
    7314:	andeq	r4, r0, r2, lsl pc
    7318:	strdeq	r4, [r0], -sl
    731c:	strdeq	r4, [r0], -r2
    7320:	tstlt	r8, r0, lsl #16
    7324:	ldrbmi	r2, [r0, -r0]!
    7328:	andcs	r4, r5, #4, 18	; 0x10000
    732c:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
    7330:	bl	fefc5320 <fchmod@plt+0xfefc3480>
    7334:	blx	fe8c5336 <fchmod@plt+0xfe8c3496>
    7338:	stclt	0, cr2, [r8, #-4]
    733c:	muleq	r0, lr, lr
    7340:	andcs	fp, r0, r0, lsl r5
    7344:	ldcl	7, cr15, [r0, #-1000]!	; 0xfffffc18
    7348:	svclt	0x00142800
    734c:	strcs	r2, [r0], #-1025	; 0xfffffbff
    7350:	strtmi	sp, [r0], -r1, lsl #2
    7354:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
    7358:	andcs	r2, r0, r5, lsl #4
    735c:			; <UNDEFINED> instruction: 0xf7fa4479
    7360:			; <UNDEFINED> instruction: 0xf7feeba8
    7364:	strtmi	pc, [r0], -fp, lsl #23
    7368:	svclt	0x0000bd10
    736c:	andeq	r4, r0, ip, lsl #29
    7370:	andcs	fp, r1, r0, lsl r5
    7374:	ldcl	7, cr15, [r8, #-1000]	; 0xfffffc18
    7378:	svclt	0x00142800
    737c:	strcs	r2, [r0], #-1025	; 0xfffffbff
    7380:	strtmi	sp, [r0], -r1, lsl #2
    7384:	stmdbmi	r5, {r4, r8, sl, fp, ip, sp, pc}
    7388:	andcs	r2, r0, r5, lsl #4
    738c:			; <UNDEFINED> instruction: 0xf7fa4479
    7390:			; <UNDEFINED> instruction: 0xf7feeb90
    7394:			; <UNDEFINED> instruction: 0x4620fb73
    7398:	svclt	0x0000bd10
    739c:	andeq	r4, r0, ip, lsl #29
    73a0:			; <UNDEFINED> instruction: 0x4605b5f8
    73a4:	strcs	r4, [r0], #-3861	; 0xfffff0eb
    73a8:	ldrbtmi	r4, [pc], #-3605	; 73b0 <fchmod@plt+0x5510>
    73ac:	tstcs	r1, lr, ror r4
    73b0:			; <UNDEFINED> instruction: 0xf7fa4620
    73b4:	andcc	lr, r1, lr, asr #25
    73b8:	strcc	sp, [r1], #-3
    73bc:	mvnsle	r2, r3, lsl #24
    73c0:			; <UNDEFINED> instruction: 0xf7fabdf8
    73c4:	stmdavs	r3, {r1, r7, sl, fp, sp, lr, pc}
    73c8:	mvnsle	r2, r9, lsl #22
    73cc:	vst4.16	{d27,d29,d31,d33}, [pc :128], ip
    73d0:	ldrtmi	r7, [r0], -r0, lsl #3
    73d4:	stcl	7, cr15, [ip], #-1000	; 0xfffffc18
    73d8:	rscle	r4, lr, r0, lsr #5
    73dc:	andle	r1, r1, r3, asr #24
    73e0:	stcl	7, cr15, [r0, #-1000]	; 0xfffffc18
    73e4:			; <UNDEFINED> instruction: 0xf7fa4628
    73e8:			; <UNDEFINED> instruction: 0xf240ec22
    73ec:	ldrtmi	r1, [r8], -r1, lsl #2
    73f0:	mrrc	7, 15, pc, lr, cr10	; <UNPREDICTABLE>
    73f4:	mvnsle	r2, r0, lsl #16
    73f8:	ldrb	r2, [r8, r1, lsl #8]
    73fc:			; <UNDEFINED> instruction: 0x00004eb2
    7400:			; <UNDEFINED> instruction: 0x00004eb0
    7404:	bmi	11a018 <fchmod@plt+0x118178>
    7408:	stmdavs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    740c:	mulsvs	r9, fp, r8
    7410:	svclt	0x00004770
    7414:	andeq	r6, r1, ip, lsr #19
    7418:	andeq	r0, r0, ip, lsr #4
    741c:	addmi	fp, r8, #128, 10	; 0x20000000
    7420:	addlt	r4, r2, r7, lsr #30
    7424:	ldrbtmi	r4, [pc], #-1548	; 742c <fchmod@plt+0x558c>
    7428:	strtmi	sp, [r0], -r2, lsl #2
    742c:	bl	fffc541c <fchmod@plt+0xfffc357c>
    7430:	strmi	r4, [r5], -r4, lsr #22
    7434:			; <UNDEFINED> instruction: 0xf8574616
    7438:			; <UNDEFINED> instruction: 0xf8d88003
    743c:			; <UNDEFINED> instruction: 0xf7fa0000
    7440:			; <UNDEFINED> instruction: 0x4681eafe
    7444:	ldrdeq	pc, [r0], -r8
    7448:	stcl	7, cr15, [sl], #-1000	; 0xfffffc18
    744c:	movweq	lr, #2649	; 0xa59
    7450:	eorle	r4, r1, r0, lsl #13
    7454:	rscle	r2, r8, r0, lsl #28
    7458:	andcs	r4, r5, #1728	; 0x6c0
    745c:	andcs	r4, r0, fp, lsl fp
    7460:	ldmdbpl	sp!, {r0, r1, r3, r4, r8, fp, lr}^
    7464:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
    7468:	ldmdavs	pc, {r1, r2, r3, r5, fp, sp, lr}	; <UNPREDICTABLE>
    746c:	bl	84545c <fchmod@plt+0x8435bc>
    7470:			; <UNDEFINED> instruction: 0xf1b84605
    7474:	tstle	sp, r0, lsl #30
    7478:			; <UNDEFINED> instruction: 0x46404916
    747c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    7480:	bl	5c5470 <fchmod@plt+0x5c35d0>
    7484:			; <UNDEFINED> instruction: 0x463b4a14
    7488:	tstcs	r1, r1
    748c:			; <UNDEFINED> instruction: 0x4630447a
    7490:			; <UNDEFINED> instruction: 0xf7fa9500
    7494:			; <UNDEFINED> instruction: 0xe7c8ec3a
    7498:	ldmpl	pc!, {r0, r1, r3, r8, r9, fp, lr}^	; <UNPREDICTABLE>
    749c:			; <UNDEFINED> instruction: 0xf7fa6838
    74a0:	strmi	lr, [r6], -lr, asr #21
    74a4:			; <UNDEFINED> instruction: 0xf7fa6838
    74a8:	b	15c25a0 <fchmod@plt+0x15c0700>
    74ac:	svclt	0x00080300
    74b0:	ldr	r4, [sl, ip, lsr #12]!
    74b4:	stc	7, cr15, [r8], {250}	; 0xfa
    74b8:			; <UNDEFINED> instruction: 0xf7fa6800
    74bc:			; <UNDEFINED> instruction: 0xe7e1eb94
    74c0:	andeq	r6, r1, lr, lsl #19
    74c4:	andeq	r0, r0, r4, lsr #4
    74c8:	strdeq	r0, [r0], -ip
    74cc:	andeq	r0, r0, ip, lsr #4
    74d0:	andeq	r4, r0, r2, lsl #28
    74d4:	andeq	r4, r0, lr, lsl #28
    74d8:	andeq	r4, r0, r0, lsl lr
    74dc:	blmi	9d9d7c <fchmod@plt+0x9d7edc>
    74e0:	push	{r1, r3, r4, r5, r6, sl, lr}
    74e4:	strdlt	r4, [r5], r0
    74e8:			; <UNDEFINED> instruction: 0x460c58d3
    74ec:	ldmdavs	fp, {r0, r1, r2, r9, sl, lr}
    74f0:			; <UNDEFINED> instruction: 0xf04f9303
    74f4:			; <UNDEFINED> instruction: 0xf7fa0300
    74f8:	strmi	lr, [r5], -ip, lsr #23
    74fc:	eorvs	fp, r0, r4, lsl #2
    7500:	stmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    7504:	strls	r2, [r1], #-1024	; 0xfffffc00
    7508:	andmi	pc, r4, r8, asr #17
    750c:	strbtmi	fp, [r9], sp, asr #6
    7510:	and	r4, r8, r6, lsr #12
    7514:	ldrmi	r9, [ip], #-2048	; 0xfffff800
    7518:	b	1c45508 <fchmod@plt+0x1c43668>
    751c:	blle	491524 <fchmod@plt+0x48f684>
    7520:	strmi	r4, [r6], #-677	; 0xfffffd5b
    7524:	blne	abd9a4 <fchmod@plt+0xabbb04>
    7528:	ldmdbne	r9!, {r0, r1, r6, r9, sl, lr}
    752c:			; <UNDEFINED> instruction: 0xf7fa4648
    7530:	addmi	lr, r5, #47104	; 0xb800
    7534:	svclt	0x002c4603
    7538:	andcs	r2, r1, #0, 4
    753c:	svclt	0x00082800
    7540:	bcs	fd4c <fchmod@plt+0xdeac>
    7544:			; <UNDEFINED> instruction: 0xf04fd0e6
    7548:	bmi	35514c <fchmod@plt+0x3532ac>
    754c:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    7550:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7554:	subsmi	r9, sl, r3, lsl #22
    7558:	ldrtmi	sp, [r0], -ip, lsl #2
    755c:	pop	{r0, r2, ip, sp, pc}
    7560:			; <UNDEFINED> instruction: 0x462e83f0
    7564:			; <UNDEFINED> instruction: 0xf7fa4640
    7568:	stmdacs	r0, {r2, r7, r9, fp, sp, lr, pc}
    756c:			; <UNDEFINED> instruction: 0xf04fbf08
    7570:			; <UNDEFINED> instruction: 0xe7ea36ff
    7574:	b	febc5564 <fchmod@plt+0xfebc36c4>
    7578:	ldrdeq	r6, [r1], -r4
    757c:	andeq	r0, r0, r0, ror #3
    7580:	andeq	r6, r1, r6, ror #16
    7584:	blmi	4d9dd4 <fchmod@plt+0x4d7f34>
    7588:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    758c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    7590:	strbtmi	r4, [r9], -ip, lsl #12
    7594:	movwls	r6, #6171	; 0x181b
    7598:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    759c:			; <UNDEFINED> instruction: 0xff9ef7ff
    75a0:	andle	r1, r8, r3, asr #24
    75a4:	svclt	0x00384284
    75a8:	movwle	r2, #16384	; 0x4000
    75ac:	svclt	0x00849b00
    75b0:	bne	6cda24 <fchmod@plt+0x6cbb84>
    75b4:	bmi	218e1c <fchmod@plt+0x216f7c>
    75b8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    75bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    75c0:	subsmi	r9, sl, r1, lsl #22
    75c4:	andlt	sp, r2, r1, lsl #2
    75c8:			; <UNDEFINED> instruction: 0xf7fabd10
    75cc:	svclt	0x0000ea84
    75d0:	andeq	r6, r1, ip, lsr #16
    75d4:	andeq	r0, r0, r0, ror #3
    75d8:	strdeq	r6, [r1], -sl
    75dc:	andeq	r0, r0, r0
    75e0:	blmi	ad19ec <fchmod@plt+0xacfb4c>
    75e4:	ldrbmi	lr, [r0, sp, lsr #18]!
    75e8:	tstcs	r1, r8, lsr pc
    75ec:	stmdbmi	r9!, {r0, r2, r3, r9, sl, lr}
    75f0:	cdpmi	0, 2, cr11, cr9, cr8, {4}
    75f4:	andls	r4, r5, r9, ror r4
    75f8:	stmiapl	fp, {r1, r2, r3, r4, r5, r6, sl, lr}^
    75fc:	movwls	r6, #30747	; 0x781b
    7600:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7604:	orrvs	pc, r0, #1325400064	; 0x4f000000
    7608:	bcs	2c228 <fchmod@plt+0x2a388>
    760c:			; <UNDEFINED> instruction: 0xf8dfd13a
    7610:	ldrbtmi	sl, [sl], #140	; 0x8c
    7614:	ldrdls	pc, [r8], pc	; <UNPREDICTABLE>
    7618:			; <UNDEFINED> instruction: 0xf8df2400
    761c:	strtmi	r8, [r1], -r8, lsl #1
    7620:	ldrbtmi	r4, [r9], #3873	; 0xf21
    7624:	ldrbtmi	r4, [pc], #-1272	; 762c <fchmod@plt+0x578c>
    7628:	tstls	r0, r9
    762c:	stmdbge	r6, {r0, r2, fp, sp, pc}
    7630:			; <UNDEFINED> instruction: 0xf7ff4642
    7634:	tstcs	r1, pc, lsr sp	; <UNPREDICTABLE>
    7638:	cfldrscs	mvf3, [r0], {1}
    763c:	movwcs	sp, #4119	; 0x1017
    7640:	eormi	r4, fp, #163	; 0xa3
    7644:	bmi	67ba2c <fchmod@plt+0x679b8c>
    7648:			; <UNDEFINED> instruction: 0xf04f2900
    764c:	blx	47a86 <fchmod@plt+0x45be6>
    7650:	ldmpl	r2!, {r2, r8, ip, pc}
    7654:	ldrtmi	fp, [fp], -ip, lsl #30
    7658:	ldmdavc	r0, {r0, r1, r4, r6, r9, sl, lr}
    765c:	mvnle	r2, r0, lsl #16
    7660:	movwls	r2, #12805	; 0x3205
    7664:	b	945654 <fchmod@plt+0x9437b4>
    7668:	strmi	r9, [r1], -r3, lsl #22
    766c:	bmi	4415e8 <fchmod@plt+0x43f748>
    7670:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    7674:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7678:	subsmi	r9, sl, r7, lsl #22
    767c:	andlt	sp, r8, r6, lsl #2
    7680:			; <UNDEFINED> instruction: 0x87f0e8bd
    7684:	ldrdge	pc, [ip], -pc	; <UNPREDICTABLE>
    7688:			; <UNDEFINED> instruction: 0xe7c344fa
    768c:	b	8c567c <fchmod@plt+0x8c37dc>
    7690:	andeq	r0, r0, r0, ror #3
    7694:	andeq	r6, r1, r0, asr #15
    7698:			; <UNDEFINED> instruction: 0x000167bc
    769c:	muleq	r0, sl, ip
    76a0:	andeq	r5, r0, r2, lsl r2
    76a4:	andeq	r4, r0, ip, lsl #25
    76a8:	andeq	r2, r0, lr, lsl pc
    76ac:	ldrdeq	r0, [r0], -r8
    76b0:	andeq	r6, r1, r2, asr #14
    76b4:	andeq	r4, r0, r0, lsr #24
    76b8:	rsbcs	pc, fp, #76, 12	; 0x4c00000
    76bc:	subscc	pc, pc, #207618048	; 0xc600000
    76c0:	orrvs	pc, r0, #-1879048188	; 0x90000004
    76c4:	orrseq	pc, r8, #192, 4
    76c8:	andne	pc, r0, #165888	; 0x28800
    76cc:	cmpvc	r9, r1, asr #4	; <UNPREDICTABLE>
    76d0:			; <UNDEFINED> instruction: 0x11b7f2cd
    76d4:	vqrshl.s8	<illegal reg q13.5>, q8, q1
    76d8:			; <UNDEFINED> instruction: 0xf64c7510
    76dc:			; <UNDEFINED> instruction: 0xf6cc44cd
    76e0:	cfldrseq	mvf4, [r2, #816]	; 0x330
    76e4:	addlt	r2, r6, sl, lsl #12
    76e8:	andseq	pc, r2, r3, lsl #22
    76ec:	smlatbcc	r0, r1, fp, pc	; <UNPREDICTABLE>
    76f0:	blx	14a41e <fchmod@plt+0x14857e>
    76f4:	blx	fe907742 <fchmod@plt+0xfe9058a2>
    76f8:	stmiaeq	r4!, {sl, ip, sp}^
    76fc:	andseq	pc, r4, r6, lsl #22
    7700:	stmdacs	r1, {r5, r8, ip, sp, pc}
    7704:	mcrmi	0, 0, sp, cr13, cr6, {0}
    7708:	and	r4, r1, lr, ror r4
    770c:	ldrbtmi	r4, [lr], #-3596	; 0xfffff1f4
    7710:			; <UNDEFINED> instruction: 0x2320480c
    7714:	ldrbtmi	r4, [r8], #-3340	; 0xfffff2f4
    7718:	strmi	lr, [r3], -sp, asr #19
    771c:	ldrbtmi	r9, [sp], #-258	; 0xfffffefe
    7720:	ldrmi	r9, [r9], -r1, lsl #4
    7724:	strls	r2, [r0, #-513]	; 0xfffffdff
    7728:			; <UNDEFINED> instruction: 0xf7fa4604
    772c:			; <UNDEFINED> instruction: 0x4620ebb4
    7730:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    7734:	ldrbtmi	r4, [lr], #-3589	; 0xfffff1fb
    7738:	svclt	0x0000e7ea
    773c:	andeq	r2, r0, ip, lsr lr
    7740:	andeq	r4, r0, sl, lsr #23
    7744:	andeq	sl, r1, r6, ror #31
    7748:	andeq	r4, r0, sl, lsr #23
    774c:	andeq	r4, r0, sl, lsl #23
    7750:	svcmi	0x00f0e92d
    7754:	ldmmi	r9, {r0, r1, r2, r9, sl, lr}
    7758:	bmi	fe6591a0 <fchmod@plt+0xfe657300>
    775c:	ldrbtmi	r4, [r8], #-1550	; 0xfffff9f2
    7760:			; <UNDEFINED> instruction: 0xf5ad6809
    7764:	ldrmi	r5, [r9], r4, lsl #26
    7768:	stmpl	r2, {r0, r2, r3, r7, ip, sp, pc}
    776c:	movwpl	pc, #17677	; 0x450d	; <UNPREDICTABLE>
    7770:	ldmdavs	r2, {r3, r8, fp, sp, lr}
    7774:			; <UNDEFINED> instruction: 0xf04f62da
    7778:			; <UNDEFINED> instruction: 0x332c0200
    777c:	ldmib	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7780:	strmi	lr, [sl, #-2518]!	; 0xfffff62a
    7784:	vst2.8	{d18-d21}, [pc], r0
    7788:	ldmib	r6, {r7, r9, sp, lr}^
    778c:	stmdbge	sl, {r2, r3, r4, sl, fp, ip, sp, pc}^
    7790:			; <UNDEFINED> instruction: 0xf50d9102
    7794:	stmib	sp, {r3, r4, r7, r9, fp, ip, sp, lr}^
    7798:	bne	9367a0 <fchmod@plt+0x934900>
    779c:			; <UNDEFINED> instruction: 0xf1654638
    77a0:	adcmi	r0, fp, #0, 10
    77a4:	adcmi	fp, r2, #8, 30
    77a8:	sasxmi	fp, r4, r8
    77ac:			; <UNDEFINED> instruction: 0xf7fd4622
    77b0:			; <UNDEFINED> instruction: 0x4605f871
    77b4:	cmple	r7, r0, lsl #16
    77b8:	stccc	8, cr15, [r8], {26}
    77bc:	eorsle	r2, r7, r0, lsl #22
    77c0:	movwcc	r6, #6194	; 0x1832
    77c4:	beq	1c43c00 <fchmod@plt+0x1c41d60>
    77c8:	addseq	sl, fp, ip, lsl #18
    77cc:	bleq	643c08 <fchmod@plt+0x641d68>
    77d0:	adcmi	r6, r3, #294912	; 0x48000
    77d4:	stceq	8, cr15, [r8], {74}	; 0x4a
    77d8:			; <UNDEFINED> instruction: 0xf84a9105
    77dc:			; <UNDEFINED> instruction: 0xf8ca2908
    77e0:			; <UNDEFINED> instruction: 0xf8ca3004
    77e4:	stmdale	r3!, {r5, ip, sp, pc}
    77e8:	strmi	r9, [sl], -r2, lsl #18
    77ec:	ldrbmi	r4, [r0], -r1, lsl #12
    77f0:	b	11c57e0 <fchmod@plt+0x11c3940>
    77f4:			; <UNDEFINED> instruction: 0xf0002808
    77f8:	stmdacs	r9, {r3, r4, r5, r7, pc}
    77fc:	stmdacs	r0, {r3, r4, ip, lr, pc}
    7800:			; <UNDEFINED> instruction: 0xf7fed034
    7804:	stmdacs	r9, {r0, r2, r7, r8, fp, ip, sp, lr, pc}
    7808:	blls	17bffc <fchmod@plt+0x17a15c>
    780c:	movwcs	lr, #26963	; 0x6953
    7810:	svclt	0x00083301
    7814:	svccc	0x00fff1b2
    7818:			; <UNDEFINED> instruction: 0xf8dbd00a
    781c:			; <UNDEFINED> instruction: 0xf7fa0008
    7820:	ldmib	fp!, {r2, r3, r4, r5, r6, r7, fp, sp, lr, pc}^
    7824:	movwcc	r2, #4868	; 0x1304
    7828:			; <UNDEFINED> instruction: 0xf1b2bf08
    782c:	ldrshle	r3, [r4, #255]!	; 0xff
    7830:	andcs	r6, r9, r9, lsr r8
    7834:	tstls	r2, r1, lsl #10
    7838:			; <UNDEFINED> instruction: 0xf9c8f7fe
    783c:	strmi	r9, [r2], -r2, lsl #18
    7840:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    7844:			; <UNDEFINED> instruction: 0xf91af7fe
    7848:			; <UNDEFINED> instruction: 0xf50d495f
    784c:	bmi	171c464 <fchmod@plt+0x171a5c4>
    7850:	ldrbtmi	r3, [r9], #-812	; 0xfffffcd4
    7854:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    7858:	subsmi	r6, r1, sl, lsl r8
    785c:	adchi	pc, fp, r0, asr #32
    7860:			; <UNDEFINED> instruction: 0xf50d4628
    7864:	andlt	r5, sp, r4, lsl #26
    7868:	svchi	0x00f0e8bd
    786c:	ldrdeq	lr, [r4, -sl]
    7870:	movwcs	lr, #27098	; 0x69da
    7874:	svccc	0x00fff1b1
    7878:			; <UNDEFINED> instruction: 0xf1b0bf0a
    787c:	strbtcs	r3, [r3], #-4095	; 0xfffff001
    7880:	movwcc	r2, #5165	; 0x142d
    7884:	andmi	pc, r4, r8, lsl #17
    7888:			; <UNDEFINED> instruction: 0xf1b2bf08
    788c:	ldrshtle	r3, [r8], #-255	; 0xffffff01
    7890:	mulscc	r8, r9, r8
    7894:	rsbscs	r4, r5, #8
    7898:	andpl	pc, r6, r8, lsl #17
    789c:	svccc	0x00fff1b0
    78a0:	andcs	fp, r0, ip, lsl #30
    78a4:	andeq	pc, r1, r3
    78a8:	andcs	pc, r5, r8, lsl #17
    78ac:	andseq	pc, r8, r9, lsl #17
    78b0:	ldmib	r6, {r4, r6, r9, sl, lr}^
    78b4:			; <UNDEFINED> instruction: 0xf7fa2328
    78b8:			; <UNDEFINED> instruction: 0x4604e8bc
    78bc:			; <UNDEFINED> instruction: 0xd1a22800
    78c0:	ldrdeq	lr, [r6, -sl]
    78c4:	svclt	0x00081c4b
    78c8:	svccc	0x00fff1b0
    78cc:	ldmib	r6, {r0, r2, ip, lr, pc}^
    78d0:	addsmi	r2, r9, #-1744830464	; 0x98000000
    78d4:	addsmi	fp, r0, #8, 30
    78d8:	ldmib	sl, {r0, r1, r2, r4, r7, r8, ip, lr, pc}^
    78dc:	ldrbmi	r2, [r8], -r4, lsl #6
    78e0:	ldrdne	pc, [r4], -sl
    78e4:	stmib	r8, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^
    78e8:			; <UNDEFINED> instruction: 0xf8c82302
    78ec:			; <UNDEFINED> instruction: 0xf7fa1000
    78f0:	ldmib	r9, {r2, r4, r6, r8, fp, sp, lr, pc}^
    78f4:	stmib	sp, {r2, r8, r9, sp}^
    78f8:	strmi	r2, [r2], -r2, lsl #6
    78fc:	ldmib	sp, {r0, r1, r3, r9, sl, lr}^
    7900:	stmib	r8, {r1, r8}^
    7904:	addsmi	r2, r9, #4, 6	; 0x10000000
    7908:	svclt	0x00084659
    790c:	svclt	0x00384290
    7910:	movwcs	lr, #18889	; 0x49c9
    7914:	movwcs	lr, #18929	; 0x49f1
    7918:	strcc	r4, [r1], #-1568	; 0xfffff9e0
    791c:	svclt	0x00083301
    7920:	svccc	0x00fff1b2
    7924:	bl	2fc104 <fchmod@plt+0x2fa264>
    7928:	ldmib	r0, {ip}^
    792c:	blcs	10534 <fchmod@plt+0xe694>
    7930:	bcs	877558 <fchmod@plt+0x8756b8>
    7934:	andcs	sp, r0, #44	; 0x2c
    7938:	andseq	pc, r8, r8, lsl #2
    793c:			; <UNDEFINED> instruction: 0xf7fe4659
    7940:	blls	1861d4 <fchmod@plt+0x184334>
    7944:	movwcs	lr, #26963	; 0x6953
    7948:	svclt	0x00083301
    794c:	svccc	0x00fff1b2
    7950:	svcge	0x007af43f
    7954:			; <UNDEFINED> instruction: 0xf7fa68b8
    7958:	ldmib	r7!, {r5, r6, fp, sp, lr, pc}^
    795c:	movwcc	r2, #4868	; 0x1304
    7960:			; <UNDEFINED> instruction: 0xf1b2bf08
    7964:	ldrshle	r3, [r5, #255]!	; 0xff
    7968:	ldmdavs	r9!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}
    796c:	tstls	r2, r1, lsl #10
    7970:			; <UNDEFINED> instruction: 0xf92cf7fe
    7974:	strmi	r9, [r2], -r2, lsl #18
    7978:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    797c:			; <UNDEFINED> instruction: 0xf87ef7fe
    7980:			; <UNDEFINED> instruction: 0x232de762
    7984:			; <UNDEFINED> instruction: 0xf8884628
    7988:			; <UNDEFINED> instruction: 0xf8885006
    798c:	str	r3, [sp, r5]
    7990:			; <UNDEFINED> instruction: 0x2326e9d6
    7994:	bicle	r4, lr, r3, lsl r3
    7998:			; <UNDEFINED> instruction: 0x201cf8d9
    799c:	orrseq	pc, r5, #-268435452	; 0xf0000004
    79a0:	mvnscs	pc, #192, 4
    79a4:	svclt	0x009e429a
    79a8:	orrseq	pc, r6, #-268435452	; 0xf0000004
    79ac:	mvnscs	pc, #192, 4
    79b0:	andscc	pc, ip, r9, asr #17
    79b4:			; <UNDEFINED> instruction: 0xf7fae7bf
    79b8:	svclt	0x0000e88e
    79bc:	andeq	r6, r1, r6, asr r6
    79c0:	andeq	r0, r0, r0, ror #3
    79c4:	andeq	r2, r0, lr, ror #2
    79c8:	andeq	r6, r1, r2, ror #10
    79cc:	andeq	r2, r0, r6, lsr r0
    79d0:			; <UNDEFINED> instruction: 0x4617b5f0
    79d4:	blhi	c2e90 <fchmod@plt+0xc0ff0>
    79d8:	addlt	r4, r5, lr, lsl r6
    79dc:	cdp2	0, 1, cr15, cr4, cr1, {0}
    79e0:	strmi	r4, [sp], -r4, lsl #12
    79e4:			; <UNDEFINED> instruction: 0x46314638
    79e8:	cdp2	0, 0, cr15, cr14, cr1, {0}
    79ec:	blmi	642b08 <fchmod@plt+0x640c68>
    79f0:	blvs	503074 <fchmod@plt+0x5011d4>
    79f4:	bleq	602b00 <fchmod@plt+0x600c60>
    79f8:	blvc	203420 <fchmod@plt+0x201580>
    79fc:	blvc	ff1c34d4 <fchmod@plt+0xff1c1634>
    7a00:	blx	4435cc <fchmod@plt+0x44172c>
    7a04:	ldmdami	r0, {r0, r2, r8, sl, fp, ip, lr, pc}
    7a08:	andlt	r4, r5, r8, ror r4
    7a0c:	blhi	c2d08 <fchmod@plt+0xc0e68>
    7a10:	stmdami	lr, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    7a14:	stcmi	3, cr2, [lr, #-64]	; 0xffffffc0
    7a18:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
    7a1c:	blvc	c3058 <fchmod@plt+0xc11b8>
    7a20:	strteq	pc, [r0], #-256	; 0xffffff00
    7a24:	andcs	r4, r1, #2097152000	; 0x7d000000
    7a28:	strtmi	r9, [r0], -r0, lsl #10
    7a2c:	b	cc5a1c <fchmod@plt+0xcc3b7c>
    7a30:	andlt	r4, r5, r0, lsr #12
    7a34:	blhi	c2d30 <fchmod@plt+0xc0e90>
    7a38:	svclt	0x0000bdf0
    7a3c:	andhi	pc, r0, pc, lsr #7
    7a40:	ldc	8, cr6, [r1, #460]	; 0x1cc
    7a44:	eormi	pc, r3, ip, ror pc	; <UNPREDICTABLE>
    7a48:	andeq	r4, r0, ip, asr #17
    7a4c:	andeq	sl, r1, r2, ror #25
    7a50:			; <UNDEFINED> instruction: 0x000048b4
    7a54:	andcs	r4, r0, #60, 18	; 0xf0000
    7a58:	svcmi	0x00f0e92d
    7a5c:	cfldrsmi	mvf4, [fp], #-484	; 0xfffffe1c
    7a60:	sfmmi	f7, 3, [ip, #-692]	; 0xfffffd4c
    7a64:			; <UNDEFINED> instruction: 0xf10d4b3a
    7a68:	ldrbtmi	r0, [ip], #-2628	; 0xfffff5bc
    7a6c:			; <UNDEFINED> instruction: 0x46504d39
    7a70:	ldrbtmi	r5, [sp], #-2251	; 0xfffff735
    7a74:	ldmdavs	fp, {r0, r5, r7, r8, r9, fp, sp, lr}
    7a78:	strbcc	pc, [r4], #-2253	; 0xfffff733	; <UNPREDICTABLE>
    7a7c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7a80:	stc2	7, cr15, [lr, #1020]!	; 0x3fc
    7a84:	movwcs	lr, #10708	; 0x29d4
    7a88:			; <UNDEFINED> instruction: 0x6708e9d4
    7a8c:	stmdbhi	r6, {r2, r4, r6, r7, r8, fp, sp, lr, pc}
    7a90:	movwcs	lr, #51661	; 0xc9cd
    7a94:	movwcs	lr, #18900	; 0x49d4
    7a98:	movwcs	lr, #59853	; 0xe9cd
    7a9c:	movweq	lr, #31318	; 0x7a56
    7aa0:	strbmi	sp, [r9], -sp, asr #32
    7aa4:			; <UNDEFINED> instruction: 0x463b4632
    7aa8:			; <UNDEFINED> instruction: 0xf7ff4640
    7aac:			; <UNDEFINED> instruction: 0x4601ff91
    7ab0:	andcs	r4, r1, r9, lsr #24
    7ab4:	ldrbtmi	r9, [ip], #-262	; 0xfffffefa
    7ab8:	andsge	pc, ip, sp, asr #17
    7abc:	ldmib	r4, {r0, r1, r2, r5, r8, fp, lr}^
    7ac0:	stmib	sp, {r8, r9, fp, sp, pc}^
    7ac4:	ldrbtmi	r6, [r9], #-1796	; 0xfffff8fc
    7ac8:			; <UNDEFINED> instruction: 0x670ae9d4
    7acc:	stmdbhi	r2, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    7ad0:	stmdbhi	lr, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    7ad4:	movwcs	lr, #51677	; 0xc9dd
    7ad8:	blge	2c2214 <fchmod@plt+0x2c0374>
    7adc:	stmdbhi	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    7ae0:	strvs	lr, [r8, -sp, asr #19]
    7ae4:	stmdb	r4, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ae8:	mcr2	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    7aec:	ldmdble	r0, {r0, r1, fp, sp}
    7af0:	umaalne	pc, r0, r4, r8	; <UNPREDICTABLE>
    7af4:	movwcs	lr, #51668	; 0xc9d4
    7af8:	ldmdbmi	r9, {r0, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    7afc:	cfldrsmi	mvf4, [r9], {121}	; 0x79
    7b00:	tstls	r0, r1
    7b04:	ldmdbmi	r8, {r2, r3, r4, r5, r6, sl, lr}
    7b08:	ldrbtmi	r6, [r9], #-3044	; 0xfffff41c
    7b0c:			; <UNDEFINED> instruction: 0xf7fa9401
    7b10:	blmi	5c1ed8 <fchmod@plt+0x5c0038>
    7b14:	stmiapl	fp!, {r1, r3, sp}^
    7b18:			; <UNDEFINED> instruction: 0xf7fa6819
    7b1c:	bmi	54207c <fchmod@plt+0x5401dc>
    7b20:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
    7b24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7b28:	strbcc	pc, [r4], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    7b2c:	qaddle	r4, sl, r9
    7b30:	sfmmi	f7, 3, [ip, #-52]	; 0xffffffcc
    7b34:	svchi	0x00f0e8bd
    7b38:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
    7b3c:	stmdbmi	lr, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    7b40:			; <UNDEFINED> instruction: 0xe7b54479
    7b44:	svc	0x00c6f7f9
    7b48:	andeq	r6, r1, r8, asr r3
    7b4c:	andeq	r6, r1, sl, lsr r6
    7b50:	andeq	r0, r0, r0, ror #3
    7b54:	andeq	r6, r1, r2, asr #6
    7b58:	andeq	r6, r1, lr, ror #11
    7b5c:	andeq	r4, r0, r2, lsr #16
    7b60:	andeq	r4, r0, r8, ror #15
    7b64:	andeq	r6, r1, r0, lsr #11
    7b68:	andeq	r4, r0, sl, lsl #16
    7b6c:	andeq	r0, r0, r4, lsr #4
    7b70:	muleq	r1, r2, r2
    7b74:	andeq	r4, r0, r6, lsr #15
    7b78:	muleq	r0, r4, r7
    7b7c:	svcmi	0x00f0e92d
    7b80:	lfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    7b84:	ldrmi	r4, [pc], -r4, lsl #12
    7b88:			; <UNDEFINED> instruction: 0xf10d9403
    7b8c:	vmovmi	r0, r8, d4
    7b90:	blmi	16195c0 <fchmod@plt+0x1617720>
    7b94:	ldrbtmi	r4, [ip], #-1558	; 0xfffff9ea
    7b98:	ldrbne	pc, [r0], #-2269	; 0xfffff723	; <UNPREDICTABLE>
    7b9c:	andcs	r4, r1, #88, 12	; 0x5800000
    7ba0:	strcs	r5, [r0], #-2275	; 0xfffff71d
    7ba4:	ldmdavs	fp, {r0, r8, sl, sp}
    7ba8:	ldrcc	pc, [r4], #-2253	; 0xfffff733
    7bac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7bb0:	orrvs	pc, r9, #54525952	; 0x3400000
    7bb4:	stmdbhi	r0, {r0, r1, r4, r6, r7, r8, fp, sp, lr, pc}
    7bb8:	ldc2	7, cr15, [r2, #-1020]	; 0xfffffc04
    7bbc:	andcs	r4, r5, #1277952	; 0x138000
    7bc0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    7bc4:	svc	0x0074f7f9
    7bc8:			; <UNDEFINED> instruction: 0x46224651
    7bcc:	stmdals	r3, {r1, r7, r9, sl, lr}
    7bd0:	blx	f45bd4 <fchmod@plt+0xf43d34>
    7bd4:			; <UNDEFINED> instruction: 0x46024651
    7bd8:			; <UNDEFINED> instruction: 0xf7fa4628
    7bdc:	stmdbmi	r7, {r1, r3, r7, fp, sp, lr, pc}^
    7be0:	strtmi	r2, [r0], -r5, lsl #4
    7be4:			; <UNDEFINED> instruction: 0xf7f94479
    7be8:	strtmi	lr, [r2], -r4, ror #30
    7bec:			; <UNDEFINED> instruction: 0x46034639
    7bf0:			; <UNDEFINED> instruction: 0x461e4630
    7bf4:	blx	ac5bf8 <fchmod@plt+0xac3d58>
    7bf8:			; <UNDEFINED> instruction: 0x46024631
    7bfc:			; <UNDEFINED> instruction: 0xf7fa4628
    7c00:	ldmdbmi	pc!, {r3, r4, r5, r6, fp, sp, lr, pc}	; <UNPREDICTABLE>
    7c04:	strtmi	r2, [r0], -r5, lsl #4
    7c08:			; <UNDEFINED> instruction: 0xf7f94479
    7c0c:			; <UNDEFINED> instruction: 0xf50def52
    7c10:	strtmi	r6, [r2], -r8, lsl #7
    7c14:	ldmib	r3, {r1, r2, r9, sl, lr}^
    7c18:	movwcs	r0, #16640	; 0x4100
    7c1c:	strls	r9, [r0, #-1025]	; 0xfffffbff
    7c20:	blx	fe2c5c24 <fchmod@plt+0xfe2c3d84>
    7c24:			; <UNDEFINED> instruction: 0x46024631
    7c28:			; <UNDEFINED> instruction: 0xf7fa4628
    7c2c:	ldmdbmi	r5!, {r1, r5, r6, fp, sp, lr, pc}
    7c30:	andcs	r4, r5, #32, 12	; 0x2000000
    7c34:			; <UNDEFINED> instruction: 0xf7f94479
    7c38:	movwcs	lr, #20284	; 0x4f3c
    7c3c:	strbmi	r4, [r9], -r2, lsr #12
    7c40:	strls	r9, [r0, #-1025]	; 0xfffffbff
    7c44:	strbmi	r4, [r0], -r6, lsl #12
    7c48:	blx	1dc5c4c <fchmod@plt+0x1dc3dac>
    7c4c:			; <UNDEFINED> instruction: 0x46024631
    7c50:			; <UNDEFINED> instruction: 0xf7fa4628
    7c54:	stmdbmi	ip!, {r1, r2, r3, r6, fp, sp, lr, pc}
    7c58:	andcs	r4, r5, #32, 12	; 0x2000000
    7c5c:			; <UNDEFINED> instruction: 0xf7f94479
    7c60:	b	1643908 <fchmod@plt+0x1641a68>
    7c64:	strmi	r0, [r4], -r9, lsl #6
    7c68:			; <UNDEFINED> instruction: 0xf50dd03c
    7c6c:	strbmi	r6, [r2], -r8, lsl #3
    7c70:	ldmib	r1, {r0, r1, r3, r6, r9, sl, lr}^
    7c74:			; <UNDEFINED> instruction: 0xf7ff0100
    7c78:	strmi	pc, [r2], -fp, lsr #29
    7c7c:	andcs	r4, r1, r1, lsr #12
    7c80:			; <UNDEFINED> instruction: 0xf7fa4605
    7c84:	stmdbmi	r1!, {r1, r2, r4, r5, fp, sp, lr, pc}
    7c88:	andcs	r2, r0, r5, lsl #4
    7c8c:			; <UNDEFINED> instruction: 0xf7f94479
    7c90:	uadd16mi	lr, sl, r0
    7c94:	strtmi	r4, [r8], -r1, lsl #12
    7c98:	stmda	sl!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c9c:	andcs	r4, r5, #28, 18	; 0x70000
    7ca0:	ldrbtmi	r2, [r9], #-0
    7ca4:	svc	0x0004f7f9
    7ca8:	orrvs	pc, fp, sp, lsl #10
    7cac:	movwcs	r2, #16896	; 0x4200
    7cb0:	andpl	lr, r0, #3358720	; 0x334000
    7cb4:	andls	r4, r3, r4, lsl #12
    7cb8:	ldrdeq	lr, [r0, -r1]
    7cbc:	blx	f45cc0 <fchmod@plt+0xf43e20>
    7cc0:	strmi	r4, [r2], -r1, lsr #12
    7cc4:			; <UNDEFINED> instruction: 0xf7fa4628
    7cc8:	bmi	4c1d20 <fchmod@plt+0x4bfe80>
    7ccc:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    7cd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    7cd4:	ldrcc	pc, [r4], #-2269	; 0xfffff723
    7cd8:	qaddle	r4, sl, r6
    7cdc:	lfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    7ce0:	svchi	0x00f0e8bd
    7ce4:	ldrbtmi	r4, [sl], #-2572	; 0xfffff5f4
    7ce8:			; <UNDEFINED> instruction: 0xf7f9e7c8
    7cec:	svclt	0x0000eef4
    7cf0:	andeq	r6, r1, lr, lsl r2
    7cf4:	andeq	r0, r0, r0, ror #3
    7cf8:	andeq	r4, r0, lr, asr r7
    7cfc:	andeq	r4, r0, r8, asr r7
    7d00:	andeq	r4, r0, r0, asr r7
    7d04:	andeq	r4, r0, r0, asr #14
    7d08:	andeq	r4, r0, r4, lsr r7
    7d0c:	andeq	r4, r0, r0, lsr #14
    7d10:	andeq	r4, r0, r6, lsr #14
    7d14:	andeq	r6, r1, r6, ror #1
    7d18:	andeq	r4, r0, lr, ror #11
    7d1c:	mvnsmi	lr, #737280	; 0xb4000
    7d20:	sfmmi	f7, 3, [ip, #-692]!	; 0xfffffd4c
    7d24:	mcrrmi	11, 0, sl, r7, cr5
    7d28:			; <UNDEFINED> instruction: 0x212d224f
    7d2c:	blmi	1199594 <fchmod@plt+0x11976f4>
    7d30:	cfstrdmi	mvd4, [r6, #-496]	; 0xfffffe10
    7d34:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    7d38:	ldrbtmi	r5, [sp], #-2275	; 0xfffff71d
    7d3c:	ldmdavs	fp, {sl, sp}
    7d40:	strbtcc	pc, [r4], #-2253	; 0xfffff733	; <UNPREDICTABLE>
    7d44:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    7d48:	svc	0x00c4f7f9
    7d4c:	submi	pc, pc, r0, lsl #17
    7d50:	svc	0x0034f7f9
    7d54:	blvs	fea595e4 <fchmod@plt+0xfea57744>
    7d58:			; <UNDEFINED> instruction: 0xf7ff4648
    7d5c:	strtmi	pc, [r2], -r1, asr #24
    7d60:	ldrdeq	lr, [r2, -r5]
    7d64:			; <UNDEFINED> instruction: 0xf972f7ff
    7d68:	strmi	r2, [r7], -r1, lsl #4
    7d6c:	ldrdeq	lr, [r4, -r5]
    7d70:			; <UNDEFINED> instruction: 0xf96cf7ff
    7d74:	movwcs	r4, #9762	; 0x2622
    7d78:	ldmib	r5, {r7, r9, sl, lr}^
    7d7c:	strls	r0, [r0], #-262	; 0xfffffefa
    7d80:	movwcs	r9, #17153	; 0x4301
    7d84:			; <UNDEFINED> instruction: 0xf9d8f7ff
    7d88:	movwcs	r4, #13858	; 0x3622
    7d8c:	ldmib	r5, {r1, r2, r9, sl, lr}^
    7d90:	strls	r0, [r0], #-264	; 0xfffffef8
    7d94:	movwls	r4, #5684	; 0x1634
    7d98:			; <UNDEFINED> instruction: 0xf7ff2304
    7d9c:	ldmib	r5, {r0, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}^
    7da0:	b	14909c8 <fchmod@plt+0x148eb28>
    7da4:	strmi	r0, [r6], -r3, lsl #2
    7da8:	ldmib	r5, {r0, r1, r2, r6, ip, lr, pc}^
    7dac:			; <UNDEFINED> instruction: 0xf7ff0106
    7db0:	stmdbmi	r7!, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
    7db4:	ldrtmi	r4, [sl], -r3, asr #12
    7db8:	strls	r9, [r1], -r2
    7dbc:	andcs	r4, r1, r9, ror r4
    7dc0:	andls	pc, ip, sp, asr #17
    7dc4:			; <UNDEFINED> instruction: 0xf7f99400
    7dc8:	blmi	8c3c20 <fchmod@plt+0x8c1d80>
    7dcc:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    7dd0:	svccs	0x00016700
    7dd4:	cdpcs	15, 0, cr11, cr0, cr8, {0}
    7dd8:	shasxmi	fp, r3, r8
    7ddc:	vcgt.s8	d29, d4, d12
    7de0:	movwcs	r2, #576	; 0x240
    7de4:	andeq	pc, pc, #192, 4
    7de8:			; <UNDEFINED> instruction: 0x46394630
    7dec:	mcrr2	0, 0, pc, r2, cr1	; <UNPREDICTABLE>
    7df0:	cmncs	r4, #8388608	; 0x800000	; <UNPREDICTABLE>
    7df4:	tstvc	r0, #12582912	; 0xc00000	; <UNPREDICTABLE>
    7df8:	bmi	5d0214 <fchmod@plt+0x5ce374>
    7dfc:	andcs	r9, r0, r0, lsl #2
    7e00:	ldrbtmi	r4, [sl], #-2326	; 0xfffff6ea
    7e04:			; <UNDEFINED> instruction: 0xf7fa4479
    7e08:			; <UNDEFINED> instruction: 0x4639e83a
    7e0c:	strmi	r2, [r4], -r0, lsl #4
    7e10:			; <UNDEFINED> instruction: 0xf7ff4630
    7e14:			; <UNDEFINED> instruction: 0x4621f91b
    7e18:	andcs	r4, r1, r2, lsl #12
    7e1c:	svc	0x0068f7f9
    7e20:	blmi	25a664 <fchmod@plt+0x2587c4>
    7e24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    7e28:			; <UNDEFINED> instruction: 0xf8dd681a
    7e2c:	subsmi	r3, sl, r4, ror #8
    7e30:	vrhadd.s8	d13, d13, d6
    7e34:	pop	{r2, r3, r5, r6, r8, sl, fp, lr}
    7e38:	stmdami	sl, {r4, r5, r6, r7, r8, r9, pc}
    7e3c:			; <UNDEFINED> instruction: 0xe7b84478
    7e40:	mcr	7, 2, pc, cr8, cr9, {7}	; <UNPREDICTABLE>
    7e44:	andeq	r6, r1, r4, lsl #1
    7e48:	andeq	r0, r0, r0, ror #3
    7e4c:	andeq	r6, r1, sl, ror #6
    7e50:	andeq	r4, r0, r8, lsr #12
    7e54:	ldrdeq	r6, [r1], -r8
    7e58:	andeq	r4, r0, r2, lsl #12
    7e5c:	andeq	r4, r0, ip, lsl #12
    7e60:	muleq	r1, r0, pc	; <UNPREDICTABLE>
    7e64:	muleq	r0, r8, r4
    7e68:	svcmi	0x00f0e92d
    7e6c:	cfstr32pl	mvfx15, [r4, #-692]	; 0xfffffd4c
    7e70:	ldmib	r2, {r0, r1, r2, r3, r7, ip, sp, pc}^
    7e74:	stmib	sp, {r2, r4, sl, ip, sp}^
    7e78:	blcs	4bea8 <fchmod@plt+0x4a008>
    7e7c:	strbteq	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    7e80:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    7e84:	andls	r4, r3, #120, 8	; 0x78000000
    7e88:	strcc	lr, [r4], #-2509	; 0xfffff633
    7e8c:	andpl	pc, r4, #54525952	; 0x3400000
    7e90:			; <UNDEFINED> instruction: 0xf1745841
    7e94:			; <UNDEFINED> instruction: 0xf1020300
    7e98:	stmdavs	r9, {r2, r4, r5, r9}
    7e9c:			; <UNDEFINED> instruction: 0xf04f6011
    7ea0:	vaddw.s8	q8, q0, d0
    7ea4:	ldmib	sp, {r4, r8, pc}^
    7ea8:	blcs	614ec0 <fchmod@plt+0x613020>
    7eac:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
    7eb0:	rscshi	pc, ip, r0, asr #5
    7eb4:	svcge	0x0036ab1e
    7eb8:	subscs	sl, r8, #76, 24	; 0x4c00
    7ebc:	tstcs	r0, sp, lsl r6
    7ec0:			; <UNDEFINED> instruction: 0x46b94638
    7ec4:			; <UNDEFINED> instruction: 0xf7f99307
    7ec8:	movwcs	lr, #3846	; 0xf06
    7ecc:			; <UNDEFINED> instruction: 0xf8459306
    7ed0:	ldmib	sp, {r2, r4, sl, fp, ip, sp}^
    7ed4:	strcs	r1, [r0, #-516]	; 0xfffffdfc
    7ed8:			; <UNDEFINED> instruction: 0xf1b146a8
    7edc:			; <UNDEFINED> instruction: 0xf1420a0c
    7ee0:	strd	r3, [lr], -pc	; <UNPREDICTABLE>
    7ee4:	blcs	21f78 <fchmod@plt+0x200d8>
    7ee8:	strcc	sp, [ip, #-342]	; 0xfffffeaa
    7eec:	stmdaeq	r0, {r3, r6, r8, ip, sp, lr, pc}
    7ef0:	beq	3445e0 <fchmod@plt+0x342740>
    7ef4:	blcc	4428 <fchmod@plt+0x2588>
    7ef8:	svceq	0x000cf1ba
    7efc:	movweq	pc, #379	; 0x17b	; <UNPREDICTABLE>
    7f00:	stmdals	r3, {r1, r3, r4, r8, r9, fp, ip, lr, pc}
    7f04:	strtmi	r2, [r1], -ip, lsl #4
    7f08:	blge	42644 <fchmod@plt+0x407a4>
    7f0c:	stc2l	7, cr15, [r2], {252}	; 0xfc
    7f10:	cmple	r9, r0, lsl #16
    7f14:	blcs	221a8 <fchmod@plt+0x20308>
    7f18:	stmdavs	r3!, {r3, r6, r8, ip, lr, pc}^
    7f1c:	rscle	r2, r1, r0, lsl #22
    7f20:			; <UNDEFINED> instruction: 0xf1483504
    7f24:			; <UNDEFINED> instruction: 0xf1ba0800
    7f28:			; <UNDEFINED> instruction: 0xf14b0a04
    7f2c:			; <UNDEFINED> instruction: 0xf1ba3bff
    7f30:			; <UNDEFINED> instruction: 0xf17b0f0c
    7f34:	ble	ff908b3c <fchmod@plt+0xff906c9c>
    7f38:	andcs	r9, r9, r3, lsl #22
    7f3c:	ldmdavs	r9, {r0, r1, r2, r3, r6, r9, sl, lr}
    7f40:			; <UNDEFINED> instruction: 0xf7fd9103
    7f44:	stmdbls	r3, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}
    7f48:			; <UNDEFINED> instruction: 0xf8df4602
    7f4c:	ldrbtmi	r0, [r8], #-1064	; 0xfffffbd8
    7f50:	ldc2	7, cr15, [r4, #1012]	; 0x3f4
    7f54:			; <UNDEFINED> instruction: 0xf04f4638
    7f58:			; <UNDEFINED> instruction: 0xf7f90801
    7f5c:	stmdals	r6, {r2, r5, r7, r9, sl, fp, sp, lr, pc}
    7f60:			; <UNDEFINED> instruction: 0xf7f92100
    7f64:	blls	20395c <fchmod@plt+0x201abc>
    7f68:			; <UNDEFINED> instruction: 0xf8532100
    7f6c:			; <UNDEFINED> instruction: 0xf7f90c14
    7f70:			; <UNDEFINED> instruction: 0xf8dfee76
    7f74:			; <UNDEFINED> instruction: 0xf50d1404
    7f78:	bmi	fff5cb90 <fchmod@plt+0xfff5acf0>
    7f7c:	ldrbtmi	r3, [r9], #-820	; 0xfffffccc
    7f80:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    7f84:	subsmi	r6, r1, sl, lsl r8
    7f88:	mvnhi	pc, r0, asr #32
    7f8c:			; <UNDEFINED> instruction: 0xf50d4640
    7f90:	andlt	r5, pc, r4, lsl #26
    7f94:	svchi	0x00f0e8bd
    7f98:			; <UNDEFINED> instruction: 0xf1483508
    7f9c:			; <UNDEFINED> instruction: 0xf1ba0800
    7fa0:			; <UNDEFINED> instruction: 0xf14b0a08
    7fa4:			; <UNDEFINED> instruction: 0xe7a73bff
    7fa8:	ldrb	r4, [r3, pc, asr #12]
    7fac:	strtmi	sl, [r1], -lr, lsr #28
    7fb0:	tsteq	r8, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    7fb4:			; <UNDEFINED> instruction: 0x46189316
    7fb8:	svc	0x0024f7f9
    7fbc:			; <UNDEFINED> instruction: 0xf0402800
    7fc0:			; <UNDEFINED> instruction: 0xf856814e
    7fc4:	blcs	1702c <fchmod@plt+0x1518c>
    7fc8:	cmphi	r6, r0, asr #32	; <UNPREDICTABLE>
    7fcc:	ldmib	r3, {r1, r2, r4, r8, r9, fp, ip, pc}^
    7fd0:			; <UNDEFINED> instruction: 0xf1166702
    7fd4:	movwls	r0, #58124	; 0xe30c
    7fd8:	movweq	pc, #327	; 0x147	; <UNPREDICTABLE>
    7fdc:	ldmib	sp, {r0, r1, r2, r3, r8, r9, ip, pc}^
    7fe0:	ldrmi	r2, [fp, #782]	; 0x30e
    7fe4:	ldrmi	fp, [r2, #3848]	; 0xf08
    7fe8:	cmphi	r4, r0, asr #1	; <UNPREDICTABLE>
    7fec:	movweq	lr, #27578	; 0x6bba
    7ff0:	andeq	pc, r3, pc, asr #32
    7ff4:	bl	1aecc2c <fchmod@plt+0x1aead8c>
    7ff8:	movwls	r0, #54023	; 0xd307
    7ffc:	ldc2l	7, cr15, [r6, #-1008]!	; 0xfffffc10
    8000:	stmdals	r6, {r1, r9, sl, lr}
    8004:	stmdacs	r0, {r0, r1, r3, r9, sl, lr}
    8008:	stmib	sp, {r0, r1, r3, r6, ip, lr, pc}^
    800c:			; <UNDEFINED> instruction: 0xf7f92310
    8010:	ldmib	sp, {r3, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
    8014:	stmib	sp, {r4, r8, r9, sp}^
    8018:	ldmib	sp, {r3, r8}^
    801c:	addmi	r0, fp, #8, 2
    8020:	addmi	fp, r2, #8, 30
    8024:	orrshi	pc, pc, r0, asr #1
    8028:	bne	14ae450 <fchmod@plt+0x14ac5b0>
    802c:	bl	18ee458 <fchmod@plt+0x18ec5b8>
    8030:	stmdbls	r7, {r0, r8, r9}
    8034:	ldmdbcc	r4, {r3, r6, r9, sl, lr}
    8038:			; <UNDEFINED> instruction: 0xf7f99110
    803c:	stmdacs	r0, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
    8040:	teqhi	r6, r0, asr #32	; <UNPREDICTABLE>
    8044:	blge	542780 <fchmod@plt+0x5408e0>
    8048:			; <UNDEFINED> instruction: 0xf8cd46cb
    804c:	ssatmi	r8, #10, ip, asr #0
    8050:	ldmib	sp, {r5, r7, r9, sl, lr}^
    8054:	and	r4, sp, ip, lsl #10
    8058:	ldrdcs	pc, [r4], -fp
    805c:			; <UNDEFINED> instruction: 0xf8cb4658
    8060:	stmiane	r4!, {pc}
    8064:	streq	pc, [r0, #-325]	; 0xfffffebb
    8068:			; <UNDEFINED> instruction: 0xf1671ab6
    806c:			; <UNDEFINED> instruction: 0xf7f90700
    8070:	bllt	1843348 <fchmod@plt+0x18414a8>
    8074:	adcsmi	r2, r9, #0, 2
    8078:	andpl	pc, r0, pc, asr #8
    807c:	adcsmi	fp, r0, #8, 30
    8080:			; <UNDEFINED> instruction: 0x46414632
    8084:			; <UNDEFINED> instruction: 0xf44fbf38
    8088:	stmib	sp, {r9, ip, lr}^
    808c:	stmdals	r3, {r8, sl, lr}
    8090:	andcs	pc, r4, fp, asr #17
    8094:	blx	fffc608e <fchmod@plt+0xfffc41ee>
    8098:	stmdacs	r0, {r0, r9, sl, lr}
    809c:			; <UNDEFINED> instruction: 0x465fd0dc
    80a0:	andcs	lr, r0, r8, asr r7
    80a4:	stmib	sp, {r8, sp}^
    80a8:	strb	r0, [r2, r8, lsl #2]
    80ac:	andcs	r4, r5, #2932736	; 0x2cc000
    80b0:	andcs	r4, r0, r9, ror r4
    80b4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    80b8:	ldcl	7, cr15, [sl], #996	; 0x3e4
    80bc:	ldmdavs	r9, {r0, r1, r8, r9, fp, ip, pc}
    80c0:	ldc2l	7, cr15, [ip], {253}	; 0xfd
    80c4:	stmibmi	lr!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    80c8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    80cc:	stmdacs	r1, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    80d0:	strmi	lr, [ip, #-2509]	; 0xfffff633
    80d4:	strbmi	r4, [sp], -r4, asr #12
    80d8:	ldrsbhi	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    80dc:	ldrsbtle	r4, [r4], -r9
    80e0:	stmdacs	sl, {r0, r1, r9, fp, ip, pc}
    80e4:	ldmdavs	r1, {r0, r1, r2, r3, r4, r6, r9, sl, lr}
    80e8:	andne	lr, r3, sp, asr #19
    80ec:	andcs	sp, r9, r9, lsl #2
    80f0:	stc2l	7, cr15, [ip, #-1012]!	; 0xfffffc0c
    80f4:	strmi	r9, [r2], -r3, lsl #18
    80f8:	ldrbtmi	r4, [r8], #-2210	; 0xfffff75e
    80fc:	ldc2	7, cr15, [lr], #1012	; 0x3f4
    8100:			; <UNDEFINED> instruction: 0xf7fde728
    8104:	stmdbls	r3, {r0, r1, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    8108:	ldmmi	pc, {r1, r9, sl, lr}	; <UNPREDICTABLE>
    810c:			; <UNDEFINED> instruction: 0xf7fd4478
    8110:	blls	1473ec <fchmod@plt+0x14554c>
    8114:			; <UNDEFINED> instruction: 0xf47f2b06
    8118:	uadd16mi	sl, r8, sp
    811c:	stcl	7, cr15, [r8], #996	; 0x3e4
    8120:	strmi	lr, [r8, #-2525]	; 0xfffff623
    8124:	adcmi	r4, fp, #738197507	; 0x2c000003
    8128:	andeq	lr, r0, #454656	; 0x6f000
    812c:	adcmi	fp, r2, #8, 30
    8130:			; <UNDEFINED> instruction: 0xf04fbf3c
    8134:			; <UNDEFINED> instruction: 0x461332ff
    8138:	stmdbne	r2, {r0, r1, r8, r9, ip, lr, pc}
    813c:	bl	10599f0 <fchmod@plt+0x1057b50>
    8140:	andcs	r0, r1, r3, lsl #6
    8144:	ldc2	7, cr15, [r0, #1012]	; 0x3f4
    8148:	b	15c1d60 <fchmod@plt+0x15bfec0>
    814c:			; <UNDEFINED> instruction: 0xf0400307
    8150:			; <UNDEFINED> instruction: 0xf8db80fa
    8154:	blcs	1416c <fchmod@plt+0x122cc>
    8158:	rscshi	pc, r5, r0, asr #32
    815c:	ldmib	sp, {r1, r2, r4, r9, fp, ip, pc}^
    8160:	ldmdbls	r0, {r2, r3, r8, r9, sl, sp, lr}
    8164:	ldmvs	r2, {r0, r1, r4, r7, fp, sp, lr}^
    8168:	stmdavs	r8, {r0, r1, r4, r5, r6, r7, r9, fp, ip}
    816c:	andeq	lr, r2, #105472	; 0x19c00
    8170:	tstls	r2, #12, 22	; 0x3000
    8174:	mvnscc	pc, #-2147483632	; 0x80000010
    8178:			; <UNDEFINED> instruction: 0xf7f99313
    817c:	ldmib	sp, {r1, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}^
    8180:	addmi	r2, fp, #1207959552	; 0x48000000
    8184:	svclt	0x00084606
    8188:	strmi	r4, [pc], -r2, lsl #5
    818c:	sbchi	pc, sp, r0, asr #1
    8190:			; <UNDEFINED> instruction: 0x0112e9dd
    8194:	blne	fe0d09cc <fchmod@plt+0xfe0ceb2c>
    8198:	bl	186cdb0 <fchmod@plt+0x186af10>
    819c:	movwls	r0, #21255	; 0x5307
    81a0:			; <UNDEFINED> instruction: 0x6704e9dd
    81a4:	stmdals	r3, {r0, r5, r9, sl, lr}
    81a8:	strvs	lr, [r0, -sp, asr #19]
    81ac:	blx	1cc61a6 <fchmod@plt+0x1cc4306>
    81b0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    81b4:	mrcge	4, 7, APSR_nzcv, cr8, cr15, {3}
    81b8:	strtmi	r9, [r1], -r7, lsl #22
    81bc:	ldreq	pc, [r0, -r3, lsr #3]
    81c0:			; <UNDEFINED> instruction: 0xf7f94638
    81c4:	stmdacs	r0, {r1, r7, sl, fp, sp, lr, pc}
    81c8:	adchi	pc, r2, r0, asr #32
    81cc:			; <UNDEFINED> instruction: 0x46389916
    81d0:	bl	ff3461bc <fchmod@plt+0xff34431c>
    81d4:			; <UNDEFINED> instruction: 0xf0402800
    81d8:	svcls	0x0010808e
    81dc:	ldmdavs	r8!, {r1, r2, r4, r8, fp, ip, pc}
    81e0:	ldc	7, cr15, [r2], {249}	; 0xf9
    81e4:			; <UNDEFINED> instruction: 0xf0402800
    81e8:			; <UNDEFINED> instruction: 0x462a80be
    81ec:			; <UNDEFINED> instruction: 0x46436838
    81f0:	bl	ff3c61dc <fchmod@plt+0xff3c433c>
    81f4:	stmdacs	r0, {r1, r9, sl, lr}
    81f8:	adcshi	pc, r5, r0, asr #32
    81fc:	ldmdavs	r8!, {r1, r2, r8, fp, ip, pc}
    8200:			; <UNDEFINED> instruction: 0xf7f9b359
    8204:	stmdacs	r0, {r4, sl, fp, sp, lr, pc}
    8208:	ldmdavs	fp!, {r3, r5, r6, r8, ip, lr, pc}
    820c:	stmdbls	sl, {r1, r2, r8, r9, ip, pc}
    8210:	ldmdals	r0, {r9, sp}
    8214:	andvs	r6, r2, fp, lsl #16
    8218:	ldmdbne	fp, {r1, r3, r6, fp, sp, lr}^
    821c:	bl	10a0250 <fchmod@plt+0x109e3b0>
    8220:	subvs	r0, sl, r8, lsl #4
    8224:	movwcs	lr, #18909	; 0x49dd
    8228:			; <UNDEFINED> instruction: 0xf1732a01
    822c:	blle	1308e34 <fchmod@plt+0x1306f94>
    8230:	movwcs	lr, #18909	; 0x49dd
    8234:			; <UNDEFINED> instruction: 0xf1732a18
    8238:			; <UNDEFINED> instruction: 0xf6bf0300
    823c:	blls	f3b6c <fchmod@plt+0xf1ccc>
    8240:	strbmi	r2, [pc], -r9
    8244:	tstls	r3, r9, lsl r8
    8248:	stc2l	7, cr15, [r0], {253}	; 0xfd
    824c:	strmi	r9, [r2], -r3, lsl #18
    8250:	ldrbtmi	r4, [r8], #-2126	; 0xfffff7b2
    8254:	ldc2	7, cr15, [r2], {253}	; 0xfd
    8258:	andls	lr, r6, ip, ror r6
    825c:	blls	1021c0 <fchmod@plt+0x100320>
    8260:	ldmdavs	r9, {r0, r1, r2, r3, r6, r9, sl, lr}
    8264:			; <UNDEFINED> instruction: 0xf7fd9103
    8268:	stmdbls	r3, {r0, r4, r5, r7, sl, fp, ip, sp, lr, pc}
    826c:	stmdami	r8, {r1, r9, sl, lr}^
    8270:			; <UNDEFINED> instruction: 0xf7fd4478
    8274:	strbt	pc, [sp], -r3, lsl #24	; <UNPREDICTABLE>
    8278:	andcs	r9, r8, r3, lsl #22
    827c:	ldmdavs	r9, {r0, r1, r2, r3, r6, r9, sl, lr}
    8280:			; <UNDEFINED> instruction: 0xf7fd9103
    8284:	stmdbls	r3, {r0, r1, r5, r7, sl, fp, ip, sp, lr, pc}
    8288:	stmdami	r2, {r1, r9, sl, lr}^
    828c:			; <UNDEFINED> instruction: 0xf7fd4478
    8290:			; <UNDEFINED> instruction: 0xe65ffbf5
    8294:	andcs	r9, r9, r3, lsl #22
    8298:	ldmdavs	r9, {r0, r1, r2, r3, r6, r9, sl, lr}
    829c:			; <UNDEFINED> instruction: 0xf7fd9103
    82a0:	stmdbls	r3, {r0, r2, r4, r7, sl, fp, ip, sp, lr, pc}
    82a4:	ldmdami	ip!, {r1, r9, sl, lr}
    82a8:			; <UNDEFINED> instruction: 0xf7fd4478
    82ac:	ldrb	pc, [r1], -r7, ror #23	; <UNPREDICTABLE>
    82b0:	strbmi	r9, [pc], -r3, lsl #22
    82b4:	tstls	r3, r9, lsl r8
    82b8:	stc2	7, cr15, [r8], {253}	; 0xfd
    82bc:	strmi	r9, [r2], -r3, lsl #18
    82c0:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
    82c4:	blx	ff6c62c2 <fchmod@plt+0xff6c4422>
    82c8:	strbmi	lr, [r8], -r4, asr #12
    82cc:			; <UNDEFINED> instruction: 0xf7f946b0
    82d0:	blls	303680 <fchmod@plt+0x3017e0>
    82d4:	blls	199b44 <fchmod@plt+0x197ca4>
    82d8:			; <UNDEFINED> instruction: 0xe64a6013
    82dc:	ldrbmi	r9, [pc], -r3, lsl #22
    82e0:	tstls	r3, r9, lsl r8
    82e4:	ldc2l	7, cr15, [r2], #-1012	; 0xfffffc0c
    82e8:	strmi	r9, [r2], -r3, lsl #18
    82ec:	ldrbtmi	r4, [r8], #-2092	; 0xfffff7d4
    82f0:	blx	ff1462ee <fchmod@plt+0xff14444e>
    82f4:	blls	101bb4 <fchmod@plt+0xffd14>
    82f8:	ldmdavs	r9, {r0, r1, r2, r3, r4, r6, r9, sl, lr}
    82fc:			; <UNDEFINED> instruction: 0xf7fd9103
    8300:	stmdbls	r3, {r0, r2, r5, r6, sl, fp, ip, sp, lr, pc}
    8304:	stmdami	r7!, {r1, r9, sl, lr}
    8308:			; <UNDEFINED> instruction: 0xf7fd4478
    830c:			; <UNDEFINED> instruction: 0xe621fbb7
    8310:	ldrbmi	r9, [pc], -r3, lsl #22
    8314:	tstls	r3, r9, lsl r8
    8318:	mrrc2	7, 15, pc, r8, cr13	; <UNPREDICTABLE>
    831c:	strmi	r9, [r2], -r3, lsl #18
    8320:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
    8324:	blx	feac6322 <fchmod@plt+0xfeac4482>
    8328:	blls	101b80 <fchmod@plt+0xffce0>
    832c:	ldrbmi	r2, [pc], -r9
    8330:	tstls	r3, r9, lsl r8
    8334:	mcrr2	7, 15, pc, sl, cr13	; <UNPREDICTABLE>
    8338:	strmi	r9, [r2], -r3, lsl #18
    833c:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    8340:	blx	fe74633e <fchmod@plt+0xfe74449e>
    8344:	blls	101b64 <fchmod@plt+0xffcc4>
    8348:	strbmi	r2, [pc], -r9
    834c:	tstls	r3, r9, lsl r8
    8350:	ldc2	7, cr15, [ip], #-1012	; 0xfffffc0c
    8354:	strmi	r9, [r2], -r3, lsl #18
    8358:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
    835c:	blx	fe3c635a <fchmod@plt+0xfe3c44ba>
    8360:			; <UNDEFINED> instruction: 0xf7f9e5f8
    8364:			; <UNDEFINED> instruction: 0xf7fdebb8
    8368:	svclt	0x0000fbd3
    836c:	andeq	r5, r1, r0, lsr pc
    8370:	andeq	r0, r0, r0, ror #3
    8374:	andeq	r1, r0, r2, ror #20
    8378:	andeq	r5, r1, r6, lsr lr
    837c:	andeq	r4, r0, r0, lsl #7
    8380:	andeq	r4, r0, r2, asr r3
    8384:			; <UNDEFINED> instruction: 0x000018b6
    8388:	andeq	r1, r0, r4, lsr #17
    838c:	andeq	r1, r0, lr, asr r7
    8390:	andeq	r1, r0, r0, asr #14
    8394:	andeq	r1, r0, r4, lsr #14
    8398:	andeq	r1, r0, r8, lsl #14
    839c:	andeq	r1, r0, lr, ror #13
    83a0:	andeq	r1, r0, r2, asr #13
    83a4:	andeq	r1, r0, r8, lsr #13
    83a8:	andeq	r1, r0, lr, lsl #13
    83ac:	andeq	r1, r0, r2, ror r6
    83b0:	andeq	r1, r0, r6, asr r6
    83b4:	ldrbmi	lr, [r0, sp, lsr #18]!
    83b8:	stmdami	r2, {r1, r7, r9, sl, lr}^
    83bc:	stmdavs	fp, {r0, r2, r3, r9, sl, lr}
    83c0:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
    83c4:	ldrbtmi	r4, [r8], #-2368	; 0xfffff6c0
    83c8:			; <UNDEFINED> instruction: 0xf50db086
    83cc:	stmdapl	r1, {r9, ip, lr}^
    83d0:	ldmdbvs	r8, {r2, r4, r9, ip, sp}
    83d4:	andsvs	r6, r1, r9, lsl #16
    83d8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    83dc:	suble	r2, r7, r0, lsl #16
    83e0:	bl	ff2463cc <fchmod@plt+0xff24452c>
    83e4:	ldrdcs	pc, [r8], r5	; <UNPREDICTABLE>
    83e8:	stcge	15, cr6, [r4], {43}	; 0x2b
    83ec:			; <UNDEFINED> instruction: 0xf8d56f6f
    83f0:	bl	4cc6a8 <fchmod@plt+0x4ca808>
    83f4:	bl	11ca404 <fchmod@plt+0x11c8564>
    83f8:	strtmi	r0, [r1], -r1, lsl #18
    83fc:	bl	fee19c1c <fchmod@plt+0xfee17d7c>
    8400:			; <UNDEFINED> instruction: 0xf1690806
    8404:	ldrbmi	r0, [r0], -r0, lsl #18
    8408:	stmib	sp, {r1, r4, r5, r9, sl, lr}^
    840c:			; <UNDEFINED> instruction: 0xf7fc8900
    8410:	strmi	pc, [r7], -r1, asr #20
    8414:			; <UNDEFINED> instruction: 0x2e04b9d8
    8418:	mcrcs	0, 0, sp, cr8, cr3, {1}
    841c:			; <UNDEFINED> instruction: 0xb1b6d03f
    8420:	strtmi	r4, [r6], #-3370	; 0xfffff2d6
    8424:	ldrdhi	pc, [r8], pc	; <UNPREDICTABLE>
    8428:	ldrbtmi	r4, [r8], #1149	; 0x47d
    842c:			; <UNDEFINED> instruction: 0xf8143530
    8430:	strtmi	ip, [r8], -r1, lsl #22
    8434:	mvnscc	pc, #79	; 0x4f
    8438:	tstcs	r3, r1, lsl #4
    843c:	andhi	pc, r0, sp, asr #17
    8440:	andgt	pc, r4, sp, asr #17
    8444:			; <UNDEFINED> instruction: 0xf7f93502
    8448:	adcsmi	lr, r4, #2432	; 0x980
    844c:	stmdbmi	r1!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    8450:	movwpl	pc, #1293	; 0x50d	; <UNPREDICTABLE>
    8454:	tstcc	r4, #28, 20	; 0x1c000
    8458:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    845c:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    8460:	qsuble	r4, r1, ip
    8464:			; <UNDEFINED> instruction: 0xf50d4638
    8468:	andlt	r5, r6, r0, lsl #26
    846c:			; <UNDEFINED> instruction: 0x87f0e8bd
    8470:			; <UNDEFINED> instruction: 0xf6424b19
    8474:	strmi	r5, [r7], -sp, lsr #4
    8478:	eoreq	pc, sp, #192, 4
    847c:	tstvs	sl, #2063597568	; 0x7b000000
    8480:	stmdavs	r2!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    8484:	ldmdami	r5, {r0, r7, r8, r9, sp}
    8488:	ldcmi	6, cr4, [r5], {25}
    848c:	andls	r4, r1, #120, 8	; 0x78000000
    8490:	andcs	r4, r1, #124, 8	; 0x7c000000
    8494:	eorscc	r9, r0, r0, lsl #8
    8498:	ldcl	7, cr15, [ip], #996	; 0x3e4
    849c:	ldmib	r4, {r0, r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    84a0:	orrcs	r8, r1, #0, 18
    84a4:	ldrmi	r4, [r9], -pc, lsl #16
    84a8:	andcs	r4, r1, #3840	; 0xf00
    84ac:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    84b0:	ldrbtmi	r8, [ip], #-2306	; 0xfffff6fe
    84b4:	strls	r3, [r0], #-48	; 0xffffffd0
    84b8:	stcl	7, cr15, [ip], #996	; 0x3e4
    84bc:			; <UNDEFINED> instruction: 0xf7f9e7c7
    84c0:	svclt	0x0000eb0a
    84c4:	andeq	r5, r1, lr, ror #19
    84c8:	andeq	r0, r0, r0, ror #3
    84cc:	ldrdeq	sl, [r1], -r4
    84d0:	andeq	r4, r0, lr, lsr r0
    84d4:	andeq	r5, r1, ip, asr r9
    84d8:	andeq	sl, r1, r0, lsl #5
    84dc:	andeq	sl, r1, r0, ror r2
    84e0:	andeq	r3, r0, r8, asr #31
    84e4:	andeq	sl, r1, r0, asr r2
    84e8:	andeq	r3, r0, lr, lsr #31
    84ec:	svcmi	0x00f0e92d
    84f0:	blhi	1439ac <fchmod@plt+0x141b0c>
    84f4:	ldrdge	pc, [r0], -r0
    84f8:	strbcs	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    84fc:	bne	fe443d24 <fchmod@plt+0xfe441e84>
    8500:	cfldr64vc	mvdx15, [sp, #-692]	; 0xfffffd4c
    8504:	andls	sl, sp, r0, lsl ip
    8508:	ldrbeq	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    850c:	stmpl	r2, {r3, r4, r5, r6, sl, lr}
    8510:	ldmdavs	r2, {r4, r6, r9, sl, lr}
    8514:			; <UNDEFINED> instruction: 0xf04f92db
    8518:			; <UNDEFINED> instruction: 0xf8df0200
    851c:	ldrbtmi	r2, [sl], #-1356	; 0xfffffab4
    8520:			; <UNDEFINED> instruction: 0xf7f9920f
    8524:	strmi	lr, [r6], -r8, asr #20
    8528:	pkhtbmi	r4, r8, r0, asr #12
    852c:	stc	7, cr15, [ip], #996	; 0x3e4
    8530:	ldrbmi	r4, [r0], -r2, lsl #12
    8534:	andne	lr, r9, #3358720	; 0x334000
    8538:	b	ff046524 <fchmod@plt+0xff044684>
    853c:	ldrbmi	r4, [r0], -r1, lsl #13
    8540:			; <UNDEFINED> instruction: 0xf7f9460d
    8544:			; <UNDEFINED> instruction: 0x4607ec3c
    8548:	ssatmi	r4, #27, r0, asr #12
    854c:			; <UNDEFINED> instruction: 0xf7f9460f
    8550:	stmdbls	sp, {r2, r5, sl, fp, sp, lr, pc}
    8554:	andls	pc, r0, sp, asr #17
    8558:	andge	pc, r8, sp, asr #17
    855c:	blge	c2ca8 <fchmod@plt+0xc0e08>
    8560:	blls	259e6c <fchmod@plt+0x257fcc>
    8564:	strls	r9, [r1, #-2570]	; 0xfffff5f6
    8568:	strls	r2, [r3, -r0, lsl #10]
    856c:	blge	1c2ca8 <fchmod@plt+0x1c0e08>
    8570:	strmi	r9, [r4], r9, lsl #10
    8574:			; <UNDEFINED> instruction: 0xf8cd4630
    8578:			; <UNDEFINED> instruction: 0xf7ffc010
    857c:			; <UNDEFINED> instruction: 0xf8dffaff
    8580:	andcs	r1, r5, #236, 8	; 0xec000000
    8584:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    8588:	b	fe4c6574 <fchmod@plt+0xfe4c46d4>
    858c:	strbtcs	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    8590:	mcr	4, 0, r4, cr8, cr10, {3}
    8594:			; <UNDEFINED> instruction: 0xf7f92a10
    8598:	stmdbls	sp, {r1, r4, r8, r9, fp, sp, lr, pc}
    859c:			; <UNDEFINED> instruction: 0xf8df4620
    85a0:	stmdavs	r9, {r2, r4, r6, r7, sl, ip, sp}
    85a4:	movwls	r4, #58491	; 0xe47b
    85a8:	ldmib	lr!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    85ac:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    85b0:	movwls	r4, #50299	; 0xc47b
    85b4:	ldmib	r4, {r1, r2, r3, r6, sp, lr, pc}^
    85b8:			; <UNDEFINED> instruction: 0xf7ff010c
    85bc:	strmi	pc, [r1], r9, lsl #20
    85c0:	tstcs	ip, r3, lsr #16
    85c4:	andcs	r9, r5, #12, 28	; 0xc0
    85c8:	ldmdbvs	fp, {sp}
    85cc:	tstvs	r3, r1, lsl #22	; <UNPREDICTABLE>
    85d0:	b	1bc65bc <fchmod@plt+0x1bc471c>
    85d4:	strmi	r2, [r6], -r2, lsl #4
    85d8:			; <UNDEFINED> instruction: 0x0110e9d4
    85dc:	ldc2	7, cr15, [r6, #-1016]!	; 0xfffffc08
    85e0:	strmi	r2, [r0], pc, lsl #2
    85e4:			; <UNDEFINED> instruction: 0xf7fe4638
    85e8:	smlabtcs	pc, sp, pc, pc	; <UNPREDICTABLE>
    85ec:	strtmi	r4, [r8], -r2, lsl #12
    85f0:			; <UNDEFINED> instruction: 0xf7fe920b
    85f4:	smlabtcs	r5, r7, pc, pc	; <UNPREDICTABLE>
    85f8:	strbmi	r4, [r8], -r3, lsl #12
    85fc:			; <UNDEFINED> instruction: 0xf7fe930a
    8600:	smlabtcs	sl, r1, pc, pc	; <UNPREDICTABLE>
    8604:	ldrtmi	r4, [r0], -r2, lsl #13
    8608:			; <UNDEFINED> instruction: 0xffbcf7fe
    860c:	strmi	r2, [r3], r7, lsl #2
    8610:			; <UNDEFINED> instruction: 0xf7fe4640
    8614:	blls	2c84f8 <fchmod@plt+0x2c6658>
    8618:			; <UNDEFINED> instruction: 0xf8cd9a0b
    861c:	movwls	r8, #28
    8620:			; <UNDEFINED> instruction: 0x9605463b
    8624:	andslt	pc, r0, sp, asr #17
    8628:	andge	pc, r8, sp, asr #17
    862c:	andls	pc, ip, sp, asr #17
    8630:	strmi	r9, [r1], -r1, lsl #10
    8634:			; <UNDEFINED> instruction: 0xf8df9106
    8638:	andcs	r1, r1, r4, asr #8
    863c:			; <UNDEFINED> instruction: 0xf7f94479
    8640:	stmdavs	r3!, {r3, r4, r6, r8, r9, fp, sp, lr, pc}
    8644:			; <UNDEFINED> instruction: 0xf7f96918
    8648:	blls	2830a8 <fchmod@plt+0x281208>
    864c:	svclt	0x00384283
    8650:	movwls	r4, #38403	; 0x9603
    8654:	strtmi	r2, [r0], -r1, lsl #2
    8658:	stmib	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    865c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8660:			; <UNDEFINED> instruction: 0x462ad152
    8664:	ldrdeq	lr, [r4, -r4]
    8668:	ldc2l	7, cr15, [r0], #1016	; 0x3f8
    866c:	strmi	r2, [r3], r1, lsl #4
    8670:	ldrdeq	lr, [r6, -r4]
    8674:	stc2l	7, cr15, [sl], #1016	; 0x3f8
    8678:	strmi	r2, [r0], r2, lsl #4
    867c:	ldrdeq	lr, [r8, -r4]
    8680:	stc2l	7, cr15, [r4], #1016	; 0x3f8
    8684:	strmi	r2, [r6], -r3, lsl #4
    8688:	ldrdeq	lr, [sl, -r4]
    868c:	ldc2l	7, cr15, [lr], {254}	; 0xfe
    8690:	strmi	r2, [r7], -r6, lsl #2
    8694:			; <UNDEFINED> instruction: 0xf7fe4658
    8698:	tstcs	r9, r5, ror pc	; <UNPREDICTABLE>
    869c:	strbmi	r4, [r0], -r2, lsl #12
    86a0:			; <UNDEFINED> instruction: 0xf7fe920a
    86a4:	tstcs	pc, pc, ror #30	; <UNPREDICTABLE>
    86a8:	ldrtmi	r4, [r0], -r1, lsl #13
    86ac:			; <UNDEFINED> instruction: 0xff6af7fe
    86b0:	strmi	r2, [r2], pc, lsl #2
    86b4:			; <UNDEFINED> instruction: 0xf7fe4638
    86b8:	ldrbmi	pc, [fp], -r5, ror #30	; <UNPREDICTABLE>
    86bc:	bne	443f24 <fchmod@plt+0x442084>
    86c0:	strls	r9, [r5, -sl, lsl #20]
    86c4:	andhi	pc, r4, sp, asr #17
    86c8:			; <UNDEFINED> instruction: 0xf8cd9603
    86cc:			; <UNDEFINED> instruction: 0xf8cda008
    86d0:	strmi	r9, [r4], r0
    86d4:			; <UNDEFINED> instruction: 0xf8cd2001
    86d8:			; <UNDEFINED> instruction: 0xf7f9c010
    86dc:	strtmi	lr, [sl], -sl, lsl #22
    86e0:	ldrdeq	lr, [ip, -r4]
    86e4:	ldc2	7, cr15, [r2], #1016	; 0x3f8
    86e8:	strmi	r2, [r7], -r1, lsl #4
    86ec:	ldrdeq	lr, [lr, -r4]
    86f0:	stc2	7, cr15, [ip], #1016	; 0x3f8
    86f4:	movwcs	lr, #59860	; 0xe9d4
    86f8:	tsteq	r3, r2, asr sl
    86fc:			; <UNDEFINED> instruction: 0xf47f4605
    8700:			; <UNDEFINED> instruction: 0xf8ddaf5a
    8704:	smmlar	fp, r8, r0, r9
    8708:			; <UNDEFINED> instruction: 0xf83ef7fd
    870c:	strmi	r9, [r2], sp, lsl #22
    8710:			; <UNDEFINED> instruction: 0xf7f96818
    8714:	b	1443604 <fchmod@plt+0x1441764>
    8718:	tstle	r3, r1, lsl #6
    871c:	svceq	0x0003f1ba
    8720:	mrshi	pc, (UNDEF: 106)	; <UNPREDICTABLE>
    8724:	bmi	ff59072c <fchmod@plt+0xff58e88c>
    8728:	ldrbtmi	r4, [sl], #-3021	; 0xfffff433
    872c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8730:	ldrsbmi	r9, [sl], #-187	; 0xffffff45
    8734:	orrshi	pc, r1, r0, asr #32
    8738:	cfldr64vc	mvdx15, [sp, #-52]	; 0xffffffcc
    873c:	blhi	143a38 <fchmod@plt+0x141b98>
    8740:	svchi	0x00f0e8bd
    8744:	andcs	r9, r5, #9216	; 0x2400
    8748:	andcs	r4, r0, lr, asr #19
    874c:	ldrbtmi	r0, [r9], #-91	; 0xffffffa5
    8750:			; <UNDEFINED> instruction: 0xf7f9461d
    8754:	vstrcs.16	s28, [r8, #-348]	; 0xfffffea4	; <UNPREDICTABLE>
    8758:	svclt	0x0038462b
    875c:	cdp	3, 0, cr2, cr9, cr8, {0}
    8760:			; <UNDEFINED> instruction: 0x46013a10
    8764:			; <UNDEFINED> instruction: 0xf7f92001
    8768:			; <UNDEFINED> instruction: 0xf1baeac4
    876c:	vmax.f32	d0, d0, d3
    8770:	bmi	ff168d08 <fchmod@plt+0xff166e68>
    8774:	blmi	ff1507a4 <fchmod@plt+0xff14e904>
    8778:	mcr	4, 0, r4, cr8, cr10, {3}
    877c:	bls	3d2fc4 <fchmod@plt+0x3d1124>
    8780:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    8784:			; <UNDEFINED> instruction: 0xf7f9930b
    8788:	blls	383410 <fchmod@plt+0x381570>
    878c:	ldmdavs	r9, {r5, r9, sl, lr}
    8790:	stmdb	sl, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8794:	ldrbtmi	r4, [fp], #-3006	; 0xfffff442
    8798:	mcr	3, 0, r3, cr9, cr0, {1}
    879c:	mls	r1, r0, sl, r3
    87a0:	stmdals	r9, {r0, r1, r3, r8, sp}
    87a4:	mcr2	7, 7, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    87a8:	ldmibmi	sl!, {r0, r3, r8, r9, fp, ip, pc}
    87ac:	blvc	fea45be8 <fchmod@plt+0xfea43d48>
    87b0:	ldrbtmi	r9, [r9], #-2570	; 0xfffff5f6
    87b4:			; <UNDEFINED> instruction: 0xf8cd9703
    87b8:	strls	r9, [r1, #-8]
    87bc:			; <UNDEFINED> instruction: 0xf8cd2500
    87c0:	stmib	sp, {pc}^
    87c4:	ldrtmi	r0, [r3], -r4, lsl #6
    87c8:			; <UNDEFINED> instruction: 0xf7f92001
    87cc:	stmdavs	r3!, {r1, r4, r7, r9, fp, sp, lr, pc}
    87d0:	ldrdcs	pc, [r0], -fp
    87d4:			; <UNDEFINED> instruction: 0x6728e9d4
    87d8:	bne	feda2c40 <fchmod@plt+0xfeda0da0>
    87dc:			; <UNDEFINED> instruction: 0xf1674690
    87e0:			; <UNDEFINED> instruction: 0xf7f90700
    87e4:	strtmi	lr, [r9], -r8, asr #19
    87e8:	bne	d9a098 <fchmod@plt+0xd981f8>
    87ec:			; <UNDEFINED> instruction: 0xf1674640
    87f0:			; <UNDEFINED> instruction: 0xf7fe0700
    87f4:	andcs	pc, r1, #11008	; 0x2b00
    87f8:			; <UNDEFINED> instruction: 0x46034639
    87fc:			; <UNDEFINED> instruction: 0x461e4630
    8800:	stc2	7, cr15, [r4], #-1016	; 0xfffffc08
    8804:	ldmib	fp, {r0, r2, r9, sl, lr}^
    8808:			; <UNDEFINED> instruction: 0xf7fe0104
    880c:	andcs	pc, r2, #4352	; 0x1100
    8810:	ldc2	7, cr15, [ip], {254}	; 0xfe
    8814:	strmi	r2, [r7], -r6, lsl #2
    8818:			; <UNDEFINED> instruction: 0xf7fe4630
    881c:			; <UNDEFINED> instruction: 0x210ffeb3
    8820:	strtmi	r4, [r8], -r0, lsl #13
    8824:	mcr2	7, 5, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    8828:	strmi	r2, [r1], r7, lsl #2
    882c:			; <UNDEFINED> instruction: 0xf7fe4638
    8830:	ldmdbge	sl, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}^
    8834:	ldmdbge	r5, {r0, r1, r2, r8, ip, pc}^
    8838:	ldmibmi	r7, {r1, r8, ip, pc}
    883c:	bcc	fe4440a8 <fchmod@plt+0xfe442208>
    8840:	bcs	4440ac <fchmod@plt+0x44220c>
    8844:			; <UNDEFINED> instruction: 0x96014479
    8848:	stmib	sp, {r1, r2, r8, r9, sl, ip, pc}^
    884c:			; <UNDEFINED> instruction: 0xf8cd9503
    8850:	andls	r8, r5, r0
    8854:			; <UNDEFINED> instruction: 0xf7f92001
    8858:	blls	303190 <fchmod@plt+0x3012f0>
    885c:	ldmdavs	r9, {r1, r3, sp}
    8860:	b	fecc684c <fchmod@plt+0xfecc49ac>
    8864:	strtmi	r2, [r0], -r2, lsl #2
    8868:	stm	r6, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    886c:			; <UNDEFINED> instruction: 0xf47f2800
    8870:			; <UNDEFINED> instruction: 0xf1baaf55
    8874:	ldmdble	r1, {r0, r1, r8, r9, sl, fp}
    8878:	beq	fe4440e0 <fchmod@plt+0xfe442240>
    887c:	blls	3731d4 <fchmod@plt+0x371334>
    8880:			; <UNDEFINED> instruction: 0xf7fe4621
    8884:	stmdacs	r0, {r0, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    8888:	addshi	pc, r1, r0, asr #32
    888c:	beq	fe4440f4 <fchmod@plt+0xfe442254>
    8890:			; <UNDEFINED> instruction: 0xf7ff4621
    8894:	stmdacs	r0, {r0, r1, r2, r3, r7, r8, sl, fp, ip, sp, lr, pc}
    8898:	addhi	pc, r9, r0, asr #32
    889c:	ldrdeq	lr, [r4, -r4]
    88a0:			; <UNDEFINED> instruction: 0xf7fe2200
    88a4:	andcs	pc, r1, #216064	; 0x34c00
    88a8:	ldmib	r4, {r0, r1, r7, r9, sl, lr}^
    88ac:			; <UNDEFINED> instruction: 0xf7fe0120
    88b0:	andcs	pc, r2, #209920	; 0x33400
    88b4:	ldmib	r4, {r0, r1, r2, r9, sl, lr}^
    88b8:			; <UNDEFINED> instruction: 0xf7fe011c
    88bc:	andcs	pc, r3, #203776	; 0x31c00
    88c0:	ldmib	r4, {r0, r2, r9, sl, lr}^
    88c4:			; <UNDEFINED> instruction: 0xf7fe011e
    88c8:	smlabtcs	r6, r1, fp, pc	; <UNPREDICTABLE>
    88cc:	ldrbmi	r4, [r8], -r6, lsl #12
    88d0:	mrc2	7, 2, pc, cr8, cr14, {7}
    88d4:	strmi	r2, [r2], -r9, lsl #2
    88d8:	andls	r4, r9, #56, 12	; 0x3800000
    88dc:	mrc2	7, 2, pc, cr2, cr14, {7}
    88e0:	strmi	r2, [r0], pc, lsl #2
    88e4:			; <UNDEFINED> instruction: 0xf7fe4628
    88e8:	tstcs	pc, sp, asr #28	; <UNPREDICTABLE>
    88ec:	ldrtmi	r4, [r0], -r1, lsl #13
    88f0:	mcr2	7, 2, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    88f4:	mrc	6, 0, r4, cr8, cr11, {2}
    88f8:	bls	24f140 <fchmod@plt+0x24d2a0>
    88fc:	strls	r9, [r3, #-1541]	; 0xfffff9fb
    8900:			; <UNDEFINED> instruction: 0xf8cd9701
    8904:			; <UNDEFINED> instruction: 0xf8cd9008
    8908:	strmi	r8, [r4], r0
    890c:			; <UNDEFINED> instruction: 0xf8cd2001
    8910:			; <UNDEFINED> instruction: 0xf7f9c010
    8914:	ldmib	r4, {r1, r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}^
    8918:	andcs	r0, r0, #-2147483638	; 0x8000000a
    891c:	blx	fe5c691e <fchmod@plt+0xfe5c4a7e>
    8920:	strmi	r2, [r6], -r1, lsl #4
    8924:	ldrdeq	lr, [r6, -r4]!
    8928:	blx	fe44692a <fchmod@plt+0xfe444a8a>
    892c:			; <UNDEFINED> instruction: 0x2326e9d4
    8930:	tsteq	r3, r2, asr sl
    8934:	eorsle	r4, ip, r5, lsl #12
    8938:	ldrdeq	lr, [sl, -r4]!
    893c:			; <UNDEFINED> instruction: 0xf848f7ff
    8940:	stmdavs	r1!, {r0, r1, r2, r9, sl, lr}
    8944:	stceq	0, cr15, [ip], {79}	; 0x4f
    8948:	andcs	r4, r5, #84, 22	; 0x15000
    894c:	stmdbvs	r9, {sp}
    8950:	blx	319b46 <fchmod@plt+0x317ca6>
    8954:			; <UNDEFINED> instruction: 0xf7f93101
    8958:	smlatbcs	pc, ip, r8, lr	; <UNPREDICTABLE>
    895c:	ldrtmi	r4, [r0], -r3, lsl #12
    8960:			; <UNDEFINED> instruction: 0xf7fe9309
    8964:	tstcs	pc, pc, lsl #28	; <UNPREDICTABLE>
    8968:	strtmi	r4, [r8], -r3, lsl #12
    896c:			; <UNDEFINED> instruction: 0xf7fe930a
    8970:	tstcs	r5, r9, lsl #28	; <UNPREDICTABLE>
    8974:	ldrtmi	r4, [r8], -r0, lsl #13
    8978:	mcr2	7, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    897c:	svceq	0x0003f1ba
    8980:			; <UNDEFINED> instruction: 0xf63f4681
    8984:	stmdals	r9, {r0, r2, r3, r8, r9, sl, fp, sp, pc}
    8988:			; <UNDEFINED> instruction: 0xf7fe2101
    898c:	blls	288180 <fchmod@plt+0x2862e0>
    8990:	bls	29aea4 <fchmod@plt+0x299004>
    8994:	ldrbtmi	r9, [r9], #-773	; 0xfffffcfb
    8998:	smladxls	r3, r3, r6, r4
    899c:	stmdbpl	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    89a0:	andhi	pc, r0, sp, asr #17
    89a4:	andcs	r9, r1, r4
    89a8:	stmib	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    89ac:	andcs	lr, r1, r5, asr r7
    89b0:	svcmi	0x003ce6b9
    89b4:			; <UNDEFINED> instruction: 0xe7c4447f
    89b8:	andcs	r4, r5, #966656	; 0xec000
    89bc:	ldrbtmi	r2, [r9], #-0
    89c0:	ldmda	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    89c4:	strmi	r9, [r4], -sp, lsl #26
    89c8:	ldrdeq	lr, [r4, -r5]
    89cc:	blx	c469ce <fchmod@plt+0xc44b2e>
    89d0:			; <UNDEFINED> instruction: 0xf7fe2200
    89d4:			; <UNDEFINED> instruction: 0x4621fb3b
    89d8:	andcs	r4, r1, r2, lsl #12
    89dc:	stmib	r8, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    89e0:	andcs	r4, r5, #819200	; 0xc8000
    89e4:	ldrbtmi	r2, [r9], #-0
    89e8:	stmda	r2!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    89ec:	strmi	r7, [r4], -fp, lsr #28
    89f0:	stmdbmi	pc!, {r0, r1, r3, r4, r6, r7, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    89f4:	ldrmi	r2, [r8], -r5, lsl #4
    89f8:			; <UNDEFINED> instruction: 0xf7f94479
    89fc:			; <UNDEFINED> instruction: 0x4602e85a
    8a00:	andcs	r4, r1, r1, lsr #12
    8a04:	ldmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8a08:	andcs	r4, r5, #688128	; 0xa8000
    8a0c:	ldrbtmi	r2, [r9], #-0
    8a10:	stmda	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8a14:	andls	r9, r9, sp, lsl #22
    8a18:			; <UNDEFINED> instruction: 0xf7fe69d8
    8a1c:	stmdbls	r9, {r0, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    8a20:	andcs	r4, r1, r2, lsl #12
    8a24:	stmdb	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8a28:	stmdbmi	r3!, {r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    8a2c:	andcs	r2, r0, r5, lsl #4
    8a30:			; <UNDEFINED> instruction: 0xf7f94479
    8a34:			; <UNDEFINED> instruction: 0x4602e83e
    8a38:	stmdbmi	r0!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    8a3c:	andcs	r2, r0, r5, lsl #4
    8a40:			; <UNDEFINED> instruction: 0xf7f94479
    8a44:	mrc	8, 0, lr, cr9, cr6, {1}
    8a48:	blmi	753290 <fchmod@plt+0x7513f0>
    8a4c:	bcc	219c40 <fchmod@plt+0x217da0>
    8a50:	andcs	r4, r1, r1, lsl #12
    8a54:	stmdb	ip, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8a58:			; <UNDEFINED> instruction: 0xf7f9e68b
    8a5c:	svclt	0x0000e83c
    8a60:	andeq	r0, r0, r0, ror #3
    8a64:	andeq	r5, r1, r8, lsr #17
    8a68:	muleq	r1, r6, r8
    8a6c:	andeq	r3, r0, sl, ror #29
    8a70:	andeq	r3, r0, ip, asr pc
    8a74:	andeq	r3, r0, r0, lsr sp
    8a78:	andeq	r4, r0, r4, lsl #5
    8a7c:	andeq	r3, r0, r8, asr #29
    8a80:	andeq	r5, r1, sl, lsl #13
    8a84:	andeq	r3, r0, lr, asr #27
    8a88:	andeq	r3, r0, r4, ror sp
    8a8c:	andeq	r0, r0, r4, lsr #4
    8a90:	andeq	r9, r1, r6, ror #30
    8a94:	andeq	r3, r0, r6, lsl #29
    8a98:	andeq	r3, r0, r8, lsl #28
    8a9c:	andeq	r3, r0, r4, ror #29
    8aa0:	andeq	r3, r0, r2, lsr #25
    8aa4:	andeq	r3, r0, r0, lsr #18
    8aa8:	andeq	r3, r0, r6, lsl ip
    8aac:	andeq	r3, r0, lr, lsl #24
    8ab0:	andeq	r3, r0, ip, lsl ip
    8ab4:	andeq	r3, r0, sl, lsl #24
    8ab8:	andeq	r3, r0, r0, ror #23
    8abc:	andeq	r3, r0, ip, asr #22
    8ac0:	strdeq	r1, [r0], -r8
    8ac4:	push	{r0, r2, r3, r4, r6, r8, r9, fp, lr}
    8ac8:			; <UNDEFINED> instruction: 0x468a4ff0
    8acc:	ldrbtmi	r4, [fp], #-2396	; 0xfffff6a4
    8ad0:	pkhtbmi	r4, r0, ip, asr #20
    8ad4:			; <UNDEFINED> instruction: 0xf8934479
    8ad8:	vshr.s64	d0, d17, #19
    8adc:	stmpl	sl, {r2, r4, r6, r8, sl, fp, lr}
    8ae0:			; <UNDEFINED> instruction: 0xf8cd6812
    8ae4:			; <UNDEFINED> instruction: 0xf04f244c
    8ae8:	stmdacs	r0, {r9}
    8aec:	addshi	pc, r8, r0
    8af0:	ldrdeq	pc, [r0], -r8
    8af4:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
    8af8:	stmdb	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8afc:	ldrmi	r2, [r6], -r0, lsl #4
    8b00:	strbmi	r4, [r8], -r1, lsl #12
    8b04:	stc2l	7, cr15, [ip, #-1016]!	; 0xfffffc08
    8b08:	ldrdeq	pc, [r0], -r8
    8b0c:	svc	0x0052f7f8
    8b10:			; <UNDEFINED> instruction: 0xf7fe4632
    8b14:			; <UNDEFINED> instruction: 0x4607fa9b
    8b18:	ldrdeq	pc, [r0], -r8
    8b1c:	ldmib	r4!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8b20:			; <UNDEFINED> instruction: 0xf7fe2201
    8b24:			; <UNDEFINED> instruction: 0x4604fa93
    8b28:	ldrdeq	pc, [r0], -r8
    8b2c:	svc	0x00c6f7f8
    8b30:	movwcs	r4, #9778	; 0x2632
    8b34:	movwls	r9, #5632	; 0x1600
    8b38:			; <UNDEFINED> instruction: 0xf7fe2304
    8b3c:			; <UNDEFINED> instruction: 0x4605fafd
    8b40:	ldrdeq	pc, [r0], -r8
    8b44:	ldmdb	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8b48:	movwcs	r4, #13874	; 0x3632
    8b4c:	movwls	r9, #5632	; 0x1600
    8b50:			; <UNDEFINED> instruction: 0xf7fe2304
    8b54:			; <UNDEFINED> instruction: 0xf8d8faf1
    8b58:	strmi	r8, [r6], -r0
    8b5c:			; <UNDEFINED> instruction: 0xf7f94640
    8b60:	strmi	lr, [r2], -lr, lsr #18
    8b64:	b	149a398 <fchmod@plt+0x14984f8>
    8b68:	stmib	sp, {r0, r1, r8}^
    8b6c:	subsle	r2, r3, ip, lsl #6
    8b70:			; <UNDEFINED> instruction: 0xf7f84640
    8b74:	ldmib	sp, {r2, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
    8b78:			; <UNDEFINED> instruction: 0xf7fe230c
    8b7c:	strmi	pc, [r0], r9, lsr #30
    8b80:	ldrdcc	pc, [r0], -sl
    8b84:	ldrtmi	r2, [r8], -r5, lsl #2
    8b88:			; <UNDEFINED> instruction: 0xf7fe9311
    8b8c:	strdcs	pc, [r7, -fp]
    8b90:	strtmi	r4, [r0], -r2, lsl #12
    8b94:			; <UNDEFINED> instruction: 0xf7fe9210
    8b98:	strdcs	pc, [fp, -r5]
    8b9c:	strtmi	r4, [r8], -r4, lsl #13
    8ba0:	eorsgt	pc, r0, sp, asr #17
    8ba4:	stc2l	7, cr15, [lr], #1016	; 0x3f8
    8ba8:	strmi	r2, [r4], fp, lsl #2
    8bac:			; <UNDEFINED> instruction: 0xf8cd4630
    8bb0:			; <UNDEFINED> instruction: 0xf7fec03c
    8bb4:	smlattcs	r5, r7, ip, pc	; <UNPREDICTABLE>
    8bb8:	strbmi	r4, [r0], -r2, lsl #13
    8bbc:	stc2l	7, cr15, [r2], #1016	; 0x3f8
    8bc0:	strmi	r2, [r3], r7, lsl #2
    8bc4:			; <UNDEFINED> instruction: 0xf7fe4648
    8bc8:	blls	487f44 <fchmod@plt+0x4860a4>
    8bcc:			; <UNDEFINED> instruction: 0xf8cd9a10
    8bd0:	movwls	fp, #40984	; 0xa018
    8bd4:	svcls	0x000f463b
    8bd8:	andsge	pc, r0, sp, asr #17
    8bdc:	andshi	pc, ip, sp, asr #17
    8be0:	svcls	0x000c9702
    8be4:	strls	r9, [r3, #-1541]	; 0xfffff9fb
    8be8:	strls	r9, [r1], #-1792	; 0xfffff900
    8bec:	stmib	sp, {r0, r9, sl, lr}^
    8bf0:	ldmdbmi	r5, {r3, r8, fp, ip}
    8bf4:	ldrbtmi	r2, [r9], #-1
    8bf8:	ldmda	sl!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8bfc:	blmi	45b450 <fchmod@plt+0x4595b0>
    8c00:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8c04:			; <UNDEFINED> instruction: 0xf8dd681a
    8c08:	subsmi	r3, sl, ip, asr #8
    8c0c:	andcs	sp, r0, r3, lsl r1
    8c10:	lfmmi	f7, 3, [r4, #-52]	; 0xffffffcc
    8c14:	svchi	0x00f0e8bd
    8c18:	ldrsbthi	pc, [r4], -pc	; <UNPREDICTABLE>
    8c1c:			; <UNDEFINED> instruction: 0xe7af44f8
    8c20:			; <UNDEFINED> instruction: 0xf8832101
    8c24:	stmdbmi	fp, {r0, r4, r5, r7, ip}
    8c28:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8c2c:	svc	0x0040f7f8
    8c30:	svc	0x00c4f7f8
    8c34:			; <UNDEFINED> instruction: 0xf7f8e75c
    8c38:	svclt	0x0000ef4e
    8c3c:	andeq	r9, r1, lr, lsr #24
    8c40:	andeq	r5, r1, r0, ror #5
    8c44:	andeq	r0, r0, r0, ror #3
    8c48:			; <UNDEFINED> instruction: 0x00003aba
    8c4c:			; <UNDEFINED> instruction: 0x000151b4
    8c50:			; <UNDEFINED> instruction: 0x000036b8
    8c54:	andeq	r3, r0, r2, asr #20
    8c58:	svcmi	0x00f0e92d
    8c5c:	stc	6, cr4, [sp, #-16]!
    8c60:	strmi	r8, [lr], -r2, lsl #22
    8c64:	bmi	fefdc364 <fchmod@plt+0xfefda4c4>
    8c68:	mcr	4, 0, r4, cr8, cr13, {3}
    8c6c:	vshll.s32	<illegal reg q0.5>, d0, #13
    8c70:			; <UNDEFINED> instruction: 0xf8df7d9c
    8c74:			; <UNDEFINED> instruction: 0xf50db2f4
    8c78:	andsls	r7, r7, r5, ror #20
    8c7c:	stmiapl	sl!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    8c80:	ldmdavs	r2, {fp, sp, lr}
    8c84:	ldrcs	pc, [r4, sp, asr #17]
    8c88:	andeq	pc, r0, #79	; 0x4f
    8c8c:	stm	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8c90:	strmi	r2, [r1], -r0, lsl #4
    8c94:			; <UNDEFINED> instruction: 0xf7fe4650
    8c98:	ldmibmi	r4!, {r0, r1, r5, r7, sl, fp, ip, sp, lr, pc}
    8c9c:	andcs	r6, r1, r2, lsr r8
    8ca0:			; <UNDEFINED> instruction: 0xf7f94479
    8ca4:	stmdavs	r4!, {r1, r2, r5, fp, sp, lr, pc}
    8ca8:			; <UNDEFINED> instruction: 0xf7f84620
    8cac:	strmi	lr, [r1], r4, lsl #29
    8cb0:	strmi	r4, [r8], r0, lsr #12
    8cb4:	stmia	r8!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8cb8:	strtmi	r4, [r0], -r7, lsl #12
    8cbc:	tstls	r0, lr, lsl #14
    8cc0:	mrc	7, 7, APSR_nzcv, cr12, cr8, {7}
    8cc4:	strtmi	r4, [r0], -r5, lsl #12
    8cc8:			; <UNDEFINED> instruction: 0xf7f9460c
    8ccc:			; <UNDEFINED> instruction: 0x4606e878
    8cd0:	b	159a514 <fchmod@plt+0x1598674>
    8cd4:			; <UNDEFINED> instruction: 0xf0000307
    8cd8:			; <UNDEFINED> instruction: 0x4602813b
    8cdc:	strtmi	r4, [r8], -fp, lsl #12
    8ce0:			; <UNDEFINED> instruction: 0xf7fe4621
    8ce4:	stmdbls	lr, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    8ce8:	ldmib	r3, {r0, r1, r2, r4, r8, r9, fp, ip, pc}^
    8cec:	tstls	r0, r2, lsl #6
    8cf0:	stmib	sp, {r4, r8, fp, ip, pc}^
    8cf4:	strbmi	r2, [sl], -r8, lsl #6
    8cf8:	andls	r4, r6, r3, asr #12
    8cfc:	andcs	r9, r1, r1, lsl #2
    8d00:			; <UNDEFINED> instruction: 0xf8cd499b
    8d04:	ldrbtmi	sl, [r9], #-28	; 0xffffffe4
    8d08:	strvs	lr, [r4, -sp, asr #19]
    8d0c:	strpl	lr, [r2], #-2509	; 0xfffff633
    8d10:	svc	0x00eef7f8
    8d14:	ldc2	7, cr15, [r8, #-1008]!	; 0xfffffc10
    8d18:	ldmdble	sp, {r1, fp, sp}^
    8d1c:			; <UNDEFINED> instruction: 0xf10d9b17
    8d20:	vldmiami	r4, {s0-s103}
    8d24:	ldmdavs	r9, {r4, r6, r9, sl, lr}
    8d28:	blmi	fe4d9f20 <fchmod@plt+0xfe4d8080>
    8d2c:	tstls	r8, #2063597568	; 0x7b000000
    8d30:	mrc	7, 1, APSR_nzcv, cr10, cr8, {7}
    8d34:			; <UNDEFINED> instruction: 0xf8cd4b91
    8d38:	strtmi	fp, [r3], r4, rrx
    8d3c:	tstls	r6, #2063597568	; 0x7b000000
    8d40:	strtmi	lr, [r2], -ip, lsr #32
    8d44:	ldrtmi	r4, [r0], -fp, lsr #12
    8d48:			; <UNDEFINED> instruction: 0xf7fe4639
    8d4c:	andsls	pc, r4, r1, asr #28
    8d50:			; <UNDEFINED> instruction: 0x0110e9da
    8d54:	stceq	0, cr15, [ip], {79}	; 0x4f
    8d58:	strbmi	r4, [fp], -r2, asr #12
    8d5c:	smlabteq	ip, sp, r9, lr
    8d60:			; <UNDEFINED> instruction: 0xf8da4659
    8d64:			; <UNDEFINED> instruction: 0xf8d00000
    8d68:	stmib	sp, {r4, sp, lr, pc}^
    8d6c:	stmib	sp, {r3, r8, sl, lr}^
    8d70:	ldcls	7, cr6, [r6], {6}
    8d74:			; <UNDEFINED> instruction: 0x5612e9dd
    8d78:	blx	32edd2 <fchmod@plt+0x32cf32>
    8d7c:	stmib	sp, {r1, r2, r3, sl, lr}^
    8d80:	ldmib	sp, {r2, r9, sl, ip, lr}^
    8d84:	andls	r5, sl, r0, lsl r6
    8d88:	stmib	sp, {r0, sp}^
    8d8c:	ldmib	sp, {r1, r9, sl, ip, lr}^
    8d90:	strls	r5, [fp], #-1550	; 0xfffff9f2
    8d94:	strpl	lr, [r0], -sp, asr #19
    8d98:	svc	0x00aaf7f8
    8d9c:	ldrbmi	r2, [r0], -r1, lsl #2
    8da0:	stcl	7, cr15, [sl, #992]!	; 0x3e0
    8da4:	cmple	r0, r0, lsl #16
    8da8:	movwcs	lr, #27098	; 0x69da
    8dac:	strmi	lr, [lr, #-2522]	; 0xfffff626
    8db0:	stmdbhi	r4, {r1, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    8db4:	movwcs	lr, #59853	; 0xe9cd
    8db8:	movwcs	lr, #35290	; 0x89da
    8dbc:			; <UNDEFINED> instruction: 0x670ce9da
    8dc0:	tstcs	r0, #3358720	; 0x334000
    8dc4:	movwcs	lr, #43482	; 0xa9da
    8dc8:	tstcs	r2, #3358720	; 0x334000
    8dcc:	movweq	lr, #23124	; 0x5a54
    8dd0:	blls	63d4b4 <fchmod@plt+0x63b614>
    8dd4:			; <UNDEFINED> instruction: 0xe7bb9314
    8dd8:	ldc2l	7, cr15, [r6], {252}	; 0xfc
    8ddc:	svclt	0x00982803
    8de0:	ldmdble	r2, {sp}
    8de4:	vmovvc.32	r9, d9[0]
    8de8:	movwcs	lr, #18899	; 0x49d3
    8dec:			; <UNDEFINED> instruction: 0xf0402900
    8df0:	stmdbmi	r3!, {r1, r4, r5, r7, pc}^
    8df4:	ldmdals	r7, {r0, r3, r4, r5, r6, sl, lr}
    8df8:	andcs	r6, r1, r4, asr #19
    8dfc:	stmdbmi	r1!, {r8, ip, pc}^
    8e00:	ldrbtmi	r9, [r9], #-1025	; 0xfffffbff
    8e04:	svc	0x0074f7f8
    8e08:	bmi	17d0e10 <fchmod@plt+0x17cef70>
    8e0c:	ldrbtmi	r4, [sl], #-2901	; 0xfffff4ab
    8e10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8e14:			; <UNDEFINED> instruction: 0x3794f8dd
    8e18:			; <UNDEFINED> instruction: 0xf040405a
    8e1c:	vqadd.s8	d8, d29, d15
    8e20:	ldc	13, cr7, [sp], #624	; 0x270
    8e24:	pop	{r1, r8, r9, fp, pc}
    8e28:	blmi	162cdf0 <fchmod@plt+0x162af50>
    8e2c:			; <UNDEFINED> instruction: 0xf8dd4650
    8e30:	ldrbtmi	fp, [fp], #-100	; 0xffffff9c
    8e34:			; <UNDEFINED> instruction: 0xf7f89318
    8e38:	blmi	15846c8 <fchmod@plt+0x1582828>
    8e3c:	teqcc	r0, #2063597568	; 0x7b000000
    8e40:	bcc	fe444668 <fchmod@plt+0xfe4427c8>
    8e44:			; <UNDEFINED> instruction: 0x4622e039
    8e48:	ldrtmi	r4, [r0], -fp, lsr #12
    8e4c:			; <UNDEFINED> instruction: 0xf7fe4639
    8e50:			; <UNDEFINED> instruction: 0xf8dafdbf
    8e54:			; <UNDEFINED> instruction: 0xf04f1000
    8e58:	blmi	138be90 <fchmod@plt+0x1389ff0>
    8e5c:			; <UNDEFINED> instruction: 0xf8d14642
    8e60:	ldrbtmi	lr, [fp], #-16
    8e64:	strmi	lr, [sl, #-2509]	; 0xfffff633
    8e68:			; <UNDEFINED> instruction: 0x464b9316
    8e6c:	ldrmi	lr, [r4, #-2525]	; 0xfffff623
    8e70:	andls	r9, ip, r6, lsl r9
    8e74:	stmib	sp, {r0, sp}^
    8e78:	ldmib	sp, {r1, r2, r8, sl, lr}^
    8e7c:	blx	31a2ce <fchmod@plt+0x31842e>
    8e80:	stmib	sp, {r1, r2, r3, r8, ip}^
    8e84:	stmib	sp, {r3, r8, r9, sl, sp, lr}^
    8e88:	ldmib	sp, {r2, r8, sl, lr}^
    8e8c:	stmib	sp, {r4, r8, sl, lr}^
    8e90:	ldmib	sp, {r1, r8, sl, lr}^
    8e94:	tstls	sp, lr, lsl #10
    8e98:	stmib	sp, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
    8e9c:	ldrbtmi	r4, [r9], #-1280	; 0xfffffb00
    8ea0:	svc	0x0026f7f8
    8ea4:	ldc2l	7, cr15, [r0], #-1008	; 0xfffffc10
    8ea8:	ldmdale	ip!, {r0, r1, fp, sp}
    8eac:	andcs	r4, sl, fp, lsr fp
    8eb0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
    8eb4:			; <UNDEFINED> instruction: 0xf7f86819
    8eb8:	smlabbcs	r2, r8, pc, lr	; <UNPREDICTABLE>
    8ebc:			; <UNDEFINED> instruction: 0xf7f84650
    8ec0:	stmdacs	r0, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}
    8ec4:			; <UNDEFINED> instruction: 0xf7fcd188
    8ec8:	stmdacs	r3, {r0, r1, r2, r3, r4, r6, sl, fp, ip, sp, lr, pc}
    8ecc:	ldmib	sl, {r1, r3, r4, fp, ip, lr, pc}^
    8ed0:	ldmib	sl, {r5, r8, r9, sp}^
    8ed4:	ldmib	sl, {r1, r2, r5, r8, sl, lr}^
    8ed8:	stmib	sp, {r2, r8, fp, pc}^
    8edc:	ldmib	sl, {r1, r2, r3, r8, r9, sp}^
    8ee0:	ldmib	sl, {r1, r3, r4, r8, r9, sp}^
    8ee4:	stmib	sp, {r1, r3, r5, r8, r9, sl, sp, lr}^
    8ee8:	ldmib	sl, {r4, r8, r9, sp}^
    8eec:	stmib	sp, {r2, r3, r4, r8, r9, sp}^
    8ef0:	ldmib	sl, {r1, r4, r8, r9, sp}^
    8ef4:	stmib	sp, {r1, r2, r3, r4, r8, r9, sp}^
    8ef8:	b	1511b50 <fchmod@plt+0x150fcb0>
    8efc:			; <UNDEFINED> instruction: 0xd1a20305
    8f00:			; <UNDEFINED> instruction: 0xe7a69818
    8f04:	beq	44476c <fchmod@plt+0x4428cc>
    8f08:	blls	5f3888 <fchmod@plt+0x5f19e8>
    8f0c:			; <UNDEFINED> instruction: 0xf7fe4651
    8f10:	ldmdblt	r0!, {r0, r1, r2, r3, r4, sl, fp, ip, sp, lr, pc}
    8f14:	beq	44477c <fchmod@plt+0x4428dc>
    8f18:			; <UNDEFINED> instruction: 0xf7ff4651
    8f1c:	stmdacs	r0, {r0, r1, r3, r6, r9, fp, ip, sp, lr, pc}
    8f20:	ldrdcs	sp, [r1], -r5
    8f24:	ldmib	sp, {r0, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    8f28:	ldmdbge	pc, {r1, r5, r6, r8, r9, sl, sp, lr}^	; <UNPREDICTABLE>
    8f2c:	strbmi	lr, [r0, #-2525]!	; 0xfffff623
    8f30:	tstls	r0, r4, ror #20
    8f34:	ldmdbmi	sl, {r0, sp}
    8f38:	blls	17ad758 <fchmod@plt+0x17ab8b8>
    8f3c:	mrc	4, 0, r4, cr8, cr9, {3}
    8f40:	stmib	sp, {r4, r7, r9, fp, sp}^
    8f44:	stmib	sp, {r2, r8, r9, sl, sp, lr}^
    8f48:			; <UNDEFINED> instruction: 0xf7f84502
    8f4c:	sbfx	lr, r2, #29, #14
    8f50:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
    8f54:	ldmdbmi	r4, {r0, r1, r2, r6, r7, r9, sl, sp, lr, pc}
    8f58:	smlsldx	r4, ip, r9, r4
    8f5c:	ldc	7, cr15, [sl, #992]!	; 0x3e0
    8f60:	andeq	r5, r1, ip, asr #2
    8f64:	andeq	r0, r0, r0, ror #3
    8f68:	andeq	r5, r1, r8, lsr r1
    8f6c:	andeq	r3, r0, r4, lsr sl
    8f70:	ldrdeq	r3, [r0], -sl
    8f74:	andeq	r3, r0, r0, ror #19
    8f78:	andeq	r3, r0, r8, lsr #11
    8f7c:	strdeq	r3, [r0], -r8
    8f80:	strdeq	r3, [r0], -r0
    8f84:	andeq	r3, r0, r2, lsl #19
    8f88:	andeq	r4, r1, r6, lsr #31
    8f8c:	andeq	r3, r0, r2, lsr #9
    8f90:	andeq	r9, r1, r0, asr #17
    8f94:	ldrdeq	r3, [r0], -r2
    8f98:	muleq	r0, lr, r8
    8f9c:	andeq	r0, r0, r4, lsr #4
    8fa0:	andeq	r3, r0, r0, lsr r8
    8fa4:	andeq	r3, r0, r2, lsl #7
    8fa8:	andeq	r3, r0, r8, lsl #7
    8fac:	cmnmi	r0, #737280	; 0xb4000
    8fb0:	cdpmi	0, 4, cr11, cr13, cr10, {4}
    8fb4:	ldrbtmi	r4, [lr], #-2893	; 0xfffff4b3
    8fb8:	ldmdavc	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    8fbc:	vstrmi.16	s23, [ip, #-312]	; 0xfffffec8	; <UNPREDICTABLE>
    8fc0:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    8fc4:	blcs	11bcc <fchmod@plt+0xfd2c>
    8fc8:	bcs	b8bf0 <fchmod@plt+0xb6d50>
    8fcc:	andlt	sp, sl, r2, lsl #4
    8fd0:	cmnhi	r0, #12386304	; 0xbd0000
    8fd4:	blx	ff646fce <fchmod@plt+0xff64512e>
    8fd8:	stmdale	r9, {r1, fp, sp}
    8fdc:	pop	{r1, r3, ip, sp, pc}
    8fe0:			; <UNDEFINED> instruction: 0xf7fe4370
    8fe4:	mullt	sl, fp, lr
    8fe8:	cmnmi	r0, #12386304	; 0xbd0000
    8fec:	ldclt	7, cr15, [r2, #-1016]!	; 0xfffffc08
    8ff0:	andcs	r4, sl, r0, asr #22
    8ff4:	ldmdavs	r9, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    8ff8:	mcr	7, 7, pc, cr6, cr8, {7}	; <UNPREDICTABLE>
    8ffc:	andcs	r4, r5, #1015808	; 0xf8000
    9000:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9004:	ldcl	7, cr15, [r4, #-992]	; 0xfffffc20
    9008:	ldcl	7, cr15, [r8, #992]	; 0x3e0
    900c:	andcs	r4, r5, #966656	; 0xec000
    9010:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    9014:	stcl	7, cr15, [ip, #-992]	; 0xfffffc20
    9018:	strmi	r4, [r6], -r2, lsr #12
    901c:	ldrdeq	lr, [r0, -r5]
    9020:			; <UNDEFINED> instruction: 0xf814f7fe
    9024:			; <UNDEFINED> instruction: 0x46024631
    9028:			; <UNDEFINED> instruction: 0xf7f82001
    902c:	ldmib	r5, {r1, r5, r6, r9, sl, fp, sp, lr, pc}^
    9030:	ldmib	r5, {r1, r3, r8, r9, sp}^
    9034:	blvs	feb8945c <fchmod@plt+0xfeb875bc>
    9038:	movwcs	lr, #27085	; 0x69cd
    903c:	stmdbhi	r6, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    9040:	ldmib	r5, {r2, r9, sl, ip, pc}^
    9044:	stmib	sp, {r2, r8, r9, sp}^
    9048:	ldmib	r5, {r1, r8}^
    904c:	stmib	sp, {r1, r8}^
    9050:			; <UNDEFINED> instruction: 0xf7fe8900
    9054:			; <UNDEFINED> instruction: 0xf7fcfd93
    9058:	stmdacs	r3, {r0, r1, r2, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    905c:	stmdbmi	r8!, {r0, r1, r2, r4, r5, r7, r8, fp, ip, lr, pc}
    9060:	strtmi	r2, [r0], -r5, lsl #4
    9064:			; <UNDEFINED> instruction: 0xf7f84479
    9068:	strmi	lr, [r6], -r4, lsr #26
    906c:	ldrdeq	lr, [ip, -r5]
    9070:			; <UNDEFINED> instruction: 0xffdef7fd
    9074:			; <UNDEFINED> instruction: 0xf7fd4622
    9078:	ldrtmi	pc, [r1], -r9, ror #31	; <UNPREDICTABLE>
    907c:	andcs	r4, r1, r2, lsl #12
    9080:	mrc	7, 1, APSR_nzcv, cr6, cr8, {7}
    9084:	andcs	r4, r5, #507904	; 0x7c000
    9088:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    908c:	ldc	7, cr15, [r0, #-992]	; 0xfffffc20
    9090:	umaalcc	pc, r0, r5, r8	; <UNPREDICTABLE>
    9094:	mvnslt	r4, r5, lsl #12
    9098:	andcs	r4, r5, #442368	; 0x6c000
    909c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    90a0:	stc	7, cr15, [r6, #-992]	; 0xfffffc20
    90a4:	strtmi	r4, [r9], -r2, lsl #12
    90a8:			; <UNDEFINED> instruction: 0xf7f82001
    90ac:	ldmdbmi	r7, {r1, r5, r9, sl, fp, sp, lr, pc}
    90b0:	andcs	r2, r0, r5, lsl #4
    90b4:			; <UNDEFINED> instruction: 0xf7f84479
    90b8:	blmi	5844b0 <fchmod@plt+0x582610>
    90bc:	andls	r4, r9, fp, ror r4
    90c0:			; <UNDEFINED> instruction: 0xf7fe6bd8
    90c4:	stmdbls	r9, {r0, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    90c8:	andcs	r4, r1, r2, lsl #12
    90cc:	pop	{r1, r3, ip, sp, pc}
    90d0:			; <UNDEFINED> instruction: 0xf7f84370
    90d4:	stmdbmi	pc, {r0, r1, r3, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
    90d8:	ldrmi	r2, [r8], -r5, lsl #4
    90dc:			; <UNDEFINED> instruction: 0xf7f84479
    90e0:	strmi	lr, [r2], -r8, ror #25
    90e4:	svclt	0x0000e7df
    90e8:	strdeq	r4, [r1], -lr
    90ec:	ldrdeq	r0, [r0], -r8
    90f0:	andeq	r5, r1, r4, ror #1
    90f4:	andeq	r0, r0, r4, lsr #4
    90f8:	muleq	r0, r6, r7
    90fc:	andeq	r3, r0, lr, lsl #15
    9100:	andeq	r3, r0, r0, ror r5
    9104:	andeq	r3, r0, sl, ror #10
    9108:	andeq	r3, r0, r2, ror r5
    910c:	andeq	r3, r0, r4, ror #10
    9110:	andeq	r4, r1, r8, ror #31
    9114:	andeq	r3, r0, r8, lsr r5
    9118:	blmi	1a9bac4 <fchmod@plt+0x1a99c24>
    911c:	push	{r1, r3, r4, r5, r6, sl, lr}
    9120:	strdlt	r4, [fp], r0
    9124:	mcrmi	8, 3, r5, cr8, cr3, {6}
    9128:	movwls	r6, #38939	; 0x981b
    912c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9130:	ldrbtmi	r4, [lr], #-2918	; 0xfffff49a
    9134:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    9138:	vqdmulh.s<illegal width 8>	d2, d0, d1
    913c:			; <UNDEFINED> instruction: 0x460480b8
    9140:	blx	c4713a <fchmod@plt+0xc4529a>
    9144:	ldmpl	r3!, {r1, r5, r6, r8, r9, fp, lr}^
    9148:	umaalle	r4, r5, ip, r2
    914c:	strcs	r4, [r0, #-2657]	; 0xfffff59f
    9150:	strtmi	r4, [r0], -r1, ror #22
    9154:	ldmpl	r2!, {r0, r8, sp}
    9158:	ldmpl	r3!, {r0, r2, r4, ip, sp, lr}^
    915c:			; <UNDEFINED> instruction: 0xf7fa7019
    9160:			; <UNDEFINED> instruction: 0x4607feff
    9164:	ldfmip	f3, [sp], {160}	; 0xa0
    9168:	strbtmi	r4, [r8], sp, ror #12
    916c:	strbcc	r4, [r0], #1148	; 0x47c
    9170:	strgt	ip, [pc, #-3087]	; 8569 <fchmod@plt+0x66c9>
    9174:	muleq	pc, r4, r8	; <UNPREDICTABLE>
    9178:	andeq	lr, pc, r5, lsl #17
    917c:	strbmi	sl, [r0], -r2, lsl #18
    9180:			; <UNDEFINED> instruction: 0xf7fe463a
    9184:	cmnlt	r8, r1, ror lr	; <UNPREDICTABLE>
    9188:	tstcs	r0, r8, lsr r6
    918c:			; <UNDEFINED> instruction: 0xf988f7fb
    9190:	blmi	131bae4 <fchmod@plt+0x1319c44>
    9194:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9198:	blls	263208 <fchmod@plt+0x261368>
    919c:			; <UNDEFINED> instruction: 0xf040405a
    91a0:	andlt	r8, fp, r4, lsl #1
    91a4:	mvnshi	lr, #12386304	; 0xbd0000
    91a8:	ldmpl	r3!, {r1, r2, r3, r6, r8, r9, fp, lr}^
    91ac:	ldmdblt	r3!, {r0, r1, r3, r4, fp, ip, sp, lr}^
    91b0:	blx	ffac71a8 <fchmod@plt+0xffac5308>
    91b4:	stmdacs	r2, {r0, r3, r4, r5, r9, sl, lr}
    91b8:	ldmdale	r3!, {r6, r9, sl, lr}^
    91bc:	stc2	7, cr15, [r2], {255}	; 0xff
    91c0:	orrslt	r9, r0, r0, lsl #26
    91c4:	tstcs	r0, r8, lsr #12
    91c8:	stcl	7, cr15, [r8, #-992]	; 0xfffffc20
    91cc:			; <UNDEFINED> instruction: 0x4640e7dc
    91d0:			; <UNDEFINED> instruction: 0xf7ff4639
    91d4:	ldrb	pc, [r3, r1, asr #26]!	; <UNPREDICTABLE>
    91d8:	andcs	r4, r5, #1097728	; 0x10c000
    91dc:	ldrbtmi	r2, [r9], #-0
    91e0:	stcl	7, cr15, [r6], #-992	; 0xfffffc20
    91e4:	mcrr2	7, 15, pc, sl, cr12	; <UNPREDICTABLE>
    91e8:	mcrrmi	7, 13, lr, r0, cr2
    91ec:	ldrbtmi	r4, [ip], #-1576	; 0xfffff9d8
    91f0:	andcc	lr, r0, #212, 18	; 0x350000
    91f4:	movwcc	r6, #6310	; 0x18a6
    91f8:	ldrdhi	pc, [ip], -r4
    91fc:	andeq	pc, r0, #-2147483632	; 0x80000010
    9200:	andcc	lr, r0, #196, 18	; 0x310000
    9204:	bl	ff5c71ec <fchmod@plt+0xff5c534c>
    9208:			; <UNDEFINED> instruction: 0x46281833
    920c:	tsteq	r1, r8, asr #22
    9210:	smlabtcc	r2, r4, r9, lr
    9214:	mrc	7, 1, APSR_nzcv, cr8, cr8, {7}
    9218:	stmdbvs	r2!, {r1, r2, r5, r8, fp, sp, lr}^
    921c:			; <UNDEFINED> instruction: 0x801cf8d4
    9220:			; <UNDEFINED> instruction: 0x46281833
    9224:	tsteq	r1, r2, asr #22
    9228:	cmnvs	r1, r3, lsr #2
    922c:	mcrr	7, 15, pc, r6, cr8	; <UNPREDICTABLE>
    9230:	ldmdane	r3!, {r1, r2, r5, r7, r8, fp, sp, lr}
    9234:	bl	121aadc <fchmod@plt+0x1218c3c>
    9238:	stmib	r4, {r0, r8}^
    923c:			; <UNDEFINED> instruction: 0xf7f83106
    9240:	bvs	9c4940 <fchmod@plt+0x9c2aa0>
    9244:	bvs	fe8e3bd4 <fchmod@plt+0xfe8e1d34>
    9248:	eorvs	r1, r6, #3538944	; 0x360000
    924c:	bl	10b0a5c <fchmod@plt+0x10aebbc>
    9250:	bvs	ff88965c <fchmod@plt+0xff8877bc>
    9254:	ldmibne	fp, {r3, r5, r9, sl, lr}
    9258:	stmib	r4, {r0, r1, r9, sl, fp, ip, pc}^
    925c:	bl	118de88 <fchmod@plt+0x118bfe8>
    9260:	rscvs	r0, r2, #536870912	; 0x20000000
    9264:	ldc	7, cr15, [r8, #992]	; 0x3e0
    9268:	movwcs	lr, #51668	; 0xc9d4
    926c:	stmdbhi	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    9270:	strbmi	r6, [fp, #-2982]	; 0xfffff45a
    9274:	svclt	0x00084b1e
    9278:	bls	1da788 <fchmod@plt+0x1d88e8>
    927c:	svclt	0x0038447b
    9280:	stmdbhi	ip, {r2, r6, r7, r8, fp, sp, lr, pc}
    9284:	addsmi	r6, r1, #222208	; 0x36400
    9288:	bicsvs	fp, sl, #56, 30	; 0xe0
    928c:			; <UNDEFINED> instruction: 0xf89d4b19
    9290:	ldrbtmi	r1, [fp], #-24	; 0xffffffe8
    9294:	umaalcs	pc, r0, r3, r8	; <UNPREDICTABLE>
    9298:			; <UNDEFINED> instruction: 0xf883400a
    929c:	teqmi	r0, #64	; 0x40
    92a0:	str	r6, [pc, r0, lsr #7]
    92a4:			; <UNDEFINED> instruction: 0xf922f7ff
    92a8:			; <UNDEFINED> instruction: 0xf7f8e78a
    92ac:	ldmdbmi	r2, {r2, r4, sl, fp, sp, lr, pc}
    92b0:	andcs	r2, r0, r5, lsl #4
    92b4:			; <UNDEFINED> instruction: 0xf7f84479
    92b8:			; <UNDEFINED> instruction: 0xf7fcebfc
    92bc:	svclt	0x0000fc0b
    92c0:	muleq	r1, r8, ip
    92c4:	andeq	r0, r0, r0, ror #3
    92c8:	andeq	r4, r1, r2, lsl #25
    92cc:	andeq	r0, r0, r0, asr #4
    92d0:	andeq	r0, r0, r4, lsl r2
    92d4:	andeq	r0, r0, ip, lsl #4
    92d8:	andeq	r0, r0, r8, lsl #4
    92dc:	andeq	r3, r0, r8, asr #13
    92e0:	andeq	r4, r1, r0, lsr #24
    92e4:	ldrdeq	r0, [r0], -r8
    92e8:	andeq	r3, r0, lr, lsl r6
    92ec:			; <UNDEFINED> instruction: 0x00014eb6
    92f0:	andeq	r4, r1, r8, lsr #28
    92f4:	andeq	r4, r1, r2, lsl lr
    92f8:	andeq	r3, r0, r8, lsl #10
    92fc:	smlabbmi	r0, r1, r0, pc	; <UNPREDICTABLE>
    9300:	svclt	0x0000e002
    9304:	movwmi	pc, #131	; 0x83	; <UNPREDICTABLE>
    9308:	b	13f67d0 <fchmod@plt+0x13f4930>
    930c:	b	13ca418 <fchmod@plt+0x13c8578>
    9310:	b	fe50a824 <fchmod@plt+0xfe508984>
    9314:	svclt	0x00080f05
    9318:	svceq	0x0002ea90
    931c:	b	1538fa0 <fchmod@plt+0x1537100>
    9320:	b	154c328 <fchmod@plt+0x154a488>
    9324:	b	1fcc334 <fchmod@plt+0x1fca494>
    9328:	b	1fe04c0 <fchmod@plt+0x1fde620>
    932c:			; <UNDEFINED> instruction: 0xf0005c65
    9330:	b	13e96c0 <fchmod@plt+0x13e7820>
    9334:	bl	ff51e48c <fchmod@plt+0xff51c5ec>
    9338:	svclt	0x00b85555
    933c:	sfmle	f4, 4, [ip, #-436]	; 0xfffffe4c
    9340:	b	fe01a3f8 <fchmod@plt+0xfe018558>
    9344:	b	fe049b54 <fchmod@plt+0xfe047cb4>
    9348:	b	fe089f5c <fchmod@plt+0xfe0880bc>
    934c:	b	fe0c9354 <fchmod@plt+0xfe0c74b4>
    9350:	b	fe00975c <fchmod@plt+0xfe0078bc>
    9354:	b	fe049b64 <fchmod@plt+0xfe047cc4>
    9358:	ldccs	3, cr0, [r6, #-12]!
    935c:	ldclt	15, cr11, [r0, #-544]!	; 0xfffffde0
    9360:	svcmi	0x0000f011
    9364:	tstcc	r1, pc, asr #20
    9368:	cfstrsne	mvf15, [r0], {79}	; 0x4f
    936c:	tstcc	r1, ip, asr #20
    9370:	submi	sp, r0, #2
    9374:	cmpeq	r1, r1, ror #22
    9378:	svcmi	0x0000f013
    937c:	movwcc	lr, #14927	; 0x3a4f
    9380:	tstcc	r3, #76, 20	; 0x4c000
    9384:	subsmi	sp, r2, #2
    9388:	movteq	lr, #15203	; 0x3b63
    938c:	svceq	0x0005ea94
    9390:	adchi	pc, r7, r0
    9394:	streq	pc, [r1], #-420	; 0xfffffe5c
    9398:	mcreq	1, 1, pc, cr0, cr5, {6}	; <UNPREDICTABLE>
    939c:	blx	bffd8 <fchmod@plt+0xbe138>
    93a0:	blx	8c83e0 <fchmod@plt+0x8c6540>
    93a4:	stmne	r0, {r0, r2, r9, ip, sp, lr, pc}
    93a8:	tsteq	r0, r1, asr #2	; <UNPREDICTABLE>
    93ac:	vpmax.s8	d15, d14, d3
    93b0:	blx	10cf5b8 <fchmod@plt+0x10cd718>
    93b4:	cmpmi	r9, r5, lsl #6	; <UNPREDICTABLE>
    93b8:			; <UNDEFINED> instruction: 0xf1a5e00e
    93bc:			; <UNDEFINED> instruction: 0xf10e0520
    93c0:	bcs	4cc48 <fchmod@plt+0x4ada8>
    93c4:	stc2	10, cr15, [lr], {3}	; <UNPREDICTABLE>
    93c8:			; <UNDEFINED> instruction: 0xf04cbf28
    93cc:	blx	10cc3dc <fchmod@plt+0x10ca53c>
    93d0:	stmiane	r0, {r0, r2, r8, r9, ip, sp, lr, pc}^
    93d4:	mvnvc	lr, r1, asr fp
    93d8:	strmi	pc, [r0, #-1]
    93dc:			; <UNDEFINED> instruction: 0xf04fd507
    93e0:			; <UNDEFINED> instruction: 0xf1dc0e00
    93e4:	bl	1f8c3ec <fchmod@plt+0x1f8a54c>
    93e8:	bl	1b893f0 <fchmod@plt+0x1b87550>
    93ec:			; <UNDEFINED> instruction: 0xf5b10101
    93f0:	tstle	fp, #128, 30	; 0x200
    93f4:	svcne	0x0000f5b1
    93f8:	stmdaeq	r9, {r2, r3, r8, r9, ip, lr, pc}^
    93fc:	eorseq	lr, r0, pc, asr sl
    9400:			; <UNDEFINED> instruction: 0x0c3cea4f
    9404:	streq	pc, [r1], #-260	; 0xfffffefc
    9408:	subpl	lr, r4, #323584	; 0x4f000
    940c:	svceq	0x0080f512
    9410:	addshi	pc, sl, r0, lsl #1
    9414:	svcmi	0x0000f1bc
    9418:	b	17f9040 <fchmod@plt+0x17f71a0>
    941c:			; <UNDEFINED> instruction: 0xf1500c50
    9420:	bl	1049428 <fchmod@plt+0x1047588>
    9424:	b	105d83c <fchmod@plt+0x105b99c>
    9428:	ldflts	f0, [r0, #-20]!	; 0xffffffec
    942c:	mcrreq	10, 5, lr, ip, cr15
    9430:	bl	1059938 <fchmod@plt+0x1057a98>
    9434:	stfccs	f0, [r1], {1}
    9438:			; <UNDEFINED> instruction: 0xf5b1bf28
    943c:	rscle	r1, r9, #128, 30	; 0x200
    9440:	svceq	0x0000f091
    9444:	strmi	fp, [r1], -r4, lsl #30
    9448:	blx	fec51450 <fchmod@plt+0xfec4f5b0>
    944c:	svclt	0x0008f381
    9450:			; <UNDEFINED> instruction: 0xf1a33320
    9454:			; <UNDEFINED> instruction: 0xf1b3030b
    9458:	ble	309ce0 <fchmod@plt+0x307e40>
    945c:	sfmle	f3, 4, [r8, #-48]	; 0xffffffd0
    9460:	ldfeqd	f7, [r4], {2}
    9464:	andeq	pc, ip, #-2147483600	; 0x80000030
    9468:			; <UNDEFINED> instruction: 0xf00cfa01
    946c:			; <UNDEFINED> instruction: 0xf102fa21
    9470:			; <UNDEFINED> instruction: 0xf102e00c
    9474:	svclt	0x00d80214
    9478:	stfeqd	f7, [r0], #-776	; 0xfffffcf8
    947c:			; <UNDEFINED> instruction: 0xf102fa01
    9480:	stc2	10, cr15, [ip], {32}	; <UNPREDICTABLE>
    9484:	b	10793fc <fchmod@plt+0x107755c>
    9488:	addsmi	r0, r0, ip, lsl #2
    948c:	svclt	0x00a21ae4
    9490:	tstpl	r4, r1, lsl #22
    9494:	ldclt	3, cr4, [r0, #-164]!	; 0xffffff5c
    9498:	streq	lr, [r4], #-2671	; 0xfffff591
    949c:	ble	718520 <fchmod@plt+0x716680>
    94a0:	cfstrsle	mvf3, [lr], {12}
    94a4:	ldreq	pc, [r4], #-260	; 0xfffffefc
    94a8:	eoreq	pc, r0, #196, 2	; 0x31
    94ac:			; <UNDEFINED> instruction: 0xf004fa20
    94b0:	vpmax.u8	d15, d2, d1
    94b4:	andeq	lr, r3, r0, asr #20
    94b8:	vpmax.u8	d15, d4, d17
    94bc:	tsteq	r3, r5, asr #20
    94c0:			; <UNDEFINED> instruction: 0xf1c4bd30
    94c4:			; <UNDEFINED> instruction: 0xf1c4040c
    94c8:	blx	809d50 <fchmod@plt+0x807eb0>
    94cc:	blx	854dc <fchmod@plt+0x8363c>
    94d0:	b	10460e8 <fchmod@plt+0x1044248>
    94d4:	strtmi	r0, [r9], -r3
    94d8:	blx	8789a0 <fchmod@plt+0x876b00>
    94dc:	strtmi	pc, [r9], -r4
    94e0:			; <UNDEFINED> instruction: 0xf094bd30
    94e4:	vst4.<illegal width 64>	{d0[0],d1[0],d2[0],d3[0]}, [r3], r0
    94e8:	svclt	0x00061380
    94ec:	orrne	pc, r0, r1, lsl #9
    94f0:	cfstrscc	mvf3, [r1, #-4]
    94f4:	b	2003234 <fchmod@plt+0x2001394>
    94f8:	svclt	0x00185c64
    94fc:			; <UNDEFINED> instruction: 0x5c65ea7f
    9500:	b	fe53d5ac <fchmod@plt+0xfe53b70c>
    9504:	svclt	0x00080f05
    9508:	svceq	0x0002ea90
    950c:	b	153d528 <fchmod@plt+0x153b688>
    9510:	svclt	0x00040c00
    9514:			; <UNDEFINED> instruction: 0x46104619
    9518:	b	fe4789e0 <fchmod@plt+0xfe476b40>
    951c:	svclt	0x001e0f03
    9520:	andcs	r2, r0, r0, lsl #2
    9524:	b	17f89ec <fchmod@plt+0x17f6b4c>
    9528:	tstle	r5, r4, asr ip
    952c:	cmpmi	r9, r0, asr #32
    9530:			; <UNDEFINED> instruction: 0xf041bf28
    9534:	ldflts	f4, [r0, #-0]
    9538:	streq	pc, [r0], #1300	; 0x514
    953c:			; <UNDEFINED> instruction: 0xf501bf3c
    9540:	ldflts	f1, [r0, #-512]!	; 0xfffffe00
    9544:	strmi	pc, [r0, #-1]
    9548:	mvnsmi	pc, r5, asr #32
    954c:	cmneq	r0, r1, asr #8	; <UNPREDICTABLE>
    9550:	andeq	pc, r0, pc, asr #32
    9554:	b	1ff8a1c <fchmod@plt+0x1ff6b7c>
    9558:	svclt	0x001a5c64
    955c:			; <UNDEFINED> instruction: 0x46104619
    9560:			; <UNDEFINED> instruction: 0x5c65ea7f
    9564:			; <UNDEFINED> instruction: 0x460bbf1c
    9568:	b	141ad78 <fchmod@plt+0x1418ed8>
    956c:	svclt	0x00063401
    9570:	strcc	lr, [r3, #-2642]	; 0xfffff5ae
    9574:	svceq	0x0003ea91
    9578:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    957c:	svclt	0x0000bd30
    9580:	svceq	0x0000f090
    9584:	tstcs	r0, r4, lsl #30
    9588:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    958c:	strvs	pc, [r0], #1103	; 0x44f
    9590:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    9594:	streq	pc, [r0, #-79]	; 0xffffffb1
    9598:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    959c:	svclt	0x0000e750
    95a0:	svceq	0x0000f090
    95a4:	tstcs	r0, r4, lsl #30
    95a8:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    95ac:	strvs	pc, [r0], #1103	; 0x44f
    95b0:	ldrteq	pc, [r2], #-260	; 0xfffffefc	; <UNPREDICTABLE>
    95b4:	strmi	pc, [r0, #-16]
    95b8:	submi	fp, r0, #72, 30	; 0x120
    95bc:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    95c0:	svclt	0x0000e73e
    95c4:	b	13c96d4 <fchmod@plt+0x13c7834>
    95c8:	b	13c9d58 <fchmod@plt+0x13c7eb8>
    95cc:	b	13c9a98 <fchmod@plt+0x13c7bf8>
    95d0:	svclt	0x001f7002
    95d4:	cmnmi	pc, #18	; <UNPREDICTABLE>
    95d8:	svcmi	0x007ff093
    95dc:	msrpl	SPSR_, r1, lsl #1
    95e0:			; <UNDEFINED> instruction: 0xf0324770
    95e4:	svclt	0x0008427f
    95e8:			; <UNDEFINED> instruction: 0xf0934770
    95ec:	svclt	0x00044f7f
    95f0:	tstcs	r0, r1, asr #8	; <UNPREDICTABLE>
    95f4:	ldrlt	r4, [r0, #-1904]!	; 0xfffff890
    95f8:	strbtvc	pc, [r0], #-1103	; 0xfffffbb1	; <UNPREDICTABLE>
    95fc:	strmi	pc, [r0, #-1]
    9600:	tstmi	r0, r1, lsr #32	; <UNPREDICTABLE>
    9604:	svclt	0x0000e71c
    9608:	andeq	lr, r1, #80, 20	; 0x50000
    960c:	ldrbmi	fp, [r0, -r8, lsl #30]!
    9610:			; <UNDEFINED> instruction: 0xf04fb530
    9614:	and	r0, sl, r0, lsl #10
    9618:	andeq	lr, r1, #80, 20	; 0x50000
    961c:	ldrbmi	fp, [r0, -r8, lsl #30]!
    9620:			; <UNDEFINED> instruction: 0xf011b530
    9624:	strle	r4, [r2, #-1280]	; 0xfffffb00
    9628:	bl	1859f30 <fchmod@plt+0x1858090>
    962c:	vst4.16	{d16,d18,d20,d22}, [pc], r1
    9630:			; <UNDEFINED> instruction: 0xf1046480
    9634:	b	17ca704 <fchmod@plt+0x17c8864>
    9638:			; <UNDEFINED> instruction: 0xf43f5c91
    963c:			; <UNDEFINED> instruction: 0xf04faed8
    9640:	b	17c9e54 <fchmod@plt+0x17c7fb4>
    9644:	svclt	0x00180cdc
    9648:	b	17d5e5c <fchmod@plt+0x17d3fbc>
    964c:	svclt	0x00180cdc
    9650:	bl	95e64 <fchmod@plt+0x93fc4>
    9654:			; <UNDEFINED> instruction: 0xf1c202dc
    9658:	blx	a2e0 <fchmod@plt+0x8440>
    965c:	blx	848670 <fchmod@plt+0x8467d0>
    9660:	blx	85670 <fchmod@plt+0x837d0>
    9664:	b	1048e78 <fchmod@plt+0x1046fd8>
    9668:	blx	8496a8 <fchmod@plt+0x847808>
    966c:	ldrmi	pc, [r4], #-258	; 0xfffffefe
    9670:	svclt	0x0000e6bd
    9674:	stmdblt	sl, {r0, r1, r4, r6, r8, fp, ip, sp, pc}^
    9678:	svclt	0x00082900
    967c:	svclt	0x001c2800
    9680:	mvnscc	pc, pc, asr #32
    9684:	rscscc	pc, pc, pc, asr #32
    9688:	stmdalt	ip, {ip, sp, lr, pc}
    968c:	stfeqd	f7, [r8], {173}	; 0xad
    9690:	vmlsgt.f16	s28, s8, s27	; <UNPREDICTABLE>
    9694:			; <UNDEFINED> instruction: 0xf80cf000
    9698:	ldrd	pc, [r4], -sp
    969c:	movwcs	lr, #10717	; 0x29dd
    96a0:	ldrbmi	fp, [r0, -r4]!
    96a4:			; <UNDEFINED> instruction: 0xf04fb502
    96a8:			; <UNDEFINED> instruction: 0xf7f80008
    96ac:	vstrlt.16	s28, [r2, #-240]	; 0xffffff10	; <UNPREDICTABLE>
    96b0:	svclt	0x00084299
    96b4:	push	{r4, r7, r9, lr}
    96b8:			; <UNDEFINED> instruction: 0x46044ff0
    96bc:	andcs	fp, r0, r8, lsr pc
    96c0:			; <UNDEFINED> instruction: 0xf8dd460d
    96c4:	svclt	0x0038c024
    96c8:	cmnle	fp, #1048576	; 0x100000
    96cc:			; <UNDEFINED> instruction: 0x46994690
    96d0:			; <UNDEFINED> instruction: 0xf283fab3
    96d4:	rsbsle	r2, r0, r0, lsl #22
    96d8:			; <UNDEFINED> instruction: 0xf385fab5
    96dc:	rsble	r2, r8, r0, lsl #26
    96e0:			; <UNDEFINED> instruction: 0xf1a21ad2
    96e4:	blx	24cf6c <fchmod@plt+0x24b0cc>
    96e8:	blx	2482f8 <fchmod@plt+0x246458>
    96ec:			; <UNDEFINED> instruction: 0xf1c2f30e
    96f0:	b	12cb378 <fchmod@plt+0x12c94d8>
    96f4:	blx	a0c308 <fchmod@plt+0xa0a468>
    96f8:	b	130631c <fchmod@plt+0x130447c>
    96fc:	blx	20c310 <fchmod@plt+0x20a470>
    9700:	ldrbmi	pc, [sp, #-2562]	; 0xfffff5fe	; <UNPREDICTABLE>
    9704:	ldrbmi	fp, [r4, #-3848]	; 0xfffff0f8
    9708:	andcs	fp, r0, ip, lsr pc
    970c:	movwle	r4, #42497	; 0xa601
    9710:	bl	fed1171c <fchmod@plt+0xfed0f87c>
    9714:	blx	a744 <fchmod@plt+0x88a4>
    9718:	blx	845b58 <fchmod@plt+0x843cb8>
    971c:	bl	1986340 <fchmod@plt+0x19844a0>
    9720:	tstmi	r9, #46137344	; 0x2c00000
    9724:	bcs	1996c <fchmod@plt+0x17acc>
    9728:	b	13fd820 <fchmod@plt+0x13fb980>
    972c:	b	13cb89c <fchmod@plt+0x13c99fc>
    9730:	b	120bca4 <fchmod@plt+0x1209e04>
    9734:	ldrmi	r7, [r6], -fp, asr #17
    9738:	bl	fed4176c <fchmod@plt+0xfed3f8cc>
    973c:	bl	194a364 <fchmod@plt+0x19484c4>
    9740:	ldmne	fp, {r0, r3, r9, fp}^
    9744:	beq	2c4474 <fchmod@plt+0x2c25d4>
    9748:			; <UNDEFINED> instruction: 0xf14a1c5c
    974c:	cfsh32cc	mvfx0, mvfx1, #0
    9750:	strbmi	sp, [sp, #-7]
    9754:	strbmi	fp, [r4, #-3848]	; 0xfffff0f8
    9758:	stmdbne	r4!, {r0, r1, r2, r3, r5, r6, r7, r9, ip, lr, pc}
    975c:	adfccsz	f4, f1, #5.0
    9760:	blx	17df44 <fchmod@plt+0x17c0a4>
    9764:	blx	947388 <fchmod@plt+0x9454e8>
    9768:	teqmi	fp, #134217728	; 0x8000000	; <UNPREDICTABLE>
    976c:	vseleq.f32	s30, s28, s11
    9770:	blx	94fb78 <fchmod@plt+0x94dcd8>
    9774:	b	1107784 <fchmod@plt+0x11058e4>
    9778:			; <UNDEFINED> instruction: 0xf1a2040e
    977c:			; <UNDEFINED> instruction: 0xf1c20720
    9780:	blx	20b008 <fchmod@plt+0x209168>
    9784:	blx	146394 <fchmod@plt+0x1444f4>
    9788:	blx	1473ac <fchmod@plt+0x14550c>
    978c:	b	1105f9c <fchmod@plt+0x11040fc>
    9790:	blx	90a3b4 <fchmod@plt+0x908514>
    9794:	bl	1186fb4 <fchmod@plt+0x1185114>
    9798:	teqmi	r3, #1073741824	; 0x40000000
    979c:	strbmi	r1, [r5], -r0, lsl #21
    97a0:	tsteq	r3, r1, ror #22
    97a4:	svceq	0x0000f1bc
    97a8:	stmib	ip, {r0, ip, lr, pc}^
    97ac:	pop	{r8, sl, lr}
    97b0:	blx	fed2d778 <fchmod@plt+0xfed2b8d8>
    97b4:	msrcc	CPSR_, #132, 6	; 0x10000002
    97b8:	blx	fee43608 <fchmod@plt+0xfee41768>
    97bc:	blx	fed861e4 <fchmod@plt+0xfed84344>
    97c0:	eorcc	pc, r0, #335544322	; 0x14000002
    97c4:	orrle	r2, fp, r0, lsl #26
    97c8:	svclt	0x0000e7f3
    97cc:	mvnsmi	lr, #737280	; 0xb4000
    97d0:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    97d4:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    97d8:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    97dc:	ldm	r0!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    97e0:	blne	1d9a9dc <fchmod@plt+0x1d98b3c>
    97e4:	strhle	r1, [sl], -r6
    97e8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    97ec:	svccc	0x0004f855
    97f0:	strbmi	r3, [sl], -r1, lsl #8
    97f4:	ldrtmi	r4, [r8], -r1, asr #12
    97f8:	adcmi	r4, r6, #152, 14	; 0x2600000
    97fc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    9800:	svclt	0x000083f8
    9804:	andeq	r3, r1, r6, lsr #31
    9808:	muleq	r1, ip, pc	; <UNPREDICTABLE>
    980c:	svclt	0x00004770

Disassembly of section .fini:

00009810 <.fini>:
    9810:	push	{r3, lr}
    9814:	pop	{r3, pc}
