TRACE::2025-02-18.20:15:35::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:35::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:35::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:35::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:35::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:35::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:35::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-18.20:15:38::SCWPlatform::Opened new HwDB with name design_1_wrapper_9
TRACE::2025-02-18.20:15:38::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Loopback_IRQ",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Loopback_IRQ",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vivado_2022.2/DMA_Loopback_IRQ/DMA_Loopback_IRQ_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Loopback_IRQ_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2025-02-18.20:15:38::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Loopback_IRQ",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Loopback_IRQ",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vivado_2022.2/DMA_Loopback_IRQ/DMA_Loopback_IRQ_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Loopback_IRQ_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Loopback_IRQ",
	"systems":	[{
			"systemName":	"DMA_Loopback_IRQ",
			"systemDesc":	"DMA_Loopback_IRQ",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Loopback_IRQ"
		}]
}
TRACE::2025-02-18.20:15:38::SCWPlatform::Boot application domains not present, creating them
TRACE::2025-02-18.20:15:38::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-18.20:15:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-18.20:15:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-18.20:15:38::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:38::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:38::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:38::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:38::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:38::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:38::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2025-02-18.20:15:38::SCWPlatform::Generating the sources  .
TRACE::2025-02-18.20:15:38::SCWBDomain::Generating boot domain sources.
TRACE::2025-02-18.20:15:38::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2025-02-18.20:15:38::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:38::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:38::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:38::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:38::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:38::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-18.20:15:38::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:38::SCWMssOS::mss does not exists at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:38::SCWMssOS::Creating sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:38::SCWMssOS::Adding the swdes entry, created swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:38::SCWMssOS::updating the scw layer changes to swdes at   D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:38::SCWMssOS::Writing mss at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:38::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-02-18.20:15:38::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-02-18.20:15:38::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-02-18.20:15:38::SCWBDomain::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-02-18.20:15:55::SCWPlatform::Generating sources Done.
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:55::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:55::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-18.20:15:55::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-18.20:15:55::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-18.20:15:55::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:15:55::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:15:55::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:55::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:55::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:55::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:55::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:55::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:55::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:55::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:55::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:55::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Loopback_IRQ",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Loopback_IRQ",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vivado_2022.2/DMA_Loopback_IRQ/DMA_Loopback_IRQ_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Loopback_IRQ_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Loopback_IRQ",
	"systems":	[{
			"systemName":	"DMA_Loopback_IRQ",
			"systemDesc":	"DMA_Loopback_IRQ",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Loopback_IRQ",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:55::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:55::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:55::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-18.20:15:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-18.20:15:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:55::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:55::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:55::SCWDomain::Qemu Directory name is changed from "" to "qemu"
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:55::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:55::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:55::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:55::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:55::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::mss does not exists at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::Creating sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::Adding the swdes entry, created swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::updating the scw layer changes to swdes at   D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::Writing mss at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:55::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-02-18.20:15:55::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2025-02-18.20:15:55::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2025-02-18.20:15:55::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-02-18.20:15:55::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2025-02-18.20:15:57::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:57::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:15:57::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:15:57::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:15:57::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:57::SCWMssOS::Adding the swdes entry, mss present, able to open swdb D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-02-18.20:15:57::SCWMssOS::Writing the mss file completed D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:57::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:15:57::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:57::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:57::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:57::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:57::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:57::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:57::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:57::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:57::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:57::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:57::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:57::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:57::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:57::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:57::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:57::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:57::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:57::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:57::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:57::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:57::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:57::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:57::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:57::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:57::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:57::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:57::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:57::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:57::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:57::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:57::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:57::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:57::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:57::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:57::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:57::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:57::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:57::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:57::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Loopback_IRQ",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Loopback_IRQ",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vivado_2022.2/DMA_Loopback_IRQ/DMA_Loopback_IRQ_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Loopback_IRQ_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Loopback_IRQ",
	"systems":	[{
			"systemName":	"DMA_Loopback_IRQ",
			"systemDesc":	"DMA_Loopback_IRQ",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Loopback_IRQ",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2025-02-18.20:15:57::SCWPlatform::Started generating the artifacts platform DMA_Loopback_IRQ
TRACE::2025-02-18.20:15:57::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-18.20:15:57::SCWPlatform::Started generating the artifacts for system configuration DMA_Loopback_IRQ
LOG::2025-02-18.20:15:57::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-02-18.20:15:57::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-02-18.20:15:57::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-02-18.20:15:57::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-02-18.20:15:57::SCWSystem::Checking the domain standalone_domain
LOG::2025-02-18.20:15:57::SCWSystem::Not a boot domain 
LOG::2025-02-18.20:15:57::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-02-18.20:15:57::SCWDomain::Generating domain artifcats
TRACE::2025-02-18.20:15:57::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-18.20:15:57::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/export/DMA_Loopback_IRQ/sw/DMA_Loopback_IRQ/qemu/
TRACE::2025-02-18.20:15:57::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/export/DMA_Loopback_IRQ/sw/DMA_Loopback_IRQ/standalone_domain/qemu/
TRACE::2025-02-18.20:15:57::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-18.20:15:57::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:57::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:58::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:58::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-02-18.20:15:58::SCWMssOS::Mss edits present, copying mssfile into export location D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-18.20:15:58::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-18.20:15:58::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2025-02-18.20:15:58::SCWMssOS::skipping the bsp build ... 
TRACE::2025-02-18.20:15:58::SCWMssOS::Copying to export directory.
TRACE::2025-02-18.20:15:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-18.20:15:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2025-02-18.20:15:58::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2025-02-18.20:15:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-02-18.20:15:58::SCWSystem::Completed Processing the sysconfig DMA_Loopback_IRQ
LOG::2025-02-18.20:15:58::SCWPlatform::Completed generating the artifacts for system configuration DMA_Loopback_IRQ
TRACE::2025-02-18.20:15:58::SCWPlatform::Started preparing the platform 
TRACE::2025-02-18.20:15:58::SCWSystem::Writing the bif file for system config DMA_Loopback_IRQ
TRACE::2025-02-18.20:15:58::SCWSystem::dir created 
TRACE::2025-02-18.20:15:58::SCWSystem::Writing the bif 
TRACE::2025-02-18.20:15:58::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-18.20:15:58::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-18.20:15:58::SCWPlatform::Completed generating the platform
TRACE::2025-02-18.20:15:58::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:15:58::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:15:58::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:15:58::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:15:58::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:15:58::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:15:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:58::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:58::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:58::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:58::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:58::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:58::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:58::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:58::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:58::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:58::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:58::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:58::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:58::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Loopback_IRQ",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Loopback_IRQ",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vivado_2022.2/DMA_Loopback_IRQ/DMA_Loopback_IRQ_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Loopback_IRQ_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Loopback_IRQ",
	"systems":	[{
			"systemName":	"DMA_Loopback_IRQ",
			"systemDesc":	"DMA_Loopback_IRQ",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Loopback_IRQ",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-18.20:15:58::SCWPlatform::updated the xpfm file.
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:15:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:15:59::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:15:59::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:15:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:15:59::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Loopback_IRQ",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Loopback_IRQ",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vivado_2022.2/DMA_Loopback_IRQ/DMA_Loopback_IRQ_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Loopback_IRQ_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Loopback_IRQ",
	"systems":	[{
			"systemName":	"DMA_Loopback_IRQ",
			"systemDesc":	"DMA_Loopback_IRQ",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Loopback_IRQ",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:15:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:15:59::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:15:59::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:15:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:15:59::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Loopback_IRQ",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Loopback_IRQ",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vivado_2022.2/DMA_Loopback_IRQ/DMA_Loopback_IRQ_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Loopback_IRQ_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Loopback_IRQ",
	"systems":	[{
			"systemName":	"DMA_Loopback_IRQ",
			"systemDesc":	"DMA_Loopback_IRQ",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Loopback_IRQ",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-18.20:15:59::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:15:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:15:59::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:15:59::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:15:59::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:15:59::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:15:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:15:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:15:59::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Opened existing hwdb design_1_wrapper_9
TRACE::2025-02-18.20:15:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:15:59::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:15:59::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:15:59::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Loopback_IRQ",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Loopback_IRQ",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vivado_2022.2/DMA_Loopback_IRQ/DMA_Loopback_IRQ_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Loopback_IRQ_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Loopback_IRQ",
	"systems":	[{
			"systemName":	"DMA_Loopback_IRQ",
			"systemDesc":	"DMA_Loopback_IRQ",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Loopback_IRQ",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2025-02-18.20:16:00::SCWPlatform::Clearing the existing platform
TRACE::2025-02-18.20:16:00::SCWSystem::Clearing the existing sysconfig
TRACE::2025-02-18.20:16:00::SCWBDomain::clearing the fsbl build
TRACE::2025-02-18.20:16:00::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:16:00::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:16:00::SCWSystem::Clearing the domains completed.
TRACE::2025-02-18.20:16:00::SCWPlatform::Clearing the opened hw db.
TRACE::2025-02-18.20:16:00::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:00::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:00::SCWPlatform:: Platform location is D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:16:00::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:00::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:16:00::SCWPlatform::Removing the HwDB with name D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:00::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:00::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:00::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:00::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:16:00::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:00::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:16:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-18.20:16:03::SCWPlatform::Opened new HwDB with name design_1_wrapper_10
TRACE::2025-02-18.20:16:03::SCWReader::Active system found as  DMA_Loopback_IRQ
TRACE::2025-02-18.20:16:03::SCWReader::Handling sysconfig DMA_Loopback_IRQ
TRACE::2025-02-18.20:16:03::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-18.20:16:03::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-18.20:16:03::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-18.20:16:03::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:16:03::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:16:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:16:03::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:16:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:16:03::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:16:03::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:16:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:16:03::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:16:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:16:03::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:16:03::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:16:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:16:03::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:16:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:16:03::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-02-18.20:16:03::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:16:03::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:03::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:16:03::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:16:03::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:16:03::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:16:03::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:16:03::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-18.20:16:03::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:16:03::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:16:03::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:16:03::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-18.20:16:03::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-18.20:16:04::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:16:04::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:16:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:16:04::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:16:04::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:16:04::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2025-02-18.20:16:04::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:16:04::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:16:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:16:04::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:16:04::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:16:04::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2025-02-18.20:16:04::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:16:04::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:16:04::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:16:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-18.20:16:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-18.20:16:04::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:16:04::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:16:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:16:04::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:16:04::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:16:04::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWReader::No isolation master present  
TRACE::2025-02-18.20:16:04::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-18.20:16:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-18.20:16:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-18.20:16:04::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:16:04::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:16:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:16:04::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:16:04::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:16:04::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:16:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:16:04::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:16:04::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:16:04::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:16:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:16:04::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:16:04::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:16:04::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-02-18.20:16:04::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-18.20:16:04::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:16:04::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:16:04::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:16:04::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-18.20:16:04::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-18.20:16:04::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:16:04::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:16:04::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:16:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:16:04::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:16:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:16:04::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:16:04::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:16:04::SCWReader::No isolation master present  
LOG::2025-02-18.20:22:36::SCWPlatform::Started generating the artifacts platform DMA_Loopback_IRQ
TRACE::2025-02-18.20:22:36::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-18.20:22:36::SCWPlatform::Started generating the artifacts for system configuration DMA_Loopback_IRQ
LOG::2025-02-18.20:22:36::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-02-18.20:22:36::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-02-18.20:22:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-02-18.20:22:36::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-02-18.20:22:36::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:36::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:36::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:36::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:22:36::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:36::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:22:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:22:36::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:22:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:22:36::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:22:36::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2025-02-18.20:22:36::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:22:36::SCWBDomain::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-02-18.20:22:36::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-18.20:22:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-02-18.20:22:36::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2025-02-18.20:22:36::SCWBDomain::make: Entering directory 'D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_f
TRACE::2025-02-18.20:22:36::SCWBDomain::sbl_bsp'

TRACE::2025-02-18.20:22:36::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-02-18.20:22:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-18.20:22:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-18.20:22:36::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-18.20:22:36::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-18.20:22:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-18.20:22:36::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-18.20:22:36::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-18.20:22:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-18.20:22:36::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-18.20:22:36::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-18.20:22:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-18.20:22:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-18.20:22:36::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-18.20:22:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:36::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:36::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:36::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-18.20:22:36::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-18.20:22:36::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-18.20:22:36::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-18.20:22:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-18.20:22:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-18.20:22:37::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-18.20:22:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-18.20:22:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-18.20:22:37::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-18.20:22:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-18.20:22:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-18.20:22:37::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-18.20:22:37::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-18.20:22:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-18.20:22:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-18.20:22:37::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-18.20:22:37::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-18.20:22:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-18.20:22:37::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-18.20:22:37::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-18.20:22:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-18.20:22:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-18.20:22:38::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-18.20:22:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-18.20:22:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-18.20:22:39::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-18.20:22:39::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-02-18.20:22:39::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-18.20:22:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-18.20:22:39::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-18.20:22:39::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-18.20:22:39::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-18.20:22:39::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-18.20:22:39::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-18.20:22:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-18.20:22:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-18.20:22:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-18.20:22:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-18.20:22:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-18.20:22:39::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-18.20:22:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-18.20:22:39::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-18.20:22:39::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-18.20:22:39::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-18.20:22:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-18.20:22:39::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-18.20:22:39::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-18.20:22:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-18.20:22:40::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-18.20:22:40::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-18.20:22:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-18.20:22:40::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-18.20:22:40::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-18.20:22:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-18.20:22:40::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-18.20:22:40::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-18.20:22:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:40::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-18.20:22:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:40::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:40::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-18.20:22:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:40::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:40::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-18.20:22:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-18.20:22:40::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-18.20:22:40::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-18.20:22:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-02-18.20:22:40::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-02-18.20:22:40::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-18.20:22:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-18.20:22:40::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-18.20:22:40::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:40::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-18.20:22:40::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-18.20:22:40::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-18.20:22:40::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-18.20:22:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-18.20:22:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-18.20:22:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-18.20:22:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-18.20:22:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-18.20:22:41::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-18.20:22:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-18.20:22:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-18.20:22:41::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-18.20:22:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-18.20:22:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-18.20:22:41::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-18.20:22:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-18.20:22:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-18.20:22:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-18.20:22:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-18.20:22:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-18.20:22:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-18.20:22:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-18.20:22:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-18.20:22:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-18.20:22:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-02-18.20:22:43::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-02-18.20:22:43::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-18.20:22:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-18.20:22:43::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-18.20:22:43::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-18.20:22:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-18.20:22:43::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-18.20:22:43::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-18.20:22:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-18.20:22:43::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-18.20:22:43::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-18.20:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-18.20:22:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-18.20:22:44::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-18.20:22:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-18.20:22:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-18.20:22:44::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:47::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-02-18.20:22:47::SCWBDomain::make --no-print-directory archive

TRACE::2025-02-18.20:22:47::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-02-18.20:22:47::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-02-18.20:22:47::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-02-18.20:22:47::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2025-02-18.20:22:47::SCWBDomain::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2025-02-18.20:22:47::SCWBDomain:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2025-02-18.20:22:47::SCWBDomain::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2025-02-18.20:22:47::SCWBDomain::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2025-02-18.20:22:47::SCWBDomain::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-02-18.20:22:47::SCWBDomain::dring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/
TRACE::2025-02-18.20:22:47::SCWBDomain::lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_
TRACE::2025-02-18.20:22:47::SCWBDomain::0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_c
TRACE::2025-02-18.20:22:47::SCWBDomain::ortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o 
TRACE::2025-02-18.20:22:47::SCWBDomain::ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacp
TRACE::2025-02-18.20:22:47::SCWBDomain::s_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2025-02-18.20:22:47::SCWBDomain::gpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xg
TRACE::2025-02-18.20:22:47::SCWBDomain::piops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_
TRACE::2025-02-18.20:22:47::SCWBDomain::0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa
TRACE::2025-02-18.20:22:47::SCWBDomain::9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.
TRACE::2025-02-18.20:22:47::SCWBDomain::o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/x
TRACE::2025-02-18.20:22:47::SCWBDomain::il_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/
TRACE::2025-02-18.20:22:47::SCWBDomain::lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_corte
TRACE::2025-02-18.20:22:47::SCWBDomain::xa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o p
TRACE::2025-02-18.20:22:47::SCWBDomain::s7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2025-02-18.20:22:47::SCWBDomain::selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/
TRACE::2025-02-18.20:22:47::SCWBDomain::xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2025-02-18.20:22:47::SCWBDomain::/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9
TRACE::2025-02-18.20:22:47::SCWBDomain::_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib
TRACE::2025-02-18.20:22:47::SCWBDomain::/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o p
TRACE::2025-02-18.20:22:47::SCWBDomain::s7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps
TRACE::2025-02-18.20:22:47::SCWBDomain::7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-02-18.20:22:47::SCWBDomain::'Finished building libraries'

TRACE::2025-02-18.20:22:47::SCWBDomain::make: Leaving directory 'D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fs
TRACE::2025-02-18.20:22:47::SCWBDomain::bl_bsp'

TRACE::2025-02-18.20:22:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2025-02-18.20:22:47::SCWBDomain::exa9_0/include -I.

TRACE::2025-02-18.20:22:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-18.20:22:47::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-18.20:22:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-18.20:22:47::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-18.20:22:47::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2025-02-18.20:22:47::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-18.20:22:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-18.20:22:48::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-18.20:22:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2025-02-18.20:22:48::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-18.20:22:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-18.20:22:48::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-18.20:22:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-18.20:22:48::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-18.20:22:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-18.20:22:48::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-18.20:22:48::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2025-02-18.20:22:48::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-18.20:22:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-18.20:22:49::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-18.20:22:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2025-02-18.20:22:49::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-18.20:22:49::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2025-02-18.20:22:49::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2025-02-18.20:22:49::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2025-02-18.20:22:49::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections -Lzynq_fsbl_bsp/ps
TRACE::2025-02-18.20:22:49::SCWBDomain::7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-02-18.20:22:49::SCWSystem::Checking the domain standalone_domain
LOG::2025-02-18.20:22:49::SCWSystem::Not a boot domain 
LOG::2025-02-18.20:22:49::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-02-18.20:22:49::SCWDomain::Generating domain artifcats
TRACE::2025-02-18.20:22:49::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-18.20:22:49::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/export/DMA_Loopback_IRQ/sw/DMA_Loopback_IRQ/qemu/
TRACE::2025-02-18.20:22:49::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/export/DMA_Loopback_IRQ/sw/DMA_Loopback_IRQ/standalone_domain/qemu/
TRACE::2025-02-18.20:22:49::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-18.20:22:49::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:49::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:49::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:49::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:22:49::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:49::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:22:49::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:22:49::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:22:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:22:49::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:22:49::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2025-02-18.20:22:49::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:22:49::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-02-18.20:22:49::SCWMssOS::Mss edits present, copying mssfile into export location D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:22:49::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-18.20:22:49::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-18.20:22:49::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-02-18.20:22:49::SCWMssOS::doing bsp build ... 
TRACE::2025-02-18.20:22:49::SCWMssOS::System Command Ran  D: & cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2025-02-18.20:22:49::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-18.20:22:49::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-18.20:22:49::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-02-18.20:22:49::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-18.20:22:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-18.20:22:50::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-18.20:22:50::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-18.20:22:50::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-18.20:22:50::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-18.20:22:50::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-18.20:22:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-18.20:22:50::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-18.20:22:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-18.20:22:50::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-18.20:22:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-18.20:22:50::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-18.20:22:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-18.20:22:50::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-18.20:22:50::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-18.20:22:50::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-18.20:22:50::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-18.20:22:50::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-18.20:22:50::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-18.20:22:50::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-18.20:22:50::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-18.20:22:50::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-18.20:22:50::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-18.20:22:50::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:50::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-18.20:22:50::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-18.20:22:50::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-18.20:22:50::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-18.20:22:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-18.20:22:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-18.20:22:51::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-18.20:22:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-02-18.20:22:51::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-02-18.20:22:51::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-18.20:22:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-18.20:22:51::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-18.20:22:51::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-18.20:22:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-18.20:22:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-18.20:22:51::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-18.20:22:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-18.20:22:51::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-18.20:22:51::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-18.20:22:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-18.20:22:51::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-18.20:22:51::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-18.20:22:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-18.20:22:51::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-18.20:22:51::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:51::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-18.20:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-18.20:22:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-18.20:22:52::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-18.20:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-18.20:22:52::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-18.20:22:52::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:52::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-18.20:22:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-18.20:22:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-18.20:22:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-18.20:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-18.20:22:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-18.20:22:53::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-18.20:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-02-18.20:22:53::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-02-18.20:22:53::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-18.20:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-18.20:22:53::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-18.20:22:53::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-18.20:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-18.20:22:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-18.20:22:53::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-18.20:22:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-18.20:22:53::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-18.20:22:53::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-18.20:22:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-18.20:22:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-18.20:22:54::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-18.20:22:57::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-18.20:22:57::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-18.20:22:57::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-02-18.20:22:57::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-02-18.20:22:57::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-02-18.20:22:57::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2025-02-18.20:22:57::SCWMssOS::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2025-02-18.20:22:57::SCWMssOS:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2025-02-18.20:22:57::SCWMssOS::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2025-02-18.20:22:57::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2025-02-18.20:22:57::SCWMssOS::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-02-18.20:22:57::SCWMssOS::dring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/
TRACE::2025-02-18.20:22:57::SCWMssOS::lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_
TRACE::2025-02-18.20:22:57::SCWMssOS::0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_c
TRACE::2025-02-18.20:22:57::SCWMssOS::ortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o 
TRACE::2025-02-18.20:22:57::SCWMssOS::ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacp
TRACE::2025-02-18.20:22:57::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2025-02-18.20:22:57::SCWMssOS::gpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xg
TRACE::2025-02-18.20:22:57::SCWMssOS::piops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_
TRACE::2025-02-18.20:22:57::SCWMssOS::0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa
TRACE::2025-02-18.20:22:57::SCWMssOS::9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.
TRACE::2025-02-18.20:22:57::SCWMssOS::o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/x
TRACE::2025-02-18.20:22:57::SCWMssOS::il_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/
TRACE::2025-02-18.20:22:57::SCWMssOS::lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_corte
TRACE::2025-02-18.20:22:57::SCWMssOS::xa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o p
TRACE::2025-02-18.20:22:57::SCWMssOS::s7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2025-02-18.20:22:57::SCWMssOS::selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/
TRACE::2025-02-18.20:22:57::SCWMssOS::xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2025-02-18.20:22:57::SCWMssOS::/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9
TRACE::2025-02-18.20:22:57::SCWMssOS::_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib
TRACE::2025-02-18.20:22:57::SCWMssOS::/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o p
TRACE::2025-02-18.20:22:57::SCWMssOS::s7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps
TRACE::2025-02-18.20:22:57::SCWMssOS::7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-02-18.20:22:57::SCWMssOS::'Finished building libraries'

TRACE::2025-02-18.20:22:57::SCWMssOS::Copying to export directory.
TRACE::2025-02-18.20:22:58::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-18.20:22:58::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-18.20:22:58::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-02-18.20:22:58::SCWSystem::Completed Processing the sysconfig DMA_Loopback_IRQ
LOG::2025-02-18.20:22:58::SCWPlatform::Completed generating the artifacts for system configuration DMA_Loopback_IRQ
TRACE::2025-02-18.20:22:58::SCWPlatform::Started preparing the platform 
TRACE::2025-02-18.20:22:58::SCWSystem::Writing the bif file for system config DMA_Loopback_IRQ
TRACE::2025-02-18.20:22:58::SCWSystem::dir created 
TRACE::2025-02-18.20:22:58::SCWSystem::Writing the bif 
TRACE::2025-02-18.20:22:58::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-18.20:22:58::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-18.20:22:58::SCWPlatform::Completed generating the platform
TRACE::2025-02-18.20:22:58::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:22:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:22:58::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:22:58::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:22:58::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:22:58::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:22:58::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:22:58::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:22:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:22:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:22:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:22:58::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:22:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:22:58::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2025-02-18.20:22:58::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:22:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:22:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:22:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:22:58::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:22:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:22:58::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2025-02-18.20:22:58::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:22:58::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Loopback_IRQ",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Loopback_IRQ",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vivado_2022.2/DMA_Loopback_IRQ/DMA_Loopback_IRQ_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Loopback_IRQ_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Loopback_IRQ",
	"systems":	[{
			"systemName":	"DMA_Loopback_IRQ",
			"systemDesc":	"DMA_Loopback_IRQ",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Loopback_IRQ",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-18.20:22:58::SCWPlatform::updated the xpfm file.
TRACE::2025-02-18.20:22:58::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:58::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:58::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:58::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:22:58::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:22:58::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:22:58::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:22:58::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:22:58::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:22:58::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:22:58::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2025-02-18.20:22:58::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:23:24::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:24::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:24::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:24::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:23:24::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:24::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:23:24::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:23:24::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:23:24::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:23:24::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:23:24::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2025-02-18.20:23:24::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::In reload Mss file.
TRACE::2025-02-18.20:23:25::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:23:25::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:23:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:23:25::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:23:25::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2025-02-18.20:23:25::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-18.20:23:25::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-18.20:23:25::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:23:25::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:23:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:23:25::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:23:25::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2025-02-18.20:23:25::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2025-02-18.20:23:25::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:23:25::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:23:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:23:25::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:23:25::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2025-02-18.20:23:25::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2025-02-18.20:23:25::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:23:25::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:23:25::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:23:25::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:23:25::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:23:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:23:25::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:23:25::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2025-02-18.20:23:25::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:23:25::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:23:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:23:25::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:23:25::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2025-02-18.20:23:25::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::In reload Mss file.
TRACE::2025-02-18.20:23:25::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:23:25::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:23:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:23:25::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:23:25::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2025-02-18.20:23:25::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system
TRACE::2025-02-18.20:23:25::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-18.20:23:25::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:23:25::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:23:25::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:23:25::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:23:25::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:23:25::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:23:25::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_10
TRACE::2025-02-18.20:23:25::SCWPlatform::Opened existing hwdb design_1_wrapper_10
TRACE::2025-02-18.20:23:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:23:25::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||

TRACE::2025-02-18.20:23:25::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:23:25::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:48:59::SCWPlatform::Clearing the existing platform
TRACE::2025-02-18.20:48:59::SCWSystem::Clearing the existing sysconfig
TRACE::2025-02-18.20:48:59::SCWBDomain::clearing the fsbl build
TRACE::2025-02-18.20:48:59::SCWSystem::Clearing the domains completed.
TRACE::2025-02-18.20:48:59::SCWPlatform::Clearing the opened hw db.
TRACE::2025-02-18.20:48:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:48:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:48:59::SCWPlatform:: Platform location is D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:48:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:48:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:48:59::SCWPlatform::Removing the HwDB with name D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:48:59::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:48:59::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:48:59::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:48:59::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:48:59::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:48:59::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:48:59::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-18.20:49:02::SCWPlatform::Opened new HwDB with name design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWReader::Active system found as  DMA_Loopback_IRQ
TRACE::2025-02-18.20:49:02::SCWReader::Handling sysconfig DMA_Loopback_IRQ
TRACE::2025-02-18.20:49:02::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-18.20:49:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-18.20:49:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:49:02::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:49:02::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:49:02::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:49:02::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:49:02::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:49:02::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:49:02::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system_1
TRACE::2025-02-18.20:49:02::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-18.20:49:02::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:49:02::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:49:02::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:49:02::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:49:02::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:49:02::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:49:02::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2025-02-18.20:49:02::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:49:02::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:49:02::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:49:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-18.20:49:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:49:02::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:49:02::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:49:02::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWReader::No isolation master present  
TRACE::2025-02-18.20:49:02::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-18.20:49:02::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-18.20:49:02::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:49:02::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:49:02::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:49:02::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:49:02::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:49:02::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2025-02-18.20:49:02::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-18.20:49:02::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:49:02::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:49:02::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:49:02::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-18.20:49:02::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:49:02::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:49:02::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:49:02::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWReader::No isolation master present  
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:49:02::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:49:02::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:49:02::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::In reload Mss file.
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:49:02::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:49:02::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:49:02::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2025-02-18.20:49:02::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-18.20:49:02::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.20:49:02::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.20:49:02::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.20:49:02::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.20:49:02::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.20:49:02::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.20:49:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.20:49:02::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.20:49:02::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.20:49:02::SCWMssOS::Removing the swdes entry for  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
LOG::2025-02-18.21:05:07::SCWPlatform::Started generating the artifacts platform DMA_Loopback_IRQ
TRACE::2025-02-18.21:05:07::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-18.21:05:07::SCWPlatform::Started generating the artifacts for system configuration DMA_Loopback_IRQ
LOG::2025-02-18.21:05:07::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-02-18.21:05:07::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-02-18.21:05:07::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-02-18.21:05:07::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2025-02-18.21:05:07::SCWSystem::Checking the domain standalone_domain
LOG::2025-02-18.21:05:07::SCWSystem::Not a boot domain 
LOG::2025-02-18.21:05:07::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-02-18.21:05:07::SCWDomain::Generating domain artifcats
TRACE::2025-02-18.21:05:07::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-18.21:05:07::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/export/DMA_Loopback_IRQ/sw/DMA_Loopback_IRQ/qemu/
TRACE::2025-02-18.21:05:07::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/export/DMA_Loopback_IRQ/sw/DMA_Loopback_IRQ/standalone_domain/qemu/
TRACE::2025-02-18.21:05:07::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-18.21:05:07::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:07::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:07::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:07::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.21:05:07::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:07::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.21:05:07::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.21:05:07::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.21:05:07::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.21:05:07::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.21:05:07::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.21:05:07::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.21:05:07::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.21:05:07::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.21:05:07::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_2
TRACE::2025-02-18.21:05:07::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-18.21:05:07::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.21:05:07::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-02-18.21:05:07::SCWMssOS::Mss edits present, copying mssfile into export location D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.21:05:07::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-18.21:05:07::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-18.21:05:07::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2025-02-18.21:05:07::SCWMssOS::skipping the bsp build ... 
TRACE::2025-02-18.21:05:07::SCWMssOS::Copying to export directory.
TRACE::2025-02-18.21:05:08::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-18.21:05:08::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-18.21:05:08::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-02-18.21:05:08::SCWSystem::Completed Processing the sysconfig DMA_Loopback_IRQ
LOG::2025-02-18.21:05:08::SCWPlatform::Completed generating the artifacts for system configuration DMA_Loopback_IRQ
TRACE::2025-02-18.21:05:08::SCWPlatform::Started preparing the platform 
TRACE::2025-02-18.21:05:08::SCWSystem::Writing the bif file for system config DMA_Loopback_IRQ
TRACE::2025-02-18.21:05:08::SCWSystem::dir created 
TRACE::2025-02-18.21:05:08::SCWSystem::Writing the bif 
TRACE::2025-02-18.21:05:08::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-18.21:05:08::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-18.21:05:08::SCWPlatform::Completed generating the platform
TRACE::2025-02-18.21:05:08::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.21:05:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.21:05:08::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.21:05:08::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.21:05:08::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.21:05:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-18.21:05:08::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-18.21:05:08::SCWMssOS::Commit changes completed.
TRACE::2025-02-18.21:05:08::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:08::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:08::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:08::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.21:05:08::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:08::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.21:05:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.21:05:08::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.21:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.21:05:08::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.21:05:08::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.21:05:08::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-18.21:05:08::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:08::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:08::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:08::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.21:05:08::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:08::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.21:05:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.21:05:08::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.21:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.21:05:08::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.21:05:08::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.21:05:08::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.21:05:08::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Loopback_IRQ",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Loopback_IRQ",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vivado_2022.2/DMA_Loopback_IRQ/DMA_Loopback_IRQ_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Loopback_IRQ_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Loopback_IRQ",
	"systems":	[{
			"systemName":	"DMA_Loopback_IRQ",
			"systemDesc":	"DMA_Loopback_IRQ",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Loopback_IRQ",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-18.21:05:08::SCWPlatform::updated the xpfm file.
TRACE::2025-02-18.21:05:08::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:08::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:08::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:08::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-18.21:05:08::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-18.21:05:08::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-18.21:05:08::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_16
TRACE::2025-02-18.21:05:08::SCWPlatform::Opened existing hwdb design_1_wrapper_16
TRACE::2025-02-18.21:05:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-18.21:05:08::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-18.21:05:08::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_2||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system_1||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/ps7_cortexa9_0/standalone_ps7_cortexa9_0/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_v1/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-18.21:05:08::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.14:53:44::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:44::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:44::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:44::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.14:53:44::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:44::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.14:53:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2025-02-19.14:53:47::SCWPlatform::Opened new HwDB with name design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWReader::Active system found as  DMA_Loopback_IRQ
TRACE::2025-02-19.14:53:47::SCWReader::Handling sysconfig DMA_Loopback_IRQ
TRACE::2025-02-19.14:53:47::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-19.14:53:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-19.14:53:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.14:53:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.14:53:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.14:53:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.14:53:47::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.14:53:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.14:53:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2025-02-19.14:53:47::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2025-02-19.14:53:47::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-19.14:53:47::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.14:53:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.14:53:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.14:53:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS:: library already available in sw design:  xilffs:4.8
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.14:53:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.14:53:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.14:53:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2025-02-19.14:53:47::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.14:53:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.14:53:47::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.14:53:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-19.14:53:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.14:53:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.14:53:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.14:53:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWReader::No isolation master present  
TRACE::2025-02-19.14:53:47::SCWDomain::checking for install qemu data   : 
TRACE::2025-02-19.14:53:47::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/
TRACE::2025-02-19.14:53:47::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2022.2/data/emulation/platforms/zynq/sw/a9_standalone/qemu/qemu_args.txt
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.14:53:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.14:53:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.14:53:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.14:53:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.14:53:47::SCWMssOS::No sw design opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS::mss exists loading the mss file  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS::Opened the sw design from mss  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS::Adding the swdes entry D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2025-02-19.14:53:47::SCWMssOS::updating the scw layer about changes
TRACE::2025-02-19.14:53:47::SCWMssOS::Opened the sw design.  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.14:53:47::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.14:53:47::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.14:53:47::SCWReader::Adding prebuilt librarypaths as   
TRACE::2025-02-19.14:53:47::SCWReader::Adding prebuilt incpaths  as   
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.14:53:47::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.14:53:47::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.14:53:47::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.14:53:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.14:53:47::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.14:53:47::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.14:53:47::SCWReader::No isolation master present  
TRACE::2025-02-19.14:53:47::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl & make clean
TRACE::2025-02-19.14:53:48::SCWBDomain::rm -rf  sd.o  nand.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  nor.o  qspi.o  rsa.o  ps7_init.o  pcap.o  fsbl_handoff.o zynq
TRACE::2025-02-19.14:53:48::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/lib/libxil.a fsbl.elf *.o

TRACE::2025-02-19.14:53:48::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp & make clean
TRACE::2025-02-19.14:53:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s clean 

TRACE::2025-02-19.14:53:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2025-02-19.14:53:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2025-02-19.14:53:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2025-02-19.14:53:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2025-02-19.14:53:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2025-02-19.14:53:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s clean 

TRACE::2025-02-19.14:53:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s clean 

TRACE::2025-02-19.14:53:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s clean 

TRACE::2025-02-19.14:53:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2025-02-19.14:53:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2025-02-19.14:53:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s clean 

TRACE::2025-02-19.14:53:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2025-02-19.14:53:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2025-02-19.14:53:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2025-02-19.14:53:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2025-02-19.14:53:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s clean 

TRACE::2025-02-19.14:53:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s clean 

TRACE::2025-02-19.14:53:51::SCWBDomain::rm -f ps7_cortexa9_0/lib/libxil.a

TRACE::2025-02-19.14:53:51::SCWMssOS::cleaning the bsp 
TRACE::2025-02-19.14:53:51::SCWMssOS::System Command Ran  D: & cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp & make clean 
TRACE::2025-02-19.14:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s clean 

TRACE::2025-02-19.14:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s clean 

TRACE::2025-02-19.14:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s clean 

TRACE::2025-02-19.14:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s clean 

TRACE::2025-02-19.14:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s clean 

TRACE::2025-02-19.14:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s clean 

TRACE::2025-02-19.14:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s clean 

TRACE::2025-02-19.14:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s clean 

TRACE::2025-02-19.14:53:51::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s clean 

TRACE::2025-02-19.14:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s clean 

TRACE::2025-02-19.14:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s clean 

TRACE::2025-02-19.14:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s clean 

TRACE::2025-02-19.14:53:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s clean 

TRACE::2025-02-19.14:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s clean 

TRACE::2025-02-19.14:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s clean 

TRACE::2025-02-19.14:53:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s clean 

TRACE::2025-02-19.14:53:53::SCWMssOS::rm -f ps7_cortexa9_0/lib/libxil.a

LOG::2025-02-19.15:16:36::SCWPlatform::Started generating the artifacts platform DMA_Loopback_IRQ
TRACE::2025-02-19.15:16:36::SCWPlatform::Sanity checking of platform is completed
LOG::2025-02-19.15:16:36::SCWPlatform::Started generating the artifacts for system configuration DMA_Loopback_IRQ
LOG::2025-02-19.15:16:36::SCWSystem::Checking the domain zynq_fsbl
LOG::2025-02-19.15:16:36::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2025-02-19.15:16:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-02-19.15:16:36::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2025-02-19.15:16:36::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:16:36::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:16:36::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:16:36::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.15:16:36::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:16:36::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.15:16:36::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.15:16:36::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.15:16:36::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.15:16:36::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.15:16:36::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.15:16:36::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.15:16:36::SCWBDomain::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp
TRACE::2025-02-19.15:16:36::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-19.15:16:36::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2025-02-19.15:16:36::SCWBDomain::System Command Ran  D:&  cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl& make -C  zynq_fsbl_bsp & make 
TRACE::2025-02-19.15:16:37::SCWBDomain::make: Entering directory 'D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_f
TRACE::2025-02-19.15:16:37::SCWBDomain::sbl_bsp'

TRACE::2025-02-19.15:16:37::SCWBDomain::make --no-print-directory seq_libs

TRACE::2025-02-19.15:16:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-19.15:16:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.15:16:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.15:16:37::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-19.15:16:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-19.15:16:37::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-19.15:16:37::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-19.15:16:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-19.15:16:37::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-19.15:16:37::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-19.15:16:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.15:16:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.15:16:37::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-19.15:16:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-19.15:16:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.15:16:37::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.15:16:37::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-19.15:16:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.15:16:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.15:16:37::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-19.15:16:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.15:16:37::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.15:16:37::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-19.15:16:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-19.15:16:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-19.15:16:37::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-19.15:16:37::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-19.15:16:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:37::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:37::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:37::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-19.15:16:37::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.15:16:37::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.15:16:37::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-19.15:16:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-19.15:16:38::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-19.15:16:38::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-19.15:16:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.15:16:38::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.15:16:38::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-19.15:16:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.15:16:38::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.15:16:38::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-19.15:16:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:38::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-19.15:16:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:38::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-19.15:16:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:38::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:38::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:38::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-19.15:16:38::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.15:16:38::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.15:16:38::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:38::SCWBDomain::'Finished building libraries sequentially.'

TRACE::2025-02-19.15:16:38::SCWBDomain::make -j 6 --no-print-directory par_libs

TRACE::2025-02-19.15:16:38::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.15:16:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.15:16:39::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-19.15:16:39::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-19.15:16:39::SCWBDomain::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-19.15:16:39::SCWBDomain::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-19.15:16:39::SCWBDomain::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.15:16:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.15:16:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.15:16:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.15:16:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.15:16:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.15:16:39::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.15:16:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.15:16:39::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-19.15:16:39::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-19.15:16:39::SCWBDomain::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.15:16:39::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.15:16:39::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-19.15:16:39::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-19.15:16:39::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.15:16:39::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.15:16:39::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.15:16:39::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.15:16:39::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:39::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:39::SCWBDomain::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.15:16:39::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.15:16:39::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-02-19.15:16:39::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-02-19.15:16:39::SCWBDomain:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-19.15:16:39::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-19.15:16:39::SCWBDomain::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:39::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-19.15:16:39::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-19.15:16:39::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-19.15:16:39::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-19.15:16:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.15:16:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.15:16:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-19.15:16:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-19.15:16:41::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-19.15:16:41::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-19.15:16:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.15:16:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.15:16:41::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-19.15:16:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.15:16:41::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.15:16:41::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:41::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-19.15:16:41::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.15:16:41::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.15:16:41::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-19.15:16:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.15:16:42::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.15:16:42::SCWBDomain::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:42::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-19.15:16:42::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.15:16:42::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.15:16:42::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-19.15:16:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-02-19.15:16:43::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-02-19.15:16:43::SCWBDomain::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:43::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-19.15:16:43::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.15:16:43::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.15:16:43::SCWBDomain::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-19.15:16:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.15:16:44::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.15:16:44::SCWBDomain::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-19.15:16:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-19.15:16:44::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-19.15:16:44::SCWBDomain::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:44::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-19.15:16:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.15:16:44::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.15:16:44::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_8/src"

TRACE::2025-02-19.15:16:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.15:16:45::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.15:16:45::SCWBDomain::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:48::SCWBDomain::'Finished building libraries parallelly.'

TRACE::2025-02-19.15:16:48::SCWBDomain::make --no-print-directory archive

TRACE::2025-02-19.15:16:48::SCWBDomain::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-02-19.15:16:48::SCWBDomain::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-02-19.15:16:48::SCWBDomain::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-02-19.15:16:48::SCWBDomain::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2025-02-19.15:16:48::SCWBDomain::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2025-02-19.15:16:48::SCWBDomain:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2025-02-19.15:16:48::SCWBDomain::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2025-02-19.15:16:48::SCWBDomain::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2025-02-19.15:16:48::SCWBDomain::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-02-19.15:16:48::SCWBDomain::dring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/
TRACE::2025-02-19.15:16:48::SCWBDomain::lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_
TRACE::2025-02-19.15:16:48::SCWBDomain::0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_c
TRACE::2025-02-19.15:16:48::SCWBDomain::ortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o 
TRACE::2025-02-19.15:16:48::SCWBDomain::ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacp
TRACE::2025-02-19.15:16:48::SCWBDomain::s_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2025-02-19.15:16:48::SCWBDomain::gpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xg
TRACE::2025-02-19.15:16:48::SCWBDomain::piops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_
TRACE::2025-02-19.15:16:48::SCWBDomain::0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa
TRACE::2025-02-19.15:16:48::SCWBDomain::9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.
TRACE::2025-02-19.15:16:48::SCWBDomain::o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/x
TRACE::2025-02-19.15:16:48::SCWBDomain::il_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/
TRACE::2025-02-19.15:16:48::SCWBDomain::lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_corte
TRACE::2025-02-19.15:16:48::SCWBDomain::xa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o p
TRACE::2025-02-19.15:16:48::SCWBDomain::s7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2025-02-19.15:16:48::SCWBDomain::selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/
TRACE::2025-02-19.15:16:48::SCWBDomain::xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2025-02-19.15:16:48::SCWBDomain::/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9
TRACE::2025-02-19.15:16:48::SCWBDomain::_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib
TRACE::2025-02-19.15:16:48::SCWBDomain::/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o p
TRACE::2025-02-19.15:16:48::SCWBDomain::s7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps
TRACE::2025-02-19.15:16:48::SCWBDomain::7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-02-19.15:16:49::SCWBDomain::'Finished building libraries'

TRACE::2025-02-19.15:16:49::SCWBDomain::make: Leaving directory 'D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fs
TRACE::2025-02-19.15:16:49::SCWBDomain::bl_bsp'

TRACE::2025-02-19.15:16:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2025-02-19.15:16:49::SCWBDomain::exa9_0/include -I.

TRACE::2025-02-19.15:16:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-19.15:16:49::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-19.15:16:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c image_mover.c -o image_mover.o -Izynq
TRACE::2025-02-19.15:16:49::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-19.15:16:49::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-19.15:16:49::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-19.15:16:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2025-02-19.15:16:50::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-19.15:16:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-19.15:16:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-19.15:16:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-19.15:16:50::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-19.15:16:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2025-02-19.15:16:50::SCWBDomain::rtexa9_0/include -I.

TRACE::2025-02-19.15:16:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-19.15:16:50::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-19.15:16:50::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2025-02-19.15:16:50::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-19.15:16:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2025-02-19.15:16:51::SCWBDomain::cortexa9_0/include -I.

TRACE::2025-02-19.15:16:51::SCWBDomain::arm-none-eabi-gcc  -O2 -c -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard  -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2025-02-19.15:16:51::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2025-02-19.15:16:51::SCWBDomain::arm-none-eabi-gcc -o fsbl.elf fsbl_handoff.o fsbl_hooks.o image_mover.o main.o md5.o nand.o nor.o pcap.o ps7_init.o qspi.o rsa.
TRACE::2025-02-19.15:16:51::SCWBDomain::o sd.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -Wl,-build-id
TRACE::2025-02-19.15:16:51::SCWBDomain::=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-
TRACE::2025-02-19.15:16:51::SCWBDomain::group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                  -Wl,--gc-sections -Lzynq_fsbl_bsp/ps
TRACE::2025-02-19.15:16:51::SCWBDomain::7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2025-02-19.15:16:52::SCWSystem::Checking the domain standalone_domain
LOG::2025-02-19.15:16:52::SCWSystem::Not a boot domain 
LOG::2025-02-19.15:16:52::SCWSystem::Started Processing the domain standalone_domain
TRACE::2025-02-19.15:16:52::SCWDomain::Generating domain artifcats
TRACE::2025-02-19.15:16:52::SCWMssOS::Generating standalone artifcats
TRACE::2025-02-19.15:16:52::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/export/DMA_Loopback_IRQ/sw/DMA_Loopback_IRQ/qemu/
TRACE::2025-02-19.15:16:52::SCWMssOS::Copying the qemu file from  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt To D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/export/DMA_Loopback_IRQ/sw/DMA_Loopback_IRQ/standalone_domain/qemu/
TRACE::2025-02-19.15:16:52::SCWMssOS:: Copying the user libraries. 
TRACE::2025-02-19.15:16:52::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:16:52::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:16:52::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:16:52::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.15:16:52::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:16:52::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.15:16:52::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.15:16:52::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.15:16:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.15:16:52::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.15:16:52::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.15:16:52::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.15:16:52::SCWMssOS::Completed writing the mss file at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2025-02-19.15:16:52::SCWMssOS::Mss edits present, copying mssfile into export location D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.15:16:52::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2025-02-19.15:16:52::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2025-02-19.15:16:52::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2025-02-19.15:16:52::SCWMssOS::doing bsp build ... 
TRACE::2025-02-19.15:16:52::SCWMssOS::System Command Ran  D: & cd  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2025-02-19.15:16:52::SCWMssOS::make --no-print-directory seq_libs

TRACE::2025-02-19.15:16:52::SCWMssOS::'Finished building libraries sequentially.'

TRACE::2025-02-19.15:16:52::SCWMssOS::make -j 6 --no-print-directory par_libs

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.15:16:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.15:16:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2025-02-19.15:16:52::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2025-02-19.15:16:52::SCWMssOS::ard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-e
TRACE::2025-02-19.15:16:52::SCWMssOS::abi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=har
TRACE::2025-02-19.15:16:52::SCWMssOS::d -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.15:16:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.15:16:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.15:16:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.15:16:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.15:16:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.15:16:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.15:16:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.15:16:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2025-02-19.15:16:52::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2025-02-19.15:16:52::SCWMssOS::startfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.15:16:52::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.15:16:52::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-19.15:16:52::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-19.15:16:52::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.15:16:52::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.15:16:52::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.15:16:52::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.15:16:52::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:52::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-19.15:16:52::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2025-02-19.15:16:52::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2025-02-19.15:16:52::SCWMssOS::artfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_15/src"

TRACE::2025-02-19.15:16:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_15/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.15:16:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.15:16:53::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src"

TRACE::2025-02-19.15:16:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2025-02-19.15:16:53::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2025-02-19.15:16:53::SCWMssOS:: -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src"

TRACE::2025-02-19.15:16:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2025-02-19.15:16:53::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2025-02-19.15:16:53::SCWMssOS::nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_2/src"

TRACE::2025-02-19.15:16:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-19.15:16:53::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-19.15:16:53::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_7/src"

TRACE::2025-02-19.15:16:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_8/src"

TRACE::2025-02-19.15:16:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.15:16:53::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.15:16:53::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_8/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-19.15:16:53::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-19.15:16:53::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_17/src"

TRACE::2025-02-19.15:16:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_17/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.15:16:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.15:16:53::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:53::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_10/src"

TRACE::2025-02-19.15:16:53::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_10/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.15:16:53::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.15:16:53::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v5_0/src"

TRACE::2025-02-19.15:16:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v5_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.15:16:54::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.15:16:54::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:54::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_4/src"

TRACE::2025-02-19.15:16:54::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2025-02-19.15:16:54::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2025-02-19.15:16:54::SCWMssOS::rtfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:55::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_4/src"

TRACE::2025-02-19.15:16:55::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.15:16:55::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.15:16:55::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v4_0/src"

TRACE::2025-02-19.15:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v4_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2025-02-19.15:16:56::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2025-02-19.15:16:56::SCWMssOS::les -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v8_0/src"

TRACE::2025-02-19.15:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v8_0/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2025-02-19.15:16:56::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2025-02-19.15:16:56::SCWMssOS::tartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:56::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_11/src"

TRACE::2025-02-19.15:16:56::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2025-02-19.15:16:56::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2025-02-19.15:16:56::SCWMssOS::tfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_7/src"

TRACE::2025-02-19.15:16:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2025-02-19.15:16:57::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2025-02-19.15:16:57::SCWMssOS::iles -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:16:57::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_6/src"

TRACE::2025-02-19.15:16:57::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2025-02-19.15:16:57::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2025-02-19.15:16:57::SCWMssOS::files -g -Wall -Wextra -fno-tree-loop-distribute-patterns"

TRACE::2025-02-19.15:17:02::SCWMssOS::'Finished building libraries parallelly.'

TRACE::2025-02-19.15:17:02::SCWMssOS::make --no-print-directory archive

TRACE::2025-02-19.15:17:02::SCWMssOS::arm-none-eabi-ar -r  ps7_cortexa9_0/lib/libxil.a ps7_cortexa9_0/lib/_exit.o ps7_cortexa9_0/lib/_open.o ps7_cortexa9_0/lib/_sbrk
TRACE::2025-02-19.15:17:02::SCWMssOS::.o ps7_cortexa9_0/lib/abort.o ps7_cortexa9_0/lib/asm_vectors.o ps7_cortexa9_0/lib/boot.o ps7_cortexa9_0/lib/close.o ps7_cortexa
TRACE::2025-02-19.15:17:02::SCWMssOS::9_0/lib/cpputest_time.o ps7_cortexa9_0/lib/cpu_init.o ps7_cortexa9_0/lib/errno.o ps7_cortexa9_0/lib/fcntl.o ps7_cortexa9_0/lib/
TRACE::2025-02-19.15:17:02::SCWMssOS::fstat.o ps7_cortexa9_0/lib/getpid.o ps7_cortexa9_0/lib/inbyte.o ps7_cortexa9_0/lib/isatty.o ps7_cortexa9_0/lib/kill.o ps7_corte
TRACE::2025-02-19.15:17:02::SCWMssOS::xa9_0/lib/lseek.o ps7_cortexa9_0/lib/open.o ps7_cortexa9_0/lib/outbyte.o ps7_cortexa9_0/lib/print.o ps7_cortexa9_0/lib/putnum.o
TRACE::2025-02-19.15:17:02::SCWMssOS:: ps7_cortexa9_0/lib/read.o ps7_cortexa9_0/lib/sbrk.o ps7_cortexa9_0/lib/sleep.o ps7_cortexa9_0/lib/time.o ps7_cortexa9_0/lib/tr
TRACE::2025-02-19.15:17:02::SCWMssOS::anslation_table.o ps7_cortexa9_0/lib/unlink.o ps7_cortexa9_0/lib/usleep.o ps7_cortexa9_0/lib/vectors.o ps7_cortexa9_0/lib/write
TRACE::2025-02-19.15:17:02::SCWMssOS::.o ps7_cortexa9_0/lib/xadcps.o ps7_cortexa9_0/lib/xadcps_g.o ps7_cortexa9_0/lib/xadcps_intr.o ps7_cortexa9_0/lib/xadcps_selftes
TRACE::2025-02-19.15:17:02::SCWMssOS::t.o ps7_cortexa9_0/lib/xadcps_sinit.o ps7_cortexa9_0/lib/xaxidma.o ps7_cortexa9_0/lib/xaxidma_bd.o ps7_cortexa9_0/lib/xaxidma_b
TRACE::2025-02-19.15:17:02::SCWMssOS::dring.o ps7_cortexa9_0/lib/xaxidma_g.o ps7_cortexa9_0/lib/xaxidma_selftest.o ps7_cortexa9_0/lib/xaxidma_sinit.o ps7_cortexa9_0/
TRACE::2025-02-19.15:17:02::SCWMssOS::lib/xcoresightpsdcc.o ps7_cortexa9_0/lib/xdevcfg.o ps7_cortexa9_0/lib/xdevcfg_g.o ps7_cortexa9_0/lib/xdevcfg_hw.o ps7_cortexa9_
TRACE::2025-02-19.15:17:02::SCWMssOS::0/lib/xdevcfg_intr.o ps7_cortexa9_0/lib/xdevcfg_selftest.o ps7_cortexa9_0/lib/xdevcfg_sinit.o ps7_cortexa9_0/lib/xdmaps.o ps7_c
TRACE::2025-02-19.15:17:02::SCWMssOS::ortexa9_0/lib/xdmaps_g.o ps7_cortexa9_0/lib/xdmaps_hw.o ps7_cortexa9_0/lib/xdmaps_selftest.o ps7_cortexa9_0/lib/xdmaps_sinit.o 
TRACE::2025-02-19.15:17:02::SCWMssOS::ps7_cortexa9_0/lib/xemacps.o ps7_cortexa9_0/lib/xemacps_bdring.o ps7_cortexa9_0/lib/xemacps_control.o ps7_cortexa9_0/lib/xemacp
TRACE::2025-02-19.15:17:02::SCWMssOS::s_g.o ps7_cortexa9_0/lib/xemacps_hw.o ps7_cortexa9_0/lib/xemacps_intr.o ps7_cortexa9_0/lib/xemacps_sinit.o ps7_cortexa9_0/lib/x
TRACE::2025-02-19.15:17:02::SCWMssOS::gpiops.o ps7_cortexa9_0/lib/xgpiops_g.o ps7_cortexa9_0/lib/xgpiops_hw.o ps7_cortexa9_0/lib/xgpiops_intr.o ps7_cortexa9_0/lib/xg
TRACE::2025-02-19.15:17:02::SCWMssOS::piops_selftest.o ps7_cortexa9_0/lib/xgpiops_sinit.o ps7_cortexa9_0/lib/xil-crt0.o ps7_cortexa9_0/lib/xil_assert.o ps7_cortexa9_
TRACE::2025-02-19.15:17:02::SCWMssOS::0/lib/xil_cache.o ps7_cortexa9_0/lib/xil_clocking.o ps7_cortexa9_0/lib/xil_exception.o ps7_cortexa9_0/lib/xil_mem.o ps7_cortexa
TRACE::2025-02-19.15:17:02::SCWMssOS::9_0/lib/xil_misc_psreset_api.o ps7_cortexa9_0/lib/xil_mmu.o ps7_cortexa9_0/lib/xil_printf.o ps7_cortexa9_0/lib/xil_sleepcommon.
TRACE::2025-02-19.15:17:02::SCWMssOS::o ps7_cortexa9_0/lib/xil_sleeptimer.o ps7_cortexa9_0/lib/xil_spinlock.o ps7_cortexa9_0/lib/xil_testcache.o ps7_cortexa9_0/lib/x
TRACE::2025-02-19.15:17:02::SCWMssOS::il_testio.o ps7_cortexa9_0/lib/xil_testmem.o ps7_cortexa9_0/lib/xil_util.o ps7_cortexa9_0/lib/xinterrupt_wrap.o ps7_cortexa9_0/
TRACE::2025-02-19.15:17:02::SCWMssOS::lib/xl2cc_counter.o ps7_cortexa9_0/lib/xplatform_info.o ps7_cortexa9_0/lib/xpm_counter.o ps7_cortexa9_0/lib/xscugic.o ps7_corte
TRACE::2025-02-19.15:17:02::SCWMssOS::xa9_0/lib/xscugic_g.o ps7_cortexa9_0/lib/xscugic_hw.o ps7_cortexa9_0/lib/xscugic_intr.o ps7_cortexa9_0/lib/xscugic_selftest.o p
TRACE::2025-02-19.15:17:02::SCWMssOS::s7_cortexa9_0/lib/xscugic_sinit.o ps7_cortexa9_0/lib/xscutimer.o ps7_cortexa9_0/lib/xscutimer_g.o ps7_cortexa9_0/lib/xscutimer_
TRACE::2025-02-19.15:17:02::SCWMssOS::selftest.o ps7_cortexa9_0/lib/xscutimer_sinit.o ps7_cortexa9_0/lib/xscuwdt.o ps7_cortexa9_0/lib/xscuwdt_g.o ps7_cortexa9_0/lib/
TRACE::2025-02-19.15:17:02::SCWMssOS::xscuwdt_selftest.o ps7_cortexa9_0/lib/xscuwdt_sinit.o ps7_cortexa9_0/lib/xsdps.o ps7_cortexa9_0/lib/xsdps_card.o ps7_cortexa9_0
TRACE::2025-02-19.15:17:02::SCWMssOS::/lib/xsdps_g.o ps7_cortexa9_0/lib/xsdps_host.o ps7_cortexa9_0/lib/xsdps_options.o ps7_cortexa9_0/lib/xsdps_sinit.o ps7_cortexa9
TRACE::2025-02-19.15:17:02::SCWMssOS::_0/lib/xtime_l.o ps7_cortexa9_0/lib/xuartps.o ps7_cortexa9_0/lib/xuartps_g.o ps7_cortexa9_0/lib/xuartps_hw.o ps7_cortexa9_0/lib
TRACE::2025-02-19.15:17:02::SCWMssOS::/xuartps_intr.o ps7_cortexa9_0/lib/xuartps_options.o ps7_cortexa9_0/lib/xuartps_selftest.o ps7_cortexa9_0/lib/xuartps_sinit.o p
TRACE::2025-02-19.15:17:02::SCWMssOS::s7_cortexa9_0/lib/xusbps.o ps7_cortexa9_0/lib/xusbps_endpoint.o ps7_cortexa9_0/lib/xusbps_g.o ps7_cortexa9_0/lib/xusbps_hw.o ps
TRACE::2025-02-19.15:17:02::SCWMssOS::7_cortexa9_0/lib/xusbps_intr.o ps7_cortexa9_0/lib/xusbps_sinit.o

TRACE::2025-02-19.15:17:02::SCWMssOS::'Finished building libraries'

TRACE::2025-02-19.15:17:03::SCWMssOS::Copying to export directory.
TRACE::2025-02-19.15:17:04::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2025-02-19.15:17:04::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2025-02-19.15:17:04::SCWSystem::Completed Processing the domain standalone_domain
LOG::2025-02-19.15:17:04::SCWSystem::Completed Processing the sysconfig DMA_Loopback_IRQ
LOG::2025-02-19.15:17:04::SCWPlatform::Completed generating the artifacts for system configuration DMA_Loopback_IRQ
TRACE::2025-02-19.15:17:04::SCWPlatform::Started preparing the platform 
TRACE::2025-02-19.15:17:04::SCWSystem::Writing the bif file for system config DMA_Loopback_IRQ
TRACE::2025-02-19.15:17:04::SCWSystem::dir created 
TRACE::2025-02-19.15:17:04::SCWSystem::Writing the bif 
TRACE::2025-02-19.15:17:04::SCWPlatform::Started writing the spfm file 
TRACE::2025-02-19.15:17:04::SCWPlatform::Started writing the xpfm file 
TRACE::2025-02-19.15:17:04::SCWPlatform::Completed generating the platform
TRACE::2025-02-19.15:17:04::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.15:17:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.15:17:04::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.15:17:04::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.15:17:04::SCWMssOS::Saving the mss changes D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.15:17:04::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2025-02-19.15:17:04::SCWMssOS::Completed writemss as part of save.
TRACE::2025-02-19.15:17:04::SCWMssOS::Commit changes completed.
TRACE::2025-02-19.15:17:04::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:17:04::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:17:04::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:17:04::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.15:17:04::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:17:04::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.15:17:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.15:17:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.15:17:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.15:17:04::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.15:17:04::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.15:17:04::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2025-02-19.15:17:04::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:17:04::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:17:04::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:17:04::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.15:17:04::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:17:04::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.15:17:04::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.15:17:04::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.15:17:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.15:17:04::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.15:17:04::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.15:17:04::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.15:17:04::SCWWriter::formatted JSON is {
	"platformName":	"DMA_Loopback_IRQ",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"DMA_Loopback_IRQ",
	"platHandOff":	"D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vivado_2022.2/DMA_Loopback_IRQ/DMA_Loopback_IRQ_v1.xsa",
	"platIntHandOff":	"<platformDir>/hw/DMA_Loopback_IRQ_v1.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"DMA_Loopback_IRQ",
	"systems":	[{
			"systemName":	"DMA_Loopback_IRQ",
			"systemDesc":	"DMA_Loopback_IRQ",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"DMA_Loopback_IRQ",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"b22dbdfd71a9fb0c1aad0532cbf3ae70",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.8", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu_args.txt",
					"qemuData":	"<platformDir>/resources/DMA_Loopback_IRQ/standalone_domain/qemu",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"8.0",
					"mssFile":	"",
					"md5Digest":	"e4ffde8a564b348ff186b5c448ec53f0",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2025-02-19.15:17:04::SCWPlatform::updated the xpfm file.
TRACE::2025-02-19.15:17:06::SCWPlatform::Trying to open the hw design at D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:17:06::SCWPlatform::DSA given D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:17:06::SCWPlatform::DSA absoulate path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:17:06::SCWPlatform::DSA directory D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw
TRACE::2025-02-19.15:17:06::SCWPlatform:: Platform Path D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/hw/DMA_Loopback_IRQ_v1.xsa
TRACE::2025-02-19.15:17:06::SCWPlatform:: Unique name xilinx:cora-z7-07s::0.0
TRACE::2025-02-19.15:17:06::SCWPlatform::Trying to set the existing hwdb with name design_1_wrapper_1
TRACE::2025-02-19.15:17:06::SCWPlatform::Opened existing hwdb design_1_wrapper_1
TRACE::2025-02-19.15:17:06::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2025-02-19.15:17:06::SCWMssOS::Checking the sw design at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2025-02-19.15:17:06::SCWMssOS::DEBUG:  swdes dump  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2025-02-19.15:17:06::SCWMssOS::Sw design exists and opened at  D:/Yannos/FILES/PROGRAMS/FPGA/SoC/DMA_Loopback/designs/vitis_2022.2/DMA_Loopback_IRQ/ps7_cortexa9_0/standalone_domain/bsp/system.mss
