# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/IF.v" \
"../../../../project_1.srcs/sources_1/new/adder.v" \
"../../../../project_1.srcs/sources_1/new/control_pc.v" \
"../../../../project_1.srcs/sources_1/new/prog_mem.v" \
"../../../IF_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
