
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//chrt_gcc_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401700 <.init>:
  401700:	stp	x29, x30, [sp, #-16]!
  401704:	mov	x29, sp
  401708:	bl	4025b4 <ferror@plt+0xa14>
  40170c:	ldp	x29, x30, [sp], #16
  401710:	ret

Disassembly of section .plt:

0000000000401720 <memcpy@plt-0x20>:
  401720:	stp	x16, x30, [sp, #-16]!
  401724:	adrp	x16, 416000 <ferror@plt+0x14460>
  401728:	ldr	x17, [x16, #4088]
  40172c:	add	x16, x16, #0xff8
  401730:	br	x17
  401734:	nop
  401738:	nop
  40173c:	nop

0000000000401740 <memcpy@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x15460>
  401744:	ldr	x17, [x16]
  401748:	add	x16, x16, #0x0
  40174c:	br	x17

0000000000401750 <_exit@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x15460>
  401754:	ldr	x17, [x16, #8]
  401758:	add	x16, x16, #0x8
  40175c:	br	x17

0000000000401760 <strtoul@plt>:
  401760:	adrp	x16, 417000 <ferror@plt+0x15460>
  401764:	ldr	x17, [x16, #16]
  401768:	add	x16, x16, #0x10
  40176c:	br	x17

0000000000401770 <strlen@plt>:
  401770:	adrp	x16, 417000 <ferror@plt+0x15460>
  401774:	ldr	x17, [x16, #24]
  401778:	add	x16, x16, #0x18
  40177c:	br	x17

0000000000401780 <fputs@plt>:
  401780:	adrp	x16, 417000 <ferror@plt+0x15460>
  401784:	ldr	x17, [x16, #32]
  401788:	add	x16, x16, #0x20
  40178c:	br	x17

0000000000401790 <exit@plt>:
  401790:	adrp	x16, 417000 <ferror@plt+0x15460>
  401794:	ldr	x17, [x16, #40]
  401798:	add	x16, x16, #0x28
  40179c:	br	x17

00000000004017a0 <dup@plt>:
  4017a0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017a4:	ldr	x17, [x16, #48]
  4017a8:	add	x16, x16, #0x30
  4017ac:	br	x17

00000000004017b0 <strtod@plt>:
  4017b0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017b4:	ldr	x17, [x16, #56]
  4017b8:	add	x16, x16, #0x38
  4017bc:	br	x17

00000000004017c0 <sprintf@plt>:
  4017c0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017c4:	ldr	x17, [x16, #64]
  4017c8:	add	x16, x16, #0x40
  4017cc:	br	x17

00000000004017d0 <putc@plt>:
  4017d0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017d4:	ldr	x17, [x16, #72]
  4017d8:	add	x16, x16, #0x48
  4017dc:	br	x17

00000000004017e0 <opendir@plt>:
  4017e0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017e4:	ldr	x17, [x16, #80]
  4017e8:	add	x16, x16, #0x50
  4017ec:	br	x17

00000000004017f0 <__cxa_atexit@plt>:
  4017f0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4017f4:	ldr	x17, [x16, #88]
  4017f8:	add	x16, x16, #0x58
  4017fc:	br	x17

0000000000401800 <fputc@plt>:
  401800:	adrp	x16, 417000 <ferror@plt+0x15460>
  401804:	ldr	x17, [x16, #96]
  401808:	add	x16, x16, #0x60
  40180c:	br	x17

0000000000401810 <snprintf@plt>:
  401810:	adrp	x16, 417000 <ferror@plt+0x15460>
  401814:	ldr	x17, [x16, #104]
  401818:	add	x16, x16, #0x68
  40181c:	br	x17

0000000000401820 <localeconv@plt>:
  401820:	adrp	x16, 417000 <ferror@plt+0x15460>
  401824:	ldr	x17, [x16, #112]
  401828:	add	x16, x16, #0x70
  40182c:	br	x17

0000000000401830 <fileno@plt>:
  401830:	adrp	x16, 417000 <ferror@plt+0x15460>
  401834:	ldr	x17, [x16, #120]
  401838:	add	x16, x16, #0x78
  40183c:	br	x17

0000000000401840 <fclose@plt>:
  401840:	adrp	x16, 417000 <ferror@plt+0x15460>
  401844:	ldr	x17, [x16, #128]
  401848:	add	x16, x16, #0x80
  40184c:	br	x17

0000000000401850 <getpid@plt>:
  401850:	adrp	x16, 417000 <ferror@plt+0x15460>
  401854:	ldr	x17, [x16, #136]
  401858:	add	x16, x16, #0x88
  40185c:	br	x17

0000000000401860 <malloc@plt>:
  401860:	adrp	x16, 417000 <ferror@plt+0x15460>
  401864:	ldr	x17, [x16, #144]
  401868:	add	x16, x16, #0x90
  40186c:	br	x17

0000000000401870 <open@plt>:
  401870:	adrp	x16, 417000 <ferror@plt+0x15460>
  401874:	ldr	x17, [x16, #152]
  401878:	add	x16, x16, #0x98
  40187c:	br	x17

0000000000401880 <__strtol_internal@plt>:
  401880:	adrp	x16, 417000 <ferror@plt+0x15460>
  401884:	ldr	x17, [x16, #160]
  401888:	add	x16, x16, #0xa0
  40188c:	br	x17

0000000000401890 <strncmp@plt>:
  401890:	adrp	x16, 417000 <ferror@plt+0x15460>
  401894:	ldr	x17, [x16, #168]
  401898:	add	x16, x16, #0xa8
  40189c:	br	x17

00000000004018a0 <bindtextdomain@plt>:
  4018a0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018a4:	ldr	x17, [x16, #176]
  4018a8:	add	x16, x16, #0xb0
  4018ac:	br	x17

00000000004018b0 <__libc_start_main@plt>:
  4018b0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018b4:	ldr	x17, [x16, #184]
  4018b8:	add	x16, x16, #0xb8
  4018bc:	br	x17

00000000004018c0 <fgetc@plt>:
  4018c0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018c4:	ldr	x17, [x16, #192]
  4018c8:	add	x16, x16, #0xc0
  4018cc:	br	x17

00000000004018d0 <memset@plt>:
  4018d0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018d4:	ldr	x17, [x16, #200]
  4018d8:	add	x16, x16, #0xc8
  4018dc:	br	x17

00000000004018e0 <fdopen@plt>:
  4018e0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018e4:	ldr	x17, [x16, #208]
  4018e8:	add	x16, x16, #0xd0
  4018ec:	br	x17

00000000004018f0 <__strtoul_internal@plt>:
  4018f0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4018f4:	ldr	x17, [x16, #216]
  4018f8:	add	x16, x16, #0xd8
  4018fc:	br	x17

0000000000401900 <calloc@plt>:
  401900:	adrp	x16, 417000 <ferror@plt+0x15460>
  401904:	ldr	x17, [x16, #224]
  401908:	add	x16, x16, #0xe0
  40190c:	br	x17

0000000000401910 <readdir@plt>:
  401910:	adrp	x16, 417000 <ferror@plt+0x15460>
  401914:	ldr	x17, [x16, #232]
  401918:	add	x16, x16, #0xe8
  40191c:	br	x17

0000000000401920 <strdup@plt>:
  401920:	adrp	x16, 417000 <ferror@plt+0x15460>
  401924:	ldr	x17, [x16, #240]
  401928:	add	x16, x16, #0xf0
  40192c:	br	x17

0000000000401930 <closedir@plt>:
  401930:	adrp	x16, 417000 <ferror@plt+0x15460>
  401934:	ldr	x17, [x16, #248]
  401938:	add	x16, x16, #0xf8
  40193c:	br	x17

0000000000401940 <sched_get_priority_max@plt>:
  401940:	adrp	x16, 417000 <ferror@plt+0x15460>
  401944:	ldr	x17, [x16, #256]
  401948:	add	x16, x16, #0x100
  40194c:	br	x17

0000000000401950 <close@plt>:
  401950:	adrp	x16, 417000 <ferror@plt+0x15460>
  401954:	ldr	x17, [x16, #264]
  401958:	add	x16, x16, #0x108
  40195c:	br	x17

0000000000401960 <__gmon_start__@plt>:
  401960:	adrp	x16, 417000 <ferror@plt+0x15460>
  401964:	ldr	x17, [x16, #272]
  401968:	add	x16, x16, #0x110
  40196c:	br	x17

0000000000401970 <abort@plt>:
  401970:	adrp	x16, 417000 <ferror@plt+0x15460>
  401974:	ldr	x17, [x16, #280]
  401978:	add	x16, x16, #0x118
  40197c:	br	x17

0000000000401980 <textdomain@plt>:
  401980:	adrp	x16, 417000 <ferror@plt+0x15460>
  401984:	ldr	x17, [x16, #288]
  401988:	add	x16, x16, #0x120
  40198c:	br	x17

0000000000401990 <getopt_long@plt>:
  401990:	adrp	x16, 417000 <ferror@plt+0x15460>
  401994:	ldr	x17, [x16, #296]
  401998:	add	x16, x16, #0x128
  40199c:	br	x17

00000000004019a0 <execvp@plt>:
  4019a0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019a4:	ldr	x17, [x16, #304]
  4019a8:	add	x16, x16, #0x130
  4019ac:	br	x17

00000000004019b0 <getpriority@plt>:
  4019b0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019b4:	ldr	x17, [x16, #312]
  4019b8:	add	x16, x16, #0x138
  4019bc:	br	x17

00000000004019c0 <strcmp@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019c4:	ldr	x17, [x16, #320]
  4019c8:	add	x16, x16, #0x140
  4019cc:	br	x17

00000000004019d0 <warn@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019d4:	ldr	x17, [x16, #328]
  4019d8:	add	x16, x16, #0x148
  4019dc:	br	x17

00000000004019e0 <__ctype_b_loc@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019e4:	ldr	x17, [x16, #336]
  4019e8:	add	x16, x16, #0x150
  4019ec:	br	x17

00000000004019f0 <strtol@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15460>
  4019f4:	ldr	x17, [x16, #344]
  4019f8:	add	x16, x16, #0x158
  4019fc:	br	x17

0000000000401a00 <free@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a04:	ldr	x17, [x16, #352]
  401a08:	add	x16, x16, #0x160
  401a0c:	br	x17

0000000000401a10 <sched_get_priority_min@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a14:	ldr	x17, [x16, #360]
  401a18:	add	x16, x16, #0x168
  401a1c:	br	x17

0000000000401a20 <sched_getscheduler@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a24:	ldr	x17, [x16, #368]
  401a28:	add	x16, x16, #0x170
  401a2c:	br	x17

0000000000401a30 <nanosleep@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a34:	ldr	x17, [x16, #376]
  401a38:	add	x16, x16, #0x178
  401a3c:	br	x17

0000000000401a40 <vasprintf@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a44:	ldr	x17, [x16, #384]
  401a48:	add	x16, x16, #0x180
  401a4c:	br	x17

0000000000401a50 <strndup@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a54:	ldr	x17, [x16, #392]
  401a58:	add	x16, x16, #0x188
  401a5c:	br	x17

0000000000401a60 <strspn@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a64:	ldr	x17, [x16, #400]
  401a68:	add	x16, x16, #0x190
  401a6c:	br	x17

0000000000401a70 <strchr@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a74:	ldr	x17, [x16, #408]
  401a78:	add	x16, x16, #0x198
  401a7c:	br	x17

0000000000401a80 <sched_getparam@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a84:	ldr	x17, [x16, #416]
  401a88:	add	x16, x16, #0x1a0
  401a8c:	br	x17

0000000000401a90 <fflush@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15460>
  401a94:	ldr	x17, [x16, #424]
  401a98:	add	x16, x16, #0x1a8
  401a9c:	br	x17

0000000000401aa0 <dirfd@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401aa4:	ldr	x17, [x16, #432]
  401aa8:	add	x16, x16, #0x1b0
  401aac:	br	x17

0000000000401ab0 <warnx@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401ab4:	ldr	x17, [x16, #440]
  401ab8:	add	x16, x16, #0x1b8
  401abc:	br	x17

0000000000401ac0 <read@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401ac4:	ldr	x17, [x16, #448]
  401ac8:	add	x16, x16, #0x1c0
  401acc:	br	x17

0000000000401ad0 <dcgettext@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401ad4:	ldr	x17, [x16, #456]
  401ad8:	add	x16, x16, #0x1c8
  401adc:	br	x17

0000000000401ae0 <__isoc99_sscanf@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401ae4:	ldr	x17, [x16, #464]
  401ae8:	add	x16, x16, #0x1d0
  401aec:	br	x17

0000000000401af0 <errx@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401af4:	ldr	x17, [x16, #472]
  401af8:	add	x16, x16, #0x1d8
  401afc:	br	x17

0000000000401b00 <strcspn@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b04:	ldr	x17, [x16, #480]
  401b08:	add	x16, x16, #0x1e0
  401b0c:	br	x17

0000000000401b10 <openat@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b14:	ldr	x17, [x16, #488]
  401b18:	add	x16, x16, #0x1e8
  401b1c:	br	x17

0000000000401b20 <printf@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b24:	ldr	x17, [x16, #496]
  401b28:	add	x16, x16, #0x1f0
  401b2c:	br	x17

0000000000401b30 <__errno_location@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b34:	ldr	x17, [x16, #504]
  401b38:	add	x16, x16, #0x1f8
  401b3c:	br	x17

0000000000401b40 <syscall@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b44:	ldr	x17, [x16, #512]
  401b48:	add	x16, x16, #0x200
  401b4c:	br	x17

0000000000401b50 <fprintf@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b54:	ldr	x17, [x16, #520]
  401b58:	add	x16, x16, #0x208
  401b5c:	br	x17

0000000000401b60 <fgets@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b64:	ldr	x17, [x16, #528]
  401b68:	add	x16, x16, #0x210
  401b6c:	br	x17

0000000000401b70 <err@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b74:	ldr	x17, [x16, #536]
  401b78:	add	x16, x16, #0x218
  401b7c:	br	x17

0000000000401b80 <setlocale@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b84:	ldr	x17, [x16, #544]
  401b88:	add	x16, x16, #0x220
  401b8c:	br	x17

0000000000401b90 <__fxstatat@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15460>
  401b94:	ldr	x17, [x16, #552]
  401b98:	add	x16, x16, #0x228
  401b9c:	br	x17

0000000000401ba0 <ferror@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15460>
  401ba4:	ldr	x17, [x16, #560]
  401ba8:	add	x16, x16, #0x230
  401bac:	br	x17

Disassembly of section .text:

0000000000401bb0 <.text>:
  401bb0:	stp	x29, x30, [sp, #-176]!
  401bb4:	adrp	x2, 405000 <ferror@plt+0x3460>
  401bb8:	mov	x29, sp
  401bbc:	ldr	d0, [x2, #3216]
  401bc0:	stp	x19, x20, [sp, #16]
  401bc4:	mov	w19, w0
  401bc8:	mov	w0, #0x6                   	// #6
  401bcc:	stp	x21, x22, [sp, #32]
  401bd0:	mov	x21, x1
  401bd4:	adrp	x1, 405000 <ferror@plt+0x3460>
  401bd8:	add	x1, x1, #0x630
  401bdc:	stp	x23, x24, [sp, #48]
  401be0:	adrp	x20, 405000 <ferror@plt+0x3460>
  401be4:	stp	x25, x26, [sp, #64]
  401be8:	add	x20, x20, #0x468
  401bec:	add	x25, x21, w19, sxtw #3
  401bf0:	str	x27, [sp, #80]
  401bf4:	adrp	x23, 405000 <ferror@plt+0x3460>
  401bf8:	str	d0, [sp, #128]
  401bfc:	add	x23, x23, #0xc98
  401c00:	stp	xzr, xzr, [sp, #136]
  401c04:	adrp	x24, 405000 <ferror@plt+0x3460>
  401c08:	sub	x25, x25, #0x8
  401c0c:	stp	xzr, xzr, [sp, #152]
  401c10:	add	x22, x23, #0x18
  401c14:	add	x24, x24, #0x4b0
  401c18:	str	xzr, [sp, #168]
  401c1c:	bl	401b80 <setlocale@plt>
  401c20:	adrp	x1, 405000 <ferror@plt+0x3460>
  401c24:	add	x1, x1, #0x450
  401c28:	mov	x0, x20
  401c2c:	bl	4018a0 <bindtextdomain@plt>
  401c30:	mov	x0, x20
  401c34:	adrp	x20, 405000 <ferror@plt+0x3460>
  401c38:	bl	401980 <textdomain@plt>
  401c3c:	add	x20, x20, #0xa58
  401c40:	adrp	x0, 402000 <ferror@plt+0x460>
  401c44:	add	x0, x0, #0x7f8
  401c48:	bl	4051f0 <ferror@plt+0x3650>
  401c4c:	adrp	x1, 405000 <ferror@plt+0x3460>
  401c50:	add	x26, x1, #0x4c8
  401c54:	nop
  401c58:	mov	x3, x22
  401c5c:	mov	x2, x20
  401c60:	mov	x1, x21
  401c64:	mov	w0, w19
  401c68:	mov	x4, #0x0                   	// #0
  401c6c:	bl	401990 <getopt_long@plt>
  401c70:	cmn	w0, #0x1
  401c74:	b.eq	402248 <ferror@plt+0x6a8>  // b.none
  401c78:	cmp	w0, #0x64
  401c7c:	b.eq	4021b0 <ferror@plt+0x610>  // b.none
  401c80:	b.gt	401cac <ferror@plt+0x10c>
  401c84:	cmp	w0, #0x54
  401c88:	b.eq	40221c <ferror@plt+0x67c>  // b.none
  401c8c:	b.le	401d10 <ferror@plt+0x170>
  401c90:	cmp	w0, #0x61
  401c94:	b.eq	40220c <ferror@plt+0x66c>  // b.none
  401c98:	cmp	w0, #0x62
  401c9c:	b.ne	401cd8 <ferror@plt+0x138>  // b.any
  401ca0:	mov	w0, #0x3                   	// #3
  401ca4:	str	w0, [sp, #132]
  401ca8:	b	401c58 <ferror@plt+0xb8>
  401cac:	cmp	w0, #0x6f
  401cb0:	b.eq	402204 <ferror@plt+0x664>  // b.none
  401cb4:	b.le	401d68 <ferror@plt+0x1c8>
  401cb8:	cmp	w0, #0x72
  401cbc:	b.eq	4021f8 <ferror@plt+0x658>  // b.none
  401cc0:	cmp	w0, #0x76
  401cc4:	b.ne	401d30 <ferror@plt+0x190>  // b.any
  401cc8:	ldrb	w0, [sp, #168]
  401ccc:	orr	w0, w0, #0x8
  401cd0:	strb	w0, [sp, #168]
  401cd4:	b	401c58 <ferror@plt+0xb8>
  401cd8:	cmp	w0, #0x56
  401cdc:	b.ne	4024a8 <ferror@plt+0x908>  // b.any
  401ce0:	mov	w2, #0x5                   	// #5
  401ce4:	adrp	x1, 405000 <ferror@plt+0x3460>
  401ce8:	mov	x0, #0x0                   	// #0
  401cec:	add	x1, x1, #0x520
  401cf0:	bl	401ad0 <dcgettext@plt>
  401cf4:	adrp	x1, 417000 <ferror@plt+0x15460>
  401cf8:	adrp	x2, 405000 <ferror@plt+0x3460>
  401cfc:	add	x2, x2, #0x530
  401d00:	ldr	x1, [x1, #624]
  401d04:	bl	401b20 <printf@plt>
  401d08:	mov	w0, #0x0                   	// #0
  401d0c:	bl	401790 <exit@plt>
  401d10:	cmp	w0, #0x50
  401d14:	b.eq	4021c8 <ferror@plt+0x628>  // b.none
  401d18:	cmp	w0, #0x52
  401d1c:	b.ne	401e78 <ferror@plt+0x2d8>  // b.any
  401d20:	ldrb	w0, [sp, #168]
  401d24:	orr	w0, w0, #0x2
  401d28:	strb	w0, [sp, #168]
  401d2c:	b	401c58 <ferror@plt+0xb8>
  401d30:	cmp	w0, #0x70
  401d34:	b.ne	4024a8 <ferror@plt+0x908>  // b.any
  401d38:	bl	401b30 <__errno_location@plt>
  401d3c:	ldr	x27, [x25]
  401d40:	str	wzr, [x0]
  401d44:	mov	w2, #0x5                   	// #5
  401d48:	mov	x1, x24
  401d4c:	mov	x0, #0x0                   	// #0
  401d50:	bl	401ad0 <dcgettext@plt>
  401d54:	mov	x1, x0
  401d58:	mov	x0, x27
  401d5c:	bl	403770 <ferror@plt+0x1bd0>
  401d60:	str	w0, [sp, #128]
  401d64:	b	401c58 <ferror@plt+0xb8>
  401d68:	cmp	w0, #0x69
  401d6c:	b.eq	4021bc <ferror@plt+0x61c>  // b.none
  401d70:	b.le	401e64 <ferror@plt+0x2c4>
  401d74:	cmp	w0, #0x6d
  401d78:	b.ne	4024a8 <ferror@plt+0x908>  // b.any
  401d7c:	ldp	x0, x1, [x23]
  401d80:	add	x21, sp, #0x68
  401d84:	stp	x0, x1, [sp, #104]
  401d88:	adrp	x26, 405000 <ferror@plt+0x3460>
  401d8c:	adrp	x25, 405000 <ferror@plt+0x3460>
  401d90:	ldr	x0, [x23, #16]
  401d94:	add	x24, x21, #0x18
  401d98:	add	x26, x26, #0x498
  401d9c:	add	x25, x25, #0x478
  401da0:	str	x0, [sp, #120]
  401da4:	b	401de8 <ferror@plt+0x248>
  401da8:	mov	x1, x25
  401dac:	mov	w2, #0x5                   	// #5
  401db0:	mov	x0, #0x0                   	// #0
  401db4:	bl	401ad0 <dcgettext@plt>
  401db8:	mov	x1, x0
  401dbc:	mov	w0, w22
  401dc0:	mov	x22, x1
  401dc4:	add	x21, x21, #0x4
  401dc8:	bl	402750 <ferror@plt+0xbb0>
  401dcc:	mov	x1, x0
  401dd0:	mov	w3, w20
  401dd4:	mov	w2, w19
  401dd8:	mov	x0, x22
  401ddc:	bl	401b20 <printf@plt>
  401de0:	cmp	x21, x24
  401de4:	b.eq	401e44 <ferror@plt+0x2a4>  // b.none
  401de8:	ldr	w22, [x21]
  401dec:	mov	w0, w22
  401df0:	bl	401940 <sched_get_priority_max@plt>
  401df4:	mov	w20, w0
  401df8:	mov	w0, w22
  401dfc:	bl	401a10 <sched_get_priority_min@plt>
  401e00:	mov	w19, w0
  401e04:	cmp	w20, #0x0
  401e08:	ccmp	w0, #0x0, #0x1, ge  // ge = tcont
  401e0c:	b.ge	401da8 <ferror@plt+0x208>  // b.tcont
  401e10:	mov	x1, x26
  401e14:	mov	w2, #0x5                   	// #5
  401e18:	mov	x0, #0x0                   	// #0
  401e1c:	bl	401ad0 <dcgettext@plt>
  401e20:	mov	x19, x0
  401e24:	mov	w0, w22
  401e28:	bl	402750 <ferror@plt+0xbb0>
  401e2c:	add	x21, x21, #0x4
  401e30:	mov	x1, x0
  401e34:	mov	x0, x19
  401e38:	bl	401b20 <printf@plt>
  401e3c:	cmp	x21, x24
  401e40:	b.ne	401de8 <ferror@plt+0x248>  // b.any
  401e44:	mov	w0, #0x0                   	// #0
  401e48:	ldp	x19, x20, [sp, #16]
  401e4c:	ldp	x21, x22, [sp, #32]
  401e50:	ldp	x23, x24, [sp, #48]
  401e54:	ldp	x25, x26, [sp, #64]
  401e58:	ldr	x27, [sp, #80]
  401e5c:	ldp	x29, x30, [sp], #176
  401e60:	ret
  401e64:	cmp	w0, #0x66
  401e68:	b.ne	401eb0 <ferror@plt+0x310>  // b.any
  401e6c:	mov	w0, #0x1                   	// #1
  401e70:	str	w0, [sp, #132]
  401e74:	b	401c58 <ferror@plt+0xb8>
  401e78:	cmp	w0, #0x44
  401e7c:	b.ne	4024a8 <ferror@plt+0x908>  // b.any
  401e80:	adrp	x3, 417000 <ferror@plt+0x15460>
  401e84:	mov	w2, #0x5                   	// #5
  401e88:	adrp	x1, 405000 <ferror@plt+0x3460>
  401e8c:	mov	x0, #0x0                   	// #0
  401e90:	ldr	x27, [x3, #600]
  401e94:	add	x1, x1, #0x500
  401e98:	bl	401ad0 <dcgettext@plt>
  401e9c:	mov	x1, x0
  401ea0:	mov	x0, x27
  401ea4:	bl	403838 <ferror@plt+0x1c98>
  401ea8:	str	x0, [sp, #152]
  401eac:	b	401c58 <ferror@plt+0xb8>
  401eb0:	cmp	w0, #0x68
  401eb4:	b.ne	4024a8 <ferror@plt+0x908>  // b.any
  401eb8:	adrp	x3, 417000 <ferror@plt+0x15460>
  401ebc:	mov	w2, #0x5                   	// #5
  401ec0:	adrp	x1, 405000 <ferror@plt+0x3460>
  401ec4:	mov	x0, #0x0                   	// #0
  401ec8:	ldr	x19, [x3, #616]
  401ecc:	add	x1, x1, #0x548
  401ed0:	bl	401ad0 <dcgettext@plt>
  401ed4:	mov	x1, x19
  401ed8:	bl	401780 <fputs@plt>
  401edc:	mov	x1, x19
  401ee0:	mov	w0, #0xa                   	// #10
  401ee4:	bl	401800 <fputc@plt>
  401ee8:	mov	w2, #0x5                   	// #5
  401eec:	adrp	x1, 405000 <ferror@plt+0x3460>
  401ef0:	mov	x0, #0x0                   	// #0
  401ef4:	add	x1, x1, #0x590
  401ef8:	bl	401ad0 <dcgettext@plt>
  401efc:	mov	x1, x19
  401f00:	bl	401780 <fputs@plt>
  401f04:	mov	x1, x19
  401f08:	mov	w0, #0xa                   	// #10
  401f0c:	bl	401800 <fputc@plt>
  401f10:	mov	w2, #0x5                   	// #5
  401f14:	adrp	x1, 405000 <ferror@plt+0x3460>
  401f18:	mov	x0, #0x0                   	// #0
  401f1c:	add	x1, x1, #0x5f8
  401f20:	bl	401ad0 <dcgettext@plt>
  401f24:	mov	x1, x19
  401f28:	bl	401780 <fputs@plt>
  401f2c:	mov	x1, x19
  401f30:	mov	w0, #0xa                   	// #10
  401f34:	bl	401800 <fputc@plt>
  401f38:	mov	w2, #0x5                   	// #5
  401f3c:	adrp	x1, 405000 <ferror@plt+0x3460>
  401f40:	mov	x0, #0x0                   	// #0
  401f44:	add	x1, x1, #0x620
  401f48:	bl	401ad0 <dcgettext@plt>
  401f4c:	mov	x1, x19
  401f50:	bl	401780 <fputs@plt>
  401f54:	mov	w2, #0x5                   	// #5
  401f58:	adrp	x1, 405000 <ferror@plt+0x3460>
  401f5c:	mov	x0, #0x0                   	// #0
  401f60:	add	x1, x1, #0x638
  401f64:	bl	401ad0 <dcgettext@plt>
  401f68:	mov	x1, x19
  401f6c:	bl	401780 <fputs@plt>
  401f70:	mov	w2, #0x5                   	// #5
  401f74:	adrp	x1, 405000 <ferror@plt+0x3460>
  401f78:	mov	x0, #0x0                   	// #0
  401f7c:	add	x1, x1, #0x670
  401f80:	bl	401ad0 <dcgettext@plt>
  401f84:	mov	x1, x19
  401f88:	bl	401780 <fputs@plt>
  401f8c:	mov	w2, #0x5                   	// #5
  401f90:	adrp	x1, 405000 <ferror@plt+0x3460>
  401f94:	mov	x0, #0x0                   	// #0
  401f98:	add	x1, x1, #0x6a8
  401f9c:	bl	401ad0 <dcgettext@plt>
  401fa0:	mov	x1, x19
  401fa4:	bl	401780 <fputs@plt>
  401fa8:	mov	w2, #0x5                   	// #5
  401fac:	adrp	x1, 405000 <ferror@plt+0x3460>
  401fb0:	mov	x0, #0x0                   	// #0
  401fb4:	add	x1, x1, #0x6d8
  401fb8:	bl	401ad0 <dcgettext@plt>
  401fbc:	mov	x1, x19
  401fc0:	bl	401780 <fputs@plt>
  401fc4:	mov	w2, #0x5                   	// #5
  401fc8:	adrp	x1, 405000 <ferror@plt+0x3460>
  401fcc:	mov	x0, #0x0                   	// #0
  401fd0:	add	x1, x1, #0x708
  401fd4:	bl	401ad0 <dcgettext@plt>
  401fd8:	mov	x1, x19
  401fdc:	bl	401780 <fputs@plt>
  401fe0:	mov	w2, #0x5                   	// #5
  401fe4:	adrp	x1, 405000 <ferror@plt+0x3460>
  401fe8:	mov	x0, #0x0                   	// #0
  401fec:	add	x1, x1, #0x740
  401ff0:	bl	401ad0 <dcgettext@plt>
  401ff4:	mov	x1, x19
  401ff8:	bl	401780 <fputs@plt>
  401ffc:	mov	x1, x19
  402000:	mov	w0, #0xa                   	// #10
  402004:	bl	401800 <fputc@plt>
  402008:	mov	w2, #0x5                   	// #5
  40200c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402010:	mov	x0, #0x0                   	// #0
  402014:	add	x1, x1, #0x778
  402018:	bl	401ad0 <dcgettext@plt>
  40201c:	mov	x1, x19
  402020:	bl	401780 <fputs@plt>
  402024:	mov	w2, #0x5                   	// #5
  402028:	adrp	x1, 405000 <ferror@plt+0x3460>
  40202c:	mov	x0, #0x0                   	// #0
  402030:	add	x1, x1, #0x790
  402034:	bl	401ad0 <dcgettext@plt>
  402038:	mov	x1, x19
  40203c:	bl	401780 <fputs@plt>
  402040:	mov	w2, #0x5                   	// #5
  402044:	adrp	x1, 405000 <ferror@plt+0x3460>
  402048:	mov	x0, #0x0                   	// #0
  40204c:	add	x1, x1, #0x7d8
  402050:	bl	401ad0 <dcgettext@plt>
  402054:	mov	x1, x19
  402058:	bl	401780 <fputs@plt>
  40205c:	mov	w2, #0x5                   	// #5
  402060:	adrp	x1, 405000 <ferror@plt+0x3460>
  402064:	mov	x0, #0x0                   	// #0
  402068:	add	x1, x1, #0x818
  40206c:	bl	401ad0 <dcgettext@plt>
  402070:	mov	x1, x19
  402074:	bl	401780 <fputs@plt>
  402078:	mov	w2, #0x5                   	// #5
  40207c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402080:	mov	x0, #0x0                   	// #0
  402084:	add	x1, x1, #0x858
  402088:	bl	401ad0 <dcgettext@plt>
  40208c:	mov	x1, x19
  402090:	bl	401780 <fputs@plt>
  402094:	mov	x1, x19
  402098:	mov	w0, #0xa                   	// #10
  40209c:	bl	401800 <fputc@plt>
  4020a0:	mov	w2, #0x5                   	// #5
  4020a4:	adrp	x1, 405000 <ferror@plt+0x3460>
  4020a8:	mov	x0, #0x0                   	// #0
  4020ac:	add	x1, x1, #0x898
  4020b0:	bl	401ad0 <dcgettext@plt>
  4020b4:	mov	x1, x19
  4020b8:	bl	401780 <fputs@plt>
  4020bc:	mov	w2, #0x5                   	// #5
  4020c0:	adrp	x1, 405000 <ferror@plt+0x3460>
  4020c4:	mov	x0, #0x0                   	// #0
  4020c8:	add	x1, x1, #0x8a8
  4020cc:	bl	401ad0 <dcgettext@plt>
  4020d0:	mov	x1, x19
  4020d4:	bl	401780 <fputs@plt>
  4020d8:	mov	w2, #0x5                   	// #5
  4020dc:	adrp	x1, 405000 <ferror@plt+0x3460>
  4020e0:	mov	x0, #0x0                   	// #0
  4020e4:	add	x1, x1, #0x8f8
  4020e8:	bl	401ad0 <dcgettext@plt>
  4020ec:	mov	x1, x19
  4020f0:	bl	401780 <fputs@plt>
  4020f4:	mov	w2, #0x5                   	// #5
  4020f8:	adrp	x1, 405000 <ferror@plt+0x3460>
  4020fc:	mov	x0, #0x0                   	// #0
  402100:	add	x1, x1, #0x938
  402104:	bl	401ad0 <dcgettext@plt>
  402108:	mov	x1, x19
  40210c:	bl	401780 <fputs@plt>
  402110:	mov	w2, #0x5                   	// #5
  402114:	adrp	x1, 405000 <ferror@plt+0x3460>
  402118:	mov	x0, #0x0                   	// #0
  40211c:	add	x1, x1, #0x970
  402120:	bl	401ad0 <dcgettext@plt>
  402124:	mov	x1, x19
  402128:	bl	401780 <fputs@plt>
  40212c:	mov	x1, x19
  402130:	mov	w0, #0xa                   	// #10
  402134:	bl	401800 <fputc@plt>
  402138:	mov	w2, #0x5                   	// #5
  40213c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402140:	mov	x0, #0x0                   	// #0
  402144:	add	x1, x1, #0x9a8
  402148:	bl	401ad0 <dcgettext@plt>
  40214c:	mov	x19, x0
  402150:	mov	w2, #0x5                   	// #5
  402154:	adrp	x1, 405000 <ferror@plt+0x3460>
  402158:	mov	x0, #0x0                   	// #0
  40215c:	add	x1, x1, #0x9c0
  402160:	bl	401ad0 <dcgettext@plt>
  402164:	mov	x4, x0
  402168:	adrp	x3, 405000 <ferror@plt+0x3460>
  40216c:	add	x3, x3, #0x9d0
  402170:	mov	x2, x19
  402174:	adrp	x1, 405000 <ferror@plt+0x3460>
  402178:	adrp	x0, 405000 <ferror@plt+0x3460>
  40217c:	add	x1, x1, #0x9e0
  402180:	add	x0, x0, #0x9f0
  402184:	bl	401b20 <printf@plt>
  402188:	mov	w2, #0x5                   	// #5
  40218c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402190:	mov	x0, #0x0                   	// #0
  402194:	add	x1, x1, #0xa08
  402198:	bl	401ad0 <dcgettext@plt>
  40219c:	adrp	x1, 405000 <ferror@plt+0x3460>
  4021a0:	add	x1, x1, #0xa28
  4021a4:	bl	401b20 <printf@plt>
  4021a8:	mov	w0, #0x0                   	// #0
  4021ac:	bl	401790 <exit@plt>
  4021b0:	mov	w0, #0x6                   	// #6
  4021b4:	str	w0, [sp, #132]
  4021b8:	b	401c58 <ferror@plt+0xb8>
  4021bc:	mov	w0, #0x5                   	// #5
  4021c0:	str	w0, [sp, #132]
  4021c4:	b	401c58 <ferror@plt+0xb8>
  4021c8:	adrp	x3, 417000 <ferror@plt+0x15460>
  4021cc:	mov	w2, #0x5                   	// #5
  4021d0:	adrp	x1, 405000 <ferror@plt+0x3460>
  4021d4:	mov	x0, #0x0                   	// #0
  4021d8:	ldr	x27, [x3, #600]
  4021dc:	add	x1, x1, #0x4e8
  4021e0:	bl	401ad0 <dcgettext@plt>
  4021e4:	mov	x1, x0
  4021e8:	mov	x0, x27
  4021ec:	bl	403838 <ferror@plt+0x1c98>
  4021f0:	str	x0, [sp, #160]
  4021f4:	b	401c58 <ferror@plt+0xb8>
  4021f8:	mov	w0, #0x2                   	// #2
  4021fc:	str	w0, [sp, #132]
  402200:	b	401c58 <ferror@plt+0xb8>
  402204:	str	wzr, [sp, #132]
  402208:	b	401c58 <ferror@plt+0xb8>
  40220c:	ldrb	w0, [sp, #168]
  402210:	orr	w0, w0, #0x1
  402214:	strb	w0, [sp, #168]
  402218:	b	401c58 <ferror@plt+0xb8>
  40221c:	adrp	x3, 417000 <ferror@plt+0x15460>
  402220:	mov	w2, #0x5                   	// #5
  402224:	mov	x1, x26
  402228:	mov	x0, #0x0                   	// #0
  40222c:	ldr	x27, [x3, #600]
  402230:	bl	401ad0 <dcgettext@plt>
  402234:	mov	x1, x0
  402238:	mov	x0, x27
  40223c:	bl	403838 <ferror@plt+0x1c98>
  402240:	str	x0, [sp, #144]
  402244:	b	401c58 <ferror@plt+0xb8>
  402248:	ldr	w0, [sp, #128]
  40224c:	adrp	x20, 417000 <ferror@plt+0x15460>
  402250:	tbnz	w0, #31, 40242c <ferror@plt+0x88c>
  402254:	ldr	w0, [x20, #608]
  402258:	sub	w0, w19, w0
  40225c:	cmp	w0, #0x0
  402260:	b.le	402444 <ferror@plt+0x8a4>
  402264:	ldrb	w1, [sp, #168]
  402268:	tbnz	w1, #3, 4023c0 <ferror@plt+0x820>
  40226c:	cmp	w0, #0x1
  402270:	b.eq	4023c0 <ferror@plt+0x820>  // b.none
  402274:	bl	401b30 <__errno_location@plt>
  402278:	mov	x22, x0
  40227c:	mov	w2, #0x5                   	// #5
  402280:	adrp	x1, 405000 <ferror@plt+0x3460>
  402284:	mov	x0, #0x0                   	// #0
  402288:	add	x1, x1, #0xa70
  40228c:	str	wzr, [x22]
  402290:	ldrsw	x3, [x20, #608]
  402294:	ldr	x19, [x21, x3, lsl #3]
  402298:	bl	401ad0 <dcgettext@plt>
  40229c:	mov	x1, x0
  4022a0:	mov	x0, x19
  4022a4:	bl	403770 <ferror@plt+0x1bd0>
  4022a8:	ldrb	w1, [sp, #168]
  4022ac:	mov	w19, w0
  4022b0:	str	w19, [sp, #136]
  4022b4:	ldr	w0, [sp, #132]
  4022b8:	tbz	w1, #1, 4022c8 <ferror@plt+0x728>
  4022bc:	sub	w1, w0, #0x1
  4022c0:	cmp	w1, #0x1
  4022c4:	b.hi	402504 <ferror@plt+0x964>  // b.pmore
  4022c8:	ldp	x2, x3, [sp, #144]
  4022cc:	cmp	w0, #0x6
  4022d0:	ldr	x4, [sp, #160]
  4022d4:	orr	x1, x2, x3
  4022d8:	orr	x1, x1, x4
  4022dc:	cbnz	x1, 4023dc <ferror@plt+0x83c>
  4022e0:	b.eq	402494 <ferror@plt+0x8f4>  // b.none
  4022e4:	ldr	w1, [sp, #128]
  4022e8:	cmn	w1, #0x1
  4022ec:	b.ne	4022f4 <ferror@plt+0x754>  // b.any
  4022f0:	str	wzr, [sp, #128]
  4022f4:	bl	401a10 <sched_get_priority_min@plt>
  4022f8:	cmp	w19, w0
  4022fc:	b.lt	402540 <ferror@plt+0x9a0>  // b.tstop
  402300:	ldr	w0, [sp, #132]
  402304:	bl	401940 <sched_get_priority_max@plt>
  402308:	ldr	w1, [sp, #136]
  40230c:	cmp	w0, w1
  402310:	b.lt	402540 <ferror@plt+0x9a0>  // b.tstop
  402314:	ldrb	w1, [sp, #168]
  402318:	ldr	w0, [sp, #128]
  40231c:	tbz	w1, #0, 4023f4 <ferror@plt+0x854>
  402320:	bl	404cc0 <ferror@plt+0x3120>
  402324:	mov	x19, x0
  402328:	cbnz	x0, 402344 <ferror@plt+0x7a4>
  40232c:	b	402524 <ferror@plt+0x984>
  402330:	ldr	w1, [sp, #104]
  402334:	add	x0, sp, #0x80
  402338:	bl	402670 <ferror@plt+0xad0>
  40233c:	cmn	w0, #0x1
  402340:	b.eq	4024c0 <ferror@plt+0x920>  // b.none
  402344:	add	x1, sp, #0x68
  402348:	mov	x0, x19
  40234c:	bl	404d78 <ferror@plt+0x31d8>
  402350:	cbz	w0, 402330 <ferror@plt+0x790>
  402354:	mov	x0, x19
  402358:	bl	404d48 <ferror@plt+0x31a8>
  40235c:	ldrb	w1, [sp, #168]
  402360:	orr	w1, w1, #0x4
  402364:	strb	w1, [sp, #168]
  402368:	tbnz	w1, #3, 40249c <ferror@plt+0x8fc>
  40236c:	ldr	w0, [sp, #128]
  402370:	cbnz	w0, 401e44 <ferror@plt+0x2a4>
  402374:	ldrsw	x1, [x20, #608]
  402378:	add	x1, x1, #0x1
  40237c:	lsl	x20, x1, #3
  402380:	add	x1, x21, x1, lsl #3
  402384:	ldr	x0, [x21, x20]
  402388:	bl	4019a0 <execvp@plt>
  40238c:	ldr	w0, [x22]
  402390:	mov	w2, #0x5                   	// #5
  402394:	adrp	x1, 405000 <ferror@plt+0x3460>
  402398:	add	x1, x1, #0xbd0
  40239c:	cmp	w0, #0x2
  4023a0:	mov	x0, #0x0                   	// #0
  4023a4:	cset	w19, eq  // eq = none
  4023a8:	add	w19, w19, #0x7e
  4023ac:	bl	401ad0 <dcgettext@plt>
  4023b0:	mov	x1, x0
  4023b4:	ldr	x2, [x21, x20]
  4023b8:	mov	w0, w19
  4023bc:	bl	401b70 <err@plt>
  4023c0:	add	x0, sp, #0x80
  4023c4:	bl	402c28 <ferror@plt+0x1088>
  4023c8:	ldr	w0, [x20, #608]
  4023cc:	sub	w19, w19, w0
  4023d0:	cmp	w19, #0x1
  4023d4:	b.ne	402274 <ferror@plt+0x6d4>  // b.any
  4023d8:	b	401e44 <ferror@plt+0x2a4>
  4023dc:	b.ne	4024e4 <ferror@plt+0x944>  // b.any
  4023e0:	cbz	x3, 402494 <ferror@plt+0x8f4>
  4023e4:	cbnz	x2, 4022e4 <ferror@plt+0x744>
  4023e8:	ldr	x1, [sp, #152]
  4023ec:	str	x1, [sp, #144]
  4023f0:	b	4022e4 <ferror@plt+0x744>
  4023f4:	mov	w1, w0
  4023f8:	add	x0, sp, #0x80
  4023fc:	bl	402670 <ferror@plt+0xad0>
  402400:	cmn	w0, #0x1
  402404:	b.ne	40235c <ferror@plt+0x7bc>  // b.any
  402408:	mov	w2, #0x5                   	// #5
  40240c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402410:	mov	x0, #0x0                   	// #0
  402414:	add	x1, x1, #0xbb0
  402418:	bl	401ad0 <dcgettext@plt>
  40241c:	mov	x1, x0
  402420:	ldr	w2, [sp, #128]
  402424:	mov	w0, #0x1                   	// #1
  402428:	bl	401b70 <err@plt>
  40242c:	cmn	w0, #0x1
  402430:	b.ne	402274 <ferror@plt+0x6d4>  // b.any
  402434:	ldr	w0, [x20, #608]
  402438:	sub	w19, w19, w0
  40243c:	cmp	w19, #0x1
  402440:	b.gt	402274 <ferror@plt+0x6d4>
  402444:	adrp	x1, 405000 <ferror@plt+0x3460>
  402448:	add	x1, x1, #0xa90
  40244c:	mov	w2, #0x5                   	// #5
  402450:	mov	x0, #0x0                   	// #0
  402454:	bl	401ad0 <dcgettext@plt>
  402458:	bl	401ab0 <warnx@plt>
  40245c:	adrp	x0, 417000 <ferror@plt+0x15460>
  402460:	adrp	x1, 405000 <ferror@plt+0x3460>
  402464:	add	x1, x1, #0xa30
  402468:	mov	w2, #0x5                   	// #5
  40246c:	ldr	x19, [x0, #592]
  402470:	mov	x0, #0x0                   	// #0
  402474:	bl	401ad0 <dcgettext@plt>
  402478:	mov	x1, x0
  40247c:	adrp	x2, 417000 <ferror@plt+0x15460>
  402480:	mov	x0, x19
  402484:	ldr	x2, [x2, #624]
  402488:	bl	401b50 <fprintf@plt>
  40248c:	mov	w0, #0x1                   	// #1
  402490:	bl	401790 <exit@plt>
  402494:	str	x4, [sp, #152]
  402498:	b	4023e4 <ferror@plt+0x844>
  40249c:	add	x0, sp, #0x80
  4024a0:	bl	402c28 <ferror@plt+0x1088>
  4024a4:	b	40236c <ferror@plt+0x7cc>
  4024a8:	adrp	x0, 417000 <ferror@plt+0x15460>
  4024ac:	adrp	x1, 405000 <ferror@plt+0x3460>
  4024b0:	mov	w2, #0x5                   	// #5
  4024b4:	add	x1, x1, #0xa30
  4024b8:	ldr	x19, [x0, #592]
  4024bc:	b	402470 <ferror@plt+0x8d0>
  4024c0:	mov	w2, #0x5                   	// #5
  4024c4:	adrp	x1, 405000 <ferror@plt+0x3460>
  4024c8:	mov	x0, #0x0                   	// #0
  4024cc:	add	x1, x1, #0xb90
  4024d0:	bl	401ad0 <dcgettext@plt>
  4024d4:	mov	x1, x0
  4024d8:	ldr	w2, [sp, #104]
  4024dc:	mov	w0, #0x1                   	// #1
  4024e0:	bl	401b70 <err@plt>
  4024e4:	mov	w2, #0x5                   	// #5
  4024e8:	adrp	x1, 405000 <ferror@plt+0x3460>
  4024ec:	mov	x0, #0x0                   	// #0
  4024f0:	add	x1, x1, #0xaf0
  4024f4:	bl	401ad0 <dcgettext@plt>
  4024f8:	mov	x1, x0
  4024fc:	mov	w0, #0x1                   	// #1
  402500:	bl	401af0 <errx@plt>
  402504:	mov	w2, #0x5                   	// #5
  402508:	adrp	x1, 405000 <ferror@plt+0x3460>
  40250c:	mov	x0, #0x0                   	// #0
  402510:	add	x1, x1, #0xaa0
  402514:	bl	401ad0 <dcgettext@plt>
  402518:	mov	x1, x0
  40251c:	mov	w0, #0x1                   	// #1
  402520:	bl	401af0 <errx@plt>
  402524:	mov	w2, #0x5                   	// #5
  402528:	adrp	x1, 405000 <ferror@plt+0x3460>
  40252c:	add	x1, x1, #0x430
  402530:	bl	401ad0 <dcgettext@plt>
  402534:	mov	x1, x0
  402538:	mov	w0, #0x1                   	// #1
  40253c:	bl	401b70 <err@plt>
  402540:	mov	w2, #0x5                   	// #5
  402544:	adrp	x1, 405000 <ferror@plt+0x3460>
  402548:	mov	x0, #0x0                   	// #0
  40254c:	add	x1, x1, #0xb40
  402550:	bl	401ad0 <dcgettext@plt>
  402554:	mov	x1, x0
  402558:	ldr	w2, [sp, #136]
  40255c:	mov	w0, #0x1                   	// #1
  402560:	bl	401af0 <errx@plt>
  402564:	mov	x29, #0x0                   	// #0
  402568:	mov	x30, #0x0                   	// #0
  40256c:	mov	x5, x0
  402570:	ldr	x1, [sp]
  402574:	add	x2, sp, #0x8
  402578:	mov	x6, sp
  40257c:	movz	x0, #0x0, lsl #48
  402580:	movk	x0, #0x0, lsl #32
  402584:	movk	x0, #0x40, lsl #16
  402588:	movk	x0, #0x1bb0
  40258c:	movz	x3, #0x0, lsl #48
  402590:	movk	x3, #0x0, lsl #32
  402594:	movk	x3, #0x40, lsl #16
  402598:	movk	x3, #0x5168
  40259c:	movz	x4, #0x0, lsl #48
  4025a0:	movk	x4, #0x0, lsl #32
  4025a4:	movk	x4, #0x40, lsl #16
  4025a8:	movk	x4, #0x51e8
  4025ac:	bl	4018b0 <__libc_start_main@plt>
  4025b0:	bl	401970 <abort@plt>
  4025b4:	adrp	x0, 416000 <ferror@plt+0x14460>
  4025b8:	ldr	x0, [x0, #4064]
  4025bc:	cbz	x0, 4025c4 <ferror@plt+0xa24>
  4025c0:	b	401960 <__gmon_start__@plt>
  4025c4:	ret
  4025c8:	adrp	x0, 417000 <ferror@plt+0x15460>
  4025cc:	add	x0, x0, #0x250
  4025d0:	adrp	x1, 417000 <ferror@plt+0x15460>
  4025d4:	add	x1, x1, #0x250
  4025d8:	cmp	x1, x0
  4025dc:	b.eq	4025f4 <ferror@plt+0xa54>  // b.none
  4025e0:	adrp	x1, 405000 <ferror@plt+0x3460>
  4025e4:	ldr	x1, [x1, #536]
  4025e8:	cbz	x1, 4025f4 <ferror@plt+0xa54>
  4025ec:	mov	x16, x1
  4025f0:	br	x16
  4025f4:	ret
  4025f8:	adrp	x0, 417000 <ferror@plt+0x15460>
  4025fc:	add	x0, x0, #0x250
  402600:	adrp	x1, 417000 <ferror@plt+0x15460>
  402604:	add	x1, x1, #0x250
  402608:	sub	x1, x1, x0
  40260c:	lsr	x2, x1, #63
  402610:	add	x1, x2, x1, asr #3
  402614:	cmp	xzr, x1, asr #1
  402618:	asr	x1, x1, #1
  40261c:	b.eq	402634 <ferror@plt+0xa94>  // b.none
  402620:	adrp	x2, 405000 <ferror@plt+0x3460>
  402624:	ldr	x2, [x2, #544]
  402628:	cbz	x2, 402634 <ferror@plt+0xa94>
  40262c:	mov	x16, x2
  402630:	br	x16
  402634:	ret
  402638:	stp	x29, x30, [sp, #-32]!
  40263c:	mov	x29, sp
  402640:	str	x19, [sp, #16]
  402644:	adrp	x19, 417000 <ferror@plt+0x15460>
  402648:	ldrb	w0, [x19, #632]
  40264c:	cbnz	w0, 40265c <ferror@plt+0xabc>
  402650:	bl	4025c8 <ferror@plt+0xa28>
  402654:	mov	w0, #0x1                   	// #1
  402658:	strb	w0, [x19, #632]
  40265c:	ldr	x19, [sp, #16]
  402660:	ldp	x29, x30, [sp], #32
  402664:	ret
  402668:	b	4025f8 <ferror@plt+0xa58>
  40266c:	nop
  402670:	stp	x29, x30, [sp, #-112]!
  402674:	mov	x29, sp
  402678:	stp	x19, x20, [sp, #16]
  40267c:	mov	x19, x0
  402680:	mov	w0, #0x30                  	// #48
  402684:	stp	x21, x22, [sp, #32]
  402688:	mov	w20, w1
  40268c:	ldr	w22, [x19, #4]
  402690:	stp	xzr, xzr, [sp, #64]
  402694:	str	w0, [sp, #64]
  402698:	stp	xzr, xzr, [sp, #80]
  40269c:	stp	xzr, xzr, [sp, #96]
  4026a0:	bl	401b30 <__errno_location@plt>
  4026a4:	cmp	w22, #0x6
  4026a8:	mov	x21, x0
  4026ac:	b.eq	4026ec <ferror@plt+0xb4c>  // b.none
  4026b0:	ldr	w5, [x19, #8]
  4026b4:	orr	w2, w22, #0x40000000
  4026b8:	str	wzr, [x21]
  4026bc:	mov	w1, w20
  4026c0:	add	x3, sp, #0x38
  4026c4:	mov	x0, #0x77                  	// #119
  4026c8:	ldrb	w4, [x19, #40]
  4026cc:	str	w5, [sp, #56]
  4026d0:	tst	x4, #0x2
  4026d4:	csel	w2, w2, w22, ne  // ne = any
  4026d8:	bl	401b40 <syscall@plt>
  4026dc:	ldp	x19, x20, [sp, #16]
  4026e0:	ldp	x21, x22, [sp, #32]
  4026e4:	ldp	x29, x30, [sp], #112
  4026e8:	ret
  4026ec:	mov	w1, w20
  4026f0:	mov	w0, #0x0                   	// #0
  4026f4:	bl	4019b0 <getpriority@plt>
  4026f8:	ldp	w3, w2, [x19, #4]
  4026fc:	stp	w0, w2, [sp, #80]
  402700:	ldr	q0, [x19, #16]
  402704:	str	w3, [sp, #68]
  402708:	ldrb	w0, [x19, #40]
  40270c:	ldr	x1, [x19, #32]
  402710:	str	x1, [sp, #104]
  402714:	stur	q0, [sp, #88]
  402718:	tbz	w0, #1, 402728 <ferror@plt+0xb88>
  40271c:	ldr	x0, [sp, #72]
  402720:	orr	x0, x0, #0x40000000
  402724:	str	x0, [sp, #72]
  402728:	str	wzr, [x21]
  40272c:	mov	w1, w20
  402730:	add	x2, sp, #0x40
  402734:	mov	w3, #0x0                   	// #0
  402738:	mov	x0, #0x112                 	// #274
  40273c:	bl	401b40 <syscall@plt>
  402740:	ldp	x19, x20, [sp, #16]
  402744:	ldp	x21, x22, [sp, #32]
  402748:	ldp	x29, x30, [sp], #112
  40274c:	ret
  402750:	mov	w2, w0
  402754:	cmp	w0, #0x5
  402758:	b.eq	4027ec <ferror@plt+0xc4c>  // b.none
  40275c:	b.gt	4027a0 <ferror@plt+0xc00>
  402760:	cmp	w0, #0x2
  402764:	b.eq	4027e0 <ferror@plt+0xc40>  // b.none
  402768:	b.le	402780 <ferror@plt+0xbe0>
  40276c:	cmp	w0, #0x3
  402770:	adrp	x0, 405000 <ferror@plt+0x3460>
  402774:	add	x0, x0, #0x228
  402778:	b.ne	4027cc <ferror@plt+0xc2c>  // b.any
  40277c:	ret
  402780:	adrp	x1, 405000 <ferror@plt+0x3460>
  402784:	add	x0, x1, #0x268
  402788:	cbz	w2, 40277c <ferror@plt+0xbdc>
  40278c:	cmp	w2, #0x1
  402790:	b.ne	4027cc <ferror@plt+0xc2c>  // b.any
  402794:	adrp	x0, 405000 <ferror@plt+0x3460>
  402798:	add	x0, x0, #0x238
  40279c:	ret
  4027a0:	mov	w0, #0x1                   	// #1
  4027a4:	movk	w0, #0x4000, lsl #16
  4027a8:	cmp	w2, w0
  4027ac:	b.eq	402794 <ferror@plt+0xbf4>  // b.none
  4027b0:	add	w0, w0, #0x1
  4027b4:	cmp	w2, w0
  4027b8:	b.eq	4027e0 <ferror@plt+0xc40>  // b.none
  4027bc:	adrp	x0, 405000 <ferror@plt+0x3460>
  4027c0:	cmp	w2, #0x6
  4027c4:	add	x0, x0, #0x278
  4027c8:	b.eq	40277c <ferror@plt+0xbdc>  // b.none
  4027cc:	adrp	x1, 405000 <ferror@plt+0x3460>
  4027d0:	mov	w2, #0x5                   	// #5
  4027d4:	add	x1, x1, #0x288
  4027d8:	mov	x0, #0x0                   	// #0
  4027dc:	b	401ad0 <dcgettext@plt>
  4027e0:	adrp	x0, 405000 <ferror@plt+0x3460>
  4027e4:	add	x0, x0, #0x258
  4027e8:	ret
  4027ec:	adrp	x0, 405000 <ferror@plt+0x3460>
  4027f0:	add	x0, x0, #0x248
  4027f4:	ret
  4027f8:	stp	x29, x30, [sp, #-32]!
  4027fc:	adrp	x0, 417000 <ferror@plt+0x15460>
  402800:	mov	x29, sp
  402804:	stp	x19, x20, [sp, #16]
  402808:	ldr	x20, [x0, #616]
  40280c:	bl	401b30 <__errno_location@plt>
  402810:	mov	x19, x0
  402814:	mov	x0, x20
  402818:	str	wzr, [x19]
  40281c:	bl	401ba0 <ferror@plt>
  402820:	cbz	w0, 4028c0 <ferror@plt+0xd20>
  402824:	ldr	w0, [x19]
  402828:	cmp	w0, #0x9
  40282c:	b.ne	402870 <ferror@plt+0xcd0>  // b.any
  402830:	adrp	x0, 417000 <ferror@plt+0x15460>
  402834:	ldr	x20, [x0, #592]
  402838:	str	wzr, [x19]
  40283c:	mov	x0, x20
  402840:	bl	401ba0 <ferror@plt>
  402844:	cbnz	w0, 402858 <ferror@plt+0xcb8>
  402848:	mov	x0, x20
  40284c:	bl	401a90 <fflush@plt>
  402850:	cbz	w0, 4028a0 <ferror@plt+0xd00>
  402854:	nop
  402858:	ldr	w0, [x19]
  40285c:	cmp	w0, #0x9
  402860:	b.ne	402898 <ferror@plt+0xcf8>  // b.any
  402864:	ldp	x19, x20, [sp, #16]
  402868:	ldp	x29, x30, [sp], #32
  40286c:	ret
  402870:	cmp	w0, #0x20
  402874:	b.eq	402830 <ferror@plt+0xc90>  // b.none
  402878:	adrp	x1, 405000 <ferror@plt+0x3460>
  40287c:	mov	w2, #0x5                   	// #5
  402880:	add	x1, x1, #0x290
  402884:	cbz	w0, 4028ec <ferror@plt+0xd4c>
  402888:	mov	x0, #0x0                   	// #0
  40288c:	bl	401ad0 <dcgettext@plt>
  402890:	bl	4019d0 <warn@plt>
  402894:	nop
  402898:	mov	w0, #0x1                   	// #1
  40289c:	bl	401750 <_exit@plt>
  4028a0:	mov	x0, x20
  4028a4:	bl	401830 <fileno@plt>
  4028a8:	tbnz	w0, #31, 402858 <ferror@plt+0xcb8>
  4028ac:	bl	4017a0 <dup@plt>
  4028b0:	tbnz	w0, #31, 402858 <ferror@plt+0xcb8>
  4028b4:	bl	401950 <close@plt>
  4028b8:	cbz	w0, 402864 <ferror@plt+0xcc4>
  4028bc:	b	402858 <ferror@plt+0xcb8>
  4028c0:	mov	x0, x20
  4028c4:	bl	401a90 <fflush@plt>
  4028c8:	cbnz	w0, 402824 <ferror@plt+0xc84>
  4028cc:	mov	x0, x20
  4028d0:	bl	401830 <fileno@plt>
  4028d4:	tbnz	w0, #31, 402824 <ferror@plt+0xc84>
  4028d8:	bl	4017a0 <dup@plt>
  4028dc:	tbnz	w0, #31, 402824 <ferror@plt+0xc84>
  4028e0:	bl	401950 <close@plt>
  4028e4:	cbz	w0, 402830 <ferror@plt+0xc90>
  4028e8:	b	402824 <ferror@plt+0xc84>
  4028ec:	mov	x0, #0x0                   	// #0
  4028f0:	bl	401ad0 <dcgettext@plt>
  4028f4:	bl	401ab0 <warnx@plt>
  4028f8:	b	402898 <ferror@plt+0xcf8>
  4028fc:	nop
  402900:	stp	x29, x30, [sp, #-144]!
  402904:	mov	x29, sp
  402908:	stp	x19, x20, [sp, #16]
  40290c:	mov	w20, w1
  402910:	stp	x21, x22, [sp, #32]
  402914:	mov	x21, x0
  402918:	stp	x23, x24, [sp, #48]
  40291c:	stp	x25, x26, [sp, #64]
  402920:	str	x27, [sp, #80]
  402924:	cbz	w1, 402bd4 <ferror@plt+0x1034>
  402928:	bl	401b30 <__errno_location@plt>
  40292c:	mov	x19, x0
  402930:	add	x2, sp, #0x60
  402934:	mov	w1, w20
  402938:	mov	w4, #0x0                   	// #0
  40293c:	mov	w3, #0x30                  	// #48
  402940:	str	wzr, [x19]
  402944:	mov	x0, #0x113                 	// #275
  402948:	bl	401b40 <syscall@plt>
  40294c:	cbz	w0, 402a5c <ferror@plt+0xebc>
  402950:	ldr	w0, [x19]
  402954:	cmp	w0, #0x26
  402958:	b.ne	402bf0 <ferror@plt+0x1050>  // b.any
  40295c:	mov	x26, #0x0                   	// #0
  402960:	mov	x24, #0x0                   	// #0
  402964:	mov	x25, #0x0                   	// #0
  402968:	mov	w22, #0x0                   	// #0
  40296c:	mov	w0, w20
  402970:	bl	401a20 <sched_getscheduler@plt>
  402974:	mov	w19, w0
  402978:	cmn	w0, #0x1
  40297c:	b.eq	402bf0 <ferror@plt+0x1050>  // b.none
  402980:	add	x1, sp, #0x60
  402984:	mov	w0, w20
  402988:	bl	401a80 <sched_getparam@plt>
  40298c:	cbnz	w0, 402c14 <ferror@plt+0x1074>
  402990:	and	w0, w19, #0xfffffffd
  402994:	mov	w1, #0x1                   	// #1
  402998:	movk	w1, #0x4000, lsl #16
  40299c:	cmp	w0, w1
  4029a0:	ldrb	w0, [x21, #40]
  4029a4:	csinc	w22, w22, wzr, ne  // ne = any
  4029a8:	ldr	w23, [sp, #96]
  4029ac:	tbnz	w0, #2, 402a88 <ferror@plt+0xee8>
  4029b0:	adrp	x1, 405000 <ferror@plt+0x3460>
  4029b4:	mov	w2, #0x5                   	// #5
  4029b8:	add	x1, x1, #0x310
  4029bc:	mov	x0, #0x0                   	// #0
  4029c0:	bl	401ad0 <dcgettext@plt>
  4029c4:	mov	x27, x0
  4029c8:	cmp	w19, #0x5
  4029cc:	b.eq	402aa8 <ferror@plt+0xf08>  // b.none
  4029d0:	b.gt	402b98 <ferror@plt+0xff8>
  4029d4:	cmp	w19, #0x2
  4029d8:	b.eq	402bc8 <ferror@plt+0x1028>  // b.none
  4029dc:	b.gt	402b6c <ferror@plt+0xfcc>
  4029e0:	adrp	x2, 405000 <ferror@plt+0x3460>
  4029e4:	add	x2, x2, #0x268
  4029e8:	cbnz	w19, 402b58 <ferror@plt+0xfb8>
  4029ec:	nop
  4029f0:	mov	x0, x27
  4029f4:	mov	w1, w20
  4029f8:	bl	401b20 <printf@plt>
  4029fc:	cbnz	w22, 402ac0 <ferror@plt+0xf20>
  402a00:	adrp	x1, 417000 <ferror@plt+0x15460>
  402a04:	mov	w0, #0xa                   	// #10
  402a08:	ldr	x1, [x1, #616]
  402a0c:	bl	4017d0 <putc@plt>
  402a10:	ldrb	w0, [x21, #40]
  402a14:	tbz	w0, #2, 402ae4 <ferror@plt+0xf44>
  402a18:	mov	w2, #0x5                   	// #5
  402a1c:	adrp	x1, 405000 <ferror@plt+0x3460>
  402a20:	mov	x0, #0x0                   	// #0
  402a24:	add	x1, x1, #0x350
  402a28:	bl	401ad0 <dcgettext@plt>
  402a2c:	mov	w2, w23
  402a30:	mov	w1, w20
  402a34:	bl	401b20 <printf@plt>
  402a38:	cmp	w19, #0x6
  402a3c:	b.eq	402b0c <ferror@plt+0xf6c>  // b.none
  402a40:	ldp	x19, x20, [sp, #16]
  402a44:	ldp	x21, x22, [sp, #32]
  402a48:	ldp	x23, x24, [sp, #48]
  402a4c:	ldp	x25, x26, [sp, #64]
  402a50:	ldr	x27, [sp, #80]
  402a54:	ldp	x29, x30, [sp], #144
  402a58:	ret
  402a5c:	ldr	x22, [sp, #104]
  402a60:	ldr	w0, [x19]
  402a64:	ldr	w23, [sp, #116]
  402a68:	and	w22, w22, #0x1
  402a6c:	ldr	w19, [sp, #100]
  402a70:	cmp	w0, #0x26
  402a74:	ldp	x24, x25, [sp, #120]
  402a78:	ldr	x26, [sp, #136]
  402a7c:	b.eq	40296c <ferror@plt+0xdcc>  // b.none
  402a80:	ldrb	w0, [x21, #40]
  402a84:	tbz	w0, #2, 4029b0 <ferror@plt+0xe10>
  402a88:	adrp	x1, 405000 <ferror@plt+0x3460>
  402a8c:	mov	w2, #0x5                   	// #5
  402a90:	add	x1, x1, #0x2e8
  402a94:	mov	x0, #0x0                   	// #0
  402a98:	bl	401ad0 <dcgettext@plt>
  402a9c:	mov	x27, x0
  402aa0:	cmp	w19, #0x5
  402aa4:	b.ne	4029d0 <ferror@plt+0xe30>  // b.any
  402aa8:	adrp	x2, 405000 <ferror@plt+0x3460>
  402aac:	mov	x0, x27
  402ab0:	add	x2, x2, #0x248
  402ab4:	mov	w1, w20
  402ab8:	bl	401b20 <printf@plt>
  402abc:	cbz	w22, 402a00 <ferror@plt+0xe60>
  402ac0:	adrp	x0, 405000 <ferror@plt+0x3460>
  402ac4:	add	x0, x0, #0x338
  402ac8:	bl	401b20 <printf@plt>
  402acc:	adrp	x1, 417000 <ferror@plt+0x15460>
  402ad0:	mov	w0, #0xa                   	// #10
  402ad4:	ldr	x1, [x1, #616]
  402ad8:	bl	4017d0 <putc@plt>
  402adc:	ldrb	w0, [x21, #40]
  402ae0:	tbnz	w0, #2, 402a18 <ferror@plt+0xe78>
  402ae4:	mov	w2, #0x5                   	// #5
  402ae8:	adrp	x1, 405000 <ferror@plt+0x3460>
  402aec:	mov	x0, #0x0                   	// #0
  402af0:	add	x1, x1, #0x378
  402af4:	bl	401ad0 <dcgettext@plt>
  402af8:	mov	w2, w23
  402afc:	mov	w1, w20
  402b00:	bl	401b20 <printf@plt>
  402b04:	cmp	w19, #0x6
  402b08:	b.ne	402a40 <ferror@plt+0xea0>  // b.any
  402b0c:	ldrb	w0, [x21, #40]
  402b10:	tbnz	w0, #2, 402be0 <ferror@plt+0x1040>
  402b14:	adrp	x1, 405000 <ferror@plt+0x3460>
  402b18:	add	x1, x1, #0x3e8
  402b1c:	mov	w2, #0x5                   	// #5
  402b20:	mov	x0, #0x0                   	// #0
  402b24:	bl	401ad0 <dcgettext@plt>
  402b28:	mov	x4, x26
  402b2c:	mov	x3, x25
  402b30:	mov	x2, x24
  402b34:	mov	w1, w20
  402b38:	bl	401b20 <printf@plt>
  402b3c:	ldp	x19, x20, [sp, #16]
  402b40:	ldp	x21, x22, [sp, #32]
  402b44:	ldp	x23, x24, [sp, #48]
  402b48:	ldp	x25, x26, [sp, #64]
  402b4c:	ldr	x27, [sp, #80]
  402b50:	ldp	x29, x30, [sp], #144
  402b54:	ret
  402b58:	cmp	w19, #0x1
  402b5c:	b.ne	402b7c <ferror@plt+0xfdc>  // b.any
  402b60:	adrp	x2, 405000 <ferror@plt+0x3460>
  402b64:	add	x2, x2, #0x238
  402b68:	b	4029f0 <ferror@plt+0xe50>
  402b6c:	adrp	x2, 405000 <ferror@plt+0x3460>
  402b70:	cmp	w19, #0x3
  402b74:	add	x2, x2, #0x228
  402b78:	b.eq	4029f0 <ferror@plt+0xe50>  // b.none
  402b7c:	mov	w2, #0x5                   	// #5
  402b80:	adrp	x1, 405000 <ferror@plt+0x3460>
  402b84:	mov	x0, #0x0                   	// #0
  402b88:	add	x1, x1, #0x288
  402b8c:	bl	401ad0 <dcgettext@plt>
  402b90:	mov	x2, x0
  402b94:	b	4029f0 <ferror@plt+0xe50>
  402b98:	mov	w0, #0x1                   	// #1
  402b9c:	movk	w0, #0x4000, lsl #16
  402ba0:	cmp	w19, w0
  402ba4:	b.eq	402b60 <ferror@plt+0xfc0>  // b.none
  402ba8:	add	w0, w0, #0x1
  402bac:	cmp	w19, w0
  402bb0:	b.eq	402bc8 <ferror@plt+0x1028>  // b.none
  402bb4:	adrp	x2, 405000 <ferror@plt+0x3460>
  402bb8:	cmp	w19, #0x6
  402bbc:	add	x2, x2, #0x278
  402bc0:	b.eq	4029f0 <ferror@plt+0xe50>  // b.none
  402bc4:	b	402b7c <ferror@plt+0xfdc>
  402bc8:	adrp	x2, 405000 <ferror@plt+0x3460>
  402bcc:	add	x2, x2, #0x258
  402bd0:	b	4029f0 <ferror@plt+0xe50>
  402bd4:	bl	401850 <getpid@plt>
  402bd8:	mov	w20, w0
  402bdc:	b	402928 <ferror@plt+0xd88>
  402be0:	adrp	x1, 405000 <ferror@plt+0x3460>
  402be4:	mov	w2, #0x5                   	// #5
  402be8:	add	x1, x1, #0x3a8
  402bec:	b	402b20 <ferror@plt+0xf80>
  402bf0:	adrp	x1, 405000 <ferror@plt+0x3460>
  402bf4:	add	x1, x1, #0x2a0
  402bf8:	mov	w2, #0x5                   	// #5
  402bfc:	mov	x0, #0x0                   	// #0
  402c00:	bl	401ad0 <dcgettext@plt>
  402c04:	mov	w2, w20
  402c08:	mov	x1, x0
  402c0c:	mov	w0, #0x1                   	// #1
  402c10:	bl	401b70 <err@plt>
  402c14:	adrp	x1, 405000 <ferror@plt+0x3460>
  402c18:	mov	w2, #0x5                   	// #5
  402c1c:	add	x1, x1, #0x2c0
  402c20:	b	402bfc <ferror@plt+0x105c>
  402c24:	nop
  402c28:	stp	x29, x30, [sp, #-48]!
  402c2c:	mov	x29, sp
  402c30:	ldrb	w2, [x0, #40]
  402c34:	ldr	w1, [x0]
  402c38:	tbz	w2, #0, 402c9c <ferror@plt+0x10fc>
  402c3c:	stp	x19, x20, [sp, #16]
  402c40:	mov	x19, x0
  402c44:	mov	w0, w1
  402c48:	bl	404cc0 <ferror@plt+0x3120>
  402c4c:	mov	x20, x0
  402c50:	cbnz	x0, 402c7c <ferror@plt+0x10dc>
  402c54:	mov	w2, #0x5                   	// #5
  402c58:	adrp	x1, 405000 <ferror@plt+0x3460>
  402c5c:	add	x1, x1, #0x430
  402c60:	bl	401ad0 <dcgettext@plt>
  402c64:	mov	x1, x0
  402c68:	mov	w0, #0x1                   	// #1
  402c6c:	bl	401b70 <err@plt>
  402c70:	ldr	w1, [sp, #44]
  402c74:	mov	x0, x19
  402c78:	bl	402900 <ferror@plt+0xd60>
  402c7c:	add	x1, sp, #0x2c
  402c80:	mov	x0, x20
  402c84:	bl	404d78 <ferror@plt+0x31d8>
  402c88:	cbz	w0, 402c70 <ferror@plt+0x10d0>
  402c8c:	mov	x0, x20
  402c90:	bl	404d48 <ferror@plt+0x31a8>
  402c94:	ldp	x19, x20, [sp, #16]
  402c98:	b	402ca0 <ferror@plt+0x1100>
  402c9c:	bl	402900 <ferror@plt+0xd60>
  402ca0:	ldp	x29, x30, [sp], #48
  402ca4:	ret
  402ca8:	stp	x29, x30, [sp, #-32]!
  402cac:	mov	x29, sp
  402cb0:	stp	x19, x20, [sp, #16]
  402cb4:	mov	x19, x1
  402cb8:	mov	x20, x0
  402cbc:	bl	401b30 <__errno_location@plt>
  402cc0:	mov	x4, x0
  402cc4:	adrp	x0, 417000 <ferror@plt+0x15460>
  402cc8:	mov	w5, #0x22                  	// #34
  402ccc:	adrp	x1, 405000 <ferror@plt+0x3460>
  402cd0:	mov	x3, x20
  402cd4:	ldr	w0, [x0, #584]
  402cd8:	mov	x2, x19
  402cdc:	str	w5, [x4]
  402ce0:	add	x1, x1, #0xed0
  402ce4:	bl	401b70 <err@plt>
  402ce8:	adrp	x1, 417000 <ferror@plt+0x15460>
  402cec:	str	w0, [x1, #584]
  402cf0:	ret
  402cf4:	nop
  402cf8:	stp	x29, x30, [sp, #-128]!
  402cfc:	mov	x29, sp
  402d00:	stp	x19, x20, [sp, #16]
  402d04:	mov	x20, x0
  402d08:	stp	x21, x22, [sp, #32]
  402d0c:	mov	x22, x1
  402d10:	stp	x23, x24, [sp, #48]
  402d14:	mov	x23, x2
  402d18:	str	xzr, [x1]
  402d1c:	bl	401b30 <__errno_location@plt>
  402d20:	mov	x21, x0
  402d24:	cbz	x20, 402fc0 <ferror@plt+0x1420>
  402d28:	ldrsb	w19, [x20]
  402d2c:	cbz	w19, 402fc0 <ferror@plt+0x1420>
  402d30:	bl	4019e0 <__ctype_b_loc@plt>
  402d34:	mov	x24, x0
  402d38:	ldr	x0, [x0]
  402d3c:	ubfiz	x1, x19, #1, #8
  402d40:	ldrh	w1, [x0, x1]
  402d44:	tbz	w1, #13, 402d60 <ferror@plt+0x11c0>
  402d48:	mov	x1, x20
  402d4c:	nop
  402d50:	ldrsb	w19, [x1, #1]!
  402d54:	ubfiz	x2, x19, #1, #8
  402d58:	ldrh	w2, [x0, x2]
  402d5c:	tbnz	w2, #13, 402d50 <ferror@plt+0x11b0>
  402d60:	cmp	w19, #0x2d
  402d64:	b.eq	402fc0 <ferror@plt+0x1420>  // b.none
  402d68:	stp	x25, x26, [sp, #64]
  402d6c:	mov	x0, x20
  402d70:	mov	w3, #0x0                   	// #0
  402d74:	stp	x27, x28, [sp, #80]
  402d78:	add	x27, sp, #0x78
  402d7c:	mov	x1, x27
  402d80:	str	wzr, [x21]
  402d84:	mov	w2, #0x0                   	// #0
  402d88:	str	xzr, [sp, #120]
  402d8c:	bl	4018f0 <__strtoul_internal@plt>
  402d90:	mov	x25, x0
  402d94:	ldr	x28, [sp, #120]
  402d98:	ldr	w0, [x21]
  402d9c:	cmp	x28, x20
  402da0:	b.eq	402fb0 <ferror@plt+0x1410>  // b.none
  402da4:	cbnz	w0, 402fe0 <ferror@plt+0x1440>
  402da8:	cbz	x28, 403054 <ferror@plt+0x14b4>
  402dac:	ldrsb	w0, [x28]
  402db0:	mov	w20, #0x0                   	// #0
  402db4:	mov	x26, #0x0                   	// #0
  402db8:	cbz	w0, 403054 <ferror@plt+0x14b4>
  402dbc:	nop
  402dc0:	ldrsb	w0, [x28, #1]
  402dc4:	cmp	w0, #0x69
  402dc8:	b.eq	402e74 <ferror@plt+0x12d4>  // b.none
  402dcc:	and	w1, w0, #0xffffffdf
  402dd0:	cmp	w1, #0x42
  402dd4:	b.ne	403044 <ferror@plt+0x14a4>  // b.any
  402dd8:	ldrsb	w0, [x28, #2]
  402ddc:	cbz	w0, 40308c <ferror@plt+0x14ec>
  402de0:	bl	401820 <localeconv@plt>
  402de4:	cbz	x0, 402fb8 <ferror@plt+0x1418>
  402de8:	ldr	x1, [x0]
  402dec:	cbz	x1, 402fb8 <ferror@plt+0x1418>
  402df0:	mov	x0, x1
  402df4:	str	x1, [sp, #104]
  402df8:	bl	401770 <strlen@plt>
  402dfc:	mov	x19, x0
  402e00:	cbnz	x26, 402fb8 <ferror@plt+0x1418>
  402e04:	ldrsb	w0, [x28]
  402e08:	cbz	w0, 402fb8 <ferror@plt+0x1418>
  402e0c:	ldr	x1, [sp, #104]
  402e10:	mov	x2, x19
  402e14:	mov	x0, x1
  402e18:	mov	x1, x28
  402e1c:	bl	401890 <strncmp@plt>
  402e20:	cbnz	w0, 402fb8 <ferror@plt+0x1418>
  402e24:	ldrsb	w4, [x28, x19]
  402e28:	add	x1, x28, x19
  402e2c:	cmp	w4, #0x30
  402e30:	b.ne	403068 <ferror@plt+0x14c8>  // b.any
  402e34:	add	w0, w20, #0x1
  402e38:	mov	x19, x1
  402e3c:	nop
  402e40:	sub	w3, w19, w1
  402e44:	ldrsb	w4, [x19, #1]!
  402e48:	add	w20, w3, w0
  402e4c:	cmp	w4, #0x30
  402e50:	b.eq	402e40 <ferror@plt+0x12a0>  // b.none
  402e54:	ldr	x0, [x24]
  402e58:	ldrh	w0, [x0, w4, sxtw #1]
  402e5c:	tbnz	w0, #11, 402ff4 <ferror@plt+0x1454>
  402e60:	mov	x28, x19
  402e64:	str	x19, [sp, #120]
  402e68:	ldrsb	w0, [x28, #1]
  402e6c:	cmp	w0, #0x69
  402e70:	b.ne	402dcc <ferror@plt+0x122c>  // b.any
  402e74:	ldrsb	w0, [x28, #2]
  402e78:	and	w0, w0, #0xffffffdf
  402e7c:	cmp	w0, #0x42
  402e80:	b.ne	402de0 <ferror@plt+0x1240>  // b.any
  402e84:	ldrsb	w0, [x28, #3]
  402e88:	cbnz	w0, 402de0 <ferror@plt+0x1240>
  402e8c:	mov	x19, #0x400                 	// #1024
  402e90:	ldrsb	w27, [x28]
  402e94:	adrp	x24, 405000 <ferror@plt+0x3460>
  402e98:	add	x24, x24, #0xee0
  402e9c:	mov	x0, x24
  402ea0:	mov	w1, w27
  402ea4:	bl	401a70 <strchr@plt>
  402ea8:	cbz	x0, 403094 <ferror@plt+0x14f4>
  402eac:	sub	x1, x0, x24
  402eb0:	add	w1, w1, #0x1
  402eb4:	cbz	w1, 4030b0 <ferror@plt+0x1510>
  402eb8:	umulh	x0, x25, x19
  402ebc:	cbnz	x0, 403080 <ferror@plt+0x14e0>
  402ec0:	sub	w0, w1, #0x2
  402ec4:	b	402ed4 <ferror@plt+0x1334>
  402ec8:	umulh	x2, x25, x19
  402ecc:	sub	w0, w0, #0x1
  402ed0:	cbnz	x2, 403080 <ferror@plt+0x14e0>
  402ed4:	mul	x25, x25, x19
  402ed8:	cmn	w0, #0x1
  402edc:	b.ne	402ec8 <ferror@plt+0x1328>  // b.any
  402ee0:	mov	w0, #0x0                   	// #0
  402ee4:	cbz	x23, 402eec <ferror@plt+0x134c>
  402ee8:	str	w1, [x23]
  402eec:	cmp	x26, #0x0
  402ef0:	ccmp	w1, #0x0, #0x4, ne  // ne = any
  402ef4:	b.eq	402f9c <ferror@plt+0x13fc>  // b.none
  402ef8:	sub	w1, w1, #0x2
  402efc:	mov	x5, #0x1                   	// #1
  402f00:	b	402f10 <ferror@plt+0x1370>
  402f04:	umulh	x2, x5, x19
  402f08:	sub	w1, w1, #0x1
  402f0c:	cbnz	x2, 402f1c <ferror@plt+0x137c>
  402f10:	mul	x5, x5, x19
  402f14:	cmn	w1, #0x1
  402f18:	b.ne	402f04 <ferror@plt+0x1364>  // b.any
  402f1c:	cmp	x26, #0xa
  402f20:	mov	x1, #0xa                   	// #10
  402f24:	b.ls	402f38 <ferror@plt+0x1398>  // b.plast
  402f28:	add	x1, x1, x1, lsl #2
  402f2c:	cmp	x26, x1, lsl #1
  402f30:	lsl	x1, x1, #1
  402f34:	b.hi	402f28 <ferror@plt+0x1388>  // b.pmore
  402f38:	cbz	w20, 402f54 <ferror@plt+0x13b4>
  402f3c:	mov	w2, #0x0                   	// #0
  402f40:	add	x1, x1, x1, lsl #2
  402f44:	add	w2, w2, #0x1
  402f48:	cmp	w20, w2
  402f4c:	lsl	x1, x1, #1
  402f50:	b.ne	402f40 <ferror@plt+0x13a0>  // b.any
  402f54:	mov	x8, #0xcccccccccccccccc    	// #-3689348814741910324
  402f58:	mov	x4, #0x1                   	// #1
  402f5c:	movk	x8, #0xcccd
  402f60:	umulh	x6, x26, x8
  402f64:	add	x7, x4, x4, lsl #2
  402f68:	mov	x3, x4
  402f6c:	cmp	x26, #0x9
  402f70:	lsl	x4, x7, #1
  402f74:	lsr	x2, x6, #3
  402f78:	add	x2, x2, x2, lsl #2
  402f7c:	sub	x2, x26, x2, lsl #1
  402f80:	lsr	x26, x6, #3
  402f84:	cbz	x2, 402f98 <ferror@plt+0x13f8>
  402f88:	udiv	x3, x1, x3
  402f8c:	udiv	x2, x3, x2
  402f90:	udiv	x2, x5, x2
  402f94:	add	x25, x25, x2
  402f98:	b.hi	402f60 <ferror@plt+0x13c0>  // b.pmore
  402f9c:	str	x25, [x22]
  402fa0:	tbnz	w0, #31, 403070 <ferror@plt+0x14d0>
  402fa4:	ldp	x25, x26, [sp, #64]
  402fa8:	ldp	x27, x28, [sp, #80]
  402fac:	b	402fcc <ferror@plt+0x142c>
  402fb0:	cbnz	w0, 402fec <ferror@plt+0x144c>
  402fb4:	nop
  402fb8:	ldp	x25, x26, [sp, #64]
  402fbc:	ldp	x27, x28, [sp, #80]
  402fc0:	mov	w1, #0x16                  	// #22
  402fc4:	mov	w0, #0xffffffea            	// #-22
  402fc8:	str	w1, [x21]
  402fcc:	ldp	x19, x20, [sp, #16]
  402fd0:	ldp	x21, x22, [sp, #32]
  402fd4:	ldp	x23, x24, [sp, #48]
  402fd8:	ldp	x29, x30, [sp], #128
  402fdc:	ret
  402fe0:	sub	x1, x25, #0x1
  402fe4:	cmn	x1, #0x3
  402fe8:	b.ls	402da8 <ferror@plt+0x1208>  // b.plast
  402fec:	neg	w0, w0
  402ff0:	b	402fa0 <ferror@plt+0x1400>
  402ff4:	str	wzr, [x21]
  402ff8:	mov	x1, x27
  402ffc:	mov	x0, x19
  403000:	mov	w3, #0x0                   	// #0
  403004:	mov	w2, #0x0                   	// #0
  403008:	str	xzr, [sp, #120]
  40300c:	bl	4018f0 <__strtoul_internal@plt>
  403010:	mov	x26, x0
  403014:	ldr	x28, [sp, #120]
  403018:	ldr	w0, [x21]
  40301c:	cmp	x28, x19
  403020:	b.eq	402fb0 <ferror@plt+0x1410>  // b.none
  403024:	cbz	w0, 40304c <ferror@plt+0x14ac>
  403028:	sub	x1, x26, #0x1
  40302c:	cmn	x1, #0x3
  403030:	b.hi	402fec <ferror@plt+0x144c>  // b.pmore
  403034:	cbz	x28, 402fb8 <ferror@plt+0x1418>
  403038:	ldrsb	w0, [x28]
  40303c:	cbnz	w0, 402dc0 <ferror@plt+0x1220>
  403040:	b	402fb8 <ferror@plt+0x1418>
  403044:	cbnz	w0, 402de0 <ferror@plt+0x1240>
  403048:	b	402e8c <ferror@plt+0x12ec>
  40304c:	cbnz	x26, 403034 <ferror@plt+0x1494>
  403050:	b	402dc0 <ferror@plt+0x1220>
  403054:	mov	w0, #0x0                   	// #0
  403058:	ldp	x27, x28, [sp, #80]
  40305c:	str	x25, [x22]
  403060:	ldp	x25, x26, [sp, #64]
  403064:	b	402fcc <ferror@plt+0x142c>
  403068:	mov	x19, x1
  40306c:	b	402e54 <ferror@plt+0x12b4>
  403070:	neg	w1, w0
  403074:	ldp	x25, x26, [sp, #64]
  403078:	ldp	x27, x28, [sp, #80]
  40307c:	b	402fc8 <ferror@plt+0x1428>
  403080:	mov	w0, #0xffffffde            	// #-34
  403084:	cbnz	x23, 402ee8 <ferror@plt+0x1348>
  403088:	b	402eec <ferror@plt+0x134c>
  40308c:	mov	x19, #0x3e8                 	// #1000
  403090:	b	402e90 <ferror@plt+0x12f0>
  403094:	adrp	x1, 405000 <ferror@plt+0x3460>
  403098:	add	x24, x1, #0xef0
  40309c:	mov	x0, x24
  4030a0:	mov	w1, w27
  4030a4:	bl	401a70 <strchr@plt>
  4030a8:	cbnz	x0, 402eac <ferror@plt+0x130c>
  4030ac:	b	402fb8 <ferror@plt+0x1418>
  4030b0:	mov	w0, #0x0                   	// #0
  4030b4:	cbnz	x23, 402ee8 <ferror@plt+0x1348>
  4030b8:	ldp	x27, x28, [sp, #80]
  4030bc:	str	x25, [x22]
  4030c0:	ldp	x25, x26, [sp, #64]
  4030c4:	b	402fcc <ferror@plt+0x142c>
  4030c8:	mov	x2, #0x0                   	// #0
  4030cc:	b	402cf8 <ferror@plt+0x1158>
  4030d0:	stp	x29, x30, [sp, #-48]!
  4030d4:	mov	x29, sp
  4030d8:	stp	x21, x22, [sp, #32]
  4030dc:	mov	x22, x1
  4030e0:	cbz	x0, 403140 <ferror@plt+0x15a0>
  4030e4:	mov	x21, x0
  4030e8:	stp	x19, x20, [sp, #16]
  4030ec:	mov	x20, x0
  4030f0:	b	40310c <ferror@plt+0x156c>
  4030f4:	bl	4019e0 <__ctype_b_loc@plt>
  4030f8:	ubfiz	x19, x19, #1, #8
  4030fc:	ldr	x2, [x0]
  403100:	ldrh	w2, [x2, x19]
  403104:	tbz	w2, #11, 403114 <ferror@plt+0x1574>
  403108:	add	x20, x20, #0x1
  40310c:	ldrsb	w19, [x20]
  403110:	cbnz	w19, 4030f4 <ferror@plt+0x1554>
  403114:	cbz	x22, 40311c <ferror@plt+0x157c>
  403118:	str	x20, [x22]
  40311c:	cmp	x20, x21
  403120:	b.ls	403158 <ferror@plt+0x15b8>  // b.plast
  403124:	ldrsb	w1, [x20]
  403128:	mov	w0, #0x1                   	// #1
  40312c:	ldp	x19, x20, [sp, #16]
  403130:	cbnz	w1, 403148 <ferror@plt+0x15a8>
  403134:	ldp	x21, x22, [sp, #32]
  403138:	ldp	x29, x30, [sp], #48
  40313c:	ret
  403140:	cbz	x1, 403148 <ferror@plt+0x15a8>
  403144:	str	xzr, [x1]
  403148:	mov	w0, #0x0                   	// #0
  40314c:	ldp	x21, x22, [sp, #32]
  403150:	ldp	x29, x30, [sp], #48
  403154:	ret
  403158:	mov	w0, #0x0                   	// #0
  40315c:	ldp	x19, x20, [sp, #16]
  403160:	b	40314c <ferror@plt+0x15ac>
  403164:	nop
  403168:	stp	x29, x30, [sp, #-48]!
  40316c:	mov	x29, sp
  403170:	stp	x21, x22, [sp, #32]
  403174:	mov	x22, x1
  403178:	cbz	x0, 4031d8 <ferror@plt+0x1638>
  40317c:	mov	x21, x0
  403180:	stp	x19, x20, [sp, #16]
  403184:	mov	x20, x0
  403188:	b	4031a4 <ferror@plt+0x1604>
  40318c:	bl	4019e0 <__ctype_b_loc@plt>
  403190:	ubfiz	x19, x19, #1, #8
  403194:	ldr	x2, [x0]
  403198:	ldrh	w2, [x2, x19]
  40319c:	tbz	w2, #12, 4031ac <ferror@plt+0x160c>
  4031a0:	add	x20, x20, #0x1
  4031a4:	ldrsb	w19, [x20]
  4031a8:	cbnz	w19, 40318c <ferror@plt+0x15ec>
  4031ac:	cbz	x22, 4031b4 <ferror@plt+0x1614>
  4031b0:	str	x20, [x22]
  4031b4:	cmp	x20, x21
  4031b8:	b.ls	4031f0 <ferror@plt+0x1650>  // b.plast
  4031bc:	ldrsb	w1, [x20]
  4031c0:	mov	w0, #0x1                   	// #1
  4031c4:	ldp	x19, x20, [sp, #16]
  4031c8:	cbnz	w1, 4031e0 <ferror@plt+0x1640>
  4031cc:	ldp	x21, x22, [sp, #32]
  4031d0:	ldp	x29, x30, [sp], #48
  4031d4:	ret
  4031d8:	cbz	x1, 4031e0 <ferror@plt+0x1640>
  4031dc:	str	xzr, [x1]
  4031e0:	mov	w0, #0x0                   	// #0
  4031e4:	ldp	x21, x22, [sp, #32]
  4031e8:	ldp	x29, x30, [sp], #48
  4031ec:	ret
  4031f0:	mov	w0, #0x0                   	// #0
  4031f4:	ldp	x19, x20, [sp, #16]
  4031f8:	b	4031e4 <ferror@plt+0x1644>
  4031fc:	nop
  403200:	stp	x29, x30, [sp, #-128]!
  403204:	mov	x29, sp
  403208:	stp	x19, x20, [sp, #16]
  40320c:	mov	x19, x0
  403210:	mov	x20, x1
  403214:	mov	w0, #0xffffffd0            	// #-48
  403218:	add	x1, sp, #0x50
  40321c:	stp	x21, x22, [sp, #32]
  403220:	add	x21, sp, #0x80
  403224:	stp	x21, x21, [sp, #48]
  403228:	str	x1, [sp, #64]
  40322c:	stp	w0, wzr, [sp, #72]
  403230:	stp	x2, x3, [sp, #80]
  403234:	stp	x4, x5, [sp, #96]
  403238:	stp	x6, x7, [sp, #112]
  40323c:	b	403284 <ferror@plt+0x16e4>
  403240:	ldr	x1, [x0]
  403244:	add	x2, x0, #0xf
  403248:	and	x2, x2, #0xfffffffffffffff8
  40324c:	str	x2, [sp, #48]
  403250:	cbz	x1, 4032d0 <ferror@plt+0x1730>
  403254:	add	x0, x2, #0xf
  403258:	and	x0, x0, #0xfffffffffffffff8
  40325c:	str	x0, [sp, #48]
  403260:	ldr	x22, [x2]
  403264:	cbz	x22, 4032d0 <ferror@plt+0x1730>
  403268:	mov	x0, x19
  40326c:	bl	4019c0 <strcmp@plt>
  403270:	cbz	w0, 4032f4 <ferror@plt+0x1754>
  403274:	mov	x1, x22
  403278:	mov	x0, x19
  40327c:	bl	4019c0 <strcmp@plt>
  403280:	cbz	w0, 4032f8 <ferror@plt+0x1758>
  403284:	ldr	w3, [sp, #72]
  403288:	ldr	x0, [sp, #48]
  40328c:	tbz	w3, #31, 403240 <ferror@plt+0x16a0>
  403290:	add	w2, w3, #0x8
  403294:	str	w2, [sp, #72]
  403298:	cmp	w2, #0x0
  40329c:	b.gt	403240 <ferror@plt+0x16a0>
  4032a0:	ldr	x1, [x21, w3, sxtw]
  4032a4:	cbz	x1, 4032d0 <ferror@plt+0x1730>
  4032a8:	cbz	w2, 403308 <ferror@plt+0x1768>
  4032ac:	add	w3, w3, #0x10
  4032b0:	str	w3, [sp, #72]
  4032b4:	cmp	w3, #0x0
  4032b8:	b.le	4032ec <ferror@plt+0x174c>
  4032bc:	add	x3, x0, #0xf
  4032c0:	mov	x2, x0
  4032c4:	and	x0, x3, #0xfffffffffffffff8
  4032c8:	str	x0, [sp, #48]
  4032cc:	b	403260 <ferror@plt+0x16c0>
  4032d0:	adrp	x0, 417000 <ferror@plt+0x15460>
  4032d4:	adrp	x1, 405000 <ferror@plt+0x3460>
  4032d8:	mov	x3, x19
  4032dc:	mov	x2, x20
  4032e0:	ldr	w0, [x0, #584]
  4032e4:	add	x1, x1, #0xed0
  4032e8:	bl	401af0 <errx@plt>
  4032ec:	add	x2, x21, w2, sxtw
  4032f0:	b	403260 <ferror@plt+0x16c0>
  4032f4:	mov	w0, #0x1                   	// #1
  4032f8:	ldp	x19, x20, [sp, #16]
  4032fc:	ldp	x21, x22, [sp, #32]
  403300:	ldp	x29, x30, [sp], #128
  403304:	ret
  403308:	mov	x2, x0
  40330c:	b	403254 <ferror@plt+0x16b4>
  403310:	cbz	x1, 40333c <ferror@plt+0x179c>
  403314:	add	x3, x0, x1
  403318:	sxtb	w2, w2
  40331c:	b	403330 <ferror@plt+0x1790>
  403320:	b.eq	403340 <ferror@plt+0x17a0>  // b.none
  403324:	add	x0, x0, #0x1
  403328:	cmp	x3, x0
  40332c:	b.eq	40333c <ferror@plt+0x179c>  // b.none
  403330:	ldrsb	w1, [x0]
  403334:	cmp	w2, w1
  403338:	cbnz	w1, 403320 <ferror@plt+0x1780>
  40333c:	mov	x0, #0x0                   	// #0
  403340:	ret
  403344:	nop
  403348:	stp	x29, x30, [sp, #-64]!
  40334c:	mov	x29, sp
  403350:	stp	x19, x20, [sp, #16]
  403354:	mov	x19, x0
  403358:	stp	x21, x22, [sp, #32]
  40335c:	mov	x21, x1
  403360:	adrp	x22, 417000 <ferror@plt+0x15460>
  403364:	str	xzr, [sp, #56]
  403368:	bl	401b30 <__errno_location@plt>
  40336c:	str	wzr, [x0]
  403370:	cbz	x19, 403384 <ferror@plt+0x17e4>
  403374:	mov	x20, x0
  403378:	ldrsb	w0, [x19]
  40337c:	adrp	x22, 417000 <ferror@plt+0x15460>
  403380:	cbnz	w0, 40339c <ferror@plt+0x17fc>
  403384:	ldr	w0, [x22, #584]
  403388:	adrp	x1, 405000 <ferror@plt+0x3460>
  40338c:	mov	x3, x19
  403390:	mov	x2, x21
  403394:	add	x1, x1, #0xed0
  403398:	bl	401af0 <errx@plt>
  40339c:	add	x1, sp, #0x38
  4033a0:	mov	x0, x19
  4033a4:	mov	w3, #0x0                   	// #0
  4033a8:	mov	w2, #0xa                   	// #10
  4033ac:	bl	4018f0 <__strtoul_internal@plt>
  4033b0:	ldr	w1, [x20]
  4033b4:	cbnz	w1, 4033f8 <ferror@plt+0x1858>
  4033b8:	ldr	x1, [sp, #56]
  4033bc:	cmp	x19, x1
  4033c0:	b.eq	403384 <ferror@plt+0x17e4>  // b.none
  4033c4:	cbz	x1, 4033d0 <ferror@plt+0x1830>
  4033c8:	ldrsb	w1, [x1]
  4033cc:	cbnz	w1, 403384 <ferror@plt+0x17e4>
  4033d0:	mov	x1, #0xffffffff            	// #4294967295
  4033d4:	cmp	x0, x1
  4033d8:	b.hi	403418 <ferror@plt+0x1878>  // b.pmore
  4033dc:	mov	x1, #0xffff                	// #65535
  4033e0:	cmp	x0, x1
  4033e4:	b.hi	403424 <ferror@plt+0x1884>  // b.pmore
  4033e8:	ldp	x19, x20, [sp, #16]
  4033ec:	ldp	x21, x22, [sp, #32]
  4033f0:	ldp	x29, x30, [sp], #64
  4033f4:	ret
  4033f8:	ldr	w0, [x22, #584]
  4033fc:	cmp	w1, #0x22
  403400:	b.ne	403384 <ferror@plt+0x17e4>  // b.any
  403404:	adrp	x1, 405000 <ferror@plt+0x3460>
  403408:	mov	x3, x19
  40340c:	mov	x2, x21
  403410:	add	x1, x1, #0xed0
  403414:	bl	401b70 <err@plt>
  403418:	mov	x1, x21
  40341c:	mov	x0, x19
  403420:	bl	402ca8 <ferror@plt+0x1108>
  403424:	mov	x1, x21
  403428:	mov	x0, x19
  40342c:	bl	402ca8 <ferror@plt+0x1108>
  403430:	stp	x29, x30, [sp, #-64]!
  403434:	mov	x29, sp
  403438:	stp	x19, x20, [sp, #16]
  40343c:	mov	x19, x0
  403440:	stp	x21, x22, [sp, #32]
  403444:	mov	x21, x1
  403448:	adrp	x22, 417000 <ferror@plt+0x15460>
  40344c:	str	xzr, [sp, #56]
  403450:	bl	401b30 <__errno_location@plt>
  403454:	str	wzr, [x0]
  403458:	cbz	x19, 40346c <ferror@plt+0x18cc>
  40345c:	mov	x20, x0
  403460:	ldrsb	w0, [x19]
  403464:	adrp	x22, 417000 <ferror@plt+0x15460>
  403468:	cbnz	w0, 403484 <ferror@plt+0x18e4>
  40346c:	ldr	w0, [x22, #584]
  403470:	adrp	x1, 405000 <ferror@plt+0x3460>
  403474:	mov	x3, x19
  403478:	mov	x2, x21
  40347c:	add	x1, x1, #0xed0
  403480:	bl	401af0 <errx@plt>
  403484:	add	x1, sp, #0x38
  403488:	mov	x0, x19
  40348c:	mov	w3, #0x0                   	// #0
  403490:	mov	w2, #0x10                  	// #16
  403494:	bl	4018f0 <__strtoul_internal@plt>
  403498:	ldr	w1, [x20]
  40349c:	cbnz	w1, 4034e0 <ferror@plt+0x1940>
  4034a0:	ldr	x1, [sp, #56]
  4034a4:	cmp	x19, x1
  4034a8:	b.eq	40346c <ferror@plt+0x18cc>  // b.none
  4034ac:	cbz	x1, 4034b8 <ferror@plt+0x1918>
  4034b0:	ldrsb	w1, [x1]
  4034b4:	cbnz	w1, 40346c <ferror@plt+0x18cc>
  4034b8:	mov	x1, #0xffffffff            	// #4294967295
  4034bc:	cmp	x0, x1
  4034c0:	b.hi	403500 <ferror@plt+0x1960>  // b.pmore
  4034c4:	mov	x1, #0xffff                	// #65535
  4034c8:	cmp	x0, x1
  4034cc:	b.hi	40350c <ferror@plt+0x196c>  // b.pmore
  4034d0:	ldp	x19, x20, [sp, #16]
  4034d4:	ldp	x21, x22, [sp, #32]
  4034d8:	ldp	x29, x30, [sp], #64
  4034dc:	ret
  4034e0:	ldr	w0, [x22, #584]
  4034e4:	cmp	w1, #0x22
  4034e8:	b.ne	40346c <ferror@plt+0x18cc>  // b.any
  4034ec:	adrp	x1, 405000 <ferror@plt+0x3460>
  4034f0:	mov	x3, x19
  4034f4:	mov	x2, x21
  4034f8:	add	x1, x1, #0xed0
  4034fc:	bl	401b70 <err@plt>
  403500:	mov	x1, x21
  403504:	mov	x0, x19
  403508:	bl	402ca8 <ferror@plt+0x1108>
  40350c:	mov	x1, x21
  403510:	mov	x0, x19
  403514:	bl	402ca8 <ferror@plt+0x1108>
  403518:	stp	x29, x30, [sp, #-64]!
  40351c:	mov	x29, sp
  403520:	stp	x19, x20, [sp, #16]
  403524:	mov	x19, x0
  403528:	stp	x21, x22, [sp, #32]
  40352c:	mov	x21, x1
  403530:	adrp	x22, 417000 <ferror@plt+0x15460>
  403534:	str	xzr, [sp, #56]
  403538:	bl	401b30 <__errno_location@plt>
  40353c:	str	wzr, [x0]
  403540:	cbz	x19, 403554 <ferror@plt+0x19b4>
  403544:	mov	x20, x0
  403548:	ldrsb	w0, [x19]
  40354c:	adrp	x22, 417000 <ferror@plt+0x15460>
  403550:	cbnz	w0, 40356c <ferror@plt+0x19cc>
  403554:	ldr	w0, [x22, #584]
  403558:	adrp	x1, 405000 <ferror@plt+0x3460>
  40355c:	mov	x3, x19
  403560:	mov	x2, x21
  403564:	add	x1, x1, #0xed0
  403568:	bl	401af0 <errx@plt>
  40356c:	add	x1, sp, #0x38
  403570:	mov	x0, x19
  403574:	mov	w3, #0x0                   	// #0
  403578:	mov	w2, #0xa                   	// #10
  40357c:	bl	4018f0 <__strtoul_internal@plt>
  403580:	ldr	w1, [x20]
  403584:	cbnz	w1, 4035bc <ferror@plt+0x1a1c>
  403588:	ldr	x1, [sp, #56]
  40358c:	cmp	x19, x1
  403590:	b.eq	403554 <ferror@plt+0x19b4>  // b.none
  403594:	cbz	x1, 4035a0 <ferror@plt+0x1a00>
  403598:	ldrsb	w1, [x1]
  40359c:	cbnz	w1, 403554 <ferror@plt+0x19b4>
  4035a0:	mov	x1, #0xffffffff            	// #4294967295
  4035a4:	cmp	x0, x1
  4035a8:	b.hi	4035dc <ferror@plt+0x1a3c>  // b.pmore
  4035ac:	ldp	x19, x20, [sp, #16]
  4035b0:	ldp	x21, x22, [sp, #32]
  4035b4:	ldp	x29, x30, [sp], #64
  4035b8:	ret
  4035bc:	ldr	w0, [x22, #584]
  4035c0:	cmp	w1, #0x22
  4035c4:	b.ne	403554 <ferror@plt+0x19b4>  // b.any
  4035c8:	adrp	x1, 405000 <ferror@plt+0x3460>
  4035cc:	mov	x3, x19
  4035d0:	mov	x2, x21
  4035d4:	add	x1, x1, #0xed0
  4035d8:	bl	401b70 <err@plt>
  4035dc:	mov	x1, x21
  4035e0:	mov	x0, x19
  4035e4:	bl	402ca8 <ferror@plt+0x1108>
  4035e8:	stp	x29, x30, [sp, #-64]!
  4035ec:	mov	x29, sp
  4035f0:	stp	x19, x20, [sp, #16]
  4035f4:	mov	x19, x0
  4035f8:	stp	x21, x22, [sp, #32]
  4035fc:	mov	x21, x1
  403600:	adrp	x22, 417000 <ferror@plt+0x15460>
  403604:	str	xzr, [sp, #56]
  403608:	bl	401b30 <__errno_location@plt>
  40360c:	str	wzr, [x0]
  403610:	cbz	x19, 403624 <ferror@plt+0x1a84>
  403614:	mov	x20, x0
  403618:	ldrsb	w0, [x19]
  40361c:	adrp	x22, 417000 <ferror@plt+0x15460>
  403620:	cbnz	w0, 40363c <ferror@plt+0x1a9c>
  403624:	ldr	w0, [x22, #584]
  403628:	adrp	x1, 405000 <ferror@plt+0x3460>
  40362c:	mov	x3, x19
  403630:	mov	x2, x21
  403634:	add	x1, x1, #0xed0
  403638:	bl	401af0 <errx@plt>
  40363c:	add	x1, sp, #0x38
  403640:	mov	x0, x19
  403644:	mov	w3, #0x0                   	// #0
  403648:	mov	w2, #0x10                  	// #16
  40364c:	bl	4018f0 <__strtoul_internal@plt>
  403650:	ldr	w1, [x20]
  403654:	cbnz	w1, 40368c <ferror@plt+0x1aec>
  403658:	ldr	x1, [sp, #56]
  40365c:	cmp	x19, x1
  403660:	b.eq	403624 <ferror@plt+0x1a84>  // b.none
  403664:	cbz	x1, 403670 <ferror@plt+0x1ad0>
  403668:	ldrsb	w1, [x1]
  40366c:	cbnz	w1, 403624 <ferror@plt+0x1a84>
  403670:	mov	x1, #0xffffffff            	// #4294967295
  403674:	cmp	x0, x1
  403678:	b.hi	4036ac <ferror@plt+0x1b0c>  // b.pmore
  40367c:	ldp	x19, x20, [sp, #16]
  403680:	ldp	x21, x22, [sp, #32]
  403684:	ldp	x29, x30, [sp], #64
  403688:	ret
  40368c:	ldr	w0, [x22, #584]
  403690:	cmp	w1, #0x22
  403694:	b.ne	403624 <ferror@plt+0x1a84>  // b.any
  403698:	adrp	x1, 405000 <ferror@plt+0x3460>
  40369c:	mov	x3, x19
  4036a0:	mov	x2, x21
  4036a4:	add	x1, x1, #0xed0
  4036a8:	bl	401b70 <err@plt>
  4036ac:	mov	x1, x21
  4036b0:	mov	x0, x19
  4036b4:	bl	402ca8 <ferror@plt+0x1108>
  4036b8:	stp	x29, x30, [sp, #-64]!
  4036bc:	mov	x29, sp
  4036c0:	stp	x19, x20, [sp, #16]
  4036c4:	mov	x19, x0
  4036c8:	stp	x21, x22, [sp, #32]
  4036cc:	mov	x21, x1
  4036d0:	adrp	x22, 417000 <ferror@plt+0x15460>
  4036d4:	str	xzr, [sp, #56]
  4036d8:	bl	401b30 <__errno_location@plt>
  4036dc:	str	wzr, [x0]
  4036e0:	cbz	x19, 4036f4 <ferror@plt+0x1b54>
  4036e4:	mov	x20, x0
  4036e8:	ldrsb	w0, [x19]
  4036ec:	adrp	x22, 417000 <ferror@plt+0x15460>
  4036f0:	cbnz	w0, 40370c <ferror@plt+0x1b6c>
  4036f4:	ldr	w0, [x22, #584]
  4036f8:	adrp	x1, 405000 <ferror@plt+0x3460>
  4036fc:	mov	x3, x19
  403700:	mov	x2, x21
  403704:	add	x1, x1, #0xed0
  403708:	bl	401af0 <errx@plt>
  40370c:	add	x1, sp, #0x38
  403710:	mov	x0, x19
  403714:	mov	w3, #0x0                   	// #0
  403718:	mov	w2, #0xa                   	// #10
  40371c:	bl	401880 <__strtol_internal@plt>
  403720:	ldr	w1, [x20]
  403724:	cbnz	w1, 403750 <ferror@plt+0x1bb0>
  403728:	ldr	x1, [sp, #56]
  40372c:	cmp	x1, x19
  403730:	b.eq	4036f4 <ferror@plt+0x1b54>  // b.none
  403734:	cbz	x1, 403740 <ferror@plt+0x1ba0>
  403738:	ldrsb	w1, [x1]
  40373c:	cbnz	w1, 4036f4 <ferror@plt+0x1b54>
  403740:	ldp	x19, x20, [sp, #16]
  403744:	ldp	x21, x22, [sp, #32]
  403748:	ldp	x29, x30, [sp], #64
  40374c:	ret
  403750:	ldr	w0, [x22, #584]
  403754:	cmp	w1, #0x22
  403758:	b.ne	4036f4 <ferror@plt+0x1b54>  // b.any
  40375c:	adrp	x1, 405000 <ferror@plt+0x3460>
  403760:	mov	x3, x19
  403764:	mov	x2, x21
  403768:	add	x1, x1, #0xed0
  40376c:	bl	401b70 <err@plt>
  403770:	stp	x29, x30, [sp, #-32]!
  403774:	mov	x29, sp
  403778:	stp	x19, x20, [sp, #16]
  40377c:	mov	x19, x1
  403780:	mov	x20, x0
  403784:	bl	4036b8 <ferror@plt+0x1b18>
  403788:	mov	x2, #0x80000000            	// #2147483648
  40378c:	add	x2, x0, x2
  403790:	mov	x1, #0xffffffff            	// #4294967295
  403794:	cmp	x2, x1
  403798:	b.hi	4037a8 <ferror@plt+0x1c08>  // b.pmore
  40379c:	ldp	x19, x20, [sp, #16]
  4037a0:	ldp	x29, x30, [sp], #32
  4037a4:	ret
  4037a8:	bl	401b30 <__errno_location@plt>
  4037ac:	mov	x4, x0
  4037b0:	adrp	x0, 417000 <ferror@plt+0x15460>
  4037b4:	mov	w5, #0x22                  	// #34
  4037b8:	adrp	x1, 405000 <ferror@plt+0x3460>
  4037bc:	mov	x3, x20
  4037c0:	ldr	w0, [x0, #584]
  4037c4:	mov	x2, x19
  4037c8:	str	w5, [x4]
  4037cc:	add	x1, x1, #0xed0
  4037d0:	bl	401b70 <err@plt>
  4037d4:	nop
  4037d8:	stp	x29, x30, [sp, #-32]!
  4037dc:	mov	x29, sp
  4037e0:	stp	x19, x20, [sp, #16]
  4037e4:	mov	x19, x1
  4037e8:	mov	x20, x0
  4037ec:	bl	403770 <ferror@plt+0x1bd0>
  4037f0:	add	w2, w0, #0x8, lsl #12
  4037f4:	mov	w1, #0xffff                	// #65535
  4037f8:	cmp	w2, w1
  4037fc:	b.hi	40380c <ferror@plt+0x1c6c>  // b.pmore
  403800:	ldp	x19, x20, [sp, #16]
  403804:	ldp	x29, x30, [sp], #32
  403808:	ret
  40380c:	bl	401b30 <__errno_location@plt>
  403810:	mov	x4, x0
  403814:	adrp	x0, 417000 <ferror@plt+0x15460>
  403818:	mov	w5, #0x22                  	// #34
  40381c:	adrp	x1, 405000 <ferror@plt+0x3460>
  403820:	mov	x3, x20
  403824:	ldr	w0, [x0, #584]
  403828:	mov	x2, x19
  40382c:	str	w5, [x4]
  403830:	add	x1, x1, #0xed0
  403834:	bl	401b70 <err@plt>
  403838:	stp	x29, x30, [sp, #-64]!
  40383c:	mov	x29, sp
  403840:	stp	x19, x20, [sp, #16]
  403844:	mov	x19, x0
  403848:	stp	x21, x22, [sp, #32]
  40384c:	mov	x21, x1
  403850:	adrp	x22, 417000 <ferror@plt+0x15460>
  403854:	str	xzr, [sp, #56]
  403858:	bl	401b30 <__errno_location@plt>
  40385c:	str	wzr, [x0]
  403860:	cbz	x19, 403874 <ferror@plt+0x1cd4>
  403864:	mov	x20, x0
  403868:	ldrsb	w0, [x19]
  40386c:	adrp	x22, 417000 <ferror@plt+0x15460>
  403870:	cbnz	w0, 40388c <ferror@plt+0x1cec>
  403874:	ldr	w0, [x22, #584]
  403878:	adrp	x1, 405000 <ferror@plt+0x3460>
  40387c:	mov	x3, x19
  403880:	mov	x2, x21
  403884:	add	x1, x1, #0xed0
  403888:	bl	401af0 <errx@plt>
  40388c:	add	x1, sp, #0x38
  403890:	mov	x0, x19
  403894:	mov	w3, #0x0                   	// #0
  403898:	mov	w2, #0xa                   	// #10
  40389c:	bl	4018f0 <__strtoul_internal@plt>
  4038a0:	ldr	w1, [x20]
  4038a4:	cbnz	w1, 4038d0 <ferror@plt+0x1d30>
  4038a8:	ldr	x1, [sp, #56]
  4038ac:	cmp	x19, x1
  4038b0:	b.eq	403874 <ferror@plt+0x1cd4>  // b.none
  4038b4:	cbz	x1, 4038c0 <ferror@plt+0x1d20>
  4038b8:	ldrsb	w1, [x1]
  4038bc:	cbnz	w1, 403874 <ferror@plt+0x1cd4>
  4038c0:	ldp	x19, x20, [sp, #16]
  4038c4:	ldp	x21, x22, [sp, #32]
  4038c8:	ldp	x29, x30, [sp], #64
  4038cc:	ret
  4038d0:	ldr	w0, [x22, #584]
  4038d4:	cmp	w1, #0x22
  4038d8:	b.ne	403874 <ferror@plt+0x1cd4>  // b.any
  4038dc:	adrp	x1, 405000 <ferror@plt+0x3460>
  4038e0:	mov	x3, x19
  4038e4:	mov	x2, x21
  4038e8:	add	x1, x1, #0xed0
  4038ec:	bl	401b70 <err@plt>
  4038f0:	stp	x29, x30, [sp, #-64]!
  4038f4:	mov	x29, sp
  4038f8:	stp	x19, x20, [sp, #16]
  4038fc:	mov	x19, x0
  403900:	stp	x21, x22, [sp, #32]
  403904:	mov	x21, x1
  403908:	adrp	x22, 417000 <ferror@plt+0x15460>
  40390c:	str	xzr, [sp, #56]
  403910:	bl	401b30 <__errno_location@plt>
  403914:	str	wzr, [x0]
  403918:	cbz	x19, 40392c <ferror@plt+0x1d8c>
  40391c:	mov	x20, x0
  403920:	ldrsb	w0, [x19]
  403924:	adrp	x22, 417000 <ferror@plt+0x15460>
  403928:	cbnz	w0, 403944 <ferror@plt+0x1da4>
  40392c:	ldr	w0, [x22, #584]
  403930:	adrp	x1, 405000 <ferror@plt+0x3460>
  403934:	mov	x3, x19
  403938:	mov	x2, x21
  40393c:	add	x1, x1, #0xed0
  403940:	bl	401af0 <errx@plt>
  403944:	add	x1, sp, #0x38
  403948:	mov	x0, x19
  40394c:	mov	w3, #0x0                   	// #0
  403950:	mov	w2, #0x10                  	// #16
  403954:	bl	4018f0 <__strtoul_internal@plt>
  403958:	ldr	w1, [x20]
  40395c:	cbnz	w1, 403988 <ferror@plt+0x1de8>
  403960:	ldr	x1, [sp, #56]
  403964:	cmp	x19, x1
  403968:	b.eq	40392c <ferror@plt+0x1d8c>  // b.none
  40396c:	cbz	x1, 403978 <ferror@plt+0x1dd8>
  403970:	ldrsb	w1, [x1]
  403974:	cbnz	w1, 40392c <ferror@plt+0x1d8c>
  403978:	ldp	x19, x20, [sp, #16]
  40397c:	ldp	x21, x22, [sp, #32]
  403980:	ldp	x29, x30, [sp], #64
  403984:	ret
  403988:	ldr	w0, [x22, #584]
  40398c:	cmp	w1, #0x22
  403990:	b.ne	40392c <ferror@plt+0x1d8c>  // b.any
  403994:	adrp	x1, 405000 <ferror@plt+0x3460>
  403998:	mov	x3, x19
  40399c:	mov	x2, x21
  4039a0:	add	x1, x1, #0xed0
  4039a4:	bl	401b70 <err@plt>
  4039a8:	stp	x29, x30, [sp, #-64]!
  4039ac:	mov	x29, sp
  4039b0:	stp	x19, x20, [sp, #16]
  4039b4:	mov	x19, x0
  4039b8:	stp	x21, x22, [sp, #32]
  4039bc:	mov	x21, x1
  4039c0:	adrp	x22, 417000 <ferror@plt+0x15460>
  4039c4:	str	xzr, [sp, #56]
  4039c8:	bl	401b30 <__errno_location@plt>
  4039cc:	str	wzr, [x0]
  4039d0:	cbz	x19, 4039e4 <ferror@plt+0x1e44>
  4039d4:	mov	x20, x0
  4039d8:	ldrsb	w0, [x19]
  4039dc:	adrp	x22, 417000 <ferror@plt+0x15460>
  4039e0:	cbnz	w0, 4039fc <ferror@plt+0x1e5c>
  4039e4:	ldr	w0, [x22, #584]
  4039e8:	adrp	x1, 405000 <ferror@plt+0x3460>
  4039ec:	mov	x3, x19
  4039f0:	mov	x2, x21
  4039f4:	add	x1, x1, #0xed0
  4039f8:	bl	401af0 <errx@plt>
  4039fc:	mov	x0, x19
  403a00:	add	x1, sp, #0x38
  403a04:	bl	4017b0 <strtod@plt>
  403a08:	ldr	w0, [x20]
  403a0c:	cbnz	w0, 403a38 <ferror@plt+0x1e98>
  403a10:	ldr	x0, [sp, #56]
  403a14:	cmp	x0, x19
  403a18:	b.eq	4039e4 <ferror@plt+0x1e44>  // b.none
  403a1c:	cbz	x0, 403a28 <ferror@plt+0x1e88>
  403a20:	ldrsb	w0, [x0]
  403a24:	cbnz	w0, 4039e4 <ferror@plt+0x1e44>
  403a28:	ldp	x19, x20, [sp, #16]
  403a2c:	ldp	x21, x22, [sp, #32]
  403a30:	ldp	x29, x30, [sp], #64
  403a34:	ret
  403a38:	cmp	w0, #0x22
  403a3c:	ldr	w0, [x22, #584]
  403a40:	b.ne	4039e4 <ferror@plt+0x1e44>  // b.any
  403a44:	adrp	x1, 405000 <ferror@plt+0x3460>
  403a48:	mov	x3, x19
  403a4c:	mov	x2, x21
  403a50:	add	x1, x1, #0xed0
  403a54:	bl	401b70 <err@plt>
  403a58:	stp	x29, x30, [sp, #-64]!
  403a5c:	mov	x29, sp
  403a60:	stp	x19, x20, [sp, #16]
  403a64:	mov	x19, x0
  403a68:	stp	x21, x22, [sp, #32]
  403a6c:	mov	x21, x1
  403a70:	adrp	x22, 417000 <ferror@plt+0x15460>
  403a74:	str	xzr, [sp, #56]
  403a78:	bl	401b30 <__errno_location@plt>
  403a7c:	str	wzr, [x0]
  403a80:	cbz	x19, 403a94 <ferror@plt+0x1ef4>
  403a84:	mov	x20, x0
  403a88:	ldrsb	w0, [x19]
  403a8c:	adrp	x22, 417000 <ferror@plt+0x15460>
  403a90:	cbnz	w0, 403aac <ferror@plt+0x1f0c>
  403a94:	ldr	w0, [x22, #584]
  403a98:	adrp	x1, 405000 <ferror@plt+0x3460>
  403a9c:	mov	x3, x19
  403aa0:	mov	x2, x21
  403aa4:	add	x1, x1, #0xed0
  403aa8:	bl	401af0 <errx@plt>
  403aac:	add	x1, sp, #0x38
  403ab0:	mov	x0, x19
  403ab4:	mov	w2, #0xa                   	// #10
  403ab8:	bl	4019f0 <strtol@plt>
  403abc:	ldr	w1, [x20]
  403ac0:	cbnz	w1, 403aec <ferror@plt+0x1f4c>
  403ac4:	ldr	x1, [sp, #56]
  403ac8:	cmp	x1, x19
  403acc:	b.eq	403a94 <ferror@plt+0x1ef4>  // b.none
  403ad0:	cbz	x1, 403adc <ferror@plt+0x1f3c>
  403ad4:	ldrsb	w1, [x1]
  403ad8:	cbnz	w1, 403a94 <ferror@plt+0x1ef4>
  403adc:	ldp	x19, x20, [sp, #16]
  403ae0:	ldp	x21, x22, [sp, #32]
  403ae4:	ldp	x29, x30, [sp], #64
  403ae8:	ret
  403aec:	ldr	w0, [x22, #584]
  403af0:	cmp	w1, #0x22
  403af4:	b.ne	403a94 <ferror@plt+0x1ef4>  // b.any
  403af8:	adrp	x1, 405000 <ferror@plt+0x3460>
  403afc:	mov	x3, x19
  403b00:	mov	x2, x21
  403b04:	add	x1, x1, #0xed0
  403b08:	bl	401b70 <err@plt>
  403b0c:	nop
  403b10:	stp	x29, x30, [sp, #-64]!
  403b14:	mov	x29, sp
  403b18:	stp	x19, x20, [sp, #16]
  403b1c:	mov	x19, x0
  403b20:	stp	x21, x22, [sp, #32]
  403b24:	mov	x21, x1
  403b28:	adrp	x22, 417000 <ferror@plt+0x15460>
  403b2c:	str	xzr, [sp, #56]
  403b30:	bl	401b30 <__errno_location@plt>
  403b34:	str	wzr, [x0]
  403b38:	cbz	x19, 403b4c <ferror@plt+0x1fac>
  403b3c:	mov	x20, x0
  403b40:	ldrsb	w0, [x19]
  403b44:	adrp	x22, 417000 <ferror@plt+0x15460>
  403b48:	cbnz	w0, 403b64 <ferror@plt+0x1fc4>
  403b4c:	ldr	w0, [x22, #584]
  403b50:	adrp	x1, 405000 <ferror@plt+0x3460>
  403b54:	mov	x3, x19
  403b58:	mov	x2, x21
  403b5c:	add	x1, x1, #0xed0
  403b60:	bl	401af0 <errx@plt>
  403b64:	add	x1, sp, #0x38
  403b68:	mov	x0, x19
  403b6c:	mov	w2, #0xa                   	// #10
  403b70:	bl	401760 <strtoul@plt>
  403b74:	ldr	w1, [x20]
  403b78:	cbnz	w1, 403ba4 <ferror@plt+0x2004>
  403b7c:	ldr	x1, [sp, #56]
  403b80:	cmp	x1, x19
  403b84:	b.eq	403b4c <ferror@plt+0x1fac>  // b.none
  403b88:	cbz	x1, 403b94 <ferror@plt+0x1ff4>
  403b8c:	ldrsb	w1, [x1]
  403b90:	cbnz	w1, 403b4c <ferror@plt+0x1fac>
  403b94:	ldp	x19, x20, [sp, #16]
  403b98:	ldp	x21, x22, [sp, #32]
  403b9c:	ldp	x29, x30, [sp], #64
  403ba0:	ret
  403ba4:	ldr	w0, [x22, #584]
  403ba8:	cmp	w1, #0x22
  403bac:	b.ne	403b4c <ferror@plt+0x1fac>  // b.any
  403bb0:	adrp	x1, 405000 <ferror@plt+0x3460>
  403bb4:	mov	x3, x19
  403bb8:	mov	x2, x21
  403bbc:	add	x1, x1, #0xed0
  403bc0:	bl	401b70 <err@plt>
  403bc4:	nop
  403bc8:	stp	x29, x30, [sp, #-48]!
  403bcc:	mov	x29, sp
  403bd0:	stp	x19, x20, [sp, #16]
  403bd4:	mov	x19, x1
  403bd8:	mov	x20, x0
  403bdc:	add	x1, sp, #0x28
  403be0:	bl	4030c8 <ferror@plt+0x1528>
  403be4:	cbz	w0, 403c1c <ferror@plt+0x207c>
  403be8:	bl	401b30 <__errno_location@plt>
  403bec:	ldr	w1, [x0]
  403bf0:	adrp	x2, 417000 <ferror@plt+0x15460>
  403bf4:	mov	x3, x20
  403bf8:	ldr	w0, [x2, #584]
  403bfc:	mov	x2, x19
  403c00:	cbz	w1, 403c10 <ferror@plt+0x2070>
  403c04:	adrp	x1, 405000 <ferror@plt+0x3460>
  403c08:	add	x1, x1, #0xed0
  403c0c:	bl	401b70 <err@plt>
  403c10:	adrp	x1, 405000 <ferror@plt+0x3460>
  403c14:	add	x1, x1, #0xed0
  403c18:	bl	401af0 <errx@plt>
  403c1c:	ldp	x19, x20, [sp, #16]
  403c20:	ldr	x0, [sp, #40]
  403c24:	ldp	x29, x30, [sp], #48
  403c28:	ret
  403c2c:	nop
  403c30:	stp	x29, x30, [sp, #-32]!
  403c34:	mov	x29, sp
  403c38:	str	x19, [sp, #16]
  403c3c:	mov	x19, x1
  403c40:	mov	x1, x2
  403c44:	bl	4039a8 <ferror@plt+0x1e08>
  403c48:	fcvtzs	d2, d0
  403c4c:	mov	x0, #0x848000000000        	// #145685290680320
  403c50:	movk	x0, #0x412e, lsl #48
  403c54:	fmov	d1, x0
  403c58:	scvtf	d3, d2
  403c5c:	fsub	d0, d0, d3
  403c60:	fmul	d0, d0, d1
  403c64:	fcvtzs	d0, d0
  403c68:	stp	d2, d0, [x19]
  403c6c:	ldr	x19, [sp, #16]
  403c70:	ldp	x29, x30, [sp], #32
  403c74:	ret
  403c78:	mov	w2, w0
  403c7c:	mov	x0, x1
  403c80:	and	w1, w2, #0xf000
  403c84:	add	x14, x0, #0x1
  403c88:	cmp	w1, #0x4, lsl #12
  403c8c:	add	x13, x0, #0x2
  403c90:	add	x12, x0, #0x3
  403c94:	add	x11, x0, #0x4
  403c98:	add	x10, x0, #0x5
  403c9c:	add	x9, x0, #0x6
  403ca0:	add	x8, x0, #0x7
  403ca4:	add	x7, x0, #0x8
  403ca8:	add	x6, x0, #0x9
  403cac:	b.eq	403e18 <ferror@plt+0x2278>  // b.none
  403cb0:	cmp	w1, #0xa, lsl #12
  403cb4:	b.eq	403d0c <ferror@plt+0x216c>  // b.none
  403cb8:	cmp	w1, #0x2, lsl #12
  403cbc:	b.eq	403e38 <ferror@plt+0x2298>  // b.none
  403cc0:	cmp	w1, #0x6, lsl #12
  403cc4:	b.eq	403e28 <ferror@plt+0x2288>  // b.none
  403cc8:	cmp	w1, #0xc, lsl #12
  403ccc:	b.eq	403e48 <ferror@plt+0x22a8>  // b.none
  403cd0:	cmp	w1, #0x1, lsl #12
  403cd4:	b.eq	403e58 <ferror@plt+0x22b8>  // b.none
  403cd8:	cmp	w1, #0x8, lsl #12
  403cdc:	b.eq	403e68 <ferror@plt+0x22c8>  // b.none
  403ce0:	mov	x4, x6
  403ce4:	mov	x6, x7
  403ce8:	mov	x7, x8
  403cec:	mov	x8, x9
  403cf0:	mov	x9, x10
  403cf4:	mov	x10, x11
  403cf8:	mov	x11, x12
  403cfc:	mov	x12, x13
  403d00:	mov	x13, x14
  403d04:	mov	x14, x0
  403d08:	b	403d18 <ferror@plt+0x2178>
  403d0c:	mov	x4, x0
  403d10:	mov	w1, #0x6c                  	// #108
  403d14:	strb	w1, [x4], #10
  403d18:	tst	x2, #0x100
  403d1c:	mov	w5, #0x2d                  	// #45
  403d20:	mov	w3, #0x72                  	// #114
  403d24:	csel	w3, w3, w5, ne  // ne = any
  403d28:	tst	x2, #0x80
  403d2c:	strb	w3, [x14]
  403d30:	mov	w3, #0x77                  	// #119
  403d34:	csel	w3, w3, w5, ne  // ne = any
  403d38:	strb	w3, [x13]
  403d3c:	and	w1, w2, #0x40
  403d40:	tbz	w2, #11, 403de0 <ferror@plt+0x2240>
  403d44:	cmp	w1, #0x0
  403d48:	mov	w3, #0x53                  	// #83
  403d4c:	mov	w1, #0x73                  	// #115
  403d50:	csel	w1, w1, w3, ne  // ne = any
  403d54:	tst	x2, #0x20
  403d58:	strb	w1, [x12]
  403d5c:	mov	w5, #0x2d                  	// #45
  403d60:	mov	w3, #0x72                  	// #114
  403d64:	csel	w3, w3, w5, ne  // ne = any
  403d68:	tst	x2, #0x10
  403d6c:	strb	w3, [x11]
  403d70:	mov	w3, #0x77                  	// #119
  403d74:	csel	w3, w3, w5, ne  // ne = any
  403d78:	strb	w3, [x10]
  403d7c:	and	w1, w2, #0x8
  403d80:	tbz	w2, #10, 403e08 <ferror@plt+0x2268>
  403d84:	cmp	w1, #0x0
  403d88:	mov	w3, #0x53                  	// #83
  403d8c:	mov	w1, #0x73                  	// #115
  403d90:	csel	w1, w1, w3, ne  // ne = any
  403d94:	tst	x2, #0x4
  403d98:	strb	w1, [x9]
  403d9c:	mov	w5, #0x2d                  	// #45
  403da0:	mov	w3, #0x72                  	// #114
  403da4:	csel	w3, w3, w5, ne  // ne = any
  403da8:	tst	x2, #0x2
  403dac:	strb	w3, [x8]
  403db0:	mov	w3, #0x77                  	// #119
  403db4:	csel	w3, w3, w5, ne  // ne = any
  403db8:	strb	w3, [x7]
  403dbc:	and	w1, w2, #0x1
  403dc0:	tbz	w2, #9, 403df0 <ferror@plt+0x2250>
  403dc4:	cmp	w1, #0x0
  403dc8:	mov	w2, #0x54                  	// #84
  403dcc:	mov	w1, #0x74                  	// #116
  403dd0:	csel	w1, w1, w2, ne  // ne = any
  403dd4:	strb	w1, [x6]
  403dd8:	strb	wzr, [x4]
  403ddc:	ret
  403de0:	cmp	w1, #0x0
  403de4:	mov	w1, #0x78                  	// #120
  403de8:	csel	w1, w1, w5, ne  // ne = any
  403dec:	b	403d54 <ferror@plt+0x21b4>
  403df0:	cmp	w1, #0x0
  403df4:	mov	w1, #0x78                  	// #120
  403df8:	csel	w1, w1, w5, ne  // ne = any
  403dfc:	strb	w1, [x6]
  403e00:	strb	wzr, [x4]
  403e04:	ret
  403e08:	cmp	w1, #0x0
  403e0c:	mov	w1, #0x78                  	// #120
  403e10:	csel	w1, w1, w5, ne  // ne = any
  403e14:	b	403d94 <ferror@plt+0x21f4>
  403e18:	mov	x4, x0
  403e1c:	mov	w1, #0x64                  	// #100
  403e20:	strb	w1, [x4], #10
  403e24:	b	403d18 <ferror@plt+0x2178>
  403e28:	mov	x4, x0
  403e2c:	mov	w1, #0x62                  	// #98
  403e30:	strb	w1, [x4], #10
  403e34:	b	403d18 <ferror@plt+0x2178>
  403e38:	mov	x4, x0
  403e3c:	mov	w1, #0x63                  	// #99
  403e40:	strb	w1, [x4], #10
  403e44:	b	403d18 <ferror@plt+0x2178>
  403e48:	mov	x4, x0
  403e4c:	mov	w1, #0x73                  	// #115
  403e50:	strb	w1, [x4], #10
  403e54:	b	403d18 <ferror@plt+0x2178>
  403e58:	mov	x4, x0
  403e5c:	mov	w1, #0x70                  	// #112
  403e60:	strb	w1, [x4], #10
  403e64:	b	403d18 <ferror@plt+0x2178>
  403e68:	mov	x4, x0
  403e6c:	mov	w1, #0x2d                  	// #45
  403e70:	strb	w1, [x4], #10
  403e74:	b	403d18 <ferror@plt+0x2178>
  403e78:	stp	x29, x30, [sp, #-96]!
  403e7c:	mov	x29, sp
  403e80:	stp	x19, x20, [sp, #16]
  403e84:	add	x20, sp, #0x38
  403e88:	mov	x4, x20
  403e8c:	stp	x21, x22, [sp, #32]
  403e90:	tbz	w0, #1, 403ea0 <ferror@plt+0x2300>
  403e94:	add	x4, x20, #0x1
  403e98:	mov	w2, #0x20                  	// #32
  403e9c:	strb	w2, [sp, #56]
  403ea0:	cmp	x1, #0x3ff
  403ea4:	b.ls	403fec <ferror@plt+0x244c>  // b.plast
  403ea8:	mov	x2, #0xfffff               	// #1048575
  403eac:	cmp	x1, x2
  403eb0:	b.ls	404068 <ferror@plt+0x24c8>  // b.plast
  403eb4:	mov	x2, #0x3fffffff            	// #1073741823
  403eb8:	cmp	x1, x2
  403ebc:	b.ls	404074 <ferror@plt+0x24d4>  // b.plast
  403ec0:	mov	x2, #0xffffffffff          	// #1099511627775
  403ec4:	cmp	x1, x2
  403ec8:	b.ls	404080 <ferror@plt+0x24e0>  // b.plast
  403ecc:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  403ed0:	cmp	x1, x2
  403ed4:	b.ls	40408c <ferror@plt+0x24ec>  // b.plast
  403ed8:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  403edc:	cmp	x1, x2
  403ee0:	b.ls	404098 <ferror@plt+0x24f8>  // b.plast
  403ee4:	mov	w3, #0x3c                  	// #60
  403ee8:	mov	w6, #0x46                  	// #70
  403eec:	mov	w7, #0xcccd                	// #52429
  403ef0:	adrp	x8, 405000 <ferror@plt+0x3460>
  403ef4:	movk	w7, #0xcccc, lsl #16
  403ef8:	add	x8, x8, #0xf08
  403efc:	mov	x2, #0xffffffffffffffff    	// #-1
  403f00:	lsr	x22, x1, x3
  403f04:	umull	x7, w3, w7
  403f08:	lsl	x2, x2, x3
  403f0c:	bic	x2, x1, x2
  403f10:	and	w5, w0, #0x1
  403f14:	mov	w3, w22
  403f18:	lsr	x7, x7, #35
  403f1c:	ldrsb	w1, [x8, w7, sxtw]
  403f20:	strb	w1, [x4]
  403f24:	cmp	w1, #0x42
  403f28:	add	x1, x4, #0x1
  403f2c:	csel	w5, w5, wzr, ne  // ne = any
  403f30:	cbz	w5, 403f40 <ferror@plt+0x23a0>
  403f34:	add	x1, x4, #0x3
  403f38:	mov	w5, #0x4269                	// #17001
  403f3c:	sturh	w5, [x4, #1]
  403f40:	strb	wzr, [x1]
  403f44:	cbz	x2, 403ff8 <ferror@plt+0x2458>
  403f48:	sub	w6, w6, #0x14
  403f4c:	lsr	x2, x2, x6
  403f50:	tbz	w0, #2, 40402c <ferror@plt+0x248c>
  403f54:	add	x2, x2, #0x5
  403f58:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  403f5c:	movk	x0, #0xcccd
  403f60:	mov	x4, #0x9999999999999999    	// #-7378697629483820647
  403f64:	movk	x4, #0x1999, lsl #48
  403f68:	umulh	x19, x2, x0
  403f6c:	lsr	x19, x19, #3
  403f70:	mul	x1, x19, x0
  403f74:	umulh	x0, x19, x0
  403f78:	ror	x1, x1, #1
  403f7c:	lsr	x0, x0, #3
  403f80:	cmp	x1, x4
  403f84:	csel	x19, x19, x0, hi  // hi = pmore
  403f88:	cbz	x19, 403ff8 <ferror@plt+0x2458>
  403f8c:	bl	401820 <localeconv@plt>
  403f90:	cbz	x0, 40405c <ferror@plt+0x24bc>
  403f94:	ldr	x4, [x0]
  403f98:	cbz	x4, 40405c <ferror@plt+0x24bc>
  403f9c:	ldrsb	w1, [x4]
  403fa0:	adrp	x0, 405000 <ferror@plt+0x3460>
  403fa4:	add	x0, x0, #0xf00
  403fa8:	cmp	w1, #0x0
  403fac:	csel	x4, x0, x4, eq  // eq = none
  403fb0:	mov	x6, x20
  403fb4:	mov	x5, x19
  403fb8:	mov	w3, w22
  403fbc:	adrp	x2, 405000 <ferror@plt+0x3460>
  403fc0:	add	x2, x2, #0xf10
  403fc4:	add	x21, sp, #0x40
  403fc8:	mov	x1, #0x20                  	// #32
  403fcc:	mov	x0, x21
  403fd0:	bl	401810 <snprintf@plt>
  403fd4:	mov	x0, x21
  403fd8:	bl	401920 <strdup@plt>
  403fdc:	ldp	x19, x20, [sp, #16]
  403fe0:	ldp	x21, x22, [sp, #32]
  403fe4:	ldp	x29, x30, [sp], #96
  403fe8:	ret
  403fec:	mov	w3, w1
  403ff0:	mov	w0, #0x42                  	// #66
  403ff4:	strh	w0, [x4]
  403ff8:	mov	x4, x20
  403ffc:	adrp	x2, 405000 <ferror@plt+0x3460>
  404000:	add	x2, x2, #0xf20
  404004:	add	x21, sp, #0x40
  404008:	mov	x1, #0x20                  	// #32
  40400c:	mov	x0, x21
  404010:	bl	401810 <snprintf@plt>
  404014:	mov	x0, x21
  404018:	bl	401920 <strdup@plt>
  40401c:	ldp	x19, x20, [sp, #16]
  404020:	ldp	x21, x22, [sp, #32]
  404024:	ldp	x29, x30, [sp], #96
  404028:	ret
  40402c:	add	x2, x2, #0x32
  404030:	mov	x5, #0xf5c3                	// #62915
  404034:	movk	x5, #0x5c28, lsl #16
  404038:	lsr	x19, x2, #2
  40403c:	movk	x5, #0xc28f, lsl #32
  404040:	movk	x5, #0x28f5, lsl #48
  404044:	umulh	x19, x19, x5
  404048:	lsr	x19, x19, #2
  40404c:	cmp	x19, #0xa
  404050:	b.ne	403f88 <ferror@plt+0x23e8>  // b.any
  404054:	add	w3, w22, #0x1
  404058:	b	403ff8 <ferror@plt+0x2458>
  40405c:	adrp	x4, 405000 <ferror@plt+0x3460>
  404060:	add	x4, x4, #0xf00
  404064:	b	403fb0 <ferror@plt+0x2410>
  404068:	mov	w6, #0x14                  	// #20
  40406c:	sub	w3, w6, #0xa
  404070:	b	403eec <ferror@plt+0x234c>
  404074:	mov	w6, #0x1e                  	// #30
  404078:	sub	w3, w6, #0xa
  40407c:	b	403eec <ferror@plt+0x234c>
  404080:	mov	w6, #0x28                  	// #40
  404084:	sub	w3, w6, #0xa
  404088:	b	403eec <ferror@plt+0x234c>
  40408c:	mov	w6, #0x32                  	// #50
  404090:	sub	w3, w6, #0xa
  404094:	b	403eec <ferror@plt+0x234c>
  404098:	mov	w6, #0x3c                  	// #60
  40409c:	sub	w3, w6, #0xa
  4040a0:	b	403eec <ferror@plt+0x234c>
  4040a4:	nop
  4040a8:	cbz	x0, 4041a4 <ferror@plt+0x2604>
  4040ac:	stp	x29, x30, [sp, #-64]!
  4040b0:	mov	x29, sp
  4040b4:	stp	x19, x20, [sp, #16]
  4040b8:	mov	x20, x0
  4040bc:	ldrsb	w4, [x0]
  4040c0:	cbz	w4, 404194 <ferror@plt+0x25f4>
  4040c4:	cmp	x1, #0x0
  4040c8:	stp	x21, x22, [sp, #32]
  4040cc:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  4040d0:	stp	x23, x24, [sp, #48]
  4040d4:	mov	x21, x2
  4040d8:	mov	x23, x1
  4040dc:	mov	x22, x3
  4040e0:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  4040e4:	b.eq	40418c <ferror@plt+0x25ec>  // b.none
  4040e8:	mov	x19, #0x0                   	// #0
  4040ec:	nop
  4040f0:	cmp	w4, #0x2c
  4040f4:	ldrsb	w4, [x20, #1]
  4040f8:	b.eq	404124 <ferror@plt+0x2584>  // b.none
  4040fc:	cbz	w4, 40412c <ferror@plt+0x258c>
  404100:	add	x20, x20, #0x1
  404104:	cmp	x21, x19
  404108:	b.hi	4040f0 <ferror@plt+0x2550>  // b.pmore
  40410c:	mov	w0, #0xfffffffe            	// #-2
  404110:	ldp	x19, x20, [sp, #16]
  404114:	ldp	x21, x22, [sp, #32]
  404118:	ldp	x23, x24, [sp, #48]
  40411c:	ldp	x29, x30, [sp], #64
  404120:	ret
  404124:	mov	x24, x20
  404128:	cbnz	w4, 404130 <ferror@plt+0x2590>
  40412c:	add	x24, x20, #0x1
  404130:	cmp	x0, x24
  404134:	b.cs	40418c <ferror@plt+0x25ec>  // b.hs, b.nlast
  404138:	sub	x1, x24, x0
  40413c:	blr	x22
  404140:	cmn	w0, #0x1
  404144:	b.eq	40418c <ferror@plt+0x25ec>  // b.none
  404148:	str	w0, [x23, x19, lsl #2]
  40414c:	add	x19, x19, #0x1
  404150:	ldrsb	w0, [x24]
  404154:	cbz	w0, 404174 <ferror@plt+0x25d4>
  404158:	mov	x0, x20
  40415c:	ldrsb	w4, [x0, #1]!
  404160:	cbz	w4, 404174 <ferror@plt+0x25d4>
  404164:	cmp	x21, x19
  404168:	b.ls	40410c <ferror@plt+0x256c>  // b.plast
  40416c:	mov	x20, x0
  404170:	b	4040f0 <ferror@plt+0x2550>
  404174:	mov	w0, w19
  404178:	ldp	x19, x20, [sp, #16]
  40417c:	ldp	x21, x22, [sp, #32]
  404180:	ldp	x23, x24, [sp, #48]
  404184:	ldp	x29, x30, [sp], #64
  404188:	ret
  40418c:	ldp	x21, x22, [sp, #32]
  404190:	ldp	x23, x24, [sp, #48]
  404194:	mov	w0, #0xffffffff            	// #-1
  404198:	ldp	x19, x20, [sp, #16]
  40419c:	ldp	x29, x30, [sp], #64
  4041a0:	ret
  4041a4:	mov	w0, #0xffffffff            	// #-1
  4041a8:	ret
  4041ac:	nop
  4041b0:	cbz	x0, 40422c <ferror@plt+0x268c>
  4041b4:	stp	x29, x30, [sp, #-32]!
  4041b8:	mov	x29, sp
  4041bc:	str	x19, [sp, #16]
  4041c0:	mov	x19, x3
  4041c4:	mov	x3, x4
  4041c8:	cmp	x19, #0x0
  4041cc:	ldrsb	w4, [x0]
  4041d0:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  4041d4:	b.eq	404224 <ferror@plt+0x2684>  // b.none
  4041d8:	ldr	x5, [x19]
  4041dc:	cmp	x5, x2
  4041e0:	b.hi	404224 <ferror@plt+0x2684>  // b.pmore
  4041e4:	cmp	w4, #0x2b
  4041e8:	b.eq	404214 <ferror@plt+0x2674>  // b.none
  4041ec:	str	xzr, [x19]
  4041f0:	bl	4040a8 <ferror@plt+0x2508>
  4041f4:	cmp	w0, #0x0
  4041f8:	b.le	404208 <ferror@plt+0x2668>
  4041fc:	ldr	x1, [x19]
  404200:	add	x1, x1, w0, sxtw
  404204:	str	x1, [x19]
  404208:	ldr	x19, [sp, #16]
  40420c:	ldp	x29, x30, [sp], #32
  404210:	ret
  404214:	add	x0, x0, #0x1
  404218:	add	x1, x1, x5, lsl #2
  40421c:	sub	x2, x2, x5
  404220:	b	4041f0 <ferror@plt+0x2650>
  404224:	mov	w0, #0xffffffff            	// #-1
  404228:	b	404208 <ferror@plt+0x2668>
  40422c:	mov	w0, #0xffffffff            	// #-1
  404230:	ret
  404234:	nop
  404238:	cmp	x2, #0x0
  40423c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404240:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404244:	b.eq	404320 <ferror@plt+0x2780>  // b.none
  404248:	stp	x29, x30, [sp, #-64]!
  40424c:	mov	x29, sp
  404250:	stp	x19, x20, [sp, #16]
  404254:	mov	x20, x2
  404258:	mov	x19, x0
  40425c:	stp	x21, x22, [sp, #32]
  404260:	mov	w21, #0x1                   	// #1
  404264:	str	x23, [sp, #48]
  404268:	mov	x23, x1
  40426c:	ldrsb	w3, [x0]
  404270:	cbz	w3, 404308 <ferror@plt+0x2768>
  404274:	nop
  404278:	cmp	w3, #0x2c
  40427c:	ldrsb	w3, [x19, #1]
  404280:	b.eq	404298 <ferror@plt+0x26f8>  // b.none
  404284:	cbz	w3, 4042e4 <ferror@plt+0x2744>
  404288:	add	x19, x19, #0x1
  40428c:	cmp	w3, #0x2c
  404290:	ldrsb	w3, [x19, #1]
  404294:	b.ne	404284 <ferror@plt+0x26e4>  // b.any
  404298:	mov	x22, x19
  40429c:	cbz	w3, 4042e4 <ferror@plt+0x2744>
  4042a0:	cmp	x0, x22
  4042a4:	b.cs	4042f0 <ferror@plt+0x2750>  // b.hs, b.nlast
  4042a8:	sub	x1, x22, x0
  4042ac:	blr	x20
  4042b0:	tbnz	w0, #31, 4042f4 <ferror@plt+0x2754>
  4042b4:	asr	w2, w0, #3
  4042b8:	and	w0, w0, #0x7
  4042bc:	lsl	w0, w21, w0
  4042c0:	ldrb	w1, [x23, w2, sxtw]
  4042c4:	orr	w0, w0, w1
  4042c8:	strb	w0, [x23, w2, sxtw]
  4042cc:	ldrsb	w0, [x22]
  4042d0:	cbz	w0, 404308 <ferror@plt+0x2768>
  4042d4:	ldrsb	w3, [x19, #1]!
  4042d8:	cbz	w3, 404308 <ferror@plt+0x2768>
  4042dc:	mov	x0, x19
  4042e0:	b	404278 <ferror@plt+0x26d8>
  4042e4:	add	x22, x19, #0x1
  4042e8:	cmp	x0, x22
  4042ec:	b.cc	4042a8 <ferror@plt+0x2708>  // b.lo, b.ul, b.last
  4042f0:	mov	w0, #0xffffffff            	// #-1
  4042f4:	ldp	x19, x20, [sp, #16]
  4042f8:	ldp	x21, x22, [sp, #32]
  4042fc:	ldr	x23, [sp, #48]
  404300:	ldp	x29, x30, [sp], #64
  404304:	ret
  404308:	mov	w0, #0x0                   	// #0
  40430c:	ldp	x19, x20, [sp, #16]
  404310:	ldp	x21, x22, [sp, #32]
  404314:	ldr	x23, [sp, #48]
  404318:	ldp	x29, x30, [sp], #64
  40431c:	ret
  404320:	mov	w0, #0xffffffea            	// #-22
  404324:	ret
  404328:	cmp	x2, #0x0
  40432c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404330:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404334:	b.eq	4043f4 <ferror@plt+0x2854>  // b.none
  404338:	stp	x29, x30, [sp, #-48]!
  40433c:	mov	x29, sp
  404340:	stp	x19, x20, [sp, #16]
  404344:	mov	x19, x0
  404348:	stp	x21, x22, [sp, #32]
  40434c:	mov	x21, x2
  404350:	mov	x22, x1
  404354:	ldrsb	w3, [x0]
  404358:	cbz	w3, 4043e0 <ferror@plt+0x2840>
  40435c:	nop
  404360:	cmp	w3, #0x2c
  404364:	ldrsb	w3, [x19, #1]
  404368:	b.eq	404380 <ferror@plt+0x27e0>  // b.none
  40436c:	cbz	w3, 4043c0 <ferror@plt+0x2820>
  404370:	add	x19, x19, #0x1
  404374:	cmp	w3, #0x2c
  404378:	ldrsb	w3, [x19, #1]
  40437c:	b.ne	40436c <ferror@plt+0x27cc>  // b.any
  404380:	mov	x20, x19
  404384:	cbz	w3, 4043c0 <ferror@plt+0x2820>
  404388:	cmp	x0, x20
  40438c:	b.cs	4043cc <ferror@plt+0x282c>  // b.hs, b.nlast
  404390:	sub	x1, x20, x0
  404394:	blr	x21
  404398:	tbnz	x0, #63, 4043d0 <ferror@plt+0x2830>
  40439c:	ldr	x2, [x22]
  4043a0:	orr	x0, x2, x0
  4043a4:	str	x0, [x22]
  4043a8:	ldrsb	w0, [x20]
  4043ac:	cbz	w0, 4043e0 <ferror@plt+0x2840>
  4043b0:	ldrsb	w3, [x19, #1]!
  4043b4:	cbz	w3, 4043e0 <ferror@plt+0x2840>
  4043b8:	mov	x0, x19
  4043bc:	b	404360 <ferror@plt+0x27c0>
  4043c0:	add	x20, x19, #0x1
  4043c4:	cmp	x0, x20
  4043c8:	b.cc	404390 <ferror@plt+0x27f0>  // b.lo, b.ul, b.last
  4043cc:	mov	w0, #0xffffffff            	// #-1
  4043d0:	ldp	x19, x20, [sp, #16]
  4043d4:	ldp	x21, x22, [sp, #32]
  4043d8:	ldp	x29, x30, [sp], #48
  4043dc:	ret
  4043e0:	mov	w0, #0x0                   	// #0
  4043e4:	ldp	x19, x20, [sp, #16]
  4043e8:	ldp	x21, x22, [sp, #32]
  4043ec:	ldp	x29, x30, [sp], #48
  4043f0:	ret
  4043f4:	mov	w0, #0xffffffea            	// #-22
  4043f8:	ret
  4043fc:	nop
  404400:	stp	x29, x30, [sp, #-80]!
  404404:	mov	x29, sp
  404408:	str	xzr, [sp, #72]
  40440c:	cbz	x0, 4044a0 <ferror@plt+0x2900>
  404410:	stp	x19, x20, [sp, #16]
  404414:	mov	x19, x0
  404418:	mov	x20, x2
  40441c:	stp	x21, x22, [sp, #32]
  404420:	mov	w21, w3
  404424:	stp	x23, x24, [sp, #48]
  404428:	mov	x23, x1
  40442c:	str	w3, [x1]
  404430:	str	w3, [x2]
  404434:	bl	401b30 <__errno_location@plt>
  404438:	str	wzr, [x0]
  40443c:	mov	x22, x0
  404440:	ldrsb	w0, [x19]
  404444:	cmp	w0, #0x3a
  404448:	b.eq	4044ac <ferror@plt+0x290c>  // b.none
  40444c:	add	x24, sp, #0x48
  404450:	mov	x0, x19
  404454:	mov	x1, x24
  404458:	mov	w2, #0xa                   	// #10
  40445c:	bl	4019f0 <strtol@plt>
  404460:	str	w0, [x23]
  404464:	str	w0, [x20]
  404468:	ldr	w0, [x22]
  40446c:	cbnz	w0, 4044e4 <ferror@plt+0x2944>
  404470:	ldr	x2, [sp, #72]
  404474:	cmp	x2, #0x0
  404478:	ccmp	x2, x19, #0x4, ne  // ne = any
  40447c:	b.eq	4044e4 <ferror@plt+0x2944>  // b.none
  404480:	ldrsb	w3, [x2]
  404484:	cmp	w3, #0x3a
  404488:	b.eq	4044f8 <ferror@plt+0x2958>  // b.none
  40448c:	cmp	w3, #0x2d
  404490:	b.eq	404514 <ferror@plt+0x2974>  // b.none
  404494:	ldp	x19, x20, [sp, #16]
  404498:	ldp	x21, x22, [sp, #32]
  40449c:	ldp	x23, x24, [sp, #48]
  4044a0:	mov	w0, #0x0                   	// #0
  4044a4:	ldp	x29, x30, [sp], #80
  4044a8:	ret
  4044ac:	add	x19, x19, #0x1
  4044b0:	add	x1, sp, #0x48
  4044b4:	mov	x0, x19
  4044b8:	mov	w2, #0xa                   	// #10
  4044bc:	bl	4019f0 <strtol@plt>
  4044c0:	str	w0, [x20]
  4044c4:	ldr	w0, [x22]
  4044c8:	cbnz	w0, 4044e4 <ferror@plt+0x2944>
  4044cc:	ldr	x0, [sp, #72]
  4044d0:	cbz	x0, 4044e4 <ferror@plt+0x2944>
  4044d4:	ldrsb	w1, [x0]
  4044d8:	cmp	w1, #0x0
  4044dc:	ccmp	x0, x19, #0x4, eq  // eq = none
  4044e0:	b.ne	404494 <ferror@plt+0x28f4>  // b.any
  4044e4:	mov	w0, #0xffffffff            	// #-1
  4044e8:	ldp	x19, x20, [sp, #16]
  4044ec:	ldp	x21, x22, [sp, #32]
  4044f0:	ldp	x23, x24, [sp, #48]
  4044f4:	b	4044a4 <ferror@plt+0x2904>
  4044f8:	ldrsb	w1, [x2, #1]
  4044fc:	cbnz	w1, 404514 <ferror@plt+0x2974>
  404500:	ldp	x23, x24, [sp, #48]
  404504:	str	w21, [x20]
  404508:	ldp	x19, x20, [sp, #16]
  40450c:	ldp	x21, x22, [sp, #32]
  404510:	b	4044a4 <ferror@plt+0x2904>
  404514:	str	wzr, [x22]
  404518:	add	x19, x2, #0x1
  40451c:	mov	x1, x24
  404520:	mov	x0, x19
  404524:	mov	w2, #0xa                   	// #10
  404528:	str	xzr, [sp, #72]
  40452c:	bl	4019f0 <strtol@plt>
  404530:	str	w0, [x20]
  404534:	ldr	w0, [x22]
  404538:	cbz	w0, 4044cc <ferror@plt+0x292c>
  40453c:	b	4044e4 <ferror@plt+0x2944>
  404540:	cmp	x1, #0x0
  404544:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  404548:	b.eq	4046d4 <ferror@plt+0x2b34>  // b.none
  40454c:	stp	x29, x30, [sp, #-48]!
  404550:	mov	x29, sp
  404554:	stp	x19, x20, [sp, #16]
  404558:	mov	x19, x0
  40455c:	mov	x20, x1
  404560:	stp	x21, x22, [sp, #32]
  404564:	ldrsb	w0, [x19]
  404568:	cmp	w0, #0x2f
  40456c:	b.eq	404578 <ferror@plt+0x29d8>  // b.none
  404570:	b	40463c <ferror@plt+0x2a9c>
  404574:	add	x19, x19, #0x1
  404578:	ldrsb	w0, [x19, #1]
  40457c:	cmp	w0, #0x2f
  404580:	b.eq	404574 <ferror@plt+0x29d4>  // b.none
  404584:	ldrsb	w0, [x19, #1]
  404588:	mov	x21, #0x1                   	// #1
  40458c:	cmp	w0, #0x2f
  404590:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  404594:	b.eq	4045ac <ferror@plt+0x2a0c>  // b.none
  404598:	add	x21, x21, #0x1
  40459c:	ldrsb	w0, [x19, x21]
  4045a0:	cmp	w0, #0x2f
  4045a4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4045a8:	b.ne	404598 <ferror@plt+0x29f8>  // b.any
  4045ac:	ldrsb	w0, [x20]
  4045b0:	cmp	w0, #0x2f
  4045b4:	b.eq	4045c0 <ferror@plt+0x2a20>  // b.none
  4045b8:	b	404658 <ferror@plt+0x2ab8>
  4045bc:	add	x20, x20, #0x1
  4045c0:	ldrsb	w0, [x20, #1]
  4045c4:	cmp	w0, #0x2f
  4045c8:	b.eq	4045bc <ferror@plt+0x2a1c>  // b.none
  4045cc:	ldrsb	w0, [x20, #1]
  4045d0:	cmp	w0, #0x2f
  4045d4:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4045d8:	b.eq	4046c8 <ferror@plt+0x2b28>  // b.none
  4045dc:	mov	x22, #0x1                   	// #1
  4045e0:	add	x22, x22, #0x1
  4045e4:	ldrsb	w0, [x20, x22]
  4045e8:	cmp	w0, #0x2f
  4045ec:	ccmp	w0, #0x0, #0x4, ne  // ne = any
  4045f0:	b.ne	4045e0 <ferror@plt+0x2a40>  // b.any
  4045f4:	add	x0, x22, x21
  4045f8:	cbz	x0, 404670 <ferror@plt+0x2ad0>
  4045fc:	cmp	x0, #0x1
  404600:	b.eq	404684 <ferror@plt+0x2ae4>  // b.none
  404604:	cmp	x20, #0x0
  404608:	ccmp	x21, x22, #0x0, ne  // ne = any
  40460c:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  404610:	b.eq	4046b4 <ferror@plt+0x2b14>  // b.none
  404614:	mov	x2, x21
  404618:	mov	x1, x20
  40461c:	mov	x0, x19
  404620:	bl	401890 <strncmp@plt>
  404624:	cbnz	w0, 4046b4 <ferror@plt+0x2b14>
  404628:	add	x19, x19, x21
  40462c:	add	x20, x20, x22
  404630:	ldrsb	w0, [x19]
  404634:	cmp	w0, #0x2f
  404638:	b.eq	404578 <ferror@plt+0x29d8>  // b.none
  40463c:	cbnz	w0, 404584 <ferror@plt+0x29e4>
  404640:	ldrsb	w0, [x20]
  404644:	mov	x21, #0x0                   	// #0
  404648:	mov	x19, #0x0                   	// #0
  40464c:	cmp	w0, #0x2f
  404650:	b.eq	4045c0 <ferror@plt+0x2a20>  // b.none
  404654:	nop
  404658:	cbnz	w0, 4045cc <ferror@plt+0x2a2c>
  40465c:	mov	x0, x21
  404660:	mov	x22, #0x0                   	// #0
  404664:	mov	x20, #0x0                   	// #0
  404668:	cbnz	x0, 4045fc <ferror@plt+0x2a5c>
  40466c:	nop
  404670:	mov	w0, #0x1                   	// #1
  404674:	ldp	x19, x20, [sp, #16]
  404678:	ldp	x21, x22, [sp, #32]
  40467c:	ldp	x29, x30, [sp], #48
  404680:	ret
  404684:	cbz	x19, 404694 <ferror@plt+0x2af4>
  404688:	ldrsb	w1, [x19]
  40468c:	cmp	w1, #0x2f
  404690:	b.eq	404674 <ferror@plt+0x2ad4>  // b.none
  404694:	cbz	x20, 4046b4 <ferror@plt+0x2b14>
  404698:	ldrsb	w0, [x20]
  40469c:	cmp	w0, #0x2f
  4046a0:	b.eq	404670 <ferror@plt+0x2ad0>  // b.none
  4046a4:	cmp	x20, #0x0
  4046a8:	ccmp	x21, x22, #0x0, ne  // ne = any
  4046ac:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4046b0:	b.ne	404614 <ferror@plt+0x2a74>  // b.any
  4046b4:	mov	w0, #0x0                   	// #0
  4046b8:	ldp	x19, x20, [sp, #16]
  4046bc:	ldp	x21, x22, [sp, #32]
  4046c0:	ldp	x29, x30, [sp], #48
  4046c4:	ret
  4046c8:	add	x0, x21, #0x1
  4046cc:	mov	x22, #0x1                   	// #1
  4046d0:	b	4045f8 <ferror@plt+0x2a58>
  4046d4:	mov	w0, #0x0                   	// #0
  4046d8:	ret
  4046dc:	nop
  4046e0:	stp	x29, x30, [sp, #-64]!
  4046e4:	mov	x29, sp
  4046e8:	stp	x19, x20, [sp, #16]
  4046ec:	mov	x19, x1
  4046f0:	orr	x1, x0, x1
  4046f4:	cbz	x1, 404774 <ferror@plt+0x2bd4>
  4046f8:	stp	x21, x22, [sp, #32]
  4046fc:	mov	x20, x0
  404700:	mov	x21, x2
  404704:	cbz	x0, 404788 <ferror@plt+0x2be8>
  404708:	cbz	x19, 4047a0 <ferror@plt+0x2c00>
  40470c:	stp	x23, x24, [sp, #48]
  404710:	bl	401770 <strlen@plt>
  404714:	mov	x23, x0
  404718:	mvn	x0, x0
  40471c:	mov	x22, #0x0                   	// #0
  404720:	cmp	x21, x0
  404724:	b.hi	40475c <ferror@plt+0x2bbc>  // b.pmore
  404728:	add	x24, x21, x23
  40472c:	add	x0, x24, #0x1
  404730:	bl	401860 <malloc@plt>
  404734:	mov	x22, x0
  404738:	cbz	x0, 40475c <ferror@plt+0x2bbc>
  40473c:	mov	x1, x20
  404740:	mov	x2, x23
  404744:	bl	401740 <memcpy@plt>
  404748:	mov	x2, x21
  40474c:	mov	x1, x19
  404750:	add	x0, x22, x23
  404754:	bl	401740 <memcpy@plt>
  404758:	strb	wzr, [x22, x24]
  40475c:	mov	x0, x22
  404760:	ldp	x19, x20, [sp, #16]
  404764:	ldp	x21, x22, [sp, #32]
  404768:	ldp	x23, x24, [sp, #48]
  40476c:	ldp	x29, x30, [sp], #64
  404770:	ret
  404774:	ldp	x19, x20, [sp, #16]
  404778:	adrp	x0, 405000 <ferror@plt+0x3460>
  40477c:	ldp	x29, x30, [sp], #64
  404780:	add	x0, x0, #0x630
  404784:	b	401920 <strdup@plt>
  404788:	mov	x0, x19
  40478c:	mov	x1, x2
  404790:	ldp	x19, x20, [sp, #16]
  404794:	ldp	x21, x22, [sp, #32]
  404798:	ldp	x29, x30, [sp], #64
  40479c:	b	401a50 <strndup@plt>
  4047a0:	ldp	x19, x20, [sp, #16]
  4047a4:	ldp	x21, x22, [sp, #32]
  4047a8:	ldp	x29, x30, [sp], #64
  4047ac:	b	401920 <strdup@plt>
  4047b0:	stp	x29, x30, [sp, #-32]!
  4047b4:	mov	x2, #0x0                   	// #0
  4047b8:	mov	x29, sp
  4047bc:	stp	x19, x20, [sp, #16]
  4047c0:	mov	x20, x0
  4047c4:	mov	x19, x1
  4047c8:	cbz	x1, 4047d8 <ferror@plt+0x2c38>
  4047cc:	mov	x0, x1
  4047d0:	bl	401770 <strlen@plt>
  4047d4:	mov	x2, x0
  4047d8:	mov	x1, x19
  4047dc:	mov	x0, x20
  4047e0:	ldp	x19, x20, [sp, #16]
  4047e4:	ldp	x29, x30, [sp], #32
  4047e8:	b	4046e0 <ferror@plt+0x2b40>
  4047ec:	nop
  4047f0:	stp	x29, x30, [sp, #-288]!
  4047f4:	mov	w9, #0xffffffd0            	// #-48
  4047f8:	mov	w8, #0xffffff80            	// #-128
  4047fc:	mov	x29, sp
  404800:	add	x10, sp, #0xf0
  404804:	add	x11, sp, #0x120
  404808:	stp	x11, x11, [sp, #80]
  40480c:	str	x10, [sp, #96]
  404810:	stp	w9, w8, [sp, #104]
  404814:	ldp	x10, x11, [sp, #80]
  404818:	str	x19, [sp, #16]
  40481c:	ldp	x8, x9, [sp, #96]
  404820:	mov	x19, x0
  404824:	add	x0, sp, #0x48
  404828:	stp	x10, x11, [sp, #32]
  40482c:	stp	x8, x9, [sp, #48]
  404830:	str	q0, [sp, #112]
  404834:	str	q1, [sp, #128]
  404838:	str	q2, [sp, #144]
  40483c:	str	q3, [sp, #160]
  404840:	str	q4, [sp, #176]
  404844:	str	q5, [sp, #192]
  404848:	str	q6, [sp, #208]
  40484c:	str	q7, [sp, #224]
  404850:	stp	x2, x3, [sp, #240]
  404854:	add	x2, sp, #0x20
  404858:	stp	x4, x5, [sp, #256]
  40485c:	stp	x6, x7, [sp, #272]
  404860:	bl	401a40 <vasprintf@plt>
  404864:	tbnz	w0, #31, 404894 <ferror@plt+0x2cf4>
  404868:	ldr	x1, [sp, #72]
  40486c:	sxtw	x2, w0
  404870:	mov	x0, x19
  404874:	bl	4046e0 <ferror@plt+0x2b40>
  404878:	mov	x19, x0
  40487c:	ldr	x0, [sp, #72]
  404880:	bl	401a00 <free@plt>
  404884:	mov	x0, x19
  404888:	ldr	x19, [sp, #16]
  40488c:	ldp	x29, x30, [sp], #288
  404890:	ret
  404894:	mov	x19, #0x0                   	// #0
  404898:	mov	x0, x19
  40489c:	ldr	x19, [sp, #16]
  4048a0:	ldp	x29, x30, [sp], #288
  4048a4:	ret
  4048a8:	stp	x29, x30, [sp, #-96]!
  4048ac:	mov	x29, sp
  4048b0:	stp	x19, x20, [sp, #16]
  4048b4:	ldr	x19, [x0]
  4048b8:	stp	x21, x22, [sp, #32]
  4048bc:	stp	x23, x24, [sp, #48]
  4048c0:	mov	x23, x0
  4048c4:	ldrsb	w0, [x19]
  4048c8:	cbz	w0, 404a20 <ferror@plt+0x2e80>
  4048cc:	mov	x24, x1
  4048d0:	mov	x22, x2
  4048d4:	mov	x1, x2
  4048d8:	mov	x0, x19
  4048dc:	stp	x25, x26, [sp, #64]
  4048e0:	mov	w25, w3
  4048e4:	bl	401a60 <strspn@plt>
  4048e8:	ldrsb	w20, [x19, x0]
  4048ec:	add	x21, x19, x0
  4048f0:	cbz	w20, 4049dc <ferror@plt+0x2e3c>
  4048f4:	cbz	w25, 4049a8 <ferror@plt+0x2e08>
  4048f8:	adrp	x0, 405000 <ferror@plt+0x3460>
  4048fc:	mov	w1, w20
  404900:	add	x0, x0, #0xf28
  404904:	bl	401a70 <strchr@plt>
  404908:	cbz	x0, 404a3c <ferror@plt+0x2e9c>
  40490c:	ldrsb	w1, [x21, #1]
  404910:	add	x25, x21, #0x1
  404914:	strb	w20, [sp, #88]
  404918:	add	x26, sp, #0x58
  40491c:	strb	wzr, [sp, #89]
  404920:	mov	w19, #0x0                   	// #0
  404924:	cbz	w1, 404af4 <ferror@plt+0x2f54>
  404928:	cmp	w1, #0x5c
  40492c:	b.eq	404a00 <ferror@plt+0x2e60>  // b.none
  404930:	mov	x0, x26
  404934:	bl	401a70 <strchr@plt>
  404938:	cbnz	x0, 404ae0 <ferror@plt+0x2f40>
  40493c:	add	w19, w19, #0x1
  404940:	sxtw	x0, w19
  404944:	ldrsb	w1, [x25, w19, sxtw]
  404948:	cbnz	w1, 404928 <ferror@plt+0x2d88>
  40494c:	add	x1, x0, #0x1
  404950:	add	x1, x21, x1
  404954:	str	x0, [x24]
  404958:	ldrsb	w1, [x1]
  40495c:	cmp	w1, #0x0
  404960:	ccmp	w20, w1, #0x0, ne  // ne = any
  404964:	b.ne	4049dc <ferror@plt+0x2e3c>  // b.any
  404968:	add	x0, x0, #0x2
  40496c:	add	x19, x21, x0
  404970:	ldrsb	w1, [x21, x0]
  404974:	cbz	w1, 404984 <ferror@plt+0x2de4>
  404978:	mov	x0, x22
  40497c:	bl	401a70 <strchr@plt>
  404980:	cbz	x0, 4049dc <ferror@plt+0x2e3c>
  404984:	mov	x21, x25
  404988:	ldp	x25, x26, [sp, #64]
  40498c:	str	x19, [x23]
  404990:	mov	x0, x21
  404994:	ldp	x19, x20, [sp, #16]
  404998:	ldp	x21, x22, [sp, #32]
  40499c:	ldp	x23, x24, [sp, #48]
  4049a0:	ldp	x29, x30, [sp], #96
  4049a4:	ret
  4049a8:	mov	x1, x22
  4049ac:	mov	x0, x21
  4049b0:	bl	401b00 <strcspn@plt>
  4049b4:	ldp	x25, x26, [sp, #64]
  4049b8:	str	x0, [x24]
  4049bc:	add	x0, x21, x0
  4049c0:	str	x0, [x23]
  4049c4:	mov	x0, x21
  4049c8:	ldp	x19, x20, [sp, #16]
  4049cc:	ldp	x21, x22, [sp, #32]
  4049d0:	ldp	x23, x24, [sp, #48]
  4049d4:	ldp	x29, x30, [sp], #96
  4049d8:	ret
  4049dc:	ldp	x25, x26, [sp, #64]
  4049e0:	str	x21, [x23]
  4049e4:	mov	x21, #0x0                   	// #0
  4049e8:	mov	x0, x21
  4049ec:	ldp	x19, x20, [sp, #16]
  4049f0:	ldp	x21, x22, [sp, #32]
  4049f4:	ldp	x23, x24, [sp, #48]
  4049f8:	ldp	x29, x30, [sp], #96
  4049fc:	ret
  404a00:	add	w0, w19, #0x1
  404a04:	ldrsb	w0, [x25, w0, sxtw]
  404a08:	cbz	w0, 404ae0 <ferror@plt+0x2f40>
  404a0c:	add	w19, w19, #0x2
  404a10:	sxtw	x0, w19
  404a14:	ldrsb	w1, [x25, w19, sxtw]
  404a18:	cbnz	w1, 404928 <ferror@plt+0x2d88>
  404a1c:	b	40494c <ferror@plt+0x2dac>
  404a20:	mov	x21, #0x0                   	// #0
  404a24:	mov	x0, x21
  404a28:	ldp	x19, x20, [sp, #16]
  404a2c:	ldp	x21, x22, [sp, #32]
  404a30:	ldp	x23, x24, [sp, #48]
  404a34:	ldp	x29, x30, [sp], #96
  404a38:	ret
  404a3c:	sub	x25, x21, #0x1
  404a40:	mov	w0, #0x0                   	// #0
  404a44:	add	w19, w0, #0x1
  404a48:	cmp	w20, #0x5c
  404a4c:	sxtw	x19, w19
  404a50:	sub	w26, w19, #0x1
  404a54:	b.eq	404a88 <ferror@plt+0x2ee8>  // b.none
  404a58:	mov	w1, w20
  404a5c:	mov	x0, x22
  404a60:	bl	401a70 <strchr@plt>
  404a64:	add	x1, x19, #0x1
  404a68:	cbnz	x0, 404ae8 <ferror@plt+0x2f48>
  404a6c:	ldrsb	w20, [x25, x1]
  404a70:	add	x26, x21, x19
  404a74:	cbz	w20, 404aa8 <ferror@plt+0x2f08>
  404a78:	mov	x19, x1
  404a7c:	cmp	w20, #0x5c
  404a80:	sub	w26, w19, #0x1
  404a84:	b.ne	404a58 <ferror@plt+0x2eb8>  // b.any
  404a88:	ldrsb	w1, [x21, w19, sxtw]
  404a8c:	cbz	w1, 404ae8 <ferror@plt+0x2f48>
  404a90:	add	w0, w19, #0x1
  404a94:	sxtw	x19, w0
  404a98:	ldrsb	w20, [x21, w0, sxtw]
  404a9c:	add	x26, x21, x19
  404aa0:	cbnz	w20, 404a44 <ferror@plt+0x2ea4>
  404aa4:	nop
  404aa8:	str	x19, [x24]
  404aac:	ldrsb	w1, [x26]
  404ab0:	cbz	w1, 404ac0 <ferror@plt+0x2f20>
  404ab4:	mov	x0, x22
  404ab8:	bl	401a70 <strchr@plt>
  404abc:	cbz	x0, 4049dc <ferror@plt+0x2e3c>
  404ac0:	str	x26, [x23]
  404ac4:	mov	x0, x21
  404ac8:	ldp	x19, x20, [sp, #16]
  404acc:	ldp	x21, x22, [sp, #32]
  404ad0:	ldp	x23, x24, [sp, #48]
  404ad4:	ldp	x25, x26, [sp, #64]
  404ad8:	ldp	x29, x30, [sp], #96
  404adc:	ret
  404ae0:	sxtw	x0, w19
  404ae4:	b	40494c <ferror@plt+0x2dac>
  404ae8:	sxtw	x19, w26
  404aec:	add	x26, x21, x19
  404af0:	b	404aa8 <ferror@plt+0x2f08>
  404af4:	mov	x1, x25
  404af8:	mov	x0, #0x0                   	// #0
  404afc:	b	404954 <ferror@plt+0x2db4>
  404b00:	stp	x29, x30, [sp, #-32]!
  404b04:	mov	x29, sp
  404b08:	str	x19, [sp, #16]
  404b0c:	mov	x19, x0
  404b10:	b	404b1c <ferror@plt+0x2f7c>
  404b14:	cmp	w0, #0xa
  404b18:	b.eq	404b3c <ferror@plt+0x2f9c>  // b.none
  404b1c:	mov	x0, x19
  404b20:	bl	4018c0 <fgetc@plt>
  404b24:	cmn	w0, #0x1
  404b28:	b.ne	404b14 <ferror@plt+0x2f74>  // b.any
  404b2c:	mov	w0, #0x1                   	// #1
  404b30:	ldr	x19, [sp, #16]
  404b34:	ldp	x29, x30, [sp], #32
  404b38:	ret
  404b3c:	mov	w0, #0x0                   	// #0
  404b40:	ldr	x19, [sp, #16]
  404b44:	ldp	x29, x30, [sp], #32
  404b48:	ret
  404b4c:	nop
  404b50:	mov	x12, #0x2060                	// #8288
  404b54:	sub	sp, sp, x12
  404b58:	mov	w3, w0
  404b5c:	mov	x4, x1
  404b60:	adrp	x2, 405000 <ferror@plt+0x3460>
  404b64:	add	x2, x2, #0xf30
  404b68:	stp	x29, x30, [sp]
  404b6c:	mov	x29, sp
  404b70:	mov	x1, #0x2000                	// #8192
  404b74:	stp	x23, x24, [sp, #48]
  404b78:	add	x23, sp, #0x60
  404b7c:	mov	x0, x23
  404b80:	stp	x19, x20, [sp, #16]
  404b84:	bl	401810 <snprintf@plt>
  404b88:	mov	x0, x23
  404b8c:	mov	w1, #0x0                   	// #0
  404b90:	mov	x19, #0x0                   	// #0
  404b94:	bl	401870 <open@plt>
  404b98:	tbnz	w0, #31, 404c80 <ferror@plt+0x30e0>
  404b9c:	mov	x20, #0x2000                	// #8192
  404ba0:	mov	x19, #0x0                   	// #0
  404ba4:	mov	x2, x20
  404ba8:	mov	w24, #0x0                   	// #0
  404bac:	mov	w1, #0x0                   	// #0
  404bb0:	stp	x21, x22, [sp, #32]
  404bb4:	mov	w21, w0
  404bb8:	mov	x22, x23
  404bbc:	mov	x0, x23
  404bc0:	str	x25, [sp, #64]
  404bc4:	add	x25, sp, #0x50
  404bc8:	bl	4018d0 <memset@plt>
  404bcc:	mov	x2, x20
  404bd0:	mov	x1, x22
  404bd4:	mov	w0, w21
  404bd8:	bl	401ac0 <read@plt>
  404bdc:	cmp	x0, #0x0
  404be0:	b.le	404c10 <ferror@plt+0x3070>
  404be4:	add	x22, x22, x0
  404be8:	add	x19, x19, x0
  404bec:	subs	x20, x20, x0
  404bf0:	b.eq	404c34 <ferror@plt+0x3094>  // b.none
  404bf4:	mov	x2, x20
  404bf8:	mov	x1, x22
  404bfc:	mov	w0, w21
  404c00:	mov	w24, #0x0                   	// #0
  404c04:	bl	401ac0 <read@plt>
  404c08:	cmp	x0, #0x0
  404c0c:	b.gt	404be4 <ferror@plt+0x3044>
  404c10:	b.eq	404c30 <ferror@plt+0x3090>  // b.none
  404c14:	bl	401b30 <__errno_location@plt>
  404c18:	ldr	w0, [x0]
  404c1c:	cmp	w0, #0xb
  404c20:	ccmp	w0, #0x4, #0x4, ne  // ne = any
  404c24:	b.ne	404c30 <ferror@plt+0x3090>  // b.any
  404c28:	cmp	w24, #0x4
  404c2c:	b.le	404c9c <ferror@plt+0x30fc>
  404c30:	cbz	x19, 404c70 <ferror@plt+0x30d0>
  404c34:	mov	x1, x23
  404c38:	mov	x2, #0x0                   	// #0
  404c3c:	mov	w0, #0x20                  	// #32
  404c40:	ldrsb	w3, [x1]
  404c44:	add	x2, x2, #0x1
  404c48:	cmp	x2, x19
  404c4c:	cbnz	w3, 404c54 <ferror@plt+0x30b4>
  404c50:	strb	w0, [x1]
  404c54:	add	x1, x1, #0x1
  404c58:	b.cc	404c40 <ferror@plt+0x30a0>  // b.lo, b.ul, b.last
  404c5c:	add	x1, sp, #0x5f
  404c60:	mov	x0, x23
  404c64:	strb	wzr, [x1, x19]
  404c68:	bl	401920 <strdup@plt>
  404c6c:	mov	x19, x0
  404c70:	mov	w0, w21
  404c74:	bl	401950 <close@plt>
  404c78:	ldp	x21, x22, [sp, #32]
  404c7c:	ldr	x25, [sp, #64]
  404c80:	mov	x0, x19
  404c84:	mov	x12, #0x2060                	// #8288
  404c88:	ldp	x29, x30, [sp]
  404c8c:	ldp	x19, x20, [sp, #16]
  404c90:	ldp	x23, x24, [sp, #48]
  404c94:	add	sp, sp, x12
  404c98:	ret
  404c9c:	adrp	x2, 405000 <ferror@plt+0x3460>
  404ca0:	add	w24, w24, #0x1
  404ca4:	mov	x0, x25
  404ca8:	mov	x1, #0x0                   	// #0
  404cac:	ldr	q0, [x2, #3984]
  404cb0:	str	q0, [sp, #80]
  404cb4:	bl	401a30 <nanosleep@plt>
  404cb8:	b	404bcc <ferror@plt+0x302c>
  404cbc:	nop
  404cc0:	mov	x12, #0x1020                	// #4128
  404cc4:	sub	sp, sp, x12
  404cc8:	mov	w2, w0
  404ccc:	adrp	x1, 405000 <ferror@plt+0x3460>
  404cd0:	add	x1, x1, #0xf40
  404cd4:	stp	x29, x30, [sp]
  404cd8:	mov	x29, sp
  404cdc:	stp	x19, x20, [sp, #16]
  404ce0:	add	x20, sp, #0x20
  404ce4:	mov	x0, x20
  404ce8:	bl	4017c0 <sprintf@plt>
  404cec:	mov	x0, #0x8                   	// #8
  404cf0:	bl	401860 <malloc@plt>
  404cf4:	mov	x19, x0
  404cf8:	cbz	x0, 404d24 <ferror@plt+0x3184>
  404cfc:	mov	x0, x20
  404d00:	bl	4017e0 <opendir@plt>
  404d04:	str	x0, [x19]
  404d08:	cbz	x0, 404d24 <ferror@plt+0x3184>
  404d0c:	mov	x0, x19
  404d10:	mov	x12, #0x1020                	// #4128
  404d14:	ldp	x29, x30, [sp]
  404d18:	ldp	x19, x20, [sp, #16]
  404d1c:	add	sp, sp, x12
  404d20:	ret
  404d24:	mov	x0, x19
  404d28:	mov	x19, #0x0                   	// #0
  404d2c:	bl	401a00 <free@plt>
  404d30:	mov	x0, x19
  404d34:	mov	x12, #0x1020                	// #4128
  404d38:	ldp	x29, x30, [sp]
  404d3c:	ldp	x19, x20, [sp, #16]
  404d40:	add	sp, sp, x12
  404d44:	ret
  404d48:	stp	x29, x30, [sp, #-32]!
  404d4c:	mov	x29, sp
  404d50:	str	x19, [sp, #16]
  404d54:	mov	x19, x0
  404d58:	cbz	x0, 404d68 <ferror@plt+0x31c8>
  404d5c:	ldr	x0, [x0]
  404d60:	cbz	x0, 404d68 <ferror@plt+0x31c8>
  404d64:	bl	401930 <closedir@plt>
  404d68:	mov	x0, x19
  404d6c:	ldr	x19, [sp, #16]
  404d70:	ldp	x29, x30, [sp], #32
  404d74:	b	401a00 <free@plt>
  404d78:	cmp	x0, #0x0
  404d7c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404d80:	b.eq	404e74 <ferror@plt+0x32d4>  // b.none
  404d84:	stp	x29, x30, [sp, #-80]!
  404d88:	mov	x29, sp
  404d8c:	stp	x19, x20, [sp, #16]
  404d90:	stp	x21, x22, [sp, #32]
  404d94:	mov	x22, x0
  404d98:	mov	x21, x1
  404d9c:	stp	x23, x24, [sp, #48]
  404da0:	add	x24, sp, #0x48
  404da4:	str	wzr, [x1]
  404da8:	bl	401b30 <__errno_location@plt>
  404dac:	mov	x23, x0
  404db0:	str	wzr, [x0]
  404db4:	nop
  404db8:	ldr	x0, [x22]
  404dbc:	bl	401910 <readdir@plt>
  404dc0:	mov	x19, x0
  404dc4:	cbz	x0, 404e54 <ferror@plt+0x32b4>
  404dc8:	bl	4019e0 <__ctype_b_loc@plt>
  404dcc:	mov	x2, x0
  404dd0:	ldrb	w4, [x19, #19]
  404dd4:	add	x20, x19, #0x13
  404dd8:	mov	x1, x24
  404ddc:	mov	x0, x20
  404de0:	ldr	x3, [x2]
  404de4:	mov	w2, #0xa                   	// #10
  404de8:	ldrh	w3, [x3, x4, lsl #1]
  404dec:	tbnz	w3, #11, 404e10 <ferror@plt+0x3270>
  404df0:	ldr	w0, [x21]
  404df4:	cbz	w0, 404db8 <ferror@plt+0x3218>
  404df8:	mov	w0, #0x0                   	// #0
  404dfc:	ldp	x19, x20, [sp, #16]
  404e00:	ldp	x21, x22, [sp, #32]
  404e04:	ldp	x23, x24, [sp, #48]
  404e08:	ldp	x29, x30, [sp], #80
  404e0c:	ret
  404e10:	str	wzr, [x23]
  404e14:	bl	4019f0 <strtol@plt>
  404e18:	str	w0, [x21]
  404e1c:	ldr	w1, [x23]
  404e20:	cbnz	w1, 404e3c <ferror@plt+0x329c>
  404e24:	ldr	x1, [sp, #72]
  404e28:	cmp	x20, x1
  404e2c:	b.eq	404e3c <ferror@plt+0x329c>  // b.none
  404e30:	cbz	x1, 404df4 <ferror@plt+0x3254>
  404e34:	ldrsb	w1, [x1]
  404e38:	cbz	w1, 404df4 <ferror@plt+0x3254>
  404e3c:	mov	w0, #0xffffffff            	// #-1
  404e40:	ldp	x19, x20, [sp, #16]
  404e44:	ldp	x21, x22, [sp, #32]
  404e48:	ldp	x23, x24, [sp, #48]
  404e4c:	ldp	x29, x30, [sp], #80
  404e50:	ret
  404e54:	ldr	w1, [x23]
  404e58:	mov	w0, #0x1                   	// #1
  404e5c:	cbnz	w1, 404e3c <ferror@plt+0x329c>
  404e60:	ldp	x19, x20, [sp, #16]
  404e64:	ldp	x21, x22, [sp, #32]
  404e68:	ldp	x23, x24, [sp, #48]
  404e6c:	ldp	x29, x30, [sp], #80
  404e70:	ret
  404e74:	mov	w0, #0xffffffea            	// #-22
  404e78:	ret
  404e7c:	nop
  404e80:	adrp	x1, 405000 <ferror@plt+0x3460>
  404e84:	add	x1, x1, #0xf50
  404e88:	b	404b50 <ferror@plt+0x2fb0>
  404e8c:	nop
  404e90:	adrp	x1, 405000 <ferror@plt+0x3460>
  404e94:	add	x1, x1, #0xf58
  404e98:	b	404b50 <ferror@plt+0x2fb0>
  404e9c:	nop
  404ea0:	stp	x29, x30, [sp, #-32]!
  404ea4:	mov	x1, #0x18                  	// #24
  404ea8:	mov	x0, #0x1                   	// #1
  404eac:	mov	x29, sp
  404eb0:	str	x19, [sp, #16]
  404eb4:	bl	401900 <calloc@plt>
  404eb8:	mov	x19, x0
  404ebc:	cbz	x0, 404ee4 <ferror@plt+0x3344>
  404ec0:	adrp	x0, 405000 <ferror@plt+0x3460>
  404ec4:	add	x0, x0, #0xf60
  404ec8:	bl	4017e0 <opendir@plt>
  404ecc:	str	x0, [x19]
  404ed0:	cbz	x0, 404ee4 <ferror@plt+0x3344>
  404ed4:	mov	x0, x19
  404ed8:	ldr	x19, [sp, #16]
  404edc:	ldp	x29, x30, [sp], #32
  404ee0:	ret
  404ee4:	mov	x0, x19
  404ee8:	mov	x19, #0x0                   	// #0
  404eec:	bl	401a00 <free@plt>
  404ef0:	mov	x0, x19
  404ef4:	ldr	x19, [sp, #16]
  404ef8:	ldp	x29, x30, [sp], #32
  404efc:	ret
  404f00:	stp	x29, x30, [sp, #-32]!
  404f04:	mov	x29, sp
  404f08:	str	x19, [sp, #16]
  404f0c:	mov	x19, x0
  404f10:	cbz	x0, 404f20 <ferror@plt+0x3380>
  404f14:	ldr	x0, [x0]
  404f18:	cbz	x0, 404f20 <ferror@plt+0x3380>
  404f1c:	bl	401930 <closedir@plt>
  404f20:	mov	x0, x19
  404f24:	ldr	x19, [sp, #16]
  404f28:	ldp	x29, x30, [sp], #32
  404f2c:	b	401a00 <free@plt>
  404f30:	ldrb	w2, [x0, #20]
  404f34:	cmp	x1, #0x0
  404f38:	cset	w3, ne  // ne = any
  404f3c:	str	x1, [x0, #8]
  404f40:	bfxil	w2, w3, #0, #1
  404f44:	strb	w2, [x0, #20]
  404f48:	ret
  404f4c:	nop
  404f50:	ldrb	w2, [x0, #20]
  404f54:	str	w1, [x0, #16]
  404f58:	orr	w2, w2, #0x2
  404f5c:	strb	w2, [x0, #20]
  404f60:	ret
  404f64:	nop
  404f68:	cmp	x0, #0x0
  404f6c:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  404f70:	b.eq	405160 <ferror@plt+0x35c0>  // b.none
  404f74:	mov	x12, #0x2160                	// #8544
  404f78:	sub	sp, sp, x12
  404f7c:	stp	x29, x30, [sp]
  404f80:	mov	x29, sp
  404f84:	stp	x19, x20, [sp, #16]
  404f88:	mov	x20, x0
  404f8c:	stp	x21, x22, [sp, #32]
  404f90:	add	x22, sp, #0x160
  404f94:	stp	x23, x24, [sp, #48]
  404f98:	adrp	x24, 405000 <ferror@plt+0x3460>
  404f9c:	add	x24, x24, #0xf68
  404fa0:	stp	x25, x26, [sp, #64]
  404fa4:	mov	x25, x1
  404fa8:	adrp	x26, 405000 <ferror@plt+0x3460>
  404fac:	str	wzr, [x1]
  404fb0:	add	x26, x26, #0xf70
  404fb4:	bl	401b30 <__errno_location@plt>
  404fb8:	mov	x23, x0
  404fbc:	nop
  404fc0:	ldr	x0, [x20]
  404fc4:	str	wzr, [x23]
  404fc8:	bl	401910 <readdir@plt>
  404fcc:	mov	x19, x0
  404fd0:	cbz	x0, 40514c <ferror@plt+0x35ac>
  404fd4:	bl	4019e0 <__ctype_b_loc@plt>
  404fd8:	ldrb	w1, [x19, #19]
  404fdc:	ldr	x0, [x0]
  404fe0:	ldrh	w0, [x0, x1, lsl #1]
  404fe4:	tbz	w0, #11, 404fc0 <ferror@plt+0x3420>
  404fe8:	ldrb	w0, [x20, #20]
  404fec:	add	x19, x19, #0x13
  404ff0:	tbnz	w0, #1, 4050ec <ferror@plt+0x354c>
  404ff4:	tbz	w0, #0, 40508c <ferror@plt+0x34ec>
  404ff8:	mov	x2, x24
  404ffc:	mov	x1, #0x2000                	// #8192
  405000:	mov	x3, x19
  405004:	mov	x0, x22
  405008:	bl	401810 <snprintf@plt>
  40500c:	ldr	x0, [x20]
  405010:	bl	401aa0 <dirfd@plt>
  405014:	mov	x1, x22
  405018:	mov	w2, #0x80000               	// #524288
  40501c:	bl	401b10 <openat@plt>
  405020:	tbnz	w0, #31, 404fc0 <ferror@plt+0x3420>
  405024:	mov	x1, x26
  405028:	bl	4018e0 <fdopen@plt>
  40502c:	mov	x21, x0
  405030:	cbz	x0, 404fc0 <ferror@plt+0x3420>
  405034:	mov	w1, #0x2000                	// #8192
  405038:	mov	x2, x0
  40503c:	mov	x0, x22
  405040:	bl	401b60 <fgets@plt>
  405044:	mov	x1, x0
  405048:	mov	x0, x21
  40504c:	str	x1, [sp, #88]
  405050:	bl	401840 <fclose@plt>
  405054:	ldr	x0, [sp, #88]
  405058:	cbz	x0, 404fc0 <ferror@plt+0x3420>
  40505c:	add	x21, sp, #0x60
  405060:	mov	x0, x22
  405064:	mov	x2, x21
  405068:	adrp	x1, 405000 <ferror@plt+0x3460>
  40506c:	add	x1, x1, #0xf78
  405070:	bl	401ae0 <__isoc99_sscanf@plt>
  405074:	cmp	w0, #0x1
  405078:	b.ne	404fc0 <ferror@plt+0x3420>  // b.any
  40507c:	ldr	x1, [x20, #8]
  405080:	mov	x0, x21
  405084:	bl	4019c0 <strcmp@plt>
  405088:	cbnz	w0, 404fc0 <ferror@plt+0x3420>
  40508c:	str	wzr, [x23]
  405090:	add	x1, sp, #0x58
  405094:	mov	x0, x19
  405098:	mov	w2, #0xa                   	// #10
  40509c:	str	xzr, [sp, #88]
  4050a0:	bl	4019f0 <strtol@plt>
  4050a4:	str	w0, [x25]
  4050a8:	ldr	w0, [x23]
  4050ac:	cbnz	w0, 405128 <ferror@plt+0x3588>
  4050b0:	ldr	x1, [sp, #88]
  4050b4:	cmp	x1, x19
  4050b8:	b.eq	4050c8 <ferror@plt+0x3528>  // b.none
  4050bc:	cbz	x1, 40512c <ferror@plt+0x358c>
  4050c0:	ldrsb	w1, [x1]
  4050c4:	cbz	w1, 40512c <ferror@plt+0x358c>
  4050c8:	mov	w0, #0xffffffff            	// #-1
  4050cc:	mov	x12, #0x2160                	// #8544
  4050d0:	ldp	x29, x30, [sp]
  4050d4:	ldp	x19, x20, [sp, #16]
  4050d8:	ldp	x21, x22, [sp, #32]
  4050dc:	ldp	x23, x24, [sp, #48]
  4050e0:	ldp	x25, x26, [sp, #64]
  4050e4:	add	sp, sp, x12
  4050e8:	ret
  4050ec:	ldr	x0, [x20]
  4050f0:	bl	401aa0 <dirfd@plt>
  4050f4:	mov	w1, w0
  4050f8:	mov	x3, x22
  4050fc:	mov	x2, x19
  405100:	mov	w4, #0x0                   	// #0
  405104:	mov	w0, #0x0                   	// #0
  405108:	bl	401b90 <__fxstatat@plt>
  40510c:	cbnz	w0, 404fc0 <ferror@plt+0x3420>
  405110:	ldr	w1, [x20, #16]
  405114:	ldr	w0, [sp, #376]
  405118:	cmp	w1, w0
  40511c:	b.ne	404fc0 <ferror@plt+0x3420>  // b.any
  405120:	ldrb	w0, [x20, #20]
  405124:	b	404ff4 <ferror@plt+0x3454>
  405128:	neg	w0, w0
  40512c:	mov	x12, #0x2160                	// #8544
  405130:	ldp	x29, x30, [sp]
  405134:	ldp	x19, x20, [sp, #16]
  405138:	ldp	x21, x22, [sp, #32]
  40513c:	ldp	x23, x24, [sp, #48]
  405140:	ldp	x25, x26, [sp, #64]
  405144:	add	sp, sp, x12
  405148:	ret
  40514c:	ldr	w1, [x23]
  405150:	mov	w0, #0x1                   	// #1
  405154:	cbz	w1, 40512c <ferror@plt+0x358c>
  405158:	mov	w0, #0xffffffff            	// #-1
  40515c:	b	4050cc <ferror@plt+0x352c>
  405160:	mov	w0, #0xffffffea            	// #-22
  405164:	ret
  405168:	stp	x29, x30, [sp, #-64]!
  40516c:	mov	x29, sp
  405170:	stp	x19, x20, [sp, #16]
  405174:	adrp	x20, 416000 <ferror@plt+0x14460>
  405178:	add	x20, x20, #0xdf0
  40517c:	stp	x21, x22, [sp, #32]
  405180:	adrp	x21, 416000 <ferror@plt+0x14460>
  405184:	add	x21, x21, #0xde8
  405188:	sub	x20, x20, x21
  40518c:	mov	w22, w0
  405190:	stp	x23, x24, [sp, #48]
  405194:	mov	x23, x1
  405198:	mov	x24, x2
  40519c:	bl	401700 <memcpy@plt-0x40>
  4051a0:	cmp	xzr, x20, asr #3
  4051a4:	b.eq	4051d0 <ferror@plt+0x3630>  // b.none
  4051a8:	asr	x20, x20, #3
  4051ac:	mov	x19, #0x0                   	// #0
  4051b0:	ldr	x3, [x21, x19, lsl #3]
  4051b4:	mov	x2, x24
  4051b8:	add	x19, x19, #0x1
  4051bc:	mov	x1, x23
  4051c0:	mov	w0, w22
  4051c4:	blr	x3
  4051c8:	cmp	x20, x19
  4051cc:	b.ne	4051b0 <ferror@plt+0x3610>  // b.any
  4051d0:	ldp	x19, x20, [sp, #16]
  4051d4:	ldp	x21, x22, [sp, #32]
  4051d8:	ldp	x23, x24, [sp, #48]
  4051dc:	ldp	x29, x30, [sp], #64
  4051e0:	ret
  4051e4:	nop
  4051e8:	ret
  4051ec:	nop
  4051f0:	adrp	x2, 417000 <ferror@plt+0x15460>
  4051f4:	mov	x1, #0x0                   	// #0
  4051f8:	ldr	x2, [x2, #576]
  4051fc:	b	4017f0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405200 <.fini>:
  405200:	stp	x29, x30, [sp, #-16]!
  405204:	mov	x29, sp
  405208:	ldp	x29, x30, [sp], #16
  40520c:	ret
