# do mp3_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied /software/altera/13.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/WB_stage.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module WB_stage
# 
# Top level modules:
# 	WB_stage
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/WB_pipe.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module WB_pipe
# 
# Top level modules:
# 	WB_pipe
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/rv32i_types.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package rv32i_types
# 
# Top level modules:
# 	--none--
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/regfile.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/pipe_control.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pipe_control
# 
# Top level modules:
# 	pipe_control
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/pc_reg.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module pc_register
# 
# Top level modules:
# 	pc_register
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/mux8.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux8
# 
# Top level modules:
# 	mux8
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/mux4.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/mux2.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2
# 
# Top level modules:
# 	mux2
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/MEM_stage.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MEM_stage
# 
# Top level modules:
# 	MEM_stage
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/MEM_pipe.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MEM_pipe
# 
# Top level modules:
# 	MEM_pipe
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/ID_pipe.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ID_pipe
# 
# Top level modules:
# 	ID_pipe
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/EX_pipe.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module EX_pipe
# 
# Top level modules:
# 	EX_pipe
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/add4.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module add4
# 
# Top level modules:
# 	add4
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/rdata_out_logic.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package rdata_out_logic_sv_unit
# -- Importing package rv32i_types
# -- Compiling module rdata_out_logic
# 
# Top level modules:
# 	rdata_out_logic
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/IF_stage.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module IF_stage
# 
# Top level modules:
# 	IF_stage
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/EX_stage.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package EX_stage_sv_unit
# -- Importing package rv32i_types
# -- Compiling module EX_stage
# 
# Top level modules:
# 	EX_stage
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/control_word_reg.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package control_word_reg_sv_unit
# -- Importing package rv32i_types
# -- Compiling module control_word_reg
# 
# Top level modules:
# 	control_word_reg
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/control_memory.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package control_memory_sv_unit
# -- Importing package rv32i_types
# -- Compiling module control_memory
# 
# Top level modules:
# 	control_memory
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/CMP.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package CMP_sv_unit
# -- Importing package rv32i_types
# -- Compiling module CMP
# 
# Top level modules:
# 	CMP
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/alu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package alu_sv_unit
# -- Importing package rv32i_types
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/JB_hazard_detection_unit.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package JB_hazard_detection_unit_sv_unit
# -- Importing package rv32i_types
# -- Compiling module JB_hazard_detection_unit
# 
# Top level modules:
# 	JB_hazard_detection_unit
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/ID_stage.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package ID_stage_sv_unit
# -- Importing package rv32i_types
# -- Compiling module ID_stage
# 
# Top level modules:
# 	ID_stage
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/mp3_cpu.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling package mp3_cpu_sv_unit
# -- Importing package rv32i_types
# -- Compiling module mp3_cpu
# 
# Top level modules:
# 	mp3_cpu
# 
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/mp3_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mp3_tb
# 
# Top level modules:
# 	mp3_tb
# vlog -sv -work work +incdir+/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code {/home/yuanm2/yuanm2/zerotoone/cp1/system-verilog-code/magic_memory_dual_port.sv}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module magic_memory_dp
# 
# Top level modules:
# 	magic_memory_dp
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs="+acc"  mp3_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L stratixiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps mp3_tb 
# Loading sv_std.std
# Loading work.mp3_tb
# Loading work.rv32i_types
# Loading work.mp3_cpu_sv_unit
# Loading work.mp3_cpu
# Loading work.pipe_control
# Loading work.IF_stage
# Loading work.pc_register
# Loading work.mux2
# Loading work.control_memory_sv_unit
# Loading work.control_memory
# Loading work.control_word_reg_sv_unit
# Loading work.control_word_reg
# Loading work.ID_pipe
# Loading work.ID_stage_sv_unit
# Loading work.ID_stage
# Loading work.mux4
# Loading work.JB_hazard_detection_unit_sv_unit
# Loading work.JB_hazard_detection_unit
# Loading work.CMP_sv_unit
# Loading work.CMP
# Loading work.regfile
# Loading work.EX_pipe
# Loading work.EX_stage_sv_unit
# Loading work.EX_stage
# Loading work.mux8
# Loading work.alu_sv_unit
# Loading work.alu
# Loading work.MEM_pipe
# Loading work.MEM_stage
# Loading work.WB_pipe
# Loading work.WB_stage
# Loading work.add4
# Loading work.rdata_out_logic_sv_unit
# Loading work.rdata_out_logic
# Loading work.magic_memory_dp
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 0 sec
do wave.do
run 5000ns
