#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000200725aa5c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_00000200725aa750 .scope module, "tb" "tb" 3 43;
 .timescale -12 -12;
L_0000020072590130 .functor NOT 1, L_0000020072602740, C4<0>, C4<0>, C4<0>;
L_00000200726068d0 .functor XOR 1, L_0000020072602ba0, L_0000020072603b40, C4<0>, C4<0>;
L_0000020072606d30 .functor XOR 1, L_00000200726068d0, L_0000020072603fa0, C4<0>, C4<0>;
v0000020072601630_0 .net *"_ivl_10", 0 0, L_0000020072603fa0;  1 drivers
v0000020072600910_0 .net *"_ivl_12", 0 0, L_0000020072606d30;  1 drivers
v0000020072600ff0_0 .net *"_ivl_2", 0 0, L_0000020072603780;  1 drivers
v0000020072601450_0 .net *"_ivl_4", 0 0, L_0000020072602ba0;  1 drivers
v00000200726014f0_0 .net *"_ivl_6", 0 0, L_0000020072603b40;  1 drivers
v0000020072601090_0 .net *"_ivl_8", 0 0, L_00000200726068d0;  1 drivers
v0000020072601590_0 .net "a", 0 0, v0000020072601ef0_0;  1 drivers
v0000020072601770_0 .net "b", 0 0, v0000020072601810_0;  1 drivers
v0000020072601950_0 .net "c", 0 0, v0000020072600af0_0;  1 drivers
v0000020072603140_0 .var "clk", 0 0;
v0000020072603500_0 .net "d", 0 0, v0000020072600cd0_0;  1 drivers
v00000200726042c0_0 .net "out_dut", 0 0, L_0000020072606ef0;  1 drivers
v0000020072602f60_0 .net "out_ref", 0 0, L_00000200725903d0;  1 drivers
v0000020072603640_0 .var/2u "stats1", 159 0;
v0000020072604360_0 .var/2u "strobe", 0 0;
v0000020072602c40_0 .net "tb_match", 0 0, L_0000020072602740;  1 drivers
v0000020072604400_0 .net "tb_mismatch", 0 0, L_0000020072590130;  1 drivers
v0000020072603a00_0 .net "wavedrom_enable", 0 0, v00000200726019f0_0;  1 drivers
v0000020072603000_0 .net "wavedrom_title", 511 0, v0000020072602210_0;  1 drivers
L_0000020072603780 .concat [ 1 0 0 0], L_00000200725903d0;
L_0000020072602ba0 .concat [ 1 0 0 0], L_00000200725903d0;
L_0000020072603b40 .concat [ 1 0 0 0], L_0000020072606ef0;
L_0000020072603fa0 .concat [ 1 0 0 0], L_00000200725903d0;
L_0000020072602740 .cmp/eeq 1, L_0000020072603780, L_0000020072606d30;
S_00000200725a7f60 .scope module, "good1" "RefModule" 3 88, 4 2 0, S_00000200725aa750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_000002007258fa30 .functor NOT 1, v0000020072600af0_0, C4<0>, C4<0>, C4<0>;
L_000002007258fb10 .functor NOT 1, v0000020072601810_0, C4<0>, C4<0>, C4<0>;
L_00000200725901a0 .functor AND 1, L_000002007258fa30, L_000002007258fb10, C4<1>, C4<1>;
L_000002007258f4f0 .functor NOT 1, v0000020072600cd0_0, C4<0>, C4<0>, C4<0>;
L_000002007258fe90 .functor NOT 1, v0000020072601ef0_0, C4<0>, C4<0>, C4<0>;
L_000002007258f800 .functor AND 1, L_000002007258f4f0, L_000002007258fe90, C4<1>, C4<1>;
L_000002007258f8e0 .functor OR 1, L_00000200725901a0, L_000002007258f800, C4<0>, C4<0>;
L_000002007258f870 .functor AND 1, v0000020072601ef0_0, v0000020072600af0_0, C4<1>, C4<1>;
L_000002007258f950 .functor AND 1, L_000002007258f870, v0000020072600cd0_0, C4<1>, C4<1>;
L_000002007258ff00 .functor OR 1, L_000002007258f8e0, L_000002007258f950, C4<0>, C4<0>;
L_000002007258faa0 .functor AND 1, v0000020072601810_0, v0000020072600af0_0, C4<1>, C4<1>;
L_0000020072590210 .functor AND 1, L_000002007258faa0, v0000020072600cd0_0, C4<1>, C4<1>;
L_00000200725903d0 .functor OR 1, L_000002007258ff00, L_0000020072590210, C4<0>, C4<0>;
v000002007258b0c0_0 .net *"_ivl_0", 0 0, L_000002007258fa30;  1 drivers
v000002007258b3e0_0 .net *"_ivl_10", 0 0, L_000002007258f800;  1 drivers
v000002007258b200_0 .net *"_ivl_12", 0 0, L_000002007258f8e0;  1 drivers
v0000020072601270_0 .net *"_ivl_14", 0 0, L_000002007258f870;  1 drivers
v0000020072602030_0 .net *"_ivl_16", 0 0, L_000002007258f950;  1 drivers
v0000020072601db0_0 .net *"_ivl_18", 0 0, L_000002007258ff00;  1 drivers
v0000020072601e50_0 .net *"_ivl_2", 0 0, L_000002007258fb10;  1 drivers
v0000020072601130_0 .net *"_ivl_20", 0 0, L_000002007258faa0;  1 drivers
v0000020072600e10_0 .net *"_ivl_22", 0 0, L_0000020072590210;  1 drivers
v00000200726009b0_0 .net *"_ivl_4", 0 0, L_00000200725901a0;  1 drivers
v0000020072601c70_0 .net *"_ivl_6", 0 0, L_000002007258f4f0;  1 drivers
v0000020072602350_0 .net *"_ivl_8", 0 0, L_000002007258fe90;  1 drivers
v00000200726020d0_0 .net "a", 0 0, v0000020072601ef0_0;  alias, 1 drivers
v0000020072600c30_0 .net "b", 0 0, v0000020072601810_0;  alias, 1 drivers
v0000020072601bd0_0 .net "c", 0 0, v0000020072600af0_0;  alias, 1 drivers
v0000020072600a50_0 .net "d", 0 0, v0000020072600cd0_0;  alias, 1 drivers
v0000020072601d10_0 .net "out", 0 0, L_00000200725903d0;  alias, 1 drivers
S_00000200725a80f0 .scope module, "stim1" "stimulus_gen" 3 81, 3 6 0, S_00000200725aa750;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0000020072601ef0_0 .var "a", 0 0;
v0000020072601810_0 .var "b", 0 0;
v0000020072600af0_0 .var "c", 0 0;
v0000020072601f90_0 .net "clk", 0 0, v0000020072603140_0;  1 drivers
v0000020072600cd0_0 .var "d", 0 0;
v00000200726019f0_0 .var "wavedrom_enable", 0 0;
v0000020072602210_0 .var "wavedrom_title", 511 0;
S_0000020072596760 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 27, 3 27 0, S_00000200725a80f0;
 .timescale -12 -12;
v0000020072602170_0 .var/2s "count", 31 0;
E_00000200725ac390/0 .event negedge, v0000020072601f90_0;
E_00000200725ac390/1 .event posedge, v0000020072601f90_0;
E_00000200725ac390 .event/or E_00000200725ac390/0, E_00000200725ac390/1;
E_00000200725ab850 .event negedge, v0000020072601f90_0;
E_00000200725ab790 .event posedge, v0000020072601f90_0;
S_00000200725968f0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_00000200725a80f0;
 .timescale -12 -12;
v00000200726023f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000020072596a80 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_00000200725a80f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_00000200725a4370 .scope module, "top_module1" "TopModule" 3 95, 5 3 0, S_00000200725aa750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_000002007258fb80 .functor AND 1, v0000020072601ef0_0, v0000020072600af0_0, C4<1>, C4<1>;
L_000002007258f560 .functor NOT 1, v0000020072601ef0_0, C4<0>, C4<0>, C4<0>;
L_000002007258fbf0 .functor NOT 1, v0000020072600af0_0, C4<0>, C4<0>, C4<0>;
L_000002007258f720 .functor AND 1, L_000002007258f560, L_000002007258fbf0, C4<1>, C4<1>;
L_000002007258fc60 .functor NOT 1, v0000020072601810_0, C4<0>, C4<0>, C4<0>;
L_000002007258fcd0 .functor AND 1, L_000002007258fc60, v0000020072600cd0_0, C4<1>, C4<1>;
L_000002007258fdb0 .functor AND 1, L_000002007258f720, L_000002007258fcd0, C4<1>, C4<1>;
L_000002007258f5d0 .functor OR 1, L_000002007258fb80, L_000002007258fdb0, C4<0>, C4<0>;
L_000002007258f640 .functor NOT 1, v0000020072601ef0_0, C4<0>, C4<0>, C4<0>;
L_000002007258f6b0 .functor NOT 1, v0000020072600af0_0, C4<0>, C4<0>, C4<0>;
L_000002007259a7b0 .functor AND 1, L_000002007258f640, L_000002007258f6b0, C4<1>, C4<1>;
L_0000020072606860 .functor AND 1, v0000020072601810_0, v0000020072600cd0_0, C4<1>, C4<1>;
L_0000020072606cc0 .functor AND 1, L_000002007259a7b0, L_0000020072606860, C4<1>, C4<1>;
L_0000020072606ef0 .functor OR 1, L_000002007258f5d0, L_0000020072606cc0, C4<0>, C4<0>;
v0000020072600b90_0 .net *"_ivl_0", 0 0, L_000002007258fb80;  1 drivers
v0000020072602490_0 .net *"_ivl_10", 0 0, L_000002007258fcd0;  1 drivers
v0000020072600f50_0 .net *"_ivl_12", 0 0, L_000002007258fdb0;  1 drivers
v00000200726005f0_0 .net *"_ivl_14", 0 0, L_000002007258f5d0;  1 drivers
v0000020072600690_0 .net *"_ivl_16", 0 0, L_000002007258f640;  1 drivers
v0000020072601310_0 .net *"_ivl_18", 0 0, L_000002007258f6b0;  1 drivers
v0000020072600d70_0 .net *"_ivl_2", 0 0, L_000002007258f560;  1 drivers
v0000020072601a90_0 .net *"_ivl_20", 0 0, L_000002007259a7b0;  1 drivers
v00000200726011d0_0 .net *"_ivl_22", 0 0, L_0000020072606860;  1 drivers
v00000200726018b0_0 .net *"_ivl_24", 0 0, L_0000020072606cc0;  1 drivers
v0000020072600eb0_0 .net *"_ivl_4", 0 0, L_000002007258fbf0;  1 drivers
v0000020072601b30_0 .net *"_ivl_6", 0 0, L_000002007258f720;  1 drivers
v00000200726022b0_0 .net *"_ivl_8", 0 0, L_000002007258fc60;  1 drivers
v00000200726016d0_0 .net "a", 0 0, v0000020072601ef0_0;  alias, 1 drivers
v0000020072600730_0 .net "b", 0 0, v0000020072601810_0;  alias, 1 drivers
v00000200726013b0_0 .net "c", 0 0, v0000020072600af0_0;  alias, 1 drivers
v00000200726007d0_0 .net "d", 0 0, v0000020072600cd0_0;  alias, 1 drivers
v0000020072600870_0 .net "out", 0 0, L_0000020072606ef0;  alias, 1 drivers
S_00000200725a4500 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 104, 3 104 0, S_00000200725aa750;
 .timescale -12 -12;
E_00000200725ab5d0 .event edge, v0000020072604360_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000020072604360_0;
    %nor/r;
    %assign/vec4 v0000020072604360_0, 0;
    %wait E_00000200725ab5d0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_00000200725a80f0;
T_3 ;
    %fork t_1, S_0000020072596760;
    %jmp t_0;
    .scope S_0000020072596760;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000020072602170_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000020072600cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020072600af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020072601810_0, 0;
    %assign/vec4 v0000020072601ef0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000200725ab790;
    %load/vec4 v0000020072602170_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000020072602170_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0000020072600cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020072600af0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020072601810_0, 0;
    %assign/vec4 v0000020072601ef0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_00000200725ab850;
    %fork TD_tb.stim1.wavedrom_stop, S_0000020072596a80;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000200725ac390;
    %vpi_func 3 36 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0000020072601ef0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020072601810_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000020072600af0_0, 0;
    %assign/vec4 v0000020072600cd0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 38 "$finish" {0 0 0};
    %end;
    .scope S_00000200725a80f0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_00000200725aa750;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020072603140_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000020072604360_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_00000200725aa750;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0000020072603140_0;
    %inv;
    %store/vec4 v0000020072603140_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_00000200725aa750;
T_6 ;
    %vpi_call/w 3 73 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 74 "$dumpvars", 32'sb00000000000000000000000000000001, v0000020072601f90_0, v0000020072604400_0, v0000020072601590_0, v0000020072601770_0, v0000020072601950_0, v0000020072603500_0, v0000020072602f60_0, v00000200726042c0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_00000200725aa750;
T_7 ;
    %load/vec4 v0000020072603640_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", &PV<v0000020072603640_0, 64, 32>, &PV<v0000020072603640_0, 32, 32> {0 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %vpi_call/w 3 116 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000020072603640_0, 128, 32>, &PV<v0000020072603640_0, 0, 32> {0 0 0};
    %vpi_call/w 3 117 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 118 "$display", "Mismatches: %1d in %1d samples", &PV<v0000020072603640_0, 128, 32>, &PV<v0000020072603640_0, 0, 32> {0 0 0};
    %end;
    .thread T_7, $final;
    .scope S_00000200725aa750;
T_8 ;
    %wait E_00000200725ac390;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020072603640_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020072603640_0, 4, 32;
    %load/vec4 v0000020072602c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0000020072603640_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020072603640_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000020072603640_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020072603640_0, 4, 32;
T_8.0 ;
    %load/vec4 v0000020072602f60_0;
    %load/vec4 v0000020072602f60_0;
    %load/vec4 v00000200726042c0_0;
    %xor;
    %load/vec4 v0000020072602f60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0000020072603640_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020072603640_0, 4, 32;
T_8.6 ;
    %load/vec4 v0000020072603640_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000020072603640_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000200725aa750;
T_9 ;
    %delay 1000000, 0;
    %vpi_call/w 3 141 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 142 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob057_kmap2_test.sv";
    "dataset_code-complete-iccad2023/Prob057_kmap2_ref.sv";
    "results\llama3.2_3b_0shot_temp0.0\Prob057_kmap2/Prob057_kmap2_sample01.sv";
