# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab6.srcs/sources_1/new/bm.v"
verilog xil_defaultlib  "../../../lab6.srcs/sources_1/new/fulladder.v"
verilog xil_defaultlib  "../../../lab6.srcs/sim_1/new/tb_fa4.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
