[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~memorymodule|memorymodule>io_ports_1_resp_valid",
    "sources":[
      "~memorymodule|memorymodule>io_ports_1_req_valid"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~memorymodule|memorymodule>io_ports_0_resp_bits_rdata",
    "sources":[
      "~memorymodule|memorymodule>io_ports_0_req_bits_memen",
      "~memorymodule|memorymodule>io_ports_0_req_bits_op",
      "~memorymodule|memorymodule>io_ports_0_req_bits_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~memorymodule|memorymodule>io_ports_1_resp_bits_rdata",
    "sources":[
      "~memorymodule|memorymodule>io_ports_1_req_bits_memen",
      "~memorymodule|memorymodule>io_ports_1_req_bits_op",
      "~memorymodule|memorymodule>io_ports_1_req_bits_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~memorymodule|memorymodule>io_ports_0_resp_valid",
    "sources":[
      "~memorymodule|memorymodule>io_ports_0_req_valid"
    ]
  },
  {
    "class":"logger.LogLevelAnnotation",
    "globalLogLevel":{
      
    }
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"generated/core"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"memorymodule"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated/core"
  }
]