<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/lsu/el2_lsu_bus_intf.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL toggle coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/lsu</a> - el2_lsu_bus_intf.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">94</td>
            <td class="headerCovTableEntry">115</td>
            <td class="headerCovTableEntryMed">81.7 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:16</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : //********************************************************************************</a>
<a name="17"><span class="lineNum">      17 </span>            : // $Id$</a>
<a name="18"><span class="lineNum">      18 </span>            : //</a>
<a name="19"><span class="lineNum">      19 </span>            : //</a>
<a name="20"><span class="lineNum">      20 </span>            : // Owner:</a>
<a name="21"><span class="lineNum">      21 </span>            : // Function: lsu interface with interface queue</a>
<a name="22"><span class="lineNum">      22 </span>            : // Comments:</a>
<a name="23"><span class="lineNum">      23 </span>            : //</a>
<a name="24"><span class="lineNum">      24 </span>            : //********************************************************************************</a>
<a name="25"><span class="lineNum">      25 </span>            : module el2_lsu_bus_intf</a>
<a name="26"><span class="lineNum">      26 </span>            : import el2_pkg::*;</a>
<a name="27"><span class="lineNum">      27 </span>            : #(</a>
<a name="28"><span class="lineNum">      28 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="29"><span class="lineNum">      29 </span>            :  )(</a>
<a name="30"><span class="lineNum">      30 </span><span class="lineCov">   79593483 :    input logic                          clk,                                // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></a>
<a name="31"><span class="lineNum">      31 </span><span class="lineNoCov">          0 :    input logic                          clk_override,                       // Override non-functional clock gating</span></a>
<a name="32"><span class="lineNum">      32 </span><span class="lineCov">        161 :    input logic                          rst_l,                              // reset, active low</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">    1005280 :    input logic                          scan_mode,                          // scan mode</span></a>
<a name="34"><span class="lineNum">      34 </span><span class="lineNoCov">          0 :    input logic                          dec_tlu_external_ldfwd_disable,     // disable load to load forwarding for externals</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">          2 :    input logic                          dec_tlu_wb_coalescing_disable,      // disable write buffer coalescing</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">        147 :    input logic                          dec_tlu_sideeffect_posted_disable,  // disable the posted sideeffect load store to the bus</span></a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            :    // various clocks needed for the bus reads and writes</a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">    1705785 :    input logic                          lsu_bus_obuf_c1_clken,              // obuf clock enable</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">     877147 :    input logic                          lsu_busm_clken,                     // bus clock enable</span></a>
<a name="41"><span class="lineNum">      41 </span>            : </a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">   79593483 :    input logic                          lsu_c1_r_clk,                       // r pipe single pulse clock</span></a>
<a name="43"><span class="lineNum">      43 </span><span class="lineCov">   79593483 :    input logic                          lsu_c2_r_clk,                       // r pipe double pulse clock</span></a>
<a name="44"><span class="lineNum">      44 </span><span class="lineCov">   79593483 :    input logic                          lsu_bus_ibuf_c1_clk,                // ibuf single pulse clock</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">    1005280 :    input logic                          lsu_bus_obuf_c1_clk,                // obuf single pulse clock</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineCov">   79593483 :    input logic                          lsu_bus_buf_c1_clk,                 // buf  single pulse clock</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineCov">   79593483 :    input logic                          lsu_free_c2_clk,                    // free clock double pulse clock</span></a>
<a name="48"><span class="lineNum">      48 </span><span class="lineCov">   79593483 :    input logic                          active_clk,                         // Clock only while core active.  Through two clock headers. For flops without second clock header built in.</span></a>
<a name="49"><span class="lineNum">      49 </span><span class="lineCov">    1005280 :    input logic                          lsu_busm_clk,                       // bus clock</span></a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span><span class="lineCov">    1966994 :    input logic                          dec_lsu_valid_raw_d,               // Raw valid for address computation</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineCov">    1369178 :    input logic                          lsu_busreq_m,                      // bus request is in m</span></a>
<a name="53"><span class="lineNum">      53 </span>            : </a>
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">     434310 :    input                                el2_lsu_pkt_t lsu_pkt_m,          // lsu packet flowing down the pipe</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">     434292 :    input                                el2_lsu_pkt_t lsu_pkt_r,          // lsu packet flowing down the pipe</span></a>
<a name="56"><span class="lineNum">      56 </span>            : </a>
<a name="57"><span class="lineNum">      57 </span><span class="lineCov">     210412 :    input logic [31:0]                   lsu_addr_m,                        // lsu address flowing down the pipe</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineCov">     207877 :    input logic [31:0]                   lsu_addr_r,                        // lsu address flowing down the pipe</span></a>
<a name="59"><span class="lineNum">      59 </span>            : </a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">     210472 :    input logic [31:0]                   end_addr_m,                        // lsu address flowing down the pipe</span></a>
<a name="61"><span class="lineNum">      61 </span><span class="lineCov">     207937 :    input logic [31:0]                   end_addr_r,                        // lsu address flowing down the pipe</span></a>
<a name="62"><span class="lineNum">      62 </span>            : </a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">      43418 :    input logic [31:0]                   store_data_r,                      // store data flowing down the pipe</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineNoCov">          0 :    input logic                          dec_tlu_force_halt,</span></a>
<a name="65"><span class="lineNum">      65 </span>            : </a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">    1972879 :    input logic                          lsu_commit_r,                      // lsu instruction in r commits</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">      13490 :    input logic                          is_sideeffects_m,                  // lsu attribute is side_effects</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">      35814 :    input logic                          flush_m_up,                        // flush</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">      15822 :    input logic                          flush_r,                           // flush</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">       8748 :    input logic                          ldst_dual_d, ldst_dual_m, ldst_dual_r,</span></a>
<a name="71"><span class="lineNum">      71 </span>            : </a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">    1361825 :    output logic                         lsu_busreq_r,                      // bus request is in r</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">     621808 :    output logic                         lsu_bus_buffer_pend_any,           // bus buffer has a pending bus entry</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">      33358 :    output logic                         lsu_bus_buffer_full_any,           // write buffer is full</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">     941147 :    output logic                         lsu_bus_buffer_empty_any,          // write buffer is empty</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">        164 :    output logic [31:0]                  bus_read_data_m,                   // the bus return data</span></a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span>            : </a>
<a name="79"><span class="lineNum">      79 </span><span class="lineNoCov">          0 :    output logic                         lsu_imprecise_error_load_any,      // imprecise load bus error</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 :    output logic                         lsu_imprecise_error_store_any,     // imprecise store bus error</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineCov">        143 :    output logic [31:0]                  lsu_imprecise_error_addr_any,      // address of the imprecise error</span></a>
<a name="82"><span class="lineNum">      82 </span>            : </a>
<a name="83"><span class="lineNum">      83 </span>            :    // Non-blocking loads</a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">     763650 :    output logic                               lsu_nonblock_load_valid_m,   // there is an external load -&gt; put in the cam</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineCov">     454925 :    output logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_tag_m,     // the tag of the external non block load</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :    output logic                               lsu_nonblock_load_inv_r,     // invalidate signal for the cam entry for non block loads</span></a>
<a name="87"><span class="lineNum">      87 </span><span class="lineCov">     454866 :    output logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_inv_tag_r, // tag of the enrty which needs to be invalidated</span></a>
<a name="88"><span class="lineNum">      88 </span><span class="lineCov">     778952 :    output logic                               lsu_nonblock_load_data_valid,// the non block is valid - sending information back to the cam</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :    output logic                               lsu_nonblock_load_data_error,// non block load has an error</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineCov">      29768 :    output logic [pt.LSU_NUM_NBLOAD_WIDTH-1:0] lsu_nonblock_load_data_tag,  // the tag of the non block load sending the data/error</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">      57624 :    output logic [31:0]                        lsu_nonblock_load_data,      // Data of the non block load</span></a>
<a name="92"><span class="lineNum">      92 </span>            : </a>
<a name="93"><span class="lineNum">      93 </span>            :    // PMU events</a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">    1340253 :    output logic                         lsu_pmu_bus_trxn,</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineCov">       8618 :    output logic                         lsu_pmu_bus_misaligned,</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :    output logic                         lsu_pmu_bus_error,</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">      16110 :    output logic                         lsu_pmu_bus_busy,</span></a>
<a name="98"><span class="lineNum">      98 </span>            : </a>
<a name="99"><span class="lineNum">      99 </span>            :    // AXI Write Channels</a>
<a name="100"><span class="lineNum">     100 </span><span class="lineCov">     665765 :    output logic                        lsu_axi_awvalid,</span></a>
<a name="101"><span class="lineNum">     101 </span><span class="lineCov">     440951 :    input  logic                        lsu_axi_awready,</span></a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 :    output logic [pt.LSU_BUS_TAG-1:0]   lsu_axi_awid,</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">        144 :    output logic [31:0]                 lsu_axi_awaddr,</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineCov">        161 :    output logic [3:0]                  lsu_axi_awregion,</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineCov">    1005280 :    output logic [7:0]                  lsu_axi_awlen,</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineNoCov">          0 :    output logic [2:0]                  lsu_axi_awsize,</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">        161 :    output logic [1:0]                  lsu_axi_awburst,</span></a>
<a name="108"><span class="lineNum">     108 </span><span class="lineCov">    1005280 :    output logic                        lsu_axi_awlock,</span></a>
<a name="109"><span class="lineNum">     109 </span><span class="lineCov">       2758 :    output logic [3:0]                  lsu_axi_awcache,</span></a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">        161 :    output logic [2:0]                  lsu_axi_awprot,</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">    1005280 :    output logic [3:0]                  lsu_axi_awqos,</span></a>
<a name="112"><span class="lineNum">     112 </span>            : </a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">     665765 :    output logic                        lsu_axi_wvalid,</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">     440951 :    input  logic                        lsu_axi_wready,</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineCov">      23392 :    output logic [63:0]                 lsu_axi_wdata,</span></a>
<a name="116"><span class="lineNum">     116 </span><span class="lineCov">     185663 :    output logic [7:0]                  lsu_axi_wstrb,</span></a>
<a name="117"><span class="lineNum">     117 </span><span class="lineCov">        162 :    output logic                        lsu_axi_wlast,</span></a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span><span class="lineCov">     669516 :    input  logic                        lsu_axi_bvalid,</span></a>
<a name="120"><span class="lineNum">     120 </span><span class="lineCov">        162 :    output logic                        lsu_axi_bready,</span></a>
<a name="121"><span class="lineNum">     121 </span><span class="lineNoCov">          0 :    input  logic [1:0]                  lsu_axi_bresp,</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :    input  logic [pt.LSU_BUS_TAG-1:0]   lsu_axi_bid,</span></a>
<a name="123"><span class="lineNum">     123 </span>            : </a>
<a name="124"><span class="lineNum">     124 </span>            :    // AXI Read Channels</a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">     760230 :    output logic                        lsu_axi_arvalid,</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineCov">     436847 :    input  logic                        lsu_axi_arready,</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 :    output logic [pt.LSU_BUS_TAG-1:0]   lsu_axi_arid,</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineCov">        144 :    output logic [31:0]                 lsu_axi_araddr,</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineCov">        161 :    output logic [3:0]                  lsu_axi_arregion,</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineCov">    1005280 :    output logic [7:0]                  lsu_axi_arlen,</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :    output logic [2:0]                  lsu_axi_arsize,</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">        161 :    output logic [1:0]                  lsu_axi_arburst,</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">    1005280 :    output logic                        lsu_axi_arlock,</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineCov">       2758 :    output logic [3:0]                  lsu_axi_arcache,</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineCov">        161 :    output logic [2:0]                  lsu_axi_arprot,</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineCov">    1005280 :    output logic [3:0]                  lsu_axi_arqos,</span></a>
<a name="137"><span class="lineNum">     137 </span>            : </a>
<a name="138"><span class="lineNum">     138 </span><span class="lineCov">     778942 :    input  logic                        lsu_axi_rvalid,</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineCov">        162 :    output logic                        lsu_axi_rready,</span></a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 :    input  logic [pt.LSU_BUS_TAG-1:0]   lsu_axi_rid,</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineCov">      24976 :    input  logic [63:0]                 lsu_axi_rdata,</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 :    input  logic [1:0]                  lsu_axi_rresp,</span></a>
<a name="143"><span class="lineNum">     143 </span>            : </a>
<a name="144"><span class="lineNum">     144 </span><span class="lineCov">        161 :    input logic                         lsu_bus_clk_en</span></a>
<a name="145"><span class="lineNum">     145 </span>            : </a>
<a name="146"><span class="lineNum">     146 </span>            : );</a>
<a name="147"><span class="lineNum">     147 </span>            : </a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span><span class="lineCov">        161 :    logic              lsu_bus_clk_en_q;</span></a>
<a name="151"><span class="lineNum">     151 </span>            : </a>
<a name="152"><span class="lineNum">     152 </span><span class="lineCov">       3741 :    logic [3:0]        ldst_byteen_m, ldst_byteen_r;</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :    logic [7:0]        ldst_byteen_ext_m, ldst_byteen_ext_r;</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :    logic [3:0]        ldst_byteen_hi_m, ldst_byteen_hi_r;</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">     337919 :    logic [3:0]        ldst_byteen_lo_m, ldst_byteen_lo_r;</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineCov">      13488 :    logic              is_sideeffects_r;</span></a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span><span class="lineCov">     102777 :    logic [63:0]       store_data_ext_r;</span></a>
<a name="159"><span class="lineNum">     159 </span><span class="lineCov">        396 :    logic [31:0]       store_data_hi_r;</span></a>
<a name="160"><span class="lineNum">     160 </span><span class="lineCov">      48690 :    logic [31:0]       store_data_lo_r;</span></a>
<a name="161"><span class="lineNum">     161 </span>            : </a>
<a name="162"><span class="lineNum">     162 </span><span class="lineCov">    1408307 :    logic              addr_match_dw_lo_r_m;</span></a>
<a name="163"><span class="lineNum">     163 </span><span class="lineCov">    1364123 :    logic              addr_match_word_lo_r_m;</span></a>
<a name="164"><span class="lineNum">     164 </span><span class="lineCov">      99796 :    logic              no_word_merge_r, no_dword_merge_r;</span></a>
<a name="165"><span class="lineNum">     165 </span>            : </a>
<a name="166"><span class="lineNum">     166 </span><span class="lineCov">        778 :    logic              ld_addr_rhit_lo_lo, ld_addr_rhit_hi_lo, ld_addr_rhit_lo_hi, ld_addr_rhit_hi_hi;</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 :    logic [3:0]        ld_byte_rhit_lo_lo, ld_byte_rhit_hi_lo, ld_byte_rhit_lo_hi, ld_byte_rhit_hi_hi;</span></a>
<a name="168"><span class="lineNum">     168 </span>            : </a>
<a name="169"><span class="lineNum">     169 </span><span class="lineCov">        190 :    logic [3:0]        ld_byte_hit_lo, ld_byte_rhit_lo;</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :    logic [3:0]        ld_byte_hit_hi, ld_byte_rhit_hi;</span></a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span><span class="lineCov">         16 :    logic [31:0]       ld_fwddata_rpipe_lo;</span></a>
<a name="173"><span class="lineNum">     173 </span><span class="lineCov">          4 :    logic [31:0]       ld_fwddata_rpipe_hi;</span></a>
<a name="174"><span class="lineNum">     174 </span>            : </a>
<a name="175"><span class="lineNum">     175 </span><span class="lineNoCov">          0 :    logic [3:0]        ld_byte_hit_buf_lo, ld_byte_hit_buf_hi;</span></a>
<a name="176"><span class="lineNum">     176 </span><span class="lineCov">         32 :    logic [31:0]       ld_fwddata_buf_lo, ld_fwddata_buf_hi;</span></a>
<a name="177"><span class="lineNum">     177 </span>            : </a>
<a name="178"><span class="lineNum">     178 </span><span class="lineCov">         34 :    logic [63:0]       ld_fwddata_lo, ld_fwddata_hi;</span></a>
<a name="179"><span class="lineNum">     179 </span><span class="lineCov">        718 :    logic [63:0]       ld_fwddata_m;</span></a>
<a name="180"><span class="lineNum">     180 </span>            : </a>
<a name="181"><span class="lineNum">     181 </span><span class="lineCov">       2208 :    logic              ld_full_hit_hi_m, ld_full_hit_lo_m;</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineCov">       7514 :    logic              ld_full_hit_m;</span></a>
<a name="183"><span class="lineNum">     183 </span>            : </a>
<a name="184"><span class="lineNum">     184 </span>            :    assign ldst_byteen_m[3:0] = ({4{lsu_pkt_m.by}}   &amp; 4'b0001) |</a>
<a name="185"><span class="lineNum">     185 </span>            :                                  ({4{lsu_pkt_m.half}} &amp; 4'b0011) |</a>
<a name="186"><span class="lineNum">     186 </span>            :                                  ({4{lsu_pkt_m.word}} &amp; 4'b1111);</a>
<a name="187"><span class="lineNum">     187 </span>            : </a>
<a name="188"><span class="lineNum">     188 </span>            :    // Read/Write Buffer</a>
<a name="189"><span class="lineNum">     189 </span>            :    el2_lsu_bus_buffer #(.pt(pt)) bus_buffer (</a>
<a name="190"><span class="lineNum">     190 </span>            :       .*</a>
<a name="191"><span class="lineNum">     191 </span>            :    );</a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span>            :    // Logic to determine if dc5 store can be coalesced or not with younger stores. Bypass ibuf if cannot colaesced</a>
<a name="194"><span class="lineNum">     194 </span>            :    assign addr_match_dw_lo_r_m = (lsu_addr_r[31:3] == lsu_addr_m[31:3]);</a>
<a name="195"><span class="lineNum">     195 </span>            :    assign addr_match_word_lo_r_m = addr_match_dw_lo_r_m &amp; ~(lsu_addr_r[2]^lsu_addr_m[2]);</a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span>            :    assign no_word_merge_r  = lsu_busreq_r &amp; ~ldst_dual_r &amp; lsu_busreq_m &amp; (lsu_pkt_m.load | ~addr_match_word_lo_r_m);</a>
<a name="198"><span class="lineNum">     198 </span>            :    assign no_dword_merge_r = lsu_busreq_r &amp; ~ldst_dual_r &amp; lsu_busreq_m &amp; (lsu_pkt_m.load | ~addr_match_dw_lo_r_m);</a>
<a name="199"><span class="lineNum">     199 </span>            : </a>
<a name="200"><span class="lineNum">     200 </span>            :    // Create Hi/Lo signals</a>
<a name="201"><span class="lineNum">     201 </span>            :    assign ldst_byteen_ext_m[7:0] = {4'b0,ldst_byteen_m[3:0]} &lt;&lt; lsu_addr_m[1:0];</a>
<a name="202"><span class="lineNum">     202 </span>            :    assign ldst_byteen_ext_r[7:0] = {4'b0,ldst_byteen_r[3:0]} &lt;&lt; lsu_addr_r[1:0];</a>
<a name="203"><span class="lineNum">     203 </span>            : </a>
<a name="204"><span class="lineNum">     204 </span>            :    assign store_data_ext_r[63:0] = {32'b0,store_data_r[31:0]} &lt;&lt; {lsu_addr_r[1:0],3'b0};</a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span>            :    assign ldst_byteen_hi_m[3:0]   = ldst_byteen_ext_m[7:4];</a>
<a name="207"><span class="lineNum">     207 </span>            :    assign ldst_byteen_lo_m[3:0]   = ldst_byteen_ext_m[3:0];</a>
<a name="208"><span class="lineNum">     208 </span>            :    assign ldst_byteen_hi_r[3:0]   = ldst_byteen_ext_r[7:4];</a>
<a name="209"><span class="lineNum">     209 </span>            :    assign ldst_byteen_lo_r[3:0]   = ldst_byteen_ext_r[3:0];</a>
<a name="210"><span class="lineNum">     210 </span>            : </a>
<a name="211"><span class="lineNum">     211 </span>            :    assign store_data_hi_r[31:0]   = store_data_ext_r[63:32];</a>
<a name="212"><span class="lineNum">     212 </span>            :    assign store_data_lo_r[31:0]   = store_data_ext_r[31:0];</a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span>            :    assign ld_addr_rhit_lo_lo = (lsu_addr_m[31:2] == lsu_addr_r[31:2]) &amp; lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; lsu_busreq_m &amp; lsu_busreq_r;</a>
<a name="215"><span class="lineNum">     215 </span>            :    assign ld_addr_rhit_lo_hi = (end_addr_m[31:2] == lsu_addr_r[31:2]) &amp; lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; lsu_busreq_m &amp; lsu_busreq_r;</a>
<a name="216"><span class="lineNum">     216 </span>            :    assign ld_addr_rhit_hi_lo = (lsu_addr_m[31:2] == end_addr_r[31:2]) &amp; lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; lsu_busreq_m &amp; lsu_busreq_r;</a>
<a name="217"><span class="lineNum">     217 </span>            :    assign ld_addr_rhit_hi_hi = (end_addr_m[31:2] == end_addr_r[31:2]) &amp; lsu_pkt_r.valid &amp; lsu_pkt_r.store &amp; lsu_busreq_m &amp; lsu_busreq_r;</a>
<a name="218"><span class="lineNum">     218 </span>            : </a>
<a name="219"><span class="lineNum">     219 </span>            :    for (genvar i=0; i&lt;4; i++) begin: GenBusBufFwd</a>
<a name="220"><span class="lineNum">     220 </span>            :       assign ld_byte_rhit_lo_lo[i] = ld_addr_rhit_lo_lo &amp; ldst_byteen_lo_r[i] &amp; ldst_byteen_lo_m[i];</a>
<a name="221"><span class="lineNum">     221 </span>            :       assign ld_byte_rhit_lo_hi[i] = ld_addr_rhit_lo_hi &amp; ldst_byteen_lo_r[i] &amp; ldst_byteen_hi_m[i];</a>
<a name="222"><span class="lineNum">     222 </span>            :       assign ld_byte_rhit_hi_lo[i] = ld_addr_rhit_hi_lo &amp; ldst_byteen_hi_r[i] &amp; ldst_byteen_lo_m[i];</a>
<a name="223"><span class="lineNum">     223 </span>            :       assign ld_byte_rhit_hi_hi[i] = ld_addr_rhit_hi_hi &amp; ldst_byteen_hi_r[i] &amp; ldst_byteen_hi_m[i];</a>
<a name="224"><span class="lineNum">     224 </span>            : </a>
<a name="225"><span class="lineNum">     225 </span>            :       assign ld_byte_hit_lo[i] = ld_byte_rhit_lo_lo[i] | ld_byte_rhit_hi_lo[i] |</a>
<a name="226"><span class="lineNum">     226 </span>            :                                  ld_byte_hit_buf_lo[i];</a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span>            :       assign ld_byte_hit_hi[i] = ld_byte_rhit_lo_hi[i] | ld_byte_rhit_hi_hi[i] |</a>
<a name="229"><span class="lineNum">     229 </span>            :                                  ld_byte_hit_buf_hi[i];</a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span>            :       assign ld_byte_rhit_lo[i] = ld_byte_rhit_lo_lo[i] | ld_byte_rhit_hi_lo[i];</a>
<a name="232"><span class="lineNum">     232 </span>            :       assign ld_byte_rhit_hi[i] = ld_byte_rhit_lo_hi[i] | ld_byte_rhit_hi_hi[i];</a>
<a name="233"><span class="lineNum">     233 </span>            : </a>
<a name="234"><span class="lineNum">     234 </span>            :       assign ld_fwddata_rpipe_lo[(8*i)+7:(8*i)] = ({8{ld_byte_rhit_lo_lo[i]}} &amp; store_data_lo_r[(8*i)+7:(8*i)]) |</a>
<a name="235"><span class="lineNum">     235 </span>            :                                                     ({8{ld_byte_rhit_hi_lo[i]}} &amp; store_data_hi_r[(8*i)+7:(8*i)]);</a>
<a name="236"><span class="lineNum">     236 </span>            : </a>
<a name="237"><span class="lineNum">     237 </span>            :       assign ld_fwddata_rpipe_hi[(8*i)+7:(8*i)] = ({8{ld_byte_rhit_lo_hi[i]}} &amp; store_data_lo_r[(8*i)+7:(8*i)]) |</a>
<a name="238"><span class="lineNum">     238 </span>            :                                                     ({8{ld_byte_rhit_hi_hi[i]}} &amp; store_data_hi_r[(8*i)+7:(8*i)]);</a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span>            :       // Final muxing between m/r</a>
<a name="241"><span class="lineNum">     241 </span>            :       assign ld_fwddata_lo[(8*i)+7:(8*i)] = ld_byte_rhit_lo[i]    ? ld_fwddata_rpipe_lo[(8*i)+7:(8*i)] : ld_fwddata_buf_lo[(8*i)+7:(8*i)];</a>
<a name="242"><span class="lineNum">     242 </span>            : </a>
<a name="243"><span class="lineNum">     243 </span>            :       assign ld_fwddata_hi[(8*i)+7:(8*i)] = ld_byte_rhit_hi[i]    ? ld_fwddata_rpipe_hi[(8*i)+7:(8*i)] : ld_fwddata_buf_hi[(8*i)+7:(8*i)];</a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span>            :    end</a>
<a name="246"><span class="lineNum">     246 </span>            : </a>
<a name="247"><span class="lineNum">     247 </span>            :    always_comb begin</a>
<a name="248"><span class="lineNum">     248 </span>            :       ld_full_hit_lo_m = 1'b1;</a>
<a name="249"><span class="lineNum">     249 </span>            :       ld_full_hit_hi_m = 1'b1;</a>
<a name="250"><span class="lineNum">     250 </span>            :       for (int i=0; i&lt;4; i++) begin</a>
<a name="251"><span class="lineNum">     251 </span>            :          ld_full_hit_lo_m &amp;= (ld_byte_hit_lo[i] | ~ldst_byteen_lo_m[i]);</a>
<a name="252"><span class="lineNum">     252 </span>            :          ld_full_hit_hi_m &amp;= (ld_byte_hit_hi[i] | ~ldst_byteen_hi_m[i]);</a>
<a name="253"><span class="lineNum">     253 </span>            :       end</a>
<a name="254"><span class="lineNum">     254 </span>            :    end</a>
<a name="255"><span class="lineNum">     255 </span>            : </a>
<a name="256"><span class="lineNum">     256 </span>            :    // This will be high if all the bytes of load hit the stores in pipe/write buffer (m/r/wrbuf)</a>
<a name="257"><span class="lineNum">     257 </span>            :    assign ld_full_hit_m = ld_full_hit_lo_m &amp; ld_full_hit_hi_m &amp; lsu_busreq_m &amp; lsu_pkt_m.load &amp; ~is_sideeffects_m;</a>
<a name="258"><span class="lineNum">     258 </span>            : </a>
<a name="259"><span class="lineNum">     259 </span>            :    assign ld_fwddata_m[63:0] = 64'({ld_fwddata_hi[31:0], ld_fwddata_lo[31:0]} &gt;&gt; (8*lsu_addr_m[1:0]));</a>
<a name="260"><span class="lineNum">     260 </span>            :    assign bus_read_data_m[31:0]                        = ld_fwddata_m[31:0];</a>
<a name="261"><span class="lineNum">     261 </span>            : </a>
<a name="262"><span class="lineNum">     262 </span>            :    // Fifo flops</a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            :    rvdff #(.WIDTH(1)) clken_ff (.din(lsu_bus_clk_en), .dout(lsu_bus_clk_en_q), .clk(active_clk), .*);</a>
<a name="265"><span class="lineNum">     265 </span>            : </a>
<a name="266"><span class="lineNum">     266 </span>            :    rvdff #(.WIDTH(1)) is_sideeffects_rff (.din(is_sideeffects_m), .dout(is_sideeffects_r), .clk(lsu_c1_r_clk), .*);</a>
<a name="267"><span class="lineNum">     267 </span>            : </a>
<a name="268"><span class="lineNum">     268 </span>            :    rvdff #(4) lsu_byten_rff (.*, .din(ldst_byteen_m[3:0]), .dout(ldst_byteen_r[3:0]), .clk(lsu_c1_r_clk));</a>
<a name="269"><span class="lineNum">     269 </span>            : </a>
<a name="270"><span class="lineNum">     270 </span>            : `ifdef RV_ASSERT_ON</a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
<a name="272"><span class="lineNum">     272 </span>            :   // Assertion to check AXI write address is aligned to size</a>
<a name="273"><span class="lineNum">     273 </span>            :   property lsu_axi_awaddr_aligned;</a>
<a name="274"><span class="lineNum">     274 </span>            :     @(posedge lsu_busm_clk) disable iff(~rst_l) lsu_axi_awvalid |-&gt; ((lsu_axi_awsize[2:0] == 3'h0)                                   |</a>
<a name="275"><span class="lineNum">     275 </span>            :                                                                      ((lsu_axi_awsize[2:0] == 3'h1) &amp; (lsu_axi_awaddr[0] == 1'b0))   |</a>
<a name="276"><span class="lineNum">     276 </span>            :                                                                      ((lsu_axi_awsize[2:0] == 3'h2) &amp; (lsu_axi_awaddr[1:0] == 2'b0)) |</a>
<a name="277"><span class="lineNum">     277 </span>            :                                                                      ((lsu_axi_awsize[2:0] == 3'h3) &amp; (lsu_axi_awaddr[2:0] == 3'b0)));</a>
<a name="278"><span class="lineNum">     278 </span>            :   endproperty</a>
<a name="279"><span class="lineNum">     279 </span>            :   assert_lsu_axi_awaddr_aligned: assert property (lsu_axi_awaddr_aligned) else</a>
<a name="280"><span class="lineNum">     280 </span>            :     $display(&quot;Assertion lsu_axi_awaddr_aligned failed: lsu_axi_awvalid=1'b%b, lsu_axi_awsize=3'h%h, lsu_axi_awaddr=32'h%h&quot;,lsu_axi_awvalid, lsu_axi_awsize[2:0], lsu_axi_awaddr[31:0]);</a>
<a name="281"><span class="lineNum">     281 </span>            :   // Assertion to check awvalid stays stable during entire bus clock</a>
<a name="282"><span class="lineNum">     282 </span>            : </a>
<a name="283"><span class="lineNum">     283 </span>            :   // Assertion to check AXI read address is aligned to size</a>
<a name="284"><span class="lineNum">     284 </span>            :   property lsu_axi_araddr_aligned;</a>
<a name="285"><span class="lineNum">     285 </span>            :     @(posedge lsu_busm_clk) disable iff(~rst_l) lsu_axi_arvalid |-&gt; ((lsu_axi_arsize[2:0] == 3'h0)                                   |</a>
<a name="286"><span class="lineNum">     286 </span>            :                                                                      ((lsu_axi_arsize[2:0] == 3'h1) &amp; (lsu_axi_araddr[0] == 1'b0))   |</a>
<a name="287"><span class="lineNum">     287 </span>            :                                                                      ((lsu_axi_arsize[2:0] == 3'h2) &amp; (lsu_axi_araddr[1:0] == 2'b0)) |</a>
<a name="288"><span class="lineNum">     288 </span>            :                                                                      ((lsu_axi_arsize[2:0] == 3'h3) &amp; (lsu_axi_araddr[2:0] == 3'b0)));</a>
<a name="289"><span class="lineNum">     289 </span>            :   endproperty</a>
<a name="290"><span class="lineNum">     290 </span>            :   assert_lsu_axi_araddr_aligned: assert property (lsu_axi_araddr_aligned) else</a>
<a name="291"><span class="lineNum">     291 </span>            :     $display(&quot;Assertion lsu_axi_araddr_aligned failed: lsu_axi_awvalid=1'b%b, lsu_axi_awsize=3'h%h, lsu_axi_araddr=32'h%h&quot;,lsu_axi_awvalid, lsu_axi_awsize[2:0], lsu_axi_araddr[31:0]);</a>
<a name="292"><span class="lineNum">     292 </span>            : </a>
<a name="293"><span class="lineNum">     293 </span>            :   // Assertion to check awvalid stays stable during entire bus clock</a>
<a name="294"><span class="lineNum">     294 </span>            :  property lsu_axi_awvalid_stable;</a>
<a name="295"><span class="lineNum">     295 </span>            :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_awvalid != $past(lsu_axi_awvalid)) |-&gt; ($past(lsu_bus_clk_en) | dec_tlu_force_halt);</a>
<a name="296"><span class="lineNum">     296 </span>            :   endproperty</a>
<a name="297"><span class="lineNum">     297 </span>            :   assert_lsu_axi_awvalid_stable: assert property (lsu_axi_awvalid_stable) else</a>
<a name="298"><span class="lineNum">     298 </span>            :      $display(&quot;LSU AXI awvalid changed in middle of bus clock&quot;);</a>
<a name="299"><span class="lineNum">     299 </span>            : </a>
<a name="300"><span class="lineNum">     300 </span>            :   // Assertion to check awid stays stable during entire bus clock</a>
<a name="301"><span class="lineNum">     301 </span>            :   property lsu_axi_awid_stable;</a>
<a name="302"><span class="lineNum">     302 </span>            :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_awvalid &amp; (lsu_axi_awid[pt.LSU_BUS_TAG-1:0] != $past(lsu_axi_awid[pt.LSU_BUS_TAG-1:0]))) |-&gt; $past(lsu_bus_clk_en);</a>
<a name="303"><span class="lineNum">     303 </span>            :   endproperty</a>
<a name="304"><span class="lineNum">     304 </span>            :   assert_lsu_axi_awid_stable: assert property (lsu_axi_awid_stable) else</a>
<a name="305"><span class="lineNum">     305 </span>            :      $display(&quot;LSU AXI awid changed in middle of bus clock&quot;);</a>
<a name="306"><span class="lineNum">     306 </span>            : </a>
<a name="307"><span class="lineNum">     307 </span>            :   // Assertion to check awaddr stays stable during entire bus clock</a>
<a name="308"><span class="lineNum">     308 </span>            :   property lsu_axi_awaddr_stable;</a>
<a name="309"><span class="lineNum">     309 </span>            :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_awvalid &amp; (lsu_axi_awaddr[31:0] != $past(lsu_axi_awaddr[31:0]))) |-&gt; $past(lsu_bus_clk_en);</a>
<a name="310"><span class="lineNum">     310 </span>            :   endproperty</a>
<a name="311"><span class="lineNum">     311 </span>            :   assert_lsu_axi_awaddr_stable: assert property (lsu_axi_awaddr_stable) else</a>
<a name="312"><span class="lineNum">     312 </span>            :      $display(&quot;LSU AXI awaddr changed in middle of bus clock&quot;);</a>
<a name="313"><span class="lineNum">     313 </span>            : </a>
<a name="314"><span class="lineNum">     314 </span>            :   // Assertion to check awsize stays stable during entire bus clock</a>
<a name="315"><span class="lineNum">     315 </span>            :   property lsu_axi_awsize_stable;</a>
<a name="316"><span class="lineNum">     316 </span>            :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_awvalid &amp; (lsu_axi_awsize[2:0] != $past(lsu_axi_awsize[2:0]))) |-&gt; $past(lsu_bus_clk_en);</a>
<a name="317"><span class="lineNum">     317 </span>            :   endproperty</a>
<a name="318"><span class="lineNum">     318 </span>            :   assert_lsu_axi_awsize_stable: assert property (lsu_axi_awsize_stable) else</a>
<a name="319"><span class="lineNum">     319 </span>            :      $display(&quot;LSU AXI awsize changed in middle of bus clock&quot;);</a>
<a name="320"><span class="lineNum">     320 </span>            : </a>
<a name="321"><span class="lineNum">     321 </span>            :   // Assertion to check wstrb stays stable during entire bus clock</a>
<a name="322"><span class="lineNum">     322 </span>            :   property lsu_axi_wstrb_stable;</a>
<a name="323"><span class="lineNum">     323 </span>            :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_wvalid &amp; (lsu_axi_wstrb[7:0] != $past(lsu_axi_wstrb[7:0]))) |-&gt; $past(lsu_bus_clk_en);</a>
<a name="324"><span class="lineNum">     324 </span>            :   endproperty</a>
<a name="325"><span class="lineNum">     325 </span>            :   assert_lsu_axi_wstrb_stable: assert property (lsu_axi_wstrb_stable) else</a>
<a name="326"><span class="lineNum">     326 </span>            :      $display(&quot;LSU AXI wstrb changed in middle of bus clock&quot;);</a>
<a name="327"><span class="lineNum">     327 </span>            : </a>
<a name="328"><span class="lineNum">     328 </span>            :   // Assertion to check wdata stays stable during entire bus clock</a>
<a name="329"><span class="lineNum">     329 </span>            :   property lsu_axi_wdata_stable;</a>
<a name="330"><span class="lineNum">     330 </span>            :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_wvalid &amp; (lsu_axi_wdata[63:0] != $past(lsu_axi_wdata[63:0]))) |-&gt; $past(lsu_bus_clk_en);</a>
<a name="331"><span class="lineNum">     331 </span>            :   endproperty</a>
<a name="332"><span class="lineNum">     332 </span>            :   assert_lsu_axi_wdata_stable: assert property (lsu_axi_wdata_stable) else</a>
<a name="333"><span class="lineNum">     333 </span>            :      $display(&quot;LSU AXI wdata changed in middle of bus clock&quot;);</a>
<a name="334"><span class="lineNum">     334 </span>            : </a>
<a name="335"><span class="lineNum">     335 </span>            :   // Assertion to check awvalid stays stable during entire bus clock</a>
<a name="336"><span class="lineNum">     336 </span>            :   property lsu_axi_arvalid_stable;</a>
<a name="337"><span class="lineNum">     337 </span>            :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_arvalid != $past(lsu_axi_arvalid)) |-&gt; ($past(lsu_bus_clk_en) | dec_tlu_force_halt);</a>
<a name="338"><span class="lineNum">     338 </span>            :   endproperty</a>
<a name="339"><span class="lineNum">     339 </span>            :   assert_lsu_axi_arvalid_stable: assert property (lsu_axi_arvalid_stable) else</a>
<a name="340"><span class="lineNum">     340 </span>            :      $display(&quot;LSU AXI awvalid changed in middle of bus clock&quot;);</a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span>            :   // Assertion to check awid stays stable during entire bus clock</a>
<a name="343"><span class="lineNum">     343 </span>            :   property lsu_axi_arid_stable;</a>
<a name="344"><span class="lineNum">     344 </span>            :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_arvalid &amp; (lsu_axi_arid[pt.LSU_BUS_TAG-1:0] != $past(lsu_axi_arid[pt.LSU_BUS_TAG-1:0]))) |-&gt; $past(lsu_bus_clk_en);</a>
<a name="345"><span class="lineNum">     345 </span>            :   endproperty</a>
<a name="346"><span class="lineNum">     346 </span>            :   assert_lsu_axi_arid_stable: assert property (lsu_axi_arid_stable) else</a>
<a name="347"><span class="lineNum">     347 </span>            :      $display(&quot;LSU AXI awid changed in middle of bus clock&quot;);</a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span>            :   // Assertion to check awaddr stays stable during entire bus clock</a>
<a name="350"><span class="lineNum">     350 </span>            :   property lsu_axi_araddr_stable;</a>
<a name="351"><span class="lineNum">     351 </span>            :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_arvalid &amp; (lsu_axi_araddr[31:0] != $past(lsu_axi_araddr[31:0]))) |-&gt; $past(lsu_bus_clk_en);</a>
<a name="352"><span class="lineNum">     352 </span>            :   endproperty</a>
<a name="353"><span class="lineNum">     353 </span>            :   assert_lsu_axi_araddr_stable: assert property (lsu_axi_araddr_stable) else</a>
<a name="354"><span class="lineNum">     354 </span>            :      $display(&quot;LSU AXI awaddr changed in middle of bus clock&quot;);</a>
<a name="355"><span class="lineNum">     355 </span>            : </a>
<a name="356"><span class="lineNum">     356 </span>            :   // Assertion to check awsize stays stable during entire bus clock</a>
<a name="357"><span class="lineNum">     357 </span>            :   property lsu_axi_arsize_stable;</a>
<a name="358"><span class="lineNum">     358 </span>            :      @(posedge clk) disable iff(~rst_l)  (lsu_axi_awvalid &amp; (lsu_axi_arsize[2:0] != $past(lsu_axi_arsize[2:0]))) |-&gt; $past(lsu_bus_clk_en);</a>
<a name="359"><span class="lineNum">     359 </span>            :   endproperty</a>
<a name="360"><span class="lineNum">     360 </span>            :   assert_lsu_axi_arsize_stable: assert property (lsu_axi_arsize_stable) else</a>
<a name="361"><span class="lineNum">     361 </span>            :      $display(&quot;LSU AXI awsize changed in middle of bus clock&quot;);</a>
<a name="362"><span class="lineNum">     362 </span>            : </a>
<a name="363"><span class="lineNum">     363 </span>            : `endif</a>
<a name="364"><span class="lineNum">     364 </span>            : </a>
<a name="365"><span class="lineNum">     365 </span>            : endmodule // el2_lsu_bus_intf</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
