<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Register `CH_AL1_CTRL` reader"><title>R in rp2040_pac::dma::ch::ch_al1_ctrl - Rust</title><script>if(window.location.protocol!=="file:")document.head.insertAdjacentHTML("beforeend","SourceSerif4-Regular-46f98efaafac5295.ttf.woff2,FiraSans-Regular-018c141bf0843ffd.woff2,FiraSans-Medium-8f9a781e4970d388.woff2,SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2,SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2".split(",").map(f=>`<link rel="preload" as="font" type="font/woff2" crossorigin href="../../../../static.files/${f}">`).join(""))</script><link rel="stylesheet" href="../../../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../../../static.files/rustdoc-492a78a4a87dcc01.css"><meta name="rustdoc-vars" data-root-path="../../../../" data-static-root-path="../../../../static.files/" data-current-crate="rp2040_pac" data-themes="" data-resource-suffix="" data-rustdoc-version="1.82.0 (f6e511eec 2024-10-15)" data-channel="1.82.0" data-search-js="search-a99f1315e7cc5121.js" data-settings-js="settings-4313503d2e1961c2.js" ><script src="../../../../static.files/storage-118b08c4c78b968e.js"></script><script defer src="sidebar-items.js"></script><script defer src="../../../../static.files/main-921df33f47b8780c.js"></script><noscript><link rel="stylesheet" href="../../../../static.files/noscript-3b12f09e550e0385.css"></noscript><link rel="alternate icon" type="image/png" href="../../../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc type"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle" title="show sidebar"></button></nav><nav class="sidebar"><div class="sidebar-crate"><h2><a href="../../../../rp2040_pac/index.html">rp2040_<wbr>pac</a><span class="version">0.6.0</span></h2></div><h2 class="location"><a href="#">R</a></h2><div class="sidebar-elems"><section><h3><a href="#aliased-type">Aliased type</a></h3><h3><a href="#implementations">Methods</a></h3><ul class="block method"><li><a href="#method.ahb_error">ahb_error</a></li><li><a href="#method.bswap">bswap</a></li><li><a href="#method.busy">busy</a></li><li><a href="#method.chain_to">chain_to</a></li><li><a href="#method.data_size">data_size</a></li><li><a href="#method.en">en</a></li><li><a href="#method.high_priority">high_priority</a></li><li><a href="#method.incr_read">incr_read</a></li><li><a href="#method.incr_write">incr_write</a></li><li><a href="#method.irq_quiet">irq_quiet</a></li><li><a href="#method.read_error">read_error</a></li><li><a href="#method.ring_sel">ring_sel</a></li><li><a href="#method.ring_size">ring_size</a></li><li><a href="#method.sniff_en">sniff_en</a></li><li><a href="#method.treq_sel">treq_sel</a></li><li><a href="#method.write_error">write_error</a></li></ul></section><h2><a href="index.html">In rp2040_<wbr>pac::<wbr>dma::<wbr>ch::<wbr>ch_<wbr>al1_<wbr>ctrl</a></h2></div></nav><div class="sidebar-resizer"></div><main><div class="width-limiter"><rustdoc-search></rustdoc-search><section id="main-content" class="content"><div class="main-heading"><h1>Type Alias <a href="../../../index.html">rp2040_pac</a>::<wbr><a href="../../index.html">dma</a>::<wbr><a href="../index.html">ch</a>::<wbr><a href="index.html">ch_al1_ctrl</a>::<wbr><a class="type" href="#">R</a><button id="copy-path" title="Copy item path to clipboard">Copy item path</button></h1><span class="out-of-band"><a class="src" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#2">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>pub type R = <a class="type" href="../../../generic/type.R.html" title="type rp2040_pac::generic::R">R</a>&lt;<a class="struct" href="struct.CH_AL1_CTRL_SPEC.html" title="struct rp2040_pac::dma::ch::ch_al1_ctrl::CH_AL1_CTRL_SPEC">CH_AL1_CTRL_SPEC</a>&gt;;</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>Register <code>CH_AL1_CTRL</code> reader</p>
</div></details><h2 id="aliased-type" class="section-header">Aliased Type<a href="#aliased-type" class="anchor">§</a></h2><pre class="rust item-decl"><code>struct R { <span class="comment">/* private fields */</span> }</code></pre><h2 id="implementations" class="section-header">Implementations<a href="#implementations" class="anchor">§</a></h2><div id="implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-R%3CCH_AL1_CTRL_SPEC%3E" class="impl"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#841-944">source</a><a href="#impl-R%3CCH_AL1_CTRL_SPEC%3E" class="anchor">§</a><h3 class="code-header">impl <a class="type" href="type.R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::R">R</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.en" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#845-847">source</a><h4 class="code-header">pub fn <a href="#method.en" class="fn">en</a>(&amp;self) -&gt; <a class="type" href="type.EN_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::EN_R">EN_R</a></h4></section></summary><div class="docblock"><p>Bit 0 - DMA Channel Enable.<br />
When 1, the channel will respond to triggering events, which will cause it to become BUSY and start transferring data. When 0, the channel will ignore triggers, stop issuing transfers, and pause the current transfer sequence (i.e. BUSY will remain high if already high)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.high_priority" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#852-854">source</a><h4 class="code-header">pub fn <a href="#method.high_priority" class="fn">high_priority</a>(&amp;self) -&gt; <a class="type" href="type.HIGH_PRIORITY_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::HIGH_PRIORITY_R">HIGH_PRIORITY_R</a></h4></section></summary><div class="docblock"><p>Bit 1 - HIGH_PRIORITY gives a channel preferential treatment in issue scheduling: in each scheduling round, all high priority channels are considered first, and then only a single low priority channel, before returning to the high priority channels.</p>
<p>This only affects the order in which the DMA schedules channels. The DMA’s bus priority is not changed. If the DMA is not saturated then a low priority channel will see no loss of throughput.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.data_size" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#857-859">source</a><h4 class="code-header">pub fn <a href="#method.data_size" class="fn">data_size</a>(&amp;self) -&gt; <a class="type" href="type.DATA_SIZE_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::DATA_SIZE_R">DATA_SIZE_R</a></h4></section></summary><div class="docblock"><p>Bits 2:3 - Set the size of each bus transfer (byte/halfword/word). READ_ADDR and WRITE_ADDR advance by this amount (1/2/4 bytes) with each transfer.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.incr_read" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#864-866">source</a><h4 class="code-header">pub fn <a href="#method.incr_read" class="fn">incr_read</a>(&amp;self) -&gt; <a class="type" href="type.INCR_READ_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::INCR_READ_R">INCR_READ_R</a></h4></section></summary><div class="docblock"><p>Bit 4 - If 1, the read address increments with each transfer. If 0, each read is directed to the same, initial address.</p>
<p>Generally this should be disabled for peripheral-to-memory transfers.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.incr_write" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#871-873">source</a><h4 class="code-header">pub fn <a href="#method.incr_write" class="fn">incr_write</a>(&amp;self) -&gt; <a class="type" href="type.INCR_WRITE_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::INCR_WRITE_R">INCR_WRITE_R</a></h4></section></summary><div class="docblock"><p>Bit 5 - If 1, the write address increments with each transfer. If 0, each write is directed to the same, initial address.</p>
<p>Generally this should be disabled for memory-to-peripheral transfers.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.ring_size" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#878-880">source</a><h4 class="code-header">pub fn <a href="#method.ring_size" class="fn">ring_size</a>(&amp;self) -&gt; <a class="type" href="type.RING_SIZE_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::RING_SIZE_R">RING_SIZE_R</a></h4></section></summary><div class="docblock"><p>Bits 6:9 - Size of address wrap region. If 0, don’t wrap. For values n &gt; 0, only the lower n bits of the address will change. This wraps the address on a (1 &lt;&lt; n) byte boundary, facilitating access to naturally-aligned ring buffers.</p>
<p>Ring sizes between 2 and 32768 bytes are possible. This can apply to either read or write addresses, based on value of RING_SEL.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.ring_sel" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#884-886">source</a><h4 class="code-header">pub fn <a href="#method.ring_sel" class="fn">ring_sel</a>(&amp;self) -&gt; <a class="type" href="type.RING_SEL_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::RING_SEL_R">RING_SEL_R</a></h4></section></summary><div class="docblock"><p>Bit 10 - Select whether RING_SIZE applies to read or write addresses.<br />
If 0, read addresses are wrapped on a (1 &lt;&lt; RING_SIZE) boundary. If 1, write addresses are wrapped.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.chain_to" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#890-892">source</a><h4 class="code-header">pub fn <a href="#method.chain_to" class="fn">chain_to</a>(&amp;self) -&gt; <a class="type" href="type.CHAIN_TO_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::CHAIN_TO_R">CHAIN_TO_R</a></h4></section></summary><div class="docblock"><p>Bits 11:14 - When this channel completes, it will trigger the channel indicated by CHAIN_TO. Disable by setting CHAIN_TO = <em>(this channel)</em>.<br />
Reset value is 0, which means for channels 1 and above the default will be to chain to channel 0 - set this field to avoid this behaviour.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.treq_sel" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#897-899">source</a><h4 class="code-header">pub fn <a href="#method.treq_sel" class="fn">treq_sel</a>(&amp;self) -&gt; <a class="type" href="type.TREQ_SEL_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::TREQ_SEL_R">TREQ_SEL_R</a></h4></section></summary><div class="docblock"><p>Bits 15:20 - Select a Transfer Request signal.<br />
The channel uses the transfer request signal to pace its data transfer rate. Sources for TREQ signals are internal (TIMERS) or external (DREQ, a Data Request from the system).<br />
0x0 to 0x3a -&gt; select DREQ n as TREQ</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.irq_quiet" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#904-906">source</a><h4 class="code-header">pub fn <a href="#method.irq_quiet" class="fn">irq_quiet</a>(&amp;self) -&gt; <a class="type" href="type.IRQ_QUIET_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::IRQ_QUIET_R">IRQ_QUIET_R</a></h4></section></summary><div class="docblock"><p>Bit 21 - In QUIET mode, the channel does not generate IRQs at the end of every transfer block. Instead, an IRQ is raised when NULL is written to a trigger register, indicating the end of a control block chain.</p>
<p>This reduces the number of interrupts to be serviced by the CPU when transferring a DMA chain of many small control blocks.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.bswap" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#910-912">source</a><h4 class="code-header">pub fn <a href="#method.bswap" class="fn">bswap</a>(&amp;self) -&gt; <a class="type" href="type.BSWAP_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::BSWAP_R">BSWAP_R</a></h4></section></summary><div class="docblock"><p>Bit 22 - Apply byte-swap transformation to DMA data.<br />
For byte data, this has no effect. For halfword data, the two bytes of each halfword are swapped. For word data, the four bytes of each word are swapped to reverse order.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.sniff_en" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#917-919">source</a><h4 class="code-header">pub fn <a href="#method.sniff_en" class="fn">sniff_en</a>(&amp;self) -&gt; <a class="type" href="type.SNIFF_EN_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::SNIFF_EN_R">SNIFF_EN_R</a></h4></section></summary><div class="docblock"><p>Bit 23 - If 1, this channel’s data transfers are visible to the sniff hardware, and each transfer will advance the state of the checksum. This only applies if the sniff hardware is enabled, and has this channel selected.</p>
<p>This allows checksum to be enabled or disabled on a per-control- block basis.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.busy" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#924-926">source</a><h4 class="code-header">pub fn <a href="#method.busy" class="fn">busy</a>(&amp;self) -&gt; <a class="type" href="type.BUSY_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::BUSY_R">BUSY_R</a></h4></section></summary><div class="docblock"><p>Bit 24 - This flag goes high when the channel starts a new transfer sequence, and low when the last transfer of that sequence completes. Clearing EN while BUSY is high pauses the channel, and BUSY will stay high while paused.</p>
<p>To terminate a sequence early (and clear the BUSY flag), see CHAN_ABORT.</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.write_error" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#930-932">source</a><h4 class="code-header">pub fn <a href="#method.write_error" class="fn">write_error</a>(&amp;self) -&gt; <a class="type" href="type.WRITE_ERROR_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::WRITE_ERROR_R">WRITE_ERROR_R</a></h4></section></summary><div class="docblock"><p>Bit 29 - If 1, the channel received a write bus error. Write one to clear.<br />
WRITE_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 5 transfers later)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.read_error" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#936-938">source</a><h4 class="code-header">pub fn <a href="#method.read_error" class="fn">read_error</a>(&amp;self) -&gt; <a class="type" href="type.READ_ERROR_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::READ_ERROR_R">READ_ERROR_R</a></h4></section></summary><div class="docblock"><p>Bit 30 - If 1, the channel received a read bus error. Write one to clear.<br />
READ_ADDR shows the approximate address where the bus error was encountered (will not be earlier, or more than 3 transfers later)</p>
</div></details><details class="toggle method-toggle" open><summary><section id="method.ahb_error" class="method"><a class="src rightside" href="../../../../src/rp2040_pac/dma/ch/ch_al1_ctrl.rs.html#941-943">source</a><h4 class="code-header">pub fn <a href="#method.ahb_error" class="fn">ahb_error</a>(&amp;self) -&gt; <a class="type" href="type.AHB_ERROR_R.html" title="type rp2040_pac::dma::ch::ch_al1_ctrl::AHB_ERROR_R">AHB_ERROR_R</a></h4></section></summary><div class="docblock"><p>Bit 31 - Logical OR of the READ_ERROR and WRITE_ERROR flags. The channel halts when it encounters any bus error, and always raises its channel IRQ flag.</p>
</div></details></div></details></div></section></div></main></body></html>