
ubuntu-preinstalled/setarch:     file format elf32-littlearm


Disassembly of section .init:

000008e8 <.init>:
 8e8:	push	{r3, lr}
 8ec:	bl	1408 <abort@plt+0x988>
 8f0:	pop	{r3, pc}

Disassembly of section .plt:

000008f4 <strcmp@plt-0x14>:
 8f4:	push	{lr}		; (str lr, [sp, #-4]!)
 8f8:	ldr	lr, [pc, #4]	; 904 <strcmp@plt-0x4>
 8fc:	add	lr, pc, lr
 900:	ldr	pc, [lr, #8]!
 904:	andeq	r2, r1, r0, asr #12

00000908 <strcmp@plt>:
 908:	add	ip, pc, #0, 12
 90c:	add	ip, ip, #73728	; 0x12000
 910:	ldr	pc, [ip, #1600]!	; 0x640

00000914 <__cxa_finalize@plt>:
 914:	add	ip, pc, #0, 12
 918:	add	ip, ip, #73728	; 0x12000
 91c:	ldr	pc, [ip, #1592]!	; 0x638

00000920 <fflush@plt>:
 920:	add	ip, pc, #0, 12
 924:	add	ip, ip, #73728	; 0x12000
 928:	ldr	pc, [ip, #1584]!	; 0x630

0000092c <ferror@plt>:
 92c:	add	ip, pc, #0, 12
 930:	add	ip, ip, #73728	; 0x12000
 934:	ldr	pc, [ip, #1576]!	; 0x628

00000938 <_exit@plt>:
 938:	add	ip, pc, #0, 12
 93c:	add	ip, ip, #73728	; 0x12000
 940:	ldr	pc, [ip, #1568]!	; 0x620

00000944 <execvp@plt>:
 944:	add	ip, pc, #0, 12
 948:	add	ip, ip, #73728	; 0x12000
 94c:	ldr	pc, [ip, #1560]!	; 0x618

00000950 <uname@plt>:
 950:	add	ip, pc, #0, 12
 954:	add	ip, ip, #73728	; 0x12000
 958:	ldr	pc, [ip, #1552]!	; 0x610

0000095c <dcgettext@plt>:
 95c:	add	ip, pc, #0, 12
 960:	add	ip, ip, #73728	; 0x12000
 964:	ldr	pc, [ip, #1544]!	; 0x608

00000968 <__stack_chk_fail@plt>:
 968:	add	ip, pc, #0, 12
 96c:	add	ip, ip, #73728	; 0x12000
 970:	ldr	pc, [ip, #1536]!	; 0x600

00000974 <textdomain@plt>:
 974:	add	ip, pc, #0, 12
 978:	add	ip, ip, #73728	; 0x12000
 97c:	ldr	pc, [ip, #1528]!	; 0x5f8

00000980 <err@plt>:
 980:	add	ip, pc, #0, 12
 984:	add	ip, ip, #73728	; 0x12000
 988:	ldr	pc, [ip, #1520]!	; 0x5f0

0000098c <__fpending@plt>:
 98c:	add	ip, pc, #0, 12
 990:	add	ip, ip, #73728	; 0x12000
 994:	ldr	pc, [ip, #1512]!	; 0x5e8

00000998 <puts@plt>:
 998:	add	ip, pc, #0, 12
 99c:	add	ip, ip, #73728	; 0x12000
 9a0:	ldr	pc, [ip, #1504]!	; 0x5e0

000009a4 <__libc_start_main@plt>:
 9a4:	add	ip, pc, #0, 12
 9a8:	add	ip, ip, #73728	; 0x12000
 9ac:	ldr	pc, [ip, #1496]!	; 0x5d8

000009b0 <__gmon_start__@plt>:
 9b0:	add	ip, pc, #0, 12
 9b4:	add	ip, ip, #73728	; 0x12000
 9b8:	ldr	pc, [ip, #1488]!	; 0x5d0

000009bc <getopt_long@plt>:
 9bc:	add	ip, pc, #0, 12
 9c0:	add	ip, ip, #73728	; 0x12000
 9c4:	ldr	pc, [ip, #1480]!	; 0x5c8

000009c8 <exit@plt>:
 9c8:	add	ip, pc, #0, 12
 9cc:	add	ip, ip, #73728	; 0x12000
 9d0:	ldr	pc, [ip, #1472]!	; 0x5c0

000009d4 <personality@plt>:
 9d4:	add	ip, pc, #0, 12
 9d8:	add	ip, ip, #73728	; 0x12000
 9dc:	ldr	pc, [ip, #1464]!	; 0x5b8

000009e0 <warnx@plt>:
 9e0:	add	ip, pc, #0, 12
 9e4:	add	ip, ip, #73728	; 0x12000
 9e8:	ldr	pc, [ip, #1456]!	; 0x5b0

000009ec <__errno_location@plt>:
 9ec:	add	ip, pc, #0, 12
 9f0:	add	ip, ip, #73728	; 0x12000
 9f4:	ldr	pc, [ip, #1448]!	; 0x5a8

000009f8 <__cxa_atexit@plt>:
 9f8:			; <UNDEFINED> instruction: 0xe7fd4778
 9fc:	add	ip, pc, #0, 12
 a00:	add	ip, ip, #73728	; 0x12000
 a04:	ldr	pc, [ip, #1436]!	; 0x59c

00000a08 <__printf_chk@plt>:
 a08:	add	ip, pc, #0, 12
 a0c:	add	ip, ip, #73728	; 0x12000
 a10:	ldr	pc, [ip, #1428]!	; 0x594

00000a14 <__fprintf_chk@plt>:
 a14:	add	ip, pc, #0, 12
 a18:	add	ip, ip, #73728	; 0x12000
 a1c:	ldr	pc, [ip, #1420]!	; 0x58c

00000a20 <fclose@plt>:
 a20:	add	ip, pc, #0, 12
 a24:	add	ip, ip, #73728	; 0x12000
 a28:	ldr	pc, [ip, #1412]!	; 0x584

00000a2c <setlocale@plt>:
 a2c:	add	ip, pc, #0, 12
 a30:	add	ip, ip, #73728	; 0x12000
 a34:	ldr	pc, [ip, #1404]!	; 0x57c

00000a38 <errx@plt>:
 a38:	add	ip, pc, #0, 12
 a3c:	add	ip, ip, #73728	; 0x12000
 a40:	ldr	pc, [ip, #1396]!	; 0x574

00000a44 <execl@plt>:
 a44:	add	ip, pc, #0, 12
 a48:	add	ip, ip, #73728	; 0x12000
 a4c:	ldr	pc, [ip, #1388]!	; 0x56c

00000a50 <warn@plt>:
 a50:	add	ip, pc, #0, 12
 a54:	add	ip, ip, #73728	; 0x12000
 a58:	ldr	pc, [ip, #1380]!	; 0x564

00000a5c <fputc@plt>:
 a5c:	add	ip, pc, #0, 12
 a60:	add	ip, ip, #73728	; 0x12000
 a64:	ldr	pc, [ip, #1372]!	; 0x55c

00000a68 <bindtextdomain@plt>:
 a68:	add	ip, pc, #0, 12
 a6c:	add	ip, ip, #73728	; 0x12000
 a70:	ldr	pc, [ip, #1364]!	; 0x554

00000a74 <fputs@plt>:
 a74:	add	ip, pc, #0, 12
 a78:	add	ip, ip, #73728	; 0x12000
 a7c:	ldr	pc, [ip, #1356]!	; 0x54c

00000a80 <abort@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #73728	; 0x12000
 a88:	ldr	pc, [ip, #1348]!	; 0x544

Disassembly of section .text:

00000a8c <.text>:
     a8c:	svcmi	0x00f0e92d
     a90:			; <UNDEFINED> instruction: 0xf8df4606
     a94:	strdlt	r4, [r7], r0
     a98:	ubfxpl	pc, pc, #17, #13
     a9c:	ldrbtmi	r4, [ip], #-1551	; 0xfffff9f1
     aa0:	ldrbtmi	r2, [sp], #-6
     aa4:			; <UNDEFINED> instruction: 0xf7ff4621
     aa8:			; <UNDEFINED> instruction: 0xf8dfefc2
     aac:	strtmi	r1, [r8], -r0, ror #15
     ab0:			; <UNDEFINED> instruction: 0xf7ff4479
     ab4:			; <UNDEFINED> instruction: 0x4628efda
     ab8:	svc	0x005cf7ff
     abc:			; <UNDEFINED> instruction: 0x07d0f8df
     ac0:			; <UNDEFINED> instruction: 0x37d0f8df
     ac4:	ldrbtmi	r4, [fp], #-1144	; 0xfffffb88
     ac8:			; <UNDEFINED> instruction: 0xf0009302
     acc:	cdpcs	14, 0, cr15, cr0, cr3, {1}
     ad0:			; <UNDEFINED> instruction: 0x83b1f340
     ad4:			; <UNDEFINED> instruction: 0xf8df9a02
     ad8:			; <UNDEFINED> instruction: 0xf8df37c0
     adc:	ldmpl	r3, {r6, r7, r8, r9, sl, ip}^
     ae0:			; <UNDEFINED> instruction: 0xf8d34479
     ae4:	movwls	r9, #16384	; 0x4000
     ae8:			; <UNDEFINED> instruction: 0xf7ff4648
     aec:	andls	lr, r3, lr, lsl #30
     af0:			; <UNDEFINED> instruction: 0xf0402800
     af4:	mcrcs	1, 0, r8, cr1, cr1, {6}
     af8:	mvnshi	pc, r0
     afc:	ldrdls	pc, [r4], -r7
     b00:	mulcc	r0, r9, r9
     b04:			; <UNDEFINED> instruction: 0xf0002b2d
     b08:	ldmdavs	fp!, {r2, r4, r5, r6, r7, r8, pc}
     b0c:			; <UNDEFINED> instruction: 0xf8473e01
     b10:			; <UNDEFINED> instruction: 0xf8df3f04
     b14:	strcs	fp, [r0, #-1932]	; 0xfffff874
     b18:			; <UNDEFINED> instruction: 0xa788f8df
     b1c:			; <UNDEFINED> instruction: 0xf8df46a8
     b20:	ldrbtmi	r3, [fp], #1928	; 0x788
     b24:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
     b28:	ldrbmi	r9, [fp], -r5, lsl #6
     b2c:	ldrbmi	r2, [r2], -r0, lsl #8
     b30:			; <UNDEFINED> instruction: 0x46304639
     b34:			; <UNDEFINED> instruction: 0xf7ff9400
     b38:	mcrrne	15, 4, lr, r3, cr2
     b3c:	andshi	pc, r3, #0
     b40:	stmdacs	pc, {r0, r1, r4, r5, fp, ip, sp}^	; <UNPREDICTABLE>
     b44:	msrhi	CPSR_, #0, 4
     b48:			; <UNDEFINED> instruction: 0xf853a302
     b4c:	ldrmi	r2, [r3], #-32	; 0xffffffe0
     b50:	svclt	0x00004718
     b54:	ldrdeq	r0, [r0], -r3
     b58:	andeq	r0, r0, r5, lsr r6
     b5c:	andeq	r0, r0, r5, lsr r6
     b60:	andeq	r0, r0, r5, lsr r6
     b64:	andeq	r0, r0, r5, lsr r6
     b68:	andeq	r0, r0, r5, lsr r6
     b6c:	andeq	r0, r0, r5, lsr r6
     b70:	andeq	r0, r0, r5, lsr r6
     b74:	andeq	r0, r0, r5, lsr r6
     b78:	andeq	r0, r0, r5, lsr r6
     b7c:	andeq	r0, r0, r5, lsr r6
     b80:	andeq	r0, r0, r5, lsr r6
     b84:	andeq	r0, r0, r5, lsr r6
     b88:	andeq	r0, r0, r5, lsr r6
     b8c:	andeq	r0, r0, r5, lsr r6
     b90:	andeq	r0, r0, fp, lsr #5
     b94:	andeq	r0, r0, r5, lsr r6
     b98:	andeq	r0, r0, r5, lsr r6
     b9c:	andeq	r0, r0, r5, lsr r6
     ba0:	andeq	r0, r0, r3, lsl #5
     ba4:	andeq	r0, r0, r5, lsr r6
     ba8:	andeq	r0, r0, r5, lsr r6
     bac:	andeq	r0, r0, fp, asr r2
     bb0:	andeq	r0, r0, r5, lsr r6
     bb4:	andeq	r0, r0, r5, lsr r6
     bb8:	andeq	r0, r0, r3, lsr r2
     bbc:	andeq	r0, r0, r5, lsr r6
     bc0:	andeq	r0, r0, r5, lsr r6
     bc4:	andeq	r0, r0, r5, lsr r6
     bc8:	andeq	r0, r0, r5, lsr r6
     bcc:	andeq	r0, r0, r5, lsr r6
     bd0:	andeq	r0, r0, fp, lsl #4
     bd4:	andeq	r0, r0, r3, ror #3
     bd8:			; <UNDEFINED> instruction: 0x000001bb
     bdc:	andeq	r0, r0, r5, lsr r6
     be0:	muleq	r0, r5, r1
     be4:	andeq	r0, r0, r5, lsr r6
     be8:	andeq	r0, r0, sp, ror #2
     bec:	andeq	r0, r0, r5, lsr r6
     bf0:	andeq	r0, r0, r5, asr #2
     bf4:	andeq	r0, r0, r5, lsr r6
     bf8:	andeq	r0, r0, r5, lsr r6
     bfc:	andeq	r0, r0, r5, lsr r6
     c00:	andeq	r0, r0, r5, lsr r6
     c04:	andeq	r0, r0, r5, lsr r6
     c08:	andeq	r0, r0, r5, lsr r6
     c0c:	andeq	r0, r0, r5, lsr r6
     c10:	andeq	r0, r0, r5, lsr r6
     c14:	andeq	r0, r0, r5, lsr r6
     c18:	andeq	r0, r0, r5, lsr r6
     c1c:	andeq	r0, r0, r5, lsr r6
     c20:	andeq	r0, r0, r5, lsr r6
     c24:	andeq	r0, r0, r5, lsr r6
     c28:	andeq	r0, r0, r9, ror r4
     c2c:	andeq	r0, r0, r5, lsr r6
     c30:	andeq	r0, r0, r5, lsr r6
     c34:	andeq	r0, r0, r5, lsr r6
     c38:	andeq	r0, r0, r5, lsr r6
     c3c:	andeq	r0, r0, r5, lsr r6
     c40:	andeq	r0, r0, r5, lsr r6
     c44:	andeq	r0, r0, r5, lsr r6
     c48:	andeq	r0, r0, r5, lsr r6
     c4c:	andeq	r0, r0, r5, lsr r6
     c50:	andeq	r0, r0, r5, lsr r6
     c54:	andeq	r0, r0, r5, lsr r6
     c58:	andeq	r0, r0, r5, lsr r6
     c5c:	andeq	r0, r0, r5, lsr r6
     c60:	andeq	r0, r0, r1, asr #2
     c64:	andeq	r0, r0, r5, lsr r6
     c68:	andeq	r0, r0, r5, lsr r6
     c6c:	andeq	r0, r0, r5, lsr r6
     c70:	andeq	r0, r0, r5, lsr r6
     c74:	andeq	r0, r0, r5, lsr r6
     c78:	andeq	r0, r0, r5, lsr r6
     c7c:	andeq	r0, r0, r5, lsr r6
     c80:	andeq	r0, r0, r5, lsr r6
     c84:	andeq	r0, r0, r5, lsr r6
     c88:			; <UNDEFINED> instruction: 0xffffffd7
     c8c:	andeq	r0, r0, r1, lsr #6
     c90:	strdeq	r0, [r0], -fp
     c94:	strb	r2, [r8, -r1, lsl #10]
     c98:	stmne	r0, {r3, r6, sl, ip, sp, lr, pc}
     c9c:			; <UNDEFINED> instruction: 0xf43f2d00
     ca0:			; <UNDEFINED> instruction: 0xf8dfaf44
     ca4:	andcs	r1, r5, #8, 12	; 0x800000
     ca8:	ldrbtmi	r2, [r9], #-0
     cac:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
     cb0:	ldrbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
     cb4:			; <UNDEFINED> instruction: 0x4601447a
     cb8:			; <UNDEFINED> instruction: 0xf7ff2001
     cbc:	ldr	lr, [r4, -r6, lsr #29]!
     cc0:	stmeq	r0, {r3, r6, sl, ip, sp, lr, pc}
     cc4:			; <UNDEFINED> instruction: 0xf43f2d00
     cc8:			; <UNDEFINED> instruction: 0xf8dfaf30
     ccc:	andcs	r1, r5, #232, 10	; 0x3a000000
     cd0:	ldrbtmi	r2, [r9], #-0
     cd4:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     cd8:	ldrbcs	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
     cdc:			; <UNDEFINED> instruction: 0x4601447a
     ce0:			; <UNDEFINED> instruction: 0xf7ff2001
     ce4:			; <UNDEFINED> instruction: 0xe720ee92
     ce8:	ldrbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
     cec:	andcs	r2, r0, r5, lsl #4
     cf0:			; <UNDEFINED> instruction: 0xf7ff4479
     cf4:	blls	13c5cc <abort@plt+0x13bb4c>
     cf8:			; <UNDEFINED> instruction: 0xf8df681a
     cfc:	ldrbtmi	r3, [fp], #-1476	; 0xfffffa3c
     d00:	andcs	r4, r1, r1, lsl #12
     d04:	mcr	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     d08:			; <UNDEFINED> instruction: 0xf7ff2000
     d0c:			; <UNDEFINED> instruction: 0xf048ee5e
     d10:	stccs	8, cr6, [r0, #-512]	; 0xfffffe00
     d14:	svcge	0x0009f43f
     d18:	strne	pc, [r8, #2271]!	; 0x8df
     d1c:	andcs	r2, r0, r5, lsl #4
     d20:			; <UNDEFINED> instruction: 0xf7ff4479
     d24:			; <UNDEFINED> instruction: 0xf8dfee1c
     d28:	ldrbtmi	r2, [sl], #-1440	; 0xfffffa60
     d2c:	andcs	r4, r1, r1, lsl #12
     d30:	mcr	7, 3, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     d34:			; <UNDEFINED> instruction: 0xf048e6f9
     d38:	stccs	8, cr7, [r0, #-0]
     d3c:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {1}
     d40:	strne	pc, [r8, #2271]	; 0x8df
     d44:	andcs	r2, r0, r5, lsl #4
     d48:			; <UNDEFINED> instruction: 0xf7ff4479
     d4c:			; <UNDEFINED> instruction: 0xf8dfee08
     d50:	ldrbtmi	r2, [sl], #-1408	; 0xfffffa80
     d54:	andcs	r4, r1, r1, lsl #12
     d58:	mrc	7, 2, APSR_nzcv, cr6, cr15, {7}
     d5c:	vst1.64	{d30-d32}, [r8 :128], r5
     d60:	stccs	8, cr2, [r0, #-512]	; 0xfffffe00
     d64:	mcrge	4, 7, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
     d68:	strbne	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
     d6c:	andcs	r2, r0, r5, lsl #4
     d70:			; <UNDEFINED> instruction: 0xf7ff4479
     d74:			; <UNDEFINED> instruction: 0xf8dfedf4
     d78:	ldrbtmi	r2, [sl], #-1376	; 0xfffffaa0
     d7c:	andcs	r4, r1, r1, lsl #12
     d80:	mcr	7, 2, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     d84:	vst1.64	{d30-d32}, [r8 :64], r1
     d88:	stccs	8, cr1, [r0, #-0]
     d8c:	mcrge	4, 6, pc, cr13, cr15, {1}	; <UNPREDICTABLE>
     d90:	strbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
     d94:	andcs	r2, r0, r5, lsl #4
     d98:			; <UNDEFINED> instruction: 0xf7ff4479
     d9c:			; <UNDEFINED> instruction: 0xf8dfede0
     da0:	ldrbtmi	r2, [sl], #-1344	; 0xfffffac0
     da4:	andcs	r4, r1, r1, lsl #12
     da8:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     dac:			; <UNDEFINED> instruction: 0xf048e6bd
     db0:	stccs	8, cr7, [r0, #-512]	; 0xfffffe00
     db4:	mrcge	4, 5, APSR_nzcv, cr9, cr15, {1}
     db8:	strne	pc, [r8, #-2271]!	; 0xfffff721
     dbc:	andcs	r2, r0, r5, lsl #4
     dc0:			; <UNDEFINED> instruction: 0xf7ff4479
     dc4:			; <UNDEFINED> instruction: 0xf8dfedcc
     dc8:	ldrbtmi	r2, [sl], #-1312	; 0xfffffae0
     dcc:	andcs	r4, r1, r1, lsl #12
     dd0:	mrc	7, 0, APSR_nzcv, cr10, cr15, {7}
     dd4:	vst1.32	{d30-d32}, [r8 :128], r9
     dd8:	stccs	8, cr2, [r0, #-0]
     ddc:	mcrge	4, 5, pc, cr5, cr15, {1}	; <UNPREDICTABLE>
     de0:	strne	pc, [r8, #-2271]	; 0xfffff721
     de4:	andcs	r2, r0, r5, lsl #4
     de8:			; <UNDEFINED> instruction: 0xf7ff4479
     dec:			; <UNDEFINED> instruction: 0xf8dfedb8
     df0:	ldrbtmi	r2, [sl], #-1280	; 0xfffffb00
     df4:	andcs	r4, r1, r1, lsl #12
     df8:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     dfc:	vst1.32	{d30-d32}, [r8 :64], r5
     e00:	stccs	8, cr0, [r0, #-0]
     e04:	mrcge	4, 4, APSR_nzcv, cr1, cr15, {1}
     e08:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     e0c:	andcs	r2, r0, r5, lsl #4
     e10:			; <UNDEFINED> instruction: 0xf7ff4479
     e14:			; <UNDEFINED> instruction: 0xf8dfeda4
     e18:	ldrbtmi	r2, [sl], #-1248	; 0xfffffb20
     e1c:	andcs	r4, r1, r1, lsl #12
     e20:	ldcl	7, cr15, [r2, #1020]!	; 0x3fc
     e24:			; <UNDEFINED> instruction: 0xf048e681
     e28:	stccs	8, cr6, [r0, #-0]
     e2c:	mrcge	4, 3, APSR_nzcv, cr13, cr15, {1}
     e30:	strbne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
     e34:	andcs	r2, r0, r5, lsl #4
     e38:			; <UNDEFINED> instruction: 0xf7ff4479
     e3c:			; <UNDEFINED> instruction: 0xf8dfed90
     e40:	ldrbtmi	r2, [sl], #-1216	; 0xfffffb40
     e44:	andcs	r4, r1, r1, lsl #12
     e48:	ldcl	7, cr15, [lr, #1020]	; 0x3fc
     e4c:	blls	fa808 <abort@plt+0xf9d88>
     e50:			; <UNDEFINED> instruction: 0xf0402b00
     e54:			; <UNDEFINED> instruction: 0xf0008191
     e58:			; <UNDEFINED> instruction: 0x4604fb3b
     e5c:			; <UNDEFINED> instruction: 0xb1286840
     e60:			; <UNDEFINED> instruction: 0xf7ff340c
     e64:	stmdavs	r0!, {r1, r3, r4, r7, r8, sl, fp, sp, lr, pc}^
     e68:	mvnsle	r2, r0, lsl #16
     e6c:	andlt	r2, r7, r0
     e70:	svchi	0x00f0e8bd
     e74:	stmdacc	r0, {r3, r6, sl, ip, sp, lr, pc}
     e78:			; <UNDEFINED> instruction: 0xf43f2d00
     e7c:	stmdbls	r5, {r1, r2, r4, r6, r9, sl, fp, sp, pc}
     e80:	andcs	r2, r0, r5, lsl #4
     e84:	stcl	7, cr15, [sl, #-1020]!	; 0xfffffc04
     e88:	ldrbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     e8c:			; <UNDEFINED> instruction: 0x4601447a
     e90:			; <UNDEFINED> instruction: 0xf7ff2001
     e94:			; <UNDEFINED> instruction: 0xe648edba
     e98:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     e9c:	ldrbtmi	r4, [r9], #-1608	; 0xfffff9b8
     ea0:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
     ea4:	stmdacs	r0, {r0, r2, r9, sl, lr}
     ea8:	mrcge	4, 1, APSR_nzcv, cr3, cr15, {3}
     eac:	ldrbcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
     eb0:	ldrbtmi	r4, [fp], #-1664	; 0xfffff980
     eb4:			; <UNDEFINED> instruction: 0xf0009302
     eb8:	strtmi	pc, [r3], fp, lsl #22
     ebc:	stmdblt	r0, {r1, r7, r9, sl, lr}^
     ec0:			; <UNDEFINED> instruction: 0xf8dae00b
     ec4:	strbmi	r1, [r8], -r4
     ec8:	ldc	7, cr15, [lr, #-1020]	; 0xfffffc04
     ecc:			; <UNDEFINED> instruction: 0xf10ab1a0
     ed0:			; <UNDEFINED> instruction: 0xf8da0a0c
     ed4:	stccs	0, cr4, [r0], {-0}
     ed8:			; <UNDEFINED> instruction: 0xf8dfdaf3
     edc:	andcs	r1, r5, #52, 8	; 0x34000000
     ee0:	ldrbtmi	r2, [r9], #-0
     ee4:	ldc	7, cr15, [sl, #-1020]!	; 0xfffffc04
     ee8:	strmi	r4, [r1], -sl, asr #12
     eec:			; <UNDEFINED> instruction: 0xf7ff2001
     ef0:			; <UNDEFINED> instruction: 0xf8ddeda4
     ef4:	str	r9, [ip], -ip
     ef8:	ssatmi	r4, #4, fp, asr #12
     efc:	stmdaeq	r8, {r0, r1, r3, r6, r9, fp, sp, lr, pc}
     f00:			; <UNDEFINED> instruction: 0x4640461c
     f04:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
     f08:	blle	164af10 <abort@plt+0x164a490>
     f0c:	ldrbmi	r4, [r0], -r9, asr #12
     f10:	blx	5bcf1a <abort@plt+0x5bc49a>
     f14:	ldrdls	pc, [r8], -sp
     f18:	stfcsd	f3, [r0, #-920]	; 0xfffffc68
     f1c:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
     f20:	svceq	0x0000f1b9
     f24:			; <UNDEFINED> instruction: 0x4621d036
     f28:	strbmi	r2, [r8], -r0, lsl #4
     f2c:	stc	7, cr15, [sl, #1020]	; 0x3fc
     f30:	ldcl	7, cr15, [ip, #-1020]	; 0xfffffc04
     f34:	andcs	r4, r5, #4046848	; 0x3dc000
     f38:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
     f3c:	blcs	88f44 <abort@plt+0x884c4>
     f40:	ldrbtcs	fp, [pc], #-3852	; f48 <abort@plt+0x4c8>
     f44:			; <UNDEFINED> instruction: 0xf7ff247e
     f48:	strbmi	lr, [sl], -sl, lsl #26
     f4c:	strtmi	r4, [r0], -r1, lsl #12
     f50:	ldc	7, cr15, [r6, #-1020]	; 0xfffffc04
     f54:			; <UNDEFINED> instruction: 0xf0402d00
     f58:	stfmip	f0, [pc], #312	; 1098 <abort@plt+0x618>
     f5c:			; <UNDEFINED> instruction: 0x93bcf8df
     f60:	ldrbtmi	r4, [r9], #1148	; 0x47c
     f64:	b	167aee8 <abort@plt+0x167a468>
     f68:			; <UNDEFINED> instruction: 0xf0000008
     f6c:	blmi	ffb21578 <abort@plt+0xffb20af8>
     f70:	ldmpl	r3, {r1, r9, fp, ip, pc}^
     f74:	bne	ffd9afe8 <abort@plt+0xffd9a568>
     f78:	streq	lr, [r3, r7, lsl #22]
     f7c:	svceq	0x0000f1b9
     f80:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
     f84:			; <UNDEFINED> instruction: 0xf7ff4640
     f88:	stmdacs	r0, {r1, r2, r5, r8, sl, fp, sp, lr, pc}
     f8c:	smlawthi	r2, r0, r2, pc	; <UNPREDICTABLE>
     f90:	strb	r4, [r1, ip, asr #12]
     f94:	ldmdavs	r8!, {r0, r3, r4, r5, r9, sl, lr}
     f98:	ldcl	7, cr15, [r4], {255}	; 0xff
     f9c:	stc	7, cr15, [r6, #-1020]!	; 0xfffffc04
     fa0:	andcs	r4, r5, #224, 18	; 0x380000
     fa4:	stmdavs	r3, {r0, r3, r4, r5, r6, sl, lr}
     fa8:	blcs	928d0 <abort@plt+0x91e50>
     fac:	ldrbtcs	fp, [pc], #-3852	; fb4 <abort@plt+0x534>
     fb0:			; <UNDEFINED> instruction: 0xf7ff247e
     fb4:	ldmdavs	sl!, {r2, r4, r6, r7, sl, fp, sp, lr, pc}
     fb8:	strtmi	r4, [r0], -r1, lsl #12
     fbc:	stcl	7, cr15, [r0], #1020	; 0x3fc
     fc0:			; <UNDEFINED> instruction: 0xf7ff4640
     fc4:	stmdacs	r0, {r3, r8, sl, fp, sp, lr, pc}
     fc8:	smlatb	r9, r0, sl, sp
     fcc:	andcs	r4, r5, #3506176	; 0x358000
     fd0:	ldrbtmi	r2, [r9], #-0
     fd4:	stcl	7, cr15, [r2], {255}	; 0xff
     fd8:	blmi	ff5277e8 <abort@plt+0xff526d68>
     fdc:	stmdavs	r1!, {r2, r4, r6, r7, fp, ip, lr}
     fe0:	stcl	7, cr15, [r8, #-1020]	; 0xfffffc04
     fe4:	andcs	r9, r5, #196608	; 0x30000
     fe8:			; <UNDEFINED> instruction: 0xf0402800
     fec:	ldmibmi	r0, {r5, r8, pc}^
     ff0:			; <UNDEFINED> instruction: 0xf7ff4479
     ff4:	blls	13c2cc <abort@plt+0x13b84c>
     ff8:			; <UNDEFINED> instruction: 0x4601681a
     ffc:			; <UNDEFINED> instruction: 0xf7ff2001
    1000:	stmdavs	r1!, {r2, r8, sl, fp, sp, lr, pc}
    1004:			; <UNDEFINED> instruction: 0xf7ff200a
    1008:	stmibmi	sl, {r1, r3, r5, r8, sl, fp, sp, lr, pc}^
    100c:	andcs	r2, r0, r5, lsl #4
    1010:			; <UNDEFINED> instruction: 0xf7ff4479
    1014:	stmdavs	r1!, {r2, r5, r7, sl, fp, sp, lr, pc}
    1018:	stc	7, cr15, [ip, #-1020]!	; 0xfffffc04
    101c:	andcs	r4, r5, #3244032	; 0x318000
    1020:	ldrbtmi	r2, [r9], #-0
    1024:	ldc	7, cr15, [sl], {255}	; 0xff
    1028:			; <UNDEFINED> instruction: 0xf7ff6821
    102c:	stmibmi	r3, {r2, r5, r8, sl, fp, sp, lr, pc}^
    1030:	andcs	r2, r0, r5, lsl #4
    1034:			; <UNDEFINED> instruction: 0xf7ff4479
    1038:	stmdavs	r1!, {r1, r4, r7, sl, fp, sp, lr, pc}
    103c:	ldc	7, cr15, [sl, #-1020]	; 0xfffffc04
    1040:	andcs	r4, r5, #3129344	; 0x2fc000
    1044:	ldrbtmi	r2, [r9], #-0
    1048:	stc	7, cr15, [r8], {255}	; 0xff
    104c:			; <UNDEFINED> instruction: 0xf7ff6821
    1050:	ldmibmi	ip!, {r1, r4, r8, sl, fp, sp, lr, pc}
    1054:	andcs	r2, r0, r5, lsl #4
    1058:			; <UNDEFINED> instruction: 0xf7ff4479
    105c:	stmdavs	r1!, {r7, sl, fp, sp, lr, pc}
    1060:	stc	7, cr15, [r8, #-1020]	; 0xfffffc04
    1064:	andcs	r4, r5, #184, 18	; 0x2e0000
    1068:	ldrbtmi	r2, [r9], #-0
    106c:	ldcl	7, cr15, [r6], #-1020	; 0xfffffc04
    1070:			; <UNDEFINED> instruction: 0xf7ff6821
    1074:	ldmibmi	r5!, {r8, sl, fp, sp, lr, pc}
    1078:	andcs	r2, r0, r5, lsl #4
    107c:			; <UNDEFINED> instruction: 0xf7ff4479
    1080:	stmdavs	r1!, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    1084:	ldcl	7, cr15, [r6], #1020	; 0x3fc
    1088:	andcs	r4, r5, #2899968	; 0x2c4000
    108c:	ldrbtmi	r2, [r9], #-0
    1090:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    1094:			; <UNDEFINED> instruction: 0xf7ff6821
    1098:	stmibmi	lr!, {r1, r2, r3, r5, r6, r7, sl, fp, sp, lr, pc}
    109c:	andcs	r2, r0, r5, lsl #4
    10a0:			; <UNDEFINED> instruction: 0xf7ff4479
    10a4:	stmdavs	r1!, {r2, r3, r4, r6, sl, fp, sp, lr, pc}
    10a8:	stcl	7, cr15, [r4], #1020	; 0x3fc
    10ac:	andcs	r4, r5, #2785280	; 0x2a8000
    10b0:	ldrbtmi	r2, [r9], #-0
    10b4:	mrrc	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
    10b8:			; <UNDEFINED> instruction: 0xf7ff6821
    10bc:	stmibmi	r7!, {r2, r3, r4, r6, r7, sl, fp, sp, lr, pc}
    10c0:	andcs	r2, r0, r5, lsl #4
    10c4:			; <UNDEFINED> instruction: 0xf7ff4479
    10c8:	stmdavs	r1!, {r1, r3, r6, sl, fp, sp, lr, pc}
    10cc:	ldcl	7, cr15, [r2], {255}	; 0xff
    10d0:	andcs	r4, r5, #2670592	; 0x28c000
    10d4:	ldrbtmi	r2, [r9], #-0
    10d8:	mcrr	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
    10dc:			; <UNDEFINED> instruction: 0xf7ff6821
    10e0:	stmibmi	r0!, {r1, r3, r6, r7, sl, fp, sp, lr, pc}
    10e4:	andcs	r2, r0, r5, lsl #4
    10e8:			; <UNDEFINED> instruction: 0xf7ff4479
    10ec:	stmdavs	r1!, {r3, r4, r5, sl, fp, sp, lr, pc}
    10f0:	stcl	7, cr15, [r0], {255}	; 0xff
    10f4:	andcs	r4, r5, #156, 18	; 0x270000
    10f8:	ldrbtmi	r2, [r9], #-0
    10fc:	stc	7, cr15, [lr], #-1020	; 0xfffffc04
    1100:			; <UNDEFINED> instruction: 0xf7ff6821
    1104:	ldmibmi	r9, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
    1108:	andcs	r2, r0, r5, lsl #4
    110c:			; <UNDEFINED> instruction: 0xf7ff4479
    1110:	stmdavs	r1!, {r1, r2, r5, sl, fp, sp, lr, pc}
    1114:	stc	7, cr15, [lr], #1020	; 0x3fc
    1118:	blcs	27d2c <abort@plt+0x272ac>
    111c:	stmdavs	r1!, {r0, r2, r3, r4, r5, r6, ip, lr, pc}
    1120:			; <UNDEFINED> instruction: 0xf7ff200a
    1124:	ldmibmi	r2, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
    1128:	andcs	r2, r0, r5, lsl #4
    112c:			; <UNDEFINED> instruction: 0xf7ff4479
    1130:	ldmibmi	r0, {r1, r2, r4, sl, fp, sp, lr, pc}
    1134:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    1138:	andcs	r4, r0, r3, lsl #12
    113c:			; <UNDEFINED> instruction: 0xf7ff9302
    1140:	stmibmi	sp, {r1, r2, r3, sl, fp, sp, lr, pc}
    1144:	ldrbtmi	r4, [r9], #-2701	; 0xfffff573
    1148:	stmibmi	sp, {r8, ip, pc}
    114c:	blls	9233c <abort@plt+0x918bc>
    1150:	andls	r4, r1, r9, ror r4
    1154:			; <UNDEFINED> instruction: 0xf7ff2001
    1158:	stmibmi	sl, {r3, r4, r6, sl, fp, sp, lr, pc}
    115c:	andcs	r2, r0, r5, lsl #4
    1160:			; <UNDEFINED> instruction: 0xf7ff4479
    1164:	bmi	fe23c15c <abort@plt+0xfe23b6dc>
    1168:			; <UNDEFINED> instruction: 0x4601447a
    116c:			; <UNDEFINED> instruction: 0xf7ff2001
    1170:	andcs	lr, r0, ip, asr #24
    1174:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    1178:	andcs	r4, r5, #132, 18	; 0x210000
    117c:	ldrbtmi	r2, [r9], #-0
    1180:	bl	ffb3f184 <abort@plt+0xffb3e704>
    1184:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    1188:	andcs	r9, r5, #512	; 0x200
    118c:	andcs	r4, r0, r0, lsl #23
    1190:	stmiapl	r3!, {r7, r8, fp, lr}^
    1194:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    1198:	bl	ff83f19c <abort@plt+0xff83e71c>
    119c:	tstcs	r1, r4, lsl #22
    11a0:			; <UNDEFINED> instruction: 0x4602681b
    11a4:			; <UNDEFINED> instruction: 0xf7ff4620
    11a8:	andcs	lr, r1, r6, lsr ip
    11ac:	stc	7, cr15, [ip], {255}	; 0xff
    11b0:	andcs	r4, r5, #1982464	; 0x1e4000
    11b4:	ldrbtmi	r2, [r9], #-0
    11b8:	bl	ff43f1bc <abort@plt+0xff43e73c>
    11bc:			; <UNDEFINED> instruction: 0xf1b94601
    11c0:			; <UNDEFINED> instruction: 0xd1280f00
    11c4:	andcs	r6, r1, sl, lsr r8
    11c8:	ldc	7, cr15, [lr], {255}	; 0xff
    11cc:			; <UNDEFINED> instruction: 0xf7ff2000
    11d0:	strt	lr, [r5], r8, lsr #23
    11d4:			; <UNDEFINED> instruction: 0xf7ff4640
    11d8:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    11dc:	mrcge	6, 6, APSR_nzcv, cr8, cr15, {5}
    11e0:	andcs	r4, r5, #1802240	; 0x1b8000
    11e4:	ldrbtmi	r2, [r9], #-0
    11e8:	bl	fee3f1ec <abort@plt+0xfee3e76c>
    11ec:	strmi	r4, [r1], -sl, asr #12
    11f0:			; <UNDEFINED> instruction: 0xf7ff2001
    11f4:	stmdbmi	sl!, {r1, r2, r6, r7, r8, r9, fp, sp, lr, pc}^
    11f8:	ldrtmi	r2, [r0], -r5, lsl #4
    11fc:	ldrdls	pc, [r4, pc]!	; <UNPREDICTABLE>
    1200:	cfstrdmi	mvd4, [r9], #-484	; 0xfffffe1c
    1204:	bl	feabf208 <abort@plt+0xfeabe788>
    1208:	ldrbtmi	r4, [ip], #-1273	; 0xfffffb07
    120c:	strmi	r4, [r1], -sl, asr #12
    1210:	strls	lr, [r2], #-2009	; 0xfffff827
    1214:	strbmi	lr, [sl], -pc, asr #12
    1218:	stmdbmi	r4!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    121c:	andcs	r4, r5, #24, 12	; 0x1800000
    1220:			; <UNDEFINED> instruction: 0xf7ff4479
    1224:	stmdavs	r1!, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    1228:	stc	7, cr15, [r4], #-1020	; 0xfffffc04
    122c:	stmdbmi	r0!, {r0, r1, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}^
    1230:	ldrbtmi	r2, [r9], #-0
    1234:	ldmdbmi	pc, {r0, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    1238:	andcs	r2, r0, r5, lsl #4
    123c:			; <UNDEFINED> instruction: 0xf7ff4479
    1240:			; <UNDEFINED> instruction: 0xf7ffeb8e
    1244:	vstrls	d14, [r2, #-824]	; 0xfffffcc8
    1248:	andcs	r4, r5, #82944	; 0x14400
    124c:	andcs	r4, r0, sl, asr r9
    1250:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
    1254:			; <UNDEFINED> instruction: 0xf7ff681c
    1258:	blmi	3fc068 <abort@plt+0x3fb5e8>
    125c:	stmiapl	fp!, {r0, r8, sp}^
    1260:			; <UNDEFINED> instruction: 0x4602681b
    1264:			; <UNDEFINED> instruction: 0xf7ff4620
    1268:	ldrdcs	lr, [r1], -r6
    126c:	bl	feb3f270 <abort@plt+0xfeb3e7f0>
    1270:	andcs	r4, r5, #1343488	; 0x148000
    1274:			; <UNDEFINED> instruction: 0xf7ff4479
    1278:			; <UNDEFINED> instruction: 0x4601eb72
    127c:			; <UNDEFINED> instruction: 0xf7ff2001
    1280:	svclt	0x0000ebdc
    1284:	andeq	r1, r0, r6, asr #3
    1288:	andeq	r0, r0, r2, lsl sp
    128c:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1290:	andeq	r0, r0, sp, lsr fp
    1294:	andeq	r2, r1, sl, ror r4
    1298:	strheq	r0, [r0], -r4
    129c:	andeq	r0, r0, r0, lsr #26
    12a0:	andeq	r2, r1, lr, lsl #4
    12a4:	muleq	r0, r0, r2
    12a8:	andeq	r0, r0, lr, ror #25
    12ac:	andeq	r0, r0, sl, ror #22
    12b0:	muleq	r0, r8, fp
    12b4:	andeq	r0, r0, r2, asr #22
    12b8:	muleq	r0, r4, fp
    12bc:	andeq	r1, r0, r8, lsr #1
    12c0:	andeq	r1, r0, r6, lsr #1
    12c4:	strdeq	r0, [r0], -r4
    12c8:	andeq	r0, r0, sl, lsl #23
    12cc:	andeq	r0, r0, ip, asr #21
    12d0:	andeq	r0, r0, r2, asr fp
    12d4:	andeq	r0, r0, r4, lsr #21
    12d8:	andeq	r0, r0, lr, lsr #21
    12dc:	andeq	r0, r0, ip, ror sl
    12e0:			; <UNDEFINED> instruction: 0x00000aba
    12e4:	andeq	r0, r0, r4, asr sl
    12e8:	andeq	r0, r0, lr, asr #21
    12ec:	andeq	r0, r0, ip, lsr #20
    12f0:	andeq	r0, r0, sl, asr #20
    12f4:	andeq	r0, r0, r4, lsl #20
    12f8:	andeq	r0, r0, sl, ror #20
    12fc:	ldrdeq	r0, [r0], -ip
    1300:	andeq	r0, r0, r2, lsl #21
    1304:	andeq	r0, r0, r8, asr #20
    1308:	andeq	r0, r0, sl, ror #18
    130c:	ldrdeq	r0, [r0], -r6
    1310:	andeq	r0, r0, sl, lsl pc
    1314:	andeq	r0, r0, ip, lsl pc
    1318:	andeq	r0, r0, r4, lsr r8
    131c:	andeq	r0, r0, r6, lsr r8
    1320:	muleq	r0, ip, r0
    1324:			; <UNDEFINED> instruction: 0x00000eb0
    1328:	andeq	r0, r0, sl, lsr #18
    132c:	andeq	r0, r0, ip, lsr #1
    1330:	andeq	r0, r0, r8, lsl r9
    1334:	andeq	r0, r0, r8, asr r9
    1338:	andeq	r0, r0, r6, lsl #19
    133c:	andeq	r0, r0, r0, lsl #19
    1340:	andeq	r0, r0, r6, lsr #19
    1344:	ldrdeq	r0, [r0], -ip
    1348:	strdeq	r0, [r0], -sl
    134c:	andeq	r0, r0, r0, lsr sl
    1350:	andeq	r0, r0, lr, ror #20
    1354:	muleq	r0, r0, sl
    1358:			; <UNDEFINED> instruction: 0x00000ab2
    135c:	ldrdeq	r0, [r0], -r8
    1360:	strdeq	r0, [r0], -sl
    1364:	andeq	r0, r0, r8, lsr fp
    1368:	andeq	r0, r0, lr, ror #22
    136c:	andeq	r0, r0, r8, lsl #23
    1370:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1374:	strdeq	r0, [r0], -sl
    1378:	andeq	r0, r0, sl, lsl ip
    137c:	strdeq	r0, [r0], -r4
    1380:	strdeq	r0, [r0], -ip
    1384:	andeq	r0, r0, r0, lsl ip
    1388:	andeq	r0, r0, r4, lsr #24
    138c:	andeq	r0, r0, lr, asr r7
    1390:	andeq	r0, r0, r0, lsr #1
    1394:	andeq	r0, r0, r4, asr #12
    1398:	andeq	r0, r0, r6, lsl #25
    139c:	andeq	r0, r0, r6, lsr ip
    13a0:	andeq	r0, r0, ip, lsr ip
    13a4:	muleq	r0, r0, r5
    13a8:	andeq	r0, r0, sl, lsl #11
    13ac:			; <UNDEFINED> instruction: 0x00000ab8
    13b0:	andeq	r0, r0, sl, lsl #14
    13b4:	andeq	r0, r0, r4, lsl #11
    13b8:	andeq	r0, r0, r6, lsl #11
    13bc:	andeq	r0, r0, r0, asr fp
    13c0:	bleq	3d504 <abort@plt+0x3ca84>
    13c4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    13c8:	strbtmi	fp, [sl], -r2, lsl #24
    13cc:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    13d0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    13d4:	ldrmi	sl, [sl], #776	; 0x308
    13d8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    13dc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    13e0:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    13e4:			; <UNDEFINED> instruction: 0xf85a4b06
    13e8:	stmdami	r6, {r0, r1, ip, sp}
    13ec:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    13f0:	b	ff63f3f4 <abort@plt+0xff63e974>
    13f4:	bl	113f3f8 <abort@plt+0x113e978>
    13f8:	andeq	r1, r1, ip, asr #22
    13fc:	andeq	r0, r0, ip, lsl #1
    1400:	andeq	r0, r0, r8, lsr #1
    1404:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1408:	ldr	r3, [pc, #20]	; 1424 <abort@plt+0x9a4>
    140c:	ldr	r2, [pc, #20]	; 1428 <abort@plt+0x9a8>
    1410:	add	r3, pc, r3
    1414:	ldr	r2, [r3, r2]
    1418:	cmp	r2, #0
    141c:	bxeq	lr
    1420:	b	9b0 <__gmon_start__@plt>
    1424:	andeq	r1, r1, ip, lsr #22
    1428:	andeq	r0, r0, r4, lsr #1
    142c:	blmi	1d344c <abort@plt+0x1d29cc>
    1430:	bmi	1d2618 <abort@plt+0x1d1b98>
    1434:	addmi	r4, r3, #2063597568	; 0x7b000000
    1438:	andle	r4, r3, sl, ror r4
    143c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1440:	ldrmi	fp, [r8, -r3, lsl #2]
    1444:	svclt	0x00004770
    1448:	andeq	r1, r1, r0, lsl ip
    144c:	andeq	r1, r1, ip, lsl #24
    1450:	andeq	r1, r1, r8, lsl #22
    1454:	muleq	r0, r4, r0
    1458:	stmdbmi	r9, {r3, fp, lr}
    145c:	bmi	252644 <abort@plt+0x251bc4>
    1460:	bne	25264c <abort@plt+0x251bcc>
    1464:	svceq	0x00cb447a
    1468:			; <UNDEFINED> instruction: 0x01a1eb03
    146c:	andle	r1, r3, r9, asr #32
    1470:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1474:	ldrmi	fp, [r8, -r3, lsl #2]
    1478:	svclt	0x00004770
    147c:	andeq	r1, r1, r4, ror #23
    1480:	andeq	r1, r1, r0, ror #23
    1484:	ldrdeq	r1, [r1], -ip
    1488:	strheq	r0, [r0], -r8
    148c:	blmi	2ae8b4 <abort@plt+0x2ade34>
    1490:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1494:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1498:	blmi	26fa4c <abort@plt+0x26efcc>
    149c:	ldrdlt	r5, [r3, -r3]!
    14a0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    14a4:			; <UNDEFINED> instruction: 0xf7ff6818
    14a8:			; <UNDEFINED> instruction: 0xf7ffea36
    14ac:	blmi	1c13b0 <abort@plt+0x1c0930>
    14b0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    14b4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    14b8:	andeq	r1, r1, lr, lsr #23
    14bc:	andeq	r1, r1, ip, lsr #21
    14c0:	muleq	r0, r0, r0
    14c4:	andeq	r1, r1, lr, asr fp
    14c8:	andeq	r1, r1, lr, lsl #23
    14cc:	svclt	0x0000e7c4
    14d0:	mrcmi	5, 0, fp, cr6, cr0, {3}
    14d4:	ldrbtmi	r4, [lr], #-3094	; 0xfffff3ea
    14d8:			; <UNDEFINED> instruction: 0x4630447c
    14dc:	b	e3f4e0 <abort@plt+0xe3ea60>
    14e0:	blcs	1b574 <abort@plt+0x1aaf4>
    14e4:			; <UNDEFINED> instruction: 0xf506db11
    14e8:	strcs	r7, [r0, #-1666]	; 0xfffff97e
    14ec:			; <UNDEFINED> instruction: 0xf854e003
    14f0:	blcs	11128 <abort@plt+0x106a8>
    14f4:	stmdavs	r1!, {r1, r3, r8, r9, fp, ip, lr, pc}^
    14f8:	strcc	r4, [r1, #-1584]	; 0xfffff9d0
    14fc:	b	13f500 <abort@plt+0x13ea80>
    1500:	mvnsle	r2, r0, lsl #16
    1504:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
    1508:	strcs	fp, [r0, #-3440]	; 0xfffff290
    150c:	bmi	28a144 <abort@plt+0x2896c4>
    1510:			; <UNDEFINED> instruction: 0xf505fb03
    1514:	blmi	252704 <abort@plt+0x251c84>
    1518:	ldmdbne	r1, {r3, sp}^
    151c:			; <UNDEFINED> instruction: 0xf503447b
    1520:	cmppl	r0, r2, lsl #7
    1524:	movwcc	lr, #6593	; 0x19c1
    1528:	svclt	0x0000e7ec
    152c:	andeq	r1, r1, lr, ror #22
    1530:	andeq	r1, r1, ip, lsr #22
    1534:	strdeq	r1, [r1], -lr
    1538:	strdeq	r1, [r1], -r0
    153c:	andeq	r1, r1, r8, lsr #22
    1540:	blmi	a13de4 <abort@plt+0xa13364>
    1544:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    1548:	ldmpl	r3, {r2, r5, r6, r7, ip, sp, pc}^
    154c:	cmnls	r3, #1769472	; 0x1b0000
    1550:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1554:	eorsle	r2, r6, r0, lsl #16
    1558:	strmi	r6, [r4], -r3, lsl #17
    155c:	stmdage	r1, {r0, r1, r3, r4, r7, r8, r9, ip, sp, pc}
    1560:			; <UNDEFINED> instruction: 0xf7ff460d
    1564:	stmiavs	r4!, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
    1568:	strtmi	sl, [r1], -r2, asr #28
    156c:			; <UNDEFINED> instruction: 0xf7ff4630
    1570:	movtlt	lr, #2508	; 0x9cc
    1574:			; <UNDEFINED> instruction: 0x4620491c
    1578:			; <UNDEFINED> instruction: 0xf7ff4479
    157c:	ldmiblt	r8!, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
    1580:			; <UNDEFINED> instruction: 0x4630491a
    1584:			; <UNDEFINED> instruction: 0xf7ff4479
    1588:	mvnlt	lr, r0, asr #19
    158c:			; <UNDEFINED> instruction: 0x46304918
    1590:			; <UNDEFINED> instruction: 0xf7ff4479
    1594:	lsrslt	lr, sl	; <illegal shifter operand>
    1598:			; <UNDEFINED> instruction: 0x46304916
    159c:			; <UNDEFINED> instruction: 0xf7ff4479
    15a0:			; <UNDEFINED> instruction: 0xb180e9b4
    15a4:			; <UNDEFINED> instruction: 0x46304914
    15a8:			; <UNDEFINED> instruction: 0xf7ff4479
    15ac:	cmplt	r0, lr, lsr #19
    15b0:	andcs	r4, r5, #294912	; 0x48000
    15b4:	ldrbtmi	r2, [r9], #-0
    15b8:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    15bc:	strmi	r4, [r1], -sl, lsr #12
    15c0:			; <UNDEFINED> instruction: 0xf7ff2001
    15c4:	bmi	3bbeb4 <abort@plt+0x3bb434>
    15c8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    15cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    15d0:	subsmi	r9, sl, r3, ror #22
    15d4:	rsblt	sp, r4, r1, lsl #2
    15d8:			; <UNDEFINED> instruction: 0xf7ffbd70
    15dc:	svclt	0x0000e9c6
    15e0:	strdeq	r1, [r1], -ip
    15e4:	muleq	r0, r8, r0
    15e8:			; <UNDEFINED> instruction: 0x000001b4
    15ec:			; <UNDEFINED> instruction: 0x000001b0
    15f0:	andeq	r0, r0, ip, lsr #3
    15f4:	andeq	r0, r0, r8, lsr #3
    15f8:	andeq	r0, r0, r4, lsr #3
    15fc:	muleq	r0, lr, r1
    1600:	andeq	r1, r1, r6, ror r9
    1604:	cfstr32mi	mvfx11, [sp, #-992]!	; 0xfffffc20
    1608:	ldrbtmi	r4, [sp], #-2861	; 0xfffff4d3
    160c:	ldmdavs	ip, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    1610:			; <UNDEFINED> instruction: 0xf7ff4620
    1614:			; <UNDEFINED> instruction: 0x4607e9bc
    1618:			; <UNDEFINED> instruction: 0xf7ff4620
    161c:	strmi	lr, [r6], -r8, lsl #19
    1620:			; <UNDEFINED> instruction: 0xf7ff4620
    1624:			; <UNDEFINED> instruction: 0x4604e9fe
    1628:			; <UNDEFINED> instruction: 0xb128bb66
    162c:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1630:	stmiblt	pc, {r0, r1, fp, sp, lr}^	; <UNPREDICTABLE>
    1634:	tstle	r7, r9, lsl #22
    1638:	stmiapl	fp!, {r1, r5, r8, r9, fp, lr}^
    163c:			; <UNDEFINED> instruction: 0x4620681c
    1640:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1644:	strtmi	r4, [r0], -r6, lsl #12
    1648:	ldmdb	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    164c:	strtmi	r4, [r0], -r5, lsl #12
    1650:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1654:	bllt	f52e6c <abort@plt+0xf523ec>
    1658:	stmiblt	r6, {r3, r5, r8, ip, sp, pc}
    165c:	stmib	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1660:	blcs	25b674 <abort@plt+0x25abf4>
    1664:	ldfltp	f5, [r8, #44]!	; 0x2c
    1668:	rscle	r2, r5, r0, lsr #22
    166c:	ldmdbmi	r6, {r0, r1, r3, r4, r7, r8, ip, sp, pc}
    1670:	andcs	r2, r0, r5, lsl #4
    1674:			; <UNDEFINED> instruction: 0xf7ff4479
    1678:			; <UNDEFINED> instruction: 0xf7ffe972
    167c:	andcs	lr, r1, sl, ror #19
    1680:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1684:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1688:	stccs	8, cr6, [r0], {3}
    168c:	blcs	835e44 <abort@plt+0x8353c4>
    1690:	andvs	fp, r4, r8, lsl pc
    1694:	stmdbmi	sp, {r4, r6, r7, ip, lr, pc}
    1698:	andcs	r2, r0, r5, lsl #4
    169c:			; <UNDEFINED> instruction: 0xf7ff4479
    16a0:			; <UNDEFINED> instruction: 0xf7ffe95e
    16a4:			; <UNDEFINED> instruction: 0xe7eae99e
    16a8:	mvnle	r2, r0, lsl #16
    16ac:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    16b0:	blcs	81b6c4 <abort@plt+0x81ac44>
    16b4:	andvs	fp, r4, r8, lsl pc
    16b8:	svclt	0x0000e7e1
    16bc:	andeq	r1, r1, r6, lsr r9
    16c0:	andeq	r0, r0, ip, lsr #1
    16c4:	andeq	r0, r0, r0, lsr #1
    16c8:	andeq	r0, r0, r8, lsl #2
    16cc:	andeq	r0, r0, r0, ror #1
    16d0:	mvnsmi	lr, #737280	; 0xb4000
    16d4:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    16d8:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    16dc:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    16e0:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    16e4:	blne	1d928e0 <abort@plt+0x1d91e60>
    16e8:	strhle	r1, [sl], -r6
    16ec:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    16f0:	svccc	0x0004f855
    16f4:	strbmi	r3, [sl], -r1, lsl #8
    16f8:	ldrtmi	r4, [r8], -r1, asr #12
    16fc:	adcmi	r4, r6, #152, 14	; 0x2600000
    1700:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1704:	svclt	0x000083f8
    1708:	andeq	r1, r1, lr, asr #12
    170c:	andeq	r1, r1, r4, asr #12
    1710:	svclt	0x00004770
    1714:	tstcs	r0, r2, lsl #22
    1718:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    171c:	stmdblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1720:	andeq	r1, r1, r8, ror #17

Disassembly of section .fini:

00001724 <.fini>:
    1724:	push	{r3, lr}
    1728:	pop	{r3, pc}
