// Seed: 1752052836
module module_0 (
    output uwire id_0,
    input wor id_1,
    input wire id_2,
    output uwire id_3,
    input tri id_4,
    input supply1 id_5
    , id_11,
    output tri id_6,
    input uwire id_7,
    output wor id_8,
    output supply0 id_9
);
  always @(posedge "" or negedge 1) #1;
endmodule
module module_1 (
    input  tri1  id_0,
    output wire  id_1,
    input  wor   id_2,
    output wor   id_3,
    input  uwire id_4
);
  tri0 id_6 = 1;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_1,
      id_0,
      id_2,
      id_3,
      id_4,
      id_3,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign id_1 = 1;
  wire id_7;
  supply1 id_8 = 1;
endmodule
