
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.32+66 (git sha1 2f901a829, clang 15.0.7 -fPIC -Os)


-- Executing script file `latches.ys' --

1. Executing Verilog-2005 frontend: ../common/latches.v
Parsing Verilog input from `../common/latches.v' to AST representation.
Generating RTLIL representation for module `\latchp'.
Generating RTLIL representation for module `\latchn'.
Generating RTLIL representation for module `\latchsr'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \latchp

2.2. Analyzing design hierarchy..
Top module:  \latchp
Removing unused module `\latchsr'.
Removing unused module `\latchn'.
Removed 2 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\latchp.$proc$../common/latches.v:2$1'.
     1/1: $0\q[0:0]

3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\latchp.\q' from process `\latchp.$proc$../common/latches.v:2$1': $auto$proc_dlatch.cc:427:proc_dlatch$7

3.9. Executing PROC_DFF pass (convert process syncs to FFs).

3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\latchp.$proc$../common/latches.v:2$1'.
Removing empty process `latchp.$proc$../common/latches.v:2$1'.
Cleaned up 1 empty switch.

3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.
<suppressed ~7 debug messages>

4. Executing SYNTH_NANOXPLORE pass.

4.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_sim.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\NX_LUT'.
Generating RTLIL representation for module `\NX_DFF'.
Generating RTLIL representation for module `\NX_CY'.
Generating RTLIL representation for module `\NX_XRFB_64x18'.
Generating RTLIL representation for module `\NX_XRFB_32x36'.
Successfully finished Verilog frontend.

4.2. Executing HIERARCHY pass (managing design hierarchy).

4.2.1. Analyzing design hierarchy..
Top module:  \latchp

4.2.2. Analyzing design hierarchy..
Top module:  \latchp
Removed 0 unused modules.

4.3. Executing PROC pass (convert processes to netlists).

4.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$305 in module NX_XRFB_32x36.
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$133 in module NX_XRFB_64x18.
Marked 2 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$63 in module NX_DFF.
Removed a total of 0 dead cases.

4.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 105 assignments to connections.

4.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$64'.
  Set init value: \O = 1'x

4.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \async_reset in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$63'.

4.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

4.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$305'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$303_EN[35:0]$312
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$303_DATA[35:0]$311
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$303_ADDR[4:0]$310
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$133'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$131_EN[17:0]$140
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$131_DATA[17:0]$139
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$131_ADDR[5:0]$138
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$64'.
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$63'.
     1/1: $0\O[0:0]

4.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\NX_XRFB_32x36.\i' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$271_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$272_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$273_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$274_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$275_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$276_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$277_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$278_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$279_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$280_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$281_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$282_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$283_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$284_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$285_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$286_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$287_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$288_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$289_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$290_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$291_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$292_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$293_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$294_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$295_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$296_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$297_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$298_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$299_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$300_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$301_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$302_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$303_ADDR' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$305'.
  created $dff cell `$procdff$400' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$303_DATA' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$305'.
  created $dff cell `$procdff$401' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$303_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$305'.
  created $dff cell `$procdff$402' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.\i' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$67_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$68_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$69_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$70_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$71_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$72_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$73_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$74_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$75_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$76_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$77_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$78_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$79_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$80_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$81_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$82_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$83_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$84_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$85_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$86_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$87_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$88_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$89_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$90_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$91_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$92_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$93_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$94_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$95_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$96_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$97_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$98_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$99_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$100_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$101_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$102_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$103_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$104_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$105_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$106_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$107_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$108_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$109_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$110_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$111_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$112_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$113_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$114_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$115_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$116_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$117_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$118_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$119_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$120_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$121_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$122_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$123_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$124_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$125_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$126_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$127_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$128_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$129_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$130_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$131_ADDR' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$133'.
  created $dff cell `$procdff$403' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$131_DATA' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$133'.
  created $dff cell `$procdff$404' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$131_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$133'.
  created $dff cell `$procdff$405' with positive edge clock.
Creating register for signal `\NX_DFF.\O' using process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$63'.
  created $adff cell `$procdff$406' with positive edge clock and positive level reset.

4.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$346'.
Found and cleaned up 1 empty switch in `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$305'.
Removing empty process `NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$206'.
Found and cleaned up 1 empty switch in `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$133'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$64'.
Found and cleaned up 1 empty switch in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$63'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$63'.
Cleaned up 3 empty switches.

4.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.4. Executing FLATTEN pass (flatten design).

4.5. Executing TRIBUF pass.

4.6. Executing DEMINOUT pass (demote inout ports to input or output).

4.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchp..
Removed 1 unused cells and 8 unused wires.
<suppressed ~2 debug messages>

4.9. Executing CHECK pass (checking for obvious problems).
Checking module latchp...
Found and reported 0 problems.

4.10. Executing OPT pass (performing simple optimizations).

4.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchp'.
Removed a total of 0 cells.

4.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchp.
Performed a total of 0 changes.

4.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchp'.
Removed a total of 0 cells.

4.10.6. Executing OPT_DFF pass (perform DFF optimizations).

4.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchp..

4.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.10.9. Finished OPT passes. (There is nothing left to do.)

4.11. Executing FSM pass (extract and optimize FSM).

4.11.1. Executing FSM_DETECT pass (finding FSMs in design).

4.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

4.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

4.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchp..

4.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

4.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

4.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

4.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

4.12. Executing OPT pass (performing simple optimizations).

4.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchp'.
Removed a total of 0 cells.

4.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchp.
Performed a total of 0 changes.

4.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchp'.
Removed a total of 0 cells.

4.12.6. Executing OPT_DFF pass (perform DFF optimizations).

4.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchp..

4.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.12.9. Finished OPT passes. (There is nothing left to do.)

4.13. Executing WREDUCE pass (reducing word size of cells).

4.14. Executing PEEPOPT pass (run peephole optimizers).

4.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchp..

4.16. Executing SHARE pass (SAT-based resource sharing).

4.17. Executing TECHMAP pass (map to technology primitives).

4.17.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/cmp2lut.v
Parsing Verilog input from `/home/lofty/yosys/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

4.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

4.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchp..

4.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module latchp:
  created 0 $alu and 0 $macc cells.

4.21. Executing TECHMAP pass (map to technology primitives).

4.21.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/arith_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

4.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.22. Executing OPT pass (performing simple optimizations).

4.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchp'.
Removed a total of 0 cells.

4.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchp.
Performed a total of 0 changes.

4.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchp'.
Removed a total of 0 cells.

4.22.6. Executing OPT_DFF pass (perform DFF optimizations).

4.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchp..

4.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.22.9. Finished OPT passes. (There is nothing left to do.)

4.23. Executing MEMORY pass.

4.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

4.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

4.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

4.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

4.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

4.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchp..

4.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

4.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

4.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchp..

4.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

4.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchp..

4.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).

4.26. Executing TECHMAP pass (map to technology primitives).

4.26.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

4.26.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.27. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

4.28. Executing OPT pass (performing simple optimizations).

4.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchp'.
Removed a total of 0 cells.

4.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchp.
Performed a total of 0 changes.

4.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchp'.
Removed a total of 0 cells.

4.28.6. Executing OPT_SHARE pass.

4.28.7. Executing OPT_DFF pass (perform DFF optimizations).

4.28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchp..

4.28.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.28.10. Finished OPT passes. (There is nothing left to do.)

4.29. Executing TECHMAP pass (map to technology primitives).

4.29.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.29.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dlatch.
No more expansions possible.
<suppressed ~74 debug messages>

4.30. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

4.31. Executing TECHMAP pass (map to technology primitives).

4.31.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

4.31.2. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.31.3. Continuing TECHMAP pass.
Using template aldff for cells of type $_ALDFF_PP_.
No more expansions possible.
<suppressed ~86 debug messages>

4.32. Executing OPT pass (performing simple optimizations).

4.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchp'.
Removed a total of 0 cells.

4.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchp.
Performed a total of 0 changes.

4.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchp'.
Removed a total of 0 cells.

4.32.6. Executing OPT_SHARE pass.

4.32.7. Executing OPT_DFF pass (perform DFF optimizations).

4.32.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchp..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

4.32.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.32.10. Rerunning OPT passes. (Maybe there is more to do..)

4.32.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.32.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchp.
Performed a total of 0 changes.

4.32.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchp'.
Removed a total of 0 cells.

4.32.14. Executing OPT_SHARE pass.

4.32.15. Executing OPT_DFF pass (perform DFF optimizations).

4.32.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchp..

4.32.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.32.18. Finished OPT passes. (There is nothing left to do.)

4.33. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

4.34. Executing TECHMAP pass (map to technology primitives).

4.34.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_map.v' to AST representation.
Generating RTLIL representation for module `\NX_DFF'.
Successfully finished Verilog frontend.

4.34.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~25 debug messages>

4.35. Executing ABC9 pass.

4.35.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.35.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.35.3. Executing PROC pass (convert processes to netlists).

4.35.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.35.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$587 in module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.
Removed a total of 0 dead cases.

4.35.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.

4.35.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$588'.
  Set init value: \O = 1'0

4.35.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \async_reset in `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$587'.

4.35.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

4.35.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$588'.
Creating decoders for process `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$587'.
     1/1: $0\O[0:0]

4.35.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.35.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.\O' using process `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$587'.
Warning: Async reset value `\L' is not constant!
  created $aldff cell `$procdff$592' with positive edge clock and positive level non-const reset.

4.35.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.35.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$588'.
Found and cleaned up 1 empty switch in `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$587'.
Removing empty process `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$587'.
Cleaned up 1 empty switch.

4.35.3.12. Executing OPT_EXPR pass (perform const folding).

4.35.4. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module latchp.
Found 0 SCCs.

4.35.5. Executing ABC9_OPS pass (helper functions for ABC9).

4.35.6. Executing PROC pass (convert processes to netlists).

4.35.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.35.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

4.35.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

4.35.6.4. Executing PROC_INIT pass (extract init attributes).

4.35.6.5. Executing PROC_ARST pass (detect async resets in processes).

4.35.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

4.35.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

4.35.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

4.35.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

4.35.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

4.35.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

4.35.6.12. Executing OPT_EXPR pass (perform const folding).

4.35.7. Executing TECHMAP pass (map to technology primitives).

4.35.7.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.35.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~82 debug messages>

4.35.8. Executing OPT pass (performing simple optimizations).

4.35.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.

4.35.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF'.
Removed a total of 0 cells.

4.35.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.35.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.
Performed a total of 0 changes.

4.35.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF'.
Removed a total of 0 cells.

4.35.8.6. Executing OPT_DFF pass (perform DFF optimizations).

4.35.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF..

4.35.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.

4.35.8.9. Finished OPT passes. (There is nothing left to do.)

4.35.9. Executing TECHMAP pass (map to technology primitives).

4.35.9.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

4.35.9.2. Continuing TECHMAP pass.
Using template $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF for cells of type $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.
No more expansions possible.
<suppressed ~4 debug messages>

4.35.10. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

4.35.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.35.12. Executing ABC9_OPS pass (helper functions for ABC9).

4.35.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

4.35.14. Executing TECHMAP pass (map to technology primitives).

4.35.14.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

4.35.14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~86 debug messages>

4.35.15. Executing OPT pass (performing simple optimizations).

4.35.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.35.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchp'.
Removed a total of 0 cells.

4.35.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchp..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

4.35.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchp.
Performed a total of 0 changes.

4.35.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchp'.
Removed a total of 0 cells.

4.35.15.6. Executing OPT_DFF pass (perform DFF optimizations).

4.35.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchp..

4.35.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.35.15.9. Finished OPT passes. (There is nothing left to do.)

4.35.16. Executing AIGMAP pass (map logic to AIG).

4.35.17. Executing AIGMAP pass (map logic to AIG).
Module latchp: replaced 0 cells with 0 new cells, skipped 2 cells.
  not replaced 2 cell types:
       1 $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF
       1 $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF_$abc9_byp

4.35.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

4.35.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

4.35.17.3. Executing XAIGER backend.
<suppressed ~12 debug messages>
Extracted 0 AND gates and 7 wires from module `latchp' to a netlist network with 4 inputs and 1 outputs.

4.35.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

4.35.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =      4/      1  and =       0  lev =    0 (0.00)  mem = 0.00 MB  box = 1  bb = 1
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =      4/      1  and =       0  lev =    0 (0.00)  mem = 0.00 MB  ch =    0  box = 1  bb = 1
ABC: + &if -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =       0.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
ABC: P:  Del =  281.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: P:  Del =  281.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: P:  Del =  281.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: F:  Del =  281.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: A:  Del =  281.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: A:  Del =  281.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: The network is not changed by "&mfs".
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =      4/      1  and =       0  lev =    0 (0.00)  mem = 0.00 MB  box = 1  bb = 1
ABC: Mapping (K=0)  :  lut =      0  edge =       0  lev =    0 (0.00)  levB =    1  mem = 0.00 MB
ABC: LUT = 0 : Ave = 0.00
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.00 seconds, total: 0.00 seconds

4.35.17.6. Executing AIGER frontend.
<suppressed ~22 debug messages>
Removed 0 unused cells and 9 unused wires.

4.35.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:   $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF_$abc9_byp cells:        1
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        1
Removing temp directory.

4.35.18. Executing TECHMAP pass (map to technology primitives).

4.35.18.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

4.35.18.2. Continuing TECHMAP pass.
Using template $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF for cells of type $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.
Using template $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF_$abc9_byp for cells of type $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF_$abc9_byp.
No more expansions possible.
<suppressed ~9 debug messages>

4.36. Executing TECHMAP pass (map to technology primitives).

4.36.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

4.36.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

4.37. Executing TECHMAP pass (map to technology primitives).

4.37.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

4.37.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

4.38. Executing OPT pass (performing simple optimizations).

4.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchp.

4.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchp'.
Removed a total of 0 cells.

4.38.3. Executing OPT_DFF pass (perform DFF optimizations).

4.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchp..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

4.38.5. Finished fast OPT passes.

4.39. Executing AUTONAME pass.
Renamed 1 objects in module latchp (2 iterations).
<suppressed ~1 debug messages>

4.40. Executing HIERARCHY pass (managing design hierarchy).

4.40.1. Analyzing design hierarchy..
Top module:  \latchp

4.40.2. Analyzing design hierarchy..
Top module:  \latchp
Removed 0 unused modules.

4.41. Printing statistics.

=== latchp ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     NX_DFF                          1

4.42. Executing CHECK pass (checking for obvious problems).
Checking module latchp...
Found and reported 0 problems.

5. Executing HIERARCHY pass (managing design hierarchy).

5.1. Analyzing design hierarchy..
Top module:  \latchn

5.2. Analyzing design hierarchy..
Top module:  \latchn
Removing unused module `\latchsr'.
Removing unused module `\latchp'.
Removed 2 unused modules.

6. Executing PROC pass (convert processes to netlists).

6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

6.4. Executing PROC_INIT pass (extract init attributes).

6.5. Executing PROC_ARST pass (detect async resets in processes).

6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\latchn.$proc$../common/latches.v:8$2'.
     1/1: $0\q[0:0]

6.8. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\latchn.\q' from process `\latchn.$proc$../common/latches.v:8$2': $auto$proc_dlatch.cc:427:proc_dlatch$762

6.9. Executing PROC_DFF pass (convert process syncs to FFs).

6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\latchn.$proc$../common/latches.v:8$2'.
Removing empty process `latchn.$proc$../common/latches.v:8$2'.
Cleaned up 1 empty switch.

6.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.
<suppressed ~7 debug messages>

7. Executing SYNTH_NANOXPLORE pass.

7.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_sim.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\NX_LUT'.
Generating RTLIL representation for module `\NX_DFF'.
Generating RTLIL representation for module `\NX_CY'.
Generating RTLIL representation for module `\NX_XRFB_64x18'.
Generating RTLIL representation for module `\NX_XRFB_32x36'.
Successfully finished Verilog frontend.

7.2. Executing HIERARCHY pass (managing design hierarchy).

7.2.1. Analyzing design hierarchy..
Top module:  \latchn

7.2.2. Analyzing design hierarchy..
Top module:  \latchn
Removed 0 unused modules.

7.3. Executing PROC pass (convert processes to netlists).

7.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1060 in module NX_XRFB_32x36.
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$888 in module NX_XRFB_64x18.
Marked 2 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$818 in module NX_DFF.
Removed a total of 0 dead cases.

7.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 105 assignments to connections.

7.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$819'.
  Set init value: \O = 1'x

7.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \async_reset in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$818'.

7.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

7.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1060'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1058_EN[35:0]$1067
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1058_DATA[35:0]$1066
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1058_ADDR[4:0]$1065
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$888'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$886_EN[17:0]$895
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$886_DATA[17:0]$894
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$886_ADDR[5:0]$893
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$819'.
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$818'.
     1/1: $0\O[0:0]

7.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

7.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\NX_XRFB_32x36.\i' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1031_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1032_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1033_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1034_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1035_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1036_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1037_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1038_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1039_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1040_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1041_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1042_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1043_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1044_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1045_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1046_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1047_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1048_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1049_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1050_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1051_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1052_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1053_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1054_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1055_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1056_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1057_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1029_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1026_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1027_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1028_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1030_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1058_ADDR' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1060'.
  created $dff cell `$procdff$1155' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1058_DATA' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1060'.
  created $dff cell `$procdff$1156' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1058_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1060'.
  created $dff cell `$procdff$1157' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.\i' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$881_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$882_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$883_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$884_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$885_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$850_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$851_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$852_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$853_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$854_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$855_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$856_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$857_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$858_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$859_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$860_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$861_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$862_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$863_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$864_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$865_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$866_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$867_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$868_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$869_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$870_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$871_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$872_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$873_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$874_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$875_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$876_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$877_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$878_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$879_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$880_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$841_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$842_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$843_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$848_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$845_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$846_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$847_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$849_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$844_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$822_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$823_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$824_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$825_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$826_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$827_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$828_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$829_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$830_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$831_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$832_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$833_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$834_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$835_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$836_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$837_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$838_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$839_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$840_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$886_ADDR' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$888'.
  created $dff cell `$procdff$1158' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$886_DATA' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$888'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$886_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$888'.
  created $dff cell `$procdff$1160' with positive edge clock.
Creating register for signal `\NX_DFF.\O' using process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$818'.
  created $adff cell `$procdff$1161' with positive edge clock and positive level reset.

7.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1101'.
Found and cleaned up 1 empty switch in `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1060'.
Removing empty process `NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$961'.
Found and cleaned up 1 empty switch in `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$888'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$819'.
Found and cleaned up 1 empty switch in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$818'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$818'.
Cleaned up 3 empty switches.

7.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.4. Executing FLATTEN pass (flatten design).

7.5. Executing TRIBUF pass.

7.6. Executing DEMINOUT pass (demote inout ports to input or output).

7.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchn..
Removed 2 unused cells and 9 unused wires.
<suppressed ~3 debug messages>

7.9. Executing CHECK pass (checking for obvious problems).
Checking module latchn...
Found and reported 0 problems.

7.10. Executing OPT pass (performing simple optimizations).

7.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchn'.
Removed a total of 0 cells.

7.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchn..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchn.
Performed a total of 0 changes.

7.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchn'.
Removed a total of 0 cells.

7.10.6. Executing OPT_DFF pass (perform DFF optimizations).

7.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchn..

7.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.10.9. Finished OPT passes. (There is nothing left to do.)

7.11. Executing FSM pass (extract and optimize FSM).

7.11.1. Executing FSM_DETECT pass (finding FSMs in design).

7.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

7.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

7.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchn..

7.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

7.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

7.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

7.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

7.12. Executing OPT pass (performing simple optimizations).

7.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchn'.
Removed a total of 0 cells.

7.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchn..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchn.
Performed a total of 0 changes.

7.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchn'.
Removed a total of 0 cells.

7.12.6. Executing OPT_DFF pass (perform DFF optimizations).

7.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchn..

7.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.12.9. Finished OPT passes. (There is nothing left to do.)

7.13. Executing WREDUCE pass (reducing word size of cells).

7.14. Executing PEEPOPT pass (run peephole optimizers).

7.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchn..

7.16. Executing SHARE pass (SAT-based resource sharing).

7.17. Executing TECHMAP pass (map to technology primitives).

7.17.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/cmp2lut.v
Parsing Verilog input from `/home/lofty/yosys/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

7.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

7.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchn..

7.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module latchn:
  created 0 $alu and 0 $macc cells.

7.21. Executing TECHMAP pass (map to technology primitives).

7.21.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/arith_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

7.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

7.22. Executing OPT pass (performing simple optimizations).

7.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchn'.
Removed a total of 0 cells.

7.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchn..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchn.
Performed a total of 0 changes.

7.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchn'.
Removed a total of 0 cells.

7.22.6. Executing OPT_DFF pass (perform DFF optimizations).

7.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchn..

7.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.22.9. Finished OPT passes. (There is nothing left to do.)

7.23. Executing MEMORY pass.

7.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

7.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

7.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

7.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

7.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

7.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchn..

7.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

7.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

7.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchn..

7.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

7.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchn..

7.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).

7.26. Executing TECHMAP pass (map to technology primitives).

7.26.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

7.26.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

7.27. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

7.28. Executing OPT pass (performing simple optimizations).

7.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchn'.
Removed a total of 0 cells.

7.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchn..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchn.
Performed a total of 0 changes.

7.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchn'.
Removed a total of 0 cells.

7.28.6. Executing OPT_SHARE pass.

7.28.7. Executing OPT_DFF pass (perform DFF optimizations).

7.28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchn..

7.28.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.28.10. Finished OPT passes. (There is nothing left to do.)

7.29. Executing TECHMAP pass (map to technology primitives).

7.29.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.29.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $dlatch.
No more expansions possible.
<suppressed ~74 debug messages>

7.30. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

7.31. Executing TECHMAP pass (map to technology primitives).

7.31.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

7.31.2. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.31.3. Continuing TECHMAP pass.
Using template aldff for cells of type $_ALDFF_PP_.
No more expansions possible.
<suppressed ~86 debug messages>

7.32. Executing OPT pass (performing simple optimizations).

7.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchn'.
Removed a total of 0 cells.

7.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchn..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchn.
Performed a total of 0 changes.

7.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchn'.
Removed a total of 0 cells.

7.32.6. Executing OPT_SHARE pass.

7.32.7. Executing OPT_DFF pass (perform DFF optimizations).

7.32.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchn..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

7.32.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.32.10. Rerunning OPT passes. (Maybe there is more to do..)

7.32.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchn..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.32.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchn.
Performed a total of 0 changes.

7.32.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchn'.
Removed a total of 0 cells.

7.32.14. Executing OPT_SHARE pass.

7.32.15. Executing OPT_DFF pass (perform DFF optimizations).

7.32.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchn..

7.32.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.32.18. Finished OPT passes. (There is nothing left to do.)

7.33. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

7.34. Executing TECHMAP pass (map to technology primitives).

7.34.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_map.v' to AST representation.
Generating RTLIL representation for module `\NX_DFF'.
Successfully finished Verilog frontend.

7.34.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~25 debug messages>

7.35. Executing ABC9 pass.

7.35.1. Executing ABC9_OPS pass (helper functions for ABC9).

7.35.2. Executing ABC9_OPS pass (helper functions for ABC9).

7.35.3. Executing PROC pass (convert processes to netlists).

7.35.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.35.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1344 in module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.
Removed a total of 0 dead cases.

7.35.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.

7.35.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1345'.
  Set init value: \O = 1'0

7.35.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \async_reset in `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1344'.

7.35.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

7.35.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1345'.
Creating decoders for process `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1344'.
     1/1: $0\O[0:0]

7.35.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

7.35.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.\O' using process `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1344'.
Warning: Async reset value `\L' is not constant!
  created $aldff cell `$procdff$1349' with positive edge clock and positive level non-const reset.

7.35.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.35.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1345'.
Found and cleaned up 1 empty switch in `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1344'.
Removing empty process `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1344'.
Cleaned up 1 empty switch.

7.35.3.12. Executing OPT_EXPR pass (perform const folding).

7.35.4. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module latchn.
Found 0 SCCs.

7.35.5. Executing ABC9_OPS pass (helper functions for ABC9).

7.35.6. Executing PROC pass (convert processes to netlists).

7.35.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.35.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

7.35.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

7.35.6.4. Executing PROC_INIT pass (extract init attributes).

7.35.6.5. Executing PROC_ARST pass (detect async resets in processes).

7.35.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

7.35.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

7.35.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

7.35.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

7.35.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

7.35.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

7.35.6.12. Executing OPT_EXPR pass (perform const folding).

7.35.7. Executing TECHMAP pass (map to technology primitives).

7.35.7.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.35.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~82 debug messages>

7.35.8. Executing OPT pass (performing simple optimizations).

7.35.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.

7.35.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF'.
Removed a total of 0 cells.

7.35.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.35.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.
Performed a total of 0 changes.

7.35.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF'.
Removed a total of 0 cells.

7.35.8.6. Executing OPT_DFF pass (perform DFF optimizations).

7.35.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF..

7.35.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.

7.35.8.9. Finished OPT passes. (There is nothing left to do.)

7.35.9. Executing TECHMAP pass (map to technology primitives).

7.35.9.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

7.35.9.2. Continuing TECHMAP pass.
Using template $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF for cells of type $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.
No more expansions possible.
<suppressed ~4 debug messages>

7.35.10. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

7.35.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

7.35.12. Executing ABC9_OPS pass (helper functions for ABC9).

7.35.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

7.35.14. Executing TECHMAP pass (map to technology primitives).

7.35.14.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

7.35.14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~86 debug messages>

7.35.15. Executing OPT pass (performing simple optimizations).

7.35.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.35.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchn'.
Removed a total of 0 cells.

7.35.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchn..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

7.35.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchn.
Performed a total of 0 changes.

7.35.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchn'.
Removed a total of 0 cells.

7.35.15.6. Executing OPT_DFF pass (perform DFF optimizations).

7.35.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchn..

7.35.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.35.15.9. Finished OPT passes. (There is nothing left to do.)

7.35.16. Executing AIGMAP pass (map logic to AIG).

7.35.17. Executing AIGMAP pass (map logic to AIG).
Module latchn: replaced 0 cells with 0 new cells, skipped 3 cells.
  not replaced 3 cell types:
       1 $_NOT_
       1 $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF_$abc9_byp
       1 $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF

7.35.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

7.35.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

7.35.17.3. Executing XAIGER backend.
<suppressed ~12 debug messages>
Extracted 0 AND gates and 8 wires from module `latchn' to a netlist network with 4 inputs and 2 outputs.

7.35.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

7.35.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =      4/      2  and =       0  lev =    0 (0.00)  mem = 0.00 MB  box = 1  bb = 1
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =      4/      2  and =       0  lev =    0 (0.00)  mem = 0.00 MB  ch =    0  box = 1  bb = 1
ABC: + &if -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =       0.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
ABC: P:  Del =  281.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: P:  Del =  281.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: P:  Del =  281.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: F:  Del =  281.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: A:  Del =  281.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: A:  Del =  281.00.  Ar =       0.0.  Edge =        0.  Cut =        0.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: The network is not changed by "&mfs".
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =      4/      2  and =       0  lev =    0 (0.00)  mem = 0.00 MB  box = 1  bb = 1
ABC: Mapping (K=0)  :  lut =      0  edge =       0  lev =    0 (0.00)  levB =    1  mem = 0.00 MB
ABC: LUT = 0 : Ave = 0.00
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.00 seconds, total: 0.00 seconds

7.35.17.6. Executing AIGER frontend.
<suppressed ~24 debug messages>
Removed 0 unused cells and 10 unused wires.

7.35.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:        1
ABC RESULTS:   $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF_$abc9_byp cells:        1
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        2
Removing temp directory.

7.35.18. Executing TECHMAP pass (map to technology primitives).

7.35.18.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

7.35.18.2. Continuing TECHMAP pass.
Using template $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF for cells of type $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.
Using template $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF_$abc9_byp for cells of type $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF_$abc9_byp.
No more expansions possible.
<suppressed ~9 debug messages>

7.36. Executing TECHMAP pass (map to technology primitives).

7.36.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

7.36.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

7.37. Executing TECHMAP pass (map to technology primitives).

7.37.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

7.37.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
No more expansions possible.
<suppressed ~29 debug messages>

7.38. Executing OPT pass (performing simple optimizations).

7.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchn.

7.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchn'.
Removed a total of 0 cells.

7.38.3. Executing OPT_DFF pass (perform DFF optimizations).

7.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchn..
Removed 0 unused cells and 25 unused wires.
<suppressed ~1 debug messages>

7.38.5. Finished fast OPT passes.

7.39. Executing AUTONAME pass.
Renamed 4 objects in module latchn (3 iterations).
<suppressed ~3 debug messages>

7.40. Executing HIERARCHY pass (managing design hierarchy).

7.40.1. Analyzing design hierarchy..
Top module:  \latchn

7.40.2. Analyzing design hierarchy..
Top module:  \latchn
Removed 0 unused modules.

7.41. Printing statistics.

=== latchn ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     NX_DFF                          1
     NX_LUT                          1

7.42. Executing CHECK pass (checking for obvious problems).
Checking module latchn...
Found and reported 0 problems.

8. Executing HIERARCHY pass (managing design hierarchy).

8.1. Analyzing design hierarchy..
Top module:  \latchsr

8.2. Analyzing design hierarchy..
Top module:  \latchsr
Removing unused module `\latchn'.
Removing unused module `\latchp'.
Removed 2 unused modules.

9. Executing PROC pass (convert processes to netlists).

9.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

9.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$../common/latches.v:14$4 in module latchsr.
Removed a total of 0 dead cases.

9.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

9.4. Executing PROC_INIT pass (extract init attributes).

9.5. Executing PROC_ARST pass (detect async resets in processes).

9.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

9.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\latchsr.$proc$../common/latches.v:14$4'.
     1/1: $0\q[0:0]

9.8. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\latchsr.\q' from process `\latchsr.$proc$../common/latches.v:14$4': $auto$proc_dlatch.cc:427:proc_dlatch$1526

9.9. Executing PROC_DFF pass (convert process syncs to FFs).

9.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

9.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 3 empty switches in `\latchsr.$proc$../common/latches.v:14$4'.
Removing empty process `latchsr.$proc$../common/latches.v:14$4'.
Cleaned up 3 empty switches.

9.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.
<suppressed ~9 debug messages>

10. Executing SYNTH_NANOXPLORE pass.

10.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_sim.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\NX_LUT'.
Generating RTLIL representation for module `\NX_DFF'.
Generating RTLIL representation for module `\NX_CY'.
Generating RTLIL representation for module `\NX_XRFB_64x18'.
Generating RTLIL representation for module `\NX_XRFB_32x36'.
Successfully finished Verilog frontend.

10.2. Executing HIERARCHY pass (managing design hierarchy).

10.2.1. Analyzing design hierarchy..
Top module:  \latchsr

10.2.2. Analyzing design hierarchy..
Top module:  \latchsr
Removed 0 unused modules.

10.3. Executing PROC pass (convert processes to netlists).

10.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1840 in module NX_XRFB_32x36.
Marked 1 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$1668 in module NX_XRFB_64x18.
Marked 2 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1598 in module NX_DFF.
Removed a total of 0 dead cases.

10.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 105 assignments to connections.

10.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1599'.
  Set init value: \O = 1'x

10.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \async_reset in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1598'.

10.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~3 debug messages>

10.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
Creating decoders for process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1840'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1838_EN[35:0]$1847
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1838_DATA[35:0]$1846
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1838_ADDR[4:0]$1845
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
Creating decoders for process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$1668'.
     1/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$1666_EN[17:0]$1675
     2/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$1666_DATA[17:0]$1674
     3/3: $1$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$1666_ADDR[5:0]$1673
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1599'.
Creating decoders for process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1598'.
     1/1: $0\O[0:0]

10.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1830_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1834_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1833_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1832_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1829_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1831_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.\i' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1806_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1807_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1808_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1809_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1810_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1811_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1812_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1813_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1814_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1815_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1816_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1817_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1818_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1819_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1820_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1821_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1822_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1823_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1824_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1825_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1826_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1827_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1828_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1837_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1835_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:134$1836_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1838_ADDR' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1840'.
  created $dff cell `$procdff$1935' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1838_DATA' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1840'.
  created $dff cell `$procdff$1936' with positive edge clock.
Creating register for signal `\NX_XRFB_32x36.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:141$1838_EN' using process `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1840'.
  created $dff cell `$procdff$1937' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.\i' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1604_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1605_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1606_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1611_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1608_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1609_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1610_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1612_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1641_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1642_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1643_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1644_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1645_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1646_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1647_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1648_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1649_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1650_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1651_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1652_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1653_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1654_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1655_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1656_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1657_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1658_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1659_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1660_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1661_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1662_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1663_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1664_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1665_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1632_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1633_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1634_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1639_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1636_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1637_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1638_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1640_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1607_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1602_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1603_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1635_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1613_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1614_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1615_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1616_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1617_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1618_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1619_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1620_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1621_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1622_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1623_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1624_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1625_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1626_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1627_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1628_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1629_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1630_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:102$1631_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
  created direct connection (no actual register cell created).
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$1666_ADDR' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$1668'.
  created $dff cell `$procdff$1938' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$1666_DATA' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$1668'.
  created $dff cell `$procdff$1939' with positive edge clock.
Creating register for signal `\NX_XRFB_64x18.$memwr$\mem$/home/lofty/yosys/share/nanoxplore/cells_sim.v:109$1666_EN' using process `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$1668'.
  created $dff cell `$procdff$1940' with positive edge clock.
Creating register for signal `\NX_DFF.\O' using process `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1598'.
  created $adff cell `$procdff$1941' with positive edge clock and positive level reset.

10.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1881'.
Found and cleaned up 1 empty switch in `\NX_XRFB_32x36.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:139$1840'.
Removing empty process `NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1741'.
Found and cleaned up 1 empty switch in `\NX_XRFB_64x18.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:107$1668'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$1599'.
Found and cleaned up 1 empty switch in `\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1598'.
Removing empty process `NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$1598'.
Cleaned up 3 empty switches.

10.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.4. Executing FLATTEN pass (flatten design).

10.5. Executing TRIBUF pass.

10.6. Executing DEMINOUT pass (demote inout ports to input or output).

10.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchsr..
Removed 1 unused cells and 13 unused wires.
<suppressed ~2 debug messages>

10.9. Executing CHECK pass (checking for obvious problems).
Checking module latchsr...
Found and reported 0 problems.

10.10. Executing OPT pass (performing simple optimizations).

10.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchsr'.
Removed a total of 0 cells.

10.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

10.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchsr.
Performed a total of 0 changes.

10.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchsr'.
Removed a total of 0 cells.

10.10.6. Executing OPT_DFF pass (perform DFF optimizations).

10.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchsr..

10.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.10.9. Finished OPT passes. (There is nothing left to do.)

10.11. Executing FSM pass (extract and optimize FSM).

10.11.1. Executing FSM_DETECT pass (finding FSMs in design).

10.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchsr..

10.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10.12. Executing OPT pass (performing simple optimizations).

10.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchsr'.
Removed a total of 0 cells.

10.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

10.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchsr.
Performed a total of 0 changes.

10.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchsr'.
Removed a total of 0 cells.

10.12.6. Executing OPT_DFF pass (perform DFF optimizations).

10.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchsr..

10.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.12.9. Finished OPT passes. (There is nothing left to do.)

10.13. Executing WREDUCE pass (reducing word size of cells).

10.14. Executing PEEPOPT pass (run peephole optimizers).

10.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchsr..

10.16. Executing SHARE pass (SAT-based resource sharing).

10.17. Executing TECHMAP pass (map to technology primitives).

10.17.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/cmp2lut.v
Parsing Verilog input from `/home/lofty/yosys/share/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

10.17.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

10.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchsr..

10.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module latchsr:
  created 0 $alu and 0 $macc cells.

10.21. Executing TECHMAP pass (map to technology primitives).

10.21.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/arith_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

10.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

10.22. Executing OPT pass (performing simple optimizations).

10.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchsr'.
Removed a total of 0 cells.

10.22.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

10.22.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchsr.
Performed a total of 0 changes.

10.22.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchsr'.
Removed a total of 0 cells.

10.22.6. Executing OPT_DFF pass (perform DFF optimizations).

10.22.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchsr..

10.22.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.22.9. Finished OPT passes. (There is nothing left to do.)

10.23. Executing MEMORY pass.

10.23.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.23.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

10.23.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

10.23.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

10.23.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

10.23.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchsr..

10.23.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

10.23.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

10.23.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchsr..

10.23.10. Executing MEMORY_COLLECT pass (generating $mem cells).

10.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchsr..

10.25. Executing MEMORY_LIBMAP pass (mapping memories to cells).

10.26. Executing TECHMAP pass (map to technology primitives).

10.26.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

10.26.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~15 debug messages>

10.27. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

10.28. Executing OPT pass (performing simple optimizations).

10.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.
<suppressed ~1 debug messages>

10.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchsr'.
Removed a total of 0 cells.

10.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchsr..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1 debug messages>

10.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchsr.
Performed a total of 0 changes.

10.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchsr'.
Removed a total of 0 cells.

10.28.6. Executing OPT_SHARE pass.

10.28.7. Executing OPT_DFF pass (perform DFF optimizations).

10.28.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchsr..

10.28.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.28.10. Finished OPT passes. (There is nothing left to do.)

10.29. Executing TECHMAP pass (map to technology primitives).

10.29.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.29.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dlatch.
No more expansions possible.
<suppressed ~81 debug messages>

10.30. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

10.31. Executing TECHMAP pass (map to technology primitives).

10.31.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

10.31.2. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.31.3. Continuing TECHMAP pass.
Using template aldff for cells of type $_ALDFF_PP_.
No more expansions possible.
<suppressed ~86 debug messages>

10.32. Executing OPT pass (performing simple optimizations).

10.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchsr'.
Removed a total of 0 cells.

10.32.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchsr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.32.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchsr.
Performed a total of 0 changes.

10.32.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchsr'.
Removed a total of 0 cells.

10.32.6. Executing OPT_SHARE pass.

10.32.7. Executing OPT_DFF pass (perform DFF optimizations).

10.32.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchsr..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

10.32.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.32.10. Rerunning OPT passes. (Maybe there is more to do..)

10.32.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchsr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.32.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchsr.
Performed a total of 0 changes.

10.32.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchsr'.
Removed a total of 0 cells.

10.32.14. Executing OPT_SHARE pass.

10.32.15. Executing OPT_DFF pass (perform DFF optimizations).

10.32.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchsr..

10.32.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.32.18. Finished OPT passes. (There is nothing left to do.)

10.33. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

10.34. Executing TECHMAP pass (map to technology primitives).

10.34.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_map.v' to AST representation.
Generating RTLIL representation for module `\NX_DFF'.
Successfully finished Verilog frontend.

10.34.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~25 debug messages>

10.35. Executing ABC9 pass.

10.35.1. Executing ABC9_OPS pass (helper functions for ABC9).

10.35.2. Executing ABC9_OPS pass (helper functions for ABC9).

10.35.3. Executing PROC pass (convert processes to netlists).

10.35.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.35.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 2 switch rules as full_case in process $proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$2131 in module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.
Removed a total of 0 dead cases.

10.35.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 1 redundant assignment.
Promoted 1 assignment to connection.

10.35.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2132'.
  Set init value: \O = 1'0

10.35.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \async_reset in `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$2131'.

10.35.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

10.35.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2132'.
Creating decoders for process `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$2131'.
     1/1: $0\O[0:0]

10.35.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.35.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.\O' using process `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$2131'.
Warning: Async reset value `\L' is not constant!
  created $aldff cell `$procdff$2136' with positive edge clock and positive level non-const reset.

10.35.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.35.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:0$2132'.
Found and cleaned up 1 empty switch in `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$2131'.
Removing empty process `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.$proc$/home/lofty/yosys/share/nanoxplore/cells_sim.v:48$2131'.
Cleaned up 1 empty switch.

10.35.3.12. Executing OPT_EXPR pass (perform const folding).

10.35.4. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module latchsr.
Found 0 SCCs.

10.35.5. Executing ABC9_OPS pass (helper functions for ABC9).

10.35.6. Executing PROC pass (convert processes to netlists).

10.35.6.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.35.6.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10.35.6.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

10.35.6.4. Executing PROC_INIT pass (extract init attributes).

10.35.6.5. Executing PROC_ARST pass (detect async resets in processes).

10.35.6.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

10.35.6.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

10.35.6.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.35.6.9. Executing PROC_DFF pass (convert process syncs to FFs).

10.35.6.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.35.6.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.35.6.12. Executing OPT_EXPR pass (perform const folding).

10.35.7. Executing TECHMAP pass (map to technology primitives).

10.35.7.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.35.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~82 debug messages>

10.35.8. Executing OPT pass (performing simple optimizations).

10.35.8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.

10.35.8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF'.
Removed a total of 0 cells.

10.35.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.35.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.
Performed a total of 0 changes.

10.35.8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF'.
Removed a total of 0 cells.

10.35.8.6. Executing OPT_DFF pass (perform DFF optimizations).

10.35.8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF..

10.35.8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.

10.35.8.9. Finished OPT passes. (There is nothing left to do.)

10.35.9. Executing TECHMAP pass (map to technology primitives).

10.35.9.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_map.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

10.35.9.2. Continuing TECHMAP pass.
Using template $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF for cells of type $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.
No more expansions possible.
<suppressed ~4 debug messages>

10.35.10. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_model.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

10.35.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

10.35.12. Executing ABC9_OPS pass (helper functions for ABC9).

10.35.13. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

10.35.14. Executing TECHMAP pass (map to technology primitives).

10.35.14.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/techmap.v
Parsing Verilog input from `/home/lofty/yosys/share/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.35.14.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~86 debug messages>

10.35.15. Executing OPT pass (performing simple optimizations).

10.35.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.35.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchsr'.
Removed a total of 0 cells.

10.35.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \latchsr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.35.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \latchsr.
Performed a total of 0 changes.

10.35.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchsr'.
Removed a total of 0 cells.

10.35.15.6. Executing OPT_DFF pass (perform DFF optimizations).

10.35.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchsr..

10.35.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.35.15.9. Finished OPT passes. (There is nothing left to do.)

10.35.16. Executing AIGMAP pass (map logic to AIG).

10.35.17. Executing AIGMAP pass (map logic to AIG).
Module latchsr: replaced 2 cells with 11 new cells, skipped 8 cells.
  replaced 2 cell types:
       1 $_OR_
       1 $_MUX_
  not replaced 4 cell types:
       4 $_NOT_
       2 $_AND_
       1 $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF_$abc9_byp
       1 $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF

10.35.17.1. Executing ABC9_OPS pass (helper functions for ABC9).

10.35.17.2. Executing ABC9_OPS pass (helper functions for ABC9).

10.35.17.3. Executing XAIGER backend.
<suppressed ~12 debug messages>
Extracted 6 AND gates and 27 wires from module `latchsr' to a netlist network with 6 inputs and 3 outputs.

10.35.17.4. Executing ABC9_EXE pass (technology mapping using ABC9).

10.35.17.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =      6/      3  and =       4  lev =    2 (1.33)  mem = 0.00 MB  box = 1  bb = 1
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =      6/      3  and =       4  lev =    2 (1.33)  mem = 0.00 MB  ch =    0  box = 1  bb = 1
ABC: + &if -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
ABC: Node =       4.  Ch =     0.  Total mem =    0.00 MB. Peak cut mem =    0.00 MB.
ABC: P:  Del =  281.00.  Ar =       2.0.  Edge =        6.  Cut =        6.  T =     0.00 sec
ABC: P:  Del =  281.00.  Ar =       2.0.  Edge =        6.  Cut =        6.  T =     0.00 sec
ABC: P:  Del =  281.00.  Ar =       2.0.  Edge =        6.  Cut =        6.  T =     0.00 sec
ABC: F:  Del =  281.00.  Ar =       2.0.  Edge =        6.  Cut =        6.  T =     0.00 sec
ABC: A:  Del =  281.00.  Ar =       2.0.  Edge =        6.  Cut =        6.  T =     0.00 sec
ABC: A:  Del =  281.00.  Ar =       2.0.  Edge =        6.  Cut =        6.  T =     0.00 sec
ABC: Total time =     0.00 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: The network is not changed by "&mfs".
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =      6/      3  and =       4  lev =    2 (1.33)  mem = 0.00 MB  box = 1  bb = 1
ABC: Mapping (K=3)  :  lut =      2  edge =       6  lev =    1 (0.67)  levB =    2  mem = 0.00 MB
ABC: LUT = 2 : 2=0 0.0 %  3=2 100.0 %  Ave = 3.00
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.00 seconds, total: 0.00 seconds

10.35.17.6. Executing AIGER frontend.
<suppressed ~30 debug messages>
Removed 7 unused cells and 20 unused wires.

10.35.17.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:        2
ABC RESULTS:   $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF_$abc9_byp cells:        1
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

10.35.18. Executing TECHMAP pass (map to technology primitives).

10.35.18.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

10.35.18.2. Continuing TECHMAP pass.
Using template $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF for cells of type $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF.
Using template $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF_$abc9_byp for cells of type $paramod$854203470f57fc3762a9d44dced6b58888c902dd\NX_DFF_$abc9_byp.
No more expansions possible.
<suppressed ~9 debug messages>

10.36. Executing TECHMAP pass (map to technology primitives).

10.36.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/abc9_unmap.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__NX_DFF_SYNCONLY'.
Successfully finished Verilog frontend.

10.36.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

10.37. Executing TECHMAP pass (map to technology primitives).

10.37.1. Executing Verilog-2005 frontend: /home/lofty/yosys/share/nanoxplore/cells_map.v
Parsing Verilog input from `/home/lofty/yosys/share/nanoxplore/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Generating RTLIL representation for module `\dff'.
Generating RTLIL representation for module `\aldff'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$__NX_XRFB_64x18_'.
Generating RTLIL representation for module `\$__NX_XRFB_32x36_'.
Successfully finished Verilog frontend.

10.37.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
No more expansions possible.
<suppressed ~57 debug messages>

10.38. Executing OPT pass (performing simple optimizations).

10.38.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module latchsr.

10.38.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\latchsr'.
Removed a total of 0 cells.

10.38.3. Executing OPT_DFF pass (perform DFF optimizations).

10.38.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \latchsr..
Removed 1 unused cells and 50 unused wires.
<suppressed ~2 debug messages>

10.38.5. Finished fast OPT passes.

10.39. Executing AUTONAME pass.
Renamed 7 objects in module latchsr (3 iterations).
<suppressed ~5 debug messages>

10.40. Executing HIERARCHY pass (managing design hierarchy).

10.40.1. Analyzing design hierarchy..
Top module:  \latchsr

10.40.2. Analyzing design hierarchy..
Top module:  \latchsr
Removed 0 unused modules.

10.41. Printing statistics.

=== latchsr ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           8
   Number of public wire bits:       8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     NX_DFF                          1
     NX_LUT                          2

10.42. Executing CHECK pass (checking for obvious problems).
Checking module latchsr...
Found and reported 0 problems.

Warnings: 1 unique messages, 3 total
End of script. Logfile hash: 84eb2d51de, CPU: user 0.33s system 0.00s, MEM: 23.68 MB peak
Yosys 0.32+66 (git sha1 2f901a829, clang 15.0.7 -fPIC -Os)
Time spent: 31% 59x read_verilog (0 sec), 17% 3x abc9_exe (0 sec), ...
