###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Wed Nov 30 20:23:11 2022
#  Design:            Integrator
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix Integrator_postRoute -outDir ../Reports/timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin Delay2_reg_reg[0][4]/C 
Endpoint:   Delay2_reg_reg[0][4]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[0]                  (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.022
  Arrival Time                  1.986
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[0]                              |   ^   | In[0]                            |            |       |   0.000 |    0.036 | 
     | csa_tree_add_110_31_groupi/g7457/B |   ^   | In[0]                            | EO2_5VX1   | 0.001 |   0.001 |    0.037 | 
     | csa_tree_add_110_31_groupi/g7457/Q |   v   | csa_tree_add_110_31_groupi/n_120 | EO2_5VX1   | 0.551 |   0.552 |    0.588 | 
     | csa_tree_add_110_31_groupi/g502/B  |   v   | csa_tree_add_110_31_groupi/n_120 | FA_5VX1    | 0.000 |   0.552 |    0.588 | 
     | csa_tree_add_110_31_groupi/g502/S  |   v   | Sum1_add_cast[4]                 | FA_5VX1    | 0.757 |   1.309 |    1.345 | 
     | add_123_40/g533/B                  |   v   | Sum1_add_cast[4]                 | FA_5VX1    | 0.000 |   1.309 |    1.345 | 
     | add_123_40/g533/S                  |   v   | Out[4]                           | FA_5VX1    | 0.678 |   1.986 |    2.022 | 
     | Delay2_reg_reg[0][4]/D             |   v   | Out[4]                           | DFRRQ_5VX1 | 0.000 |   1.986 |    2.022 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |   -0.036 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.036 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.431 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.436 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    0.962 | 
     | Delay2_reg_reg[0][4]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    0.964 | 
     +---------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[0]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.003
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.000
  Arrival Time                  1.964
  Slack Time                   -0.036
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |    0.036 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |    0.036 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.449 |   0.449 |    0.485 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.002 |   0.452 |    0.487 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1    | IN_5VX16   |  0.508 |   0.960 |    0.996 | 
     | Delay_out1_reg[0]/C  |   ^   | clk__L2_N1    | DFRRQ_5VX1 |  0.003 |   0.963 |    0.998 | 
     | Delay_out1_reg[0]/Q  |   v   | Delay_out1[0] | DFRRQ_5VX1 |  1.001 |   1.964 |    2.000 | 
     | Delay1_out1_reg[0]/D |   v   | Delay_out1[0] | DFRRQ_5VX1 |  0.000 |   1.964 |    2.000 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -0.036 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.036 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.431 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.435 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    0.964 | 
     | Delay1_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.003 |    0.968 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin Delay1_out1_reg[13]/C 
Endpoint:   Delay1_out1_reg[13]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[13]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.001
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.012
  Arrival Time                  1.977
  Slack Time                   -0.035
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |    0.035 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |    0.035 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |    0.484 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.453 |    0.488 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   |  0.515 |   0.967 |    1.002 | 
     | Delay_out1_reg[13]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 |  0.004 |   0.971 |    1.006 | 
     | Delay_out1_reg[13]/Q  |   v   | Delay_out1[13] | DFRRQ_5VX1 |  1.006 |   1.977 |    2.012 | 
     | Delay1_out1_reg[13]/D |   v   | Delay_out1[13] | DFRRQ_5VX1 |  0.000 |   1.977 |    2.012 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |   -0.035 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.035 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.432 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.437 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.008 |    0.973 | 
     | Delay1_out1_reg[13]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.013 |    0.978 | 
     +--------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin Delay1_out1_reg[15]/C 
Endpoint:   Delay1_out1_reg[15]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[15]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.012
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.008
  Arrival Time                  1.975
  Slack Time                   -0.033
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |    0.033 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |    0.033 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |    0.482 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.003 |   0.452 |    0.485 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   |  0.515 |   0.968 |    1.001 | 
     | Delay_out1_reg[15]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 |  0.004 |   0.971 |    1.005 | 
     | Delay_out1_reg[15]/Q  |   v   | Delay_out1[15] | DFRRQ_5VX1 |  1.003 |   1.974 |    2.008 | 
     | Delay1_out1_reg[15]/D |   v   | Delay_out1[15] | DFRRQ_5VX1 |  0.001 |   1.975 |    2.008 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |   -0.033 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.033 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.434 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.439 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.008 |    0.975 | 
     | Delay1_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.004 |   1.012 |    0.979 | 
     +--------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin Delay1_out1_reg[6]/C 
Endpoint:   Delay1_out1_reg[6]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[6]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.012
+ Hold                         -0.003
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.008
  Arrival Time                  1.986
  Slack Time                   -0.022
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |    0.022 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |    0.021 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.449 |   0.449 |    0.471 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.002 |   0.452 |    0.473 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   |  0.518 |   0.969 |    0.991 | 
     | Delay_out1_reg[6]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 |  0.003 |   0.972 |    0.994 | 
     | Delay_out1_reg[6]/Q  |   v   | Delay_out1[6] | DFRRQ_5VX1 |  1.013 |   1.986 |    2.007 | 
     | Delay1_out1_reg[6]/D |   v   | Delay_out1[6] | DFRRQ_5VX1 |  0.001 |   1.986 |    2.008 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |   -0.022 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.021 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.446 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.449 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    0.987 | 
     | Delay1_out1_reg[6]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.002 |   1.012 |    0.990 | 
     +-------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin Delay1_out1_reg[14]/C 
Endpoint:   Delay1_out1_reg[14]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[14]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.004
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.009
  Arrival Time                  2.004
  Slack Time                   -0.004
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |    0.004 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |    0.004 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |    0.453 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.003 |   0.452 |    0.456 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5     | IN_5VX16   |  0.515 |   0.968 |    0.972 | 
     | Delay_out1_reg[14]/C  |   ^   | clk__L2_N5     | DFRRQ_5VX1 |  0.003 |   0.971 |    0.975 | 
     | Delay_out1_reg[14]/Q  |   v   | Delay_out1[14] | DFRRQ_5VX1 |  1.033 |   2.004 |    2.008 | 
     | Delay1_out1_reg[14]/D |   v   | Delay_out1[14] | DFRRQ_5VX1 |  0.000 |   2.004 |    2.009 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |   -0.004 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |   -0.004 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.463 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.468 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.535 |   1.007 |    1.003 | 
     | Delay1_out1_reg[14]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.013 |    1.008 | 
     +--------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Delay1_out1_reg[3]/C 
Endpoint:   Delay1_out1_reg[3]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[3]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.005
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.008
  Arrival Time                  2.017
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.008 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |   -0.009 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.449 |   0.449 |    0.441 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.002 |   0.452 |    0.443 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   |  0.518 |   0.969 |    0.961 | 
     | Delay_out1_reg[3]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 |  0.003 |   0.972 |    0.964 | 
     | Delay_out1_reg[3]/Q  |   v   | Delay_out1[3] | DFRRQ_5VX1 |  1.044 |   2.016 |    2.008 | 
     | Delay1_out1_reg[3]/D |   v   | Delay_out1[3] | DFRRQ_5VX1 |  0.000 |   2.017 |    2.008 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.008 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.009 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.476 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.479 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.017 | 
     | Delay1_out1_reg[3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.013 |    1.021 | 
     +-------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Delay1_out1_reg[4]/C 
Endpoint:   Delay1_out1_reg[4]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[4]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.009
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.004
  Arrival Time                  2.053
  Slack Time                    0.049
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.049 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |   -0.049 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.449 |   0.449 |    0.400 | 
     | clk__L2_I2/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.004 |   0.453 |    0.404 | 
     | clk__L2_I2/Q         |   ^   | clk__L2_N2    | IN_5VX16   |  0.515 |   0.967 |    0.919 | 
     | Delay_out1_reg[4]/C  |   ^   | clk__L2_N2    | DFRRQ_5VX1 |  0.004 |   0.972 |    0.923 | 
     | Delay_out1_reg[4]/Q  |   v   | Delay_out1[4] | DFRRQ_5VX1 |  1.081 |   2.052 |    2.003 | 
     | Delay1_out1_reg[4]/D |   v   | Delay_out1[4] | DFRRQ_5VX1 |  0.000 |   2.053 |    2.004 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.049 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.049 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.516 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.520 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.058 | 
     | Delay1_out1_reg[4]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.004 |   1.013 |    1.062 | 
     +-------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Delay1_out1_reg[12]/C 
Endpoint:   Delay1_out1_reg[12]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[12]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.013
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.993
  Arrival Time                  2.047
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |   -0.054 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.054 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |    0.395 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.453 |    0.399 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   |  0.515 |   0.967 |    0.913 | 
     | Delay_out1_reg[12]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 |  0.004 |   0.972 |    0.918 | 
     | Delay_out1_reg[12]/Q  |   v   | Delay_out1[12] | DFRRQ_5VX1 |  1.074 |   2.046 |    1.992 | 
     | Delay1_out1_reg[12]/D |   v   | Delay_out1[12] | DFRRQ_5VX1 |  0.001 |   2.047 |    1.993 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.054 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.054 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.521 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.526 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.535 |   1.007 |    1.061 | 
     | Delay1_out1_reg[12]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.006 |   1.013 |    1.067 | 
     +--------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Delay1_out1_reg[2]/C 
Endpoint:   Delay1_out1_reg[2]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[2]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.012
+ Hold                         -0.015
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.998
  Arrival Time                  2.097
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |    Cell    |  Delay | Arrival | Required | 
     |                      |       |               |            |        |  Time   |   Time   | 
     |----------------------+-------+---------------+------------+--------+---------+----------| 
     | clk                  |   ^   | clk           |            |        |   0.000 |   -0.100 | 
     | clk__L1_I0/A         |   ^   | clk           | IN_5VX16   | -0.000 |  -0.000 |   -0.100 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0    | IN_5VX16   |  0.449 |   0.449 |    0.349 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0    | IN_5VX16   |  0.002 |   0.452 |    0.352 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0    | IN_5VX16   |  0.518 |   0.969 |    0.869 | 
     | Delay_out1_reg[2]/C  |   ^   | clk__L2_N0    | DFRRQ_5VX1 |  0.003 |   0.972 |    0.872 | 
     | Delay_out1_reg[2]/Q  |   v   | Delay_out1[2] | DFRRQ_5VX1 |  1.124 |   2.096 |    1.997 | 
     | Delay1_out1_reg[2]/D |   v   | Delay_out1[2] | DFRRQ_5VX1 |  0.001 |   2.097 |    1.998 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.100 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.100 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.567 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.571 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.109 | 
     | Delay1_out1_reg[2]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.003 |   1.012 |    1.112 | 
     +-------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Delay2_reg_reg[0][3]/C 
Endpoint:   Delay2_reg_reg[0][3]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[2]                  (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.023
  Arrival Time                  2.122
  Slack Time                    0.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                    |       |                                  |            |       |  Time   |   Time   | 
     |------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[2]                              |   ^   | In[2]                            |            |       |   0.000 |   -0.100 | 
     | csa_tree_add_110_31_groupi/g7547/B |   ^   | In[2]                            | NO2_5VX1   | 0.002 |   0.002 |   -0.098 | 
     | csa_tree_add_110_31_groupi/g7547/Q |   v   | csa_tree_add_110_31_groupi/n_168 | NO2_5VX1   | 0.115 |   0.116 |    0.016 | 
     | csa_tree_add_110_31_groupi/g7486/C |   v   | csa_tree_add_110_31_groupi/n_168 | AO21_5VX1  | 0.000 |   0.116 |    0.016 | 
     | csa_tree_add_110_31_groupi/g7486/Q |   v   | csa_tree_add_110_31_groupi/n_119 | AO21_5VX1  | 0.545 |   0.662 |    0.562 | 
     | csa_tree_add_110_31_groupi/g503/A  |   v   | csa_tree_add_110_31_groupi/n_119 | FA_5VX1    | 0.000 |   0.662 |    0.562 | 
     | csa_tree_add_110_31_groupi/g503/S  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.789 |   1.451 |    1.351 | 
     | add_123_40/g534/B                  |   v   | Sum1_add_cast[3]                 | FA_5VX1    | 0.000 |   1.451 |    1.351 | 
     | add_123_40/g534/S                  |   v   | Out[3]                           | FA_5VX1    | 0.672 |   2.122 |    2.023 | 
     | Delay2_reg_reg[0][3]/D             |   v   | Out[3]                           | DFRRQ_5VX1 | 0.000 |   2.122 |    2.023 | 
     +-------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.100 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.100 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.567 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.572 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    1.098 | 
     | Delay2_reg_reg[0][3]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.100 | 
     +---------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin Delay1_out1_reg[10]/C 
Endpoint:   Delay1_out1_reg[10]/D (v) checked with  leading edge of 'clk'
Beginpoint: Delay_out1_reg[10]/Q  (v) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: TYPview
Other End Arrival Time          1.012
+ Hold                         -0.020
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.992
  Arrival Time                  2.111
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    |  Delay | Arrival | Required | 
     |                       |       |                |            |        |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+--------+---------+----------| 
     | clk                   |   ^   | clk            |            |        |   0.000 |   -0.119 | 
     | clk__L1_I0/A          |   ^   | clk            | IN_5VX16   | -0.000 |  -0.000 |   -0.119 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0     | IN_5VX16   |  0.449 |   0.449 |    0.330 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0     | IN_5VX16   |  0.004 |   0.453 |    0.334 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2     | IN_5VX16   |  0.515 |   0.967 |    0.848 | 
     | Delay_out1_reg[10]/C  |   ^   | clk__L2_N2     | DFRRQ_5VX1 |  0.004 |   0.971 |    0.852 | 
     | Delay_out1_reg[10]/Q  |   v   | Delay_out1[10] | DFRRQ_5VX1 |  1.139 |   2.110 |    1.991 | 
     | Delay1_out1_reg[10]/D |   v   | Delay_out1[10] | DFRRQ_5VX1 |  0.001 |   2.111 |    1.992 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.119 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.119 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.586 | 
     | clk__L2_I2/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.591 | 
     | clk__L2_I2/Q          |   ^   | clk__L2_N2 | IN_5VX16   | 0.535 |   1.007 |    1.126 | 
     | Delay1_out1_reg[10]/C |   ^   | clk__L2_N2 | DFRRQ_5VX1 | 0.005 |   1.012 |    1.131 | 
     +--------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin Delay2_reg_reg[0][20]/C 
Endpoint:   Delay2_reg_reg[0][20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.874
  Arrival Time                  2.048
  Slack Time                    0.173
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.173 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.173 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.079 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.079 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.493 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.493 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.868 | 
     | Delay2_reg_reg[0][20]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.006 |   2.048 |    1.874 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.173 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.174 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.641 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.644 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.174 | 
     | Delay2_reg_reg[0][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.180 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Removal Check with Pin Delay2_reg_reg[1][20]/C 
Endpoint:   Delay2_reg_reg[1][20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.875
  Arrival Time                  2.049
  Slack Time                    0.174
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.174 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.174 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.078 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.078 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.492 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.492 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.867 | 
     | Delay2_reg_reg[1][20]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.007 |   2.049 |    1.875 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.174 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.174 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.641 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.645 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.175 | 
     | Delay2_reg_reg[1][20]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.180 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin Delay2_reg_reg[1][19]/C 
Endpoint:   Delay2_reg_reg[1][19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.874
  Arrival Time                  2.052
  Slack Time                    0.178
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.178 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.178 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.074 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.074 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.488 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.488 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.863 | 
     | Delay2_reg_reg[1][19]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.010 |   2.052 |    1.874 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.178 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.178 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.645 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.649 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.178 | 
     | Delay2_reg_reg[1][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.006 |    1.184 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin Delay2_reg_reg[0][19]/C 
Endpoint:   Delay2_reg_reg[0][19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.874
  Arrival Time                  2.055
  Slack Time                    0.181
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.181 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.181 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.071 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.071 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.485 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.485 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.861 | 
     | Delay2_reg_reg[0][19]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.014 |   2.055 |    1.874 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.181 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.181 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.648 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.652 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.181 | 
     | Delay2_reg_reg[0][19]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.187 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin Delay2_reg_reg[0][9]/C 
Endpoint:   Delay2_reg_reg[0][9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.882
  Arrival Time                  2.065
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.183 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.183 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.069 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.069 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.484 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.484 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.859 | 
     | Delay2_reg_reg[0][9]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.024 |   2.065 |    1.882 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.183 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.183 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.650 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.654 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.192 | 
     | Delay2_reg_reg[0][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.197 | 
     +---------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin Delay2_reg_reg[1][9]/C 
Endpoint:   Delay2_reg_reg[1][9]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.882
  Arrival Time                  2.065
  Slack Time                    0.183
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.183 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.183 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.069 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.069 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.484 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.484 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.859 | 
     | Delay2_reg_reg[1][9]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.024 |   2.065 |    1.882 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.183 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.183 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.650 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.654 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.192 | 
     | Delay2_reg_reg[1][9]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.197 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin Delay2_reg_reg[1][17]/C 
Endpoint:   Delay2_reg_reg[1][17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.874
  Arrival Time                  2.060
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.186 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.186 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.066 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.066 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.480 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.480 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.855 | 
     | Delay2_reg_reg[1][17]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.019 |   2.060 |    1.874 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.186 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.186 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.653 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.657 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.186 | 
     | Delay2_reg_reg[1][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.006 |    1.192 | 
     +----------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin Delay2_reg_reg[1][8]/C 
Endpoint:   Delay2_reg_reg[1][8]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.883
  Arrival Time                  2.069
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.186 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.186 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.066 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.066 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.480 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.480 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.855 | 
     | Delay2_reg_reg[1][8]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.027 |   2.069 |    1.883 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.186 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.186 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.654 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.657 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.195 | 
     | Delay2_reg_reg[1][8]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.201 | 
     +---------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin Delay2_reg_reg[1][3]/C 
Endpoint:   Delay2_reg_reg[1][3]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.883
  Arrival Time                  2.069
  Slack Time                    0.186
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.186 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.186 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.066 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.066 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.480 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.480 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.855 | 
     | Delay2_reg_reg[1][3]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.027 |   2.069 |    1.883 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.186 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.186 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.654 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.657 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.195 | 
     | Delay2_reg_reg[1][3]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.201 | 
     +---------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin Delay2_reg_reg[0][0]/C 
Endpoint:   Delay2_reg_reg[0][0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.883
  Arrival Time                  2.070
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.187 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.187 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.065 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.065 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.479 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.479 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.855 | 
     | Delay2_reg_reg[0][0]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.028 |   2.070 |    1.883 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.187 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.187 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.654 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.658 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.196 | 
     | Delay2_reg_reg[0][0]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.201 | 
     +---------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin Delay2_reg_reg[0][1]/C 
Endpoint:   Delay2_reg_reg[0][1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                   (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.883
  Arrival Time                  2.070
  Slack Time                    0.187
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                         |       |                |            |       |  Time   |   Time   | 
     |-------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                   |   v   | reset          |            |       |   0.000 |   -0.187 | 
     | FE_PHC55_reset/A        |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.187 | 
     | FE_PHC55_reset/Q        |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.065 | 
     | FE_PHC20_reset/A        |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.065 | 
     | FE_PHC20_reset/Q        |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.479 | 
     | g62/A                   |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.479 | 
     | g62/Q                   |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.854 | 
     | Delay2_reg_reg[0][1]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.029 |   2.070 |    1.883 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.187 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.188 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.655 | 
     | clk__L2_I0/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.658 | 
     | clk__L2_I0/Q           |   ^   | clk__L2_N0 | IN_5VX16   | 0.538 |   1.009 |    1.196 | 
     | Delay2_reg_reg[0][1]/C |   ^   | clk__L2_N0 | DFRRQ_5VX1 | 0.005 |   1.014 |    1.202 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin Delay2_reg_reg[0][17]/C 
Endpoint:   Delay2_reg_reg[0][17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.874
  Arrival Time                  2.062
  Slack Time                    0.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.188 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.188 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.064 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.064 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.479 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.479 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.854 | 
     | Delay2_reg_reg[0][17]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.020 |   2.062 |    1.874 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.188 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.188 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.655 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.659 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.188 | 
     | Delay2_reg_reg[0][17]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.005 |   1.006 |    1.193 | 
     +----------------------------------------------------------------------------------------+ 
Path 25: MET Removal Check with Pin Delay2_reg_reg[0][16]/C 
Endpoint:   Delay2_reg_reg[0][16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.005
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.873
  Arrival Time                  2.063
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.190 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.190 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.062 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.062 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.476 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.476 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.851 | 
     | Delay2_reg_reg[0][16]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.022 |   2.063 |    1.873 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.190 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.190 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.658 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.661 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.191 | 
     | Delay2_reg_reg[0][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.005 |    1.195 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Removal Check with Pin Delay2_reg_reg[1][16]/C 
Endpoint:   Delay2_reg_reg[1][16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.005
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.873
  Arrival Time                  2.063
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.190 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.190 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.062 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.062 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.476 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.476 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.851 | 
     | Delay2_reg_reg[1][16]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.022 |   2.063 |    1.873 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.190 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.190 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.658 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.661 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.191 | 
     | Delay2_reg_reg[1][16]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.005 |    1.195 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin Delay2_reg_reg[1][18]/C 
Endpoint:   Delay2_reg_reg[1][18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.874
  Arrival Time                  2.065
  Slack Time                    0.190
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.190 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.190 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.062 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.062 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.476 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.476 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.851 | 
     | Delay2_reg_reg[1][18]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.023 |   2.065 |    1.874 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.190 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.191 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.658 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.661 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.191 | 
     | Delay2_reg_reg[1][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.196 | 
     +----------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin Delay1_out1_reg[1]/C 
Endpoint:   Delay1_out1_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.004
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.873
  Arrival Time                  2.064
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   -0.192 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.192 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.060 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.060 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.475 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.475 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.850 | 
     | Delay1_out1_reg[1]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.023 |   2.064 |    1.873 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.192 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.192 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.659 | 
     | clk__L2_I4/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.663 | 
     | clk__L2_I4/Q         |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.192 | 
     | Delay1_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.196 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin Delay_out1_reg[1]/C 
Endpoint:   Delay_out1_reg[1]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.004
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.872
  Arrival Time                  2.064
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   -0.192 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.192 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.060 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.060 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.474 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.474 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.849 | 
     | Delay_out1_reg[1]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.023 |   2.064 |    1.872 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |    0.192 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.192 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.660 | 
     | clk__L2_I4/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.663 | 
     | clk__L2_I4/Q        |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.193 | 
     | Delay_out1_reg[1]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.196 | 
     +------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Delay2_reg_reg[0][5]/C 
Endpoint:   Delay2_reg_reg[0][5]/D (v) checked with  leading edge of 'clk'
Beginpoint: In[4]                  (^) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.000
+ Hold                          0.023
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 2.022
  Arrival Time                  2.214
  Slack Time                    0.192
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                 |  Edge |               Net                |    Cell    | Delay | Arrival | Required | 
     |                                     |       |                                  |            |       |  Time   |   Time   | 
     |-------------------------------------+-------+----------------------------------+------------+-------+---------+----------| 
     | In[4]                               |   ^   | In[4]                            |            |       |   0.000 |   -0.192 | 
     | csa_tree_add_110_31_groupi/g7441/A  |   ^   | In[4]                            | CAG_5VX1   | 0.002 |   0.001 |   -0.191 | 
     | csa_tree_add_110_31_groupi/g7441/CO |   ^   | csa_tree_add_110_31_groupi/n_256 | CAG_5VX1   | 0.473 |   0.474 |    0.282 | 
     | csa_tree_add_110_31_groupi/g7412/A  |   ^   | csa_tree_add_110_31_groupi/n_256 | IN_5VX1    | 0.000 |   0.474 |    0.282 | 
     | csa_tree_add_110_31_groupi/g7412/Q  |   v   | csa_tree_add_110_31_groupi/n_121 | IN_5VX1    | 0.257 |   0.731 |    0.539 | 
     | csa_tree_add_110_31_groupi/g501/B   |   v   | csa_tree_add_110_31_groupi/n_121 | FA_5VX1    | 0.000 |   0.731 |    0.539 | 
     | csa_tree_add_110_31_groupi/g501/S   |   v   | Sum1_add_cast[5]                 | FA_5VX1    | 0.749 |   1.480 |    1.288 | 
     | add_123_40/g532/A                   |   v   | Sum1_add_cast[5]                 | FA_5VX1    | 0.000 |   1.480 |    1.288 | 
     | add_123_40/g532/S                   |   v   | Out[5]                           | FA_5VX1    | 0.734 |   2.214 |    2.022 | 
     | Delay2_reg_reg[0][5]/D              |   v   | Out[5]                           | DFRRQ_5VX1 | 0.000 |   2.214 |    2.022 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                        |       |            |            |       |  Time   |   Time   | 
     |------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                    |   ^   | clk        |            |       |   0.000 |    0.192 | 
     | clk__L1_I0/A           |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.193 | 
     | clk__L1_I0/Q           |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.660 | 
     | clk__L2_I3/A           |   v   | clk__L1_N0 | IN_5VX16   | 0.005 |   0.472 |    0.665 | 
     | clk__L2_I3/Q           |   ^   | clk__L2_N3 | IN_5VX16   | 0.526 |   0.998 |    1.191 | 
     | Delay2_reg_reg[0][5]/C |   ^   | clk__L2_N3 | DFRRQ_5VX1 | 0.001 |   1.000 |    1.192 | 
     +---------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin Delay1_out1_reg[18]/C 
Endpoint:   Delay1_out1_reg[18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.883
  Arrival Time                  2.076
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   -0.193 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.193 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.059 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.059 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.473 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.473 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.849 | 
     | Delay1_out1_reg[18]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.034 |   2.076 |    1.883 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.193 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.193 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.660 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.665 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.008 |    1.201 | 
     | Delay1_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.014 |    1.207 | 
     +--------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin Delay2_reg_reg[0][18]/C 
Endpoint:   Delay2_reg_reg[0][18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.874
  Arrival Time                  2.067
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.193 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.193 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.059 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.059 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.473 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.473 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.848 | 
     | Delay2_reg_reg[0][18]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.026 |   2.067 |    1.874 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.193 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.193 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.660 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.664 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.193 | 
     | Delay2_reg_reg[0][18]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.199 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin Delay2_reg_reg[0][21]/C 
Endpoint:   Delay2_reg_reg[0][21]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.875
  Arrival Time                  2.068
  Slack Time                    0.193
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.193 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.193 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.059 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.059 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.473 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.473 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.848 | 
     | Delay2_reg_reg[0][21]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.026 |   2.068 |    1.875 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.193 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.193 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.660 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.664 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.194 | 
     | Delay2_reg_reg[0][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.200 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin Delay2_reg_reg[1][21]/C 
Endpoint:   Delay2_reg_reg[1][21]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.006
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.875
  Arrival Time                  2.068
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.194 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.194 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.058 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.058 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.473 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.473 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.848 | 
     | Delay2_reg_reg[1][21]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.027 |   2.068 |    1.875 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.194 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.194 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.661 | 
     | clk__L2_I4/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.665 | 
     | clk__L2_I4/Q            |   ^   | clk__L2_N4 | IN_5VX16   | 0.529 |   1.000 |    1.194 | 
     | Delay2_reg_reg[1][21]/C |   ^   | clk__L2_N4 | DFRRQ_5VX1 | 0.006 |   1.006 |    1.200 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin Delay_out1_reg[18]/C 
Endpoint:   Delay_out1_reg[18]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.883
  Arrival Time                  2.077
  Slack Time                    0.194
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   -0.194 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.194 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.058 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.058 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.472 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.472 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.847 | 
     | Delay_out1_reg[18]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.036 |   2.077 |    1.883 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.194 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.194 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.662 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.666 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.008 |    1.203 | 
     | Delay_out1_reg[18]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.014 |    1.209 | 
     +-------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin Delay1_out1_reg[0]/C 
Endpoint:   Delay1_out1_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.003
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.872
  Arrival Time                  2.066
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   -0.195 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.195 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.057 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.057 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.472 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.472 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.847 | 
     | Delay1_out1_reg[0]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.025 |   2.066 |    1.872 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.195 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.195 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.662 | 
     | clk__L2_I1/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.665 | 
     | clk__L2_I1/Q         |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.194 | 
     | Delay1_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.003 |    1.198 | 
     +-------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin Delay1_out1_reg[20]/C 
Endpoint:   Delay1_out1_reg[20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.883
  Arrival Time                  2.077
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   -0.195 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.195 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.057 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.057 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.472 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.472 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.847 | 
     | Delay1_out1_reg[20]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.036 |   2.077 |    1.883 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.195 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.195 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.662 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.666 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.008 |    1.203 | 
     | Delay1_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.014 |    1.209 | 
     +--------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin Delay2_reg_reg[0][15]/C 
Endpoint:   Delay2_reg_reg[0][15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.003
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.872
  Arrival Time                  2.067
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.196 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.196 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.056 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.056 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.471 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.471 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.846 | 
     | Delay2_reg_reg[0][15]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.026 |   2.067 |    1.872 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.196 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.196 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.663 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.666 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.195 | 
     | Delay2_reg_reg[0][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   1.003 |    1.199 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin Delay1_out1_reg[19]/C 
Endpoint:   Delay1_out1_reg[19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.883
  Arrival Time                  2.078
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   -0.196 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.196 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.056 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.056 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.471 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.471 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.846 | 
     | Delay1_out1_reg[19]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.037 |   2.078 |    1.883 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.196 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.196 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.663 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.667 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.008 |    1.204 | 
     | Delay1_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.014 |    1.210 | 
     +--------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin Delay_out1_reg[20]/C 
Endpoint:   Delay_out1_reg[20]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.883
  Arrival Time                  2.078
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   -0.196 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.196 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.056 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.056 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.471 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.471 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.846 | 
     | Delay_out1_reg[20]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.037 |   2.078 |    1.883 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.196 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.196 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.663 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.667 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.008 |    1.204 | 
     | Delay_out1_reg[20]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.014 |    1.210 | 
     +-------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin Delay_out1_reg[19]/C 
Endpoint:   Delay_out1_reg[19]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.014
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.883
  Arrival Time                  2.078
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   -0.196 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.196 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.056 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.056 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.471 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.471 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.846 | 
     | Delay_out1_reg[19]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.037 |   2.078 |    1.883 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.196 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.196 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.663 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.668 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.008 |    1.204 | 
     | Delay_out1_reg[19]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.006 |   1.014 |    1.210 | 
     +-------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin Delay_out1_reg[15]/C 
Endpoint:   Delay_out1_reg[15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.013
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.882
  Arrival Time                  2.079
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   -0.197 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.197 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.055 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.055 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.469 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.469 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.845 | 
     | Delay_out1_reg[15]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.037 |   2.079 |    1.882 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.197 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.197 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.664 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.669 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.008 |    1.205 | 
     | Delay_out1_reg[15]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.013 |    1.210 | 
     +-------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin Delay_out1_reg[0]/C 
Endpoint:   Delay_out1_reg[0]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.003
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.872
  Arrival Time                  2.069
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                      |       |                |            |       |  Time   |   Time   | 
     |----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                |   v   | reset          |            |       |   0.000 |   -0.197 | 
     | FE_PHC55_reset/A     |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.197 | 
     | FE_PHC55_reset/Q     |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.055 | 
     | FE_PHC20_reset/A     |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.055 | 
     | FE_PHC20_reset/Q     |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.469 | 
     | g62/A                |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.469 | 
     | g62/Q                |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.844 | 
     | Delay_out1_reg[0]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.027 |   2.069 |    1.872 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                     |       |            |            |       |  Time   |   Time   | 
     |---------------------+-------+------------+------------+-------+---------+----------| 
     | clk                 |   ^   | clk        |            |       |   0.000 |    0.197 | 
     | clk__L1_I0/A        |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.197 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.665 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.668 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.197 | 
     | Delay_out1_reg[0]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.003 |    1.201 | 
     +------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin Delay_out1_reg[17]/C 
Endpoint:   Delay_out1_reg[17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                 (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.013
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.882
  Arrival Time                  2.079
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                       |       |                |            |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                 |   v   | reset          |            |       |   0.000 |   -0.197 | 
     | FE_PHC55_reset/A      |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.197 | 
     | FE_PHC55_reset/Q      |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.055 | 
     | FE_PHC20_reset/A      |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.055 | 
     | FE_PHC20_reset/Q      |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.469 | 
     | g62/A                 |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.469 | 
     | g62/Q                 |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.844 | 
     | Delay_out1_reg[17]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.038 |   2.079 |    1.882 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                      |       |            |            |       |  Time   |   Time   | 
     |----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                  |   ^   | clk        |            |       |   0.000 |    0.197 | 
     | clk__L1_I0/A         |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.198 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.665 | 
     | clk__L2_I5/A         |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.669 | 
     | clk__L2_I5/Q         |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.008 |    1.206 | 
     | Delay_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.013 |    1.211 | 
     +-------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin Delay1_out1_reg[16]/C 
Endpoint:   Delay1_out1_reg[16]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.013
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.882
  Arrival Time                  2.079
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   -0.197 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.197 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.055 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.055 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.469 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.469 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.844 | 
     | Delay1_out1_reg[16]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.038 |   2.079 |    1.882 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.197 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.198 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.665 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.669 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.008 |    1.206 | 
     | Delay1_out1_reg[16]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.013 |    1.211 | 
     +--------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin Delay2_reg_reg[1][15]/C 
Endpoint:   Delay2_reg_reg[1][15]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.003
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.872
  Arrival Time                  2.069
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.198 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.198 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.054 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.054 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.469 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.469 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.844 | 
     | Delay2_reg_reg[1][15]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.028 |   2.069 |    1.872 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.198 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.198 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.665 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.669 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.198 | 
     | Delay2_reg_reg[1][15]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.003 |    1.201 | 
     +----------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin Delay1_out1_reg[17]/C 
Endpoint:   Delay1_out1_reg[17]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                  (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.013
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.881
  Arrival Time                  2.079
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Pin           |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                        |       |                |            |       |  Time   |   Time   | 
     |------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                  |   v   | reset          |            |       |   0.000 |   -0.198 | 
     | FE_PHC55_reset/A       |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.198 | 
     | FE_PHC55_reset/Q       |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.054 | 
     | FE_PHC20_reset/A       |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.054 | 
     | FE_PHC20_reset/Q       |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.469 | 
     | g62/A                  |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.469 | 
     | g62/Q                  |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.844 | 
     | Delay1_out1_reg[17]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.038 |   2.079 |    1.881 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                       |       |            |            |       |  Time   |   Time   | 
     |-----------------------+-------+------------+------------+-------+---------+----------| 
     | clk                   |   ^   | clk        |            |       |   0.000 |    0.198 | 
     | clk__L1_I0/A          |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.198 | 
     | clk__L1_I0/Q          |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.665 | 
     | clk__L2_I5/A          |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.472 |    0.670 | 
     | clk__L2_I5/Q          |   ^   | clk__L2_N5 | IN_5VX16   | 0.537 |   1.008 |    1.206 | 
     | Delay1_out1_reg[17]/C |   ^   | clk__L2_N5 | DFRRQ_5VX1 | 0.005 |   1.013 |    1.211 | 
     +--------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin Delay2_reg_reg[0][13]/C 
Endpoint:   Delay2_reg_reg[0][13]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.004
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.872
  Arrival Time                  2.070
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.198 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.198 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.054 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.054 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.468 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.468 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.843 | 
     | Delay2_reg_reg[0][13]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.028 |   2.070 |    1.872 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.198 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.198 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.665 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.669 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.198 | 
     | Delay2_reg_reg[0][13]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.202 | 
     +----------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin Delay2_reg_reg[0][14]/C 
Endpoint:   Delay2_reg_reg[0][14]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.003
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.871
  Arrival Time                  2.069
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.198 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.198 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.054 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.054 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.468 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.468 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.843 | 
     | Delay2_reg_reg[0][14]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.028 |   2.069 |    1.871 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.198 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.198 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.666 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.669 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.198 | 
     | Delay2_reg_reg[0][14]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.003 |   1.003 |    1.201 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin Delay2_reg_reg[0][12]/C 
Endpoint:   Delay2_reg_reg[0][12]/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset                    (v) triggered by  leading edge of '@'
Analysis View: TYPview
Other End Arrival Time          1.004
+ Removal                      -0.132
+ Phase Shift                   0.000
+ Uncertainty                   1.000
= Required Time                 1.872
  Arrival Time                  2.071
  Slack Time                    0.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |    Cell    | Delay | Arrival | Required | 
     |                          |       |                |            |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+------------+-------+---------+----------| 
     | reset                    |   v   | reset          |            |       |   0.000 |   -0.198 | 
     | FE_PHC55_reset/A         |   v   | reset          | BU_5VX1    | 0.000 |   0.000 |   -0.198 | 
     | FE_PHC55_reset/Q         |   v   | FE_PHN55_reset | BU_5VX1    | 0.252 |   0.252 |    0.054 | 
     | FE_PHC20_reset/A         |   v   | FE_PHN55_reset | BU_5VX0    | 0.000 |   0.252 |    0.054 | 
     | FE_PHC20_reset/Q         |   v   | FE_PHN20_reset | BU_5VX0    | 0.414 |   0.666 |    0.468 | 
     | g62/A                    |   v   | FE_PHN20_reset | IN_5VX4    | 0.000 |   0.666 |    0.468 | 
     | g62/Q                    |   ^   | n_0            | IN_5VX4    | 1.375 |   2.042 |    1.843 | 
     | Delay2_reg_reg[0][12]/RN |   ^   | n_0            | DFRRQ_5VX1 | 0.029 |   2.071 |    1.872 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin           |  Edge |    Net     |    Cell    | Delay | Arrival | Required | 
     |                         |       |            |            |       |  Time   |   Time   | 
     |-------------------------+-------+------------+------------+-------+---------+----------| 
     | clk                     |   ^   | clk        |            |       |   0.000 |    0.198 | 
     | clk__L1_I0/A            |   ^   | clk        | IN_5VX16   | 0.000 |   0.000 |    0.199 | 
     | clk__L1_I0/Q            |   v   | clk__L1_N0 | IN_5VX16   | 0.467 |   0.467 |    0.666 | 
     | clk__L2_I1/A            |   v   | clk__L1_N0 | IN_5VX16   | 0.004 |   0.471 |    0.669 | 
     | clk__L2_I1/Q            |   ^   | clk__L2_N1 | IN_5VX16   | 0.529 |   1.000 |    1.198 | 
     | Delay2_reg_reg[0][12]/C |   ^   | clk__L2_N1 | DFRRQ_5VX1 | 0.004 |   1.004 |    1.202 | 
     +----------------------------------------------------------------------------------------+ 

