#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000002902300 .scope module, "CPUTester1" "CPUTester1" 2 6;
 .timescale 0 0;
v0000000002992350_0 .var "clk", 0 0;
v00000000029904b0_0 .var/i "f", 31 0;
v0000000002991b30_0 .var/i "index", 31 0;
v0000000002990730_0 .var/i "memoryFile", 31 0;
v0000000002990e10_0 .var "reset", 0 0;
S_000000000293ce20 .scope module, "CPU_Test1" "mipsCPUData1" 2 13, 3 1 0, S_0000000002902300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v000000000298c7b0_0 .net "MOC", 0 0, v000000000298a410_0;  1 drivers
v000000000298c850_0 .net *"_s11", 3 0, L_0000000002a0e940;  1 drivers
v000000000298c8f0_0 .net "aluB", 31 0, v000000000291ec70_0;  1 drivers
v000000000298cad0_0 .net "aluCode", 5 0, v000000000291e590_0;  1 drivers
v000000000298cc10_0 .net "aluOut", 31 0, v000000000298cf30_0;  1 drivers
v000000000298cd50_0 .net "aluSource", 1 0, v000000000291fad0_0;  1 drivers
v000000000298cdf0_0 .net "andOut", 0 0, v000000000298c710_0;  1 drivers
v00000000029918b0_0 .net "branch", 0 0, v000000000291e090_0;  1 drivers
v0000000002990f50_0 .net "branchAddOut", 31 0, v000000000298d430_0;  1 drivers
v0000000002990eb0_0 .net "branchSelect", 31 0, v000000000291f210_0;  1 drivers
v0000000002991950_0 .net "byte", 0 0, v000000000291eef0_0;  1 drivers
v0000000002990a50_0 .net "clk", 0 0, v0000000002992350_0;  1 drivers
v0000000002990ff0_0 .net "func", 5 0, v000000000298c530_0;  1 drivers
v0000000002991f90_0 .net "immediate", 0 0, v000000000291e630_0;  1 drivers
v00000000029905f0_0 .net "instruction", 31 0, v0000000002989bf0_0;  1 drivers
v0000000002990af0_0 .net "irLoad", 0 0, v000000000291f530_0;  1 drivers
v0000000002990550_0 .net "jump", 0 0, v000000000291e8b0_0;  1 drivers
v0000000002990b90_0 .net "jumpMuxOut", 31 0, v0000000002989ab0_0;  1 drivers
v0000000002991ef0_0 .net "marInput", 31 0, v000000000298cfd0_0;  1 drivers
v0000000002990910_0 .net "marLoad", 0 0, v000000000291ef90_0;  1 drivers
v0000000002991c70_0 .net "mdrData", 31 0, v000000000298a050_0;  1 drivers
v0000000002991db0_0 .net "mdrIn", 31 0, v000000000298e150_0;  1 drivers
v0000000002990690_0 .net "mdrLoad", 0 0, v000000000291e950_0;  1 drivers
v00000000029922b0_0 .net "mdrSource", 0 0, v000000000291f670_0;  1 drivers
v0000000002991630_0 .net "memAdress", 31 0, v0000000002989fb0_0;  1 drivers
v0000000002990c30_0 .net "memData", 31 0, v000000000298b270_0;  1 drivers
v00000000029919f0_0 .net "memEnable", 0 0, v000000000291f710_0;  1 drivers
v00000000029909b0_0 .net "next", 31 0, v0000000002989510_0;  1 drivers
v0000000002991090_0 .net "npcLoad", 0 0, v000000000291f7b0_0;  1 drivers
v0000000002992030_0 .net "pcAdd4", 31 0, L_0000000002a0d860;  1 drivers
v0000000002991a90_0 .net "pcLoad", 0 0, v000000000291f850_0;  1 drivers
v00000000029916d0_0 .net "pcOut", 31 0, v000000000298a870_0;  1 drivers
v0000000002991310_0 .net "pcSelect", 0 0, v000000000291e270_0;  1 drivers
v0000000002990cd0_0 .net "regMuxOut", 4 0, v000000000298b130_0;  1 drivers
v00000000029907d0_0 .net "regOutA", 31 0, v000000000298aa50_0;  1 drivers
v0000000002991130_0 .net "regOutB", 31 0, v000000000298ac30_0;  1 drivers
v00000000029911d0_0 .net "regWrite", 0 0, v000000000291e310_0;  1 drivers
v0000000002991770_0 .net "reset", 0 0, v0000000002990e10_0;  1 drivers
v00000000029920d0_0 .net "rfSource", 0 0, v000000000298ab90_0;  1 drivers
v0000000002992170_0 .net "rw", 0 0, v000000000291e130_0;  1 drivers
v0000000002992210_0 .net "shftLeft28Out", 27 0, v000000000298d110_0;  1 drivers
v0000000002991e50_0 .net "shftLeftOut", 31 0, v000000000298ce90_0;  1 drivers
v0000000002990870_0 .net "signExtOut", 31 0, v000000000298d890_0;  1 drivers
v0000000002991270_0 .net "unSign", 0 0, v0000000002989790_0;  1 drivers
v0000000002990d70_0 .net "zFlag", 0 0, v000000000298dbb0_0;  1 drivers
L_00000000029b1bc0 .part v0000000002989bf0_0, 26, 6;
L_00000000029b1d00 .part v0000000002989bf0_0, 0, 6;
L_00000000029b1da0 .part v0000000002989bf0_0, 16, 5;
L_00000000029b1f80 .part v0000000002989bf0_0, 11, 5;
L_0000000002a0e940 .part L_0000000002a0d860, 28, 4;
L_0000000002a0dfe0 .concat [ 28 4 0 0], v000000000298d110_0, L_0000000002a0e940;
L_0000000002a0e3a0 .part v0000000002989bf0_0, 21, 5;
L_0000000002a0dae0 .part v0000000002989bf0_0, 16, 5;
L_0000000002a0da40 .part v0000000002989bf0_0, 0, 16;
L_0000000002a0e8a0 .part v0000000002989bf0_0, 0, 26;
S_0000000000937110 .scope module, "ALU_Mux" "mux4inputs" 3 93, 4 47 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v000000000291f5d0_0 .net "one", 31 0, v000000000298d890_0;  alias, 1 drivers
v000000000291ec70_0 .var "result", 31 0;
v000000000291e450_0 .net "s", 1 0, v000000000291fad0_0;  alias, 1 drivers
L_00000000029b4528 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000291fa30_0 .net "three", 31 0, L_00000000029b4528;  1 drivers
v000000000291ebd0_0 .net "two", 31 0, v000000000298a050_0;  alias, 1 drivers
v000000000291dff0_0 .net "zero", 31 0, v000000000298ac30_0;  alias, 1 drivers
E_00000000028fbbc0/0 .event edge, v000000000291e450_0, v000000000291dff0_0, v000000000291f5d0_0, v000000000291ebd0_0;
E_00000000028fbbc0/1 .event edge, v000000000291fa30_0;
E_00000000028fbbc0 .event/or E_00000000028fbbc0/0, E_00000000028fbbc0/1;
S_0000000000937290 .scope module, "Branch_Mux" "mux32" 3 95, 4 33 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000291ee50_0 .net "one", 31 0, v000000000298d430_0;  alias, 1 drivers
v000000000291f210_0 .var "result", 31 0;
v000000000291f490_0 .net "s", 0 0, v000000000298c710_0;  alias, 1 drivers
v000000000291fdf0_0 .net "zero", 31 0, L_0000000002a0d860;  alias, 1 drivers
E_00000000028fb840 .event edge, v000000000291f490_0, v000000000291fdf0_0, v000000000291ee50_0;
S_000000000093a930 .scope module, "Control_Unit" "control" 3 84, 5 1 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v000000000291e4f0_0 .net "MOC", 0 0, v000000000298a410_0;  alias, 1 drivers
v000000000291e130_0 .var "RW", 0 0;
v000000000291e590_0 .var "aluCode", 5 0;
v000000000291fad0_0 .var "aluSrc", 1 0;
v000000000291e090_0 .var "branch", 0 0;
v000000000291eef0_0 .var "byte", 0 0;
v000000000291e1d0_0 .net "clk", 0 0, v0000000002992350_0;  alias, 1 drivers
v000000000291e630_0 .var "immediate", 0 0;
v000000000291f530_0 .var "irLoad", 0 0;
v000000000291e8b0_0 .var "jump", 0 0;
v000000000291ef90_0 .var "marLoad", 0 0;
v000000000291e950_0 .var "mdrLoad", 0 0;
v000000000291f670_0 .var "mdrSource", 0 0;
v000000000291f710_0 .var "memEnable", 0 0;
v000000000291f7b0_0 .var "npcLoad", 0 0;
v000000000291e9f0_0 .net "opCode", 5 0, L_00000000029b1bc0;  1 drivers
v000000000291f850_0 .var "pcLoad", 0 0;
v000000000291e270_0 .var "pcSelect", 0 0;
v000000000291e310_0 .var "regWrite", 0 0;
v0000000002989e70_0 .net "reset", 0 0, v0000000002990e10_0;  alias, 1 drivers
v000000000298ab90_0 .var "rfSource", 0 0;
v0000000002989dd0_0 .var "state", 4 0;
v0000000002989790_0 .var "unSign", 0 0;
E_00000000028fd440 .event posedge, v000000000291e1d0_0;
S_00000000008eb740 .scope module, "IR" "register" 3 78, 6 48 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000298ad70_0 .net "clk", 0 0, v0000000002992350_0;  alias, 1 drivers
v0000000002989b50_0 .net "in", 31 0, v000000000298b270_0;  alias, 1 drivers
v0000000002989d30_0 .net "load", 0 0, v000000000291f530_0;  alias, 1 drivers
v0000000002989bf0_0 .var "result", 31 0;
E_00000000028fc700 .event posedge, v000000000291f530_0;
S_00000000008eb8c0 .scope module, "Jump_Mux" "mux32" 3 96, 4 33 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002989f10_0 .net "one", 31 0, L_0000000002a0dfe0;  1 drivers
v0000000002989ab0_0 .var "result", 31 0;
v0000000002989650_0 .net "s", 0 0, v000000000291e8b0_0;  alias, 1 drivers
v00000000029896f0_0 .net "zero", 31 0, v000000000291f210_0;  alias, 1 drivers
E_00000000028f1b40 .event edge, v000000000291e8b0_0, v000000000291f210_0, v0000000002989f10_0;
S_00000000008db0f0 .scope module, "MAR" "register" 3 75, 6 48 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000298a5f0_0 .net "clk", 0 0, v0000000002992350_0;  alias, 1 drivers
v0000000002989c90_0 .net "in", 31 0, v000000000298cfd0_0;  alias, 1 drivers
v0000000002989970_0 .net "load", 0 0, v000000000291ef90_0;  alias, 1 drivers
v0000000002989fb0_0 .var "result", 31 0;
E_00000000028f1d00 .event posedge, v000000000291ef90_0;
S_00000000008db270 .scope module, "MDR" "register" 3 76, 6 48 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v0000000002989470_0 .net "clk", 0 0, v0000000002992350_0;  alias, 1 drivers
v0000000002989830_0 .net "in", 31 0, v000000000298e150_0;  alias, 1 drivers
v000000000298a2d0_0 .net "load", 0 0, v000000000291e950_0;  alias, 1 drivers
v000000000298a050_0 .var "result", 31 0;
E_00000000028f1d40 .event posedge, v000000000291e950_0;
S_00000000008cc400 .scope module, "Memory" "MemoryTest1" 3 106, 7 1 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v000000000298a410_0 .var "MOC", 0 0;
v000000000298a0f0 .array "Mem", 511 0, 7 0;
v000000000298aaf0_0 .net "address", 31 0, v0000000002989fb0_0;  alias, 1 drivers
v00000000029898d0_0 .net "byte", 0 0, v000000000291eef0_0;  alias, 1 drivers
v000000000298a190_0 .net "dataIn", 31 0, v000000000298a050_0;  alias, 1 drivers
v000000000298a230_0 .net "memEnable", 0 0, v000000000291f710_0;  alias, 1 drivers
v000000000298b270_0 .var "output_destination", 31 0;
v0000000002989a10_0 .net "rw", 0 0, v000000000291e130_0;  alias, 1 drivers
E_00000000028f1fc0 .event posedge, v000000000291f710_0;
S_00000000008cc580 .scope module, "NPC" "register" 3 77, 6 48 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000298a4b0_0 .net "clk", 0 0, v0000000002992350_0;  alias, 1 drivers
v000000000298a370_0 .net "in", 31 0, v0000000002989ab0_0;  alias, 1 drivers
v000000000298a550_0 .net "load", 0 0, v000000000291f7b0_0;  alias, 1 drivers
v0000000002989510_0 .var "result", 31 0;
E_00000000028f20c0 .event posedge, v000000000291f7b0_0;
S_0000000000917420 .scope module, "Program_Counter" "ProgramCounter" 3 81, 5 332 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v000000000298a690_0 .net "Clk", 0 0, v0000000002992350_0;  alias, 1 drivers
v000000000298a730_0 .net "Load", 0 0, v000000000291f850_0;  alias, 1 drivers
v000000000298a7d0_0 .net "PCNext", 31 0, v0000000002989510_0;  alias, 1 drivers
v000000000298a870_0 .var "PCResult", 31 0;
v000000000298a910_0 .net "Reset", 0 0, v0000000002990e10_0;  alias, 1 drivers
E_00000000028f2100 .event posedge, v000000000291f850_0;
S_000000000298b480 .scope module, "Register_File" "RegisterFile" 3 100, 8 1 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v000000000298a9b0_0 .net "A_Address", 4 0, L_0000000002a0e3a0;  1 drivers
v000000000298aa50_0 .var "A_Data", 31 0;
v000000000298af50_0 .net "B_Address", 4 0, L_0000000002a0dae0;  1 drivers
v000000000298ac30_0 .var "B_Data", 31 0;
v000000000298acd0_0 .net "C_Address", 4 0, v000000000298b130_0;  alias, 1 drivers
v000000000298ae10_0 .net "C_Data", 31 0, v000000000298e150_0;  alias, 1 drivers
v000000000298aeb0_0 .net "Clk", 0 0, v0000000002992350_0;  alias, 1 drivers
v000000000298aff0 .array "Registers", 31 0, 31 0;
v000000000298b090_0 .net "Write", 0 0, v000000000291e310_0;  alias, 1 drivers
v000000000298aff0_0 .array/port v000000000298aff0, 0;
v000000000298aff0_1 .array/port v000000000298aff0, 1;
v000000000298aff0_2 .array/port v000000000298aff0, 2;
E_00000000028f2340/0 .event edge, v000000000298a9b0_0, v000000000298aff0_0, v000000000298aff0_1, v000000000298aff0_2;
v000000000298aff0_3 .array/port v000000000298aff0, 3;
v000000000298aff0_4 .array/port v000000000298aff0, 4;
v000000000298aff0_5 .array/port v000000000298aff0, 5;
v000000000298aff0_6 .array/port v000000000298aff0, 6;
E_00000000028f2340/1 .event edge, v000000000298aff0_3, v000000000298aff0_4, v000000000298aff0_5, v000000000298aff0_6;
v000000000298aff0_7 .array/port v000000000298aff0, 7;
v000000000298aff0_8 .array/port v000000000298aff0, 8;
v000000000298aff0_9 .array/port v000000000298aff0, 9;
v000000000298aff0_10 .array/port v000000000298aff0, 10;
E_00000000028f2340/2 .event edge, v000000000298aff0_7, v000000000298aff0_8, v000000000298aff0_9, v000000000298aff0_10;
v000000000298aff0_11 .array/port v000000000298aff0, 11;
v000000000298aff0_12 .array/port v000000000298aff0, 12;
v000000000298aff0_13 .array/port v000000000298aff0, 13;
v000000000298aff0_14 .array/port v000000000298aff0, 14;
E_00000000028f2340/3 .event edge, v000000000298aff0_11, v000000000298aff0_12, v000000000298aff0_13, v000000000298aff0_14;
v000000000298aff0_15 .array/port v000000000298aff0, 15;
v000000000298aff0_16 .array/port v000000000298aff0, 16;
v000000000298aff0_17 .array/port v000000000298aff0, 17;
v000000000298aff0_18 .array/port v000000000298aff0, 18;
E_00000000028f2340/4 .event edge, v000000000298aff0_15, v000000000298aff0_16, v000000000298aff0_17, v000000000298aff0_18;
v000000000298aff0_19 .array/port v000000000298aff0, 19;
v000000000298aff0_20 .array/port v000000000298aff0, 20;
v000000000298aff0_21 .array/port v000000000298aff0, 21;
v000000000298aff0_22 .array/port v000000000298aff0, 22;
E_00000000028f2340/5 .event edge, v000000000298aff0_19, v000000000298aff0_20, v000000000298aff0_21, v000000000298aff0_22;
v000000000298aff0_23 .array/port v000000000298aff0, 23;
v000000000298aff0_24 .array/port v000000000298aff0, 24;
v000000000298aff0_25 .array/port v000000000298aff0, 25;
v000000000298aff0_26 .array/port v000000000298aff0, 26;
E_00000000028f2340/6 .event edge, v000000000298aff0_23, v000000000298aff0_24, v000000000298aff0_25, v000000000298aff0_26;
v000000000298aff0_27 .array/port v000000000298aff0, 27;
v000000000298aff0_28 .array/port v000000000298aff0, 28;
v000000000298aff0_29 .array/port v000000000298aff0, 29;
v000000000298aff0_30 .array/port v000000000298aff0, 30;
E_00000000028f2340/7 .event edge, v000000000298aff0_27, v000000000298aff0_28, v000000000298aff0_29, v000000000298aff0_30;
v000000000298aff0_31 .array/port v000000000298aff0, 31;
E_00000000028f2340/8 .event edge, v000000000298aff0_31, v000000000298af50_0;
E_00000000028f2340 .event/or E_00000000028f2340/0, E_00000000028f2340/1, E_00000000028f2340/2, E_00000000028f2340/3, E_00000000028f2340/4, E_00000000028f2340/5, E_00000000028f2340/6, E_00000000028f2340/7, E_00000000028f2340/8;
E_00000000028f2140 .event posedge, v000000000291e310_0;
S_000000000298b600 .scope module, "Register_Mux" "mux4" 3 91, 4 13 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v000000000298b310_0 .net "one", 4 0, L_00000000029b1f80;  1 drivers
v000000000298b130_0 .var "result", 4 0;
v000000000298b1d0_0 .net "s", 0 0, v000000000298ab90_0;  alias, 1 drivers
v00000000029895b0_0 .net "zero", 4 0, L_00000000029b1da0;  1 drivers
E_00000000028f2180 .event edge, v000000000298ab90_0, v00000000029895b0_0, v000000000298b310_0;
S_000000000298c200 .scope module, "addFour" "addplus4" 3 113, 6 3 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_00000000029b4570 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000298de30_0 .net/2u *"_s0", 31 0, L_00000000029b4570;  1 drivers
v000000000298d390_0 .net "pc", 31 0, v000000000298a870_0;  alias, 1 drivers
v000000000298cb70_0 .net "result", 31 0, L_0000000002a0d860;  alias, 1 drivers
L_0000000002a0d860 .arith/sum 32, v000000000298a870_0, L_00000000029b4570;
S_000000000298b780 .scope module, "adder" "adder" 3 114, 6 7 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v000000000298e1f0_0 .net "entry0", 31 0, v000000000298ce90_0;  alias, 1 drivers
v000000000298db10_0 .net "entry1", 31 0, v000000000298a870_0;  alias, 1 drivers
v000000000298d430_0 .var "result", 31 0;
E_00000000028f1f00 .event edge, v000000000298e1f0_0, v000000000298a870_0;
S_000000000298bc00 .scope module, "alu" "ALU" 3 103, 9 1 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v000000000298cf30_0 .var "Result", 31 0;
v000000000298d2f0_0 .net "a", 31 0, v000000000298aa50_0;  alias, 1 drivers
v000000000298d070_0 .net "b", 31 0, v000000000291ec70_0;  alias, 1 drivers
v000000000298d4d0_0 .var "carryFlag", 0 0;
v000000000298dbb0_0 .var "condition", 0 0;
v000000000298d570_0 .var/i "counter", 31 0;
v000000000298c670_0 .var/i "index", 31 0;
v000000000298d1b0_0 .var "negativeFlag", 0 0;
v000000000298dd90_0 .net "operation", 5 0, v000000000298c530_0;  alias, 1 drivers
v000000000298c990_0 .var "overFlowFlag", 0 0;
v000000000298ccb0_0 .var "tempVar", 31 0;
v000000000298d6b0_0 .var/i "var", 31 0;
v000000000298d250_0 .var "zeroFlag", 0 0;
E_00000000028f1e00 .event edge, v000000000298dd90_0, v000000000291ec70_0, v000000000298aa50_0;
S_000000000298ba80 .scope module, "funcMux" "mux6" 3 90, 4 23 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v000000000298dc50_0 .net "one", 5 0, v000000000291e590_0;  alias, 1 drivers
v000000000298c530_0 .var "result", 5 0;
v000000000298e290_0 .net "s", 0 0, v000000000291e630_0;  alias, 1 drivers
v000000000298ded0_0 .net "zero", 5 0, L_00000000029b1d00;  1 drivers
E_00000000028f23c0 .event edge, v000000000291e630_0, v000000000298ded0_0, v000000000291e590_0;
S_000000000298b900 .scope module, "mdrMux" "mux32" 3 94, 4 33 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000298ca30_0 .net "one", 31 0, v000000000298cf30_0;  alias, 1 drivers
v000000000298e150_0 .var "result", 31 0;
v000000000298df70_0 .net "s", 0 0, v000000000291f670_0;  alias, 1 drivers
v000000000298da70_0 .net "zero", 31 0, v000000000298b270_0;  alias, 1 drivers
E_00000000028f1f40 .event edge, v000000000291f670_0, v0000000002989b50_0, v000000000298cf30_0;
S_000000000298c080 .scope module, "pcMux" "mux32" 3 89, 4 33 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v000000000298d610_0 .net "one", 31 0, v000000000298a870_0;  alias, 1 drivers
v000000000298cfd0_0 .var "result", 31 0;
v000000000298dcf0_0 .net "s", 0 0, v000000000291e270_0;  alias, 1 drivers
v000000000298e010_0 .net "zero", 31 0, v000000000298cf30_0;  alias, 1 drivers
E_00000000028f1780 .event edge, v000000000291e270_0, v000000000298cf30_0, v000000000298a870_0;
S_000000000298bd80 .scope module, "shftJump" "shftLeft28" 3 111, 6 19 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v000000000298e0b0_0 .net "in", 25 0, L_0000000002a0e8a0;  1 drivers
v000000000298d110_0 .var "result", 27 0;
E_00000000028f19c0 .event edge, v000000000298e0b0_0;
S_000000000298bf00 .scope module, "shftLeft" "shftLeft" 3 112, 6 41 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v000000000298d750_0 .net "in", 31 0, v000000000298d890_0;  alias, 1 drivers
v000000000298ce90_0 .var "result", 31 0;
E_00000000028f2240 .event edge, v000000000291f5d0_0;
S_000000000298fca0 .scope module, "signExt" "signExtender" 3 110, 6 26 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v000000000298d7f0_0 .net "ins", 15 0, L_0000000002a0da40;  1 drivers
v000000000298d890_0 .var "result", 31 0;
v000000000298e330_0 .var "tempOnes", 15 0;
v000000000298d930_0 .var "tempZero", 15 0;
v000000000298d9d0_0 .net "unSign", 0 0, v0000000002989790_0;  alias, 1 drivers
E_00000000028f2280 .event edge, v000000000298d7f0_0;
S_000000000298fb20 .scope module, "simpleAND" "AND" 3 115, 6 13 0, S_000000000293ce20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v000000000298c490_0 .net "branch", 0 0, v000000000291e090_0;  alias, 1 drivers
v000000000298c5d0_0 .net "condition", 0 0, v000000000298dbb0_0;  alias, 1 drivers
v000000000298c710_0 .var "result", 0 0;
E_00000000028f1840 .event edge, v000000000291e090_0, v000000000298dbb0_0;
S_0000000002929030 .scope module, "MemoryTest2" "MemoryTest2" 7 61;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v00000000029913b0_0 .var "MOC", 0 0;
v0000000002991450 .array "Mem", 511 0, 7 0;
o000000000293fbb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000029914f0_0 .net "address", 31 0, o000000000293fbb8;  0 drivers
o000000000293fbe8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002991590_0 .net "byte", 0 0, o000000000293fbe8;  0 drivers
o000000000293fc18 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002991810_0 .net "dataIn", 31 0, o000000000293fc18;  0 drivers
o000000000293fc48 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002991bd0_0 .net "memEnable", 0 0, o000000000293fc48;  0 drivers
v0000000002991d10_0 .var "output_destination", 31 0;
o000000000293fca8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029940e0_0 .net "rw", 0 0, o000000000293fca8;  0 drivers
E_00000000028f1800 .event posedge, v0000000002991bd0_0;
S_0000000002929ba0 .scope module, "MemoryTest3" "MemoryTest3" 7 121;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v0000000002993140_0 .var "MOC", 0 0;
v0000000002993500 .array "Mem", 511 0, 7 0;
o000000000293fe58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002992e20_0 .net "address", 31 0, o000000000293fe58;  0 drivers
o000000000293fe88 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029935a0_0 .net "byte", 0 0, o000000000293fe88;  0 drivers
o000000000293feb8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000002993320_0 .net "dataIn", 31 0, o000000000293feb8;  0 drivers
o000000000293fee8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002992a60_0 .net "memEnable", 0 0, o000000000293fee8;  0 drivers
v00000000029931e0_0 .var "output_destination", 31 0;
o000000000293ff48 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002993280_0 .net "rw", 0 0, o000000000293ff48;  0 drivers
E_00000000028fbb00 .event posedge, v0000000002992a60_0;
S_000000000293a980 .scope module, "mipsCPUData2" "mipsCPUData2" 3 126;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000029a08c0_0 .net "MOC", 0 0, v000000000299f170_0;  1 drivers
v00000000029a2120_0 .net *"_s11", 3 0, L_0000000002a0c820;  1 drivers
v00000000029a2260_0 .net "aluB", 31 0, v0000000002992ec0_0;  1 drivers
v00000000029a0500_0 .net "aluCode", 5 0, v0000000002993fa0_0;  1 drivers
v00000000029a0960_0 .net "aluOut", 31 0, v000000000299f490_0;  1 drivers
v00000000029a06e0_0 .net "aluSource", 1 0, v0000000002994040_0;  1 drivers
v00000000029a10e0_0 .net "andOut", 0 0, v00000000029a19a0_0;  1 drivers
v00000000029a1400_0 .net "branch", 0 0, v00000000029929c0_0;  1 drivers
v00000000029a0640_0 .net "branchAddOut", 31 0, v00000000029a0390_0;  1 drivers
v00000000029a0aa0_0 .net "branchSelect", 31 0, v0000000002993f00_0;  1 drivers
v00000000029a0c80_0 .net "byte", 0 0, v0000000002994360_0;  1 drivers
o0000000002940578 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029a0dc0_0 .net "clk", 0 0, o0000000002940578;  0 drivers
v00000000029a0e60_0 .net "func", 5 0, v00000000029a1680_0;  1 drivers
v00000000029a0780_0 .net "immediate", 0 0, v0000000002993be0_0;  1 drivers
v00000000029a0820_0 .net "instruction", 31 0, v00000000029938c0_0;  1 drivers
v00000000029a0f00_0 .net "irLoad", 0 0, v0000000002992600_0;  1 drivers
v00000000029a0fa0_0 .net "jump", 0 0, v0000000002993460_0;  1 drivers
v00000000029a1220_0 .net "jumpMuxOut", 31 0, v0000000002993d20_0;  1 drivers
v00000000029a1a40_0 .net "marInput", 31 0, v00000000029a21c0_0;  1 drivers
v00000000029a4e90_0 .net "marLoad", 0 0, v0000000002993a00_0;  1 drivers
v00000000029a6330_0 .net "mdrData", 31 0, v000000000299fb70_0;  1 drivers
v00000000029a5c50_0 .net "mdrIn", 31 0, v00000000029a2080_0;  1 drivers
v00000000029a57f0_0 .net "mdrLoad", 0 0, v0000000002993640_0;  1 drivers
v00000000029a59d0_0 .net "mdrSource", 0 0, v00000000029927e0_0;  1 drivers
v00000000029a66f0_0 .net "memAdress", 31 0, v000000000299e590_0;  1 drivers
v00000000029a5f70_0 .net "memData", 31 0, v000000000299f8f0_0;  1 drivers
v00000000029a5b10_0 .net "memEnable", 0 0, v0000000002992d80_0;  1 drivers
v00000000029a5890_0 .net "next", 31 0, v000000000299f2b0_0;  1 drivers
v00000000029a47b0_0 .net "npcLoad", 0 0, v0000000002993c80_0;  1 drivers
v00000000029a6b50_0 .net "pcAdd4", 31 0, L_0000000002a0c8c0;  1 drivers
v00000000029a6510_0 .net "pcLoad", 0 0, v00000000029936e0_0;  1 drivers
v00000000029a5390_0 .net "pcOut", 31 0, v000000000299e8b0_0;  1 drivers
v00000000029a5430_0 .net "pcSelect", 0 0, v0000000002992c40_0;  1 drivers
v00000000029a4c10_0 .net "regMuxOut", 4 0, v000000000299fd50_0;  1 drivers
v00000000029a52f0_0 .net "regOutA", 31 0, v00000000029a0250_0;  1 drivers
v00000000029a5bb0_0 .net "regOutB", 31 0, v000000000299fc10_0;  1 drivers
v00000000029a6150_0 .net "regWrite", 0 0, v0000000002993aa0_0;  1 drivers
o00000000029407e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029a6010_0 .net "reset", 0 0, o00000000029407e8;  0 drivers
v00000000029a5cf0_0 .net "rfSource", 0 0, v0000000002992f60_0;  1 drivers
v00000000029a6bf0_0 .net "rw", 0 0, v00000000029942c0_0;  1 drivers
v00000000029a5250_0 .net "shftLeft28Out", 27 0, v00000000029a1180_0;  1 drivers
v00000000029a5ed0_0 .net "shftLeftOut", 31 0, v00000000029a1cc0_0;  1 drivers
v00000000029a4670_0 .net "signExtOut", 31 0, v00000000029a1900_0;  1 drivers
v00000000029a4850_0 .net "unSign", 0 0, v0000000002993b40_0;  1 drivers
v00000000029a6ab0_0 .net "zFlag", 0 0, v000000000299ec70_0;  1 drivers
L_0000000002a0ebc0 .part v00000000029938c0_0, 26, 6;
L_0000000002a0d720 .part v00000000029938c0_0, 0, 6;
L_0000000002a0cc80 .part v00000000029938c0_0, 16, 5;
L_0000000002a0cd20 .part v00000000029938c0_0, 11, 5;
L_0000000002a0c820 .part L_0000000002a0c8c0, 28, 4;
L_0000000002a0db80 .concat [ 28 4 0 0], v00000000029a1180_0, L_0000000002a0c820;
L_0000000002a0de00 .part v00000000029938c0_0, 21, 5;
L_0000000002a0d2c0 .part v00000000029938c0_0, 16, 5;
L_0000000002a0df40 .part v00000000029938c0_0, 0, 16;
L_0000000002a0c780 .part v00000000029938c0_0, 0, 26;
S_000000000298ef20 .scope module, "ALU_Mux" "mux4inputs" 3 218, 4 47 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v0000000002992560_0 .net "one", 31 0, v00000000029a1900_0;  alias, 1 drivers
v0000000002992ec0_0 .var "result", 31 0;
v0000000002992b00_0 .net "s", 1 0, v0000000002994040_0;  alias, 1 drivers
L_00000000029b45b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000029926a0_0 .net "three", 31 0, L_00000000029b45b8;  1 drivers
v0000000002992740_0 .net "two", 31 0, v000000000299fb70_0;  alias, 1 drivers
v0000000002992920_0 .net "zero", 31 0, v000000000299fc10_0;  alias, 1 drivers
E_00000000028f22c0/0 .event edge, v0000000002992b00_0, v0000000002992920_0, v0000000002992560_0, v0000000002992740_0;
E_00000000028f22c0/1 .event edge, v00000000029926a0_0;
E_00000000028f22c0 .event/or E_00000000028f22c0/0, E_00000000028f22c0/1;
S_000000000298f520 .scope module, "Branch_Mux" "mux32" 3 220, 4 33 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002994180_0 .net "one", 31 0, v00000000029a0390_0;  alias, 1 drivers
v0000000002993f00_0 .var "result", 31 0;
v00000000029924c0_0 .net "s", 0 0, v00000000029a19a0_0;  alias, 1 drivers
v0000000002994220_0 .net "zero", 31 0, L_0000000002a0c8c0;  alias, 1 drivers
E_00000000028fbe80 .event edge, v00000000029924c0_0, v0000000002994220_0, v0000000002994180_0;
S_000000000298e7a0 .scope module, "Control_Unit" "control" 3 209, 5 1 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v00000000029933c0_0 .net "MOC", 0 0, v000000000299f170_0;  alias, 1 drivers
v00000000029942c0_0 .var "RW", 0 0;
v0000000002993fa0_0 .var "aluCode", 5 0;
v0000000002994040_0 .var "aluSrc", 1 0;
v00000000029929c0_0 .var "branch", 0 0;
v0000000002994360_0 .var "byte", 0 0;
v0000000002992ce0_0 .net "clk", 0 0, o0000000002940578;  alias, 0 drivers
v0000000002993be0_0 .var "immediate", 0 0;
v0000000002992600_0 .var "irLoad", 0 0;
v0000000002993460_0 .var "jump", 0 0;
v0000000002993a00_0 .var "marLoad", 0 0;
v0000000002993640_0 .var "mdrLoad", 0 0;
v00000000029927e0_0 .var "mdrSource", 0 0;
v0000000002992d80_0 .var "memEnable", 0 0;
v0000000002993c80_0 .var "npcLoad", 0 0;
v0000000002992880_0 .net "opCode", 5 0, L_0000000002a0ebc0;  1 drivers
v00000000029936e0_0 .var "pcLoad", 0 0;
v0000000002992c40_0 .var "pcSelect", 0 0;
v0000000002993aa0_0 .var "regWrite", 0 0;
v0000000002992ba0_0 .net "reset", 0 0, o00000000029407e8;  alias, 0 drivers
v0000000002992f60_0 .var "rfSource", 0 0;
v0000000002993000_0 .var "state", 4 0;
v0000000002993b40_0 .var "unSign", 0 0;
E_00000000028f1cc0 .event posedge, v0000000002992ce0_0;
S_000000000298e920 .scope module, "IR" "register" 3 203, 6 48 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029930a0_0 .net "clk", 0 0, o0000000002940578;  alias, 0 drivers
v0000000002993780_0 .net "in", 31 0, v000000000299f8f0_0;  alias, 1 drivers
v0000000002993820_0 .net "load", 0 0, v0000000002992600_0;  alias, 1 drivers
v00000000029938c0_0 .var "result", 31 0;
E_00000000028f15c0 .event posedge, v0000000002992600_0;
S_000000000298f0a0 .scope module, "Jump_Mux" "mux32" 3 221, 4 33 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002993960_0 .net "one", 31 0, L_0000000002a0db80;  1 drivers
v0000000002993d20_0 .var "result", 31 0;
v0000000002993dc0_0 .net "s", 0 0, v0000000002993460_0;  alias, 1 drivers
v0000000002993e60_0 .net "zero", 31 0, v0000000002993f00_0;  alias, 1 drivers
E_00000000028f2300 .event edge, v0000000002993460_0, v0000000002993f00_0, v0000000002993960_0;
S_000000000298f3a0 .scope module, "MAR" "register" 3 200, 6 48 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000299e630_0 .net "clk", 0 0, o0000000002940578;  alias, 0 drivers
v000000000299e950_0 .net "in", 31 0, v00000000029a21c0_0;  alias, 1 drivers
v000000000299ef90_0 .net "load", 0 0, v0000000002993a00_0;  alias, 1 drivers
v000000000299e590_0 .var "result", 31 0;
E_00000000028f1b80 .event posedge, v0000000002993a00_0;
S_000000000298fe20 .scope module, "MDR" "register" 3 201, 6 48 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000299f670_0 .net "clk", 0 0, o0000000002940578;  alias, 0 drivers
v000000000299e6d0_0 .net "in", 31 0, v00000000029a2080_0;  alias, 1 drivers
v00000000029a01b0_0 .net "load", 0 0, v0000000002993640_0;  alias, 1 drivers
v000000000299fb70_0 .var "result", 31 0;
E_00000000028f2440 .event posedge, v0000000002993640_0;
S_000000000298eda0 .scope module, "Memory" "MemoryTest1" 3 231, 7 1 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v000000000299f170_0 .var "MOC", 0 0;
v000000000299e810 .array "Mem", 511 0, 7 0;
v000000000299e770_0 .net "address", 31 0, v000000000299e590_0;  alias, 1 drivers
v000000000299f030_0 .net "byte", 0 0, v0000000002994360_0;  alias, 1 drivers
v000000000299fcb0_0 .net "dataIn", 31 0, v000000000299fb70_0;  alias, 1 drivers
v00000000029a0070_0 .net "memEnable", 0 0, v0000000002992d80_0;  alias, 1 drivers
v000000000299f8f0_0 .var "output_destination", 31 0;
v000000000299fdf0_0 .net "rw", 0 0, v00000000029942c0_0;  alias, 1 drivers
E_00000000028f1900 .event posedge, v0000000002992d80_0;
S_000000000298f220 .scope module, "NPC" "register" 3 202, 6 48 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v000000000299f210_0 .net "clk", 0 0, o0000000002940578;  alias, 0 drivers
v000000000299eb30_0 .net "in", 31 0, v0000000002993d20_0;  alias, 1 drivers
v000000000299f990_0 .net "load", 0 0, v0000000002993c80_0;  alias, 1 drivers
v000000000299f2b0_0 .var "result", 31 0;
E_00000000028f1e40 .event posedge, v0000000002993c80_0;
S_000000000298ec20 .scope module, "Program_Counter" "ProgramCounter" 3 206, 5 332 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v000000000299edb0_0 .net "Clk", 0 0, o0000000002940578;  alias, 0 drivers
v000000000299fe90_0 .net "Load", 0 0, v00000000029936e0_0;  alias, 1 drivers
v000000000299f350_0 .net "PCNext", 31 0, v000000000299f2b0_0;  alias, 1 drivers
v000000000299e8b0_0 .var "PCResult", 31 0;
v000000000299ffd0_0 .net "Reset", 0 0, o00000000029407e8;  alias, 0 drivers
E_00000000028f1e80 .event posedge, v00000000029936e0_0;
S_000000000298eaa0 .scope module, "Register_File" "RegisterFile" 3 225, 8 1 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v000000000299ed10_0 .net "A_Address", 4 0, L_0000000002a0de00;  1 drivers
v00000000029a0250_0 .var "A_Data", 31 0;
v000000000299f710_0 .net "B_Address", 4 0, L_0000000002a0d2c0;  1 drivers
v000000000299fc10_0 .var "B_Data", 31 0;
v000000000299f5d0_0 .net "C_Address", 4 0, v000000000299fd50_0;  alias, 1 drivers
v000000000299eef0_0 .net "C_Data", 31 0, v00000000029a2080_0;  alias, 1 drivers
v000000000299fa30_0 .net "Clk", 0 0, o0000000002940578;  alias, 0 drivers
v000000000299ebd0 .array "Registers", 31 0, 31 0;
v000000000299f7b0_0 .net "Write", 0 0, v0000000002993aa0_0;  alias, 1 drivers
v000000000299ebd0_0 .array/port v000000000299ebd0, 0;
v000000000299ebd0_1 .array/port v000000000299ebd0, 1;
v000000000299ebd0_2 .array/port v000000000299ebd0, 2;
E_00000000028f24c0/0 .event edge, v000000000299ed10_0, v000000000299ebd0_0, v000000000299ebd0_1, v000000000299ebd0_2;
v000000000299ebd0_3 .array/port v000000000299ebd0, 3;
v000000000299ebd0_4 .array/port v000000000299ebd0, 4;
v000000000299ebd0_5 .array/port v000000000299ebd0, 5;
v000000000299ebd0_6 .array/port v000000000299ebd0, 6;
E_00000000028f24c0/1 .event edge, v000000000299ebd0_3, v000000000299ebd0_4, v000000000299ebd0_5, v000000000299ebd0_6;
v000000000299ebd0_7 .array/port v000000000299ebd0, 7;
v000000000299ebd0_8 .array/port v000000000299ebd0, 8;
v000000000299ebd0_9 .array/port v000000000299ebd0, 9;
v000000000299ebd0_10 .array/port v000000000299ebd0, 10;
E_00000000028f24c0/2 .event edge, v000000000299ebd0_7, v000000000299ebd0_8, v000000000299ebd0_9, v000000000299ebd0_10;
v000000000299ebd0_11 .array/port v000000000299ebd0, 11;
v000000000299ebd0_12 .array/port v000000000299ebd0, 12;
v000000000299ebd0_13 .array/port v000000000299ebd0, 13;
v000000000299ebd0_14 .array/port v000000000299ebd0, 14;
E_00000000028f24c0/3 .event edge, v000000000299ebd0_11, v000000000299ebd0_12, v000000000299ebd0_13, v000000000299ebd0_14;
v000000000299ebd0_15 .array/port v000000000299ebd0, 15;
v000000000299ebd0_16 .array/port v000000000299ebd0, 16;
v000000000299ebd0_17 .array/port v000000000299ebd0, 17;
v000000000299ebd0_18 .array/port v000000000299ebd0, 18;
E_00000000028f24c0/4 .event edge, v000000000299ebd0_15, v000000000299ebd0_16, v000000000299ebd0_17, v000000000299ebd0_18;
v000000000299ebd0_19 .array/port v000000000299ebd0, 19;
v000000000299ebd0_20 .array/port v000000000299ebd0, 20;
v000000000299ebd0_21 .array/port v000000000299ebd0, 21;
v000000000299ebd0_22 .array/port v000000000299ebd0, 22;
E_00000000028f24c0/5 .event edge, v000000000299ebd0_19, v000000000299ebd0_20, v000000000299ebd0_21, v000000000299ebd0_22;
v000000000299ebd0_23 .array/port v000000000299ebd0, 23;
v000000000299ebd0_24 .array/port v000000000299ebd0, 24;
v000000000299ebd0_25 .array/port v000000000299ebd0, 25;
v000000000299ebd0_26 .array/port v000000000299ebd0, 26;
E_00000000028f24c0/6 .event edge, v000000000299ebd0_23, v000000000299ebd0_24, v000000000299ebd0_25, v000000000299ebd0_26;
v000000000299ebd0_27 .array/port v000000000299ebd0, 27;
v000000000299ebd0_28 .array/port v000000000299ebd0, 28;
v000000000299ebd0_29 .array/port v000000000299ebd0, 29;
v000000000299ebd0_30 .array/port v000000000299ebd0, 30;
E_00000000028f24c0/7 .event edge, v000000000299ebd0_27, v000000000299ebd0_28, v000000000299ebd0_29, v000000000299ebd0_30;
v000000000299ebd0_31 .array/port v000000000299ebd0, 31;
E_00000000028f24c0/8 .event edge, v000000000299ebd0_31, v000000000299f710_0;
E_00000000028f24c0 .event/or E_00000000028f24c0/0, E_00000000028f24c0/1, E_00000000028f24c0/2, E_00000000028f24c0/3, E_00000000028f24c0/4, E_00000000028f24c0/5, E_00000000028f24c0/6, E_00000000028f24c0/7, E_00000000028f24c0/8;
E_00000000028f1bc0 .event posedge, v0000000002993aa0_0;
S_000000000298f6a0 .scope module, "Register_Mux" "mux4" 3 216, 4 13 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v000000000299f0d0_0 .net "one", 4 0, L_0000000002a0cd20;  1 drivers
v000000000299fd50_0 .var "result", 4 0;
v00000000029a02f0_0 .net "s", 0 0, v0000000002992f60_0;  alias, 1 drivers
v000000000299f3f0_0 .net "zero", 4 0, L_0000000002a0cc80;  1 drivers
E_00000000028f2500 .event edge, v0000000002992f60_0, v000000000299f3f0_0, v000000000299f0d0_0;
S_000000000298f820 .scope module, "addFour" "addplus4" 3 238, 6 3 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_00000000029b4600 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000000000299e4f0_0 .net/2u *"_s0", 31 0, L_00000000029b4600;  1 drivers
v000000000299f530_0 .net "pc", 31 0, v000000000299e8b0_0;  alias, 1 drivers
v00000000029a0110_0 .net "result", 31 0, L_0000000002a0c8c0;  alias, 1 drivers
L_0000000002a0c8c0 .arith/sum 32, v000000000299e8b0_0, L_00000000029b4600;
S_000000000298f9a0 .scope module, "adder" "adder" 3 239, 6 7 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v000000000299ea90_0 .net "entry0", 31 0, v00000000029a1cc0_0;  alias, 1 drivers
v000000000299ff30_0 .net "entry1", 31 0, v000000000299e8b0_0;  alias, 1 drivers
v00000000029a0390_0 .var "result", 31 0;
E_00000000028f1c00 .event edge, v000000000299ea90_0, v000000000299e8b0_0;
S_000000000298ffa0 .scope module, "alu" "ALU" 3 228, 9 1 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v000000000299f490_0 .var "Result", 31 0;
v000000000299e9f0_0 .net "a", 31 0, v00000000029a0250_0;  alias, 1 drivers
v000000000299fad0_0 .net "b", 31 0, v0000000002992ec0_0;  alias, 1 drivers
v000000000299f850_0 .var "carryFlag", 0 0;
v000000000299ec70_0 .var "condition", 0 0;
v000000000299ee50_0 .var/i "counter", 31 0;
v00000000029a1540_0 .var/i "index", 31 0;
v00000000029a14a0_0 .var "negativeFlag", 0 0;
v00000000029a1f40_0 .net "operation", 5 0, v00000000029a1680_0;  alias, 1 drivers
v00000000029a0a00_0 .var "overFlowFlag", 0 0;
v00000000029a12c0_0 .var "tempVar", 31 0;
v00000000029a15e0_0 .var/i "var", 31 0;
v00000000029a2300_0 .var "zeroFlag", 0 0;
E_00000000028f1680 .event edge, v00000000029a1f40_0, v0000000002992ec0_0, v00000000029a0250_0;
S_0000000002990120 .scope module, "funcMux" "mux6" 3 215, 4 23 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v00000000029a0b40_0 .net "one", 5 0, v0000000002993fa0_0;  alias, 1 drivers
v00000000029a1680_0 .var "result", 5 0;
v00000000029a1ae0_0 .net "s", 0 0, v0000000002993be0_0;  alias, 1 drivers
v00000000029a23a0_0 .net "zero", 5 0, L_0000000002a0d720;  1 drivers
E_00000000028f2580 .event edge, v0000000002993be0_0, v00000000029a23a0_0, v0000000002993fa0_0;
S_000000000298e4a0 .scope module, "mdrMux" "mux32" 3 219, 4 33 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029a0be0_0 .net "one", 31 0, v000000000299f490_0;  alias, 1 drivers
v00000000029a2080_0 .var "result", 31 0;
v00000000029a1360_0 .net "s", 0 0, v00000000029927e0_0;  alias, 1 drivers
v00000000029a1720_0 .net "zero", 31 0, v000000000299f8f0_0;  alias, 1 drivers
E_00000000028f1740 .event edge, v00000000029927e0_0, v0000000002993780_0, v000000000299f490_0;
S_00000000029902a0 .scope module, "pcMux" "mux32" 3 214, 4 33 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029a1b80_0 .net "one", 31 0, v000000000299e8b0_0;  alias, 1 drivers
v00000000029a21c0_0 .var "result", 31 0;
v00000000029a1d60_0 .net "s", 0 0, v0000000002992c40_0;  alias, 1 drivers
v00000000029a1c20_0 .net "zero", 31 0, v000000000299f490_0;  alias, 1 drivers
E_00000000028f1600 .event edge, v0000000002992c40_0, v000000000299f490_0, v000000000299e8b0_0;
S_000000000298e620 .scope module, "shftJump" "shftLeft28" 3 236, 6 19 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000029a1fe0_0 .net "in", 25 0, L_0000000002a0c780;  1 drivers
v00000000029a1180_0 .var "result", 27 0;
E_00000000028f16c0 .event edge, v00000000029a1fe0_0;
S_00000000029a2690 .scope module, "shftLeft" "shftLeft" 3 237, 6 41 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v00000000029a1040_0 .net "in", 31 0, v00000000029a1900_0;  alias, 1 drivers
v00000000029a1cc0_0 .var "result", 31 0;
E_00000000028f1c40 .event edge, v0000000002992560_0;
S_00000000029a2990 .scope module, "signExt" "signExtender" 3 235, 6 26 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v00000000029a05a0_0 .net "ins", 15 0, L_0000000002a0df40;  1 drivers
v00000000029a1900_0 .var "result", 31 0;
v00000000029a1e00_0 .var "tempOnes", 15 0;
v00000000029a17c0_0 .var "tempZero", 15 0;
v00000000029a1860_0 .net "unSign", 0 0, v0000000002993b40_0;  alias, 1 drivers
E_00000000028f1c80 .event edge, v00000000029a05a0_0;
S_00000000029a3d10 .scope module, "simpleAND" "AND" 3 240, 6 13 0, S_000000000293a980;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v00000000029a1ea0_0 .net "branch", 0 0, v00000000029929c0_0;  alias, 1 drivers
v00000000029a0d20_0 .net "condition", 0 0, v000000000299ec70_0;  alias, 1 drivers
v00000000029a19a0_0 .var "result", 0 0;
E_00000000028f2ac0 .event edge, v00000000029929c0_0, v000000000299ec70_0;
S_000000000293ab00 .scope module, "mipsCPUData3" "mipsCPUData3" 3 251;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000029af8c0_0 .net "MOC", 0 0, v00000000029a74b0_0;  1 drivers
v00000000029b0860_0 .net *"_s11", 3 0, L_0000000002a0cbe0;  1 drivers
v00000000029ae560_0 .net "aluB", 31 0, v00000000029a54d0_0;  1 drivers
v00000000029afa00_0 .net "aluCode", 5 0, v00000000029a48f0_0;  1 drivers
v00000000029afaa0_0 .net "aluOut", 31 0, v00000000029b0360_0;  1 drivers
v00000000029aec40_0 .net "aluSource", 1 0, v00000000029a61f0_0;  1 drivers
v00000000029afe60_0 .net "andOut", 0 0, v00000000029af500_0;  1 drivers
v00000000029b0cc0_0 .net "branch", 0 0, v00000000029a5a70_0;  1 drivers
v00000000029b02c0_0 .net "branchAddOut", 31 0, v00000000029af5a0_0;  1 drivers
v00000000029b0540_0 .net "branchSelect", 31 0, v00000000029a65b0_0;  1 drivers
v00000000029b0900_0 .net "byte", 0 0, v00000000029a6290_0;  1 drivers
o0000000002942ca8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029b09a0_0 .net "clk", 0 0, o0000000002942ca8;  0 drivers
v00000000029ae7e0_0 .net "func", 5 0, v00000000029afbe0_0;  1 drivers
v00000000029b0ae0_0 .net "immediate", 0 0, v00000000029a5930_0;  1 drivers
v00000000029b0b80_0 .net "instruction", 31 0, v00000000029a5070_0;  1 drivers
v00000000029ae600_0 .net "irLoad", 0 0, v00000000029a63d0_0;  1 drivers
v00000000029ae920_0 .net "jump", 0 0, v00000000029a6790_0;  1 drivers
v00000000029b0d60_0 .net "jumpMuxOut", 31 0, v00000000029a7a50_0;  1 drivers
v00000000029b1940_0 .net "marInput", 31 0, v00000000029af000_0;  1 drivers
v00000000029b2160_0 .net "marLoad", 0 0, v00000000029a4990_0;  1 drivers
v00000000029b1e40_0 .net "mdrData", 31 0, v00000000029a7870_0;  1 drivers
v00000000029b0f40_0 .net "mdrIn", 31 0, v00000000029b0c20_0;  1 drivers
v00000000029b0ea0_0 .net "mdrLoad", 0 0, v00000000029a56b0_0;  1 drivers
v00000000029b1c60_0 .net "mdrSource", 0 0, v00000000029a6830_0;  1 drivers
v00000000029b20c0_0 .net "memAdress", 31 0, v00000000029a6e70_0;  1 drivers
v00000000029b1620_0 .net "memData", 31 0, v00000000029a6fb0_0;  1 drivers
v00000000029b1580_0 .net "memEnable", 0 0, v00000000029a68d0_0;  1 drivers
v00000000029b2200_0 .net "next", 31 0, v00000000029a8270_0;  1 drivers
v00000000029b0e00_0 .net "npcLoad", 0 0, v00000000029a4710_0;  1 drivers
v00000000029b22a0_0 .net "pcAdd4", 31 0, L_0000000002a0d7c0;  1 drivers
v00000000029b1260_0 .net "pcLoad", 0 0, v00000000029a6a10_0;  1 drivers
v00000000029b1760_0 .net "pcOut", 31 0, v00000000029a7cd0_0;  1 drivers
v00000000029b2340_0 .net "pcSelect", 0 0, v00000000029a5750_0;  1 drivers
v00000000029b1080_0 .net "regMuxOut", 4 0, v00000000029aece0_0;  1 drivers
v00000000029b1120_0 .net "regOutA", 31 0, v00000000029a8310_0;  1 drivers
v00000000029b16c0_0 .net "regOutB", 31 0, v00000000029a7370_0;  1 drivers
v00000000029b23e0_0 .net "regWrite", 0 0, v00000000029a4530_0;  1 drivers
o0000000002942f18 .functor BUFZ 1, C4<z>; HiZ drive
v00000000029b0fe0_0 .net "reset", 0 0, o0000000002942f18;  0 drivers
v00000000029b1b20_0 .net "rfSource", 0 0, v00000000029a4a30_0;  1 drivers
v00000000029b18a0_0 .net "rw", 0 0, v00000000029a60b0_0;  1 drivers
v00000000029b1440_0 .net "shftLeft28Out", 27 0, v00000000029aeec0_0;  1 drivers
v00000000029b11c0_0 .net "shftLeftOut", 31 0, v00000000029af320_0;  1 drivers
v00000000029b19e0_0 .net "signExtOut", 31 0, v00000000029aeb00_0;  1 drivers
v00000000029b1800_0 .net "unSign", 0 0, v00000000029a4df0_0;  1 drivers
v00000000029b1ee0_0 .net "zFlag", 0 0, v00000000029afc80_0;  1 drivers
L_0000000002a0ca00 .part v00000000029a5070_0, 26, 6;
L_0000000002a0e120 .part v00000000029a5070_0, 0, 6;
L_0000000002a0ec60 .part v00000000029a5070_0, 16, 5;
L_0000000002a0d400 .part v00000000029a5070_0, 11, 5;
L_0000000002a0cbe0 .part L_0000000002a0d7c0, 28, 4;
L_0000000002a0d360 .concat [ 28 4 0 0], v00000000029aeec0_0, L_0000000002a0cbe0;
L_0000000002a0c5a0 .part v00000000029a5070_0, 21, 5;
L_0000000002a0e9e0 .part v00000000029a5070_0, 16, 5;
L_0000000002a0e4e0 .part v00000000029a5070_0, 0, 16;
L_0000000002a0caa0 .part v00000000029a5070_0, 0, 26;
S_00000000029a2810 .scope module, "ALU_Mux" "mux4inputs" 3 343, 4 47 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
    .port_info 4 /INPUT 32 "two"
    .port_info 5 /INPUT 32 "three"
v00000000029a6c90_0 .net "one", 31 0, v00000000029aeb00_0;  alias, 1 drivers
v00000000029a54d0_0 .var "result", 31 0;
v00000000029a6470_0 .net "s", 1 0, v00000000029a61f0_0;  alias, 1 drivers
L_00000000029b4648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000029a5570_0 .net "three", 31 0, L_00000000029b4648;  1 drivers
v00000000029a5d90_0 .net "two", 31 0, v00000000029a7870_0;  alias, 1 drivers
v00000000029a5e30_0 .net "zero", 31 0, v00000000029a7370_0;  alias, 1 drivers
E_00000000028f30c0/0 .event edge, v00000000029a6470_0, v00000000029a5e30_0, v00000000029a6c90_0, v00000000029a5d90_0;
E_00000000028f30c0/1 .event edge, v00000000029a5570_0;
E_00000000028f30c0 .event/or E_00000000028f30c0/0, E_00000000028f30c0/1;
S_00000000029a2b10 .scope module, "Branch_Mux" "mux32" 3 345, 4 33 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029a5110_0 .net "one", 31 0, v00000000029af5a0_0;  alias, 1 drivers
v00000000029a65b0_0 .var "result", 31 0;
v00000000029a6650_0 .net "s", 0 0, v00000000029af500_0;  alias, 1 drivers
v00000000029a4cb0_0 .net "zero", 31 0, L_0000000002a0d7c0;  alias, 1 drivers
E_00000000028f2b80 .event edge, v00000000029a6650_0, v00000000029a4cb0_0, v00000000029a5110_0;
S_00000000029a2c90 .scope module, "Control_Unit" "control" 3 334, 5 1 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "MOC"
    .port_info 3 /INPUT 6 "opCode"
    .port_info 4 /OUTPUT 1 "unSign"
    .port_info 5 /OUTPUT 1 "memEnable"
    .port_info 6 /OUTPUT 1 "irLoad"
    .port_info 7 /OUTPUT 1 "pcLoad"
    .port_info 8 /OUTPUT 1 "npcLoad"
    .port_info 9 /OUTPUT 1 "rfSource"
    .port_info 10 /OUTPUT 1 "regWrite"
    .port_info 11 /OUTPUT 1 "jump"
    .port_info 12 /OUTPUT 1 "branch"
    .port_info 13 /OUTPUT 1 "immediate"
    .port_info 14 /OUTPUT 1 "RW"
    .port_info 15 /OUTPUT 1 "byte"
    .port_info 16 /OUTPUT 1 "marLoad"
    .port_info 17 /OUTPUT 1 "mdrLoad"
    .port_info 18 /OUTPUT 1 "mdrSource"
    .port_info 19 /OUTPUT 1 "pcSelect"
    .port_info 20 /OUTPUT 2 "aluSrc"
    .port_info 21 /OUTPUT 6 "aluCode"
v00000000029a5610_0 .net "MOC", 0 0, v00000000029a74b0_0;  alias, 1 drivers
v00000000029a60b0_0 .var "RW", 0 0;
v00000000029a48f0_0 .var "aluCode", 5 0;
v00000000029a61f0_0 .var "aluSrc", 1 0;
v00000000029a5a70_0 .var "branch", 0 0;
v00000000029a6290_0 .var "byte", 0 0;
v00000000029a45d0_0 .net "clk", 0 0, o0000000002942ca8;  alias, 0 drivers
v00000000029a5930_0 .var "immediate", 0 0;
v00000000029a63d0_0 .var "irLoad", 0 0;
v00000000029a6790_0 .var "jump", 0 0;
v00000000029a4990_0 .var "marLoad", 0 0;
v00000000029a56b0_0 .var "mdrLoad", 0 0;
v00000000029a6830_0 .var "mdrSource", 0 0;
v00000000029a68d0_0 .var "memEnable", 0 0;
v00000000029a4710_0 .var "npcLoad", 0 0;
v00000000029a6970_0 .net "opCode", 5 0, L_0000000002a0ca00;  1 drivers
v00000000029a6a10_0 .var "pcLoad", 0 0;
v00000000029a5750_0 .var "pcSelect", 0 0;
v00000000029a4530_0 .var "regWrite", 0 0;
v00000000029a4f30_0 .net "reset", 0 0, o0000000002942f18;  alias, 0 drivers
v00000000029a4a30_0 .var "rfSource", 0 0;
v00000000029a4ad0_0 .var "state", 4 0;
v00000000029a4df0_0 .var "unSign", 0 0;
E_00000000028f2980 .event posedge, v00000000029a45d0_0;
S_00000000029a3b90 .scope module, "IR" "register" 3 328, 6 48 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029a4b70_0 .net "clk", 0 0, o0000000002942ca8;  alias, 0 drivers
v00000000029a4d50_0 .net "in", 31 0, v00000000029a6fb0_0;  alias, 1 drivers
v00000000029a4fd0_0 .net "load", 0 0, v00000000029a63d0_0;  alias, 1 drivers
v00000000029a5070_0 .var "result", 31 0;
E_00000000028f2d80 .event posedge, v00000000029a63d0_0;
S_00000000029a2f90 .scope module, "Jump_Mux" "mux32" 3 346, 4 33 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029a51b0_0 .net "one", 31 0, L_0000000002a0d360;  1 drivers
v00000000029a7a50_0 .var "result", 31 0;
v00000000029a7e10_0 .net "s", 0 0, v00000000029a6790_0;  alias, 1 drivers
v00000000029a79b0_0 .net "zero", 31 0, v00000000029a65b0_0;  alias, 1 drivers
E_00000000028f2a40 .event edge, v00000000029a6790_0, v00000000029a65b0_0, v00000000029a51b0_0;
S_00000000029a2e10 .scope module, "MAR" "register" 3 325, 6 48 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029a6f10_0 .net "clk", 0 0, o0000000002942ca8;  alias, 0 drivers
v00000000029a7190_0 .net "in", 31 0, v00000000029af000_0;  alias, 1 drivers
v00000000029a8130_0 .net "load", 0 0, v00000000029a4990_0;  alias, 1 drivers
v00000000029a6e70_0 .var "result", 31 0;
E_00000000028f2700 .event posedge, v00000000029a4990_0;
S_00000000029a3110 .scope module, "MDR" "register" 3 326, 6 48 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029a6d30_0 .net "clk", 0 0, o0000000002942ca8;  alias, 0 drivers
v00000000029a7af0_0 .net "in", 31 0, v00000000029b0c20_0;  alias, 1 drivers
v00000000029a7b90_0 .net "load", 0 0, v00000000029a56b0_0;  alias, 1 drivers
v00000000029a7870_0 .var "result", 31 0;
E_00000000028f3480 .event posedge, v00000000029a56b0_0;
S_00000000029a4010 .scope module, "Memory" "MemoryTest1" 3 356, 7 1 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address"
    .port_info 1 /OUTPUT 32 "output_destination"
    .port_info 2 /INPUT 32 "dataIn"
    .port_info 3 /INPUT 1 "rw"
    .port_info 4 /INPUT 1 "byte"
    .port_info 5 /OUTPUT 1 "MOC"
    .port_info 6 /INPUT 1 "memEnable"
v00000000029a74b0_0 .var "MOC", 0 0;
v00000000029a81d0 .array "Mem", 511 0, 7 0;
v00000000029a83b0_0 .net "address", 31 0, v00000000029a6e70_0;  alias, 1 drivers
v00000000029a70f0_0 .net "byte", 0 0, v00000000029a6290_0;  alias, 1 drivers
v00000000029a7c30_0 .net "dataIn", 31 0, v00000000029a7870_0;  alias, 1 drivers
v00000000029a7550_0 .net "memEnable", 0 0, v00000000029a68d0_0;  alias, 1 drivers
v00000000029a6fb0_0 .var "output_destination", 31 0;
v00000000029a6dd0_0 .net "rw", 0 0, v00000000029a60b0_0;  alias, 1 drivers
E_00000000028f2bc0 .event posedge, v00000000029a68d0_0;
S_00000000029a3290 .scope module, "NPC" "register" 3 327, 6 48 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
v00000000029a7f50_0 .net "clk", 0 0, o0000000002942ca8;  alias, 0 drivers
v00000000029a77d0_0 .net "in", 31 0, v00000000029a7a50_0;  alias, 1 drivers
v00000000029a75f0_0 .net "load", 0 0, v00000000029a4710_0;  alias, 1 drivers
v00000000029a8270_0 .var "result", 31 0;
E_00000000028f2800 .event posedge, v00000000029a4710_0;
S_00000000029a3e90 .scope module, "Program_Counter" "ProgramCounter" 3 331, 5 332 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
    .port_info 4 /INPUT 1 "Load"
v00000000029a7050_0 .net "Clk", 0 0, o0000000002942ca8;  alias, 0 drivers
v00000000029a7910_0 .net "Load", 0 0, v00000000029a6a10_0;  alias, 1 drivers
v00000000029a7eb0_0 .net "PCNext", 31 0, v00000000029a8270_0;  alias, 1 drivers
v00000000029a7cd0_0 .var "PCResult", 31 0;
v00000000029a7690_0 .net "Reset", 0 0, o0000000002942f18;  alias, 0 drivers
E_00000000028f3580 .event posedge, v00000000029a6a10_0;
S_00000000029a3410 .scope module, "Register_File" "RegisterFile" 3 350, 8 1 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000029a7230_0 .net "A_Address", 4 0, L_0000000002a0c5a0;  1 drivers
v00000000029a8310_0 .var "A_Data", 31 0;
v00000000029a72d0_0 .net "B_Address", 4 0, L_0000000002a0e9e0;  1 drivers
v00000000029a7370_0 .var "B_Data", 31 0;
v00000000029a7d70_0 .net "C_Address", 4 0, v00000000029aece0_0;  alias, 1 drivers
v00000000029a7410_0 .net "C_Data", 31 0, v00000000029b0c20_0;  alias, 1 drivers
v00000000029a7ff0_0 .net "Clk", 0 0, o0000000002942ca8;  alias, 0 drivers
v00000000029a7730 .array "Registers", 31 0, 31 0;
v00000000029a8090_0 .net "Write", 0 0, v00000000029a4530_0;  alias, 1 drivers
v00000000029a7730_0 .array/port v00000000029a7730, 0;
v00000000029a7730_1 .array/port v00000000029a7730, 1;
v00000000029a7730_2 .array/port v00000000029a7730, 2;
E_00000000028f2c80/0 .event edge, v00000000029a7230_0, v00000000029a7730_0, v00000000029a7730_1, v00000000029a7730_2;
v00000000029a7730_3 .array/port v00000000029a7730, 3;
v00000000029a7730_4 .array/port v00000000029a7730, 4;
v00000000029a7730_5 .array/port v00000000029a7730, 5;
v00000000029a7730_6 .array/port v00000000029a7730, 6;
E_00000000028f2c80/1 .event edge, v00000000029a7730_3, v00000000029a7730_4, v00000000029a7730_5, v00000000029a7730_6;
v00000000029a7730_7 .array/port v00000000029a7730, 7;
v00000000029a7730_8 .array/port v00000000029a7730, 8;
v00000000029a7730_9 .array/port v00000000029a7730, 9;
v00000000029a7730_10 .array/port v00000000029a7730, 10;
E_00000000028f2c80/2 .event edge, v00000000029a7730_7, v00000000029a7730_8, v00000000029a7730_9, v00000000029a7730_10;
v00000000029a7730_11 .array/port v00000000029a7730, 11;
v00000000029a7730_12 .array/port v00000000029a7730, 12;
v00000000029a7730_13 .array/port v00000000029a7730, 13;
v00000000029a7730_14 .array/port v00000000029a7730, 14;
E_00000000028f2c80/3 .event edge, v00000000029a7730_11, v00000000029a7730_12, v00000000029a7730_13, v00000000029a7730_14;
v00000000029a7730_15 .array/port v00000000029a7730, 15;
v00000000029a7730_16 .array/port v00000000029a7730, 16;
v00000000029a7730_17 .array/port v00000000029a7730, 17;
v00000000029a7730_18 .array/port v00000000029a7730, 18;
E_00000000028f2c80/4 .event edge, v00000000029a7730_15, v00000000029a7730_16, v00000000029a7730_17, v00000000029a7730_18;
v00000000029a7730_19 .array/port v00000000029a7730, 19;
v00000000029a7730_20 .array/port v00000000029a7730, 20;
v00000000029a7730_21 .array/port v00000000029a7730, 21;
v00000000029a7730_22 .array/port v00000000029a7730, 22;
E_00000000028f2c80/5 .event edge, v00000000029a7730_19, v00000000029a7730_20, v00000000029a7730_21, v00000000029a7730_22;
v00000000029a7730_23 .array/port v00000000029a7730, 23;
v00000000029a7730_24 .array/port v00000000029a7730, 24;
v00000000029a7730_25 .array/port v00000000029a7730, 25;
v00000000029a7730_26 .array/port v00000000029a7730, 26;
E_00000000028f2c80/6 .event edge, v00000000029a7730_23, v00000000029a7730_24, v00000000029a7730_25, v00000000029a7730_26;
v00000000029a7730_27 .array/port v00000000029a7730, 27;
v00000000029a7730_28 .array/port v00000000029a7730, 28;
v00000000029a7730_29 .array/port v00000000029a7730, 29;
v00000000029a7730_30 .array/port v00000000029a7730, 30;
E_00000000028f2c80/7 .event edge, v00000000029a7730_27, v00000000029a7730_28, v00000000029a7730_29, v00000000029a7730_30;
v00000000029a7730_31 .array/port v00000000029a7730, 31;
E_00000000028f2c80/8 .event edge, v00000000029a7730_31, v00000000029a72d0_0;
E_00000000028f2c80 .event/or E_00000000028f2c80/0, E_00000000028f2c80/1, E_00000000028f2c80/2, E_00000000028f2c80/3, E_00000000028f2c80/4, E_00000000028f2c80/5, E_00000000028f2c80/6, E_00000000028f2c80/7, E_00000000028f2c80/8;
E_00000000028f2c00 .event posedge, v00000000029a4530_0;
S_00000000029a3590 .scope module, "Register_Mux" "mux4" 3 341, 4 13 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000029b0180_0 .net "one", 4 0, L_0000000002a0d400;  1 drivers
v00000000029aece0_0 .var "result", 4 0;
v00000000029aeba0_0 .net "s", 0 0, v00000000029a4a30_0;  alias, 1 drivers
v00000000029aed80_0 .net "zero", 4 0, L_0000000002a0ec60;  1 drivers
E_00000000028f2680 .event edge, v00000000029a4a30_0, v00000000029aed80_0, v00000000029b0180_0;
S_00000000029a3710 .scope module, "addFour" "addplus4" 3 363, 6 3 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_00000000029b4690 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000029aea60_0 .net/2u *"_s0", 31 0, L_00000000029b4690;  1 drivers
v00000000029b05e0_0 .net "pc", 31 0, v00000000029a7cd0_0;  alias, 1 drivers
v00000000029aff00_0 .net "result", 31 0, L_0000000002a0d7c0;  alias, 1 drivers
L_0000000002a0d7c0 .arith/sum 32, v00000000029a7cd0_0, L_00000000029b4690;
S_00000000029a3890 .scope module, "adder" "adder" 3 364, 6 7 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000029af640_0 .net "entry0", 31 0, v00000000029af320_0;  alias, 1 drivers
v00000000029aef60_0 .net "entry1", 31 0, v00000000029a7cd0_0;  alias, 1 drivers
v00000000029af5a0_0 .var "result", 31 0;
E_00000000028f2900 .event edge, v00000000029af640_0, v00000000029a7cd0_0;
S_00000000029a3a10 .scope module, "alu" "ALU" 3 353, 9 1 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "condition"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
v00000000029b0360_0 .var "Result", 31 0;
v00000000029af6e0_0 .net "a", 31 0, v00000000029a8310_0;  alias, 1 drivers
v00000000029b0a40_0 .net "b", 31 0, v00000000029a54d0_0;  alias, 1 drivers
v00000000029b0400_0 .var "carryFlag", 0 0;
v00000000029afc80_0 .var "condition", 0 0;
v00000000029af140_0 .var/i "counter", 31 0;
v00000000029b0720_0 .var/i "index", 31 0;
v00000000029affa0_0 .var "negativeFlag", 0 0;
v00000000029afb40_0 .net "operation", 5 0, v00000000029afbe0_0;  alias, 1 drivers
v00000000029af960_0 .var "overFlowFlag", 0 0;
v00000000029aee20_0 .var "tempVar", 31 0;
v00000000029b0680_0 .var/i "var", 31 0;
v00000000029af3c0_0 .var "zeroFlag", 0 0;
E_00000000028f3540 .event edge, v00000000029afb40_0, v00000000029a54d0_0, v00000000029a8310_0;
S_00000000029a4310 .scope module, "funcMux" "mux6" 3 340, 4 23 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 6 "zero"
    .port_info 3 /INPUT 6 "one"
v00000000029b0220_0 .net "one", 5 0, v00000000029a48f0_0;  alias, 1 drivers
v00000000029afbe0_0 .var "result", 5 0;
v00000000029af280_0 .net "s", 0 0, v00000000029a5930_0;  alias, 1 drivers
v00000000029b0040_0 .net "zero", 5 0, L_0000000002a0e120;  1 drivers
E_00000000028f2ec0 .event edge, v00000000029a5930_0, v00000000029b0040_0, v00000000029a48f0_0;
S_00000000029a4190 .scope module, "mdrMux" "mux32" 3 344, 4 33 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029b07c0_0 .net "one", 31 0, v00000000029b0360_0;  alias, 1 drivers
v00000000029b0c20_0 .var "result", 31 0;
v00000000029af460_0 .net "s", 0 0, v00000000029a6830_0;  alias, 1 drivers
v00000000029b00e0_0 .net "zero", 31 0, v00000000029a6fb0_0;  alias, 1 drivers
E_00000000028f2780 .event edge, v00000000029a6830_0, v00000000029a4d50_0, v00000000029b0360_0;
S_00000000029a2510 .scope module, "pcMux" "mux32" 3 339, 4 33 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029af820_0 .net "one", 31 0, v00000000029a7cd0_0;  alias, 1 drivers
v00000000029af000_0 .var "result", 31 0;
v00000000029ae9c0_0 .net "s", 0 0, v00000000029a5750_0;  alias, 1 drivers
v00000000029af780_0 .net "zero", 31 0, v00000000029b0360_0;  alias, 1 drivers
E_00000000028f2f00 .event edge, v00000000029a5750_0, v00000000029b0360_0, v00000000029a7cd0_0;
S_00000000029b29e0 .scope module, "shftJump" "shftLeft28" 3 361, 6 19 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000029af0a0_0 .net "in", 25 0, L_0000000002a0caa0;  1 drivers
v00000000029aeec0_0 .var "result", 27 0;
E_00000000028f2a80 .event edge, v00000000029af0a0_0;
S_00000000029b32e0 .scope module, "shftLeft" "shftLeft" 3 362, 6 41 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v00000000029af1e0_0 .net "in", 31 0, v00000000029aeb00_0;  alias, 1 drivers
v00000000029af320_0 .var "result", 31 0;
E_00000000028f3340 .event edge, v00000000029a6c90_0;
S_00000000029b35e0 .scope module, "signExt" "signExtender" 3 360, 6 26 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v00000000029b04a0_0 .net "ins", 15 0, L_0000000002a0e4e0;  1 drivers
v00000000029aeb00_0 .var "result", 31 0;
v00000000029afd20_0 .var "tempOnes", 15 0;
v00000000029ae6a0_0 .var "tempZero", 15 0;
v00000000029ae740_0 .net "unSign", 0 0, v00000000029a4df0_0;  alias, 1 drivers
E_00000000028f2f40 .event edge, v00000000029b04a0_0;
S_00000000029b2b60 .scope module, "simpleAND" "AND" 3 365, 6 13 0, S_000000000293ab00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "condition"
v00000000029ae880_0 .net "branch", 0 0, v00000000029a5a70_0;  alias, 1 drivers
v00000000029afdc0_0 .net "condition", 0 0, v00000000029afc80_0;  alias, 1 drivers
v00000000029af500_0 .var "result", 0 0;
E_00000000028f33c0 .event edge, v00000000029a5a70_0, v00000000029afc80_0;
S_000000000293cca0 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o0000000002944f28 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000029b1300_0 .net "one", 4 0, o0000000002944f28;  0 drivers
v00000000029b13a0_0 .var "result", 4 0;
o0000000002944f88 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000029b14e0_0 .net "s", 1 0, o0000000002944f88;  0 drivers
o0000000002944fb8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000029b1a80_0 .net "two", 4 0, o0000000002944fb8;  0 drivers
o0000000002944fe8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v00000000029b2020_0 .net "zero", 4 0, o0000000002944fe8;  0 drivers
E_00000000028f2cc0 .event edge, v00000000029b14e0_0, v00000000029b2020_0, v00000000029b1300_0, v00000000029b1a80_0;
    .scope S_00000000008db0f0;
T_0 ;
    %wait E_00000000028f1d00;
    %load/vec4 v0000000002989c90_0;
    %store/vec4 v0000000002989fb0_0, 0, 32;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000008db270;
T_1 ;
    %wait E_00000000028f1d40;
    %load/vec4 v0000000002989830_0;
    %store/vec4 v000000000298a050_0, 0, 32;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000008cc580;
T_2 ;
    %wait E_00000000028f20c0;
    %load/vec4 v000000000298a370_0;
    %store/vec4 v0000000002989510_0, 0, 32;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000008eb740;
T_3 ;
    %wait E_00000000028fc700;
    %load/vec4 v0000000002989b50_0;
    %store/vec4 v0000000002989bf0_0, 0, 32;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000917420;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000298a870_0, 0;
    %end;
    .thread T_4;
    .scope S_0000000000917420;
T_5 ;
    %wait E_00000000028f2100;
    %delay 1, 0;
    %load/vec4 v000000000298a7d0_0;
    %store/vec4 v000000000298a870_0, 0, 32;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000093a930;
T_6 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %end;
    .thread T_6;
    .scope S_000000000093a930;
T_7 ;
    %wait E_00000000028fd440;
    %load/vec4 v0000000002989dd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291eef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002989790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e270_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002989dd0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000291fad0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000298ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f670_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002989dd0_0, 0, 5;
    %jmp T_7.16;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002989790_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000000000291fad0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000291e590_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e630_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.16;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291f850_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291f7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291eef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291f710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e130_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000000002989dd0_0, 0, 5;
    %jmp T_7.16;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f850_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f7b0_0, 0, 1;
    %load/vec4 v000000000291e4f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291f530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000002989dd0_0, 0, 5;
T_7.17 ;
    %jmp T_7.16;
T_7.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ef90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000291fad0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v000000000291e590_0, 0, 6;
    %load/vec4 v000000000291e9f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_7.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_7.31, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_7.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.33, 6;
    %jmp T_7.34;
T_7.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.34;
T_7.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000000000291e590_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.34;
T_7.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002989790_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v000000000291e590_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.34;
T_7.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v000000000291e590_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.34;
T_7.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v000000000291e590_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.34;
T_7.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.34;
T_7.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000291e590_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.34;
T_7.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291eef0_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000291e590_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.34;
T_7.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000291e590_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.34;
T_7.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291eef0_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000291e590_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.34;
T_7.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002989790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291eef0_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v000000000291e590_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.34;
T_7.30 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v000000000291e590_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.34;
T_7.31 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v000000000291e590_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002989dd0_0, 0, 5;
    %jmp T_7.34;
T_7.32 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v000000000291e590_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002989dd0_0, 0, 5;
    %jmp T_7.34;
T_7.33 ;
    %vpi_call 5 173 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 13, 0, 6;
    %store/vec4 v000000000291e590_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002989dd0_0, 0, 5;
    %jmp T_7.34;
T_7.34 ;
    %pop/vec4 1;
    %jmp T_7.16;
T_7.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000298ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291f670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000291fad0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.16;
T_7.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000298ab90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e130_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291f670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e270_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000291fad0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002989dd0_0, 0, 5;
    %jmp T_7.16;
T_7.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000291fad0_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000291e590_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e630_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ef90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.16;
T_7.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ef90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291f710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e130_0, 0, 1;
    %load/vec4 v000000000291e4f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
T_7.35 ;
    %jmp T_7.16;
T_7.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f670_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e310_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002989dd0_0, 0, 5;
    %jmp T_7.16;
T_7.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000000000291fad0_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v000000000291e590_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e630_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291ef90_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.16;
T_7.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ef90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291f670_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000000000291fad0_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v000000000291e590_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e630_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e950_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.16;
T_7.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e950_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000291e590_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291f710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e130_0, 0, 1;
    %load/vec4 v000000000291e4f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291eef0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
T_7.37 ;
    %jmp T_7.16;
T_7.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e8b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.16;
T_7.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291f710_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000298ab90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291ef90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291f670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000291e270_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000000000291fad0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.16;
T_7.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291e630_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000000000291fad0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000291f7b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002989dd0_0, 0;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7;
    .scope S_000000000298c080;
T_8 ;
    %wait E_00000000028f1780;
    %load/vec4 v000000000298dcf0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v000000000298e010_0;
    %store/vec4 v000000000298cfd0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000000000298d610_0;
    %store/vec4 v000000000298cfd0_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000298ba80;
T_9 ;
    %wait E_00000000028f23c0;
    %load/vec4 v000000000298e290_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v000000000298ded0_0;
    %store/vec4 v000000000298c530_0, 0, 6;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000000000298dc50_0;
    %store/vec4 v000000000298c530_0, 0, 6;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000298b600;
T_10 ;
    %wait E_00000000028f2180;
    %load/vec4 v000000000298b1d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000000029895b0_0;
    %store/vec4 v000000000298b130_0, 0, 5;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000000000298b310_0;
    %store/vec4 v000000000298b130_0, 0, 5;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000937110;
T_11 ;
    %wait E_00000000028fbbc0;
    %load/vec4 v000000000291e450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %load/vec4 v000000000291dff0_0;
    %store/vec4 v000000000291ec70_0, 0, 32;
    %jmp T_11.5;
T_11.0 ;
    %load/vec4 v000000000291dff0_0;
    %store/vec4 v000000000291ec70_0, 0, 32;
    %jmp T_11.5;
T_11.1 ;
    %load/vec4 v000000000291f5d0_0;
    %store/vec4 v000000000291ec70_0, 0, 32;
    %jmp T_11.5;
T_11.2 ;
    %load/vec4 v000000000291ebd0_0;
    %store/vec4 v000000000291ec70_0, 0, 32;
    %jmp T_11.5;
T_11.3 ;
    %load/vec4 v000000000291fa30_0;
    %store/vec4 v000000000291ec70_0, 0, 32;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000000000298b900;
T_12 ;
    %wait E_00000000028f1f40;
    %load/vec4 v000000000298df70_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v000000000298da70_0;
    %store/vec4 v000000000298e150_0, 0, 32;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000000000298ca30_0;
    %store/vec4 v000000000298e150_0, 0, 32;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000000000937290;
T_13 ;
    %wait E_00000000028fb840;
    %load/vec4 v000000000291f490_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_13.0, 4;
    %load/vec4 v000000000291fdf0_0;
    %store/vec4 v000000000291f210_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000000000291ee50_0;
    %store/vec4 v000000000291f210_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000000008eb8c0;
T_14 ;
    %wait E_00000000028f1b40;
    %load/vec4 v0000000002989650_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v00000000029896f0_0;
    %store/vec4 v0000000002989ab0_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000002989f10_0;
    %store/vec4 v0000000002989ab0_0, 0, 32;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000000000298b480;
T_15 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
    %end;
    .thread T_15;
    .scope S_000000000298b480;
T_16 ;
    %wait E_00000000028f2140;
    %load/vec4 v000000000298acd0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_16.0, 4;
    %delay 1, 0;
    %load/vec4 v000000000298ae10_0;
    %load/vec4 v000000000298acd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000298aff0, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000000000298b480;
T_17 ;
    %wait E_00000000028f2340;
    %load/vec4 v000000000298a9b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000298aff0, 4;
    %assign/vec4 v000000000298aa50_0, 0;
    %load/vec4 v000000000298af50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000298aff0, 4;
    %assign/vec4 v000000000298ac30_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000000000298bc00;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000298d570_0, 0, 32;
    %end;
    .thread T_18;
    .scope S_000000000298bc00;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000298d6b0_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_000000000298bc00;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000298d250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000298dbb0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_000000000298bc00;
T_21 ;
    %wait E_00000000028f1e00;
    %load/vec4 v000000000298dd90_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_21.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_21.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_21.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_21.10, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_21.11, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_21.12, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_21.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_21.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_21.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_21.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_21.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_21.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_21.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_21.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_21.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_21.22, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_21.23, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_21.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_21.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_21.26, 6;
    %jmp T_21.27;
T_21.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000298dbb0_0, 0, 1;
    %jmp T_21.27;
T_21.1 ;
    %load/vec4 v000000000298d2f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000298dbb0_0, 0, 1;
    %jmp T_21.29;
T_21.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000298dbb0_0, 0, 1;
T_21.29 ;
    %jmp T_21.27;
T_21.2 ;
    %load/vec4 v000000000298d2f0_0;
    %load/vec4 v000000000298d070_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_21.30, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_21.31, 8;
T_21.30 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_21.31, 8;
 ; End of false expr.
    %blend;
T_21.31;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %load/vec4 v000000000298cf30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.33, 8;
T_21.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.33, 8;
 ; End of false expr.
    %blend;
T_21.33;
    %store/vec4 v000000000298d250_0, 0, 1;
    %load/vec4 v000000000298cf30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.35, 8;
T_21.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.35, 8;
 ; End of false expr.
    %blend;
T_21.35;
    %pad/s 1;
    %store/vec4 v000000000298d1b0_0, 0, 1;
    %jmp T_21.27;
T_21.3 ;
    %vpi_call 9 130 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v000000000298d2f0_0;
    %load/vec4 v000000000298d070_0;
    %vpi_call 9 131 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v000000000298d070_0;
    %load/vec4 v000000000298d2f0_0;
    %cmp/s;
    %jmp/0xz  T_21.36, 5;
    %vpi_call 9 138 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000298dbb0_0, 0, 1;
    %jmp T_21.37;
T_21.36 ;
    %vpi_call 9 142 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000298dbb0_0, 0, 1;
T_21.37 ;
    %jmp T_21.27;
T_21.4 ;
    %vpi_call 9 149 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v000000000298d2f0_0;
    %load/vec4 v000000000298d070_0;
    %vpi_call 9 150 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000298d2f0_0;
    %cmp/s;
    %jmp/0xz  T_21.38, 5;
    %vpi_call 9 157 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000298dbb0_0, 0, 1;
    %jmp T_21.39;
T_21.38 ;
    %vpi_call 9 161 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000298dbb0_0, 0, 1;
T_21.39 ;
    %jmp T_21.27;
T_21.5 ;
    %vpi_call 9 168 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v000000000298d2f0_0;
    %load/vec4 v000000000298d070_0;
    %vpi_call 9 169 "$display", "The question is %d less than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v000000000298d2f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_21.40, 5;
    %vpi_call 9 171 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000298dbb0_0, 0, 1;
    %jmp T_21.41;
T_21.40 ;
    %vpi_call 9 175 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000298dbb0_0, 0, 1;
T_21.41 ;
    %jmp T_21.27;
T_21.6 ;
    %load/vec4 v000000000298d2f0_0;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %jmp T_21.27;
T_21.7 ;
    %load/vec4 v000000000298d070_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.42, 4;
    %load/vec4 v000000000298d2f0_0;
    %store/vec4 v000000000298cf30_0, 0, 32;
T_21.42 ;
    %jmp T_21.27;
T_21.8 ;
    %load/vec4 v000000000298d070_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.44, 4;
    %load/vec4 v000000000298d2f0_0;
    %store/vec4 v000000000298cf30_0, 0, 32;
T_21.44 ;
    %jmp T_21.27;
T_21.9 ;
    %load/vec4 v000000000298d2f0_0;
    %load/vec4 v000000000298d070_0;
    %and;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %jmp T_21.27;
T_21.10 ;
    %load/vec4 v000000000298d2f0_0;
    %load/vec4 v000000000298d070_0;
    %or;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %jmp T_21.27;
T_21.11 ;
    %load/vec4 v000000000298d2f0_0;
    %load/vec4 v000000000298d070_0;
    %xor;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %jmp T_21.27;
T_21.12 ;
    %load/vec4 v000000000298d2f0_0;
    %load/vec4 v000000000298d070_0;
    %or;
    %inv;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %jmp T_21.27;
T_21.13 ;
    %load/vec4 v000000000298d2f0_0;
    %pad/u 33;
    %load/vec4 v000000000298d070_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %store/vec4 v000000000298d4d0_0, 0, 1;
    %load/vec4 v000000000298d2f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298d070_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.47, 8;
T_21.46 ; End of true expr.
    %load/vec4 v000000000298d070_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298cf30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.48, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.49, 9;
T_21.48 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.49, 9;
 ; End of false expr.
    %blend;
T_21.49;
    %jmp/0 T_21.47, 8;
 ; End of false expr.
    %blend;
T_21.47;
    %pad/s 1;
    %store/vec4 v000000000298c990_0, 0, 1;
    %jmp T_21.27;
T_21.14 ;
    %load/vec4 v000000000298d2f0_0;
    %pad/u 33;
    %load/vec4 v000000000298d070_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %store/vec4 v000000000298d4d0_0, 0, 1;
    %load/vec4 v000000000298d2f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298d070_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.50, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.51, 8;
T_21.50 ; End of true expr.
    %load/vec4 v000000000298d070_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298cf30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.52, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.53, 9;
T_21.52 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.53, 9;
 ; End of false expr.
    %blend;
T_21.53;
    %jmp/0 T_21.51, 8;
 ; End of false expr.
    %blend;
T_21.51;
    %pad/s 1;
    %store/vec4 v000000000298c990_0, 0, 1;
    %jmp T_21.27;
T_21.15 ;
    %load/vec4 v000000000298d2f0_0;
    %load/vec4 v000000000298d070_0;
    %add;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %load/vec4 v000000000298d2f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298d070_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.54, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.55, 8;
T_21.54 ; End of true expr.
    %load/vec4 v000000000298d070_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298cf30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.56, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.57, 9;
T_21.56 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.57, 9;
 ; End of false expr.
    %blend;
T_21.57;
    %jmp/0 T_21.55, 8;
 ; End of false expr.
    %blend;
T_21.55;
    %pad/s 1;
    %store/vec4 v000000000298c990_0, 0, 1;
    %load/vec4 v000000000298cf30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.59, 8;
T_21.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.59, 8;
 ; End of false expr.
    %blend;
T_21.59;
    %pad/s 1;
    %store/vec4 v000000000298d1b0_0, 0, 1;
    %load/vec4 v000000000298cf30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.61, 8;
T_21.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.61, 8;
 ; End of false expr.
    %blend;
T_21.61;
    %store/vec4 v000000000298d250_0, 0, 1;
    %jmp T_21.27;
T_21.16 ;
    %load/vec4 v000000000298d070_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v000000000298ccb0_0, 0, 32;
    %load/vec4 v000000000298d2f0_0;
    %load/vec4 v000000000298ccb0_0;
    %add;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %load/vec4 v000000000298d2f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298ccb0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_21.62, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.63, 8;
T_21.62 ; End of true expr.
    %load/vec4 v000000000298ccb0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000298cf30_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_21.64, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_21.65, 9;
T_21.64 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_21.65, 9;
 ; End of false expr.
    %blend;
T_21.65;
    %jmp/0 T_21.63, 8;
 ; End of false expr.
    %blend;
T_21.63;
    %pad/s 1;
    %store/vec4 v000000000298c990_0, 0, 1;
    %load/vec4 v000000000298cf30_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_21.67, 8;
T_21.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_21.67, 8;
 ; End of false expr.
    %blend;
T_21.67;
    %pad/s 1;
    %store/vec4 v000000000298d1b0_0, 0, 1;
    %load/vec4 v000000000298cf30_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_21.68, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_21.69, 8;
T_21.68 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_21.69, 8;
 ; End of false expr.
    %blend;
T_21.69;
    %store/vec4 v000000000298d250_0, 0, 1;
    %jmp T_21.27;
T_21.17 ;
    %load/vec4 v000000000298d070_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %jmp T_21.27;
T_21.18 ;
    %load/vec4 v000000000298d070_0;
    %ix/getv 4, v000000000298d2f0_0;
    %shiftl 4;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %jmp T_21.27;
T_21.19 ;
    %load/vec4 v000000000298d070_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %jmp T_21.27;
T_21.20 ;
    %load/vec4 v000000000298d070_0;
    %ix/getv 4, v000000000298d2f0_0;
    %shiftr 4;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %jmp T_21.27;
T_21.21 ;
    %load/vec4 v000000000298d2f0_0;
    %load/vec4 v000000000298d070_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.70, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %jmp T_21.71;
T_21.70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000298cf30_0, 0, 32;
T_21.71 ;
    %jmp T_21.27;
T_21.22 ;
    %load/vec4 v000000000298d2f0_0;
    %load/vec4 v000000000298d070_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.72, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %jmp T_21.73;
T_21.72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000298cf30_0, 0, 32;
T_21.73 ;
    %jmp T_21.27;
T_21.23 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000298c670_0, 0, 32;
T_21.74 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000298c670_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_21.75, 5;
    %load/vec4 v000000000298d2f0_0;
    %load/vec4 v000000000298c670_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_21.76, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000298d6b0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000298c670_0, 0, 32;
T_21.76 ;
    %load/vec4 v000000000298d6b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.78, 4;
    %load/vec4 v000000000298d570_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000298d570_0, 0, 32;
T_21.78 ;
    %load/vec4 v000000000298c670_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000298c670_0, 0, 32;
    %jmp T_21.74;
T_21.75 ;
    %load/vec4 v000000000298d570_0;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %jmp T_21.27;
T_21.24 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v000000000298c670_0, 0, 32;
T_21.80 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000298c670_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_21.81, 5;
    %load/vec4 v000000000298d2f0_0;
    %load/vec4 v000000000298c670_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_21.82, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000298d6b0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000000000298c670_0, 0, 32;
T_21.82 ;
    %load/vec4 v000000000298d6b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.84, 4;
    %load/vec4 v000000000298d570_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000298d570_0, 0, 32;
T_21.84 ;
    %load/vec4 v000000000298c670_0;
    %subi 1, 0, 32;
    %store/vec4 v000000000298c670_0, 0, 32;
    %jmp T_21.80;
T_21.81 ;
    %load/vec4 v000000000298d570_0;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %jmp T_21.27;
T_21.25 ;
    %load/vec4 v000000000298d2f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %jmp T_21.27;
T_21.26 ;
    %load/vec4 v000000000298d2f0_0;
    %ix/getv 4, v000000000298d070_0;
    %shiftr 4;
    %store/vec4 v000000000298cf30_0, 0, 32;
    %jmp T_21.27;
T_21.27 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000008cc400;
T_22 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000298a410_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_00000000008cc400;
T_23 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v000000000298a0f0 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v000000000298a0f0, 0>, &A<v000000000298a0f0, 1>, &A<v000000000298a0f0, 2>, &A<v000000000298a0f0, 3> {0 0 0};
    %end;
    .thread T_23;
    .scope S_00000000008cc400;
T_24 ;
    %wait E_00000000028f1fc0;
    %load/vec4 v00000000029898d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0000000002989a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000298a410_0;
    %ix/getv 4, v000000000298aaf0_0;
    %load/vec4a v000000000298a0f0, 4;
    %load/vec4 v000000000298aaf0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000298a0f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000298aaf0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000298a0f0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000298aaf0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000298a0f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000298b270_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000298a410_0;
    %jmp T_24.3;
T_24.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000298a410_0;
    %load/vec4 v000000000298a190_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000000000298aaf0_0;
    %store/vec4a v000000000298a0f0, 4, 0;
    %load/vec4 v000000000298a190_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000000000298aaf0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000298a0f0, 4, 0;
    %load/vec4 v000000000298a190_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000000000298aaf0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000298a0f0, 4, 0;
    %load/vec4 v000000000298a190_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000000000298aaf0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000298a0f0, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000298a410_0;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000000002989a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_24.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000298a410_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v000000000298aaf0_0;
    %load/vec4a v000000000298a0f0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000298b270_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000298a410_0;
    %jmp T_24.5;
T_24.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000298a410_0;
    %load/vec4 v000000000298a190_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v000000000298aaf0_0;
    %store/vec4a v000000000298a0f0, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000298a410_0;
T_24.5 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_000000000298fca0;
T_25 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v000000000298e330_0, 0, 16;
    %end;
    .thread T_25;
    .scope S_000000000298fca0;
T_26 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000000000298d930_0, 0, 16;
    %end;
    .thread T_26;
    .scope S_000000000298fca0;
T_27 ;
    %wait E_00000000028f2280;
    %load/vec4 v000000000298d7f0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v000000000298d9d0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v000000000298d930_0;
    %load/vec4 v000000000298d7f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000298d890_0, 0, 32;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v000000000298e330_0;
    %load/vec4 v000000000298d7f0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000298d890_0, 0, 32;
T_27.1 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000000000298bd80;
T_28 ;
    %wait E_00000000028f19c0;
    %load/vec4 v000000000298e0b0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000298d110_0, 0, 28;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_000000000298bf00;
T_29 ;
    %wait E_00000000028f2240;
    %load/vec4 v000000000298d750_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000298ce90_0, 0, 32;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000000000298b780;
T_30 ;
    %wait E_00000000028f1f00;
    %load/vec4 v000000000298e1f0_0;
    %load/vec4 v000000000298db10_0;
    %add;
    %store/vec4 v000000000298d430_0, 0, 32;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000000000298fb20;
T_31 ;
    %wait E_00000000028f1840;
    %load/vec4 v000000000298c490_0;
    %load/vec4 v000000000298c5d0_0;
    %and;
    %store/vec4 v000000000298c710_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000000002902300;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002990e10_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_0000000002902300;
T_33 ;
    %vpi_call 2 17 "$dumpfile", "results/CPUFileTest1.vcd" {0 0 0};
    %vpi_call 2 18 "$dumpvars", 32'sb00000000000000000000000000000000, v0000000002992350_0, v0000000002990e10_0, S_0000000000917420, S_00000000008cc400, S_000000000093a930, S_000000000298bc00, S_000000000298b480, S_000000000298c200, S_000000000298b780, S_000000000298fca0, S_000000000298bd80, S_000000000298bf00, S_000000000298fb20, S_00000000008db0f0, S_00000000008db270, S_00000000008cc580, S_00000000008eb740, S_000000000298ba80, S_000000000298c080, S_00000000008eb8c0, S_0000000000937110, S_000000000298b600, S_000000000298b900, S_0000000000937290 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000002989510_0, 0, 32;
    %vpi_func 2 62 "$fopen" 32, "output/Memory1StatusFile.txt", "w" {0 0 0};
    %store/vec4 v0000000002990730_0, 0, 32;
    %vpi_func 2 63 "$fopen" 32, "output/StateChangeTest1.txt", "w" {0 0 0};
    %store/vec4 v00000000029904b0_0, 0, 32;
    %vpi_call 2 65 "$fwrite", v0000000002990730_0, "\012----------Memory at Start Up---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002991b30_0, 0, 32;
T_33.0 ;
    %load/vec4 v0000000002991b30_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.1, 5;
    %load/vec4 v0000000002991b30_0;
    %addi 1, 0, 32;
    %load/vec4 v0000000002991b30_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000298a0f0, 4;
    %load/vec4 v0000000002991b30_0;
    %addi 2, 0, 32;
    %load/vec4 v0000000002991b30_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000298a0f0, 4;
    %load/vec4 v0000000002991b30_0;
    %addi 3, 0, 32;
    %load/vec4 v0000000002991b30_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000298a0f0, 4;
    %vpi_call 2 67 "$fwrite", v0000000002990730_0, "\012Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b  Memory[%2d]: %8b", v0000000002991b30_0, &A<v000000000298a0f0, v0000000002991b30_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v0000000002991b30_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002991b30_0, 0, 32;
    %jmp T_33.0;
T_33.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002991b30_0, 0, 32;
T_33.2 ;
    %load/vec4 v0000000002991b30_0;
    %cmpi/s 600, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.3, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992350_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992350_0, 0, 1;
    %delay 5, 0;
    %vpi_call 2 73 "$fwrite", v00000000029904b0_0, "\012 ---------CLOCK CYCLE: %d START-----------\012", v0000000002991b30_0 {0 0 0};
    %vpi_call 2 75 "$fwrite", v00000000029904b0_0, "\012\012State: %d", v0000000002989dd0_0 {0 0 0};
    %vpi_call 2 77 "$fwrite", v00000000029904b0_0, "\012Current Instruction: %b", v000000000298b270_0 {0 0 0};
    %vpi_call 2 79 "$fwrite", v00000000029904b0_0, "\012Register S Address: %d , %b", v000000000298a9b0_0, v000000000298a9b0_0 {0 0 0};
    %vpi_call 2 80 "$fwrite", v00000000029904b0_0, "\012Register T Address: %d , %b", v000000000298af50_0, v000000000298af50_0 {0 0 0};
    %vpi_call 2 81 "$fwrite", v00000000029904b0_0, "\012Offset: %d\012\012", v000000000298d7f0_0 {0 0 0};
    %vpi_call 2 83 "$fwrite", v00000000029904b0_0, "\012MAR: %d", v0000000002989fb0_0 {0 0 0};
    %vpi_call 2 86 "$fwrite", v00000000029904b0_0, "\012IR: %b", v0000000002989bf0_0 {0 0 0};
    %load/vec4 v0000000002991b30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002991b30_0, 0, 32;
    %jmp T_33.2;
T_33.3 ;
    %vpi_call 2 88 "$fwrite", v0000000002990730_0, "\012----------Memory at End---------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002991b30_0, 0, 32;
T_33.4 ;
    %load/vec4 v0000000002991b30_0;
    %cmpi/s 53, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_33.5, 5;
    %load/vec4 v0000000002991b30_0;
    %addi 1, 0, 32;
    %load/vec4 v0000000002991b30_0;
    %pad/s 33;
    %addi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000298a0f0, 4;
    %load/vec4 v0000000002991b30_0;
    %addi 2, 0, 32;
    %load/vec4 v0000000002991b30_0;
    %pad/s 33;
    %addi 2, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000298a0f0, 4;
    %load/vec4 v0000000002991b30_0;
    %addi 3, 0, 32;
    %load/vec4 v0000000002991b30_0;
    %pad/s 33;
    %addi 3, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v000000000298a0f0, 4;
    %vpi_call 2 90 "$fwrite", v0000000002990730_0, "\012Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b Memory[%2d]: %8b", v0000000002991b30_0, &A<v000000000298a0f0, v0000000002991b30_0 >, S<5,vec4,s32>, S<4,vec4,u8>, S<3,vec4,s32>, S<2,vec4,u8>, S<1,vec4,s32>, S<0,vec4,u8> {6 0 0};
    %load/vec4 v0000000002991b30_0;
    %addi 4, 0, 32;
    %store/vec4 v0000000002991b30_0, 0, 32;
    %jmp T_33.4;
T_33.5 ;
    %vpi_call 2 92 "$fclose", v00000000029904b0_0 {0 0 0};
    %vpi_call 2 93 "$fclose", v0000000002990730_0 {0 0 0};
    %end;
    .thread T_33;
    .scope S_0000000002929030;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029913b0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0000000002929030;
T_35 ;
    %vpi_call 7 75 "$readmemb", "Input/testcode_mips2.txt", v0000000002991450 {0 0 0};
    %vpi_call 7 76 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002991450, 0>, &A<v0000000002991450, 1>, &A<v0000000002991450, 2>, &A<v0000000002991450, 3> {0 0 0};
    %end;
    .thread T_35;
    .scope S_0000000002929030;
T_36 ;
    %wait E_00000000028f1800;
    %load/vec4 v0000000002991590_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.0, 4;
    %load/vec4 v00000000029940e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029913b0_0;
    %ix/getv 4, v00000000029914f0_0;
    %load/vec4a v0000000002991450, 4;
    %load/vec4 v00000000029914f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002991450, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029914f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002991450, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029914f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002991450, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002991d10_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029913b0_0;
    %jmp T_36.3;
T_36.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029913b0_0;
    %load/vec4 v0000000002991810_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v00000000029914f0_0;
    %store/vec4a v0000000002991450, 4, 0;
    %load/vec4 v0000000002991810_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000029914f0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002991450, 4, 0;
    %load/vec4 v0000000002991810_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000029914f0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002991450, 4, 0;
    %load/vec4 v0000000002991810_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000029914f0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002991450, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029913b0_0;
T_36.3 ;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v00000000029940e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_36.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029913b0_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v00000000029914f0_0;
    %load/vec4a v0000000002991450, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002991d10_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029913b0_0;
    %jmp T_36.5;
T_36.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029913b0_0;
    %load/vec4 v0000000002991810_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v00000000029914f0_0;
    %store/vec4a v0000000002991450, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029913b0_0;
T_36.5 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000000002929ba0;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993140_0, 0, 1;
    %end;
    .thread T_37;
    .scope S_0000000002929ba0;
T_38 ;
    %vpi_call 7 135 "$readmemb", "Input/testcode_mips3.txt", v0000000002993500 {0 0 0};
    %vpi_call 7 136 "$display", "verify memory at 2: %b%b%b%b", &A<v0000000002993500, 0>, &A<v0000000002993500, 1>, &A<v0000000002993500, 2>, &A<v0000000002993500, 3> {0 0 0};
    %end;
    .thread T_38;
    .scope S_0000000002929ba0;
T_39 ;
    %wait E_00000000028fbb00;
    %load/vec4 v00000000029935a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %load/vec4 v0000000002993280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002993140_0;
    %ix/getv 4, v0000000002992e20_0;
    %load/vec4a v0000000002993500, 4;
    %load/vec4 v0000000002992e20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002993500, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002992e20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002993500, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000002992e20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000002993500, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029931e0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002993140_0;
    %jmp T_39.3;
T_39.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002993140_0;
    %load/vec4 v0000000002993320_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v0000000002992e20_0;
    %store/vec4a v0000000002993500, 4, 0;
    %load/vec4 v0000000002993320_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000002992e20_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002993500, 4, 0;
    %load/vec4 v0000000002993320_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000002992e20_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002993500, 4, 0;
    %load/vec4 v0000000002993320_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000000002992e20_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0000000002993500, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002993140_0;
T_39.3 ;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0000000002993280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_39.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002993140_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0000000002992e20_0;
    %load/vec4a v0000000002993500, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029931e0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002993140_0;
    %jmp T_39.5;
T_39.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v0000000002993140_0;
    %load/vec4 v0000000002993320_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000000002992e20_0;
    %store/vec4a v0000000002993500, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v0000000002993140_0;
T_39.5 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000000000298f3a0;
T_40 ;
    %wait E_00000000028f1b80;
    %load/vec4 v000000000299e950_0;
    %store/vec4 v000000000299e590_0, 0, 32;
    %jmp T_40;
    .thread T_40;
    .scope S_000000000298fe20;
T_41 ;
    %wait E_00000000028f2440;
    %load/vec4 v000000000299e6d0_0;
    %store/vec4 v000000000299fb70_0, 0, 32;
    %jmp T_41;
    .thread T_41;
    .scope S_000000000298f220;
T_42 ;
    %wait E_00000000028f1e40;
    %load/vec4 v000000000299eb30_0;
    %store/vec4 v000000000299f2b0_0, 0, 32;
    %jmp T_42;
    .thread T_42;
    .scope S_000000000298e920;
T_43 ;
    %wait E_00000000028f15c0;
    %load/vec4 v0000000002993780_0;
    %store/vec4 v00000000029938c0_0, 0, 32;
    %jmp T_43;
    .thread T_43;
    .scope S_000000000298ec20;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000299e8b0_0, 0;
    %end;
    .thread T_44;
    .scope S_000000000298ec20;
T_45 ;
    %wait E_00000000028f1e80;
    %delay 1, 0;
    %load/vec4 v000000000299f350_0;
    %store/vec4 v000000000299e8b0_0, 0, 32;
    %jmp T_45;
    .thread T_45;
    .scope S_000000000298e7a0;
T_46 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %end;
    .thread T_46;
    .scope S_000000000298e7a0;
T_47 ;
    %wait E_00000000028f1cc0;
    %load/vec4 v0000000002993000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_47.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_47.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_47.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_47.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_47.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_47.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_47.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_47.15, 6;
    %jmp T_47.16;
T_47.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002994360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029936e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993b40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992c40_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000002993000_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002994040_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029929c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029942c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029927e0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002993000_0, 0, 5;
    %jmp T_47.16;
T_47.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993aa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029936e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993b40_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000000002994040_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000002993fa0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993be0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.16;
T_47.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029936e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002994360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029942c0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0000000002993000_0, 0, 5;
    %jmp T_47.16;
T_47.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029936e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993c80_0, 0, 1;
    %load/vec4 v00000000029933c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992600_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0000000002993000_0, 0, 5;
T_47.17 ;
    %jmp T_47.16;
T_47.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029942c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029927e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992600_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992c40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002994040_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000000002993fa0_0, 0, 6;
    %load/vec4 v0000000002992880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_47.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_47.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_47.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_47.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_47.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_47.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_47.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_47.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_47.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_47.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_47.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_47.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_47.31, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_47.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_47.33, 6;
    %jmp T_47.34;
T_47.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.34;
T_47.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0000000002993fa0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.34;
T_47.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993b40_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v0000000002993fa0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.34;
T_47.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0000000002993fa0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.34;
T_47.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0000000002993fa0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.34;
T_47.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.34;
T_47.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002993fa0_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.34;
T_47.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002994360_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002993fa0_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.34;
T_47.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002993fa0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.34;
T_47.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002994360_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002993fa0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.34;
T_47.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993b40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002994360_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v0000000002993fa0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.34;
T_47.30 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0000000002993fa0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.34;
T_47.31 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v0000000002993fa0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002993000_0, 0, 5;
    %jmp T_47.34;
T_47.32 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v0000000002993fa0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002993000_0, 0, 5;
    %jmp T_47.34;
T_47.33 ;
    %vpi_call 5 173 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0000000002993fa0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0000000002993000_0, 0, 5;
    %jmp T_47.34;
T_47.34 ;
    %pop/vec4 1;
    %jmp T_47.16;
T_47.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029929c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029942c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029927e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992c40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002994040_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993aa0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.16;
T_47.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029929c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029942c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029927e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992c40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000002994040_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993aa0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002993000_0, 0, 5;
    %jmp T_47.16;
T_47.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002994040_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002993fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993be0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.16;
T_47.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029942c0_0, 0, 1;
    %load/vec4 v00000000029933c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
T_47.35 ;
    %jmp T_47.16;
T_47.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029927e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993aa0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0000000002993000_0, 0, 5;
    %jmp T_47.16;
T_47.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000000002994040_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v0000000002993fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993be0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993a00_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.16;
T_47.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029927e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000000002994040_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v0000000002993fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993be0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993640_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.16;
T_47.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993640_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000002993fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029942c0_0, 0, 1;
    %load/vec4 v00000000029933c0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_47.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992d80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002994360_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
T_47.37 ;
    %jmp T_47.16;
T_47.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993460_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.16;
T_47.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992d80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002992f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993460_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029929c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993be0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029942c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002993a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029927e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002992c40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000000002994040_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.16;
T_47.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029929c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993be0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000000002994040_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002993c80_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0000000002993000_0, 0;
    %jmp T_47.16;
T_47.16 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47;
    .scope S_00000000029902a0;
T_48 ;
    %wait E_00000000028f1600;
    %load/vec4 v00000000029a1d60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_48.0, 4;
    %load/vec4 v00000000029a1c20_0;
    %store/vec4 v00000000029a21c0_0, 0, 32;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v00000000029a1b80_0;
    %store/vec4 v00000000029a21c0_0, 0, 32;
T_48.1 ;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000002990120;
T_49 ;
    %wait E_00000000028f2580;
    %load/vec4 v00000000029a1ae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_49.0, 4;
    %load/vec4 v00000000029a23a0_0;
    %store/vec4 v00000000029a1680_0, 0, 6;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v00000000029a0b40_0;
    %store/vec4 v00000000029a1680_0, 0, 6;
T_49.1 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000000000298f6a0;
T_50 ;
    %wait E_00000000028f2500;
    %load/vec4 v00000000029a02f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.0, 4;
    %load/vec4 v000000000299f3f0_0;
    %store/vec4 v000000000299fd50_0, 0, 5;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v000000000299f0d0_0;
    %store/vec4 v000000000299fd50_0, 0, 5;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_000000000298ef20;
T_51 ;
    %wait E_00000000028f22c0;
    %load/vec4 v0000000002992b00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %load/vec4 v0000000002992920_0;
    %store/vec4 v0000000002992ec0_0, 0, 32;
    %jmp T_51.5;
T_51.0 ;
    %load/vec4 v0000000002992920_0;
    %store/vec4 v0000000002992ec0_0, 0, 32;
    %jmp T_51.5;
T_51.1 ;
    %load/vec4 v0000000002992560_0;
    %store/vec4 v0000000002992ec0_0, 0, 32;
    %jmp T_51.5;
T_51.2 ;
    %load/vec4 v0000000002992740_0;
    %store/vec4 v0000000002992ec0_0, 0, 32;
    %jmp T_51.5;
T_51.3 ;
    %load/vec4 v00000000029926a0_0;
    %store/vec4 v0000000002992ec0_0, 0, 32;
    %jmp T_51.5;
T_51.5 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_000000000298e4a0;
T_52 ;
    %wait E_00000000028f1740;
    %load/vec4 v00000000029a1360_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_52.0, 4;
    %load/vec4 v00000000029a1720_0;
    %store/vec4 v00000000029a2080_0, 0, 32;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v00000000029a0be0_0;
    %store/vec4 v00000000029a2080_0, 0, 32;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_000000000298f520;
T_53 ;
    %wait E_00000000028fbe80;
    %load/vec4 v00000000029924c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %load/vec4 v0000000002994220_0;
    %store/vec4 v0000000002993f00_0, 0, 32;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000000002994180_0;
    %store/vec4 v0000000002993f00_0, 0, 32;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_000000000298f0a0;
T_54 ;
    %wait E_00000000028f2300;
    %load/vec4 v0000000002993dc0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v0000000002993e60_0;
    %store/vec4 v0000000002993d20_0, 0, 32;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000000002993960_0;
    %store/vec4 v0000000002993d20_0, 0, 32;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000000000298eaa0;
T_55 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
    %end;
    .thread T_55;
    .scope S_000000000298eaa0;
T_56 ;
    %wait E_00000000028f1bc0;
    %load/vec4 v000000000299f5d0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_56.0, 4;
    %delay 1, 0;
    %load/vec4 v000000000299eef0_0;
    %load/vec4 v000000000299f5d0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000299ebd0, 0, 4;
T_56.0 ;
    %jmp T_56;
    .thread T_56;
    .scope S_000000000298eaa0;
T_57 ;
    %wait E_00000000028f24c0;
    %load/vec4 v000000000299ed10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000299ebd0, 4;
    %assign/vec4 v00000000029a0250_0, 0;
    %load/vec4 v000000000299f710_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000000000299ebd0, 4;
    %assign/vec4 v000000000299fc10_0, 0;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000000000298ffa0;
T_58 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000299ee50_0, 0, 32;
    %end;
    .thread T_58;
    .scope S_000000000298ffa0;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029a15e0_0, 0, 32;
    %end;
    .thread T_59;
    .scope S_000000000298ffa0;
T_60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a2300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299ec70_0, 0, 1;
    %end;
    .thread T_60;
    .scope S_000000000298ffa0;
T_61 ;
    %wait E_00000000028f1680;
    %load/vec4 v00000000029a1f40_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_61.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_61.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_61.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_61.10, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_61.11, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_61.12, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_61.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_61.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_61.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_61.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_61.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_61.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_61.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_61.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_61.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_61.22, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_61.23, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_61.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_61.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_61.26, 6;
    %jmp T_61.27;
T_61.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299ec70_0, 0, 1;
    %jmp T_61.27;
T_61.1 ;
    %load/vec4 v000000000299e9f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299ec70_0, 0, 1;
    %jmp T_61.29;
T_61.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299ec70_0, 0, 1;
T_61.29 ;
    %jmp T_61.27;
T_61.2 ;
    %load/vec4 v000000000299e9f0_0;
    %load/vec4 v000000000299fad0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.30, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_61.31, 8;
T_61.30 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_61.31, 8;
 ; End of false expr.
    %blend;
T_61.31;
    %store/vec4 v000000000299f490_0, 0, 32;
    %load/vec4 v000000000299f490_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.33, 8;
T_61.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.33, 8;
 ; End of false expr.
    %blend;
T_61.33;
    %store/vec4 v00000000029a2300_0, 0, 1;
    %load/vec4 v000000000299f490_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.35, 8;
T_61.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.35, 8;
 ; End of false expr.
    %blend;
T_61.35;
    %pad/s 1;
    %store/vec4 v00000000029a14a0_0, 0, 1;
    %jmp T_61.27;
T_61.3 ;
    %vpi_call 9 130 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v000000000299e9f0_0;
    %load/vec4 v000000000299fad0_0;
    %vpi_call 9 131 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v000000000299fad0_0;
    %load/vec4 v000000000299e9f0_0;
    %cmp/s;
    %jmp/0xz  T_61.36, 5;
    %vpi_call 9 138 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299ec70_0, 0, 1;
    %jmp T_61.37;
T_61.36 ;
    %vpi_call 9 142 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299ec70_0, 0, 1;
T_61.37 ;
    %jmp T_61.27;
T_61.4 ;
    %vpi_call 9 149 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v000000000299e9f0_0;
    %load/vec4 v000000000299fad0_0;
    %vpi_call 9 150 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v000000000299e9f0_0;
    %cmp/s;
    %jmp/0xz  T_61.38, 5;
    %vpi_call 9 157 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299ec70_0, 0, 1;
    %jmp T_61.39;
T_61.38 ;
    %vpi_call 9 161 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299ec70_0, 0, 1;
T_61.39 ;
    %jmp T_61.27;
T_61.5 ;
    %vpi_call 9 168 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v000000000299e9f0_0;
    %load/vec4 v000000000299fad0_0;
    %vpi_call 9 169 "$display", "The question is %d less than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v000000000299e9f0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_61.40, 5;
    %vpi_call 9 171 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299ec70_0, 0, 1;
    %jmp T_61.41;
T_61.40 ;
    %vpi_call 9 175 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000299ec70_0, 0, 1;
T_61.41 ;
    %jmp T_61.27;
T_61.6 ;
    %load/vec4 v000000000299e9f0_0;
    %store/vec4 v000000000299f490_0, 0, 32;
    %jmp T_61.27;
T_61.7 ;
    %load/vec4 v000000000299fad0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_61.42, 4;
    %load/vec4 v000000000299e9f0_0;
    %store/vec4 v000000000299f490_0, 0, 32;
T_61.42 ;
    %jmp T_61.27;
T_61.8 ;
    %load/vec4 v000000000299fad0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.44, 4;
    %load/vec4 v000000000299e9f0_0;
    %store/vec4 v000000000299f490_0, 0, 32;
T_61.44 ;
    %jmp T_61.27;
T_61.9 ;
    %load/vec4 v000000000299e9f0_0;
    %load/vec4 v000000000299fad0_0;
    %and;
    %store/vec4 v000000000299f490_0, 0, 32;
    %jmp T_61.27;
T_61.10 ;
    %load/vec4 v000000000299e9f0_0;
    %load/vec4 v000000000299fad0_0;
    %or;
    %store/vec4 v000000000299f490_0, 0, 32;
    %jmp T_61.27;
T_61.11 ;
    %load/vec4 v000000000299e9f0_0;
    %load/vec4 v000000000299fad0_0;
    %xor;
    %store/vec4 v000000000299f490_0, 0, 32;
    %jmp T_61.27;
T_61.12 ;
    %load/vec4 v000000000299e9f0_0;
    %load/vec4 v000000000299fad0_0;
    %or;
    %inv;
    %store/vec4 v000000000299f490_0, 0, 32;
    %jmp T_61.27;
T_61.13 ;
    %load/vec4 v000000000299e9f0_0;
    %pad/u 33;
    %load/vec4 v000000000299fad0_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000000000299f490_0, 0, 32;
    %store/vec4 v000000000299f850_0, 0, 1;
    %load/vec4 v000000000299e9f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000299fad0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.47, 8;
T_61.46 ; End of true expr.
    %load/vec4 v000000000299fad0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000299f490_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.48, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.49, 9;
T_61.48 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.49, 9;
 ; End of false expr.
    %blend;
T_61.49;
    %jmp/0 T_61.47, 8;
 ; End of false expr.
    %blend;
T_61.47;
    %pad/s 1;
    %store/vec4 v00000000029a0a00_0, 0, 1;
    %jmp T_61.27;
T_61.14 ;
    %load/vec4 v000000000299e9f0_0;
    %pad/u 33;
    %load/vec4 v000000000299fad0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000000000299f490_0, 0, 32;
    %store/vec4 v000000000299f850_0, 0, 1;
    %load/vec4 v000000000299e9f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000299fad0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.50, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.51, 8;
T_61.50 ; End of true expr.
    %load/vec4 v000000000299fad0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000299f490_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.52, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.53, 9;
T_61.52 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.53, 9;
 ; End of false expr.
    %blend;
T_61.53;
    %jmp/0 T_61.51, 8;
 ; End of false expr.
    %blend;
T_61.51;
    %pad/s 1;
    %store/vec4 v00000000029a0a00_0, 0, 1;
    %jmp T_61.27;
T_61.15 ;
    %load/vec4 v000000000299e9f0_0;
    %load/vec4 v000000000299fad0_0;
    %add;
    %store/vec4 v000000000299f490_0, 0, 32;
    %load/vec4 v000000000299e9f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000299fad0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.54, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.55, 8;
T_61.54 ; End of true expr.
    %load/vec4 v000000000299fad0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000299f490_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.56, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.57, 9;
T_61.56 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.57, 9;
 ; End of false expr.
    %blend;
T_61.57;
    %jmp/0 T_61.55, 8;
 ; End of false expr.
    %blend;
T_61.55;
    %pad/s 1;
    %store/vec4 v00000000029a0a00_0, 0, 1;
    %load/vec4 v000000000299f490_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.59, 8;
T_61.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.59, 8;
 ; End of false expr.
    %blend;
T_61.59;
    %pad/s 1;
    %store/vec4 v00000000029a14a0_0, 0, 1;
    %load/vec4 v000000000299f490_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.61, 8;
T_61.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.61, 8;
 ; End of false expr.
    %blend;
T_61.61;
    %store/vec4 v00000000029a2300_0, 0, 1;
    %jmp T_61.27;
T_61.16 ;
    %load/vec4 v000000000299fad0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000029a12c0_0, 0, 32;
    %load/vec4 v000000000299e9f0_0;
    %load/vec4 v00000000029a12c0_0;
    %add;
    %store/vec4 v000000000299f490_0, 0, 32;
    %load/vec4 v000000000299e9f0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029a12c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_61.62, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.63, 8;
T_61.62 ; End of true expr.
    %load/vec4 v00000000029a12c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v000000000299f490_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_61.64, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_61.65, 9;
T_61.64 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_61.65, 9;
 ; End of false expr.
    %blend;
T_61.65;
    %jmp/0 T_61.63, 8;
 ; End of false expr.
    %blend;
T_61.63;
    %pad/s 1;
    %store/vec4 v00000000029a0a00_0, 0, 1;
    %load/vec4 v000000000299f490_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_61.67, 8;
T_61.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_61.67, 8;
 ; End of false expr.
    %blend;
T_61.67;
    %pad/s 1;
    %store/vec4 v00000000029a14a0_0, 0, 1;
    %load/vec4 v000000000299f490_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_61.68, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_61.69, 8;
T_61.68 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_61.69, 8;
 ; End of false expr.
    %blend;
T_61.69;
    %store/vec4 v00000000029a2300_0, 0, 1;
    %jmp T_61.27;
T_61.17 ;
    %load/vec4 v000000000299fad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000000000299f490_0, 0, 32;
    %jmp T_61.27;
T_61.18 ;
    %load/vec4 v000000000299fad0_0;
    %ix/getv 4, v000000000299e9f0_0;
    %shiftl 4;
    %store/vec4 v000000000299f490_0, 0, 32;
    %jmp T_61.27;
T_61.19 ;
    %load/vec4 v000000000299fad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000299f490_0, 0, 32;
    %jmp T_61.27;
T_61.20 ;
    %load/vec4 v000000000299fad0_0;
    %ix/getv 4, v000000000299e9f0_0;
    %shiftr 4;
    %store/vec4 v000000000299f490_0, 0, 32;
    %jmp T_61.27;
T_61.21 ;
    %load/vec4 v000000000299e9f0_0;
    %load/vec4 v000000000299fad0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.70, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000299f490_0, 0, 32;
    %jmp T_61.71;
T_61.70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000299f490_0, 0, 32;
T_61.71 ;
    %jmp T_61.27;
T_61.22 ;
    %load/vec4 v000000000299e9f0_0;
    %load/vec4 v000000000299fad0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.72, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000000000299f490_0, 0, 32;
    %jmp T_61.73;
T_61.72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000299f490_0, 0, 32;
T_61.73 ;
    %jmp T_61.27;
T_61.23 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029a1540_0, 0, 32;
T_61.74 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029a1540_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_61.75, 5;
    %load/vec4 v000000000299e9f0_0;
    %load/vec4 v00000000029a1540_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_61.76, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029a15e0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029a1540_0, 0, 32;
T_61.76 ;
    %load/vec4 v00000000029a15e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.78, 4;
    %load/vec4 v000000000299ee50_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000299ee50_0, 0, 32;
T_61.78 ;
    %load/vec4 v00000000029a1540_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029a1540_0, 0, 32;
    %jmp T_61.74;
T_61.75 ;
    %load/vec4 v000000000299ee50_0;
    %store/vec4 v000000000299f490_0, 0, 32;
    %jmp T_61.27;
T_61.24 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029a1540_0, 0, 32;
T_61.80 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029a1540_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_61.81, 5;
    %load/vec4 v000000000299e9f0_0;
    %load/vec4 v00000000029a1540_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_61.82, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029a15e0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029a1540_0, 0, 32;
T_61.82 ;
    %load/vec4 v00000000029a15e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_61.84, 4;
    %load/vec4 v000000000299ee50_0;
    %addi 1, 0, 32;
    %store/vec4 v000000000299ee50_0, 0, 32;
T_61.84 ;
    %load/vec4 v00000000029a1540_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029a1540_0, 0, 32;
    %jmp T_61.80;
T_61.81 ;
    %load/vec4 v000000000299ee50_0;
    %store/vec4 v000000000299f490_0, 0, 32;
    %jmp T_61.27;
T_61.25 ;
    %load/vec4 v000000000299e9f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000000000299f490_0, 0, 32;
    %jmp T_61.27;
T_61.26 ;
    %load/vec4 v000000000299e9f0_0;
    %ix/getv 4, v000000000299fad0_0;
    %shiftr 4;
    %store/vec4 v000000000299f490_0, 0, 32;
    %jmp T_61.27;
T_61.27 ;
    %pop/vec4 1;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_000000000298eda0;
T_62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000299f170_0, 0, 1;
    %end;
    .thread T_62;
    .scope S_000000000298eda0;
T_63 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v000000000299e810 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v000000000299e810, 0>, &A<v000000000299e810, 1>, &A<v000000000299e810, 2>, &A<v000000000299e810, 3> {0 0 0};
    %end;
    .thread T_63;
    .scope S_000000000298eda0;
T_64 ;
    %wait E_00000000028f1900;
    %load/vec4 v000000000299f030_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.0, 4;
    %load/vec4 v000000000299fdf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000299f170_0;
    %ix/getv 4, v000000000299e770_0;
    %load/vec4a v000000000299e810, 4;
    %load/vec4 v000000000299e770_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000299e810, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000299e770_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000299e810, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000299e770_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v000000000299e810, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000299f8f0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000299f170_0;
    %jmp T_64.3;
T_64.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000299f170_0;
    %load/vec4 v000000000299fcb0_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v000000000299e770_0;
    %store/vec4a v000000000299e810, 4, 0;
    %load/vec4 v000000000299fcb0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000000000299e770_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000299e810, 4, 0;
    %load/vec4 v000000000299fcb0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000000000299e770_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000299e810, 4, 0;
    %load/vec4 v000000000299fcb0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000000000299e770_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v000000000299e810, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000299f170_0;
T_64.3 ;
    %jmp T_64.1;
T_64.0 ;
    %load/vec4 v000000000299fdf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_64.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000299f170_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v000000000299e770_0;
    %load/vec4a v000000000299e810, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000000000299f8f0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000299f170_0;
    %jmp T_64.5;
T_64.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v000000000299f170_0;
    %load/vec4 v000000000299fcb0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v000000000299e770_0;
    %store/vec4a v000000000299e810, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v000000000299f170_0;
T_64.5 ;
T_64.1 ;
    %jmp T_64;
    .thread T_64;
    .scope S_00000000029a2990;
T_65 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000029a1e00_0, 0, 16;
    %end;
    .thread T_65;
    .scope S_00000000029a2990;
T_66 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000029a17c0_0, 0, 16;
    %end;
    .thread T_66;
    .scope S_00000000029a2990;
T_67 ;
    %wait E_00000000028f1c80;
    %load/vec4 v00000000029a05a0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000029a1860_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_67.0, 4;
    %load/vec4 v00000000029a17c0_0;
    %load/vec4 v00000000029a05a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029a1900_0, 0, 32;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v00000000029a1e00_0;
    %load/vec4 v00000000029a05a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029a1900_0, 0, 32;
T_67.1 ;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_000000000298e620;
T_68 ;
    %wait E_00000000028f16c0;
    %load/vec4 v00000000029a1fe0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029a1180_0, 0, 28;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_00000000029a2690;
T_69 ;
    %wait E_00000000028f1c40;
    %load/vec4 v00000000029a1040_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029a1cc0_0, 0, 32;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_000000000298f9a0;
T_70 ;
    %wait E_00000000028f1c00;
    %load/vec4 v000000000299ea90_0;
    %load/vec4 v000000000299ff30_0;
    %add;
    %store/vec4 v00000000029a0390_0, 0, 32;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_00000000029a3d10;
T_71 ;
    %wait E_00000000028f2ac0;
    %load/vec4 v00000000029a1ea0_0;
    %load/vec4 v00000000029a0d20_0;
    %and;
    %store/vec4 v00000000029a19a0_0, 0, 1;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_00000000029a2e10;
T_72 ;
    %wait E_00000000028f2700;
    %load/vec4 v00000000029a7190_0;
    %store/vec4 v00000000029a6e70_0, 0, 32;
    %jmp T_72;
    .thread T_72;
    .scope S_00000000029a3110;
T_73 ;
    %wait E_00000000028f3480;
    %load/vec4 v00000000029a7af0_0;
    %store/vec4 v00000000029a7870_0, 0, 32;
    %jmp T_73;
    .thread T_73;
    .scope S_00000000029a3290;
T_74 ;
    %wait E_00000000028f2800;
    %load/vec4 v00000000029a77d0_0;
    %store/vec4 v00000000029a8270_0, 0, 32;
    %jmp T_74;
    .thread T_74;
    .scope S_00000000029a3b90;
T_75 ;
    %wait E_00000000028f2d80;
    %load/vec4 v00000000029a4d50_0;
    %store/vec4 v00000000029a5070_0, 0, 32;
    %jmp T_75;
    .thread T_75;
    .scope S_00000000029a3e90;
T_76 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029a7cd0_0, 0;
    %end;
    .thread T_76;
    .scope S_00000000029a3e90;
T_77 ;
    %wait E_00000000028f3580;
    %delay 1, 0;
    %load/vec4 v00000000029a7eb0_0;
    %store/vec4 v00000000029a7cd0_0, 0, 32;
    %jmp T_77;
    .thread T_77;
    .scope S_00000000029a2c90;
T_78 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %end;
    .thread T_78;
    .scope S_00000000029a2c90;
T_79 ;
    %wait E_00000000028f2980;
    %load/vec4 v00000000029a4ad0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_79.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_79.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_79.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_79.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_79.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_79.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_79.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_79.12, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_79.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_79.14, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_79.15, 6;
    %jmp T_79.16;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a6290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a6a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a68d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a5750_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000029a4ad0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029a61f0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a5930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a63d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a6790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a5a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a60b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a56b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a6830_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029a4ad0_0, 0, 5;
    %jmp T_79.16;
T_79.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a5750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4530_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a56b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a6a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4df0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000029a61f0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000029a48f0_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a5930_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 2, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.16;
T_79.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a6a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4710_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a6290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a68d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a60b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v00000000029a4ad0_0, 0, 5;
    %jmp T_79.16;
T_79.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a6a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4710_0, 0, 1;
    %load/vec4 v00000000029a5610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.17, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a68d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a63d0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v00000000029a4ad0_0, 0, 5;
T_79.17 ;
    %jmp T_79.16;
T_79.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4990_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a60b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a6830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a63d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a5930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a5750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029a61f0_0, 0, 2;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000029a48f0_0, 0, 6;
    %load/vec4 v00000000029a6970_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_79.19, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_79.20, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_79.21, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_79.22, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_79.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_79.24, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_79.25, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_79.26, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_79.27, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_79.28, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_79.29, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_79.30, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_79.31, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_79.32, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_79.33, 6;
    %jmp T_79.34;
T_79.19 ;
    %delay 1, 0;
    %pushi/vec4 5, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.34;
T_79.20 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000000029a48f0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.34;
T_79.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4df0_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %store/vec4 v00000000029a48f0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.34;
T_79.22 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v00000000029a48f0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.34;
T_79.23 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v00000000029a48f0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.34;
T_79.24 ;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.34;
T_79.25 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029a48f0_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.34;
T_79.26 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a6290_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029a48f0_0, 0;
    %delay 1, 0;
    %pushi/vec4 10, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.34;
T_79.27 ;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029a48f0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.34;
T_79.28 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a6290_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029a48f0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.34;
T_79.29 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a6290_0, 0, 1;
    %pushi/vec4 33, 0, 6;
    %assign/vec4 v00000000029a48f0_0, 0;
    %delay 1, 0;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.34;
T_79.30 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v00000000029a48f0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.34;
T_79.31 ;
    %pushi/vec4 27, 0, 6;
    %assign/vec4 v00000000029a48f0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029a4ad0_0, 0, 5;
    %jmp T_79.34;
T_79.32 ;
    %pushi/vec4 31, 0, 6;
    %assign/vec4 v00000000029a48f0_0, 0;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029a4ad0_0, 0, 5;
    %jmp T_79.34;
T_79.33 ;
    %vpi_call 5 173 "$display", "Did we even get here?" {0 0 0};
    %pushi/vec4 13, 0, 6;
    %store/vec4 v00000000029a48f0_0, 0, 6;
    %delay 1, 0;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000000029a4ad0_0, 0, 5;
    %jmp T_79.34;
T_79.34 ;
    %pop/vec4 1;
    %jmp T_79.16;
T_79.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a68d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a5a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a5930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a60b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a56b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a6830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a5750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029a61f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.16;
T_79.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a68d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4a30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a6790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a5a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a5930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a60b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a6830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a5750_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000029a61f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a56b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029a4ad0_0, 0, 5;
    %jmp T_79.16;
T_79.7 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000029a61f0_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029a48f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a5930_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4990_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.16;
T_79.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a68d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a60b0_0, 0, 1;
    %load/vec4 v00000000029a5610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.35, 4;
    %delay 1, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
T_79.35 ;
    %jmp T_79.16;
T_79.9 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a56b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a68d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a6830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4530_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v00000000029a4ad0_0, 0, 5;
    %jmp T_79.16;
T_79.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000000029a61f0_0, 0;
    %pushi/vec4 32, 0, 6;
    %assign/vec4 v00000000029a48f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a5930_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4990_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 11, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.16;
T_79.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a6830_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000029a61f0_0, 0;
    %pushi/vec4 63, 0, 6;
    %assign/vec4 v00000000029a48f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a5930_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a56b0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.16;
T_79.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a56b0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000029a48f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a68d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a60b0_0, 0, 1;
    %load/vec4 v00000000029a5610_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_79.37, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a68d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a6290_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
T_79.37 ;
    %jmp T_79.16;
T_79.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a6790_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.16;
T_79.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a68d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4a30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4530_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a6790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a5a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a5930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a60b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a4990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a56b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a6830_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029a5750_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000029a61f0_0, 0, 2;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.16;
T_79.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a5a70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a5930_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000029a61f0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a4710_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v00000000029a4ad0_0, 0;
    %jmp T_79.16;
T_79.16 ;
    %pop/vec4 1;
    %jmp T_79;
    .thread T_79;
    .scope S_00000000029a2510;
T_80 ;
    %wait E_00000000028f2f00;
    %load/vec4 v00000000029ae9c0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_80.0, 4;
    %load/vec4 v00000000029af780_0;
    %store/vec4 v00000000029af000_0, 0, 32;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v00000000029af820_0;
    %store/vec4 v00000000029af000_0, 0, 32;
T_80.1 ;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_00000000029a4310;
T_81 ;
    %wait E_00000000028f2ec0;
    %load/vec4 v00000000029af280_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_81.0, 4;
    %load/vec4 v00000000029b0040_0;
    %store/vec4 v00000000029afbe0_0, 0, 6;
    %jmp T_81.1;
T_81.0 ;
    %load/vec4 v00000000029b0220_0;
    %store/vec4 v00000000029afbe0_0, 0, 6;
T_81.1 ;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_00000000029a3590;
T_82 ;
    %wait E_00000000028f2680;
    %load/vec4 v00000000029aeba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.0, 4;
    %load/vec4 v00000000029aed80_0;
    %store/vec4 v00000000029aece0_0, 0, 5;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v00000000029b0180_0;
    %store/vec4 v00000000029aece0_0, 0, 5;
T_82.1 ;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_00000000029a2810;
T_83 ;
    %wait E_00000000028f30c0;
    %load/vec4 v00000000029a6470_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_83.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_83.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_83.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_83.3, 6;
    %load/vec4 v00000000029a5e30_0;
    %store/vec4 v00000000029a54d0_0, 0, 32;
    %jmp T_83.5;
T_83.0 ;
    %load/vec4 v00000000029a5e30_0;
    %store/vec4 v00000000029a54d0_0, 0, 32;
    %jmp T_83.5;
T_83.1 ;
    %load/vec4 v00000000029a6c90_0;
    %store/vec4 v00000000029a54d0_0, 0, 32;
    %jmp T_83.5;
T_83.2 ;
    %load/vec4 v00000000029a5d90_0;
    %store/vec4 v00000000029a54d0_0, 0, 32;
    %jmp T_83.5;
T_83.3 ;
    %load/vec4 v00000000029a5570_0;
    %store/vec4 v00000000029a54d0_0, 0, 32;
    %jmp T_83.5;
T_83.5 ;
    %pop/vec4 1;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_00000000029a4190;
T_84 ;
    %wait E_00000000028f2780;
    %load/vec4 v00000000029af460_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_84.0, 4;
    %load/vec4 v00000000029b00e0_0;
    %store/vec4 v00000000029b0c20_0, 0, 32;
    %jmp T_84.1;
T_84.0 ;
    %load/vec4 v00000000029b07c0_0;
    %store/vec4 v00000000029b0c20_0, 0, 32;
T_84.1 ;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_00000000029a2b10;
T_85 ;
    %wait E_00000000028f2b80;
    %load/vec4 v00000000029a6650_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_85.0, 4;
    %load/vec4 v00000000029a4cb0_0;
    %store/vec4 v00000000029a65b0_0, 0, 32;
    %jmp T_85.1;
T_85.0 ;
    %load/vec4 v00000000029a5110_0;
    %store/vec4 v00000000029a65b0_0, 0, 32;
T_85.1 ;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_00000000029a2f90;
T_86 ;
    %wait E_00000000028f2a40;
    %load/vec4 v00000000029a7e10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_86.0, 4;
    %load/vec4 v00000000029a79b0_0;
    %store/vec4 v00000000029a7a50_0, 0, 32;
    %jmp T_86.1;
T_86.0 ;
    %load/vec4 v00000000029a51b0_0;
    %store/vec4 v00000000029a7a50_0, 0, 32;
T_86.1 ;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_00000000029a3410;
T_87 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
    %end;
    .thread T_87;
    .scope S_00000000029a3410;
T_88 ;
    %wait E_00000000028f2c00;
    %load/vec4 v00000000029a7d70_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_88.0, 4;
    %delay 1, 0;
    %load/vec4 v00000000029a7410_0;
    %load/vec4 v00000000029a7d70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029a7730, 0, 4;
T_88.0 ;
    %jmp T_88;
    .thread T_88;
    .scope S_00000000029a3410;
T_89 ;
    %wait E_00000000028f2c80;
    %load/vec4 v00000000029a7230_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029a7730, 4;
    %assign/vec4 v00000000029a8310_0, 0;
    %load/vec4 v00000000029a72d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029a7730, 4;
    %assign/vec4 v00000000029a7370_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_00000000029a3a10;
T_90 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029af140_0, 0, 32;
    %end;
    .thread T_90;
    .scope S_00000000029a3a10;
T_91 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029b0680_0, 0, 32;
    %end;
    .thread T_91;
    .scope S_00000000029a3a10;
T_92 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029af3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029afc80_0, 0, 1;
    %end;
    .thread T_92;
    .scope S_00000000029a3a10;
T_93 ;
    %wait E_00000000028f3540;
    %load/vec4 v00000000029afb40_0;
    %dup/vec4;
    %pushi/vec4 31, 0, 6;
    %cmp/u;
    %jmp/1 T_93.0, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_93.1, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 6;
    %cmp/u;
    %jmp/1 T_93.2, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_93.3, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_93.4, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_93.5, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_93.6, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_93.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_93.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_93.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_93.10, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_93.11, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_93.12, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_93.13, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_93.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_93.15, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_93.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_93.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_93.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_93.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_93.20, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_93.21, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_93.22, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_93.23, 6;
    %dup/vec4;
    %pushi/vec4 29, 0, 6;
    %cmp/u;
    %jmp/1 T_93.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_93.25, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_93.26, 6;
    %jmp T_93.27;
T_93.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029afc80_0, 0, 1;
    %jmp T_93.27;
T_93.1 ;
    %load/vec4 v00000000029af6e0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.28, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029afc80_0, 0, 1;
    %jmp T_93.29;
T_93.28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029afc80_0, 0, 1;
T_93.29 ;
    %jmp T_93.27;
T_93.2 ;
    %load/vec4 v00000000029af6e0_0;
    %load/vec4 v00000000029b0a40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_93.30, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_93.31, 8;
T_93.30 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_93.31, 8;
 ; End of false expr.
    %blend;
T_93.31;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %load/vec4 v00000000029b0360_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.33, 8;
T_93.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.33, 8;
 ; End of false expr.
    %blend;
T_93.33;
    %store/vec4 v00000000029af3c0_0, 0, 1;
    %load/vec4 v00000000029b0360_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.35, 8;
T_93.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.35, 8;
 ; End of false expr.
    %blend;
T_93.35;
    %pad/s 1;
    %store/vec4 v00000000029affa0_0, 0, 1;
    %jmp T_93.27;
T_93.3 ;
    %vpi_call 9 130 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v00000000029af6e0_0;
    %load/vec4 v00000000029b0a40_0;
    %vpi_call 9 131 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v00000000029b0a40_0;
    %load/vec4 v00000000029af6e0_0;
    %cmp/s;
    %jmp/0xz  T_93.36, 5;
    %vpi_call 9 138 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029afc80_0, 0, 1;
    %jmp T_93.37;
T_93.36 ;
    %vpi_call 9 142 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029afc80_0, 0, 1;
T_93.37 ;
    %jmp T_93.27;
T_93.4 ;
    %vpi_call 9 149 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v00000000029af6e0_0;
    %load/vec4 v00000000029b0a40_0;
    %vpi_call 9 150 "$display", "The question is %d grater than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029af6e0_0;
    %cmp/s;
    %jmp/0xz  T_93.38, 5;
    %vpi_call 9 157 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029afc80_0, 0, 1;
    %jmp T_93.39;
T_93.38 ;
    %vpi_call 9 161 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029afc80_0, 0, 1;
T_93.39 ;
    %jmp T_93.27;
T_93.5 ;
    %vpi_call 9 168 "$display", "Whats happeining in here" {0 0 0};
    %load/vec4 v00000000029af6e0_0;
    %load/vec4 v00000000029b0a40_0;
    %vpi_call 9 169 "$display", "The question is %d less than %d", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %load/vec4 v00000000029af6e0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_93.40, 5;
    %vpi_call 9 171 "$display", "It works" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029afc80_0, 0, 1;
    %jmp T_93.41;
T_93.40 ;
    %vpi_call 9 175 "$display", "It dont work" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029afc80_0, 0, 1;
T_93.41 ;
    %jmp T_93.27;
T_93.6 ;
    %load/vec4 v00000000029af6e0_0;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %jmp T_93.27;
T_93.7 ;
    %load/vec4 v00000000029b0a40_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_93.42, 4;
    %load/vec4 v00000000029af6e0_0;
    %store/vec4 v00000000029b0360_0, 0, 32;
T_93.42 ;
    %jmp T_93.27;
T_93.8 ;
    %load/vec4 v00000000029b0a40_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.44, 4;
    %load/vec4 v00000000029af6e0_0;
    %store/vec4 v00000000029b0360_0, 0, 32;
T_93.44 ;
    %jmp T_93.27;
T_93.9 ;
    %load/vec4 v00000000029af6e0_0;
    %load/vec4 v00000000029b0a40_0;
    %and;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %jmp T_93.27;
T_93.10 ;
    %load/vec4 v00000000029af6e0_0;
    %load/vec4 v00000000029b0a40_0;
    %or;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %jmp T_93.27;
T_93.11 ;
    %load/vec4 v00000000029af6e0_0;
    %load/vec4 v00000000029b0a40_0;
    %xor;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %jmp T_93.27;
T_93.12 ;
    %load/vec4 v00000000029af6e0_0;
    %load/vec4 v00000000029b0a40_0;
    %or;
    %inv;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %jmp T_93.27;
T_93.13 ;
    %load/vec4 v00000000029af6e0_0;
    %pad/u 33;
    %load/vec4 v00000000029b0a40_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %store/vec4 v00000000029b0400_0, 0, 1;
    %load/vec4 v00000000029af6e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029b0a40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.46, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.47, 8;
T_93.46 ; End of true expr.
    %load/vec4 v00000000029b0a40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029b0360_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.48, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.49, 9;
T_93.48 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.49, 9;
 ; End of false expr.
    %blend;
T_93.49;
    %jmp/0 T_93.47, 8;
 ; End of false expr.
    %blend;
T_93.47;
    %pad/s 1;
    %store/vec4 v00000000029af960_0, 0, 1;
    %jmp T_93.27;
T_93.14 ;
    %load/vec4 v00000000029af6e0_0;
    %pad/u 33;
    %load/vec4 v00000000029b0a40_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %store/vec4 v00000000029b0400_0, 0, 1;
    %load/vec4 v00000000029af6e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029b0a40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.50, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.51, 8;
T_93.50 ; End of true expr.
    %load/vec4 v00000000029b0a40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029b0360_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.52, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.53, 9;
T_93.52 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.53, 9;
 ; End of false expr.
    %blend;
T_93.53;
    %jmp/0 T_93.51, 8;
 ; End of false expr.
    %blend;
T_93.51;
    %pad/s 1;
    %store/vec4 v00000000029af960_0, 0, 1;
    %jmp T_93.27;
T_93.15 ;
    %load/vec4 v00000000029af6e0_0;
    %load/vec4 v00000000029b0a40_0;
    %add;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %load/vec4 v00000000029af6e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029b0a40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.54, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.55, 8;
T_93.54 ; End of true expr.
    %load/vec4 v00000000029b0a40_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029b0360_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.56, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.57, 9;
T_93.56 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.57, 9;
 ; End of false expr.
    %blend;
T_93.57;
    %jmp/0 T_93.55, 8;
 ; End of false expr.
    %blend;
T_93.55;
    %pad/s 1;
    %store/vec4 v00000000029af960_0, 0, 1;
    %load/vec4 v00000000029b0360_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.58, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.59, 8;
T_93.58 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.59, 8;
 ; End of false expr.
    %blend;
T_93.59;
    %pad/s 1;
    %store/vec4 v00000000029affa0_0, 0, 1;
    %load/vec4 v00000000029b0360_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.61, 8;
T_93.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.61, 8;
 ; End of false expr.
    %blend;
T_93.61;
    %store/vec4 v00000000029af3c0_0, 0, 1;
    %jmp T_93.27;
T_93.16 ;
    %load/vec4 v00000000029b0a40_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000029aee20_0, 0, 32;
    %load/vec4 v00000000029af6e0_0;
    %load/vec4 v00000000029aee20_0;
    %add;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %load/vec4 v00000000029af6e0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029aee20_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_93.62, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.63, 8;
T_93.62 ; End of true expr.
    %load/vec4 v00000000029aee20_0;
    %parti/s 1, 31, 6;
    %load/vec4 v00000000029b0360_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_mov 9, 4;
    %jmp/0 T_93.64, 9;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_93.65, 9;
T_93.64 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_93.65, 9;
 ; End of false expr.
    %blend;
T_93.65;
    %jmp/0 T_93.63, 8;
 ; End of false expr.
    %blend;
T_93.63;
    %pad/s 1;
    %store/vec4 v00000000029af960_0, 0, 1;
    %load/vec4 v00000000029b0360_0;
    %parti/s 1, 31, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.66, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_93.67, 8;
T_93.66 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_93.67, 8;
 ; End of false expr.
    %blend;
T_93.67;
    %pad/s 1;
    %store/vec4 v00000000029affa0_0, 0, 1;
    %load/vec4 v00000000029b0360_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_93.68, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_93.69, 8;
T_93.68 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_93.69, 8;
 ; End of false expr.
    %blend;
T_93.69;
    %store/vec4 v00000000029af3c0_0, 0, 1;
    %jmp T_93.27;
T_93.17 ;
    %load/vec4 v00000000029b0a40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %jmp T_93.27;
T_93.18 ;
    %load/vec4 v00000000029b0a40_0;
    %ix/getv 4, v00000000029af6e0_0;
    %shiftl 4;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %jmp T_93.27;
T_93.19 ;
    %load/vec4 v00000000029b0a40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %jmp T_93.27;
T_93.20 ;
    %load/vec4 v00000000029b0a40_0;
    %ix/getv 4, v00000000029af6e0_0;
    %shiftr 4;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %jmp T_93.27;
T_93.21 ;
    %load/vec4 v00000000029af6e0_0;
    %load/vec4 v00000000029b0a40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.70, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %jmp T_93.71;
T_93.70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029b0360_0, 0, 32;
T_93.71 ;
    %jmp T_93.27;
T_93.22 ;
    %load/vec4 v00000000029af6e0_0;
    %load/vec4 v00000000029b0a40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.72, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %jmp T_93.73;
T_93.72 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029b0360_0, 0, 32;
T_93.73 ;
    %jmp T_93.27;
T_93.23 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029b0720_0, 0, 32;
T_93.74 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029b0720_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_93.75, 5;
    %load/vec4 v00000000029af6e0_0;
    %load/vec4 v00000000029b0720_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_93.76, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029b0680_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029b0720_0, 0, 32;
T_93.76 ;
    %load/vec4 v00000000029b0680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.78, 4;
    %load/vec4 v00000000029af140_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029af140_0, 0, 32;
T_93.78 ;
    %load/vec4 v00000000029b0720_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029b0720_0, 0, 32;
    %jmp T_93.74;
T_93.75 ;
    %load/vec4 v00000000029af140_0;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %jmp T_93.27;
T_93.24 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029b0720_0, 0, 32;
T_93.80 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029b0720_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_93.81, 5;
    %load/vec4 v00000000029af6e0_0;
    %load/vec4 v00000000029b0720_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_93.82, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029b0680_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029b0720_0, 0, 32;
T_93.82 ;
    %load/vec4 v00000000029b0680_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_93.84, 4;
    %load/vec4 v00000000029af140_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029af140_0, 0, 32;
T_93.84 ;
    %load/vec4 v00000000029b0720_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029b0720_0, 0, 32;
    %jmp T_93.80;
T_93.81 ;
    %load/vec4 v00000000029af140_0;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %jmp T_93.27;
T_93.25 ;
    %load/vec4 v00000000029af6e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %jmp T_93.27;
T_93.26 ;
    %load/vec4 v00000000029af6e0_0;
    %ix/getv 4, v00000000029b0a40_0;
    %shiftr 4;
    %store/vec4 v00000000029b0360_0, 0, 32;
    %jmp T_93.27;
T_93.27 ;
    %pop/vec4 1;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_00000000029a4010;
T_94 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029a74b0_0, 0, 1;
    %end;
    .thread T_94;
    .scope S_00000000029a4010;
T_95 ;
    %vpi_call 7 15 "$readmemb", "Input/testcode_mips1.txt", v00000000029a81d0 {0 0 0};
    %vpi_call 7 16 "$display", "verify memory at 2: %b%b%b%b", &A<v00000000029a81d0, 0>, &A<v00000000029a81d0, 1>, &A<v00000000029a81d0, 2>, &A<v00000000029a81d0, 3> {0 0 0};
    %end;
    .thread T_95;
    .scope S_00000000029a4010;
T_96 ;
    %wait E_00000000028f2bc0;
    %load/vec4 v00000000029a70f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.0, 4;
    %load/vec4 v00000000029a6dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.2, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029a74b0_0;
    %ix/getv 4, v00000000029a83b0_0;
    %load/vec4a v00000000029a81d0, 4;
    %load/vec4 v00000000029a83b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029a81d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029a83b0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029a81d0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000029a83b0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v00000000029a81d0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029a6fb0_0, 0, 32;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029a74b0_0;
    %jmp T_96.3;
T_96.2 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029a74b0_0;
    %load/vec4 v00000000029a7c30_0;
    %parti/s 8, 24, 6;
    %ix/getv 4, v00000000029a83b0_0;
    %store/vec4a v00000000029a81d0, 4, 0;
    %load/vec4 v00000000029a7c30_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000029a83b0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029a81d0, 4, 0;
    %load/vec4 v00000000029a7c30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000029a83b0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029a81d0, 4, 0;
    %load/vec4 v00000000029a7c30_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000029a83b0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v00000000029a81d0, 4, 0;
    %delay 13, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029a74b0_0;
T_96.3 ;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v00000000029a6dd0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_96.4, 4;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029a74b0_0;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v00000000029a83b0_0;
    %load/vec4a v00000000029a81d0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029a6fb0_0, 0, 32;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029a74b0_0;
    %jmp T_96.5;
T_96.4 ;
    %pushi/vec4 0, 0, 1;
    %cassign/vec4 v00000000029a74b0_0;
    %load/vec4 v00000000029a7c30_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v00000000029a83b0_0;
    %store/vec4a v00000000029a81d0, 4, 0;
    %delay 7, 0;
    %pushi/vec4 1, 0, 1;
    %cassign/vec4 v00000000029a74b0_0;
T_96.5 ;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_00000000029b35e0;
T_97 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000029afd20_0, 0, 16;
    %end;
    .thread T_97;
    .scope S_00000000029b35e0;
T_98 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000029ae6a0_0, 0, 16;
    %end;
    .thread T_98;
    .scope S_00000000029b35e0;
T_99 ;
    %wait E_00000000028f2f40;
    %load/vec4 v00000000029b04a0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000029ae740_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_99.0, 4;
    %load/vec4 v00000000029ae6a0_0;
    %load/vec4 v00000000029b04a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029aeb00_0, 0, 32;
    %jmp T_99.1;
T_99.0 ;
    %load/vec4 v00000000029afd20_0;
    %load/vec4 v00000000029b04a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029aeb00_0, 0, 32;
T_99.1 ;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_00000000029b29e0;
T_100 ;
    %wait E_00000000028f2a80;
    %load/vec4 v00000000029af0a0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029aeec0_0, 0, 28;
    %jmp T_100;
    .thread T_100, $push;
    .scope S_00000000029b32e0;
T_101 ;
    %wait E_00000000028f3340;
    %load/vec4 v00000000029af1e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029af320_0, 0, 32;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_00000000029a3890;
T_102 ;
    %wait E_00000000028f2900;
    %load/vec4 v00000000029af640_0;
    %load/vec4 v00000000029aef60_0;
    %add;
    %store/vec4 v00000000029af5a0_0, 0, 32;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_00000000029b2b60;
T_103 ;
    %wait E_00000000028f33c0;
    %load/vec4 v00000000029ae880_0;
    %load/vec4 v00000000029afdc0_0;
    %and;
    %store/vec4 v00000000029af500_0, 0, 1;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_000000000293cca0;
T_104 ;
    %wait E_00000000028f2cc0;
    %load/vec4 v00000000029b14e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_104.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_104.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_104.2, 6;
    %load/vec4 v00000000029b2020_0;
    %store/vec4 v00000000029b13a0_0, 0, 5;
    %jmp T_104.4;
T_104.0 ;
    %load/vec4 v00000000029b2020_0;
    %store/vec4 v00000000029b13a0_0, 0, 5;
    %jmp T_104.4;
T_104.1 ;
    %load/vec4 v00000000029b1300_0;
    %store/vec4 v00000000029b13a0_0, 0, 5;
    %jmp T_104.4;
T_104.2 ;
    %load/vec4 v00000000029b1a80_0;
    %store/vec4 v00000000029b13a0_0, 0, 5;
    %jmp T_104.4;
T_104.4 ;
    %pop/vec4 1;
    %jmp T_104;
    .thread T_104, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testers/CPUTest1.v";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "UtilModules.v";
    "RamModules.v";
    "RegisterFile.v";
    "ALUModule.v";
