# AlgoFSM
Make algorithmic (behavrioal) style Verilog synthesizable with full control of clock boundaries
