module TimerTestbench ();
	reg        clk, rst;
	wire [3:0] seconds;
	Timer dut (clk, rst, seconds);
	
	// Set up the clock.
	parameter CLOCK_PERIOD=100;
	initial clk = 1;

	always begin 
		#(CLOCK_PERIOD/2);
		clk = ~clk;
	end
	
	initial rst = 0;
	
	initial begin
		#(CLOCK_PERIOD)		reset = 1;
		#(CLOCK_PERIOD / 2) 	reset = 0;
		#(CLOCK_PERIOD / 2) 	reset = 1;
		#(16 * CLOCK_PERIOD) 				in = 0;
		#(16 * CLOCK_PERIOD) 				in = 1;
		#(CLOCK_PERIOD);
		
		$stop; // End the simulation.
	end
endmodule
