---
layout: archive
title: "Publications"
permalink: /publications/
author_profile: true
---

<strong>“Time-Multiplexed FPGA Overlay Architectures: A Survey”</strong>[[PDF]](Forthcoming)<br> 
<u>Xiangwei Li</u>, Douglas L. Maskell <br> 
<em>ACM Transactions on Design Automation of Electronic Systems (<strong>ACM TODAES</strong>)</em>, July 2019. <br>

<strong>“A Time-Multiplexed FPGA Overlay with Linear Interconnect”</strong>[[PDF]](https://ieeexplore.ieee.org/abstract/document/8342171)<br> 
<u>Xiangwei Li</u>, Abhishek Kumar Jain, Douglas L. Maskell, and Suhaib A. Fahmy <br> 
<em>Design, Automation & Test in Europe Conference & Exhibition (<strong>DATE</strong>)</em>, Dresden, Germany, March 2018.<br>

<strong>“FPGA Overlays: Hardware-based Computing for the Masses”</strong>[[PDF]](https://www.researchgate.net/profile/Xiangwei_Li4/publication/323886213_FPGA_Overlays_Hardware_based_Computing_for_the_Masses/links/5ac345ef0f7e9bfc045f8ee1/FPGA-Overlays-Hardware-based-Computing-for-the-Masses.pdf)<br> 
<u>Xiangwei Li</u>, C. F. Phung, and Douglas L. Maskell <br> 
<em>Proceedings of 8th International Conference on Advances in Computing, Electronics and Electrical Technology (<strong>CEET</strong>)</em>, KL, Malaysia, February 2018.<br>

<strong>“DeCO: A DSP Block Based FPGA Accelerator Overlay With Low Overhead Interconnect”</strong>[[PDF]](https://ieeexplore.ieee.org/abstract/document/7544733)<br> 
Abhishek Kumar Jain, <u>Xiangwei Li</u>, Pranjul Singhai, Douglas L. Maskell, and Suhaib A. Fahmy <br> 
<em>IEEE Symposium on Field-Programmable Custom Computing Machines (<strong>FCCM</strong>)</em>, Washington DC, USA, May 2016. <br>

<strong>“An Area-Efficient FPGA Overlay using DSP Block based Time-multiplexed Functional Units”</strong>[[PDF]](https://arxiv.org/abs/1606.06460)<br> 
Abhishek Kumar Jain, <u>Xiangwei Li</u>, Pranjul Singhai, Douglas L. Maskell, and Suhaib A. Fahmy <br> 
<em>IEEE Symposium on Field-Programmable Custom Computing Machines (<strong>FCCM</strong>)</em>, Monterey CA, USA, February 2016. <br>

<strong>“Adapting the DySER Architecture with DSP Blocks as an Overlay for the Xilinx Zynq”</strong>[[PDF]](https://dl.acm.org/citation.cfm?id=2927970)<br> 
Abhishek Kumar Jain, <u>Xiangwei Li</u>, Suhaib A. Fahmy, and Douglas L. Maskell <br> 
<em>Proceedings of the International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies (<strong>HEART</strong>)</em>, Boston MA, USA, June 2015.<br>
