hmLoadTopic({
hmKeywords:"",
hmTitle:"1.8 How to Read This Guide",
hmDescription:"This guide is organized into two groups. Group 1 (Chapters 1–11) defines the architecture: what must be true regardless of implementation. Group 2 (Chapters 12–22) defines the...",
hmPrevLink:"1_7-architectural-invariants.html",
hmNextLink:"chapter-2---execution-model.html",
hmParentLink:"chapter-1_.html",
hmBreadCrumbs:"<a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"chapter-1_.html\">Chapter 1 - System Overview<\/a>",
hmTitlePath:"Introduction > Architecture Overview > Chapter 1 - System Overview > 1.8 How to Read This Guide",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">1.8 How to Read This Guide<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">This guide is organized into two groups. Group 1 (Chapters 1–11) defines the architecture: what must be true regardless of implementation. Group 2 (Chapters 12–22) defines the implementation: how the architectural rules are enforced in code. Recommended reading paths by role:<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">New Contributors<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Chapter 1 (System Overview) → Chapter 3 (Pipeline Architecture) → Chapter 4 (Boxes) → Chapter 6 (Serialization)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Memory and SMP Work<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Chapter 1 → Chapter 5 (Memory System Architecture) → Chapter 6 (Serialization) → Chapter 9 (SMP Architecture)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">PAL and OS Integration<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Chapter 1 → Chapter 7 (Exceptions) → Chapter 8 (PAL and Privileged Boundary) → Chapter 20 (Boot Sequence, PAL, SRM)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Device Development<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Chapter 1 → Chapter 5 (Memory System) → Chapter 10 (Devices and MMIO) → Chapter 16 (Device Model and DMA)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h2 class=\"p_Heading2\" style=\"page-break-after: avoid;\"><span class=\"f_Heading2\">Debugging and Validation<\/span><\/h2>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">Chapter 1 → Chapter 11 (Invariants) → Chapter 21 (Debugging, Tracing, Determinism) → Chapter 22 (Testing and Validation)<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Chapter Summary<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">1.1 Purpose and Audience — Defines intent, scope, and normative status<\/p>\n\r<p class=\"p_Normal\">1.2 Design Goals — The five guiding principles in priority order<\/p>\n\r<p class=\"p_Normal\">1.3 Target Architecture — Alpha AXP profile, platforms, and technology stack<\/p>\n\r<p class=\"p_Normal\">1.4 Architectural Layers — Six-layer system decomposition<\/p>\n\r<p class=\"p_Normal\">1.5 Non-Goals — What the emulator explicitly does not attempt<\/p>\n\r<p class=\"p_Normal\">1.6 Control and Data Flow — End-to-end execution narrative<\/p>\n\r<p class=\"p_Normal\">1.7 Architectural Invariants — Authoritative correctness rules<\/p>\n\r<p class=\"p_Normal\">1.8 How to Read This Guide — Reading paths by contributor role<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: <a href=\"chapter-11---architectural-inv.html\" class=\"topiclink\">Chapter 11 - Architectural Invariants<\/a>; <a href=\"alphacpu-core.html\" class=\"topiclink\">Chapter 12 – AlphaCPU Core (implementation entry point)<\/a>.<\/span><\/p>\n\r"
})
