$date
	Mon Mar 31 14:50:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module booth_encoder_tb $end
$var wire 1 ! P0 $end
$var wire 1 " P1 $end
$var wire 1 # P2 $end
$var reg 1 $ B0 $end
$var reg 1 % B1 $end
$var reg 1 & B2 $end
$scope module dut $end
$var wire 1 ' B0 $end
$var wire 1 ( B1 $end
$var wire 1 ) B2 $end
$var wire 1 ! P0 $end
$var wire 1 " P1 $end
$var wire 1 # P2 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1000
1"
1$
1'
#2000
0$
0'
1%
1(
#3000
1!
0"
1$
1'
#4000
1!
0$
0'
0%
0(
1&
1#
1)
#5000
0!
1"
1$
1'
#6000
0$
0'
1%
1(
#7000
0"
1$
1'
#8000
