{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494374239741 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition " "Version 16.1.2 Build 203 01/18/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494374239746 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May  9 20:57:15 2017 " "Processing started: Tue May  9 20:57:15 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494374239746 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374239746 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta spw_ulight_nofifo -c spw_ulight_nofifo " "Command: quartus_sta spw_ulight_nofifo -c spw_ulight_nofifo" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374239747 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1494374241733 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374243403 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374243600 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374243600 ""}
{ "Info" "ISTA_SDC_FOUND" "sdc_spw/spw_ulight_nofifo.out.sdc " "Reading SDC File: 'sdc_spw/spw_ulight_nofifo.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374245730 ""}
{ "Info" "ISTA_SDC_FOUND" "spw_ulight_nofifo/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'spw_ulight_nofifo/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374245850 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: dataa  to: combout " "Cell: A\|info\[4\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: datac  to: combout " "Cell: A\|info\[4\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: dataf  to: combout " "Cell: A\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: datab  to: combout " "Cell: B\|info\[4\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: datae  to: combout " "Cell: B\|info\[4\]  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: dataf  to: combout " "Cell: B\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: datac  to: combout " "Cell: RX_B\|rx_got_bit  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: datae  to: combout " "Cell: RX_B\|rx_got_bit  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: dataf  to: combout " "Cell: RX_B\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: datad  to: combout " "Cell: RX\|rx_got_bit  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: datae  to: combout " "Cell: RX\|rx_got_bit  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: dataf  to: combout " "Cell: RX\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: dataf  to: combout " "Cell: TX_B\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~13  from: datad  to: combout " "Cell: TX_B\|tx_dout~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~8  from: dataf  to: combout " "Cell: TX_B\|tx_dout~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~0  from: datad  to: combout " "Cell: TX_B\|tx_sout~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: datae  to: combout " "Cell: TX_B\|tx_sout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: dataf  to: combout " "Cell: TX_B\|tx_sout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataf  to: combout " "Cell: TX\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~13  from: datac  to: combout " "Cell: TX\|tx_dout~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~8  from: dataf  to: combout " "Cell: TX\|tx_dout~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~0  from: dataf  to: combout " "Cell: TX\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datad  to: combout " "Cell: TX\|tx_sout~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: dataf  to: combout " "Cell: TX\|tx_sout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374245945 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374245945 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374246401 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1494374247519 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494374247555 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494374248218 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374248218 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.786 " "Worst-case setup slack is -19.786" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.786           -1073.883 FSM_SPW:FSM\|state_fsm.connecting  " "  -19.786           -1073.883 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.386           -1048.337 FSM_SPW:FSM_B\|state_fsm.connecting  " "  -19.386           -1048.337 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.299            -315.414 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "   -9.299            -315.414 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.254            -291.918 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -9.254            -291.918 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.587            -261.236 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -8.587            -261.236 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.070             -67.366 FPGA_CLK1_50  " "   -4.070             -67.366 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374248220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.161 " "Worst-case hold slack is -0.161" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.161              -0.479 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -0.161              -0.479 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.050               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 FPGA_CLK1_50  " "    0.222               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    0.320               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.376               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    0.376               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248342 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.748               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    0.748               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248342 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374248342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.386 " "Worst-case recovery slack is -4.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.386            -195.001 FSM_SPW:FSM\|state_fsm.connecting  " "   -4.386            -195.001 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.099            -176.731 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -3.099            -176.731 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.462               0.000 FPGA_CLK1_50  " "   15.462               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374248384 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.821 " "Worst-case removal slack is 0.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.821               0.000 FPGA_CLK1_50  " "    0.821               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.363               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    1.363               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248420 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.926               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    1.926               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248420 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374248420 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.648 " "Worst-case minimum pulse width slack is 0.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    0.648               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.801               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    0.801               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.280               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    4.280               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.194               0.000 FPGA_CLK1_50  " "    9.194               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.032               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   49.032               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248427 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.351               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   98.351               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374248427 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374248427 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374248663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374248663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374248663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374248663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 27.291 ns " "Worst Case Available Settling Time: 27.291 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374248663 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374248663 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374248663 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494374248676 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374248968 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374260505 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: dataa  to: combout " "Cell: A\|info\[4\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: datac  to: combout " "Cell: A\|info\[4\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: dataf  to: combout " "Cell: A\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: datab  to: combout " "Cell: B\|info\[4\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: datae  to: combout " "Cell: B\|info\[4\]  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: dataf  to: combout " "Cell: B\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: datac  to: combout " "Cell: RX_B\|rx_got_bit  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: datae  to: combout " "Cell: RX_B\|rx_got_bit  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: dataf  to: combout " "Cell: RX_B\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: datad  to: combout " "Cell: RX\|rx_got_bit  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: datae  to: combout " "Cell: RX\|rx_got_bit  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: dataf  to: combout " "Cell: RX\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: dataf  to: combout " "Cell: TX_B\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~13  from: datad  to: combout " "Cell: TX_B\|tx_dout~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~8  from: dataf  to: combout " "Cell: TX_B\|tx_dout~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~0  from: datad  to: combout " "Cell: TX_B\|tx_sout~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: datae  to: combout " "Cell: TX_B\|tx_sout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: dataf  to: combout " "Cell: TX_B\|tx_sout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataf  to: combout " "Cell: TX\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~13  from: datac  to: combout " "Cell: TX\|tx_dout~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~8  from: dataf  to: combout " "Cell: TX\|tx_dout~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~0  from: dataf  to: combout " "Cell: TX\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datad  to: combout " "Cell: TX\|tx_sout~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: dataf  to: combout " "Cell: TX\|tx_sout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374261102 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374261102 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374261499 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494374262892 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374262892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.290 " "Worst-case setup slack is -19.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.290           -1034.976 FSM_SPW:FSM\|state_fsm.connecting  " "  -19.290           -1034.976 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -18.947           -1011.407 FSM_SPW:FSM_B\|state_fsm.connecting  " "  -18.947           -1011.407 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.618            -284.853 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "   -8.618            -284.853 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.523            -261.742 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -8.523            -261.742 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.846            -230.600 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -7.846            -230.600 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262893 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.591             -50.160 FPGA_CLK1_50  " "   -3.591             -50.160 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262893 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374262893 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.396 " "Worst-case hold slack is -0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.396              -2.323 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -0.396              -2.323 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.174              -0.573 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -0.174              -0.573 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 FPGA_CLK1_50  " "    0.201               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.317               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    0.317               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.318               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    0.318               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262993 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.747               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    0.747               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374262993 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374262993 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.191 " "Worst-case recovery slack is -4.191" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.191            -185.192 FSM_SPW:FSM\|state_fsm.connecting  " "   -4.191            -185.192 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.054            -173.414 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -3.054            -173.414 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263028 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.514               0.000 FPGA_CLK1_50  " "   15.514               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263028 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374263028 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.776 " "Worst-case removal slack is 0.776" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.776               0.000 FPGA_CLK1_50  " "    0.776               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.393               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    1.393               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263062 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.065               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    2.065               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263062 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374263062 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.773 " "Worst-case minimum pulse width slack is 0.773" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.773               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    0.773               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    0.970               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.216               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    4.216               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.265               0.000 FPGA_CLK1_50  " "    9.265               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.114               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   49.114               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.371               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   98.371               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374263072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374263072 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374263161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374263161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374263161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374263161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 27.661 ns " "Worst Case Available Settling Time: 27.661 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374263161 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374263161 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374263161 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494374263172 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374263508 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374275124 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: dataa  to: combout " "Cell: A\|info\[4\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: datac  to: combout " "Cell: A\|info\[4\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: dataf  to: combout " "Cell: A\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: datab  to: combout " "Cell: B\|info\[4\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: datae  to: combout " "Cell: B\|info\[4\]  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: dataf  to: combout " "Cell: B\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: datac  to: combout " "Cell: RX_B\|rx_got_bit  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: datae  to: combout " "Cell: RX_B\|rx_got_bit  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: dataf  to: combout " "Cell: RX_B\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: datad  to: combout " "Cell: RX\|rx_got_bit  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: datae  to: combout " "Cell: RX\|rx_got_bit  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: dataf  to: combout " "Cell: RX\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: dataf  to: combout " "Cell: TX_B\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~13  from: datad  to: combout " "Cell: TX_B\|tx_dout~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~8  from: dataf  to: combout " "Cell: TX_B\|tx_dout~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~0  from: datad  to: combout " "Cell: TX_B\|tx_sout~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: datae  to: combout " "Cell: TX_B\|tx_sout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: dataf  to: combout " "Cell: TX_B\|tx_sout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataf  to: combout " "Cell: TX\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~13  from: datac  to: combout " "Cell: TX\|tx_dout~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~8  from: dataf  to: combout " "Cell: TX\|tx_dout~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~0  from: dataf  to: combout " "Cell: TX\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datad  to: combout " "Cell: TX\|tx_sout~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: dataf  to: combout " "Cell: TX\|tx_sout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374275803 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374275803 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374276286 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494374277613 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374277613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.119 " "Worst-case setup slack is -10.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.119            -536.465 FSM_SPW:FSM\|state_fsm.connecting  " "  -10.119            -536.465 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.765            -496.456 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -9.765            -496.456 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.725            -145.989 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -4.725            -145.989 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.377            -129.981 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -4.377            -129.981 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.958             -62.293 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "   -1.958             -62.293 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277614 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.940              -2.303 FPGA_CLK1_50  " "   -0.940              -2.303 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277614 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374277614 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.137 " "Worst-case hold slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 FPGA_CLK1_50  " "    0.137               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.154               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    0.154               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    0.181               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "    0.288               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    0.392               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277728 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.394               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277728 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374277728 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.048 " "Worst-case recovery slack is -1.048" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.048             -16.541 FSM_SPW:FSM\|state_fsm.connecting  " "   -1.048             -16.541 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    0.109               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277763 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.288               0.000 FPGA_CLK1_50  " "   17.288               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277763 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374277763 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.449 " "Worst-case removal slack is 0.449" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 FPGA_CLK1_50  " "    0.449               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.845               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    0.845               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    1.000               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374277794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.328               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    2.328               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.334               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    2.334               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.540               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    4.540               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.072               0.000 FPGA_CLK1_50  " "    9.072               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.282               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   49.282               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277801 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.910               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   98.910               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374277801 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374277801 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374277887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374277887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374277887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374277887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 31.689 ns " "Worst Case Available Settling Time: 31.689 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374277887 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374277887 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374277887 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1494374277899 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457 " "From: AXI_INTERFACE\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: spw_ulight_nofifo:AXI_INTERFACE\|spw_ulight_nofifo_hps_0:hps_0\|spw_ulight_nofifo_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_3457" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: dataa  to: combout " "Cell: A\|info\[4\]  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: datac  to: combout " "Cell: A\|info\[4\]  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: A\|info\[4\]  from: dataf  to: combout " "Cell: A\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: datab  to: combout " "Cell: B\|info\[4\]  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: datae  to: combout " "Cell: B\|info\[4\]  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: B\|info\[4\]  from: dataf  to: combout " "Cell: B\|info\[4\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: datac  to: combout " "Cell: RX_B\|rx_got_bit  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: datae  to: combout " "Cell: RX_B\|rx_got_bit  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX_B\|rx_got_bit  from: dataf  to: combout " "Cell: RX_B\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: datad  to: combout " "Cell: RX\|rx_got_bit  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: datae  to: combout " "Cell: RX\|rx_got_bit  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: RX\|rx_got_bit  from: dataf  to: combout " "Cell: RX\|rx_got_bit  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|always1~1  from: dataf  to: combout " "Cell: TX_B\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~13  from: datad  to: combout " "Cell: TX_B\|tx_dout~13  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_dout~8  from: dataf  to: combout " "Cell: TX_B\|tx_dout~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~0  from: datad  to: combout " "Cell: TX_B\|tx_sout~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: datae  to: combout " "Cell: TX_B\|tx_sout~1  from: datae  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX_B\|tx_sout~1  from: dataf  to: combout " "Cell: TX_B\|tx_sout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|always1~1  from: dataf  to: combout " "Cell: TX\|always1~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~13  from: datac  to: combout " "Cell: TX\|tx_dout~13  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_dout~8  from: dataf  to: combout " "Cell: TX\|tx_dout~8  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~0  from: dataf  to: combout " "Cell: TX\|tx_sout~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: datad  to: combout " "Cell: TX\|tx_sout~1  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: TX\|tx_sout~1  from: dataf  to: combout " "Cell: TX\|tx_sout~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1494374278472 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374278472 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374278958 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1494374280294 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374280294 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.730 " "Worst-case setup slack is -8.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.730            -447.791 FSM_SPW:FSM\|state_fsm.connecting  " "   -8.730            -447.791 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.485            -415.820 FSM_SPW:FSM_B\|state_fsm.connecting  " "   -8.485            -415.820 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.321             -87.120 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   -3.321             -87.120 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.996             -72.170 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -2.996             -72.170 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.709             -12.885 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "   -0.709             -12.885 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280295 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.230              -0.306 FPGA_CLK1_50  " "   -0.230              -0.306 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280295 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374280295 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.010 " "Worst-case hold slack is -0.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.010              -0.028 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   -0.010              -0.028 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.086               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.086               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.120               0.000 FPGA_CLK1_50  " "    0.120               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.140               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    0.140               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    0.172               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    0.360               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374280413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.549 " "Worst-case recovery slack is -0.549" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.549              -3.996 FSM_SPW:FSM\|state_fsm.connecting  " "   -0.549              -3.996 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    0.406               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.570               0.000 FPGA_CLK1_50  " "   17.570               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374280447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.404 " "Worst-case removal slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 FPGA_CLK1_50  " "    0.404               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.849               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    0.849               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.051               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    1.051               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374280482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.250 " "Worst-case minimum pulse width slack is 1.250" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    1.250               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.599               0.000 FSM_SPW:FSM_B\|state_fsm.connecting  " "    2.599               0.000 FSM_SPW:FSM_B\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.601               0.000 FSM_SPW:FSM\|state_fsm.connecting  " "    2.601               0.000 FSM_SPW:FSM\|state_fsm.connecting " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.532               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk  " "    4.532               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[3\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.037               0.000 FPGA_CLK1_50  " "    9.037               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.378               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk  " "   49.378               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[1\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   99.019               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "   99.019               0.000 AXI_INTERFACE\|pll_tx\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1494374280491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374280491 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 48 synchronizer chains. " "Report Metastability: Found 48 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374280576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 48 " "Number of Synchronizer Chains Found: 48" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374280576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374280576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374280576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 32.562 ns " "Worst Case Available Settling Time: 32.562 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374280576 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1494374280576 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374280576 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374282131 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374282131 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1349 " "Peak virtual memory: 1349 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494374282467 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May  9 20:58:02 2017 " "Processing ended: Tue May  9 20:58:02 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494374282467 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494374282467 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:56 " "Total CPU time (on all processors): 00:00:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494374282467 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1494374282467 ""}
