

================================================================
== Vitis HLS Report for 'load_C4'
================================================================
* Date:           Tue Sep 17 02:42:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      975|      975|  3.900 us|  3.900 us|  975|  975|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                             |                                                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                           Instance                          |                      Module                      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_289  |load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2  |      903|      903|  3.612 us|  3.612 us|  903|  903|       no|
        +-------------------------------------------------------------+--------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      172|      178|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      479|    -|
|Register             |        -|     -|      134|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      306|      657|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                          |                      Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |grp_load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_289  |load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2  |        0|   0|  172|  178|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                        |                                                  |        0|   0|  172|  178|    0|
    +-------------------------------------------------------------+--------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +--------------------------+-----+-----------+-----+-----------+
    |           Name           | LUT | Input Size| Bits| Total Bits|
    +--------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                 |  338|         74|    1|         74|
    |kernel_C4_blk_n_AR        |    9|          2|    1|          2|
    |m_axi_kernel_C4_ARADDR    |   14|          3|   64|        192|
    |m_axi_kernel_C4_ARBURST   |    9|          2|    2|          4|
    |m_axi_kernel_C4_ARCACHE   |    9|          2|    4|          8|
    |m_axi_kernel_C4_ARID      |    9|          2|    1|          2|
    |m_axi_kernel_C4_ARLEN     |   14|          3|   32|         96|
    |m_axi_kernel_C4_ARLOCK    |    9|          2|    2|          4|
    |m_axi_kernel_C4_ARPROT    |    9|          2|    3|          6|
    |m_axi_kernel_C4_ARQOS     |    9|          2|    4|          8|
    |m_axi_kernel_C4_ARREGION  |    9|          2|    4|          8|
    |m_axi_kernel_C4_ARSIZE    |    9|          2|    3|          6|
    |m_axi_kernel_C4_ARUSER    |    9|          2|    1|          2|
    |m_axi_kernel_C4_ARVALID   |   14|          3|    1|          3|
    |m_axi_kernel_C4_RREADY    |    9|          2|    1|          2|
    +--------------------------+-----+-----------+-----+-----------+
    |Total                     |  479|        105|  124|        417|
    +--------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |                                   Name                                   | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                 |  73|   0|   73|          0|
    |grp_load_C4_Pipeline_VITIS_LOOP_29_1_VITIS_LOOP_30_2_fu_289_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_557                                                          |  60|   0|   60|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                     | 134|   0|  134|          0|
    +--------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|       load_C4|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|       load_C4|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|       load_C4|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|       load_C4|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|       load_C4|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|       load_C4|  return value|
|C4_0_0_address0           |  out|    5|   ap_memory|        C4_0_0|         array|
|C4_0_0_ce0                |  out|    1|   ap_memory|        C4_0_0|         array|
|C4_0_0_we0                |  out|    1|   ap_memory|        C4_0_0|         array|
|C4_0_0_d0                 |  out|   32|   ap_memory|        C4_0_0|         array|
|C4_0_1_address0           |  out|    5|   ap_memory|        C4_0_1|         array|
|C4_0_1_ce0                |  out|    1|   ap_memory|        C4_0_1|         array|
|C4_0_1_we0                |  out|    1|   ap_memory|        C4_0_1|         array|
|C4_0_1_d0                 |  out|   32|   ap_memory|        C4_0_1|         array|
|C4_0_2_address0           |  out|    5|   ap_memory|        C4_0_2|         array|
|C4_0_2_ce0                |  out|    1|   ap_memory|        C4_0_2|         array|
|C4_0_2_we0                |  out|    1|   ap_memory|        C4_0_2|         array|
|C4_0_2_d0                 |  out|   32|   ap_memory|        C4_0_2|         array|
|C4_0_3_address0           |  out|    5|   ap_memory|        C4_0_3|         array|
|C4_0_3_ce0                |  out|    1|   ap_memory|        C4_0_3|         array|
|C4_0_3_we0                |  out|    1|   ap_memory|        C4_0_3|         array|
|C4_0_3_d0                 |  out|   32|   ap_memory|        C4_0_3|         array|
|C4_0_4_address0           |  out|    5|   ap_memory|        C4_0_4|         array|
|C4_0_4_ce0                |  out|    1|   ap_memory|        C4_0_4|         array|
|C4_0_4_we0                |  out|    1|   ap_memory|        C4_0_4|         array|
|C4_0_4_d0                 |  out|   32|   ap_memory|        C4_0_4|         array|
|C4_0_5_address0           |  out|    5|   ap_memory|        C4_0_5|         array|
|C4_0_5_ce0                |  out|    1|   ap_memory|        C4_0_5|         array|
|C4_0_5_we0                |  out|    1|   ap_memory|        C4_0_5|         array|
|C4_0_5_d0                 |  out|   32|   ap_memory|        C4_0_5|         array|
|C4_0_6_address0           |  out|    5|   ap_memory|        C4_0_6|         array|
|C4_0_6_ce0                |  out|    1|   ap_memory|        C4_0_6|         array|
|C4_0_6_we0                |  out|    1|   ap_memory|        C4_0_6|         array|
|C4_0_6_d0                 |  out|   32|   ap_memory|        C4_0_6|         array|
|C4_0_7_address0           |  out|    5|   ap_memory|        C4_0_7|         array|
|C4_0_7_ce0                |  out|    1|   ap_memory|        C4_0_7|         array|
|C4_0_7_we0                |  out|    1|   ap_memory|        C4_0_7|         array|
|C4_0_7_d0                 |  out|   32|   ap_memory|        C4_0_7|         array|
|C4_0_8_address0           |  out|    5|   ap_memory|        C4_0_8|         array|
|C4_0_8_ce0                |  out|    1|   ap_memory|        C4_0_8|         array|
|C4_0_8_we0                |  out|    1|   ap_memory|        C4_0_8|         array|
|C4_0_8_d0                 |  out|   32|   ap_memory|        C4_0_8|         array|
|C4_0_9_address0           |  out|    5|   ap_memory|        C4_0_9|         array|
|C4_0_9_ce0                |  out|    1|   ap_memory|        C4_0_9|         array|
|C4_0_9_we0                |  out|    1|   ap_memory|        C4_0_9|         array|
|C4_0_9_d0                 |  out|   32|   ap_memory|        C4_0_9|         array|
|C4_0_10_address0          |  out|    5|   ap_memory|       C4_0_10|         array|
|C4_0_10_ce0               |  out|    1|   ap_memory|       C4_0_10|         array|
|C4_0_10_we0               |  out|    1|   ap_memory|       C4_0_10|         array|
|C4_0_10_d0                |  out|   32|   ap_memory|       C4_0_10|         array|
|C4_0_11_address0          |  out|    5|   ap_memory|       C4_0_11|         array|
|C4_0_11_ce0               |  out|    1|   ap_memory|       C4_0_11|         array|
|C4_0_11_we0               |  out|    1|   ap_memory|       C4_0_11|         array|
|C4_0_11_d0                |  out|   32|   ap_memory|       C4_0_11|         array|
|C4_0_12_address0          |  out|    5|   ap_memory|       C4_0_12|         array|
|C4_0_12_ce0               |  out|    1|   ap_memory|       C4_0_12|         array|
|C4_0_12_we0               |  out|    1|   ap_memory|       C4_0_12|         array|
|C4_0_12_d0                |  out|   32|   ap_memory|       C4_0_12|         array|
|C4_0_13_address0          |  out|    5|   ap_memory|       C4_0_13|         array|
|C4_0_13_ce0               |  out|    1|   ap_memory|       C4_0_13|         array|
|C4_0_13_we0               |  out|    1|   ap_memory|       C4_0_13|         array|
|C4_0_13_d0                |  out|   32|   ap_memory|       C4_0_13|         array|
|C4_0_14_address0          |  out|    5|   ap_memory|       C4_0_14|         array|
|C4_0_14_ce0               |  out|    1|   ap_memory|       C4_0_14|         array|
|C4_0_14_we0               |  out|    1|   ap_memory|       C4_0_14|         array|
|C4_0_14_d0                |  out|   32|   ap_memory|       C4_0_14|         array|
|C4_0_15_address0          |  out|    5|   ap_memory|       C4_0_15|         array|
|C4_0_15_ce0               |  out|    1|   ap_memory|       C4_0_15|         array|
|C4_0_15_we0               |  out|    1|   ap_memory|       C4_0_15|         array|
|C4_0_15_d0                |  out|   32|   ap_memory|       C4_0_15|         array|
|C4_0_16_address0          |  out|    5|   ap_memory|       C4_0_16|         array|
|C4_0_16_ce0               |  out|    1|   ap_memory|       C4_0_16|         array|
|C4_0_16_we0               |  out|    1|   ap_memory|       C4_0_16|         array|
|C4_0_16_d0                |  out|   32|   ap_memory|       C4_0_16|         array|
|C4_0_17_address0          |  out|    5|   ap_memory|       C4_0_17|         array|
|C4_0_17_ce0               |  out|    1|   ap_memory|       C4_0_17|         array|
|C4_0_17_we0               |  out|    1|   ap_memory|       C4_0_17|         array|
|C4_0_17_d0                |  out|   32|   ap_memory|       C4_0_17|         array|
|C4_0_18_address0          |  out|    5|   ap_memory|       C4_0_18|         array|
|C4_0_18_ce0               |  out|    1|   ap_memory|       C4_0_18|         array|
|C4_0_18_we0               |  out|    1|   ap_memory|       C4_0_18|         array|
|C4_0_18_d0                |  out|   32|   ap_memory|       C4_0_18|         array|
|C4_0_19_address0          |  out|    5|   ap_memory|       C4_0_19|         array|
|C4_0_19_ce0               |  out|    1|   ap_memory|       C4_0_19|         array|
|C4_0_19_we0               |  out|    1|   ap_memory|       C4_0_19|         array|
|C4_0_19_d0                |  out|   32|   ap_memory|       C4_0_19|         array|
|C4_0_20_address0          |  out|    5|   ap_memory|       C4_0_20|         array|
|C4_0_20_ce0               |  out|    1|   ap_memory|       C4_0_20|         array|
|C4_0_20_we0               |  out|    1|   ap_memory|       C4_0_20|         array|
|C4_0_20_d0                |  out|   32|   ap_memory|       C4_0_20|         array|
|C4_0_21_address0          |  out|    5|   ap_memory|       C4_0_21|         array|
|C4_0_21_ce0               |  out|    1|   ap_memory|       C4_0_21|         array|
|C4_0_21_we0               |  out|    1|   ap_memory|       C4_0_21|         array|
|C4_0_21_d0                |  out|   32|   ap_memory|       C4_0_21|         array|
|C4_0_22_address0          |  out|    5|   ap_memory|       C4_0_22|         array|
|C4_0_22_ce0               |  out|    1|   ap_memory|       C4_0_22|         array|
|C4_0_22_we0               |  out|    1|   ap_memory|       C4_0_22|         array|
|C4_0_22_d0                |  out|   32|   ap_memory|       C4_0_22|         array|
|C4_0_23_address0          |  out|    5|   ap_memory|       C4_0_23|         array|
|C4_0_23_ce0               |  out|    1|   ap_memory|       C4_0_23|         array|
|C4_0_23_we0               |  out|    1|   ap_memory|       C4_0_23|         array|
|C4_0_23_d0                |  out|   32|   ap_memory|       C4_0_23|         array|
|C4_0_24_address0          |  out|    5|   ap_memory|       C4_0_24|         array|
|C4_0_24_ce0               |  out|    1|   ap_memory|       C4_0_24|         array|
|C4_0_24_we0               |  out|    1|   ap_memory|       C4_0_24|         array|
|C4_0_24_d0                |  out|   32|   ap_memory|       C4_0_24|         array|
|C4_0_25_address0          |  out|    5|   ap_memory|       C4_0_25|         array|
|C4_0_25_ce0               |  out|    1|   ap_memory|       C4_0_25|         array|
|C4_0_25_we0               |  out|    1|   ap_memory|       C4_0_25|         array|
|C4_0_25_d0                |  out|   32|   ap_memory|       C4_0_25|         array|
|C4_0_26_address0          |  out|    5|   ap_memory|       C4_0_26|         array|
|C4_0_26_ce0               |  out|    1|   ap_memory|       C4_0_26|         array|
|C4_0_26_we0               |  out|    1|   ap_memory|       C4_0_26|         array|
|C4_0_26_d0                |  out|   32|   ap_memory|       C4_0_26|         array|
|C4_0_27_address0          |  out|    5|   ap_memory|       C4_0_27|         array|
|C4_0_27_ce0               |  out|    1|   ap_memory|       C4_0_27|         array|
|C4_0_27_we0               |  out|    1|   ap_memory|       C4_0_27|         array|
|C4_0_27_d0                |  out|   32|   ap_memory|       C4_0_27|         array|
|C4_0_28_address0          |  out|    5|   ap_memory|       C4_0_28|         array|
|C4_0_28_ce0               |  out|    1|   ap_memory|       C4_0_28|         array|
|C4_0_28_we0               |  out|    1|   ap_memory|       C4_0_28|         array|
|C4_0_28_d0                |  out|   32|   ap_memory|       C4_0_28|         array|
|C4_0_29_address0          |  out|    5|   ap_memory|       C4_0_29|         array|
|C4_0_29_ce0               |  out|    1|   ap_memory|       C4_0_29|         array|
|C4_0_29_we0               |  out|    1|   ap_memory|       C4_0_29|         array|
|C4_0_29_d0                |  out|   32|   ap_memory|       C4_0_29|         array|
|C4_0_30_address0          |  out|    5|   ap_memory|       C4_0_30|         array|
|C4_0_30_ce0               |  out|    1|   ap_memory|       C4_0_30|         array|
|C4_0_30_we0               |  out|    1|   ap_memory|       C4_0_30|         array|
|C4_0_30_d0                |  out|   32|   ap_memory|       C4_0_30|         array|
|C4_0_31_address0          |  out|    5|   ap_memory|       C4_0_31|         array|
|C4_0_31_ce0               |  out|    1|   ap_memory|       C4_0_31|         array|
|C4_0_31_we0               |  out|    1|   ap_memory|       C4_0_31|         array|
|C4_0_31_d0                |  out|   32|   ap_memory|       C4_0_31|         array|
|C4_0_32_address0          |  out|    5|   ap_memory|       C4_0_32|         array|
|C4_0_32_ce0               |  out|    1|   ap_memory|       C4_0_32|         array|
|C4_0_32_we0               |  out|    1|   ap_memory|       C4_0_32|         array|
|C4_0_32_d0                |  out|   32|   ap_memory|       C4_0_32|         array|
|C4_0_33_address0          |  out|    5|   ap_memory|       C4_0_33|         array|
|C4_0_33_ce0               |  out|    1|   ap_memory|       C4_0_33|         array|
|C4_0_33_we0               |  out|    1|   ap_memory|       C4_0_33|         array|
|C4_0_33_d0                |  out|   32|   ap_memory|       C4_0_33|         array|
|C4_0_34_address0          |  out|    5|   ap_memory|       C4_0_34|         array|
|C4_0_34_ce0               |  out|    1|   ap_memory|       C4_0_34|         array|
|C4_0_34_we0               |  out|    1|   ap_memory|       C4_0_34|         array|
|C4_0_34_d0                |  out|   32|   ap_memory|       C4_0_34|         array|
|C4_0_35_address0          |  out|    5|   ap_memory|       C4_0_35|         array|
|C4_0_35_ce0               |  out|    1|   ap_memory|       C4_0_35|         array|
|C4_0_35_we0               |  out|    1|   ap_memory|       C4_0_35|         array|
|C4_0_35_d0                |  out|   32|   ap_memory|       C4_0_35|         array|
|C4_0_36_address0          |  out|    5|   ap_memory|       C4_0_36|         array|
|C4_0_36_ce0               |  out|    1|   ap_memory|       C4_0_36|         array|
|C4_0_36_we0               |  out|    1|   ap_memory|       C4_0_36|         array|
|C4_0_36_d0                |  out|   32|   ap_memory|       C4_0_36|         array|
|C4_0_37_address0          |  out|    5|   ap_memory|       C4_0_37|         array|
|C4_0_37_ce0               |  out|    1|   ap_memory|       C4_0_37|         array|
|C4_0_37_we0               |  out|    1|   ap_memory|       C4_0_37|         array|
|C4_0_37_d0                |  out|   32|   ap_memory|       C4_0_37|         array|
|C4_0_38_address0          |  out|    5|   ap_memory|       C4_0_38|         array|
|C4_0_38_ce0               |  out|    1|   ap_memory|       C4_0_38|         array|
|C4_0_38_we0               |  out|    1|   ap_memory|       C4_0_38|         array|
|C4_0_38_d0                |  out|   32|   ap_memory|       C4_0_38|         array|
|C4_0_39_address0          |  out|    5|   ap_memory|       C4_0_39|         array|
|C4_0_39_ce0               |  out|    1|   ap_memory|       C4_0_39|         array|
|C4_0_39_we0               |  out|    1|   ap_memory|       C4_0_39|         array|
|C4_0_39_d0                |  out|   32|   ap_memory|       C4_0_39|         array|
|C4_0_40_address0          |  out|    5|   ap_memory|       C4_0_40|         array|
|C4_0_40_ce0               |  out|    1|   ap_memory|       C4_0_40|         array|
|C4_0_40_we0               |  out|    1|   ap_memory|       C4_0_40|         array|
|C4_0_40_d0                |  out|   32|   ap_memory|       C4_0_40|         array|
|C4_0_41_address0          |  out|    5|   ap_memory|       C4_0_41|         array|
|C4_0_41_ce0               |  out|    1|   ap_memory|       C4_0_41|         array|
|C4_0_41_we0               |  out|    1|   ap_memory|       C4_0_41|         array|
|C4_0_41_d0                |  out|   32|   ap_memory|       C4_0_41|         array|
|C4_0_42_address0          |  out|    5|   ap_memory|       C4_0_42|         array|
|C4_0_42_ce0               |  out|    1|   ap_memory|       C4_0_42|         array|
|C4_0_42_we0               |  out|    1|   ap_memory|       C4_0_42|         array|
|C4_0_42_d0                |  out|   32|   ap_memory|       C4_0_42|         array|
|C4_0_43_address0          |  out|    5|   ap_memory|       C4_0_43|         array|
|C4_0_43_ce0               |  out|    1|   ap_memory|       C4_0_43|         array|
|C4_0_43_we0               |  out|    1|   ap_memory|       C4_0_43|         array|
|C4_0_43_d0                |  out|   32|   ap_memory|       C4_0_43|         array|
|C4_0_44_address0          |  out|    5|   ap_memory|       C4_0_44|         array|
|C4_0_44_ce0               |  out|    1|   ap_memory|       C4_0_44|         array|
|C4_0_44_we0               |  out|    1|   ap_memory|       C4_0_44|         array|
|C4_0_44_d0                |  out|   32|   ap_memory|       C4_0_44|         array|
|C4_0_45_address0          |  out|    5|   ap_memory|       C4_0_45|         array|
|C4_0_45_ce0               |  out|    1|   ap_memory|       C4_0_45|         array|
|C4_0_45_we0               |  out|    1|   ap_memory|       C4_0_45|         array|
|C4_0_45_d0                |  out|   32|   ap_memory|       C4_0_45|         array|
|C4_0_46_address0          |  out|    5|   ap_memory|       C4_0_46|         array|
|C4_0_46_ce0               |  out|    1|   ap_memory|       C4_0_46|         array|
|C4_0_46_we0               |  out|    1|   ap_memory|       C4_0_46|         array|
|C4_0_46_d0                |  out|   32|   ap_memory|       C4_0_46|         array|
|C4_0_47_address0          |  out|    5|   ap_memory|       C4_0_47|         array|
|C4_0_47_ce0               |  out|    1|   ap_memory|       C4_0_47|         array|
|C4_0_47_we0               |  out|    1|   ap_memory|       C4_0_47|         array|
|C4_0_47_d0                |  out|   32|   ap_memory|       C4_0_47|         array|
|C4_0_48_address0          |  out|    5|   ap_memory|       C4_0_48|         array|
|C4_0_48_ce0               |  out|    1|   ap_memory|       C4_0_48|         array|
|C4_0_48_we0               |  out|    1|   ap_memory|       C4_0_48|         array|
|C4_0_48_d0                |  out|   32|   ap_memory|       C4_0_48|         array|
|C4_0_49_address0          |  out|    5|   ap_memory|       C4_0_49|         array|
|C4_0_49_ce0               |  out|    1|   ap_memory|       C4_0_49|         array|
|C4_0_49_we0               |  out|    1|   ap_memory|       C4_0_49|         array|
|C4_0_49_d0                |  out|   32|   ap_memory|       C4_0_49|         array|
|C4_0_50_address0          |  out|    5|   ap_memory|       C4_0_50|         array|
|C4_0_50_ce0               |  out|    1|   ap_memory|       C4_0_50|         array|
|C4_0_50_we0               |  out|    1|   ap_memory|       C4_0_50|         array|
|C4_0_50_d0                |  out|   32|   ap_memory|       C4_0_50|         array|
|C4_0_51_address0          |  out|    5|   ap_memory|       C4_0_51|         array|
|C4_0_51_ce0               |  out|    1|   ap_memory|       C4_0_51|         array|
|C4_0_51_we0               |  out|    1|   ap_memory|       C4_0_51|         array|
|C4_0_51_d0                |  out|   32|   ap_memory|       C4_0_51|         array|
|C4_0_52_address0          |  out|    5|   ap_memory|       C4_0_52|         array|
|C4_0_52_ce0               |  out|    1|   ap_memory|       C4_0_52|         array|
|C4_0_52_we0               |  out|    1|   ap_memory|       C4_0_52|         array|
|C4_0_52_d0                |  out|   32|   ap_memory|       C4_0_52|         array|
|C4_0_53_address0          |  out|    5|   ap_memory|       C4_0_53|         array|
|C4_0_53_ce0               |  out|    1|   ap_memory|       C4_0_53|         array|
|C4_0_53_we0               |  out|    1|   ap_memory|       C4_0_53|         array|
|C4_0_53_d0                |  out|   32|   ap_memory|       C4_0_53|         array|
|C4_0_54_address0          |  out|    5|   ap_memory|       C4_0_54|         array|
|C4_0_54_ce0               |  out|    1|   ap_memory|       C4_0_54|         array|
|C4_0_54_we0               |  out|    1|   ap_memory|       C4_0_54|         array|
|C4_0_54_d0                |  out|   32|   ap_memory|       C4_0_54|         array|
|C4_0_55_address0          |  out|    5|   ap_memory|       C4_0_55|         array|
|C4_0_55_ce0               |  out|    1|   ap_memory|       C4_0_55|         array|
|C4_0_55_we0               |  out|    1|   ap_memory|       C4_0_55|         array|
|C4_0_55_d0                |  out|   32|   ap_memory|       C4_0_55|         array|
|C4_0_56_address0          |  out|    5|   ap_memory|       C4_0_56|         array|
|C4_0_56_ce0               |  out|    1|   ap_memory|       C4_0_56|         array|
|C4_0_56_we0               |  out|    1|   ap_memory|       C4_0_56|         array|
|C4_0_56_d0                |  out|   32|   ap_memory|       C4_0_56|         array|
|C4_0_57_address0          |  out|    5|   ap_memory|       C4_0_57|         array|
|C4_0_57_ce0               |  out|    1|   ap_memory|       C4_0_57|         array|
|C4_0_57_we0               |  out|    1|   ap_memory|       C4_0_57|         array|
|C4_0_57_d0                |  out|   32|   ap_memory|       C4_0_57|         array|
|C4_0_58_address0          |  out|    5|   ap_memory|       C4_0_58|         array|
|C4_0_58_ce0               |  out|    1|   ap_memory|       C4_0_58|         array|
|C4_0_58_we0               |  out|    1|   ap_memory|       C4_0_58|         array|
|C4_0_58_d0                |  out|   32|   ap_memory|       C4_0_58|         array|
|C4_0_59_address0          |  out|    5|   ap_memory|       C4_0_59|         array|
|C4_0_59_ce0               |  out|    1|   ap_memory|       C4_0_59|         array|
|C4_0_59_we0               |  out|    1|   ap_memory|       C4_0_59|         array|
|C4_0_59_d0                |  out|   32|   ap_memory|       C4_0_59|         array|
|C4_1_0_address0           |  out|    5|   ap_memory|        C4_1_0|         array|
|C4_1_0_ce0                |  out|    1|   ap_memory|        C4_1_0|         array|
|C4_1_0_we0                |  out|    1|   ap_memory|        C4_1_0|         array|
|C4_1_0_d0                 |  out|   32|   ap_memory|        C4_1_0|         array|
|C4_1_1_address0           |  out|    5|   ap_memory|        C4_1_1|         array|
|C4_1_1_ce0                |  out|    1|   ap_memory|        C4_1_1|         array|
|C4_1_1_we0                |  out|    1|   ap_memory|        C4_1_1|         array|
|C4_1_1_d0                 |  out|   32|   ap_memory|        C4_1_1|         array|
|C4_1_2_address0           |  out|    5|   ap_memory|        C4_1_2|         array|
|C4_1_2_ce0                |  out|    1|   ap_memory|        C4_1_2|         array|
|C4_1_2_we0                |  out|    1|   ap_memory|        C4_1_2|         array|
|C4_1_2_d0                 |  out|   32|   ap_memory|        C4_1_2|         array|
|C4_1_3_address0           |  out|    5|   ap_memory|        C4_1_3|         array|
|C4_1_3_ce0                |  out|    1|   ap_memory|        C4_1_3|         array|
|C4_1_3_we0                |  out|    1|   ap_memory|        C4_1_3|         array|
|C4_1_3_d0                 |  out|   32|   ap_memory|        C4_1_3|         array|
|C4_1_4_address0           |  out|    5|   ap_memory|        C4_1_4|         array|
|C4_1_4_ce0                |  out|    1|   ap_memory|        C4_1_4|         array|
|C4_1_4_we0                |  out|    1|   ap_memory|        C4_1_4|         array|
|C4_1_4_d0                 |  out|   32|   ap_memory|        C4_1_4|         array|
|C4_1_5_address0           |  out|    5|   ap_memory|        C4_1_5|         array|
|C4_1_5_ce0                |  out|    1|   ap_memory|        C4_1_5|         array|
|C4_1_5_we0                |  out|    1|   ap_memory|        C4_1_5|         array|
|C4_1_5_d0                 |  out|   32|   ap_memory|        C4_1_5|         array|
|C4_1_6_address0           |  out|    5|   ap_memory|        C4_1_6|         array|
|C4_1_6_ce0                |  out|    1|   ap_memory|        C4_1_6|         array|
|C4_1_6_we0                |  out|    1|   ap_memory|        C4_1_6|         array|
|C4_1_6_d0                 |  out|   32|   ap_memory|        C4_1_6|         array|
|C4_1_7_address0           |  out|    5|   ap_memory|        C4_1_7|         array|
|C4_1_7_ce0                |  out|    1|   ap_memory|        C4_1_7|         array|
|C4_1_7_we0                |  out|    1|   ap_memory|        C4_1_7|         array|
|C4_1_7_d0                 |  out|   32|   ap_memory|        C4_1_7|         array|
|C4_1_8_address0           |  out|    5|   ap_memory|        C4_1_8|         array|
|C4_1_8_ce0                |  out|    1|   ap_memory|        C4_1_8|         array|
|C4_1_8_we0                |  out|    1|   ap_memory|        C4_1_8|         array|
|C4_1_8_d0                 |  out|   32|   ap_memory|        C4_1_8|         array|
|C4_1_9_address0           |  out|    5|   ap_memory|        C4_1_9|         array|
|C4_1_9_ce0                |  out|    1|   ap_memory|        C4_1_9|         array|
|C4_1_9_we0                |  out|    1|   ap_memory|        C4_1_9|         array|
|C4_1_9_d0                 |  out|   32|   ap_memory|        C4_1_9|         array|
|C4_1_10_address0          |  out|    5|   ap_memory|       C4_1_10|         array|
|C4_1_10_ce0               |  out|    1|   ap_memory|       C4_1_10|         array|
|C4_1_10_we0               |  out|    1|   ap_memory|       C4_1_10|         array|
|C4_1_10_d0                |  out|   32|   ap_memory|       C4_1_10|         array|
|C4_1_11_address0          |  out|    5|   ap_memory|       C4_1_11|         array|
|C4_1_11_ce0               |  out|    1|   ap_memory|       C4_1_11|         array|
|C4_1_11_we0               |  out|    1|   ap_memory|       C4_1_11|         array|
|C4_1_11_d0                |  out|   32|   ap_memory|       C4_1_11|         array|
|C4_1_12_address0          |  out|    5|   ap_memory|       C4_1_12|         array|
|C4_1_12_ce0               |  out|    1|   ap_memory|       C4_1_12|         array|
|C4_1_12_we0               |  out|    1|   ap_memory|       C4_1_12|         array|
|C4_1_12_d0                |  out|   32|   ap_memory|       C4_1_12|         array|
|C4_1_13_address0          |  out|    5|   ap_memory|       C4_1_13|         array|
|C4_1_13_ce0               |  out|    1|   ap_memory|       C4_1_13|         array|
|C4_1_13_we0               |  out|    1|   ap_memory|       C4_1_13|         array|
|C4_1_13_d0                |  out|   32|   ap_memory|       C4_1_13|         array|
|C4_1_14_address0          |  out|    5|   ap_memory|       C4_1_14|         array|
|C4_1_14_ce0               |  out|    1|   ap_memory|       C4_1_14|         array|
|C4_1_14_we0               |  out|    1|   ap_memory|       C4_1_14|         array|
|C4_1_14_d0                |  out|   32|   ap_memory|       C4_1_14|         array|
|C4_1_15_address0          |  out|    5|   ap_memory|       C4_1_15|         array|
|C4_1_15_ce0               |  out|    1|   ap_memory|       C4_1_15|         array|
|C4_1_15_we0               |  out|    1|   ap_memory|       C4_1_15|         array|
|C4_1_15_d0                |  out|   32|   ap_memory|       C4_1_15|         array|
|C4_1_16_address0          |  out|    5|   ap_memory|       C4_1_16|         array|
|C4_1_16_ce0               |  out|    1|   ap_memory|       C4_1_16|         array|
|C4_1_16_we0               |  out|    1|   ap_memory|       C4_1_16|         array|
|C4_1_16_d0                |  out|   32|   ap_memory|       C4_1_16|         array|
|C4_1_17_address0          |  out|    5|   ap_memory|       C4_1_17|         array|
|C4_1_17_ce0               |  out|    1|   ap_memory|       C4_1_17|         array|
|C4_1_17_we0               |  out|    1|   ap_memory|       C4_1_17|         array|
|C4_1_17_d0                |  out|   32|   ap_memory|       C4_1_17|         array|
|C4_1_18_address0          |  out|    5|   ap_memory|       C4_1_18|         array|
|C4_1_18_ce0               |  out|    1|   ap_memory|       C4_1_18|         array|
|C4_1_18_we0               |  out|    1|   ap_memory|       C4_1_18|         array|
|C4_1_18_d0                |  out|   32|   ap_memory|       C4_1_18|         array|
|C4_1_19_address0          |  out|    5|   ap_memory|       C4_1_19|         array|
|C4_1_19_ce0               |  out|    1|   ap_memory|       C4_1_19|         array|
|C4_1_19_we0               |  out|    1|   ap_memory|       C4_1_19|         array|
|C4_1_19_d0                |  out|   32|   ap_memory|       C4_1_19|         array|
|C4_1_20_address0          |  out|    5|   ap_memory|       C4_1_20|         array|
|C4_1_20_ce0               |  out|    1|   ap_memory|       C4_1_20|         array|
|C4_1_20_we0               |  out|    1|   ap_memory|       C4_1_20|         array|
|C4_1_20_d0                |  out|   32|   ap_memory|       C4_1_20|         array|
|C4_1_21_address0          |  out|    5|   ap_memory|       C4_1_21|         array|
|C4_1_21_ce0               |  out|    1|   ap_memory|       C4_1_21|         array|
|C4_1_21_we0               |  out|    1|   ap_memory|       C4_1_21|         array|
|C4_1_21_d0                |  out|   32|   ap_memory|       C4_1_21|         array|
|C4_1_22_address0          |  out|    5|   ap_memory|       C4_1_22|         array|
|C4_1_22_ce0               |  out|    1|   ap_memory|       C4_1_22|         array|
|C4_1_22_we0               |  out|    1|   ap_memory|       C4_1_22|         array|
|C4_1_22_d0                |  out|   32|   ap_memory|       C4_1_22|         array|
|C4_1_23_address0          |  out|    5|   ap_memory|       C4_1_23|         array|
|C4_1_23_ce0               |  out|    1|   ap_memory|       C4_1_23|         array|
|C4_1_23_we0               |  out|    1|   ap_memory|       C4_1_23|         array|
|C4_1_23_d0                |  out|   32|   ap_memory|       C4_1_23|         array|
|C4_1_24_address0          |  out|    5|   ap_memory|       C4_1_24|         array|
|C4_1_24_ce0               |  out|    1|   ap_memory|       C4_1_24|         array|
|C4_1_24_we0               |  out|    1|   ap_memory|       C4_1_24|         array|
|C4_1_24_d0                |  out|   32|   ap_memory|       C4_1_24|         array|
|C4_1_25_address0          |  out|    5|   ap_memory|       C4_1_25|         array|
|C4_1_25_ce0               |  out|    1|   ap_memory|       C4_1_25|         array|
|C4_1_25_we0               |  out|    1|   ap_memory|       C4_1_25|         array|
|C4_1_25_d0                |  out|   32|   ap_memory|       C4_1_25|         array|
|C4_1_26_address0          |  out|    5|   ap_memory|       C4_1_26|         array|
|C4_1_26_ce0               |  out|    1|   ap_memory|       C4_1_26|         array|
|C4_1_26_we0               |  out|    1|   ap_memory|       C4_1_26|         array|
|C4_1_26_d0                |  out|   32|   ap_memory|       C4_1_26|         array|
|C4_1_27_address0          |  out|    5|   ap_memory|       C4_1_27|         array|
|C4_1_27_ce0               |  out|    1|   ap_memory|       C4_1_27|         array|
|C4_1_27_we0               |  out|    1|   ap_memory|       C4_1_27|         array|
|C4_1_27_d0                |  out|   32|   ap_memory|       C4_1_27|         array|
|C4_1_28_address0          |  out|    5|   ap_memory|       C4_1_28|         array|
|C4_1_28_ce0               |  out|    1|   ap_memory|       C4_1_28|         array|
|C4_1_28_we0               |  out|    1|   ap_memory|       C4_1_28|         array|
|C4_1_28_d0                |  out|   32|   ap_memory|       C4_1_28|         array|
|C4_1_29_address0          |  out|    5|   ap_memory|       C4_1_29|         array|
|C4_1_29_ce0               |  out|    1|   ap_memory|       C4_1_29|         array|
|C4_1_29_we0               |  out|    1|   ap_memory|       C4_1_29|         array|
|C4_1_29_d0                |  out|   32|   ap_memory|       C4_1_29|         array|
|C4_1_30_address0          |  out|    5|   ap_memory|       C4_1_30|         array|
|C4_1_30_ce0               |  out|    1|   ap_memory|       C4_1_30|         array|
|C4_1_30_we0               |  out|    1|   ap_memory|       C4_1_30|         array|
|C4_1_30_d0                |  out|   32|   ap_memory|       C4_1_30|         array|
|C4_1_31_address0          |  out|    5|   ap_memory|       C4_1_31|         array|
|C4_1_31_ce0               |  out|    1|   ap_memory|       C4_1_31|         array|
|C4_1_31_we0               |  out|    1|   ap_memory|       C4_1_31|         array|
|C4_1_31_d0                |  out|   32|   ap_memory|       C4_1_31|         array|
|C4_1_32_address0          |  out|    5|   ap_memory|       C4_1_32|         array|
|C4_1_32_ce0               |  out|    1|   ap_memory|       C4_1_32|         array|
|C4_1_32_we0               |  out|    1|   ap_memory|       C4_1_32|         array|
|C4_1_32_d0                |  out|   32|   ap_memory|       C4_1_32|         array|
|C4_1_33_address0          |  out|    5|   ap_memory|       C4_1_33|         array|
|C4_1_33_ce0               |  out|    1|   ap_memory|       C4_1_33|         array|
|C4_1_33_we0               |  out|    1|   ap_memory|       C4_1_33|         array|
|C4_1_33_d0                |  out|   32|   ap_memory|       C4_1_33|         array|
|C4_1_34_address0          |  out|    5|   ap_memory|       C4_1_34|         array|
|C4_1_34_ce0               |  out|    1|   ap_memory|       C4_1_34|         array|
|C4_1_34_we0               |  out|    1|   ap_memory|       C4_1_34|         array|
|C4_1_34_d0                |  out|   32|   ap_memory|       C4_1_34|         array|
|C4_1_35_address0          |  out|    5|   ap_memory|       C4_1_35|         array|
|C4_1_35_ce0               |  out|    1|   ap_memory|       C4_1_35|         array|
|C4_1_35_we0               |  out|    1|   ap_memory|       C4_1_35|         array|
|C4_1_35_d0                |  out|   32|   ap_memory|       C4_1_35|         array|
|C4_1_36_address0          |  out|    5|   ap_memory|       C4_1_36|         array|
|C4_1_36_ce0               |  out|    1|   ap_memory|       C4_1_36|         array|
|C4_1_36_we0               |  out|    1|   ap_memory|       C4_1_36|         array|
|C4_1_36_d0                |  out|   32|   ap_memory|       C4_1_36|         array|
|C4_1_37_address0          |  out|    5|   ap_memory|       C4_1_37|         array|
|C4_1_37_ce0               |  out|    1|   ap_memory|       C4_1_37|         array|
|C4_1_37_we0               |  out|    1|   ap_memory|       C4_1_37|         array|
|C4_1_37_d0                |  out|   32|   ap_memory|       C4_1_37|         array|
|C4_1_38_address0          |  out|    5|   ap_memory|       C4_1_38|         array|
|C4_1_38_ce0               |  out|    1|   ap_memory|       C4_1_38|         array|
|C4_1_38_we0               |  out|    1|   ap_memory|       C4_1_38|         array|
|C4_1_38_d0                |  out|   32|   ap_memory|       C4_1_38|         array|
|C4_1_39_address0          |  out|    5|   ap_memory|       C4_1_39|         array|
|C4_1_39_ce0               |  out|    1|   ap_memory|       C4_1_39|         array|
|C4_1_39_we0               |  out|    1|   ap_memory|       C4_1_39|         array|
|C4_1_39_d0                |  out|   32|   ap_memory|       C4_1_39|         array|
|C4_1_40_address0          |  out|    5|   ap_memory|       C4_1_40|         array|
|C4_1_40_ce0               |  out|    1|   ap_memory|       C4_1_40|         array|
|C4_1_40_we0               |  out|    1|   ap_memory|       C4_1_40|         array|
|C4_1_40_d0                |  out|   32|   ap_memory|       C4_1_40|         array|
|C4_1_41_address0          |  out|    5|   ap_memory|       C4_1_41|         array|
|C4_1_41_ce0               |  out|    1|   ap_memory|       C4_1_41|         array|
|C4_1_41_we0               |  out|    1|   ap_memory|       C4_1_41|         array|
|C4_1_41_d0                |  out|   32|   ap_memory|       C4_1_41|         array|
|C4_1_42_address0          |  out|    5|   ap_memory|       C4_1_42|         array|
|C4_1_42_ce0               |  out|    1|   ap_memory|       C4_1_42|         array|
|C4_1_42_we0               |  out|    1|   ap_memory|       C4_1_42|         array|
|C4_1_42_d0                |  out|   32|   ap_memory|       C4_1_42|         array|
|C4_1_43_address0          |  out|    5|   ap_memory|       C4_1_43|         array|
|C4_1_43_ce0               |  out|    1|   ap_memory|       C4_1_43|         array|
|C4_1_43_we0               |  out|    1|   ap_memory|       C4_1_43|         array|
|C4_1_43_d0                |  out|   32|   ap_memory|       C4_1_43|         array|
|C4_1_44_address0          |  out|    5|   ap_memory|       C4_1_44|         array|
|C4_1_44_ce0               |  out|    1|   ap_memory|       C4_1_44|         array|
|C4_1_44_we0               |  out|    1|   ap_memory|       C4_1_44|         array|
|C4_1_44_d0                |  out|   32|   ap_memory|       C4_1_44|         array|
|C4_1_45_address0          |  out|    5|   ap_memory|       C4_1_45|         array|
|C4_1_45_ce0               |  out|    1|   ap_memory|       C4_1_45|         array|
|C4_1_45_we0               |  out|    1|   ap_memory|       C4_1_45|         array|
|C4_1_45_d0                |  out|   32|   ap_memory|       C4_1_45|         array|
|C4_1_46_address0          |  out|    5|   ap_memory|       C4_1_46|         array|
|C4_1_46_ce0               |  out|    1|   ap_memory|       C4_1_46|         array|
|C4_1_46_we0               |  out|    1|   ap_memory|       C4_1_46|         array|
|C4_1_46_d0                |  out|   32|   ap_memory|       C4_1_46|         array|
|C4_1_47_address0          |  out|    5|   ap_memory|       C4_1_47|         array|
|C4_1_47_ce0               |  out|    1|   ap_memory|       C4_1_47|         array|
|C4_1_47_we0               |  out|    1|   ap_memory|       C4_1_47|         array|
|C4_1_47_d0                |  out|   32|   ap_memory|       C4_1_47|         array|
|C4_1_48_address0          |  out|    5|   ap_memory|       C4_1_48|         array|
|C4_1_48_ce0               |  out|    1|   ap_memory|       C4_1_48|         array|
|C4_1_48_we0               |  out|    1|   ap_memory|       C4_1_48|         array|
|C4_1_48_d0                |  out|   32|   ap_memory|       C4_1_48|         array|
|C4_1_49_address0          |  out|    5|   ap_memory|       C4_1_49|         array|
|C4_1_49_ce0               |  out|    1|   ap_memory|       C4_1_49|         array|
|C4_1_49_we0               |  out|    1|   ap_memory|       C4_1_49|         array|
|C4_1_49_d0                |  out|   32|   ap_memory|       C4_1_49|         array|
|C4_1_50_address0          |  out|    5|   ap_memory|       C4_1_50|         array|
|C4_1_50_ce0               |  out|    1|   ap_memory|       C4_1_50|         array|
|C4_1_50_we0               |  out|    1|   ap_memory|       C4_1_50|         array|
|C4_1_50_d0                |  out|   32|   ap_memory|       C4_1_50|         array|
|C4_1_51_address0          |  out|    5|   ap_memory|       C4_1_51|         array|
|C4_1_51_ce0               |  out|    1|   ap_memory|       C4_1_51|         array|
|C4_1_51_we0               |  out|    1|   ap_memory|       C4_1_51|         array|
|C4_1_51_d0                |  out|   32|   ap_memory|       C4_1_51|         array|
|C4_1_52_address0          |  out|    5|   ap_memory|       C4_1_52|         array|
|C4_1_52_ce0               |  out|    1|   ap_memory|       C4_1_52|         array|
|C4_1_52_we0               |  out|    1|   ap_memory|       C4_1_52|         array|
|C4_1_52_d0                |  out|   32|   ap_memory|       C4_1_52|         array|
|C4_1_53_address0          |  out|    5|   ap_memory|       C4_1_53|         array|
|C4_1_53_ce0               |  out|    1|   ap_memory|       C4_1_53|         array|
|C4_1_53_we0               |  out|    1|   ap_memory|       C4_1_53|         array|
|C4_1_53_d0                |  out|   32|   ap_memory|       C4_1_53|         array|
|C4_1_54_address0          |  out|    5|   ap_memory|       C4_1_54|         array|
|C4_1_54_ce0               |  out|    1|   ap_memory|       C4_1_54|         array|
|C4_1_54_we0               |  out|    1|   ap_memory|       C4_1_54|         array|
|C4_1_54_d0                |  out|   32|   ap_memory|       C4_1_54|         array|
|C4_1_55_address0          |  out|    5|   ap_memory|       C4_1_55|         array|
|C4_1_55_ce0               |  out|    1|   ap_memory|       C4_1_55|         array|
|C4_1_55_we0               |  out|    1|   ap_memory|       C4_1_55|         array|
|C4_1_55_d0                |  out|   32|   ap_memory|       C4_1_55|         array|
|C4_1_56_address0          |  out|    5|   ap_memory|       C4_1_56|         array|
|C4_1_56_ce0               |  out|    1|   ap_memory|       C4_1_56|         array|
|C4_1_56_we0               |  out|    1|   ap_memory|       C4_1_56|         array|
|C4_1_56_d0                |  out|   32|   ap_memory|       C4_1_56|         array|
|C4_1_57_address0          |  out|    5|   ap_memory|       C4_1_57|         array|
|C4_1_57_ce0               |  out|    1|   ap_memory|       C4_1_57|         array|
|C4_1_57_we0               |  out|    1|   ap_memory|       C4_1_57|         array|
|C4_1_57_d0                |  out|   32|   ap_memory|       C4_1_57|         array|
|C4_1_58_address0          |  out|    5|   ap_memory|       C4_1_58|         array|
|C4_1_58_ce0               |  out|    1|   ap_memory|       C4_1_58|         array|
|C4_1_58_we0               |  out|    1|   ap_memory|       C4_1_58|         array|
|C4_1_58_d0                |  out|   32|   ap_memory|       C4_1_58|         array|
|C4_1_59_address0          |  out|    5|   ap_memory|       C4_1_59|         array|
|C4_1_59_ce0               |  out|    1|   ap_memory|       C4_1_59|         array|
|C4_1_59_we0               |  out|    1|   ap_memory|       C4_1_59|         array|
|C4_1_59_d0                |  out|   32|   ap_memory|       C4_1_59|         array|
|m_axi_kernel_C4_AWVALID   |  out|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_AWREADY   |   in|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_AWADDR    |  out|   64|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_AWID      |  out|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_AWLEN     |  out|   32|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_AWSIZE    |  out|    3|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_AWBURST   |  out|    2|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_AWLOCK    |  out|    2|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_AWCACHE   |  out|    4|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_AWPROT    |  out|    3|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_AWQOS     |  out|    4|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_AWREGION  |  out|    4|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_AWUSER    |  out|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_WVALID    |  out|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_WREADY    |   in|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_WDATA     |  out|  128|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_WSTRB     |  out|   16|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_WLAST     |  out|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_WID       |  out|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_WUSER     |  out|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_ARVALID   |  out|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_ARREADY   |   in|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_ARADDR    |  out|   64|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_ARID      |  out|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_ARLEN     |  out|   32|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_ARSIZE    |  out|    3|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_ARBURST   |  out|    2|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_ARLOCK    |  out|    2|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_ARCACHE   |  out|    4|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_ARPROT    |  out|    3|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_ARQOS     |  out|    4|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_ARREGION  |  out|    4|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_ARUSER    |  out|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_RVALID    |   in|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_RREADY    |  out|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_RDATA     |   in|  128|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_RLAST     |   in|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_RID       |   in|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_RFIFONUM  |   in|    9|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_RUSER     |   in|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_RRESP     |   in|    2|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_BVALID    |   in|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_BREADY    |  out|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_BRESP     |   in|    2|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_BID       |   in|    1|       m_axi|     kernel_C4|       pointer|
|m_axi_kernel_C4_BUSER     |   in|    1|       m_axi|     kernel_C4|       pointer|
|vC4                       |   in|   64|     ap_none|           vC4|        scalar|
+--------------------------+-----+-----+------------+--------------+--------------+

