<?xml version="1.0" encoding="utf-8"?>
<architecture>
	<models>
		<model name="io_po">
			<input_ports>
				<port name="outpad"/>
			</input_ports>
		</model>
		<model name="io_pi">
			<output_ports>
				<port name="inpad"/>
			</output_ports>
		</model>
		<model name="frac_lut5_arith">
			<input_ports>
				<port name="in" combinational_sink_ports="lut4_out lut5_out"/>
			</input_ports>
			<output_ports>
				<port name="lut4_out"/>
				<port name="lut5_out"/>
			</output_ports>
		</model>
		<model name="io_scffi">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="DI"/>
				<port name="R" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
				<port name="SQ"/>
			</output_ports>
		</model>
		<model name="io_scffo">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="DI"/>
				<port name="R" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
				<port name="SQ"/>
			</output_ports>
		</model>
		<model name="scff">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="R" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="dff">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="dffr">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="R" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="dffrn">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="RN" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="dffs">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="S" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="dffsn">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="SN" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="sdffr">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="R" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="sdffrn">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="RN" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="sdffs">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="S" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="sdffsn">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="SN" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="dffn">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="dffnr">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="R" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="dffnrn">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="RN" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="dffns">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="S" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="dffnsn">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="SN" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="sdffnr">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="R" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="sdffnrn">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="RN" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="sdffns">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="S" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="sdffnsn">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="SN" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="dffnr_dffr">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="R" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="dffr_dffnr">
			<input_ports>
				<port name="D" clock="C"/>
				<port name="R" clock="C"/>
				<port name="C" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="Q" clock="C"/>
			</output_ports>
		</model>
		<model name="_fpga_adder">
			<input_ports>
				<port name="a" combinational_sink_ports="sumout cout"/>
				<port name="b" combinational_sink_ports="sumout cout"/>
				<port name="cin" combinational_sink_ports="sumout cout"/>
			</input_ports>
			<output_ports>
				<port name="cout"/>
				<port name="sumout"/>
			</output_ports>
		</model>
		<model name="dsp_phy">
			<input_ports>
				<port name="clk" is_clock="1"/>
				<port name="reset" clock="clk"/>
				<port name="A" clock="clk"/>
				<port name="B" clock="clk"/>
			</input_ports>
			<output_ports>
				<port name="Y" clock="clk"/>
			</output_ports>
		</model>
		<model name="quad_mac12x10">
			<input_ports>
				<port name="A0" combinational_sink_ports="Y"/>
				<port name="B0" combinational_sink_ports="Y"/>
				<port name="A1" combinational_sink_ports="Y"/>
				<port name="B1" combinational_sink_ports="Y"/>
				<port name="A2" combinational_sink_ports="Y"/>
				<port name="B2" combinational_sink_ports="Y"/>
				<port name="A3" combinational_sink_ports="Y"/>
				<port name="B3" combinational_sink_ports="Y"/>
			</input_ports>
			<output_ports>
				<port name="Y"/>
			</output_ports>
		</model>
		<model name="quad_mac12x10_regi">
			<input_ports>
				<port name="CLK" is_clock="1"/>
				<port name="RSTB" clock="CLK"/>
				<port name="A0" clock="CLK"/>
				<port name="B0" clock="CLK"/>
				<port name="A1" clock="CLK"/>
				<port name="B1" clock="CLK"/>
				<port name="A2" clock="CLK"/>
				<port name="B2" clock="CLK"/>
				<port name="A3" clock="CLK"/>
				<port name="B3" clock="CLK"/>
			</input_ports>
			<output_ports>
				<port name="Y" clock="CLK"/>
			</output_ports>
		</model>
		<model name="quad_mac12x10_rego">
			<input_ports>
				<port name="CLK" is_clock="1"/>
				<port name="RSTB" clock="CLK"/>
				<port name="A0" clock="CLK"/>
				<port name="B0" clock="CLK"/>
				<port name="A1" clock="CLK"/>
				<port name="B1" clock="CLK"/>
				<port name="A2" clock="CLK"/>
				<port name="B2" clock="CLK"/>
				<port name="A3" clock="CLK"/>
				<port name="B3" clock="CLK"/>
			</input_ports>
			<output_ports>
				<port name="Y" clock="CLK"/>
			</output_ports>
		</model>
		<model name="quad_mac12x10_regio">
			<input_ports>
				<port name="CLK" is_clock="1"/>
				<port name="RSTB" clock="CLK"/>
				<port name="A0" clock="CLK"/>
				<port name="B0" clock="CLK"/>
				<port name="A1" clock="CLK"/>
				<port name="B1" clock="CLK"/>
				<port name="A2" clock="CLK"/>
				<port name="B2" clock="CLK"/>
				<port name="A3" clock="CLK"/>
				<port name="B3" clock="CLK"/>
			</input_ports>
			<output_ports>
				<port name="Y" clock="CLK"/>
			</output_ports>
		</model>
		<model name="quad_mac12x10_dual_output">
			<input_ports>
				<port name="A0" combinational_sink_ports="Y0"/>
				<port name="B0" combinational_sink_ports="Y0"/>
				<port name="A1" combinational_sink_ports="Y0"/>
				<port name="B1" combinational_sink_ports="Y0"/>
				<port name="A2" combinational_sink_ports="Y0 Y1"/>
				<port name="B2" combinational_sink_ports="Y0 Y1"/>
				<port name="A3" combinational_sink_ports="Y0 Y1"/>
				<port name="B3" combinational_sink_ports="Y0 Y1"/>
			</input_ports>
			<output_ports>
				<port name="Y0"/>
				<port name="Y1"/>
			</output_ports>
		</model>
		<model name="mac12x10">
			<input_ports>
				<port name="A0" combinational_sink_ports="Y"/>
				<port name="B0" combinational_sink_ports="Y"/>
				<port name="A1" combinational_sink_ports="Y"/>
				<port name="B1" combinational_sink_ports="Y"/>
			</input_ports>
			<output_ports>
				<port name="Y"/>
			</output_ports>
		</model>
		<model name="mac12x10_regi">
			<input_ports>
				<port name="CLK" is_clock="1"/>
				<port name="RSTB" clock="CLK"/>
				<port name="A0" clock="CLK"/>
				<port name="B0" clock="CLK"/>
				<port name="A1" clock="CLK"/>
				<port name="B1" clock="CLK"/>
			</input_ports>
			<output_ports>
				<port name="Y" clock="CLK"/>
			</output_ports>
		</model>
		<model name="mac12x10_rego">
			<input_ports>
				<port name="CLK" is_clock="1"/>
				<port name="RSTB" clock="CLK"/>
				<port name="A0" clock="CLK"/>
				<port name="B0" clock="CLK"/>
				<port name="A1" clock="CLK"/>
				<port name="B1" clock="CLK"/>
			</input_ports>
			<output_ports>
				<port name="Y" clock="CLK"/>
			</output_ports>
		</model>
		<model name="mac12x10_regio">
			<input_ports>
				<port name="CLK" is_clock="1"/>
				<port name="RSTB" clock="CLK"/>
				<port name="A0" clock="CLK"/>
				<port name="B0" clock="CLK"/>
				<port name="A1" clock="CLK"/>
				<port name="B1" clock="CLK"/>
			</input_ports>
			<output_ports>
				<port name="Y" clock="CLK"/>
			</output_ports>
		</model>
		<model name="mult12x10">
			<input_ports>
				<port name="A" combinational_sink_ports="Y"/>
				<port name="B" combinational_sink_ports="Y"/>
			</input_ports>
			<output_ports>
				<port name="Y"/>
			</output_ports>
		</model>
		<model name="mult12x10_regi">
			<input_ports>
				<port name="CLK" is_clock="1"/>
				<port name="RSTB" clock="CLK"/>
				<port name="A" clock="CLK"/>
				<port name="B" clock="CLK"/>
			</input_ports>
			<output_ports>
				<port name="Y" clock="CLK"/>
			</output_ports>
		</model>
		<model name="mult12x10_rego">
			<input_ports>
				<port name="CLK" is_clock="1"/>
				<port name="RSTB" clock="CLK"/>
				<port name="A" clock="CLK"/>
				<port name="B" clock="CLK"/>
			</input_ports>
			<output_ports>
				<port name="Y" clock="CLK"/>
			</output_ports>
		</model>
		<model name="mult12x10_regio">
			<input_ports>
				<port name="CLK" is_clock="1"/>
				<port name="RSTB" clock="CLK"/>
				<port name="A" clock="CLK"/>
				<port name="B" clock="CLK"/>
			</input_ports>
			<output_ports>
				<port name="Y" clock="CLK"/>
			</output_ports>
		</model>
		<model name="half_mult12x10">
			<input_ports>
				<port name="A" combinational_sink_ports="Y"/>
				<port name="B" combinational_sink_ports="Y"/>
			</input_ports>
			<output_ports>
				<port name="Y"/>
			</output_ports>
		</model>
		<model name="mult24x20">
			<input_ports>
				<port name="A" combinational_sink_ports="Y"/>
				<port name="B" combinational_sink_ports="Y"/>
			</input_ports>
			<output_ports>
				<port name="Y"/>
			</output_ports>
		</model>
		<model name="mult24x20_regi">
			<input_ports>
				<port name="CLK" is_clock="1"/>
				<port name="RSTB" clock="CLK"/>
				<port name="A" clock="CLK"/>
				<port name="B" clock="CLK"/>
			</input_ports>
			<output_ports>
				<port name="Y" clock="CLK"/>
			</output_ports>
		</model>
		<model name="mult24x20_rego">
			<input_ports>
				<port name="CLK" is_clock="1"/>
				<port name="RSTB" clock="CLK"/>
				<port name="A" clock="CLK"/>
				<port name="B" clock="CLK"/>
			</input_ports>
			<output_ports>
				<port name="Y" clock="CLK"/>
			</output_ports>
		</model>
		<model name="mult24x20_regio">
			<input_ports>
				<port name="CLK" is_clock="1"/>
				<port name="RSTB" clock="CLK"/>
				<port name="A" clock="CLK"/>
				<port name="B" clock="CLK"/>
			</input_ports>
			<output_ports>
				<port name="Y" clock="CLK"/>
			</output_ports>
		</model>
		<model name="dpram256x36_phy">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
				<port name="mem_index"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram256x36">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram256x36_wclkn">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram256x36_rclkn">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram256x36_rwclkn">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram512x18">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram512x18_wclkn">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram512x18_rclkn">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram512x18_rwclkn">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram1024x9">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram1024x9_wclkn">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram1024x9_rclkn">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram1024x9_rwclkn">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram2048x4">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram2048x4_wclkn">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram2048x4_rclkn">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
		<model name="dpram2048x4_rwclkn">
			<input_ports>
				<port name="ren_ni" clock="rclk_i"/>
				<port name="wen_ni" clock="wclk_i"/>
				<port name="raddr_i" clock="rclk_i"/>
				<port name="waddr_i" clock="wclk_i"/>
				<port name="bwen_ni" clock="wclk_i"/>
				<port name="data_i" clock="wclk_i"/>
				<port name="rclk_i" is_clock="1"/>
				<port name="wclk_i" is_clock="1"/>
			</input_ports>
			<output_ports>
				<port name="q_o" clock="rclk_i"/>
			</output_ports>
		</model>
	</models>
	<tiles>
		<tile name="io_leftL" area="0">
			<sub_tile name="io_left_pi" capacity="7">
				<equivalent_sites>
					<site pb_type="io_pi"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<output name="a2f_o" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="top"/>
					<loc side="right">io_left_pi[6:0].a2f_o io_left_pi.lclk io_left_pi.lreset io_left_pi.clk io_left_pi.reset io_left_pi.sc_in io_left_pi.sc_out</loc>
					<loc side="bottom"/>
					<loc side="left"/>
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_left_po" capacity="14">
				<equivalent_sites>
					<site pb_type="io_po"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<input name="f2a_i" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="top"/>
					<loc side="right">io_left_po[13:0].f2a_i io_left_po.lclk io_left_po.lreset io_left_po.clk io_left_po.reset io_left_po.sc_in io_left_po.sc_out</loc>
					<loc side="bottom"/>
					<loc side="left"/>
				</pinlocations>
			</sub_tile>
		</tile>
		<tile name="io_rightL" area="0">
			<sub_tile name="io_right_pi" capacity="6">
				<equivalent_sites>
					<site pb_type="io_pi"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<output name="a2f_o" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="top"/>
					<loc side="right"/>
					<loc side="bottom"/>
					<loc side="left">io_right_pi[5:0].a2f_o io_right_pi.lclk io_right_pi.lreset io_right_pi.clk io_right_pi.reset io_right_pi.sc_in io_right_pi.sc_out</loc>
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_right_po" capacity="6">
				<equivalent_sites>
					<site pb_type="io_po"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<input name="f2a_i" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="top"/>
					<loc side="right"/>
					<loc side="bottom"/>
					<loc side="left">io_right_po[5:0].f2a_i io_right_po.lclk io_right_po.lreset io_right_po.clk io_right_po.reset io_right_po.sc_in io_right_po.sc_out</loc>
				</pinlocations>
			</sub_tile>
		</tile>
		<tile name="io_topL" area="0">
			<sub_tile name="io_top_pi" capacity="24">
				<equivalent_sites>
					<site pb_type="io_pi"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<output name="a2f_o" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="right"/>
					<loc side="top"/>
					<loc side="bottom">io_top_pi[23:0].a2f_o io_top_pi.lclk io_top_pi.lreset io_top_pi.clk io_top_pi.reset io_top_pi.sc_in io_top_pi.sc_out</loc>
					<loc side="left"/>
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_top_po" capacity="7">
				<equivalent_sites>
					<site pb_type="io_po"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<input name="f2a_i" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="right"/>
					<loc side="top"/>
					<loc side="bottom">io_top_po[6:0].f2a_i io_top_po.lclk io_top_po.lreset io_top_po.clk io_top_po.reset io_top_po.sc_in io_top_po.sc_out</loc>
					<loc side="left"/>
				</pinlocations>
			</sub_tile>
		</tile>
		<tile name="io_bottomL" area="0">
			<sub_tile name="io_bottom_pi" capacity="4">
				<equivalent_sites>
					<site pb_type="io_pi"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<output name="a2f_o" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="top">io_bottom_pi[3:0].a2f_o io_bottom_pi.lclk io_bottom_pi.lreset io_bottom_pi.clk io_bottom_pi.reset io_bottom_pi.sc_in io_bottom_pi.sc_out</loc>
					<loc side="right"/>
					<loc side="bottom"/>
					<loc side="left"/>
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_bottom_po" capacity="8">
				<equivalent_sites>
					<site pb_type="io_po"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<input name="f2a_i" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="top">io_bottom_po[7:0].f2a_i io_bottom_po.lclk io_bottom_po.lreset io_bottom_po.clk io_bottom_po.reset io_bottom_po.sc_in io_bottom_po.sc_out</loc>
					<loc side="right"/>
					<loc side="bottom"/>
					<loc side="left"/>
				</pinlocations>
			</sub_tile>
		</tile>
		<tile name="clb" area="53894">
			<sub_tile name="clb">
				<equivalent_sites>
					<site pb_type="clb"/>
				</equivalent_sites>
				<input name="I0" num_pins="5" equivalent="full"/>
				<input name="I1" num_pins="5" equivalent="full"/>
				<input name="I2" num_pins="5" equivalent="full"/>
				<input name="I3" num_pins="5" equivalent="full"/>
				<input name="I4" num_pins="5" equivalent="full"/>
				<input name="I5" num_pins="5" equivalent="full"/>
				<input name="I6" num_pins="5" equivalent="full"/>
				<input name="I7" num_pins="5" equivalent="full"/>
				<input name="I8" num_pins="5" equivalent="full"/>
				<input name="I9" num_pins="5" equivalent="full"/>
				<input name="I10" num_pins="5" equivalent="full"/>
				<input name="I11" num_pins="5" equivalent="full"/>
				<input name="cin" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<output name="O" num_pins="24" equivalent="none"/>
				<output name="cout" num_pins="1"/>
				<clock name="clk" num_pins="8"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="cin" fc_type="frac" fc_val="0"/>
					<fc_override port_name="cout" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="left">clb.clk clb.reset</loc>
					<loc side="top">clb.cin</loc>
					<loc side="right">clb.I0[4:0] clb.I1[4:0] clb.I2[4:0] clb.I3[4:0] clb.I4[4:0] clb.I5[4:0] clb.O[11:0]</loc>
					<loc side="bottom">clb.I6[4:0] clb.I7[4:0] clb.I8[4:0] clb.I9[4:0] clb.I10[4:0] clb.I11[4:0] clb.O[23:12] clb.cout</loc>
				</pinlocations>
			</sub_tile>
		</tile>
		<tile name="io_top_dspL" area="0">
			<sub_tile name="io_top_dsp_pi" capacity="24">
				<equivalent_sites>
					<site pb_type="io_pi"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<output name="a2f_o" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="top"/>
					<loc side="right"/>
					<loc side="left"/>
					<loc side="bottom">io_top_dsp_pi[23:0].a2f_o io_top_dsp_pi.clk io_top_dsp_pi.reset io_top_dsp_pi.lclk io_top_dsp_pi.lreset io_top_dsp_pi.sc_in io_top_dsp_pi.sc_out</loc>
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_top_dsp_po" capacity="7">
				<equivalent_sites>
					<site pb_type="io_po"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<input name="f2a_i" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="top"/>
					<loc side="right"/>
					<loc side="left"/>
					<loc side="bottom">io_top_dsp_po[6:0].f2a_i io_top_dsp_po.clk io_top_dsp_po.reset io_top_dsp_po.lclk io_top_dsp_po.lreset io_top_dsp_po.sc_in io_top_dsp_po.sc_out</loc>
				</pinlocations>
			</sub_tile>
		</tile>
		<tile name="io_top_ramL" area="0">
			<sub_tile name="io_top_ram_pi" capacity="24">
				<equivalent_sites>
					<site pb_type="io_pi"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<output name="a2f_o" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="top"/>
					<loc side="right"/>
					<loc side="left"/>
					<loc side="bottom">io_top_ram_pi[23:0].a2f_o io_top_ram_pi.clk io_top_ram_pi.reset io_top_ram_pi.lclk io_top_ram_pi.lreset io_top_ram_pi.sc_in io_top_ram_pi.sc_out</loc>
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_top_ram_po" capacity="7">
				<equivalent_sites>
					<site pb_type="io_po"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<input name="f2a_i" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="top"/>
					<loc side="right"/>
					<loc side="left"/>
					<loc side="bottom">io_top_ram_po[6:0].f2a_i io_top_ram_po.clk io_top_ram_po.reset io_top_ram_po.lclk io_top_ram_po.lreset io_top_ram_po.sc_in io_top_ram_po.sc_out</loc>
				</pinlocations>
			</sub_tile>
		</tile>
		<tile name="io_bottom_dspL" area="0">
			<sub_tile name="io_bottom_dsp_pi" capacity="4">
				<equivalent_sites>
					<site pb_type="io_pi"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<output name="a2f_o" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="top">io_bottom_dsp_pi[3:0].a2f_o io_bottom_dsp_pi.clk io_bottom_dsp_pi.reset io_bottom_dsp_pi.lclk io_bottom_dsp_pi.lreset io_bottom_dsp_pi.sc_in io_bottom_dsp_pi.sc_out</loc>
					<loc side="right"/>
					<loc side="left"/>
					<loc side="bottom"/>
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_bottom_dsp_po" capacity="8">
				<equivalent_sites>
					<site pb_type="io_po"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<input name="f2a_i" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="top">io_bottom_dsp_po[7:0].f2a_i io_bottom_dsp_po.clk io_bottom_dsp_po.reset io_bottom_dsp_po.lclk io_bottom_dsp_po.lreset io_bottom_dsp_po.sc_in io_bottom_dsp_po.sc_out</loc>
					<loc side="right"/>
					<loc side="left"/>
					<loc side="bottom"/>
				</pinlocations>
			</sub_tile>
		</tile>
		<tile name="io_bottom_ramL" area="0">
			<sub_tile name="io_bottom_ram_pi" capacity="4">
				<equivalent_sites>
					<site pb_type="io_pi"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<output name="a2f_o" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="top">io_bottom_ram_pi[3:0].a2f_o io_bottom_ram_pi.clk io_bottom_ram_pi.reset io_bottom_ram_pi.lclk io_bottom_ram_pi.lreset io_bottom_ram_pi.sc_in io_bottom_ram_pi.sc_out</loc>
					<loc side="right"/>
					<loc side="left"/>
					<loc side="bottom"/>
				</pinlocations>
			</sub_tile>
			<sub_tile name="io_bottom_ram_po" capacity="8">
				<equivalent_sites>
					<site pb_type="io_po"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<input name="f2a_i" num_pins="1"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
				<output name="sc_out" num_pins="1"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_in" fc_type="frac" fc_val="0"/>
					<fc_override port_name="sc_out" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="top">io_bottom_ram_po[7:0].f2a_i io_bottom_ram_po.clk io_bottom_ram_po.reset io_bottom_ram_po.lclk io_bottom_ram_po.lreset io_bottom_ram_po.sc_in io_bottom_ram_po.sc_out</loc>
					<loc side="right"/>
					<loc side="left"/>
					<loc side="bottom"/>
				</pinlocations>
			</sub_tile>
		</tile>
		<tile name="dsp" height="2" width="1" area="396000">
			<sub_tile name="dsp">
				<equivalent_sites>
					<site pb_type="dsp" pin_mapping="direct"/>
				</equivalent_sites>
				<clock name="clk" num_pins="8"/>
				<input name="reset" num_pins="1" is_non_clock_global="true"/>
				<input name="a" num_pins="48"/>
				<input name="b" num_pins="40"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<output name="q_o" num_pins="44"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="reset" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="left">dsp.clk dsp.reset</loc>
					<loc side="top" yoffset="1">dsp.a[0:11] dsp.b[0:9] dsp.q_o[0:11] dsp.lclk dsp.lreset</loc>
					<loc side="right" xoffset="0" yoffset="1">dsp.a[24:35] dsp.b[20:29] dsp.q_o[12:23]</loc>
					<loc side="right" xoffset="0" yoffset="0">dsp.a[36:47] dsp.b[30:39] dsp.q_o[24:35]</loc>
					<loc side="top" yoffset="0">dsp.a[12:23] dsp.b[10:19] dsp.q_o[36:43]</loc>
					<loc side="bottom"/>
				</pinlocations>
			</sub_tile>
		</tile>
		<tile name="ram9k" height="2" width="1" area="548000">
			<sub_tile name="ram9k">
				<equivalent_sites>
					<site pb_type="ram9k" pin_mapping="direct"/>
				</equivalent_sites>
				<input name="raddr_i" num_pins="11"/>
				<input name="waddr_i" num_pins="11"/>
				<input name="data_i" num_pins="36"/>
				<input name="bwen_ni" num_pins="36"/>
				<input name="wen_ni" num_pins="1"/>
				<input name="ren_ni" num_pins="1"/>
				<input name="lclk" num_pins="1"/>
				<input name="lreset" num_pins="1"/>
				<input name="mem_index" num_pins="8" is_non_clock_global="true"/>
				<output name="q_o" num_pins="36"/>
				<clock name="clk" num_pins="8"/>
				<fc in_type="frac" in_val="0.15" out_type="frac" out_val="0.10">
					<fc_override port_name="clk" fc_type="frac" fc_val="0"/>
					<fc_override port_name="mem_index" fc_type="frac" fc_val="0"/>
				</fc>
				<pinlocations pattern="custom">
					<loc side="left">ram9k.clk ram9k.mem_index</loc>
					<loc side="top" yoffset="1">ram9k.raddr_i[0:2] ram9k.waddr_i[0:2] ram9k.data_i[0:8] ram9k.bwen_ni[0:8] ram9k.q_o[0:11] ram9k.lclk ram9k.lreset</loc>
					<loc side="right" xoffset="0" yoffset="1">ram9k.raddr_i[3:5] ram9k.waddr_i[3:5] ram9k.data_i[18:26] ram9k.bwen_ni[18:26] ram9k.q_o[12:23]</loc>
					<loc side="right" xoffset="0" yoffset="0">ram9k.raddr_i[6:8] ram9k.waddr_i[6:8] ram9k.data_i[27:35] ram9k.bwen_ni[27:35] ram9k.q_o[24:35]</loc>
					<loc side="top" yoffset="0">ram9k.wen_ni ram9k.ren_ni ram9k.raddr_i[9:10] ram9k.waddr_i[9:10] ram9k.data_i[9:17] ram9k.bwen_ni[9:17]</loc>
					<loc side="bottom" xoffset="0"/>
				</pinlocations>
			</sub_tile>
		</tile>
	</tiles>
	<layout tileable="true" through_channel="true" shrink_boundary="true" opin2all_sides="true" concat_wire="true" concat_pass_wire="false">
		<auto_layout aspect_ratio="1.0">
			<row type="io_topL" starty="H-1" priority="100"/>
			<row type="io_bottomL" starty="0" priority="100"/>
			<col type="io_rightL" startx="W-1" priority="100"/>
			<col type="io_leftL" startx="0" priority="100"/>
			<corners type="EMPTY" priority="101"/>
			<fill type="clb" priority="10"/>
		</auto_layout>
		<fixed_layout name="dp" width="10" height="6">
			<row type="io_topL" starty="H-1" priority="100"/>
			<row type="io_bottomL" starty="0" priority="100"/>
			<col type="io_rightL" startx="W-1" priority="100"/>
			<col type="io_leftL" startx="0" priority="100"/>
			<corners type="EMPTY" priority="101"/>
			<fill type="clb" priority="10"/>
			<region type="dsp" startx="3" endx="3" starty="1" endy="H-2" priority="30"/>
			<single type="io_top_dspL" x="3" y="H-1" priority="101"/>
			<single type="io_bottom_dspL" x="3" y="0" priority="101"/>
			<region type="ram9k" startx="6" endx="6" starty="1" endy="H-2" priority="20"/>
			<single type="io_top_ramL" x="6" y="H-1" priority="101"/>
			<single type="io_bottom_ramL" x="6" y="0" priority="101"/>
		</fixed_layout>
		<fixed_layout name="ultimate" width="50" height="50">
			<row type="io_topL" starty="H-1" priority="100"/>
			<row type="io_bottomL" starty="0" priority="100"/>
			<col type="io_rightL" startx="W-1" priority="100"/>
			<col type="io_leftL" startx="0" priority="100"/>
			<corners type="EMPTY" priority="101"/>
			<fill type="clb" priority="10"/>
			<region type="dsp" startx="5" endx="5" starty="1" endy="H-2" priority="30"/>
			<region type="dsp" startx="11" endx="11" starty="1" endy="H-2" priority="30"/>
			<region type="dsp" startx="17" endx="17" starty="1" endy="H-2" priority="30"/>
			<region type="dsp" startx="29" endx="29" starty="1" endy="H-2" priority="30"/>
			<region type="dsp" startx="35" endx="35" starty="1" endy="H-2" priority="30"/>
			<region type="dsp" startx="41" endx="41" starty="1" endy="H-2" priority="30"/>
			<single type="io_top_dspL" x="5" y="H-1" priority="101"/>
			<single type="io_bottom_dspL" x="5" y="0" priority="101"/>
			<single type="io_top_dspL" x="11" y="H-1" priority="101"/>
			<single type="io_bottom_dspL" x="11" y="0" priority="101"/>
			<single type="io_top_dspL" x="17" y="H-1" priority="101"/>
			<single type="io_bottom_dspL" x="17" y="0" priority="101"/>
			<single type="io_top_dspL" x="29" y="H-1" priority="101"/>
			<single type="io_bottom_dspL" x="29" y="0" priority="101"/>
			<single type="io_top_dspL" x="35" y="H-1" priority="101"/>
			<single type="io_bottom_dspL" x="35" y="0" priority="101"/>
			<single type="io_top_dspL" x="41" y="H-1" priority="101"/>
			<single type="io_bottom_dspL" x="41" y="0" priority="101"/>
			<region type="ram9k" startx="8" endx="8" starty="1" endy="H-2" priority="20"/>
			<region type="ram9k" startx="14" endx="14" starty="1" endy="H-2" priority="20"/>
			<region type="ram9k" startx="20" endx="20" starty="1" endy="H-2" priority="20"/>
			<region type="ram9k" startx="32" endx="32" starty="1" endy="H-2" priority="20"/>
			<region type="ram9k" startx="38" endx="38" starty="1" endy="H-2" priority="20"/>
			<region type="ram9k" startx="44" endx="44" starty="1" endy="H-2" priority="20"/>
			<single type="io_top_ramL" x="8" y="H-1" priority="101"/>
			<single type="io_bottom_ramL" x="8" y="0" priority="101"/>
			<single type="io_top_ramL" x="14" y="H-1" priority="101"/>
			<single type="io_bottom_ramL" x="14" y="0" priority="101"/>
			<single type="io_top_ramL" x="20" y="H-1" priority="101"/>
			<single type="io_bottom_ramL" x="20" y="0" priority="101"/>
			<single type="io_top_ramL" x="32" y="H-1" priority="101"/>
			<single type="io_bottom_ramL" x="32" y="0" priority="101"/>
			<single type="io_top_ramL" x="38" y="H-1" priority="101"/>
			<single type="io_bottom_ramL" x="38" y="0" priority="101"/>
			<single type="io_top_ramL" x="44" y="H-1" priority="101"/>
			<single type="io_bottom_ramL" x="44" y="0" priority="101"/>
		</fixed_layout>
	</layout>
	<device>
		<sizing R_minW_nmos="8926" R_minW_pmos="16067"/>
		<area grid_logic_tile_area="0"/>
		<chan_width_distr>
			<x distr="uniform" peak="1.0"/>
			<y distr="uniform" peak="1.0"/>
		</chan_width_distr>
		<switch_block type="wilton" fs="3" sub_type="subset" sub_fs="3"/>
		<connection_block input_switch_name="ipin_cblock"/>
	</device>
	<switchlist>
		<switch type="mux" name="only_mux" R="0" Cin="0" Cout="0" Tdel="1.66505e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
		<switch type="mux" name="1" R="0" Cin="0" Cout="0" Tdel="3.3301e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
		<switch type="mux" name="2" R="0" Cin="0" Cout="0" Tdel="3.6772e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
		<switch type="mux" name="3" R="0" Cin="0" Cout="0" Tdel="3.9455e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
		<switch type="mux" name="4" R="0" Cin="0" Cout="0" Tdel="4.2361e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
		<switch type="mux" name="5" R="0" Cin="0" Cout="0" Tdel="4.5385e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
		<switch type="mux" name="6" R="0" Cin="0" Cout="0" Tdel="4.835e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
		<switch type="mux" name="7" R="0" Cin="0" Cout="0" Tdel="5.1315e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
		<switch type="mux" name="8" R="0" Cin="0" Cout="0" Tdel="5.428e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
		<switch type="mux" name="10" R="0" Cin="0" Cout="0" Tdel="6.021e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
		<switch type="mux" name="12" R="0" Cin="0" Cout="0" Tdel="6.614e-10" mux_trans_size="2.630740" buf_size="27.645901"/>
		<switch type="mux" name="ipin_cblock" R="0" Cout="0." Cin="0" Tdel="2.7957899999999997e-10" mux_trans_size="1.222260" buf_size="auto"/>
	</switchlist>
	<directlist>
		<direct name="clb_O0_to_I0_0" from_pin="clb.O[0:0]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O0_to_I1_0" from_pin="clb.O[0:0]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O0_to_I2_0" from_pin="clb.O[0:0]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O0_to_I3_0" from_pin="clb.O[0:0]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O0_to_I4_0" from_pin="clb.O[0:0]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O0_to_I5_0" from_pin="clb.O[0:0]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O0_to_I6_0" from_pin="clb.O[0:0]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O0_to_I7_0" from_pin="clb.O[0:0]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O0_to_I8_0" from_pin="clb.O[0:0]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O0_to_I9_0" from_pin="clb.O[0:0]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O0_to_I10_0" from_pin="clb.O[0:0]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O0_to_I11_0" from_pin="clb.O[0:0]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I0_0" from_pin="clb.O[1:1]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I0_1" from_pin="clb.O[1:1]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I1_0" from_pin="clb.O[1:1]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I1_1" from_pin="clb.O[1:1]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I2_0" from_pin="clb.O[1:1]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I2_1" from_pin="clb.O[1:1]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I3_0" from_pin="clb.O[1:1]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I3_1" from_pin="clb.O[1:1]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I4_0" from_pin="clb.O[1:1]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I4_1" from_pin="clb.O[1:1]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I5_0" from_pin="clb.O[1:1]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I5_1" from_pin="clb.O[1:1]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I6_0" from_pin="clb.O[1:1]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I6_1" from_pin="clb.O[1:1]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I7_0" from_pin="clb.O[1:1]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I7_1" from_pin="clb.O[1:1]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I8_0" from_pin="clb.O[1:1]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I8_1" from_pin="clb.O[1:1]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I9_0" from_pin="clb.O[1:1]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I9_1" from_pin="clb.O[1:1]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I10_0" from_pin="clb.O[1:1]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I10_1" from_pin="clb.O[1:1]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I11_0" from_pin="clb.O[1:1]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O1_to_I11_1" from_pin="clb.O[1:1]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I0_0" from_pin="clb.O[2:2]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I0_1" from_pin="clb.O[2:2]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I0_2" from_pin="clb.O[2:2]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I1_0" from_pin="clb.O[2:2]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I1_1" from_pin="clb.O[2:2]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I1_2" from_pin="clb.O[2:2]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I2_0" from_pin="clb.O[2:2]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I2_1" from_pin="clb.O[2:2]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I2_2" from_pin="clb.O[2:2]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I3_0" from_pin="clb.O[2:2]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I3_1" from_pin="clb.O[2:2]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I3_2" from_pin="clb.O[2:2]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I4_0" from_pin="clb.O[2:2]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I4_1" from_pin="clb.O[2:2]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I4_2" from_pin="clb.O[2:2]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I5_0" from_pin="clb.O[2:2]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I5_1" from_pin="clb.O[2:2]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I5_2" from_pin="clb.O[2:2]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I6_0" from_pin="clb.O[2:2]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I6_1" from_pin="clb.O[2:2]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I6_2" from_pin="clb.O[2:2]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I7_0" from_pin="clb.O[2:2]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I7_1" from_pin="clb.O[2:2]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I7_2" from_pin="clb.O[2:2]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I8_0" from_pin="clb.O[2:2]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I8_1" from_pin="clb.O[2:2]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I8_2" from_pin="clb.O[2:2]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I9_0" from_pin="clb.O[2:2]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I9_1" from_pin="clb.O[2:2]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I9_2" from_pin="clb.O[2:2]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I10_0" from_pin="clb.O[2:2]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I10_1" from_pin="clb.O[2:2]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I10_2" from_pin="clb.O[2:2]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I11_0" from_pin="clb.O[2:2]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I11_1" from_pin="clb.O[2:2]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O2_to_I11_2" from_pin="clb.O[2:2]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I0_0" from_pin="clb.O[3:3]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I0_1" from_pin="clb.O[3:3]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I0_2" from_pin="clb.O[3:3]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I0_3" from_pin="clb.O[3:3]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I1_0" from_pin="clb.O[3:3]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I1_1" from_pin="clb.O[3:3]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I1_2" from_pin="clb.O[3:3]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I1_3" from_pin="clb.O[3:3]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I2_0" from_pin="clb.O[3:3]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I2_1" from_pin="clb.O[3:3]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I2_2" from_pin="clb.O[3:3]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I2_3" from_pin="clb.O[3:3]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I3_0" from_pin="clb.O[3:3]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I3_1" from_pin="clb.O[3:3]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I3_2" from_pin="clb.O[3:3]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I3_3" from_pin="clb.O[3:3]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I4_0" from_pin="clb.O[3:3]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I4_1" from_pin="clb.O[3:3]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I4_2" from_pin="clb.O[3:3]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I4_3" from_pin="clb.O[3:3]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I5_0" from_pin="clb.O[3:3]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I5_1" from_pin="clb.O[3:3]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I5_2" from_pin="clb.O[3:3]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I5_3" from_pin="clb.O[3:3]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I6_0" from_pin="clb.O[3:3]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I6_1" from_pin="clb.O[3:3]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I6_2" from_pin="clb.O[3:3]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I6_3" from_pin="clb.O[3:3]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I7_0" from_pin="clb.O[3:3]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I7_1" from_pin="clb.O[3:3]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I7_2" from_pin="clb.O[3:3]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I7_3" from_pin="clb.O[3:3]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I8_0" from_pin="clb.O[3:3]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I8_1" from_pin="clb.O[3:3]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I8_2" from_pin="clb.O[3:3]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I8_3" from_pin="clb.O[3:3]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I9_0" from_pin="clb.O[3:3]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I9_1" from_pin="clb.O[3:3]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I9_2" from_pin="clb.O[3:3]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I9_3" from_pin="clb.O[3:3]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I10_0" from_pin="clb.O[3:3]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I10_1" from_pin="clb.O[3:3]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I10_2" from_pin="clb.O[3:3]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I10_3" from_pin="clb.O[3:3]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I11_0" from_pin="clb.O[3:3]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I11_1" from_pin="clb.O[3:3]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I11_2" from_pin="clb.O[3:3]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O3_to_I11_3" from_pin="clb.O[3:3]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I0_0" from_pin="clb.O[4:4]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I0_1" from_pin="clb.O[4:4]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I0_2" from_pin="clb.O[4:4]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I0_3" from_pin="clb.O[4:4]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I0_4" from_pin="clb.O[4:4]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I1_0" from_pin="clb.O[4:4]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I1_1" from_pin="clb.O[4:4]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I1_2" from_pin="clb.O[4:4]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I1_3" from_pin="clb.O[4:4]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I1_4" from_pin="clb.O[4:4]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I2_0" from_pin="clb.O[4:4]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I2_1" from_pin="clb.O[4:4]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I2_2" from_pin="clb.O[4:4]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I2_3" from_pin="clb.O[4:4]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I2_4" from_pin="clb.O[4:4]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I3_0" from_pin="clb.O[4:4]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I3_1" from_pin="clb.O[4:4]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I3_2" from_pin="clb.O[4:4]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I3_3" from_pin="clb.O[4:4]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I3_4" from_pin="clb.O[4:4]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I4_0" from_pin="clb.O[4:4]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I4_1" from_pin="clb.O[4:4]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I4_2" from_pin="clb.O[4:4]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I4_3" from_pin="clb.O[4:4]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I4_4" from_pin="clb.O[4:4]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I5_0" from_pin="clb.O[4:4]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I5_1" from_pin="clb.O[4:4]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I5_2" from_pin="clb.O[4:4]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I5_3" from_pin="clb.O[4:4]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I5_4" from_pin="clb.O[4:4]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I6_0" from_pin="clb.O[4:4]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I6_1" from_pin="clb.O[4:4]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I6_2" from_pin="clb.O[4:4]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I6_3" from_pin="clb.O[4:4]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I6_4" from_pin="clb.O[4:4]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I7_0" from_pin="clb.O[4:4]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I7_1" from_pin="clb.O[4:4]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I7_2" from_pin="clb.O[4:4]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I7_3" from_pin="clb.O[4:4]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I7_4" from_pin="clb.O[4:4]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I8_0" from_pin="clb.O[4:4]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I8_1" from_pin="clb.O[4:4]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I8_2" from_pin="clb.O[4:4]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I8_3" from_pin="clb.O[4:4]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I8_4" from_pin="clb.O[4:4]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I9_0" from_pin="clb.O[4:4]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I9_1" from_pin="clb.O[4:4]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I9_2" from_pin="clb.O[4:4]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I9_3" from_pin="clb.O[4:4]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I9_4" from_pin="clb.O[4:4]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I10_0" from_pin="clb.O[4:4]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I10_1" from_pin="clb.O[4:4]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I10_2" from_pin="clb.O[4:4]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I10_3" from_pin="clb.O[4:4]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I10_4" from_pin="clb.O[4:4]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I11_0" from_pin="clb.O[4:4]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I11_1" from_pin="clb.O[4:4]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I11_2" from_pin="clb.O[4:4]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I11_3" from_pin="clb.O[4:4]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O4_to_I11_4" from_pin="clb.O[4:4]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I0_0" from_pin="clb.O[5:5]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I0_1" from_pin="clb.O[5:5]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I0_2" from_pin="clb.O[5:5]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I0_3" from_pin="clb.O[5:5]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I0_4" from_pin="clb.O[5:5]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I1_0" from_pin="clb.O[5:5]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I1_1" from_pin="clb.O[5:5]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I1_2" from_pin="clb.O[5:5]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I1_3" from_pin="clb.O[5:5]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I1_4" from_pin="clb.O[5:5]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I2_0" from_pin="clb.O[5:5]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I2_1" from_pin="clb.O[5:5]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I2_2" from_pin="clb.O[5:5]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I2_3" from_pin="clb.O[5:5]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I2_4" from_pin="clb.O[5:5]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I3_0" from_pin="clb.O[5:5]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I3_1" from_pin="clb.O[5:5]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I3_2" from_pin="clb.O[5:5]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I3_3" from_pin="clb.O[5:5]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I3_4" from_pin="clb.O[5:5]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I4_0" from_pin="clb.O[5:5]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I4_1" from_pin="clb.O[5:5]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I4_2" from_pin="clb.O[5:5]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I4_3" from_pin="clb.O[5:5]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I4_4" from_pin="clb.O[5:5]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I5_0" from_pin="clb.O[5:5]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I5_1" from_pin="clb.O[5:5]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I5_2" from_pin="clb.O[5:5]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I5_3" from_pin="clb.O[5:5]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I5_4" from_pin="clb.O[5:5]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I6_0" from_pin="clb.O[5:5]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I6_1" from_pin="clb.O[5:5]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I6_2" from_pin="clb.O[5:5]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I6_3" from_pin="clb.O[5:5]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I6_4" from_pin="clb.O[5:5]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I7_0" from_pin="clb.O[5:5]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I7_1" from_pin="clb.O[5:5]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I7_2" from_pin="clb.O[5:5]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I7_3" from_pin="clb.O[5:5]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I7_4" from_pin="clb.O[5:5]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I8_0" from_pin="clb.O[5:5]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I8_1" from_pin="clb.O[5:5]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I8_2" from_pin="clb.O[5:5]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I8_3" from_pin="clb.O[5:5]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I8_4" from_pin="clb.O[5:5]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I9_0" from_pin="clb.O[5:5]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I9_1" from_pin="clb.O[5:5]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I9_2" from_pin="clb.O[5:5]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I9_3" from_pin="clb.O[5:5]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I9_4" from_pin="clb.O[5:5]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I10_0" from_pin="clb.O[5:5]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I10_1" from_pin="clb.O[5:5]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I10_2" from_pin="clb.O[5:5]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I10_3" from_pin="clb.O[5:5]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I10_4" from_pin="clb.O[5:5]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I11_0" from_pin="clb.O[5:5]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I11_1" from_pin="clb.O[5:5]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I11_2" from_pin="clb.O[5:5]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I11_3" from_pin="clb.O[5:5]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O5_to_I11_4" from_pin="clb.O[5:5]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I0_0" from_pin="clb.O[6:6]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I0_1" from_pin="clb.O[6:6]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I0_2" from_pin="clb.O[6:6]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I0_3" from_pin="clb.O[6:6]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I0_4" from_pin="clb.O[6:6]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I1_0" from_pin="clb.O[6:6]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I1_1" from_pin="clb.O[6:6]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I1_2" from_pin="clb.O[6:6]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I1_3" from_pin="clb.O[6:6]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I1_4" from_pin="clb.O[6:6]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I2_0" from_pin="clb.O[6:6]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I2_1" from_pin="clb.O[6:6]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I2_2" from_pin="clb.O[6:6]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I2_3" from_pin="clb.O[6:6]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I2_4" from_pin="clb.O[6:6]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I3_0" from_pin="clb.O[6:6]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I3_1" from_pin="clb.O[6:6]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I3_2" from_pin="clb.O[6:6]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I3_3" from_pin="clb.O[6:6]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I3_4" from_pin="clb.O[6:6]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I4_0" from_pin="clb.O[6:6]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I4_1" from_pin="clb.O[6:6]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I4_2" from_pin="clb.O[6:6]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I4_3" from_pin="clb.O[6:6]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I4_4" from_pin="clb.O[6:6]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I5_0" from_pin="clb.O[6:6]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I5_1" from_pin="clb.O[6:6]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I5_2" from_pin="clb.O[6:6]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I5_3" from_pin="clb.O[6:6]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I5_4" from_pin="clb.O[6:6]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I6_0" from_pin="clb.O[6:6]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I6_1" from_pin="clb.O[6:6]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I6_2" from_pin="clb.O[6:6]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I6_3" from_pin="clb.O[6:6]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I6_4" from_pin="clb.O[6:6]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I7_0" from_pin="clb.O[6:6]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I7_1" from_pin="clb.O[6:6]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I7_2" from_pin="clb.O[6:6]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I7_3" from_pin="clb.O[6:6]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I7_4" from_pin="clb.O[6:6]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I8_0" from_pin="clb.O[6:6]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I8_1" from_pin="clb.O[6:6]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I8_2" from_pin="clb.O[6:6]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I8_3" from_pin="clb.O[6:6]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I8_4" from_pin="clb.O[6:6]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I9_0" from_pin="clb.O[6:6]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I9_1" from_pin="clb.O[6:6]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I9_2" from_pin="clb.O[6:6]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I9_3" from_pin="clb.O[6:6]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I9_4" from_pin="clb.O[6:6]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I10_0" from_pin="clb.O[6:6]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I10_1" from_pin="clb.O[6:6]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I10_2" from_pin="clb.O[6:6]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I10_3" from_pin="clb.O[6:6]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I10_4" from_pin="clb.O[6:6]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I11_0" from_pin="clb.O[6:6]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I11_1" from_pin="clb.O[6:6]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I11_2" from_pin="clb.O[6:6]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I11_3" from_pin="clb.O[6:6]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O6_to_I11_4" from_pin="clb.O[6:6]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I0_0" from_pin="clb.O[7:7]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I0_1" from_pin="clb.O[7:7]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I0_2" from_pin="clb.O[7:7]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I0_3" from_pin="clb.O[7:7]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I0_4" from_pin="clb.O[7:7]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I1_0" from_pin="clb.O[7:7]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I1_1" from_pin="clb.O[7:7]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I1_2" from_pin="clb.O[7:7]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I1_3" from_pin="clb.O[7:7]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I1_4" from_pin="clb.O[7:7]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I2_0" from_pin="clb.O[7:7]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I2_1" from_pin="clb.O[7:7]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I2_2" from_pin="clb.O[7:7]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I2_3" from_pin="clb.O[7:7]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I2_4" from_pin="clb.O[7:7]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I3_0" from_pin="clb.O[7:7]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I3_1" from_pin="clb.O[7:7]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I3_2" from_pin="clb.O[7:7]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I3_3" from_pin="clb.O[7:7]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I3_4" from_pin="clb.O[7:7]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I4_0" from_pin="clb.O[7:7]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I4_1" from_pin="clb.O[7:7]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I4_2" from_pin="clb.O[7:7]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I4_3" from_pin="clb.O[7:7]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I4_4" from_pin="clb.O[7:7]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I5_0" from_pin="clb.O[7:7]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I5_1" from_pin="clb.O[7:7]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I5_2" from_pin="clb.O[7:7]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I5_3" from_pin="clb.O[7:7]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I5_4" from_pin="clb.O[7:7]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I6_0" from_pin="clb.O[7:7]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I6_1" from_pin="clb.O[7:7]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I6_2" from_pin="clb.O[7:7]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I6_3" from_pin="clb.O[7:7]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I6_4" from_pin="clb.O[7:7]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I7_0" from_pin="clb.O[7:7]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I7_1" from_pin="clb.O[7:7]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I7_2" from_pin="clb.O[7:7]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I7_3" from_pin="clb.O[7:7]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I7_4" from_pin="clb.O[7:7]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I8_0" from_pin="clb.O[7:7]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I8_1" from_pin="clb.O[7:7]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I8_2" from_pin="clb.O[7:7]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I8_3" from_pin="clb.O[7:7]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I8_4" from_pin="clb.O[7:7]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I9_0" from_pin="clb.O[7:7]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I9_1" from_pin="clb.O[7:7]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I9_2" from_pin="clb.O[7:7]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I9_3" from_pin="clb.O[7:7]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I9_4" from_pin="clb.O[7:7]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I10_0" from_pin="clb.O[7:7]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I10_1" from_pin="clb.O[7:7]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I10_2" from_pin="clb.O[7:7]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I10_3" from_pin="clb.O[7:7]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I10_4" from_pin="clb.O[7:7]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I11_0" from_pin="clb.O[7:7]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I11_1" from_pin="clb.O[7:7]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I11_2" from_pin="clb.O[7:7]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I11_3" from_pin="clb.O[7:7]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O7_to_I11_4" from_pin="clb.O[7:7]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I0_0" from_pin="clb.O[8:8]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I0_1" from_pin="clb.O[8:8]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I0_2" from_pin="clb.O[8:8]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I0_3" from_pin="clb.O[8:8]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I0_4" from_pin="clb.O[8:8]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I1_0" from_pin="clb.O[8:8]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I1_1" from_pin="clb.O[8:8]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I1_2" from_pin="clb.O[8:8]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I1_3" from_pin="clb.O[8:8]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I1_4" from_pin="clb.O[8:8]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I2_0" from_pin="clb.O[8:8]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I2_1" from_pin="clb.O[8:8]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I2_2" from_pin="clb.O[8:8]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I2_3" from_pin="clb.O[8:8]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I2_4" from_pin="clb.O[8:8]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I3_0" from_pin="clb.O[8:8]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I3_1" from_pin="clb.O[8:8]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I3_2" from_pin="clb.O[8:8]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I3_3" from_pin="clb.O[8:8]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I3_4" from_pin="clb.O[8:8]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I4_0" from_pin="clb.O[8:8]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I4_1" from_pin="clb.O[8:8]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I4_2" from_pin="clb.O[8:8]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I4_3" from_pin="clb.O[8:8]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I4_4" from_pin="clb.O[8:8]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I5_0" from_pin="clb.O[8:8]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I5_1" from_pin="clb.O[8:8]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I5_2" from_pin="clb.O[8:8]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I5_3" from_pin="clb.O[8:8]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I5_4" from_pin="clb.O[8:8]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I6_0" from_pin="clb.O[8:8]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I6_1" from_pin="clb.O[8:8]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I6_2" from_pin="clb.O[8:8]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I6_3" from_pin="clb.O[8:8]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I6_4" from_pin="clb.O[8:8]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I7_0" from_pin="clb.O[8:8]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I7_1" from_pin="clb.O[8:8]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I7_2" from_pin="clb.O[8:8]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I7_3" from_pin="clb.O[8:8]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I7_4" from_pin="clb.O[8:8]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I8_0" from_pin="clb.O[8:8]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I8_1" from_pin="clb.O[8:8]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I8_2" from_pin="clb.O[8:8]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I8_3" from_pin="clb.O[8:8]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I8_4" from_pin="clb.O[8:8]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I9_0" from_pin="clb.O[8:8]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I9_1" from_pin="clb.O[8:8]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I9_2" from_pin="clb.O[8:8]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I9_3" from_pin="clb.O[8:8]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I9_4" from_pin="clb.O[8:8]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I10_0" from_pin="clb.O[8:8]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I10_1" from_pin="clb.O[8:8]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I10_2" from_pin="clb.O[8:8]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I10_3" from_pin="clb.O[8:8]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I10_4" from_pin="clb.O[8:8]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I11_0" from_pin="clb.O[8:8]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I11_1" from_pin="clb.O[8:8]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I11_2" from_pin="clb.O[8:8]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I11_3" from_pin="clb.O[8:8]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O8_to_I11_4" from_pin="clb.O[8:8]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I0_0" from_pin="clb.O[9:9]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I0_1" from_pin="clb.O[9:9]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I0_2" from_pin="clb.O[9:9]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I0_3" from_pin="clb.O[9:9]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I0_4" from_pin="clb.O[9:9]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I1_0" from_pin="clb.O[9:9]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I1_1" from_pin="clb.O[9:9]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I1_2" from_pin="clb.O[9:9]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I1_3" from_pin="clb.O[9:9]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I1_4" from_pin="clb.O[9:9]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I2_0" from_pin="clb.O[9:9]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I2_1" from_pin="clb.O[9:9]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I2_2" from_pin="clb.O[9:9]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I2_3" from_pin="clb.O[9:9]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I2_4" from_pin="clb.O[9:9]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I3_0" from_pin="clb.O[9:9]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I3_1" from_pin="clb.O[9:9]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I3_2" from_pin="clb.O[9:9]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I3_3" from_pin="clb.O[9:9]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I3_4" from_pin="clb.O[9:9]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I4_0" from_pin="clb.O[9:9]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I4_1" from_pin="clb.O[9:9]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I4_2" from_pin="clb.O[9:9]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I4_3" from_pin="clb.O[9:9]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I4_4" from_pin="clb.O[9:9]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I5_0" from_pin="clb.O[9:9]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I5_1" from_pin="clb.O[9:9]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I5_2" from_pin="clb.O[9:9]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I5_3" from_pin="clb.O[9:9]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I5_4" from_pin="clb.O[9:9]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I6_0" from_pin="clb.O[9:9]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I6_1" from_pin="clb.O[9:9]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I6_2" from_pin="clb.O[9:9]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I6_3" from_pin="clb.O[9:9]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I6_4" from_pin="clb.O[9:9]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I7_0" from_pin="clb.O[9:9]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I7_1" from_pin="clb.O[9:9]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I7_2" from_pin="clb.O[9:9]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I7_3" from_pin="clb.O[9:9]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I7_4" from_pin="clb.O[9:9]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I8_0" from_pin="clb.O[9:9]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I8_1" from_pin="clb.O[9:9]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I8_2" from_pin="clb.O[9:9]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I8_3" from_pin="clb.O[9:9]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I8_4" from_pin="clb.O[9:9]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I9_0" from_pin="clb.O[9:9]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I9_1" from_pin="clb.O[9:9]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I9_2" from_pin="clb.O[9:9]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I9_3" from_pin="clb.O[9:9]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I9_4" from_pin="clb.O[9:9]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I10_0" from_pin="clb.O[9:9]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I10_1" from_pin="clb.O[9:9]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I10_2" from_pin="clb.O[9:9]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I10_3" from_pin="clb.O[9:9]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I10_4" from_pin="clb.O[9:9]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I11_0" from_pin="clb.O[9:9]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I11_1" from_pin="clb.O[9:9]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I11_2" from_pin="clb.O[9:9]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I11_3" from_pin="clb.O[9:9]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O9_to_I11_4" from_pin="clb.O[9:9]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I0_0" from_pin="clb.O[10:10]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I0_1" from_pin="clb.O[10:10]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I0_2" from_pin="clb.O[10:10]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I0_3" from_pin="clb.O[10:10]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I0_4" from_pin="clb.O[10:10]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I1_0" from_pin="clb.O[10:10]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I1_1" from_pin="clb.O[10:10]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I1_2" from_pin="clb.O[10:10]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I1_3" from_pin="clb.O[10:10]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I1_4" from_pin="clb.O[10:10]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I2_0" from_pin="clb.O[10:10]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I2_1" from_pin="clb.O[10:10]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I2_2" from_pin="clb.O[10:10]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I2_3" from_pin="clb.O[10:10]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I2_4" from_pin="clb.O[10:10]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I3_0" from_pin="clb.O[10:10]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I3_1" from_pin="clb.O[10:10]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I3_2" from_pin="clb.O[10:10]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I3_3" from_pin="clb.O[10:10]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I3_4" from_pin="clb.O[10:10]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I4_0" from_pin="clb.O[10:10]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I4_1" from_pin="clb.O[10:10]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I4_2" from_pin="clb.O[10:10]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I4_3" from_pin="clb.O[10:10]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I4_4" from_pin="clb.O[10:10]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I5_0" from_pin="clb.O[10:10]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I5_1" from_pin="clb.O[10:10]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I5_2" from_pin="clb.O[10:10]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I5_3" from_pin="clb.O[10:10]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I5_4" from_pin="clb.O[10:10]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I6_0" from_pin="clb.O[10:10]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I6_1" from_pin="clb.O[10:10]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I6_2" from_pin="clb.O[10:10]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I6_3" from_pin="clb.O[10:10]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I6_4" from_pin="clb.O[10:10]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I7_0" from_pin="clb.O[10:10]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I7_1" from_pin="clb.O[10:10]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I7_2" from_pin="clb.O[10:10]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I7_3" from_pin="clb.O[10:10]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I7_4" from_pin="clb.O[10:10]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I8_0" from_pin="clb.O[10:10]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I8_1" from_pin="clb.O[10:10]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I8_2" from_pin="clb.O[10:10]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I8_3" from_pin="clb.O[10:10]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I8_4" from_pin="clb.O[10:10]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I9_0" from_pin="clb.O[10:10]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I9_1" from_pin="clb.O[10:10]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I9_2" from_pin="clb.O[10:10]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I9_3" from_pin="clb.O[10:10]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I9_4" from_pin="clb.O[10:10]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I10_0" from_pin="clb.O[10:10]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I10_1" from_pin="clb.O[10:10]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I10_2" from_pin="clb.O[10:10]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I10_3" from_pin="clb.O[10:10]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I10_4" from_pin="clb.O[10:10]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I11_0" from_pin="clb.O[10:10]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I11_1" from_pin="clb.O[10:10]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I11_2" from_pin="clb.O[10:10]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I11_3" from_pin="clb.O[10:10]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O10_to_I11_4" from_pin="clb.O[10:10]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I0_0" from_pin="clb.O[11:11]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I0_1" from_pin="clb.O[11:11]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I0_2" from_pin="clb.O[11:11]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I0_3" from_pin="clb.O[11:11]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I0_4" from_pin="clb.O[11:11]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I1_0" from_pin="clb.O[11:11]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I1_1" from_pin="clb.O[11:11]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I1_2" from_pin="clb.O[11:11]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I1_3" from_pin="clb.O[11:11]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I1_4" from_pin="clb.O[11:11]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I2_0" from_pin="clb.O[11:11]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I2_1" from_pin="clb.O[11:11]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I2_2" from_pin="clb.O[11:11]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I2_3" from_pin="clb.O[11:11]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I2_4" from_pin="clb.O[11:11]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I3_0" from_pin="clb.O[11:11]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I3_1" from_pin="clb.O[11:11]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I3_2" from_pin="clb.O[11:11]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I3_3" from_pin="clb.O[11:11]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I3_4" from_pin="clb.O[11:11]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I4_0" from_pin="clb.O[11:11]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I4_1" from_pin="clb.O[11:11]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I4_2" from_pin="clb.O[11:11]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I4_3" from_pin="clb.O[11:11]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I4_4" from_pin="clb.O[11:11]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I5_0" from_pin="clb.O[11:11]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I5_1" from_pin="clb.O[11:11]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I5_2" from_pin="clb.O[11:11]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I5_3" from_pin="clb.O[11:11]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I5_4" from_pin="clb.O[11:11]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I6_0" from_pin="clb.O[11:11]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I6_1" from_pin="clb.O[11:11]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I6_2" from_pin="clb.O[11:11]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I6_3" from_pin="clb.O[11:11]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I6_4" from_pin="clb.O[11:11]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I7_0" from_pin="clb.O[11:11]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I7_1" from_pin="clb.O[11:11]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I7_2" from_pin="clb.O[11:11]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I7_3" from_pin="clb.O[11:11]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I7_4" from_pin="clb.O[11:11]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I8_0" from_pin="clb.O[11:11]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I8_1" from_pin="clb.O[11:11]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I8_2" from_pin="clb.O[11:11]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I8_3" from_pin="clb.O[11:11]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I8_4" from_pin="clb.O[11:11]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I9_0" from_pin="clb.O[11:11]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I9_1" from_pin="clb.O[11:11]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I9_2" from_pin="clb.O[11:11]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I9_3" from_pin="clb.O[11:11]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I9_4" from_pin="clb.O[11:11]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I10_0" from_pin="clb.O[11:11]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I10_1" from_pin="clb.O[11:11]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I10_2" from_pin="clb.O[11:11]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I10_3" from_pin="clb.O[11:11]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I10_4" from_pin="clb.O[11:11]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I11_0" from_pin="clb.O[11:11]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I11_1" from_pin="clb.O[11:11]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I11_2" from_pin="clb.O[11:11]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I11_3" from_pin="clb.O[11:11]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O11_to_I11_4" from_pin="clb.O[11:11]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I0_0" from_pin="clb.O[12:12]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I0_1" from_pin="clb.O[12:12]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I0_2" from_pin="clb.O[12:12]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I0_3" from_pin="clb.O[12:12]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I0_4" from_pin="clb.O[12:12]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I1_0" from_pin="clb.O[12:12]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I1_1" from_pin="clb.O[12:12]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I1_2" from_pin="clb.O[12:12]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I1_3" from_pin="clb.O[12:12]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I1_4" from_pin="clb.O[12:12]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I2_0" from_pin="clb.O[12:12]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I2_1" from_pin="clb.O[12:12]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I2_2" from_pin="clb.O[12:12]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I2_3" from_pin="clb.O[12:12]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I2_4" from_pin="clb.O[12:12]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I3_0" from_pin="clb.O[12:12]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I3_1" from_pin="clb.O[12:12]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I3_2" from_pin="clb.O[12:12]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I3_3" from_pin="clb.O[12:12]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I3_4" from_pin="clb.O[12:12]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I4_0" from_pin="clb.O[12:12]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I4_1" from_pin="clb.O[12:12]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I4_2" from_pin="clb.O[12:12]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I4_3" from_pin="clb.O[12:12]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I4_4" from_pin="clb.O[12:12]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I5_0" from_pin="clb.O[12:12]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I5_1" from_pin="clb.O[12:12]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I5_2" from_pin="clb.O[12:12]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I5_3" from_pin="clb.O[12:12]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I5_4" from_pin="clb.O[12:12]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I6_0" from_pin="clb.O[12:12]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I6_1" from_pin="clb.O[12:12]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I6_2" from_pin="clb.O[12:12]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I6_3" from_pin="clb.O[12:12]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I6_4" from_pin="clb.O[12:12]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I7_0" from_pin="clb.O[12:12]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I7_1" from_pin="clb.O[12:12]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I7_2" from_pin="clb.O[12:12]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I7_3" from_pin="clb.O[12:12]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I7_4" from_pin="clb.O[12:12]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I8_0" from_pin="clb.O[12:12]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I8_1" from_pin="clb.O[12:12]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I8_2" from_pin="clb.O[12:12]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I8_3" from_pin="clb.O[12:12]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I8_4" from_pin="clb.O[12:12]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I9_0" from_pin="clb.O[12:12]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I9_1" from_pin="clb.O[12:12]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I9_2" from_pin="clb.O[12:12]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I9_3" from_pin="clb.O[12:12]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I9_4" from_pin="clb.O[12:12]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I10_0" from_pin="clb.O[12:12]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I10_1" from_pin="clb.O[12:12]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I10_2" from_pin="clb.O[12:12]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I10_3" from_pin="clb.O[12:12]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I10_4" from_pin="clb.O[12:12]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I11_0" from_pin="clb.O[12:12]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I11_1" from_pin="clb.O[12:12]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I11_2" from_pin="clb.O[12:12]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I11_3" from_pin="clb.O[12:12]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O12_to_I11_4" from_pin="clb.O[12:12]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I0_0" from_pin="clb.O[13:13]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I0_1" from_pin="clb.O[13:13]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I0_2" from_pin="clb.O[13:13]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I0_3" from_pin="clb.O[13:13]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I0_4" from_pin="clb.O[13:13]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I1_0" from_pin="clb.O[13:13]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I1_1" from_pin="clb.O[13:13]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I1_2" from_pin="clb.O[13:13]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I1_3" from_pin="clb.O[13:13]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I1_4" from_pin="clb.O[13:13]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I2_0" from_pin="clb.O[13:13]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I2_1" from_pin="clb.O[13:13]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I2_2" from_pin="clb.O[13:13]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I2_3" from_pin="clb.O[13:13]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I2_4" from_pin="clb.O[13:13]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I3_0" from_pin="clb.O[13:13]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I3_1" from_pin="clb.O[13:13]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I3_2" from_pin="clb.O[13:13]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I3_3" from_pin="clb.O[13:13]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I3_4" from_pin="clb.O[13:13]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I4_0" from_pin="clb.O[13:13]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I4_1" from_pin="clb.O[13:13]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I4_2" from_pin="clb.O[13:13]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I4_3" from_pin="clb.O[13:13]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I4_4" from_pin="clb.O[13:13]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I5_0" from_pin="clb.O[13:13]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I5_1" from_pin="clb.O[13:13]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I5_2" from_pin="clb.O[13:13]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I5_3" from_pin="clb.O[13:13]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I5_4" from_pin="clb.O[13:13]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I6_0" from_pin="clb.O[13:13]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I6_1" from_pin="clb.O[13:13]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I6_2" from_pin="clb.O[13:13]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I6_3" from_pin="clb.O[13:13]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I6_4" from_pin="clb.O[13:13]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I7_0" from_pin="clb.O[13:13]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I7_1" from_pin="clb.O[13:13]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I7_2" from_pin="clb.O[13:13]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I7_3" from_pin="clb.O[13:13]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I7_4" from_pin="clb.O[13:13]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I8_0" from_pin="clb.O[13:13]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I8_1" from_pin="clb.O[13:13]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I8_2" from_pin="clb.O[13:13]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I8_3" from_pin="clb.O[13:13]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I8_4" from_pin="clb.O[13:13]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I9_0" from_pin="clb.O[13:13]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I9_1" from_pin="clb.O[13:13]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I9_2" from_pin="clb.O[13:13]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I9_3" from_pin="clb.O[13:13]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I9_4" from_pin="clb.O[13:13]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I10_0" from_pin="clb.O[13:13]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I10_1" from_pin="clb.O[13:13]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I10_2" from_pin="clb.O[13:13]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I10_3" from_pin="clb.O[13:13]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I10_4" from_pin="clb.O[13:13]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I11_0" from_pin="clb.O[13:13]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I11_1" from_pin="clb.O[13:13]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I11_2" from_pin="clb.O[13:13]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I11_3" from_pin="clb.O[13:13]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O13_to_I11_4" from_pin="clb.O[13:13]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I0_0" from_pin="clb.O[14:14]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I0_1" from_pin="clb.O[14:14]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I0_2" from_pin="clb.O[14:14]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I0_3" from_pin="clb.O[14:14]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I0_4" from_pin="clb.O[14:14]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I1_0" from_pin="clb.O[14:14]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I1_1" from_pin="clb.O[14:14]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I1_2" from_pin="clb.O[14:14]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I1_3" from_pin="clb.O[14:14]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I1_4" from_pin="clb.O[14:14]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I2_0" from_pin="clb.O[14:14]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I2_1" from_pin="clb.O[14:14]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I2_2" from_pin="clb.O[14:14]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I2_3" from_pin="clb.O[14:14]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I2_4" from_pin="clb.O[14:14]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I3_0" from_pin="clb.O[14:14]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I3_1" from_pin="clb.O[14:14]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I3_2" from_pin="clb.O[14:14]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I3_3" from_pin="clb.O[14:14]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I3_4" from_pin="clb.O[14:14]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I4_0" from_pin="clb.O[14:14]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I4_1" from_pin="clb.O[14:14]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I4_2" from_pin="clb.O[14:14]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I4_3" from_pin="clb.O[14:14]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I4_4" from_pin="clb.O[14:14]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I5_0" from_pin="clb.O[14:14]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I5_1" from_pin="clb.O[14:14]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I5_2" from_pin="clb.O[14:14]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I5_3" from_pin="clb.O[14:14]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I5_4" from_pin="clb.O[14:14]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I6_0" from_pin="clb.O[14:14]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I6_1" from_pin="clb.O[14:14]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I6_2" from_pin="clb.O[14:14]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I6_3" from_pin="clb.O[14:14]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I6_4" from_pin="clb.O[14:14]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I7_0" from_pin="clb.O[14:14]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I7_1" from_pin="clb.O[14:14]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I7_2" from_pin="clb.O[14:14]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I7_3" from_pin="clb.O[14:14]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I7_4" from_pin="clb.O[14:14]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I8_0" from_pin="clb.O[14:14]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I8_1" from_pin="clb.O[14:14]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I8_2" from_pin="clb.O[14:14]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I8_3" from_pin="clb.O[14:14]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I8_4" from_pin="clb.O[14:14]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I9_0" from_pin="clb.O[14:14]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I9_1" from_pin="clb.O[14:14]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I9_2" from_pin="clb.O[14:14]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I9_3" from_pin="clb.O[14:14]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I9_4" from_pin="clb.O[14:14]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I10_0" from_pin="clb.O[14:14]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I10_1" from_pin="clb.O[14:14]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I10_2" from_pin="clb.O[14:14]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I10_3" from_pin="clb.O[14:14]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I10_4" from_pin="clb.O[14:14]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I11_0" from_pin="clb.O[14:14]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I11_1" from_pin="clb.O[14:14]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I11_2" from_pin="clb.O[14:14]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I11_3" from_pin="clb.O[14:14]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O14_to_I11_4" from_pin="clb.O[14:14]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I0_0" from_pin="clb.O[15:15]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I0_1" from_pin="clb.O[15:15]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I0_2" from_pin="clb.O[15:15]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I0_3" from_pin="clb.O[15:15]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I0_4" from_pin="clb.O[15:15]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I1_0" from_pin="clb.O[15:15]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I1_1" from_pin="clb.O[15:15]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I1_2" from_pin="clb.O[15:15]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I1_3" from_pin="clb.O[15:15]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I1_4" from_pin="clb.O[15:15]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I2_0" from_pin="clb.O[15:15]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I2_1" from_pin="clb.O[15:15]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I2_2" from_pin="clb.O[15:15]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I2_3" from_pin="clb.O[15:15]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I2_4" from_pin="clb.O[15:15]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I3_0" from_pin="clb.O[15:15]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I3_1" from_pin="clb.O[15:15]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I3_2" from_pin="clb.O[15:15]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I3_3" from_pin="clb.O[15:15]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I3_4" from_pin="clb.O[15:15]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I4_0" from_pin="clb.O[15:15]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I4_1" from_pin="clb.O[15:15]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I4_2" from_pin="clb.O[15:15]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I4_3" from_pin="clb.O[15:15]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I4_4" from_pin="clb.O[15:15]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I5_0" from_pin="clb.O[15:15]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I5_1" from_pin="clb.O[15:15]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I5_2" from_pin="clb.O[15:15]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I5_3" from_pin="clb.O[15:15]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I5_4" from_pin="clb.O[15:15]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I6_0" from_pin="clb.O[15:15]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I6_1" from_pin="clb.O[15:15]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I6_2" from_pin="clb.O[15:15]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I6_3" from_pin="clb.O[15:15]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I6_4" from_pin="clb.O[15:15]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I7_0" from_pin="clb.O[15:15]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I7_1" from_pin="clb.O[15:15]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I7_2" from_pin="clb.O[15:15]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I7_3" from_pin="clb.O[15:15]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I7_4" from_pin="clb.O[15:15]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I8_0" from_pin="clb.O[15:15]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I8_1" from_pin="clb.O[15:15]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I8_2" from_pin="clb.O[15:15]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I8_3" from_pin="clb.O[15:15]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I8_4" from_pin="clb.O[15:15]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I9_0" from_pin="clb.O[15:15]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I9_1" from_pin="clb.O[15:15]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I9_2" from_pin="clb.O[15:15]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I9_3" from_pin="clb.O[15:15]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I9_4" from_pin="clb.O[15:15]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I10_0" from_pin="clb.O[15:15]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I10_1" from_pin="clb.O[15:15]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I10_2" from_pin="clb.O[15:15]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I10_3" from_pin="clb.O[15:15]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I10_4" from_pin="clb.O[15:15]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I11_0" from_pin="clb.O[15:15]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I11_1" from_pin="clb.O[15:15]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I11_2" from_pin="clb.O[15:15]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I11_3" from_pin="clb.O[15:15]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O15_to_I11_4" from_pin="clb.O[15:15]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I0_0" from_pin="clb.O[16:16]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I0_1" from_pin="clb.O[16:16]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I0_2" from_pin="clb.O[16:16]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I0_3" from_pin="clb.O[16:16]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I0_4" from_pin="clb.O[16:16]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I1_0" from_pin="clb.O[16:16]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I1_1" from_pin="clb.O[16:16]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I1_2" from_pin="clb.O[16:16]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I1_3" from_pin="clb.O[16:16]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I1_4" from_pin="clb.O[16:16]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I2_0" from_pin="clb.O[16:16]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I2_1" from_pin="clb.O[16:16]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I2_2" from_pin="clb.O[16:16]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I2_3" from_pin="clb.O[16:16]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I2_4" from_pin="clb.O[16:16]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I3_0" from_pin="clb.O[16:16]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I3_1" from_pin="clb.O[16:16]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I3_2" from_pin="clb.O[16:16]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I3_3" from_pin="clb.O[16:16]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I3_4" from_pin="clb.O[16:16]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I4_0" from_pin="clb.O[16:16]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I4_1" from_pin="clb.O[16:16]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I4_2" from_pin="clb.O[16:16]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I4_3" from_pin="clb.O[16:16]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I4_4" from_pin="clb.O[16:16]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I5_0" from_pin="clb.O[16:16]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I5_1" from_pin="clb.O[16:16]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I5_2" from_pin="clb.O[16:16]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I5_3" from_pin="clb.O[16:16]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I5_4" from_pin="clb.O[16:16]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I6_0" from_pin="clb.O[16:16]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I6_1" from_pin="clb.O[16:16]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I6_2" from_pin="clb.O[16:16]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I6_3" from_pin="clb.O[16:16]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I6_4" from_pin="clb.O[16:16]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I7_0" from_pin="clb.O[16:16]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I7_1" from_pin="clb.O[16:16]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I7_2" from_pin="clb.O[16:16]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I7_3" from_pin="clb.O[16:16]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I7_4" from_pin="clb.O[16:16]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I8_0" from_pin="clb.O[16:16]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I8_1" from_pin="clb.O[16:16]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I8_2" from_pin="clb.O[16:16]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I8_3" from_pin="clb.O[16:16]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I8_4" from_pin="clb.O[16:16]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I9_0" from_pin="clb.O[16:16]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I9_1" from_pin="clb.O[16:16]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I9_2" from_pin="clb.O[16:16]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I9_3" from_pin="clb.O[16:16]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I9_4" from_pin="clb.O[16:16]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I10_0" from_pin="clb.O[16:16]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I10_1" from_pin="clb.O[16:16]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I10_2" from_pin="clb.O[16:16]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I10_3" from_pin="clb.O[16:16]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I10_4" from_pin="clb.O[16:16]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I11_0" from_pin="clb.O[16:16]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I11_1" from_pin="clb.O[16:16]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I11_2" from_pin="clb.O[16:16]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I11_3" from_pin="clb.O[16:16]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O16_to_I11_4" from_pin="clb.O[16:16]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I0_0" from_pin="clb.O[17:17]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I0_1" from_pin="clb.O[17:17]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I0_2" from_pin="clb.O[17:17]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I0_3" from_pin="clb.O[17:17]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I0_4" from_pin="clb.O[17:17]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I1_0" from_pin="clb.O[17:17]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I1_1" from_pin="clb.O[17:17]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I1_2" from_pin="clb.O[17:17]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I1_3" from_pin="clb.O[17:17]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I1_4" from_pin="clb.O[17:17]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I2_0" from_pin="clb.O[17:17]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I2_1" from_pin="clb.O[17:17]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I2_2" from_pin="clb.O[17:17]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I2_3" from_pin="clb.O[17:17]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I2_4" from_pin="clb.O[17:17]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I3_0" from_pin="clb.O[17:17]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I3_1" from_pin="clb.O[17:17]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I3_2" from_pin="clb.O[17:17]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I3_3" from_pin="clb.O[17:17]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I3_4" from_pin="clb.O[17:17]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I4_0" from_pin="clb.O[17:17]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I4_1" from_pin="clb.O[17:17]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I4_2" from_pin="clb.O[17:17]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I4_3" from_pin="clb.O[17:17]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I4_4" from_pin="clb.O[17:17]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I5_0" from_pin="clb.O[17:17]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I5_1" from_pin="clb.O[17:17]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I5_2" from_pin="clb.O[17:17]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I5_3" from_pin="clb.O[17:17]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I5_4" from_pin="clb.O[17:17]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I6_0" from_pin="clb.O[17:17]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I6_1" from_pin="clb.O[17:17]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I6_2" from_pin="clb.O[17:17]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I6_3" from_pin="clb.O[17:17]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I6_4" from_pin="clb.O[17:17]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I7_0" from_pin="clb.O[17:17]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I7_1" from_pin="clb.O[17:17]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I7_2" from_pin="clb.O[17:17]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I7_3" from_pin="clb.O[17:17]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I7_4" from_pin="clb.O[17:17]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I8_0" from_pin="clb.O[17:17]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I8_1" from_pin="clb.O[17:17]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I8_2" from_pin="clb.O[17:17]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I8_3" from_pin="clb.O[17:17]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I8_4" from_pin="clb.O[17:17]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I9_0" from_pin="clb.O[17:17]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I9_1" from_pin="clb.O[17:17]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I9_2" from_pin="clb.O[17:17]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I9_3" from_pin="clb.O[17:17]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I9_4" from_pin="clb.O[17:17]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I10_0" from_pin="clb.O[17:17]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I10_1" from_pin="clb.O[17:17]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I10_2" from_pin="clb.O[17:17]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I10_3" from_pin="clb.O[17:17]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I10_4" from_pin="clb.O[17:17]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I11_0" from_pin="clb.O[17:17]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I11_1" from_pin="clb.O[17:17]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I11_2" from_pin="clb.O[17:17]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I11_3" from_pin="clb.O[17:17]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O17_to_I11_4" from_pin="clb.O[17:17]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I0_0" from_pin="clb.O[18:18]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I0_1" from_pin="clb.O[18:18]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I0_2" from_pin="clb.O[18:18]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I0_3" from_pin="clb.O[18:18]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I0_4" from_pin="clb.O[18:18]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I1_0" from_pin="clb.O[18:18]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I1_1" from_pin="clb.O[18:18]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I1_2" from_pin="clb.O[18:18]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I1_3" from_pin="clb.O[18:18]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I1_4" from_pin="clb.O[18:18]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I2_0" from_pin="clb.O[18:18]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I2_1" from_pin="clb.O[18:18]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I2_2" from_pin="clb.O[18:18]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I2_3" from_pin="clb.O[18:18]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I2_4" from_pin="clb.O[18:18]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I3_0" from_pin="clb.O[18:18]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I3_1" from_pin="clb.O[18:18]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I3_2" from_pin="clb.O[18:18]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I3_3" from_pin="clb.O[18:18]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I3_4" from_pin="clb.O[18:18]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I4_0" from_pin="clb.O[18:18]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I4_1" from_pin="clb.O[18:18]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I4_2" from_pin="clb.O[18:18]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I4_3" from_pin="clb.O[18:18]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I4_4" from_pin="clb.O[18:18]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I5_0" from_pin="clb.O[18:18]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I5_1" from_pin="clb.O[18:18]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I5_2" from_pin="clb.O[18:18]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I5_3" from_pin="clb.O[18:18]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I5_4" from_pin="clb.O[18:18]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I6_0" from_pin="clb.O[18:18]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I6_1" from_pin="clb.O[18:18]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I6_2" from_pin="clb.O[18:18]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I6_3" from_pin="clb.O[18:18]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I6_4" from_pin="clb.O[18:18]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I7_0" from_pin="clb.O[18:18]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I7_1" from_pin="clb.O[18:18]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I7_2" from_pin="clb.O[18:18]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I7_3" from_pin="clb.O[18:18]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I7_4" from_pin="clb.O[18:18]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I8_0" from_pin="clb.O[18:18]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I8_1" from_pin="clb.O[18:18]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I8_2" from_pin="clb.O[18:18]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I8_3" from_pin="clb.O[18:18]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I8_4" from_pin="clb.O[18:18]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I9_0" from_pin="clb.O[18:18]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I9_1" from_pin="clb.O[18:18]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I9_2" from_pin="clb.O[18:18]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I9_3" from_pin="clb.O[18:18]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I9_4" from_pin="clb.O[18:18]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I10_0" from_pin="clb.O[18:18]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I10_1" from_pin="clb.O[18:18]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I10_2" from_pin="clb.O[18:18]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I10_3" from_pin="clb.O[18:18]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I10_4" from_pin="clb.O[18:18]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I11_0" from_pin="clb.O[18:18]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I11_1" from_pin="clb.O[18:18]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I11_2" from_pin="clb.O[18:18]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I11_3" from_pin="clb.O[18:18]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O18_to_I11_4" from_pin="clb.O[18:18]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I0_0" from_pin="clb.O[19:19]" to_pin="clb.I0[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I0_1" from_pin="clb.O[19:19]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I0_2" from_pin="clb.O[19:19]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I0_3" from_pin="clb.O[19:19]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I0_4" from_pin="clb.O[19:19]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I1_0" from_pin="clb.O[19:19]" to_pin="clb.I1[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I1_1" from_pin="clb.O[19:19]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I1_2" from_pin="clb.O[19:19]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I1_3" from_pin="clb.O[19:19]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I1_4" from_pin="clb.O[19:19]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I2_0" from_pin="clb.O[19:19]" to_pin="clb.I2[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I2_1" from_pin="clb.O[19:19]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I2_2" from_pin="clb.O[19:19]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I2_3" from_pin="clb.O[19:19]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I2_4" from_pin="clb.O[19:19]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I3_0" from_pin="clb.O[19:19]" to_pin="clb.I3[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I3_1" from_pin="clb.O[19:19]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I3_2" from_pin="clb.O[19:19]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I3_3" from_pin="clb.O[19:19]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I3_4" from_pin="clb.O[19:19]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I4_0" from_pin="clb.O[19:19]" to_pin="clb.I4[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I4_1" from_pin="clb.O[19:19]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I4_2" from_pin="clb.O[19:19]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I4_3" from_pin="clb.O[19:19]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I4_4" from_pin="clb.O[19:19]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I5_0" from_pin="clb.O[19:19]" to_pin="clb.I5[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I5_1" from_pin="clb.O[19:19]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I5_2" from_pin="clb.O[19:19]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I5_3" from_pin="clb.O[19:19]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I5_4" from_pin="clb.O[19:19]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I6_0" from_pin="clb.O[19:19]" to_pin="clb.I6[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I6_1" from_pin="clb.O[19:19]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I6_2" from_pin="clb.O[19:19]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I6_3" from_pin="clb.O[19:19]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I6_4" from_pin="clb.O[19:19]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I7_0" from_pin="clb.O[19:19]" to_pin="clb.I7[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I7_1" from_pin="clb.O[19:19]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I7_2" from_pin="clb.O[19:19]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I7_3" from_pin="clb.O[19:19]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I7_4" from_pin="clb.O[19:19]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I8_0" from_pin="clb.O[19:19]" to_pin="clb.I8[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I8_1" from_pin="clb.O[19:19]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I8_2" from_pin="clb.O[19:19]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I8_3" from_pin="clb.O[19:19]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I8_4" from_pin="clb.O[19:19]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I9_0" from_pin="clb.O[19:19]" to_pin="clb.I9[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I9_1" from_pin="clb.O[19:19]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I9_2" from_pin="clb.O[19:19]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I9_3" from_pin="clb.O[19:19]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I9_4" from_pin="clb.O[19:19]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I10_0" from_pin="clb.O[19:19]" to_pin="clb.I10[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I10_1" from_pin="clb.O[19:19]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I10_2" from_pin="clb.O[19:19]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I10_3" from_pin="clb.O[19:19]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I10_4" from_pin="clb.O[19:19]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I11_0" from_pin="clb.O[19:19]" to_pin="clb.I11[0:0]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I11_1" from_pin="clb.O[19:19]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I11_2" from_pin="clb.O[19:19]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I11_3" from_pin="clb.O[19:19]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O19_to_I11_4" from_pin="clb.O[19:19]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I0_1" from_pin="clb.O[20:20]" to_pin="clb.I0[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I0_2" from_pin="clb.O[20:20]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I0_3" from_pin="clb.O[20:20]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I0_4" from_pin="clb.O[20:20]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I1_1" from_pin="clb.O[20:20]" to_pin="clb.I1[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I1_2" from_pin="clb.O[20:20]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I1_3" from_pin="clb.O[20:20]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I1_4" from_pin="clb.O[20:20]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I2_1" from_pin="clb.O[20:20]" to_pin="clb.I2[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I2_2" from_pin="clb.O[20:20]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I2_3" from_pin="clb.O[20:20]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I2_4" from_pin="clb.O[20:20]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I3_1" from_pin="clb.O[20:20]" to_pin="clb.I3[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I3_2" from_pin="clb.O[20:20]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I3_3" from_pin="clb.O[20:20]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I3_4" from_pin="clb.O[20:20]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I4_1" from_pin="clb.O[20:20]" to_pin="clb.I4[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I4_2" from_pin="clb.O[20:20]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I4_3" from_pin="clb.O[20:20]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I4_4" from_pin="clb.O[20:20]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I5_1" from_pin="clb.O[20:20]" to_pin="clb.I5[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I5_2" from_pin="clb.O[20:20]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I5_3" from_pin="clb.O[20:20]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I5_4" from_pin="clb.O[20:20]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I6_1" from_pin="clb.O[20:20]" to_pin="clb.I6[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I6_2" from_pin="clb.O[20:20]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I6_3" from_pin="clb.O[20:20]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I6_4" from_pin="clb.O[20:20]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I7_1" from_pin="clb.O[20:20]" to_pin="clb.I7[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I7_2" from_pin="clb.O[20:20]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I7_3" from_pin="clb.O[20:20]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I7_4" from_pin="clb.O[20:20]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I8_1" from_pin="clb.O[20:20]" to_pin="clb.I8[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I8_2" from_pin="clb.O[20:20]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I8_3" from_pin="clb.O[20:20]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I8_4" from_pin="clb.O[20:20]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I9_1" from_pin="clb.O[20:20]" to_pin="clb.I9[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I9_2" from_pin="clb.O[20:20]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I9_3" from_pin="clb.O[20:20]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I9_4" from_pin="clb.O[20:20]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I10_1" from_pin="clb.O[20:20]" to_pin="clb.I10[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I10_2" from_pin="clb.O[20:20]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I10_3" from_pin="clb.O[20:20]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I10_4" from_pin="clb.O[20:20]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I11_1" from_pin="clb.O[20:20]" to_pin="clb.I11[1:1]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I11_2" from_pin="clb.O[20:20]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I11_3" from_pin="clb.O[20:20]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O20_to_I11_4" from_pin="clb.O[20:20]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I0_2" from_pin="clb.O[21:21]" to_pin="clb.I0[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I0_3" from_pin="clb.O[21:21]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I0_4" from_pin="clb.O[21:21]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I1_2" from_pin="clb.O[21:21]" to_pin="clb.I1[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I1_3" from_pin="clb.O[21:21]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I1_4" from_pin="clb.O[21:21]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I2_2" from_pin="clb.O[21:21]" to_pin="clb.I2[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I2_3" from_pin="clb.O[21:21]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I2_4" from_pin="clb.O[21:21]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I3_2" from_pin="clb.O[21:21]" to_pin="clb.I3[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I3_3" from_pin="clb.O[21:21]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I3_4" from_pin="clb.O[21:21]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I4_2" from_pin="clb.O[21:21]" to_pin="clb.I4[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I4_3" from_pin="clb.O[21:21]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I4_4" from_pin="clb.O[21:21]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I5_2" from_pin="clb.O[21:21]" to_pin="clb.I5[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I5_3" from_pin="clb.O[21:21]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I5_4" from_pin="clb.O[21:21]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I6_2" from_pin="clb.O[21:21]" to_pin="clb.I6[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I6_3" from_pin="clb.O[21:21]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I6_4" from_pin="clb.O[21:21]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I7_2" from_pin="clb.O[21:21]" to_pin="clb.I7[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I7_3" from_pin="clb.O[21:21]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I7_4" from_pin="clb.O[21:21]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I8_2" from_pin="clb.O[21:21]" to_pin="clb.I8[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I8_3" from_pin="clb.O[21:21]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I8_4" from_pin="clb.O[21:21]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I9_2" from_pin="clb.O[21:21]" to_pin="clb.I9[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I9_3" from_pin="clb.O[21:21]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I9_4" from_pin="clb.O[21:21]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I10_2" from_pin="clb.O[21:21]" to_pin="clb.I10[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I10_3" from_pin="clb.O[21:21]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I10_4" from_pin="clb.O[21:21]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I11_2" from_pin="clb.O[21:21]" to_pin="clb.I11[2:2]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I11_3" from_pin="clb.O[21:21]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O21_to_I11_4" from_pin="clb.O[21:21]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I0_3" from_pin="clb.O[22:22]" to_pin="clb.I0[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I0_4" from_pin="clb.O[22:22]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I1_3" from_pin="clb.O[22:22]" to_pin="clb.I1[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I1_4" from_pin="clb.O[22:22]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I2_3" from_pin="clb.O[22:22]" to_pin="clb.I2[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I2_4" from_pin="clb.O[22:22]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I3_3" from_pin="clb.O[22:22]" to_pin="clb.I3[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I3_4" from_pin="clb.O[22:22]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I4_3" from_pin="clb.O[22:22]" to_pin="clb.I4[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I4_4" from_pin="clb.O[22:22]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I5_3" from_pin="clb.O[22:22]" to_pin="clb.I5[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I5_4" from_pin="clb.O[22:22]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I6_3" from_pin="clb.O[22:22]" to_pin="clb.I6[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I6_4" from_pin="clb.O[22:22]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I7_3" from_pin="clb.O[22:22]" to_pin="clb.I7[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I7_4" from_pin="clb.O[22:22]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I8_3" from_pin="clb.O[22:22]" to_pin="clb.I8[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I8_4" from_pin="clb.O[22:22]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I9_3" from_pin="clb.O[22:22]" to_pin="clb.I9[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I9_4" from_pin="clb.O[22:22]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I10_3" from_pin="clb.O[22:22]" to_pin="clb.I10[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I10_4" from_pin="clb.O[22:22]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I11_3" from_pin="clb.O[22:22]" to_pin="clb.I11[3:3]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O22_to_I11_4" from_pin="clb.O[22:22]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O23_to_I0_4" from_pin="clb.O[23:23]" to_pin="clb.I0[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O23_to_I1_4" from_pin="clb.O[23:23]" to_pin="clb.I1[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O23_to_I2_4" from_pin="clb.O[23:23]" to_pin="clb.I2[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O23_to_I3_4" from_pin="clb.O[23:23]" to_pin="clb.I3[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O23_to_I4_4" from_pin="clb.O[23:23]" to_pin="clb.I4[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O23_to_I5_4" from_pin="clb.O[23:23]" to_pin="clb.I5[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O23_to_I6_4" from_pin="clb.O[23:23]" to_pin="clb.I6[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O23_to_I7_4" from_pin="clb.O[23:23]" to_pin="clb.I7[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O23_to_I8_4" from_pin="clb.O[23:23]" to_pin="clb.I8[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O23_to_I9_4" from_pin="clb.O[23:23]" to_pin="clb.I9[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O23_to_I10_4" from_pin="clb.O[23:23]" to_pin="clb.I10[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="clb_O23_to_I11_4" from_pin="clb.O[23:23]" to_pin="clb.I11[4:4]" x_offset="0" y_offset="0" z_offset="0" switch_name="ipin_cblock"/>
		<direct name="adder_carry" from_pin="clb.cout" to_pin="clb.cin" x_offset="0" y_offset="-1" z_offset="0"/>
	</directlist>
	<complexblocklist>
		<pb_type name="io_po">
			<clock name="clk" num_pins="8"/>
			<input name="f2a_i" num_pins="1"/>
			<input name="reset" num_pins="1" is_non_clock_global="true"/>
			<input name="lclk" num_pins="1"/>
			<input name="lreset" num_pins="1"/>
			<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
			<output name="sc_out" num_pins="1"/>
			<mode name="physical" disable_packing="true">
				<pb_type name="iopad" num_pb="1">
					<clock name="clk" num_pins="1"/>
					<input name="f2a_i" num_pins="1"/>
					<input name="reset" num_pins="1"/>
					<input name="sc_in" num_pins="1"/>
					<output name="sc_out" num_pins="1"/>
					<pb_type name="ff" blif_model=".subckt io_scffo" num_pb="1">
						<input name="DI" num_pins="1"/>
						<input name="D" num_pins="1" port_class="D"/>
						<input name="R" num_pins="1"/>
						<output name="Q" num_pins="1" port_class="Q"/>
						<output name="SQ" num_pins="1"/>
						<clock name="C" num_pins="1" port_class="clock"/>
						<T_setup value="0.414e-9" port="ff[0:0].D" clock="C"/>
						<T_setup value="0.187e-9" port="ff.R" clock="C"/>
						<T_clock_to_Q max="0.075e-9" port="ff.Q" clock="C"/>
					</pb_type>
					<pb_type name="pad" blif_model=".subckt io_po" num_pb="1">
						<input name="outpad" num_pins="1"/>
					</pb_type>
					<interconnect>
						<direct name="ff[0:0]-clk" input="iopad.clk" output="ff[0:0].C"/>
						<direct name="ff[0:0]-SCI" input="iopad.sc_in" output="ff[0:0].DI"/>
						<direct name="ff[0:0]-D" input="iopad.f2a_i" output="ff[0:0].D"/>
						<direct name="ff[0:0]-SQ" input="ff[0:0].SQ" output="iopad.sc_out"/>
						<complete name="complete1" input="iopad.reset" output="ff[0:0].R"/>
						<mux name="mux1" input="iopad.f2a_i ff[0:0].Q" output="pad.outpad">
							<delay_constant max="0.436e-9" min="0.245e-9" in_port="iopad.f2a_i" out_port="pad.outpad"/>
							<delay_constant max="0.120e-9" min="0.085e-9" in_port="ff[0:0].Q" out_port="pad.outpad"/>
						</mux>
					</interconnect>
				</pb_type>
				<interconnect>
					<complete name="clks" input="io_po.clk io_po.lclk" output="iopad.clk">
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[0:0]" out_port="iopad.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[1:1]" out_port="iopad.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[2:2]" out_port="iopad.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[3:3]" out_port="iopad.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.lclk" out_port="iopad.clk"/>
					</complete>
					<direct name="direct3" input="io_po.f2a_i" output="iopad.f2a_i"/>
					<direct name="direct-sci" input="io_po.sc_in" output="iopad.sc_in"/>
					<direct name="direct-sco" input="iopad.sc_out" output="io_po.sc_out"/>
					<complete name="direct8" input="io_po.reset io_po.lreset" output="iopad.reset">
						<delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_po.reset" out_port="iopad.reset"/>
						<delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_po.lreset" out_port="iopad.reset"/>
					</complete>
				</interconnect>
			</mode>
			<mode name="io_output">
				<pb_type name="io_output" num_pb="1">
					<clock name="clk" num_pins="1"/>
					<input name="f2a_i" num_pins="1"/>
					<input name="reset" num_pins="1"/>
					<pb_type name="ff" num_pb="1">
						<input name="D" num_pins="1"/>
						<input name="R" num_pins="1"/>
						<output name="Q" num_pins="1"/>
						<clock name="C" num_pins="1"/>
						<mode name="latch">
							<pb_type name="latch" blif_model=".latch" num_pb="1" class="flipflop">
								<input name="D" num_pins="1" port_class="D"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="clk" num_pins="1" port_class="clock"/>
								<T_setup value="8.75e-11" port="latch.D" clock="clk"/>
								<T_hold value="7.55e-11" port="latch.D" clock="clk"/>
								<T_clock_to_Q max="6.2e-11" port="latch.Q" clock="clk"/>
							</pb_type>
							<interconnect>
								<direct input="latch.Q" name="latch-q" output="ff.Q">
									<pack_pattern name="pack-olatch" in_port="latch.Q" out_port="ff.Q"/>
								</direct>
								<direct input="ff.D" name="latch-d" output="latch.D"/>
								<direct input="ff.C" name="latch-Clk" output="latch.clk"/>
							</interconnect>
						</mode>
						<mode name="dff">
							<pb_type name="dff" blif_model=".subckt dff" num_pb="1">
								<input name="D" num_pins="1"/>
								<output name="Q" num_pins="1"/>
								<clock name="C" num_pins="1"/>
								<T_setup value="8.75e-11" port="dff.D" clock="C"/>
								<T_hold value="7.55e-11" port="dff.D" clock="C"/>
								<T_clock_to_Q max="6.2e-11" port="dff.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct input="dff.Q" name="dff-q" output="ff.Q">
									<pack_pattern name="pack-oreg" in_port="dff.Q" out_port="ff.Q"/>
								</direct>
								<direct input="ff.D" name="dff-d" output="dff.D"/>
								<direct input="ff.C" name="dff-clk" output="dff.C"/>
							</interconnect>
						</mode>
						<mode name="dffr">
							<pb_type name="dffr" blif_model=".subckt dffr" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="R" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffr.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffr.R" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffr.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffr.D">
									<pack_pattern name="pack-oregr" in_port="ff.D" out_port="dffr.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffr.C"/>
								<direct name="direct3" input="ff.R" output="dffr.R"/>
								<direct name="direct4" input="dffr.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffrn">
							<pb_type name="dffrn" blif_model=".subckt dffrn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="RN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffrn.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffrn.RN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffrn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffrn.D">
									<pack_pattern name="pack-oregrn" in_port="ff.D" out_port="dffrn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffrn.C"/>
								<direct name="direct3" input="ff.R" output="dffrn.RN"/>
								<direct name="direct4" input="dffrn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffs">
							<pb_type name="dffs" blif_model=".subckt dffs" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="S" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffs.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffs.S" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffs.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffs.D">
									<pack_pattern name="pack-oregs" in_port="ff.D" out_port="dffs.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffs.C"/>
								<direct name="direct3" input="ff.R" output="dffs.S"/>
								<direct name="direct4" input="dffs.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffsn">
							<pb_type name="dffsn" blif_model=".subckt dffsn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="SN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffsn.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffsn.SN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffsn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffsn.D">
									<pack_pattern name="pack-oregsn" in_port="ff.D" out_port="dffsn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffsn.C"/>
								<direct name="direct3" input="ff.R" output="dffsn.SN"/>
								<direct name="direct4" input="dffsn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffr">
							<pb_type name="sdffr" blif_model=".subckt sdffr" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="R" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffr.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffr.R" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffr.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffr.D">
									<pack_pattern name="pack-oregsr" in_port="ff.D" out_port="sdffr.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffr.C"/>
								<direct name="direct3" input="ff.R" output="sdffr.R"/>
								<direct name="direct4" input="sdffr.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffrn">
							<pb_type name="sdffrn" blif_model=".subckt sdffrn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="RN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffrn.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffrn.RN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffrn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffrn.D">
									<pack_pattern name="pack-oregsrn" in_port="ff.D" out_port="sdffrn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffrn.C"/>
								<direct name="direct3" input="ff.R" output="sdffrn.RN"/>
								<direct name="direct4" input="sdffrn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffs">
							<pb_type name="sdffs" blif_model=".subckt sdffs" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="S" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffs.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffs.S" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffs.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffs.D">
									<pack_pattern name="pack-oregss" in_port="ff.D" out_port="sdffs.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffs.C"/>
								<direct name="direct3" input="ff.R" output="sdffs.S"/>
								<direct name="direct4" input="sdffs.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffsn">
							<pb_type name="sdffsn" blif_model=".subckt sdffsn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="SN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffsn.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffsn.SN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffsn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffsn.D">
									<pack_pattern name="pack-oregssn" in_port="ff.D" out_port="sdffsn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffsn.C"/>
								<direct name="direct3" input="ff.R" output="sdffsn.SN"/>
								<direct name="direct4" input="sdffsn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffn">
							<pb_type name="dffn" blif_model=".subckt dffn" num_pb="1">
								<input name="D" num_pins="1"/>
								<output name="Q" num_pins="1"/>
								<clock name="C" num_pins="1"/>
								<T_setup value="8.75e-11" port="dffn.D" clock="C"/>
								<T_hold value="7.55e-11" port="dffn.D" clock="C"/>
								<T_clock_to_Q max="6.2e-11" port="dffn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct input="dffn.Q" name="dffn-q" output="ff.Q">
									<pack_pattern name="pack-oregn" in_port="dffn.Q" out_port="ff.Q"/>
								</direct>
								<direct input="ff.D" name="dffn-d" output="dffn.D"/>
								<direct input="ff.C" name="dffn-clk" output="dffn.C"/>
							</interconnect>
						</mode>
						<mode name="dffnr">
							<pb_type name="dffnr" blif_model=".subckt dffnr" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="R" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffnr.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffnr.R" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffnr.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffnr.D">
									<pack_pattern name="pack-oregnr" in_port="ff.D" out_port="dffnr.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffnr.C"/>
								<direct name="direct3" input="ff.R" output="dffnr.R"/>
								<direct name="direct4" input="dffnr.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffnrn">
							<pb_type name="dffnrn" blif_model=".subckt dffnrn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="RN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffnrn.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffnrn.RN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffnrn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffnrn.D">
									<pack_pattern name="pack-oregnrn" in_port="ff.D" out_port="dffnrn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffnrn.C"/>
								<direct name="direct3" input="ff.R" output="dffnrn.RN"/>
								<direct name="direct4" input="dffnrn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffns">
							<pb_type name="dffns" blif_model=".subckt dffns" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="S" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffns.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffns.S" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffns.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffns.D">
									<pack_pattern name="pack-oregns" in_port="ff.D" out_port="dffns.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffns.C"/>
								<direct name="direct3" input="ff.R" output="dffns.S"/>
								<direct name="direct4" input="dffns.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffnsn">
							<pb_type name="dffnsn" blif_model=".subckt dffnsn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="SN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffnsn.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffnsn.SN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffnsn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffnsn.D">
									<pack_pattern name="pack-oregnsn" in_port="ff.D" out_port="dffnsn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffnsn.C"/>
								<direct name="direct3" input="ff.R" output="dffnsn.SN"/>
								<direct name="direct4" input="dffnsn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffnr">
							<pb_type name="sdffnr" blif_model=".subckt sdffnr" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="R" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffnr.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffnr.R" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffnr.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffnr.D">
									<pack_pattern name="pack-oregsnr" in_port="ff.D" out_port="sdffnr.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffnr.C"/>
								<direct name="direct3" input="ff.R" output="sdffnr.R"/>
								<direct name="direct4" input="sdffnr.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffnrn">
							<pb_type name="sdffnrn" blif_model=".subckt sdffnrn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="RN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffnrn.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffnrn.RN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffnrn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffnrn.D">
									<pack_pattern name="pack-oregsnrn" in_port="ff.D" out_port="sdffnrn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffnrn.C"/>
								<direct name="direct3" input="ff.R" output="sdffnrn.RN"/>
								<direct name="direct4" input="sdffnrn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffns">
							<pb_type name="sdffns" blif_model=".subckt sdffns" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="S" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffns.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffns.S" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffns.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffns.D">
									<pack_pattern name="pack-oregsns" in_port="ff.D" out_port="sdffns.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffns.C"/>
								<direct name="direct3" input="ff.R" output="sdffns.S"/>
								<direct name="direct4" input="sdffns.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffnsn">
							<pb_type name="sdffnsn" blif_model=".subckt sdffnsn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="SN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffnsn.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffnsn.SN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffnsn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffnsn.D">
									<pack_pattern name="pack-oregsnsn" in_port="ff.D" out_port="sdffnsn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffnsn.C"/>
								<direct name="direct3" input="ff.R" output="sdffnsn.SN"/>
								<direct name="direct4" input="sdffnsn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffnr+dffr">
							<pb_type name="dffnr_dffr" blif_model=".subckt dffnr_dffr" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="R" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffnr_dffr.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffnr_dffr.R" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffnr_dffr.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct-d" input="ff.D" output="dffnr_dffr.D">
									<pack_pattern name="pack-oregnr+r" in_port="ff.D" out_port="dffnr_dffr.D"/>
								</direct>
								<complete name="direct-c" input="ff.C" output="dffnr_dffr.C"/>
								<complete name="direct-r" input="ff.R" output="dffnr_dffr.R"/>
								<direct name="direct-q" input="dffnr_dffr.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffr+dffnr">
							<pb_type name="dffr_dffnr" blif_model=".subckt dffr_dffnr" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="R" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffr_dffnr.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffr_dffnr.R" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffr_dffnr.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct-d" input="ff.D" output="dffr_dffnr.D">
									<pack_pattern name="pack-oregr+nr" in_port="ff.D" out_port="dffr_dffnr.D"/>
								</direct>
								<complete name="direct-c" input="ff.C" output="dffr_dffnr.C"/>
								<complete name="direct-r" input="ff.R" output="dffr_dffnr.R"/>
								<direct name="direct-q" input="dffr_dffnr.Q" output="ff.Q"/>
							</interconnect>
						</mode>
					</pb_type>
					<pb_type name="outpad" blif_model=".output" num_pb="1">
						<input name="outpad" num_pins="1"/>
					</pb_type>
					<interconnect>
						<direct name="ff-clk" input="io_output.clk" output="ff.C"/>
						<direct name="ff-reset" input="io_output.reset" output="ff.R"/>
						<direct name="ff-D" input="io_output.f2a_i" output="ff.D">
							<delay_constant max="1.23448e-10" min="1.23448e-10" in_port="io_output.f2a_i" out_port="ff.D"/>
						</direct>
						<mux name="mux1" input="io_output.f2a_i ff.Q" output="outpad.outpad">
							<pack_pattern name="pack-olatch" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oreg" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregr" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregrn" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregs" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregsn" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregsr" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregsrn" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregss" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregssn" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregn" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregnr" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregnrn" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregns" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregnsn" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregsnr" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregsnrn" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregsns" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregsnsn" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregnr+r" in_port="ff.Q" out_port="outpad.outpad"/>
							<pack_pattern name="pack-oregr+nr" in_port="ff.Q" out_port="outpad.outpad"/>
							<delay_constant max="1.3576e-10" min="1.3576e-10" in_port="io_output.f2a_i" out_port="outpad.outpad"/>
							<delay_constant max="1.95878e-10" min="1.95878e-10" in_port="ff.Q" out_port="outpad.outpad"/>
						</mux>
					</interconnect>
				</pb_type>
				<interconnect>
					<complete name="io_output-reset" input="io_po.reset io_po.lreset" output="io_output.reset">
						<delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_po.reset" out_port="io_output.reset"/>
						<delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_po.lreset" out_port="io_output.reset"/>
					</complete>
					<complete name="io_output-clk" input="io_po.clk io_po.lclk" output="io_output.clk">
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[0:0]" out_port="io_output.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[1:1]" out_port="io_output.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[2:2]" out_port="io_output.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.clk[3:3]" out_port="io_output.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_po.lclk" out_port="io_output.clk"/>
					</complete>
					<direct name="io_output-f2a_i" input="io_po.f2a_i" output="io_output.f2a_i"/>
				</interconnect>
			</mode>
		</pb_type>
		<pb_type name="io_pi">
			<clock name="clk" num_pins="8"/>
			<output name="a2f_o" num_pins="1"/>
			<input name="reset" num_pins="1" is_non_clock_global="true"/>
			<input name="lclk" num_pins="1"/>
			<input name="lreset" num_pins="1"/>
			<input name="sc_in" num_pins="1" is_non_clock_global="true"/>
			<output name="sc_out" num_pins="1"/>
			<mode name="physical" disable_packing="true">
				<pb_type name="iopad" num_pb="1">
					<clock name="clk" num_pins="1"/>
					<output name="a2f_o" num_pins="1"/>
					<input name="reset" num_pins="1"/>
					<input name="sc_in" num_pins="1"/>
					<output name="sc_out" num_pins="1"/>
					<pb_type name="ff" blif_model=".subckt io_scffi" num_pb="1">
						<input name="DI" num_pins="1"/>
						<input name="D" num_pins="1" port_class="D"/>
						<input name="R" num_pins="1"/>
						<output name="Q" num_pins="1" port_class="Q"/>
						<output name="SQ" num_pins="1"/>
						<clock name="C" num_pins="1" port_class="clock"/>
						<T_setup value="0.239e-9" port="ff[0:0].D" clock="C"/>
						<T_setup value="0.187e-9" port="ff.R" clock="C"/>
						<T_clock_to_Q max="0.075e-9" port="ff.Q" clock="C"/>
					</pb_type>
					<pb_type name="pad" blif_model=".subckt io_pi" num_pb="1">
						<output name="inpad" num_pins="1"/>
					</pb_type>
					<interconnect>
						<direct name="ff[0:0]-clk" input="iopad.clk" output="ff[0:0].C"/>
						<direct name="ff[0:0]-D" input="pad.inpad" output="ff[0:0].D"/>
						<direct name="ff[0:0]-SCI" input="iopad.sc_in" output="ff[0:0].DI"/>
						<direct name="ff[0:0]-SCO" input="ff[0:0].SQ" output="iopad.sc_out"/>
						<complete name="complete1" input="iopad.reset" output="ff[0:0].R"/>
						<mux name="mux2" input="pad.inpad ff[0:0].Q" output="iopad.a2f_o">
							<delay_constant max="0.429e-9" min="0.166e-9" in_port="pad.inpad" out_port="iopad.a2f_o"/>
							<delay_constant max="0.306e-9" min="0.096e-9" in_port="ff[0:0].Q" out_port="iopad.a2f_o"/>
						</mux>
					</interconnect>
				</pb_type>
				<interconnect>
					<complete name="clks" input="io_pi.clk io_pi.lclk" output="iopad.clk">
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[0:0]" out_port="iopad.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[1:1]" out_port="iopad.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[2:2]" out_port="iopad.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[3:3]" out_port="iopad.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.lclk" out_port="iopad.clk"/>
					</complete>
					<direct name="direct4" input="iopad.a2f_o" output="io_pi.a2f_o"/>
					<direct name="direct-sci" input="io_pi.sc_in" output="iopad.sc_in"/>
					<direct name="direct-sco" input="iopad.sc_out" output="io_pi.sc_out"/>
					<complete name="direct8" input="io_pi.reset io_pi.lreset" output="iopad.reset">
						<delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_pi.reset" out_port="iopad.reset"/>
						<delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_pi.lreset" out_port="iopad.reset"/>
					</complete>
				</interconnect>
			</mode>
			<mode name="io_input">
				<pb_type name="io_input" num_pb="1">
					<clock name="clk" num_pins="1"/>
					<output name="a2f_o" num_pins="1"/>
					<input name="reset" num_pins="1"/>
					<pb_type name="inpad" blif_model=".input" num_pb="1">
						<output name="inpad" num_pins="1"/>
					</pb_type>
					<pb_type name="ff" num_pb="1">
						<input name="D" num_pins="1" port_class="D"/>
						<output name="Q" num_pins="1" port_class="Q"/>
						<clock name="C" num_pins="1" port_class="clock"/>
						<input name="R" num_pins="1"/>
						<mode name="latch">
							<pb_type name="latch" blif_model=".latch" num_pb="1" class="flipflop">
								<input name="D" num_pins="1" port_class="D"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="clk" num_pins="1" port_class="clock"/>
								<T_setup value="8.75e-11" port="latch.D" clock="clk"/>
								<T_hold value="7.55e-11" port="latch.D" clock="clk"/>
								<T_clock_to_Q max="6.2e-11" port="latch.Q" clock="clk"/>
							</pb_type>
							<interconnect>
								<direct input="latch.Q" name="latch-q" output="ff.Q"/>
								<direct input="ff.D" name="latch-d" output="latch.D">
									<pack_pattern name="pack-ilatch" in_port="ff.D" out_port="latch.D"/>
								</direct>
								<direct input="ff.C" name="latch-clk" output="latch.clk"/>
							</interconnect>
						</mode>
						<mode name="dff">
							<pb_type name="dff" blif_model=".subckt dff" num_pb="1">
								<input name="D" num_pins="1"/>
								<output name="Q" num_pins="1"/>
								<clock name="C" num_pins="1"/>
								<T_setup value="8.75e-11" port="dff.D" clock="C"/>
								<T_hold value="7.55e-11" port="dff.D" clock="C"/>
								<T_clock_to_Q max="6.2e-11" port="dff.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct input="dff.Q" name="dff-q" output="ff.Q"/>
								<direct input="ff.D" name="dff-d" output="dff.D">
									<pack_pattern name="pack-ireg" in_port="ff.D" out_port="dff.D"/>
								</direct>
								<direct input="ff.C" name="dff-clk" output="dff.C"/>
							</interconnect>
						</mode>
						<mode name="dffr">
							<pb_type name="dffr" blif_model=".subckt dffr" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="R" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffr.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffr.R" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffr.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffr.D">
									<pack_pattern name="pack-iregr" in_port="ff.D" out_port="dffr.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffr.C"/>
								<direct name="direct3" input="ff.R" output="dffr.R"/>
								<direct name="direct4" input="dffr.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffrn">
							<pb_type name="dffrn" blif_model=".subckt dffrn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="RN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffrn.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffrn.RN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffrn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffrn.D">
									<pack_pattern name="pack-iregrn" in_port="ff.D" out_port="dffrn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffrn.C"/>
								<direct name="direct3" input="ff.R" output="dffrn.RN"/>
								<direct name="direct4" input="dffrn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffs">
							<pb_type name="dffs" blif_model=".subckt dffs" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="S" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffs.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffs.S" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffs.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffs.D">
									<pack_pattern name="pack-iregs" in_port="ff.D" out_port="dffs.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffs.C"/>
								<direct name="direct3" input="ff.R" output="dffs.S"/>
								<direct name="direct4" input="dffs.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffsn">
							<pb_type name="dffsn" blif_model=".subckt dffsn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="SN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffsn.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffsn.SN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffsn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffsn.D">
									<pack_pattern name="pack-iregsn" in_port="ff.D" out_port="dffsn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffsn.C"/>
								<direct name="direct3" input="ff.R" output="dffsn.SN"/>
								<direct name="direct4" input="dffsn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffr">
							<pb_type name="sdffr" blif_model=".subckt sdffr" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="R" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffr.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffr.R" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffr.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffr.D">
									<pack_pattern name="pack-iregsr" in_port="ff.D" out_port="sdffr.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffr.C"/>
								<direct name="direct3" input="ff.R" output="sdffr.R"/>
								<direct name="direct4" input="sdffr.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffrn">
							<pb_type name="sdffrn" blif_model=".subckt sdffrn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="RN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffrn.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffrn.RN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffrn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffrn.D">
									<pack_pattern name="pack-iregsrn" in_port="ff.D" out_port="sdffrn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffrn.C"/>
								<direct name="direct3" input="ff.R" output="sdffrn.RN"/>
								<direct name="direct4" input="sdffrn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffs">
							<pb_type name="sdffs" blif_model=".subckt sdffs" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="S" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffs.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffs.S" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffs.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffs.D">
									<pack_pattern name="pack-iregss" in_port="ff.D" out_port="sdffs.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffs.C"/>
								<direct name="direct3" input="ff.R" output="sdffs.S"/>
								<direct name="direct4" input="sdffs.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffsn">
							<pb_type name="sdffsn" blif_model=".subckt sdffsn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="SN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffsn.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffsn.SN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffsn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffsn.D">
									<pack_pattern name="pack-iregssn" in_port="ff.D" out_port="sdffsn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffsn.C"/>
								<direct name="direct3" input="ff.R" output="sdffsn.SN"/>
								<direct name="direct4" input="sdffsn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffn">
							<pb_type name="dffn" blif_model=".subckt dffn" num_pb="1">
								<input name="D" num_pins="1"/>
								<output name="Q" num_pins="1"/>
								<clock name="C" num_pins="1"/>
								<T_setup value="8.75e-11" port="dffn.D" clock="C"/>
								<T_hold value="7.55e-11" port="dffn.D" clock="C"/>
								<T_clock_to_Q max="6.2e-11" port="dffn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct input="dffn.Q" name="dffn-Q" output="ff.Q"/>
								<direct input="ff.D" name="dffn-D" output="dffn.D">
									<pack_pattern name="pack-iregn" in_port="ff.D" out_port="dffn.D"/>
								</direct>
								<direct input="ff.C" name="dffn-clk" output="dffn.C"/>
							</interconnect>
						</mode>
						<mode name="dffnr">
							<pb_type name="dffnr" blif_model=".subckt dffnr" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="R" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffnr.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffnr.R" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffnr.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffnr.D">
									<pack_pattern name="pack-iregnr" in_port="ff.D" out_port="dffnr.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffnr.C"/>
								<direct name="direct3" input="ff.R" output="dffnr.R"/>
								<direct name="direct4" input="dffnr.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffnrn">
							<pb_type name="dffnrn" blif_model=".subckt dffnrn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="RN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffnrn.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffnrn.RN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffnrn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffnrn.D">
									<pack_pattern name="pack-iregnrn" in_port="ff.D" out_port="dffnrn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffnrn.C"/>
								<direct name="direct3" input="ff.R" output="dffnrn.RN"/>
								<direct name="direct4" input="dffnrn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffns">
							<pb_type name="dffns" blif_model=".subckt dffns" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="S" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffns.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffns.S" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffns.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffns.D">
									<pack_pattern name="pack-iregns" in_port="ff.D" out_port="dffns.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffns.C"/>
								<direct name="direct3" input="ff.R" output="dffns.S"/>
								<direct name="direct4" input="dffns.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffnsn">
							<pb_type name="dffnsn" blif_model=".subckt dffnsn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="SN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffnsn.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffnsn.SN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffnsn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="dffnsn.D">
									<pack_pattern name="pack-iregnsn" in_port="ff.D" out_port="dffnsn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="dffnsn.C"/>
								<direct name="direct3" input="ff.R" output="dffnsn.SN"/>
								<direct name="direct4" input="dffnsn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffnr">
							<pb_type name="sdffnr" blif_model=".subckt sdffnr" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="R" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffnr.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffnr.R" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffnr.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffnr.D">
									<pack_pattern name="pack-iregsnr" in_port="ff.D" out_port="sdffnr.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffnr.C"/>
								<direct name="direct3" input="ff.R" output="sdffnr.R"/>
								<direct name="direct4" input="sdffnr.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffnrn">
							<pb_type name="sdffnrn" blif_model=".subckt sdffnrn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="RN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffnrn.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffnrn.RN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffnrn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffnrn.D">
									<pack_pattern name="pack-iregsnrn" in_port="ff.D" out_port="sdffnrn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffnrn.C"/>
								<direct name="direct3" input="ff.R" output="sdffnrn.RN"/>
								<direct name="direct4" input="sdffnrn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffns">
							<pb_type name="sdffns" blif_model=".subckt sdffns" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="S" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffns.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffns.S" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffns.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffns.D">
									<pack_pattern name="pack-iregsns" in_port="ff.D" out_port="sdffns.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffns.C"/>
								<direct name="direct3" input="ff.R" output="sdffns.S"/>
								<direct name="direct4" input="sdffns.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="sdffnsn">
							<pb_type name="sdffnsn" blif_model=".subckt sdffnsn" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="SN" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="sdffnsn.D" clock="C"/>
								<T_setup value="7.85e-11" port="sdffnsn.SN" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="sdffnsn.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct1" input="ff.D" output="sdffnsn.D">
									<pack_pattern name="pack-iregsnsn" in_port="ff.D" out_port="sdffnsn.D"/>
								</direct>
								<direct name="direct2" input="ff.C" output="sdffnsn.C"/>
								<direct name="direct3" input="ff.R" output="sdffnsn.SN"/>
								<direct name="direct4" input="sdffnsn.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffnr+dffr">
							<pb_type name="dffnr_dffr" blif_model=".subckt dffnr_dffr" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="R" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffnr_dffr.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffnr_dffr.R" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffnr_dffr.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct-d" input="ff.D" output="dffnr_dffr.D">
									<pack_pattern name="pack-iregnr+r" in_port="ff.D" out_port="dffnr_dffr.D"/>
								</direct>
								<complete name="direct-c" input="ff.C" output="dffnr_dffr.C"/>
								<complete name="direct-r" input="ff.R" output="dffnr_dffr.R"/>
								<direct name="direct-q" input="dffnr_dffr.Q" output="ff.Q"/>
							</interconnect>
						</mode>
						<mode name="dffr+dffnr">
							<pb_type name="dffr_dffnr" blif_model=".subckt dffr_dffnr" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="R" num_pins="1"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<T_setup value="7.85e-11" port="dffr_dffnr.D" clock="C"/>
								<T_setup value="7.85e-11" port="dffr_dffnr.R" clock="C"/>
								<T_clock_to_Q max="4.47e-11" port="dffr_dffnr.Q" clock="C"/>
							</pb_type>
							<interconnect>
								<direct name="direct-d" input="ff.D" output="dffr_dffnr.D">
									<pack_pattern name="pack-iregr+nr" in_port="ff.D" out_port="dffr_dffnr.D"/>
								</direct>
								<complete name="direct-c" input="ff.C" output="dffr_dffnr.C"/>
								<complete name="direct-r" input="ff.R" output="dffr_dffnr.R"/>
								<direct name="direct-q" input="dffr_dffnr.Q" output="ff.Q"/>
							</interconnect>
						</mode>
					</pb_type>
					<interconnect>
						<direct name="ff-clk" input="io_input.clk" output="ff.C"/>
						<direct name="ff-reset" input="io_input.reset" output="ff.R"/>
						<direct name="ff-D" input="inpad.inpad" output="ff.D">
							<delay_constant max="1.7210800000000002e-10" min="1.7210800000000002e-10" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-ilatch" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-ireg" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregr" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregrn" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregs" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregsn" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregsr" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregsrn" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregss" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregssn" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregn" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregnr" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregnrn" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregns" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregnsn" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregsnr" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregsnrn" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregsns" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregsnsn" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregnr+r" in_port="inpad.inpad" out_port="ff.D"/>
							<pack_pattern name="pack-iregr+nr" in_port="inpad.inpad" out_port="ff.D"/>
						</direct>
						<mux name="mux2" input="inpad.inpad ff.Q" output="io_input.a2f_o">
							<delay_constant max="1.1793e-10" min="1.1793e-10" in_port="inpad.inpad" out_port="io_input.a2f_o"/>
							<delay_constant max="1.7319000000000002e-10" min="1.7319000000000002e-10" in_port="ff.Q" out_port="io_input.a2f_o"/>
						</mux>
					</interconnect>
				</pb_type>
				<interconnect>
					<direct name="io-a2f_o" input="io_input.a2f_o" output="io_pi.a2f_o"/>
					<complete name="io_input-reset" input="io_pi.lreset io_pi.reset" output="io_input.reset">
						<delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_pi.reset" out_port="io_input.reset"/>
						<delay_constant max="2.39976e-10" min="2.39976e-10" in_port="io_pi.lreset" out_port="io_input.reset"/>
					</complete>
					<complete name="io_input-clk" input="io_pi.lclk io_pi.clk" output="io_input.clk">
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[0:0]" out_port="io_input.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[1:1]" out_port="io_input.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[2:2]" out_port="io_input.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.clk[3:3]" out_port="io_input.clk"/>
						<delay_constant max="2.21792e-10" min="2.21792e-10" in_port="io_pi.lclk" out_port="io_input.clk"/>
					</complete>
				</interconnect>
			</mode>
		</pb_type>
		<pb_type name="clb">
			<input name="I0" num_pins="5" equivalent="full"/>
			<input name="I1" num_pins="5" equivalent="full"/>
			<input name="I2" num_pins="5" equivalent="full"/>
			<input name="I3" num_pins="5" equivalent="full"/>
			<input name="I4" num_pins="5" equivalent="full"/>
			<input name="I5" num_pins="5" equivalent="full"/>
			<input name="I6" num_pins="5" equivalent="full"/>
			<input name="I7" num_pins="5" equivalent="full"/>
			<input name="I8" num_pins="5" equivalent="full"/>
			<input name="I9" num_pins="5" equivalent="full"/>
			<input name="I10" num_pins="5" equivalent="full"/>
			<input name="I11" num_pins="5" equivalent="full"/>
			<input name="cin" num_pins="1"/>
			<input name="reset" num_pins="1" is_non_clock_global="true"/>
			<output name="O" num_pins="24" equivalent="none"/>
			<output name="cout" num_pins="1"/>
			<clock name="clk" num_pins="8"/>
			<pb_type name="fle" num_pb="12">
				<input name="in" num_pins="5"/>
				<input name="reset" num_pins="1"/>
				<input name="cin" num_pins="1"/>
				<output name="out" num_pins="2"/>
				<output name="cout" num_pins="1"/>
				<clock name="clk" num_pins="1"/>
				<mode name="physical" disable_packing="true">
					<pb_type name="fabric" num_pb="1">
						<input name="in" num_pins="5"/>
						<input name="cin" num_pins="1"/>
						<input name="reset" num_pins="1"/>
						<output name="out" num_pins="2"/>
						<output name="cout" num_pins="1"/>
						<clock name="clk" num_pins="1"/>
						<pb_type name="frac_logic" num_pb="1">
							<input name="in" num_pins="5"/>
							<output name="out" num_pins="2"/>
							<pb_type name="frac_lut5_arith" blif_model=".subckt frac_lut5_arith" num_pb="1">
								<input name="in" num_pins="5"/>
								<output name="lut4_out" num_pins="2"/>
								<output name="lut5_out" num_pins="1"/>
								<delay_constant max="1.67286e-10" in_port="frac_lut5_arith.in" out_port="frac_lut5_arith.lut4_out"/>
								<delay_constant max="2.25042e-10" in_port="frac_lut5_arith.in" out_port="frac_lut5_arith.lut5_out"/>
							</pb_type>
							<interconnect>
								<direct name="direct_in" input="frac_logic.in[0:4]" output="frac_lut5_arith.in[0:4]"/>
								<direct name="direct_lut_out" input="frac_lut5_arith.lut4_out[1]" output="frac_logic.out[1]"/>
								<mux name="mux1" input="frac_lut5_arith.lut5_out frac_lut5_arith.lut4_out[0]" output="frac_logic.out[0]"/>
							</interconnect>
						</pb_type>
						<pb_type name="ff" blif_model=".subckt scff" num_pb="2">
							<input name="D" num_pins="1"/>
							<input name="R" num_pins="1"/>
							<output name="Q" num_pins="1"/>
							<clock name="C" num_pins="1"/>
							<T_setup value="7.85e-11" port="ff.D" clock="C"/>
							<T_setup value="7.85e-11" port="ff.R" clock="C"/>
							<T_clock_to_Q max="4.47e-11" port="ff.Q" clock="C"/>
						</pb_type>
						<pb_type name="adder" blif_model=".subckt _fpga_adder" num_pb="1">
							<input name="a" num_pins="1"/>
							<input name="b" num_pins="1"/>
							<input name="cin" num_pins="1"/>
							<output name="cout" num_pins="1"/>
							<output name="sumout" num_pins="1"/>
							<delay_constant max="0.3e-9" in_port="adder.a" out_port="adder.sumout"/>
							<delay_constant max="0.3e-9" in_port="adder.b" out_port="adder.sumout"/>
							<delay_constant max="0.3e-9" in_port="adder.cin" out_port="adder.sumout"/>
							<delay_constant max="0.3e-9" in_port="adder.a" out_port="adder.cout"/>
							<delay_constant max="0.3e-9" in_port="adder.b" out_port="adder.cout"/>
							<delay_constant max="0.01e-9" in_port="adder.cin" out_port="adder.cout"/>
						</pb_type>
						<interconnect>
							<direct name="direct_frac_logic_in" input="fabric.in" output="frac_logic.in"/>
							<direct name="direct_frac_logic_cin" input="fabric.cin" output="adder[0:0].cin"/>
							<direct name="direct_frac_logic_cout" input="adder[0:0].cout" output="fabric.cout"/>
							<complete name="complete_ff_clk" input="fabric.clk" output="ff[1:0].C"/>
							<complete name="complete_ff_reset" input="fabric.reset" output="ff[1:0].R"/>
							<direct name="direct_adder0_a" input="frac_logic.out[0:0]" output="adder[0:0].a"/>
							<direct name="direct_adder0_b" input="frac_logic.out[1:1]" output="adder[0:0].b"/>
							<direct name="direct_frac_logic2ff0" input="frac_logic.out[0:0]" output="ff[0:0].D">
								<delay_constant max="1.9756000000000001e-10" in_port="frac_logic.out[0:0]" out_port="ff[0:0].D"/>
							</direct>
							<mux name="direct_frac_logic2ff1" input="frac_logic.out[1:1] adder[0].sumout" output="ff[1:1].D">
								<delay_constant max="1.9756000000000001e-10" in_port="frac_logic.out[1:1]" out_port="ff[1:1].D"/>
								<delay_constant max="1.9756000000000001e-10" in_port="adder[0].sumout" out_port="ff[1:1].D"/>
							</mux>
							<mux name="mux_seq_comb_selector0" input="ff[0].Q frac_logic.out[0]" output="fabric.out[0]">
								<delay_constant max="1.5475400000000002e-10" in_port="frac_logic.out[0]" out_port="fabric.out[0]"/>
								<delay_constant max="1.5475400000000002e-10" in_port="ff[0].Q" out_port="fabric.out[0]"/>
							</mux>
							<mux name="mux_seq_comb_selector1" input="ff[1].Q adder[0].sumout frac_logic.out[1]" output="fabric.out[1]">
								<delay_constant max="1.5475400000000002e-10" in_port="frac_logic.out[1] adder[0].sumout" out_port="fabric.out[1]"/>
								<delay_constant max="1.5475400000000002e-10" in_port="ff[1].Q" out_port="fabric.out[1]"/>
							</mux>
						</interconnect>
					</pb_type>
					<interconnect>
						<direct name="direct_in" input="fle.in" output="fabric.in"/>
						<direct name="direct_cin" input="fle.cin" output="fabric.cin"/>
						<direct name="direct_out" input="fabric.out" output="fle.out"/>
						<direct name="direct_cout" input="fabric.cout" output="fle.cout"/>
						<direct name="direct_clk" input="fle.clk" output="fabric.clk"/>
						<direct name="direct_reset" input="fle.reset" output="fabric.reset"/>
					</interconnect>
				</mode>
				<mode name="n2_lut4">
					<pb_type name="lut4inter" num_pb="1">
						<input name="in" num_pins="4"/>
						<input name="reset" num_pins="1"/>
						<output name="out" num_pins="2"/>
						<clock name="clk" num_pins="1"/>
						<pb_type name="ble4" num_pb="2">
							<input name="in" num_pins="4"/>
							<input name="reset" num_pins="1"/>
							<output name="out" num_pins="1"/>
							<clock name="clk" num_pins="1"/>
							<pb_type name="lut4" blif_model=".names" num_pb="1" class="lut">
								<input name="in" num_pins="4" port_class="lut_in"/>
								<output name="out" num_pins="1" port_class="lut_out"/>
								<delay_matrix type="max" in_port="lut4.in" out_port="lut4.out">
                  1.67286e-10
                  1.67286e-10
                  1.67286e-10
                  1.67286e-10
                </delay_matrix>
							</pb_type>
							<pb_type name="ff" num_pb="1">
								<input name="D" num_pins="1" port_class="D"/>
								<input name="R" num_pins="1" port_class="D"/>
								<output name="Q" num_pins="1" port_class="Q"/>
								<clock name="C" num_pins="1" port_class="clock"/>
								<mode name="latch">
									<pb_type name="latch" blif_model=".latch" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="clk" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="latch.D" clock="clk"/>
										<T_clock_to_Q max="4.47e-11" port="latch.Q" clock="clk"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="latch.D"/>
										<direct name="direct2" input="ff.C" output="latch.clk"/>
										<direct name="direct3" input="latch.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="dff">
									<pb_type name="dff" blif_model=".subckt dff" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="dff.D" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="dff.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="dff.D"/>
										<direct name="direct2" input="ff.C" output="dff.C"/>
										<direct name="direct3" input="dff.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="dffr">
									<pb_type name="dffr" blif_model=".subckt dffr" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="R" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="dffr.D" clock="C"/>
										<T_setup value="7.85e-11" port="dffr.R" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="dffr.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="dffr.D"/>
										<direct name="direct2" input="ff.C" output="dffr.C"/>
										<direct name="direct3" input="ff.R" output="dffr.R"/>
										<direct name="direct4" input="dffr.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="dffrn">
									<pb_type name="dffrn" blif_model=".subckt dffrn" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="RN" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="dffrn.D" clock="C"/>
										<T_setup value="7.85e-11" port="dffrn.RN" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="dffrn.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="dffrn.D"/>
										<direct name="direct2" input="ff.C" output="dffrn.C"/>
										<direct name="direct3" input="ff.R" output="dffrn.RN"/>
										<direct name="direct4" input="dffrn.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="dffs">
									<pb_type name="dffs" blif_model=".subckt dffs" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="S" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="dffs.D" clock="C"/>
										<T_setup value="7.85e-11" port="dffs.S" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="dffs.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="dffs.D"/>
										<direct name="direct2" input="ff.C" output="dffs.C"/>
										<direct name="direct3" input="ff.R" output="dffs.S"/>
										<direct name="direct4" input="dffs.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="dffsn">
									<pb_type name="dffsn" blif_model=".subckt dffsn" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="SN" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="dffsn.D" clock="C"/>
										<T_setup value="7.85e-11" port="dffsn.SN" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="dffsn.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="dffsn.D"/>
										<direct name="direct2" input="ff.C" output="dffsn.C"/>
										<direct name="direct3" input="ff.R" output="dffsn.SN"/>
										<direct name="direct4" input="dffsn.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="sdffr">
									<pb_type name="sdffr" blif_model=".subckt sdffr" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="R" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="sdffr.D" clock="C"/>
										<T_setup value="7.85e-11" port="sdffr.R" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="sdffr.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="sdffr.D"/>
										<direct name="direct2" input="ff.C" output="sdffr.C"/>
										<direct name="direct3" input="ff.R" output="sdffr.R"/>
										<direct name="direct4" input="sdffr.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="sdffrn">
									<pb_type name="sdffrn" blif_model=".subckt sdffrn" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="RN" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="sdffrn.D" clock="C"/>
										<T_setup value="7.85e-11" port="sdffrn.RN" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="sdffrn.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="sdffrn.D"/>
										<direct name="direct2" input="ff.C" output="sdffrn.C"/>
										<direct name="direct3" input="ff.R" output="sdffrn.RN"/>
										<direct name="direct4" input="sdffrn.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="sdffs">
									<pb_type name="sdffs" blif_model=".subckt sdffs" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="S" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="sdffs.D" clock="C"/>
										<T_setup value="7.85e-11" port="sdffs.S" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="sdffs.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="sdffs.D"/>
										<direct name="direct2" input="ff.C" output="sdffs.C"/>
										<direct name="direct3" input="ff.R" output="sdffs.S"/>
										<direct name="direct4" input="sdffs.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="sdffsn">
									<pb_type name="sdffsn" blif_model=".subckt sdffsn" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="SN" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="sdffsn.D" clock="C"/>
										<T_setup value="7.85e-11" port="sdffsn.SN" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="sdffsn.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="sdffsn.D"/>
										<direct name="direct2" input="ff.C" output="sdffsn.C"/>
										<direct name="direct3" input="ff.R" output="sdffsn.SN"/>
										<direct name="direct4" input="sdffsn.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="dffn">
									<pb_type name="dffn" blif_model=".subckt dffn" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="dffn.D" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="dffn.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="dffn.D"/>
										<direct name="direct2" input="ff.C" output="dffn.C"/>
										<direct name="direct3" input="dffn.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="dffnr">
									<pb_type name="dffnr" blif_model=".subckt dffnr" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="R" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="dffnr.D" clock="C"/>
										<T_setup value="7.85e-11" port="dffnr.R" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="dffnr.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="dffnr.D"/>
										<direct name="direct2" input="ff.C" output="dffnr.C"/>
										<direct name="direct3" input="ff.R" output="dffnr.R"/>
										<direct name="direct4" input="dffnr.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="dffnrn">
									<pb_type name="dffnrn" blif_model=".subckt dffnrn" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="RN" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="dffnrn.D" clock="C"/>
										<T_setup value="7.85e-11" port="dffnrn.RN" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="dffnrn.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="dffnrn.D"/>
										<direct name="direct2" input="ff.C" output="dffnrn.C"/>
										<direct name="direct3" input="ff.R" output="dffnrn.RN"/>
										<direct name="direct4" input="dffnrn.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="dffns">
									<pb_type name="dffns" blif_model=".subckt dffns" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="S" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="dffns.D" clock="C"/>
										<T_setup value="7.85e-11" port="dffns.S" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="dffns.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="dffns.D"/>
										<direct name="direct2" input="ff.C" output="dffns.C"/>
										<direct name="direct3" input="ff.R" output="dffns.S"/>
										<direct name="direct4" input="dffns.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="dffnsn">
									<pb_type name="dffnsn" blif_model=".subckt dffnsn" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="SN" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="dffnsn.D" clock="C"/>
										<T_setup value="7.85e-11" port="dffnsn.SN" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="dffnsn.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="dffnsn.D"/>
										<direct name="direct2" input="ff.C" output="dffnsn.C"/>
										<direct name="direct3" input="ff.R" output="dffnsn.SN"/>
										<direct name="direct4" input="dffnsn.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="sdffnr">
									<pb_type name="sdffnr" blif_model=".subckt sdffnr" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="R" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="sdffnr.D" clock="C"/>
										<T_setup value="7.85e-11" port="sdffnr.R" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="sdffnr.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="sdffnr.D"/>
										<direct name="direct2" input="ff.C" output="sdffnr.C"/>
										<direct name="direct3" input="ff.R" output="sdffnr.R"/>
										<direct name="direct4" input="sdffnr.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="sdffnrn">
									<pb_type name="sdffnrn" blif_model=".subckt sdffnrn" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="RN" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="sdffnrn.D" clock="C"/>
										<T_setup value="7.85e-11" port="sdffnrn.RN" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="sdffnrn.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="sdffnrn.D"/>
										<direct name="direct2" input="ff.C" output="sdffnrn.C"/>
										<direct name="direct3" input="ff.R" output="sdffnrn.RN"/>
										<direct name="direct4" input="sdffnrn.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="sdffns">
									<pb_type name="sdffns" blif_model=".subckt sdffns" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="S" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="sdffns.D" clock="C"/>
										<T_setup value="7.85e-11" port="sdffns.S" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="sdffns.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="sdffns.D"/>
										<direct name="direct2" input="ff.C" output="sdffns.C"/>
										<direct name="direct3" input="ff.R" output="sdffns.S"/>
										<direct name="direct4" input="sdffns.Q" output="ff.Q"/>
									</interconnect>
								</mode>
								<mode name="sdffnsn">
									<pb_type name="sdffnsn" blif_model=".subckt sdffnsn" num_pb="1">
										<input name="D" num_pins="1" port_class="D"/>
										<input name="SN" num_pins="1"/>
										<output name="Q" num_pins="1" port_class="Q"/>
										<clock name="C" num_pins="1" port_class="clock"/>
										<T_setup value="7.85e-11" port="sdffnsn.D" clock="C"/>
										<T_setup value="7.85e-11" port="sdffnsn.SN" clock="C"/>
										<T_clock_to_Q max="4.47e-11" port="sdffnsn.Q" clock="C"/>
									</pb_type>
									<interconnect>
										<direct name="direct1" input="ff.D" output="sdffnsn.D"/>
										<direct name="direct2" input="ff.C" output="sdffnsn.C"/>
										<direct name="direct3" input="ff.R" output="sdffnsn.SN"/>
										<direct name="direct4" input="sdffnsn.Q" output="ff.Q"/>
									</interconnect>
								</mode>
							</pb_type>
							<interconnect>
								<direct name="direct_lut_in" input="ble4.in[3:0]" output="lut4[0:0].in[3:0]"/>
								<direct name="direct_ff_reset" input="ble4.reset" output="ff[0:0].R"/>
								<direct name="direct_ff_clk" input="ble4.clk" output="ff[0:0].C"/>
								<direct name="direct_lut2ff" input="lut4[0:0].out" output="ff[0:0].D">
									<pack_pattern name="ble4" in_port="lut4[0:0].out" out_port="ff[0:0].D"/>
								</direct>
								<mux name="mux_seq_comb_selector" input="ff[0:0].Q lut4.out[0:0]" output="ble4.out[0:0]">
									<delay_constant max="1.5475400000000002e-10" in_port="lut4.out[0:0]" out_port="ble4.out[0:0]"/>
									<delay_constant max="1.5475400000000002e-10" in_port="ff[0:0].Q" out_port="ble4.out[0:0]"/>
								</mux>
							</interconnect>
						</pb_type>
						<interconnect>
							<direct name="direct_ble0_in" input="lut4inter.in" output="ble4[0:0].in"/>
							<direct name="direct_ble1_in" input="lut4inter.in" output="ble4[1:1].in"/>
							<direct name="direct_ble_out" input="ble4[1:0].out" output="lut4inter.out"/>
							<complete name="complete_ble_clk" input="lut4inter.clk" output="ble4[1:0].clk"/>
							<complete name="complete_ble_reset" input="lut4inter.reset" output="ble4[1:0].reset"/>
						</interconnect>
					</pb_type>
					<interconnect>
						<direct name="direct_fle_in" input="fle.in[3:0]" output="lut4inter.in"/>
						<direct name="direct_fle_out" input="lut4inter.out" output="fle.out"/>
						<direct name="direct_fle_clk" input="fle.clk" output="lut4inter.clk"/>
						<direct name="direct_fle_reset" input="fle.reset" output="lut4inter.reset"/>
					</interconnect>
				</mode>
				<mode name="n1_lut5">
					<pb_type name="ble5" num_pb="1">
						<input name="in" num_pins="5"/>
						<input name="reset" num_pins="1"/>
						<output name="out" num_pins="1"/>
						<clock name="clk" num_pins="1"/>
						<pb_type name="lut5" blif_model=".names" num_pb="1" class="lut">
							<input name="in" num_pins="5" port_class="lut_in"/>
							<output name="out" num_pins="1" port_class="lut_out"/>
							<delay_matrix type="max" in_port="lut5.in" out_port="lut5.out">
                2.25042e-10
                2.25042e-10
                2.25042e-10
                2.25042e-10
                2.25042e-10
              </delay_matrix>
						</pb_type>
						<pb_type name="ff" num_pb="1">
							<input name="D" num_pins="1" port_class="D"/>
							<input name="R" num_pins="1" port_class="D"/>
							<output name="Q" num_pins="1" port_class="Q"/>
							<clock name="C" num_pins="1" port_class="clock"/>
							<mode name="latch">
								<pb_type name="latch" blif_model=".latch" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="clk" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="latch.D" clock="clk"/>
									<T_clock_to_Q max="4.47e-11" port="latch.Q" clock="clk"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="latch.D"/>
									<direct name="direct2" input="ff.C" output="latch.clk"/>
									<direct name="direct3" input="latch.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dff">
								<pb_type name="dff" blif_model=".subckt dff" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dff.D" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dff.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dff.D"/>
									<direct name="direct2" input="ff.C" output="dff.C"/>
									<direct name="direct3" input="dff.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffr">
								<pb_type name="dffr" blif_model=".subckt dffr" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="R" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffr.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffr.R" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffr.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffr.D"/>
									<direct name="direct2" input="ff.C" output="dffr.C"/>
									<direct name="direct3" input="ff.R" output="dffr.R"/>
									<direct name="direct4" input="dffr.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffrn">
								<pb_type name="dffrn" blif_model=".subckt dffrn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="RN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffrn.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffrn.RN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffrn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffrn.D"/>
									<direct name="direct2" input="ff.C" output="dffrn.C"/>
									<direct name="direct3" input="ff.R" output="dffrn.RN"/>
									<direct name="direct4" input="dffrn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffs">
								<pb_type name="dffs" blif_model=".subckt dffs" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="S" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffs.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffs.S" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffs.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffs.D"/>
									<direct name="direct2" input="ff.C" output="dffs.C"/>
									<direct name="direct3" input="ff.R" output="dffs.S"/>
									<direct name="direct4" input="dffs.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffsn">
								<pb_type name="dffsn" blif_model=".subckt dffsn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="SN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffsn.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffsn.SN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffsn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffsn.D"/>
									<direct name="direct2" input="ff.C" output="dffsn.C"/>
									<direct name="direct3" input="ff.R" output="dffsn.SN"/>
									<direct name="direct4" input="dffsn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffr">
								<pb_type name="sdffr" blif_model=".subckt sdffr" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="R" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffr.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffr.R" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffr.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffr.D"/>
									<direct name="direct2" input="ff.C" output="sdffr.C"/>
									<direct name="direct3" input="ff.R" output="sdffr.R"/>
									<direct name="direct4" input="sdffr.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffrn">
								<pb_type name="sdffrn" blif_model=".subckt sdffrn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="RN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffrn.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffrn.RN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffrn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffrn.D"/>
									<direct name="direct2" input="ff.C" output="sdffrn.C"/>
									<direct name="direct3" input="ff.R" output="sdffrn.RN"/>
									<direct name="direct4" input="sdffrn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffs">
								<pb_type name="sdffs" blif_model=".subckt sdffs" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="S" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffs.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffs.S" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffs.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffs.D"/>
									<direct name="direct2" input="ff.C" output="sdffs.C"/>
									<direct name="direct3" input="ff.R" output="sdffs.S"/>
									<direct name="direct4" input="sdffs.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffsn">
								<pb_type name="sdffsn" blif_model=".subckt sdffsn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="SN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffsn.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffsn.SN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffsn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffsn.D"/>
									<direct name="direct2" input="ff.C" output="sdffsn.C"/>
									<direct name="direct3" input="ff.R" output="sdffsn.SN"/>
									<direct name="direct4" input="sdffsn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffn">
								<pb_type name="dffn" blif_model=".subckt dffn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffn.D" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffn.D"/>
									<direct name="direct2" input="ff.C" output="dffn.C"/>
									<direct name="direct3" input="dffn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffnr">
								<pb_type name="dffnr" blif_model=".subckt dffnr" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="R" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffnr.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffnr.R" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffnr.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffnr.D"/>
									<direct name="direct2" input="ff.C" output="dffnr.C"/>
									<direct name="direct3" input="ff.R" output="dffnr.R"/>
									<direct name="direct4" input="dffnr.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffnrn">
								<pb_type name="dffnrn" blif_model=".subckt dffnrn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="RN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffnrn.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffnrn.RN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffnrn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffnrn.D"/>
									<direct name="direct2" input="ff.C" output="dffnrn.C"/>
									<direct name="direct3" input="ff.R" output="dffnrn.RN"/>
									<direct name="direct4" input="dffnrn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffns">
								<pb_type name="dffns" blif_model=".subckt dffns" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="S" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffns.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffns.S" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffns.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffns.D"/>
									<direct name="direct2" input="ff.C" output="dffns.C"/>
									<direct name="direct3" input="ff.R" output="dffns.S"/>
									<direct name="direct4" input="dffns.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffnsn">
								<pb_type name="dffnsn" blif_model=".subckt dffnsn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="SN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffnsn.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffnsn.SN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffnsn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffnsn.D"/>
									<direct name="direct2" input="ff.C" output="dffnsn.C"/>
									<direct name="direct3" input="ff.R" output="dffnsn.SN"/>
									<direct name="direct4" input="dffnsn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffnr">
								<pb_type name="sdffnr" blif_model=".subckt sdffnr" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="R" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffnr.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffnr.R" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffnr.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffnr.D"/>
									<direct name="direct2" input="ff.C" output="sdffnr.C"/>
									<direct name="direct3" input="ff.R" output="sdffnr.R"/>
									<direct name="direct4" input="sdffnr.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffnrn">
								<pb_type name="sdffnrn" blif_model=".subckt sdffnrn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="RN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffnrn.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffnrn.RN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffnrn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffnrn.D"/>
									<direct name="direct2" input="ff.C" output="sdffnrn.C"/>
									<direct name="direct3" input="ff.R" output="sdffnrn.RN"/>
									<direct name="direct4" input="sdffnrn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffns">
								<pb_type name="sdffns" blif_model=".subckt sdffns" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="S" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffns.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffns.S" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffns.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffns.D"/>
									<direct name="direct2" input="ff.C" output="sdffns.C"/>
									<direct name="direct3" input="ff.R" output="sdffns.S"/>
									<direct name="direct4" input="sdffns.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffnsn">
								<pb_type name="sdffnsn" blif_model=".subckt sdffnsn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="SN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffnsn.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffnsn.SN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffnsn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffnsn.D"/>
									<direct name="direct2" input="ff.C" output="sdffnsn.C"/>
									<direct name="direct3" input="ff.R" output="sdffnsn.SN"/>
									<direct name="direct4" input="sdffnsn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
						</pb_type>
						<interconnect>
							<direct name="direct_lut_in" input="ble5.in" output="lut5[0:0].in"/>
							<direct name="direct_ff_clk" input="ble5.clk" output="ff.C"/>
							<direct name="direct_ff_reset" input="ble5.reset" output="ff.R"/>
							<direct name="direct_lut2ff" input="lut5.out" output="ff.D">
								<pack_pattern name="ble5" in_port="lut5.out" out_port="ff.D"/>
							</direct>
							<mux name="mux_seq_comb_selector" input="ff.Q lut5.out" output="ble5.out">
								<delay_constant max="1.5475400000000002e-10" in_port="lut5.out" out_port="ble5.out"/>
								<delay_constant max="1.5475400000000002e-10" in_port="ff.Q" out_port="ble5.out"/>
							</mux>
						</interconnect>
					</pb_type>
					<interconnect>
						<direct name="direct_ble_in" input="fle.in" output="ble5.in"/>
						<direct name="direct_ble_out" input="ble5.out" output="fle.out[0:0]"/>
						<direct name="direct_ble_clk" input="fle.clk" output="ble5.clk"/>
						<direct name="direct_ble_reset" input="fle.reset" output="ble5.reset"/>
					</interconnect>
				</mode>
				<mode name="arithmetic">
					<pb_type name="arithmetic" num_pb="1">
						<input name="in" num_pins="4"/>
						<input name="cin" num_pins="1"/>
						<input name="reset" num_pins="1"/>
						<output name="out" num_pins="1"/>
						<output name="cout" num_pins="1"/>
						<clock name="clk" num_pins="1"/>
						<pb_type name="lut4" blif_model=".names" num_pb="2" class="lut">
							<input name="in" num_pins="4" port_class="lut_in"/>
							<output name="out" num_pins="1" port_class="lut_out"/>
							<delay_matrix type="max" in_port="lut4.in" out_port="lut4.out">
                  1.67286e-10
                  1.67286e-10
                  1.67286e-10
                  1.67286e-10
                </delay_matrix>
						</pb_type>
						<pb_type name="adder" blif_model=".subckt _fpga_adder" num_pb="1">
							<input name="a" num_pins="1"/>
							<input name="b" num_pins="1"/>
							<input name="cin" num_pins="1"/>
							<output name="cout" num_pins="1"/>
							<output name="sumout" num_pins="1"/>
							<delay_constant max="4.95e-11" in_port="adder.a" out_port="adder.sumout"/>
							<delay_constant max="4.77e-11" in_port="adder.b" out_port="adder.sumout"/>
							<delay_constant max="4.32e-11" in_port="adder.cin" out_port="adder.sumout"/>
							<delay_constant max="3.39e-11" in_port="adder.a" out_port="adder.cout"/>
							<delay_constant max="3.18e-11" in_port="adder.b" out_port="adder.cout"/>
							<delay_constant max="7.0526e-11" in_port="adder.cin" out_port="adder.cout"/>
						</pb_type>
						<pb_type name="ff" num_pb="1">
							<input name="D" num_pins="1" port_class="D"/>
							<input name="R" num_pins="1" port_class="D"/>
							<output name="Q" num_pins="1" port_class="Q"/>
							<clock name="C" num_pins="1" port_class="clock"/>
							<mode name="latch">
								<pb_type name="latch" blif_model=".latch" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="clk" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="latch.D" clock="clk"/>
									<T_clock_to_Q max="4.47e-11" port="latch.Q" clock="clk"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="latch.D"/>
									<direct name="direct2" input="ff.C" output="latch.clk"/>
									<direct name="direct3" input="latch.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dff">
								<pb_type name="dff" blif_model=".subckt dff" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dff.D" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dff.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dff.D"/>
									<direct name="direct2" input="ff.C" output="dff.C"/>
									<direct name="direct3" input="dff.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffr">
								<pb_type name="dffr" blif_model=".subckt dffr" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="R" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffr.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffr.R" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffr.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffr.D"/>
									<direct name="direct2" input="ff.C" output="dffr.C"/>
									<direct name="direct3" input="ff.R" output="dffr.R"/>
									<direct name="direct4" input="dffr.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffrn">
								<pb_type name="dffrn" blif_model=".subckt dffrn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="RN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffrn.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffrn.RN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffrn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffrn.D"/>
									<direct name="direct2" input="ff.C" output="dffrn.C"/>
									<direct name="direct3" input="ff.R" output="dffrn.RN"/>
									<direct name="direct4" input="dffrn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffs">
								<pb_type name="dffs" blif_model=".subckt dffs" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="S" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffs.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffs.S" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffs.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffs.D"/>
									<direct name="direct2" input="ff.C" output="dffs.C"/>
									<direct name="direct3" input="ff.R" output="dffs.S"/>
									<direct name="direct4" input="dffs.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffsn">
								<pb_type name="dffsn" blif_model=".subckt dffsn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="SN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffsn.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffsn.SN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffsn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffsn.D"/>
									<direct name="direct2" input="ff.C" output="dffsn.C"/>
									<direct name="direct3" input="ff.R" output="dffsn.SN"/>
									<direct name="direct4" input="dffsn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffr">
								<pb_type name="sdffr" blif_model=".subckt sdffr" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="R" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffr.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffr.R" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffr.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffr.D"/>
									<direct name="direct2" input="ff.C" output="sdffr.C"/>
									<direct name="direct3" input="ff.R" output="sdffr.R"/>
									<direct name="direct4" input="sdffr.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffrn">
								<pb_type name="sdffrn" blif_model=".subckt sdffrn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="RN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffrn.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffrn.RN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffrn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffrn.D"/>
									<direct name="direct2" input="ff.C" output="sdffrn.C"/>
									<direct name="direct3" input="ff.R" output="sdffrn.RN"/>
									<direct name="direct4" input="sdffrn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffs">
								<pb_type name="sdffs" blif_model=".subckt sdffs" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="S" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffs.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffs.S" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffs.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffs.D"/>
									<direct name="direct2" input="ff.C" output="sdffs.C"/>
									<direct name="direct3" input="ff.R" output="sdffs.S"/>
									<direct name="direct4" input="sdffs.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffsn">
								<pb_type name="sdffsn" blif_model=".subckt sdffsn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="SN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffsn.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffsn.SN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffsn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffsn.D"/>
									<direct name="direct2" input="ff.C" output="sdffsn.C"/>
									<direct name="direct3" input="ff.R" output="sdffsn.SN"/>
									<direct name="direct4" input="sdffsn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffn">
								<pb_type name="dffn" blif_model=".subckt dffn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffn.D" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffn.D"/>
									<direct name="direct2" input="ff.C" output="dffn.C"/>
									<direct name="direct3" input="dffn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffnr">
								<pb_type name="dffnr" blif_model=".subckt dffnr" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="R" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffnr.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffnr.R" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffnr.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffnr.D"/>
									<direct name="direct2" input="ff.C" output="dffnr.C"/>
									<direct name="direct3" input="ff.R" output="dffnr.R"/>
									<direct name="direct4" input="dffnr.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffnrn">
								<pb_type name="dffnrn" blif_model=".subckt dffnrn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="RN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffnrn.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffnrn.RN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffnrn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffnrn.D"/>
									<direct name="direct2" input="ff.C" output="dffnrn.C"/>
									<direct name="direct3" input="ff.R" output="dffnrn.RN"/>
									<direct name="direct4" input="dffnrn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffns">
								<pb_type name="dffns" blif_model=".subckt dffns" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="S" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffns.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffns.S" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffns.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffns.D"/>
									<direct name="direct2" input="ff.C" output="dffns.C"/>
									<direct name="direct3" input="ff.R" output="dffns.S"/>
									<direct name="direct4" input="dffns.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="dffnsn">
								<pb_type name="dffnsn" blif_model=".subckt dffnsn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="SN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="dffnsn.D" clock="C"/>
									<T_setup value="7.85e-11" port="dffnsn.SN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="dffnsn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="dffnsn.D"/>
									<direct name="direct2" input="ff.C" output="dffnsn.C"/>
									<direct name="direct3" input="ff.R" output="dffnsn.SN"/>
									<direct name="direct4" input="dffnsn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffnr">
								<pb_type name="sdffnr" blif_model=".subckt sdffnr" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="R" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffnr.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffnr.R" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffnr.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffnr.D"/>
									<direct name="direct2" input="ff.C" output="sdffnr.C"/>
									<direct name="direct3" input="ff.R" output="sdffnr.R"/>
									<direct name="direct4" input="sdffnr.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffnrn">
								<pb_type name="sdffnrn" blif_model=".subckt sdffnrn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="RN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffnrn.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffnrn.RN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffnrn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffnrn.D"/>
									<direct name="direct2" input="ff.C" output="sdffnrn.C"/>
									<direct name="direct3" input="ff.R" output="sdffnrn.RN"/>
									<direct name="direct4" input="sdffnrn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffns">
								<pb_type name="sdffns" blif_model=".subckt sdffns" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="S" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffns.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffns.S" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffns.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffns.D"/>
									<direct name="direct2" input="ff.C" output="sdffns.C"/>
									<direct name="direct3" input="ff.R" output="sdffns.S"/>
									<direct name="direct4" input="sdffns.Q" output="ff.Q"/>
								</interconnect>
							</mode>
							<mode name="sdffnsn">
								<pb_type name="sdffnsn" blif_model=".subckt sdffnsn" num_pb="1">
									<input name="D" num_pins="1" port_class="D"/>
									<input name="SN" num_pins="1"/>
									<output name="Q" num_pins="1" port_class="Q"/>
									<clock name="C" num_pins="1" port_class="clock"/>
									<T_setup value="7.85e-11" port="sdffnsn.D" clock="C"/>
									<T_setup value="7.85e-11" port="sdffnsn.SN" clock="C"/>
									<T_clock_to_Q max="4.47e-11" port="sdffnsn.Q" clock="C"/>
								</pb_type>
								<interconnect>
									<direct name="direct1" input="ff.D" output="sdffnsn.D"/>
									<direct name="direct2" input="ff.C" output="sdffnsn.C"/>
									<direct name="direct3" input="ff.R" output="sdffnsn.SN"/>
									<direct name="direct4" input="sdffnsn.Q" output="ff.Q"/>
								</interconnect>
							</mode>
						</pb_type>
						<interconnect>
							<direct name="clock" input="arithmetic.clk" output="ff.C"/>
							<direct name="reset" input="arithmetic.reset" output="ff.R"/>
							<direct name="lut_in1" input="arithmetic.in[3:0]" output="lut4[0:0].in[3:0]"/>
							<direct name="lut_in2" input="arithmetic.in[3:0]" output="lut4[1:1].in[3:0]"/>
							<direct name="lut_to_add1" input="lut4[0:0].out" output="adder.a"/>
							<direct name="lut_to_add2" input="lut4[1:1].out" output="adder.b"/>
							<direct name="add_to_ff" input="adder.sumout" output="ff.D">
								<pack_pattern name="arith" in_port="adder.sumout" out_port="ff.D"/>
							</direct>
							<direct name="carry_in" input="arithmetic.cin" output="adder.cin">
								<pack_pattern name="chain" in_port="arithmetic.cin" out_port="adder.cin"/>
							</direct>
							<direct name="carry_out" input="adder.cout" output="arithmetic.cout">
								<pack_pattern name="chain" in_port="adder.cout" out_port="arithmetic.cout"/>
							</direct>
							<mux name="sumout" input="ff.Q adder.sumout" output="arithmetic.out">
								<delay_constant max="25e-12" in_port="adder.sumout" out_port="arithmetic.out"/>
								<delay_constant max="45e-12" in_port="ff.Q" out_port="arithmetic.out"/>
							</mux>
						</interconnect>
					</pb_type>
					<interconnect>
						<direct name="direct1" input="fle.in[3:0]" output="arithmetic[0:0].in"/>
						<direct name="carry_in" input="fle.cin" output="arithmetic[0:0].cin">
							<pack_pattern name="chain" in_port="fle.cin" out_port="arithmetic[0:0].cin"/>
						</direct>
						<direct name="carry_out" input="arithmetic[0:0].cout" output="fle.cout">
							<pack_pattern name="chain" in_port="arithmetic.cout" out_port="fle.cout"/>
						</direct>
						<complete name="direct3" input="fle.clk" output="arithmetic.clk"/>
						<complete name="direct_rst" input="fle.reset" output="arithmetic.reset"/>
						<direct name="direct4" input="arithmetic.out" output="fle.out[1]"/>
					</interconnect>
				</mode>
			</pb_type>
			<interconnect>
				<direct name="clb_in_to_fle0_in" input="clb.I0" output="fle[0].in"/>
				<direct name="clb_in_to_fle1_in" input="clb.I1" output="fle[1].in"/>
				<direct name="clb_in_to_fle2_in" input="clb.I2" output="fle[2].in"/>
				<direct name="clb_in_to_fle3_in" input="clb.I3" output="fle[3].in"/>
				<direct name="clb_in_to_fle4_in" input="clb.I4" output="fle[4].in"/>
				<direct name="clb_in_to_fle5_in" input="clb.I5" output="fle[5].in"/>
				<direct name="clb_in_to_fle6_in" input="clb.I6" output="fle[6].in"/>
				<direct name="clb_in_to_fle7_in" input="clb.I7" output="fle[7].in"/>
				<direct name="clb_in_to_fle8_in" input="clb.I8" output="fle[8].in"/>
				<direct name="clb_in_to_fle9_in" input="clb.I9" output="fle[9].in"/>
				<direct name="clb_in_to_fle10_in" input="clb.I10" output="fle[10].in"/>
				<direct name="clb_in_to_fle11_in" input="clb.I11" output="fle[11].in"/>
				<complete name="clks" input="clb.clk" output="fle[11:0].clk">
					<delay_constant max="1.6946600000000003e-10" in_port="clb.clk" out_port="fle[11:0].clk"/>
				</complete>
				<complete name="resets" input="clb.reset" output="fle[11:0].reset">
					<delay_constant max="2.46196e-10" in_port="clb.reset" out_port="fle[11:0].reset"/>
				</complete>
				<direct name="clbouts1" input="fle[5:0].out[0:1]" output="clb.O[11:0]"/>
				<direct name="clbouts2" input="fle[11:6].out[0:1]" output="clb.O[23:12]"/>
				<direct name="carry_in" input="clb.cin" output="fle[0:0].cin">
					<delay_constant max="0.16e-9" in_port="clb.cin" out_port="fle[0:0].cin"/>
					<pack_pattern name="chain" in_port="clb.cin" out_port="fle[0:0].cin"/>
				</direct>
				<direct name="carry_out" input="fle[11:11].cout" output="clb.cout">
					<pack_pattern name="chain" in_port="fle[11:11].cout" out_port="clb.cout"/>
				</direct>
				<direct name="carry_link" input="fle[10:0].cout" output="fle[11:1].cin">
					<pack_pattern name="chain" in_port="fle[10:0].cout" out_port="fle[11:1].cin"/>
				</direct>
			</interconnect>
		</pb_type>
		<pb_type name="dsp">
			<clock name="clk" num_pins="8"/>
			<input name="reset" num_pins="1" is_non_clock_global="true"/>
			<input name="a" num_pins="48"/>
			<input name="b" num_pins="40"/>
			<input name="lclk" num_pins="1"/>
			<input name="lreset" num_pins="1"/>
			<output name="q_o" num_pins="44"/>
			<pb_type name="dsp_core" num_pb="1">
				<input name="reset" num_pins="1"/>
				<input name="A" num_pins="48"/>
				<input name="B" num_pins="40"/>
				<output name="Y" num_pins="44"/>
				<clock name="clk" num_pins="1"/>
				<mode name="physical" disable_packing="true">
					<pb_type name="frac_dsp" blif_model=".subckt dsp_phy" num_pb="1">
						<input name="reset" num_pins="1"/>
						<input name="A" num_pins="48"/>
						<input name="B" num_pins="40"/>
						<output name="Y" num_pins="44"/>
						<clock name="clk" num_pins="1"/>
						<T_setup value="4.06e-11" port="frac_dsp.A" clock="clk"/>
						<T_setup value="4.06e-11" port="frac_dsp.B" clock="clk"/>
						<T_setup value="4.06e-11" port="frac_dsp.reset" clock="clk"/>
						<T_hold value="1.12e-11" port="frac_dsp.A" clock="clk"/>
						<T_hold value="1.12e-11" port="frac_dsp.B" clock="clk"/>
						<T_hold value="1.12e-11" port="frac_dsp.reset" clock="clk"/>
						<T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="frac_dsp.Y" clock="clk"/>
					</pb_type>
					<interconnect>
						<direct name="clk2clk" input="dsp_core.clk" output="frac_dsp.clk"/>
						<direct name="rst2rst" input="dsp_core.reset" output="frac_dsp.reset"/>
						<direct name="a2a" input="dsp_core.A" output="frac_dsp.A"/>
						<direct name="b2b" input="dsp_core.B" output="frac_dsp.B"/>
						<direct name="out2out" input="frac_dsp.Y" output="dsp_core.Y"/>
					</interconnect>
				</mode>
				<mode name="quad_mac12x10">
					<pb_type name="quad_mac12x10" blif_model=".subckt quad_mac12x10" num_pb="1">
						<input name="A0" num_pins="12"/>
						<input name="B0" num_pins="10"/>
						<input name="A1" num_pins="12"/>
						<input name="B1" num_pins="10"/>
						<input name="A2" num_pins="12"/>
						<input name="B2" num_pins="10"/>
						<input name="A3" num_pins="12"/>
						<input name="B3" num_pins="10"/>
						<output name="Y" num_pins="22"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10.A0" out_port="quad_mac12x10.Y"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10.B0" out_port="quad_mac12x10.Y"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10.A1" out_port="quad_mac12x10.Y"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10.B1" out_port="quad_mac12x10.Y"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10.A2" out_port="quad_mac12x10.Y"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10.B2" out_port="quad_mac12x10.Y"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10.A3" out_port="quad_mac12x10.Y"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10.B3" out_port="quad_mac12x10.Y"/>
					</pb_type>
					<interconnect>
						<direct name="a2a0" input="dsp_core.A[0:11]" output="quad_mac12x10.A0[0:11]"/>
						<direct name="b2b0" input="dsp_core.B[0:9]" output="quad_mac12x10.B0[0:9]"/>
						<direct name="a2a1" input="dsp_core.A[12:23]" output="quad_mac12x10.A1[0:11]"/>
						<direct name="b2b1" input="dsp_core.B[10:19]" output="quad_mac12x10.B1[0:9]"/>
						<direct name="a2a2" input="dsp_core.A[24:35]" output="quad_mac12x10.A2[0:11]"/>
						<direct name="b2b2" input="dsp_core.B[20:29]" output="quad_mac12x10.B2[0:9]"/>
						<direct name="a2a3" input="dsp_core.A[36:47]" output="quad_mac12x10.A3[0:11]"/>
						<direct name="b2b3" input="dsp_core.B[30:39]" output="quad_mac12x10.B3[0:9]"/>
						<direct name="out2out" input="quad_mac12x10.Y[0:21]" output="dsp_core.Y[0:21]"/>
					</interconnect>
				</mode>
				<mode name="quad_mac12x10_regi">
					<pb_type name="quad_mac12x10_regi" blif_model=".subckt quad_mac12x10_regi" num_pb="1">
						<clock name="CLK" num_pins="1"/>
						<input name="RSTB" num_pins="1"/>
						<input name="A0" num_pins="12"/>
						<input name="B0" num_pins="10"/>
						<input name="A1" num_pins="12"/>
						<input name="B1" num_pins="10"/>
						<input name="A2" num_pins="12"/>
						<input name="B2" num_pins="10"/>
						<input name="A3" num_pins="12"/>
						<input name="B3" num_pins="10"/>
						<output name="Y" num_pins="22"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regi.RSTB" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regi.A0" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regi.B0" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regi.A1" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regi.B1" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regi.A2" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regi.B2" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regi.A3" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regi.B3" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regi.RSTB" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regi.A0" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regi.B0" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regi.A1" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regi.B1" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regi.A2" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regi.B2" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regi.A3" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regi.B3" clock="CLK"/>
						<T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="quad_mac12x10_regi.Y" clock="CLK"/>
					</pb_type>
					<interconnect>
						<direct name="clk" input="dsp_core.clk" output="quad_mac12x10_regi.CLK"/>
						<direct name="rst" input="dsp_core.reset" output="quad_mac12x10_regi.RSTB"/>
						<direct name="a2a0" input="dsp_core.A[0:11]" output="quad_mac12x10_regi.A0[0:11]"/>
						<direct name="b2b0" input="dsp_core.B[0:9]" output="quad_mac12x10_regi.B0[0:9]"/>
						<direct name="a2a1" input="dsp_core.A[12:23]" output="quad_mac12x10_regi.A1[0:11]"/>
						<direct name="b2b1" input="dsp_core.B[10:19]" output="quad_mac12x10_regi.B1[0:9]"/>
						<direct name="a2a2" input="dsp_core.A[24:35]" output="quad_mac12x10_regi.A2[0:11]"/>
						<direct name="b2b2" input="dsp_core.B[20:29]" output="quad_mac12x10_regi.B2[0:9]"/>
						<direct name="a2a3" input="dsp_core.A[36:47]" output="quad_mac12x10_regi.A3[0:11]"/>
						<direct name="b2b3" input="dsp_core.B[30:39]" output="quad_mac12x10_regi.B3[0:9]"/>
						<direct name="out2out" input="quad_mac12x10_regi.Y[0:21]" output="dsp_core.Y[0:21]"/>
					</interconnect>
				</mode>
				<mode name="quad_mac12x10_rego">
					<pb_type name="quad_mac12x10_rego" blif_model=".subckt quad_mac12x10_rego" num_pb="1">
						<clock name="CLK" num_pins="1"/>
						<input name="RSTB" num_pins="1"/>
						<input name="A0" num_pins="12"/>
						<input name="B0" num_pins="10"/>
						<input name="A1" num_pins="12"/>
						<input name="B1" num_pins="10"/>
						<input name="A2" num_pins="12"/>
						<input name="B2" num_pins="10"/>
						<input name="A3" num_pins="12"/>
						<input name="B3" num_pins="10"/>
						<output name="Y" num_pins="22"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_rego.RSTB" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_rego.A0" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_rego.B0" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_rego.A1" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_rego.B1" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_rego.A2" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_rego.B2" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_rego.A3" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_rego.B3" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_rego.RSTB" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_rego.A0" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_rego.B0" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_rego.A1" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_rego.B1" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_rego.A2" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_rego.B2" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_rego.A3" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_rego.B3" clock="CLK"/>
						<T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="quad_mac12x10_rego.Y" clock="CLK"/>
					</pb_type>
					<interconnect>
						<direct name="clk" input="dsp_core.clk" output="quad_mac12x10_rego.CLK"/>
						<direct name="rst" input="dsp_core.reset" output="quad_mac12x10_rego.RSTB"/>
						<direct name="a2a0" input="dsp_core.A[0:11]" output="quad_mac12x10_rego.A0[0:11]"/>
						<direct name="b2b0" input="dsp_core.B[0:9]" output="quad_mac12x10_rego.B0[0:9]"/>
						<direct name="a2a1" input="dsp_core.A[12:23]" output="quad_mac12x10_rego.A1[0:11]"/>
						<direct name="b2b1" input="dsp_core.B[10:19]" output="quad_mac12x10_rego.B1[0:9]"/>
						<direct name="a2a2" input="dsp_core.A[24:35]" output="quad_mac12x10_rego.A2[0:11]"/>
						<direct name="b2b2" input="dsp_core.B[20:29]" output="quad_mac12x10_rego.B2[0:9]"/>
						<direct name="a2a3" input="dsp_core.A[36:47]" output="quad_mac12x10_rego.A3[0:11]"/>
						<direct name="b2b3" input="dsp_core.B[30:39]" output="quad_mac12x10_rego.B3[0:9]"/>
						<direct name="out2out" input="quad_mac12x10_rego.Y[0:21]" output="dsp_core.Y[0:21]"/>
					</interconnect>
				</mode>
				<mode name="quad_mac12x10_regio">
					<pb_type name="quad_mac12x10_regio" blif_model=".subckt quad_mac12x10_regio" num_pb="1">
						<clock name="CLK" num_pins="1"/>
						<input name="RSTB" num_pins="1"/>
						<input name="A0" num_pins="12"/>
						<input name="B0" num_pins="10"/>
						<input name="A1" num_pins="12"/>
						<input name="B1" num_pins="10"/>
						<input name="A2" num_pins="12"/>
						<input name="B2" num_pins="10"/>
						<input name="A3" num_pins="12"/>
						<input name="B3" num_pins="10"/>
						<output name="Y" num_pins="22"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regio.RSTB" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regio.A0" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regio.B0" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regio.A1" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regio.B1" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regio.A2" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regio.B2" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regio.A3" clock="CLK"/>
						<T_setup value="4.06e-11" port="quad_mac12x10_regio.B3" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regio.RSTB" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regio.A0" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regio.B0" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regio.A1" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regio.B1" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regio.A2" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regio.B2" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regio.A3" clock="CLK"/>
						<T_hold value="1.12e-11" port="quad_mac12x10_regio.B3" clock="CLK"/>
						<T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="quad_mac12x10_regio.Y" clock="CLK"/>
					</pb_type>
					<interconnect>
						<direct name="clk" input="dsp_core.clk" output="quad_mac12x10_regio.CLK"/>
						<direct name="rst" input="dsp_core.reset" output="quad_mac12x10_regio.RSTB"/>
						<direct name="a2a0" input="dsp_core.A[0:11]" output="quad_mac12x10_regio.A0[0:11]"/>
						<direct name="b2b0" input="dsp_core.B[0:9]" output="quad_mac12x10_regio.B0[0:9]"/>
						<direct name="a2a1" input="dsp_core.A[12:23]" output="quad_mac12x10_regio.A1[0:11]"/>
						<direct name="b2b1" input="dsp_core.B[10:19]" output="quad_mac12x10_regio.B1[0:9]"/>
						<direct name="a2a2" input="dsp_core.A[24:35]" output="quad_mac12x10_regio.A2[0:11]"/>
						<direct name="b2b2" input="dsp_core.B[20:29]" output="quad_mac12x10_regio.B2[0:9]"/>
						<direct name="a2a3" input="dsp_core.A[36:47]" output="quad_mac12x10_regio.A3[0:11]"/>
						<direct name="b2b3" input="dsp_core.B[30:39]" output="quad_mac12x10_regio.B3[0:9]"/>
						<direct name="out2out" input="quad_mac12x10_regio.Y[0:21]" output="dsp_core.Y[0:21]"/>
					</interconnect>
				</mode>
				<mode name="quad_mac12x10_dual_output">
					<pb_type name="quad_mac12x10_dual_output" blif_model=".subckt quad_mac12x10_dual_output" num_pb="1">
						<input name="A0" num_pins="12"/>
						<input name="B0" num_pins="10"/>
						<input name="A1" num_pins="12"/>
						<input name="B1" num_pins="10"/>
						<input name="A2" num_pins="12"/>
						<input name="B2" num_pins="10"/>
						<input name="A3" num_pins="12"/>
						<input name="B3" num_pins="10"/>
						<output name="Y0" num_pins="22"/>
						<output name="Y1" num_pins="22"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10_dual_output.A0" out_port="quad_mac12x10_dual_output.Y0"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10_dual_output.B0" out_port="quad_mac12x10_dual_output.Y0"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10_dual_output.A1" out_port="quad_mac12x10_dual_output.Y0"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10_dual_output.B1" out_port="quad_mac12x10_dual_output.Y0"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10_dual_output.A2" out_port="quad_mac12x10_dual_output.Y0 quad_mac12x10_dual_output.Y1"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10_dual_output.B2" out_port="quad_mac12x10_dual_output.Y0 quad_mac12x10_dual_output.Y1"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="quad_mac12x10_dual_output.A3" out_port="quad_mac12x10_dual_output.Y0 quad_mac12x10_dual_output.Y1"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="quad_mac12x10_dual_output.B3" out_port="quad_mac12x10_dual_output.Y0 quad_mac12x10_dual_output.Y1"/>
					</pb_type>
					<interconnect>
						<direct name="a2a0" input="dsp_core.A[0:11]" output="quad_mac12x10_dual_output.A0[0:11]"/>
						<direct name="b2b0" input="dsp_core.B[0:9]" output="quad_mac12x10_dual_output.B0[0:9]"/>
						<direct name="a2a1" input="dsp_core.A[12:23]" output="quad_mac12x10_dual_output.A1[0:11]"/>
						<direct name="b2b1" input="dsp_core.B[10:19]" output="quad_mac12x10_dual_output.B1[0:9]"/>
						<direct name="a2a2" input="dsp_core.A[24:35]" output="quad_mac12x10_dual_output.A2[0:11]"/>
						<direct name="b2b2" input="dsp_core.B[20:29]" output="quad_mac12x10_dual_output.B2[0:9]"/>
						<direct name="a2a3" input="dsp_core.A[36:47]" output="quad_mac12x10_dual_output.A3[0:11]"/>
						<direct name="b2b3" input="dsp_core.B[30:39]" output="quad_mac12x10_dual_output.B3[0:9]"/>
						<direct name="out2out0" input="quad_mac12x10_dual_output.Y0[0:21]" output="dsp_core.Y[0:21]"/>
						<direct name="out2out1" input="quad_mac12x10_dual_output.Y1[0:21]" output="dsp_core.Y[22:43]"/>
					</interconnect>
				</mode>
				<mode name="dual_mac12x10">
					<pb_type name="mac12x10" blif_model=".subckt mac12x10" num_pb="2">
						<input name="A0" num_pins="12"/>
						<input name="B0" num_pins="10"/>
						<input name="A1" num_pins="12"/>
						<input name="B1" num_pins="10"/>
						<output name="Y" num_pins="22"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mac12x10.A0" out_port="mac12x10.Y"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mac12x10.B0" out_port="mac12x10.Y"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mac12x10.A1" out_port="mac12x10.Y"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mac12x10.B1" out_port="mac12x10.Y"/>
					</pb_type>
					<interconnect>
						<direct name="a2a0_0" input="dsp_core.A[0:11]" output="mac12x10[0].A0[0:11]"/>
						<direct name="b2b0_0" input="dsp_core.B[0:9]" output="mac12x10[0].B0[0:9]"/>
						<direct name="a2a1_0" input="dsp_core.A[12:23]" output="mac12x10[0].A1[0:11]"/>
						<direct name="b2b1_0" input="dsp_core.B[10:19]" output="mac12x10[0].B1[0:9]"/>
						<direct name="out2out_0" input="mac12x10[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
						<direct name="a2a0_1" input="dsp_core.A[24:35]" output="mac12x10[1].A0[0:11]"/>
						<direct name="b2b0_1" input="dsp_core.B[20:29]" output="mac12x10[1].B0[0:9]"/>
						<direct name="a2a1_1" input="dsp_core.A[36:47]" output="mac12x10[1].A1[0:11]"/>
						<direct name="b2b1_1" input="dsp_core.B[30:39]" output="mac12x10[1].B1[0:9]"/>
						<direct name="out2out_1" input="mac12x10[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
					</interconnect>
				</mode>
				<mode name="dual_mac12x10_regi">
					<pb_type name="mac12x10_regi" blif_model=".subckt mac12x10_regi" num_pb="2">
						<clock name="CLK" num_pins="1"/>
						<input name="RSTB" num_pins="1"/>
						<input name="A0" num_pins="12"/>
						<input name="B0" num_pins="10"/>
						<input name="A1" num_pins="12"/>
						<input name="B1" num_pins="10"/>
						<output name="Y" num_pins="22"/>
						<T_setup value="4.06e-11" port="mac12x10_regi.RSTB" clock="CLK"/>
						<T_setup value="4.06e-11" port="mac12x10_regi.A0" clock="CLK"/>
						<T_setup value="4.06e-11" port="mac12x10_regi.B0" clock="CLK"/>
						<T_setup value="4.06e-11" port="mac12x10_regi.A1" clock="CLK"/>
						<T_setup value="4.06e-11" port="mac12x10_regi.B1" clock="CLK"/>
						<T_hold value="1.12e-11" port="mac12x10_regi.RSTB" clock="CLK"/>
						<T_hold value="1.12e-11" port="mac12x10_regi.A0" clock="CLK"/>
						<T_hold value="1.12e-11" port="mac12x10_regi.B0" clock="CLK"/>
						<T_hold value="1.12e-11" port="mac12x10_regi.A1" clock="CLK"/>
						<T_hold value="1.12e-11" port="mac12x10_regi.B1" clock="CLK"/>
						<T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mac12x10_regi.Y" clock="CLK"/>
					</pb_type>
					<interconnect>
						<complete name="clk" input="dsp_core.clk" output="mac12x10_regi.CLK"/>
						<complete name="rst" input="dsp_core.reset" output="mac12x10_regi.RSTB"/>
						<direct name="a2a0_0" input="dsp_core.A[0:11]" output="mac12x10_regi[0].A0[0:11]"/>
						<direct name="b2b0_0" input="dsp_core.B[0:9]" output="mac12x10_regi[0].B0[0:9]"/>
						<direct name="a2a1_0" input="dsp_core.A[12:23]" output="mac12x10_regi[0].A1[0:11]"/>
						<direct name="b2b1_0" input="dsp_core.B[10:19]" output="mac12x10_regi[0].B1[0:9]"/>
						<direct name="out2out_0" input="mac12x10_regi[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
						<direct name="a2a0_1" input="dsp_core.A[24:35]" output="mac12x10_regi[1].A0[0:11]"/>
						<direct name="b2b0_1" input="dsp_core.B[20:29]" output="mac12x10_regi[1].B0[0:9]"/>
						<direct name="a2a1_1" input="dsp_core.A[36:47]" output="mac12x10_regi[1].A1[0:11]"/>
						<direct name="b2b1_1" input="dsp_core.B[30:39]" output="mac12x10_regi[1].B1[0:9]"/>
						<direct name="out2out_1" input="mac12x10_regi[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
					</interconnect>
				</mode>
				<mode name="dual_mac12x10_rego">
					<pb_type name="mac12x10_rego" blif_model=".subckt mac12x10_rego" num_pb="2">
						<clock name="CLK" num_pins="1"/>
						<input name="RSTB" num_pins="1"/>
						<input name="A0" num_pins="12"/>
						<input name="B0" num_pins="10"/>
						<input name="A1" num_pins="12"/>
						<input name="B1" num_pins="10"/>
						<output name="Y" num_pins="22"/>
						<T_setup value="4.06e-11" port="mac12x10_rego.RSTB" clock="CLK"/>
						<T_setup value="4.06e-11" port="mac12x10_rego.A0" clock="CLK"/>
						<T_setup value="4.06e-11" port="mac12x10_rego.B0" clock="CLK"/>
						<T_setup value="4.06e-11" port="mac12x10_rego.A1" clock="CLK"/>
						<T_setup value="4.06e-11" port="mac12x10_rego.B1" clock="CLK"/>
						<T_hold value="1.12e-11" port="mac12x10_rego.RSTB" clock="CLK"/>
						<T_hold value="1.12e-11" port="mac12x10_rego.A0" clock="CLK"/>
						<T_hold value="1.12e-11" port="mac12x10_rego.B0" clock="CLK"/>
						<T_hold value="1.12e-11" port="mac12x10_rego.A1" clock="CLK"/>
						<T_hold value="1.12e-11" port="mac12x10_rego.B1" clock="CLK"/>
						<T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mac12x10_rego.Y" clock="CLK"/>
					</pb_type>
					<interconnect>
						<complete name="clk" input="dsp_core.clk" output="mac12x10_rego.CLK"/>
						<complete name="rst" input="dsp_core.reset" output="mac12x10_rego.RSTB"/>
						<direct name="a2a0_0" input="dsp_core.A[0:11]" output="mac12x10_rego[0].A0[0:11]"/>
						<direct name="b2b0_0" input="dsp_core.B[0:9]" output="mac12x10_rego[0].B0[0:9]"/>
						<direct name="a2a1_0" input="dsp_core.A[12:23]" output="mac12x10_rego[0].A1[0:11]"/>
						<direct name="b2b1_0" input="dsp_core.B[10:19]" output="mac12x10_rego[0].B1[0:9]"/>
						<direct name="out2out_0" input="mac12x10_rego[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
						<direct name="a2a0_1" input="dsp_core.A[24:35]" output="mac12x10_rego[1].A0[0:11]"/>
						<direct name="b2b0_1" input="dsp_core.B[20:29]" output="mac12x10_rego[1].B0[0:9]"/>
						<direct name="a2a1_1" input="dsp_core.A[36:47]" output="mac12x10_rego[1].A1[0:11]"/>
						<direct name="b2b1_1" input="dsp_core.B[30:39]" output="mac12x10_rego[1].B1[0:9]"/>
						<direct name="out2out_1" input="mac12x10_rego[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
					</interconnect>
				</mode>
				<mode name="dual_mac12x10_regio">
					<pb_type name="mac12x10_regio" blif_model=".subckt mac12x10_regio" num_pb="2">
						<clock name="CLK" num_pins="1"/>
						<input name="RSTB" num_pins="1"/>
						<input name="A0" num_pins="12"/>
						<input name="B0" num_pins="10"/>
						<input name="A1" num_pins="12"/>
						<input name="B1" num_pins="10"/>
						<output name="Y" num_pins="22"/>
						<T_setup value="4.06e-11" port="mac12x10_regio.RSTB" clock="CLK"/>
						<T_setup value="4.06e-11" port="mac12x10_regio.A0" clock="CLK"/>
						<T_setup value="4.06e-11" port="mac12x10_regio.B0" clock="CLK"/>
						<T_setup value="4.06e-11" port="mac12x10_regio.A1" clock="CLK"/>
						<T_setup value="4.06e-11" port="mac12x10_regio.B1" clock="CLK"/>
						<T_hold value="1.12e-11" port="mac12x10_regio.RSTB" clock="CLK"/>
						<T_hold value="1.12e-11" port="mac12x10_regio.A0" clock="CLK"/>
						<T_hold value="1.12e-11" port="mac12x10_regio.B0" clock="CLK"/>
						<T_hold value="1.12e-11" port="mac12x10_regio.A1" clock="CLK"/>
						<T_hold value="1.12e-11" port="mac12x10_regio.B1" clock="CLK"/>
						<T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mac12x10_regio.Y" clock="CLK"/>
					</pb_type>
					<interconnect>
						<complete name="clk" input="dsp_core.clk" output="mac12x10_regio.CLK"/>
						<complete name="rst" input="dsp_core.reset" output="mac12x10_regio.RSTB"/>
						<direct name="a2a0_0" input="dsp_core.A[0:11]" output="mac12x10_regio[0].A0[0:11]"/>
						<direct name="b2b0_0" input="dsp_core.B[0:9]" output="mac12x10_regio[0].B0[0:9]"/>
						<direct name="a2a1_0" input="dsp_core.A[12:23]" output="mac12x10_regio[0].A1[0:11]"/>
						<direct name="b2b1_0" input="dsp_core.B[10:19]" output="mac12x10_regio[0].B1[0:9]"/>
						<direct name="out2out_0" input="mac12x10_regio[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
						<direct name="a2a0_1" input="dsp_core.A[24:35]" output="mac12x10_regio[1].A0[0:11]"/>
						<direct name="b2b0_1" input="dsp_core.B[20:29]" output="mac12x10_regio[1].B0[0:9]"/>
						<direct name="a2a1_1" input="dsp_core.A[36:47]" output="mac12x10_regio[1].A1[0:11]"/>
						<direct name="b2b1_1" input="dsp_core.B[30:39]" output="mac12x10_regio[1].B1[0:9]"/>
						<direct name="out2out_1" input="mac12x10_regio[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
					</interconnect>
				</mode>
				<mode name="dual_mult12x10">
					<pb_type name="mult12x10" blif_model=".subckt mult12x10" num_pb="2">
						<input name="A" num_pins="12"/>
						<input name="B" num_pins="10"/>
						<output name="Y" num_pins="22"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mult12x10.A" out_port="mult12x10.Y"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mult12x10.B" out_port="mult12x10.Y"/>
					</pb_type>
					<interconnect>
						<direct name="a2a0_0" input="dsp_core.A[0:11]" output="mult12x10[0].A[0:11]"/>
						<direct name="b2b0_0" input="dsp_core.B[0:9]" output="mult12x10[0].B[0:9]"/>
						<direct name="out2out_0" input="mult12x10[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
						<direct name="a2a0_1" input="dsp_core.A[12:23]" output="mult12x10[1].A[0:11]"/>
						<direct name="b2b0_1" input="dsp_core.B[10:19]" output="mult12x10[1].B[0:9]"/>
						<direct name="out2out_1" input="mult12x10[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
					</interconnect>
				</mode>
				<mode name="dual_mult12x10_regi">
					<pb_type name="mult12x10_regi" blif_model=".subckt mult12x10_regi" num_pb="2">
						<clock name="CLK" num_pins="1"/>
						<input name="RSTB" num_pins="1"/>
						<input name="A" num_pins="12"/>
						<input name="B" num_pins="10"/>
						<output name="Y" num_pins="22"/>
						<T_setup value="4.06e-11" port="mult12x10_regi.RSTB" clock="CLK"/>
						<T_setup value="4.06e-11" port="mult12x10_regi.A" clock="CLK"/>
						<T_setup value="4.06e-11" port="mult12x10_regi.B" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult12x10_regi.RSTB" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult12x10_regi.A" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult12x10_regi.B" clock="CLK"/>
						<T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mult12x10_regi.Y" clock="CLK"/>
					</pb_type>
					<interconnect>
						<complete name="clk" input="dsp_core.clk" output="mult12x10_regi.CLK"/>
						<complete name="rst" input="dsp_core.reset" output="mult12x10_regi.RSTB"/>
						<direct name="a2a0_0" input="dsp_core.A[0:11]" output="mult12x10_regi[0].A[0:11]"/>
						<direct name="b2b0_0" input="dsp_core.B[0:9]" output="mult12x10_regi[0].B[0:9]"/>
						<direct name="out2out_0" input="mult12x10_regi[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
						<direct name="a2a0_1" input="dsp_core.A[12:23]" output="mult12x10_regi[1].A[0:11]"/>
						<direct name="b2b0_1" input="dsp_core.B[10:19]" output="mult12x10_regi[1].B[0:9]"/>
						<direct name="out2out_1" input="mult12x10_regi[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
					</interconnect>
				</mode>
				<mode name="dual_mult12x10_rego">
					<pb_type name="mult12x10_rego" blif_model=".subckt mult12x10_rego" num_pb="2">
						<clock name="CLK" num_pins="1"/>
						<input name="RSTB" num_pins="1"/>
						<input name="A" num_pins="12"/>
						<input name="B" num_pins="10"/>
						<output name="Y" num_pins="22"/>
						<T_setup value="4.06e-11" port="mult12x10_rego.RSTB" clock="CLK"/>
						<T_setup value="4.06e-11" port="mult12x10_rego.A" clock="CLK"/>
						<T_setup value="4.06e-11" port="mult12x10_rego.B" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult12x10_rego.RSTB" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult12x10_rego.A" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult12x10_rego.B" clock="CLK"/>
						<T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mult12x10_rego.Y" clock="CLK"/>
					</pb_type>
					<interconnect>
						<complete name="clk" input="dsp_core.clk" output="mult12x10_rego.CLK"/>
						<complete name="rst" input="dsp_core.reset" output="mult12x10_rego.RSTB"/>
						<direct name="a2a0_0" input="dsp_core.A[0:11]" output="mult12x10_rego[0].A[0:11]"/>
						<direct name="b2b0_0" input="dsp_core.B[0:9]" output="mult12x10_rego[0].B[0:9]"/>
						<direct name="out2out_0" input="mult12x10_rego[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
						<direct name="a2a0_1" input="dsp_core.A[12:23]" output="mult12x10_rego[1].A[0:11]"/>
						<direct name="b2b0_1" input="dsp_core.B[10:19]" output="mult12x10_rego[1].B[0:9]"/>
						<direct name="out2out_1" input="mult12x10_rego[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
					</interconnect>
				</mode>
				<mode name="dual_mult12x10_regio">
					<pb_type name="mult12x10_regio" blif_model=".subckt mult12x10_regio" num_pb="2">
						<clock name="CLK" num_pins="1"/>
						<input name="RSTB" num_pins="1"/>
						<input name="A" num_pins="12"/>
						<input name="B" num_pins="10"/>
						<output name="Y" num_pins="22"/>
						<T_setup value="4.06e-11" port="mult12x10_regio.RSTB" clock="CLK"/>
						<T_setup value="4.06e-11" port="mult12x10_regio.A" clock="CLK"/>
						<T_setup value="4.06e-11" port="mult12x10_regio.B" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult12x10_regio.RSTB" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult12x10_regio.A" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult12x10_regio.B" clock="CLK"/>
						<T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mult12x10_regio.Y" clock="CLK"/>
					</pb_type>
					<interconnect>
						<complete name="clk" input="dsp_core.clk" output="mult12x10_regio.CLK"/>
						<complete name="rst" input="dsp_core.reset" output="mult12x10_regio.RSTB"/>
						<direct name="a2a0_0" input="dsp_core.A[0:11]" output="mult12x10_regio[0].A[0:11]"/>
						<direct name="b2b0_0" input="dsp_core.B[0:9]" output="mult12x10_regio[0].B[0:9]"/>
						<direct name="out2out_0" input="mult12x10_regio[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
						<direct name="a2a0_1" input="dsp_core.A[12:23]" output="mult12x10_regio[1].A[0:11]"/>
						<direct name="b2b0_1" input="dsp_core.B[10:19]" output="mult12x10_regio[1].B[0:9]"/>
						<direct name="out2out_1" input="mult12x10_regio[1].Y[0:21]" output="dsp_core.Y[22:43]"/>
					</interconnect>
				</mode>
				<mode name="quad_half_mult12x10">
					<pb_type name="half_mult12x10" blif_model=".subckt half_mult12x10" num_pb="4">
						<input name="A" num_pins="12"/>
						<input name="B" num_pins="10"/>
						<output name="Y" num_pins="11"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="half_mult12x10.A" out_port="half_mult12x10.Y"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="half_mult12x10.B" out_port="half_mult12x10.Y"/>
					</pb_type>
					<interconnect>
						<direct name="a2a0_0" input="dsp_core.A[0:11]" output="half_mult12x10[0].A[0:11]"/>
						<direct name="b2b0_0" input="dsp_core.B[0:9]" output="half_mult12x10[0].B[0:9]"/>
						<direct name="out2out_0" input="half_mult12x10[0].Y[0:10]" output="dsp_core.Y[0:10]"/>
						<direct name="a2a0_1" input="dsp_core.A[12:23]" output="half_mult12x10[1].A[0:11]"/>
						<direct name="b2b0_1" input="dsp_core.B[10:19]" output="half_mult12x10[1].B[0:9]"/>
						<direct name="out2out_1" input="half_mult12x10[1].Y[0:10]" output="dsp_core.Y[11:21]"/>
						<direct name="a2a0_2" input="dsp_core.A[24:35]" output="half_mult12x10[2].A[0:11]"/>
						<direct name="b2b0_2" input="dsp_core.B[20:29]" output="half_mult12x10[2].B[0:9]"/>
						<direct name="out2out_2" input="half_mult12x10[2].Y[0:10]" output="dsp_core.Y[22:32]"/>
						<direct name="a2a0_3" input="dsp_core.A[36:47]" output="half_mult12x10[3].A[0:11]"/>
						<direct name="b2b0_3" input="dsp_core.B[30:39]" output="half_mult12x10[3].B[0:9]"/>
						<direct name="out2out_3" input="half_mult12x10[3].Y[0:10]" output="dsp_core.Y[33:43]"/>
					</interconnect>
				</mode>
				<mode name="single_mult24x20">
					<pb_type name="mult24x20" blif_model=".subckt mult24x20" num_pb="1">
						<input name="A" num_pins="24"/>
						<input name="B" num_pins="20"/>
						<output name="Y" num_pins="44"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mult24x20.A" out_port="mult24x20.Y"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mult24x20.B" out_port="mult24x20.Y"/>
					</pb_type>
					<interconnect>
						<direct name="a2a0" input="dsp_core.A[0:23]" output="mult24x20.A[0:23]"/>
						<direct name="b2b0" input="dsp_core.B[0:19]" output="mult24x20.B[0:19]"/>
						<direct name="out2out" input="mult24x20.Y[0:43]" output="dsp_core.Y[0:43]"/>
					</interconnect>
				</mode>
				<mode name="single_mult24x20_regi">
					<pb_type name="mult24x20_regi" blif_model=".subckt mult24x20_regi" num_pb="1">
						<clock name="CLK" num_pins="1"/>
						<input name="RSTB" num_pins="1"/>
						<input name="A" num_pins="24"/>
						<input name="B" num_pins="20"/>
						<output name="Y" num_pins="44"/>
						<T_setup value="4.06e-11" port="mult24x20_regi.RSTB" clock="CLK"/>
						<T_setup value="4.06e-11" port="mult24x20_regi.A" clock="CLK"/>
						<T_setup value="4.06e-11" port="mult24x20_regi.B" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult24x20_regi.RSTB" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult24x20_regi.A" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult24x20_regi.B" clock="CLK"/>
						<T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mult24x20_regi.Y" clock="CLK"/>
					</pb_type>
					<interconnect>
						<direct name="clk" input="dsp_core.clk" output="mult24x20_regi.CLK"/>
						<direct name="rst" input="dsp_core.reset" output="mult24x20_regi.RSTB"/>
						<direct name="a2a0" input="dsp_core.A[0:23]" output="mult24x20_regi.A[0:23]"/>
						<direct name="b2b0" input="dsp_core.B[0:19]" output="mult24x20_regi.B[0:19]"/>
						<direct name="out2out" input="mult24x20_regi.Y[0:43]" output="dsp_core.Y[0:43]"/>
					</interconnect>
				</mode>
				<mode name="single_mult24x20_rego">
					<pb_type name="mult24x20_rego" blif_model=".subckt mult24x20_rego" num_pb="1">
						<clock name="CLK" num_pins="1"/>
						<input name="RSTB" num_pins="1"/>
						<input name="A" num_pins="24"/>
						<input name="B" num_pins="20"/>
						<output name="Y" num_pins="44"/>
						<T_setup value="4.06e-11" port="mult24x20_rego.RSTB" clock="CLK"/>
						<T_setup value="4.06e-11" port="mult24x20_rego.A" clock="CLK"/>
						<T_setup value="4.06e-11" port="mult24x20_rego.B" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult24x20_rego.RSTB" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult24x20_rego.A" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult24x20_rego.B" clock="CLK"/>
						<T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mult24x20_rego.Y" clock="CLK"/>
					</pb_type>
					<interconnect>
						<direct name="clk" input="dsp_core.clk" output="mult24x20_rego.CLK"/>
						<direct name="rst" input="dsp_core.reset" output="mult24x20_rego.RSTB"/>
						<direct name="a2a0" input="dsp_core.A[0:23]" output="mult24x20_rego.A[0:23]"/>
						<direct name="b2b0" input="dsp_core.B[0:19]" output="mult24x20_rego.B[0:19]"/>
						<direct name="out2out" input="mult24x20_rego.Y[0:43]" output="dsp_core.Y[0:43]"/>
					</interconnect>
				</mode>
				<mode name="single_mult24x20_regio">
					<pb_type name="mult24x20_regio" blif_model=".subckt mult24x20_regio" num_pb="1">
						<clock name="CLK" num_pins="1"/>
						<input name="RSTB" num_pins="1"/>
						<input name="A" num_pins="24"/>
						<input name="B" num_pins="20"/>
						<output name="Y" num_pins="44"/>
						<T_setup value="4.06e-11" port="mult24x20_regio.RSTB" clock="CLK"/>
						<T_setup value="4.06e-11" port="mult24x20_regio.A" clock="CLK"/>
						<T_setup value="4.06e-11" port="mult24x20_regio.B" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult24x20_regio.RSTB" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult24x20_regio.A" clock="CLK"/>
						<T_hold value="1.12e-11" port="mult24x20_regio.B" clock="CLK"/>
						<T_clock_to_Q max="7.9459e-10" min="7.9459e-10" port="mult24x20_regio.Y" clock="CLK"/>
					</pb_type>
					<interconnect>
						<direct name="clk" input="dsp_core.clk" output="mult24x20_regio.CLK"/>
						<direct name="rst" input="dsp_core.reset" output="mult24x20_regio.RSTB"/>
						<direct name="a2a0" input="dsp_core.A[0:23]" output="mult24x20_regio.A[0:23]"/>
						<direct name="b2b0" input="dsp_core.B[0:19]" output="mult24x20_regio.B[0:19]"/>
						<direct name="out2out" input="mult24x20_regio.Y[0:43]" output="dsp_core.Y[0:43]"/>
					</interconnect>
				</mode>
				<mode name="mac12x10_mult12x10">
					<pb_type name="mac12x10" blif_model=".subckt mac12x10" num_pb="1">
						<input name="A0" num_pins="12"/>
						<input name="B0" num_pins="10"/>
						<input name="A1" num_pins="12"/>
						<input name="B1" num_pins="10"/>
						<output name="Y" num_pins="22"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mac12x10.A0" out_port="mac12x10.Y"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mac12x10.B0" out_port="mac12x10.Y"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mac12x10.A1" out_port="mac12x10.Y"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mac12x10.B1" out_port="mac12x10.Y"/>
					</pb_type>
					<pb_type name="mult12x10" blif_model=".subckt mult12x10" num_pb="1">
						<input name="A" num_pins="12"/>
						<input name="B" num_pins="10"/>
						<output name="Y" num_pins="22"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mult12x10.A" out_port="mult12x10.Y"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mult12x10.B" out_port="mult12x10.Y"/>
					</pb_type>
					<interconnect>
						<direct name="a2a0_0" input="dsp_core.A[0:11]" output="mac12x10[0].A0[0:11]"/>
						<direct name="b2b0_0" input="dsp_core.B[0:9]" output="mac12x10[0].B0[0:9]"/>
						<direct name="a2a1_0" input="dsp_core.A[12:23]" output="mac12x10[0].A1[0:11]"/>
						<direct name="b2b1_0" input="dsp_core.B[10:19]" output="mac12x10[0].B1[0:9]"/>
						<direct name="out2out_0" input="mac12x10[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
						<direct name="a2a0_1" input="dsp_core.A[24:35]" output="mult12x10[0].A[0:11]"/>
						<direct name="b2b0_1" input="dsp_core.B[20:29]" output="mult12x10[0].B[0:9]"/>
						<direct name="out2out_1" input="mult12x10[0].Y[0:21]" output="dsp_core.Y[22:43]"/>
					</interconnect>
				</mode>
				<mode name="mac12x10_half_mult12x10">
					<pb_type name="mac12x10" blif_model=".subckt mac12x10" num_pb="1">
						<input name="A0" num_pins="12"/>
						<input name="B0" num_pins="10"/>
						<input name="A1" num_pins="12"/>
						<input name="B1" num_pins="10"/>
						<output name="Y" num_pins="22"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mac12x10.A0" out_port="mac12x10.Y"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mac12x10.B0" out_port="mac12x10.Y"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="mac12x10.A1" out_port="mac12x10.Y"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="mac12x10.B1" out_port="mac12x10.Y"/>
					</pb_type>
					<pb_type name="half_mult12x10" blif_model=".subckt half_mult12x10" num_pb="2">
						<input name="A" num_pins="12"/>
						<input name="B" num_pins="10"/>
						<output name="Y" num_pins="11"/>
						<delay_constant max="2.0258266e-09" min="2.0258266e-09" in_port="half_mult12x10.A" out_port="half_mult12x10.Y"/>
						<delay_constant max="2.0827296e-09" min="2.0827296e-09" in_port="half_mult12x10.B" out_port="half_mult12x10.Y"/>
					</pb_type>
					<interconnect>
						<direct name="a2a0_0" input="dsp_core.A[0:11]" output="mac12x10[0].A0[0:11]"/>
						<direct name="b2b0_0" input="dsp_core.B[0:9]" output="mac12x10[0].B0[0:9]"/>
						<direct name="a2a1_0" input="dsp_core.A[12:23]" output="mac12x10[0].A1[0:11]"/>
						<direct name="b2b1_0" input="dsp_core.B[10:19]" output="mac12x10[0].B1[0:9]"/>
						<direct name="out2out_0" input="mac12x10[0].Y[0:21]" output="dsp_core.Y[0:21]"/>
						<direct name="a2a0_1" input="dsp_core.A[24:35]" output="half_mult12x10[0].A[0:11]"/>
						<direct name="b2b0_1" input="dsp_core.B[20:29]" output="half_mult12x10[0].B[0:9]"/>
						<direct name="out2out_1" input="half_mult12x10[0].Y[0:10]" output="dsp_core.Y[22:32]"/>
						<direct name="a2a0_2" input="dsp_core.A[36:47]" output="half_mult12x10[1].A[0:11]"/>
						<direct name="b2b0_2" input="dsp_core.B[30:39]" output="half_mult12x10[1].B[0:9]"/>
						<direct name="out2out_2" input="half_mult12x10[1].Y[0:10]" output="dsp_core.Y[33:43]"/>
					</interconnect>
				</mode>
			</pb_type>
			<interconnect>
				<complete name="clk2clk" input="dsp.lclk dsp.clk" output="dsp_core.clk">
					<delay_constant max="1.7508399999999999e-10" in_port="dsp.lclk dsp.clk" out_port="dsp_core.clk"/>
				</complete>
				<complete name="rst2rst" input="dsp.lreset dsp.reset" output="dsp_core.reset">
					<delay_constant max="4.72108e-11" in_port="dsp.lreset dsp.reset" out_port="dsp_core.reset"/>
				</complete>
				<direct name="a2a" input="dsp.a" output="dsp_core.A"/>
				<direct name="b2b" input="dsp.b" output="dsp_core.B"/>
				<direct name="out2out" input="dsp_core.Y[0:43]" output="dsp.q_o[0:43]"/>
			</interconnect>
			<power method="sum-of-children"/>
		</pb_type>
		<pb_type name="ram9k">
			<input name="raddr_i" num_pins="11"/>
			<input name="waddr_i" num_pins="11"/>
			<input name="data_i" num_pins="36"/>
			<input name="bwen_ni" num_pins="36"/>
			<input name="wen_ni" num_pins="1"/>
			<input name="ren_ni" num_pins="1"/>
			<input name="lclk" num_pins="1"/>
			<input name="lreset" num_pins="1"/>
			<input name="mem_index" num_pins="8" is_non_clock_global="true"/>
			<output name="q_o" num_pins="36"/>
			<clock name="clk" num_pins="8"/>
			<pb_type name="ram9k_core" num_pb="1">
				<input name="raddr_i" num_pins="11"/>
				<input name="waddr_i" num_pins="11"/>
				<input name="data_i" num_pins="36"/>
				<input name="bwen_ni" num_pins="36"/>
				<input name="wen_ni" num_pins="1"/>
				<input name="ren_ni" num_pins="1"/>
				<input name="mem_index" num_pins="8"/>
				<output name="q_o" num_pins="36"/>
				<clock name="wclk_i" num_pins="1"/>
				<clock name="rclk_i" num_pins="1"/>
				<mode name="physical" disable_packing="true">
					<pb_type name="frac_ram9k" blif_model=".subckt dpram256x36_phy" num_pb="1">
						<input name="raddr_i" num_pins="11"/>
						<input name="waddr_i" num_pins="11"/>
						<input name="data_i" num_pins="36"/>
						<input name="bwen_ni" num_pins="36"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<input name="mem_index" num_pins="8"/>
						<output name="q_o" num_pins="36"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="5.73216e-11" port="frac_ram9k.raddr_i" clock="rclk_i"/>
						<T_setup value="8.75742e-11" port="frac_ram9k.waddr_i" clock="wclk_i"/>
						<T_setup value="6.685e-11" port="frac_ram9k.data_i" clock="wclk_i"/>
						<T_setup value="5.1234399999999994e-11" port="frac_ram9k.bwen_ni" clock="wclk_i"/>
						<T_setup value="7.4319e-11" port="frac_ram9k.wen_ni" clock="wclk_i"/>
						<T_setup value="4.71142e-11" port="frac_ram9k.ren_ni" clock="rclk_i"/>
						<T_hold value="3.98762e-11" port="frac_ram9k.raddr_i" clock="rclk_i"/>
						<T_hold value="5.1976399999999994e-11" port="frac_ram9k.waddr_i" clock="wclk_i"/>
						<T_hold value="5.31146e-11" port="frac_ram9k.data_i" clock="wclk_i"/>
						<T_hold value="3.9590599999999993e-11" port="frac_ram9k.bwen_ni" clock="wclk_i"/>
						<T_hold value="4.905039999999999e-11" port="frac_ram9k.wen_ni" clock="wclk_i"/>
						<T_hold value="3.4978999999999996e-11" port="frac_ram9k.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="5.541633999999999e-10" min="5.541633999999999e-10" port="frac_ram9k.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i" output="frac_ram9k.raddr_i"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i" output="frac_ram9k.waddr_i"/>
						<direct name="data_i" input="ram9k_core.data_i" output="frac_ram9k.data_i"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni" output="frac_ram9k.bwen_ni"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="frac_ram9k.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="frac_ram9k.ren_ni"/>
						<direct name="mem_index" input="ram9k_core.mem_index" output="frac_ram9k.mem_index"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="frac_ram9k.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="frac_ram9k.rclk_i"/>
						<direct name="q_o" input="frac_ram9k.q_o" output="ram9k_core.q_o"/>
					</interconnect>
				</mode>
				<mode name="dpram256x36">
					<pb_type name="dpram256x36" blif_model=".subckt dpram256x36" num_pb="1">
						<input name="raddr_i" num_pins="8"/>
						<input name="waddr_i" num_pins="8"/>
						<input name="data_i" num_pins="36"/>
						<input name="bwen_ni" num_pins="36"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="36"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="5.73216e-11" port="dpram256x36.raddr_i" clock="rclk_i"/>
						<T_setup value="8.75742e-11" port="dpram256x36.waddr_i" clock="wclk_i"/>
						<T_setup value="6.685e-11" port="dpram256x36.data_i" clock="wclk_i"/>
						<T_setup value="5.1234399999999994e-11" port="dpram256x36.bwen_ni" clock="wclk_i"/>
						<T_setup value="7.4319e-11" port="dpram256x36.wen_ni" clock="wclk_i"/>
						<T_setup value="4.71142e-11" port="dpram256x36.ren_ni" clock="rclk_i"/>
						<T_hold value="3.98762e-11" port="dpram256x36.raddr_i" clock="rclk_i"/>
						<T_hold value="5.1976399999999994e-11" port="dpram256x36.waddr_i" clock="wclk_i"/>
						<T_hold value="5.31146e-11" port="dpram256x36.data_i" clock="wclk_i"/>
						<T_hold value="3.9590599999999993e-11" port="dpram256x36.bwen_ni" clock="wclk_i"/>
						<T_hold value="4.905039999999999e-11" port="dpram256x36.wen_ni" clock="wclk_i"/>
						<T_hold value="3.4978999999999996e-11" port="dpram256x36.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="5.541633999999999e-10" min="5.541633999999999e-10" port="dpram256x36.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:7]" output="dpram256x36.raddr_i[0:7]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:7]" output="dpram256x36.waddr_i[0:7]"/>
						<direct name="data_i" input="ram9k_core.data_i" output="dpram256x36.data_i"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni" output="dpram256x36.bwen_ni"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram256x36.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram256x36.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram256x36.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram256x36.rclk_i"/>
						<direct name="q_o" input="dpram256x36.q_o" output="ram9k_core.q_o"/>
					</interconnect>
				</mode>
				<mode name="dpram256x36_wclkn">
					<pb_type name="dpram256x36_wclkn" blif_model=".subckt dpram256x36_wclkn" num_pb="1">
						<input name="raddr_i" num_pins="8"/>
						<input name="waddr_i" num_pins="8"/>
						<input name="data_i" num_pins="36"/>
						<input name="bwen_ni" num_pins="36"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="36"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="5.73216e-11" port="dpram256x36_wclkn.raddr_i" clock="rclk_i"/>
						<T_setup value="8.75742e-11" port="dpram256x36_wclkn.waddr_i" clock="wclk_i"/>
						<T_setup value="6.685e-11" port="dpram256x36_wclkn.data_i" clock="wclk_i"/>
						<T_setup value="5.1234399999999994e-11" port="dpram256x36_wclkn.bwen_ni" clock="wclk_i"/>
						<T_setup value="7.4319e-11" port="dpram256x36_wclkn.wen_ni" clock="wclk_i"/>
						<T_setup value="4.71142e-11" port="dpram256x36_wclkn.ren_ni" clock="rclk_i"/>
						<T_hold value="3.98762e-11" port="dpram256x36_wclkn.raddr_i" clock="rclk_i"/>
						<T_hold value="5.1976399999999994e-11" port="dpram256x36_wclkn.waddr_i" clock="wclk_i"/>
						<T_hold value="5.31146e-11" port="dpram256x36_wclkn.data_i" clock="wclk_i"/>
						<T_hold value="3.9590599999999993e-11" port="dpram256x36_wclkn.bwen_ni" clock="wclk_i"/>
						<T_hold value="4.905039999999999e-11" port="dpram256x36_wclkn.wen_ni" clock="wclk_i"/>
						<T_hold value="3.4978999999999996e-11" port="dpram256x36_wclkn.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="5.541633999999999e-10" min="5.541633999999999e-10" port="dpram256x36_wclkn.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:7]" output="dpram256x36_wclkn.raddr_i[0:7]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:7]" output="dpram256x36_wclkn.waddr_i[0:7]"/>
						<direct name="data_i" input="ram9k_core.data_i" output="dpram256x36_wclkn.data_i"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni" output="dpram256x36_wclkn.bwen_ni"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram256x36_wclkn.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram256x36_wclkn.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram256x36_wclkn.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram256x36_wclkn.rclk_i"/>
						<direct name="q_o" input="dpram256x36_wclkn.q_o" output="ram9k_core.q_o"/>
					</interconnect>
				</mode>
				<mode name="dpram256x36_rclkn">
					<pb_type name="dpram256x36_rclkn" blif_model=".subckt dpram256x36_rclkn" num_pb="1">
						<input name="raddr_i" num_pins="8"/>
						<input name="waddr_i" num_pins="8"/>
						<input name="data_i" num_pins="36"/>
						<input name="bwen_ni" num_pins="36"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="36"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="5.73216e-11" port="dpram256x36_rclkn.raddr_i" clock="rclk_i"/>
						<T_setup value="8.75742e-11" port="dpram256x36_rclkn.waddr_i" clock="wclk_i"/>
						<T_setup value="6.685e-11" port="dpram256x36_rclkn.data_i" clock="wclk_i"/>
						<T_setup value="5.1234399999999994e-11" port="dpram256x36_rclkn.bwen_ni" clock="wclk_i"/>
						<T_setup value="7.4319e-11" port="dpram256x36_rclkn.wen_ni" clock="wclk_i"/>
						<T_setup value="4.71142e-11" port="dpram256x36_rclkn.ren_ni" clock="rclk_i"/>
						<T_hold value="3.98762e-11" port="dpram256x36_rclkn.raddr_i" clock="rclk_i"/>
						<T_hold value="5.1976399999999994e-11" port="dpram256x36_rclkn.waddr_i" clock="wclk_i"/>
						<T_hold value="5.31146e-11" port="dpram256x36_rclkn.data_i" clock="wclk_i"/>
						<T_hold value="3.9590599999999993e-11" port="dpram256x36_rclkn.bwen_ni" clock="wclk_i"/>
						<T_hold value="4.905039999999999e-11" port="dpram256x36_rclkn.wen_ni" clock="wclk_i"/>
						<T_hold value="3.4978999999999996e-11" port="dpram256x36_rclkn.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="5.541633999999999e-10" min="5.541633999999999e-10" port="dpram256x36_rclkn.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:7]" output="dpram256x36_rclkn.raddr_i[0:7]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:7]" output="dpram256x36_rclkn.waddr_i[0:7]"/>
						<direct name="data_i" input="ram9k_core.data_i" output="dpram256x36_rclkn.data_i"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni" output="dpram256x36_rclkn.bwen_ni"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram256x36_rclkn.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram256x36_rclkn.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram256x36_rclkn.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram256x36_rclkn.rclk_i"/>
						<direct name="q_o" input="dpram256x36_rclkn.q_o" output="ram9k_core.q_o"/>
					</interconnect>
				</mode>
				<mode name="dpram256x36_rwclkn">
					<pb_type name="dpram256x36_rwclkn" blif_model=".subckt dpram256x36_rwclkn" num_pb="1">
						<input name="raddr_i" num_pins="8"/>
						<input name="waddr_i" num_pins="8"/>
						<input name="data_i" num_pins="36"/>
						<input name="bwen_ni" num_pins="36"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="36"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="5.73216e-11" port="dpram256x36_rwclkn.raddr_i" clock="rclk_i"/>
						<T_setup value="8.75742e-11" port="dpram256x36_rwclkn.waddr_i" clock="wclk_i"/>
						<T_setup value="6.685e-11" port="dpram256x36_rwclkn.data_i" clock="wclk_i"/>
						<T_setup value="5.1234399999999994e-11" port="dpram256x36_rwclkn.bwen_ni" clock="wclk_i"/>
						<T_setup value="7.4319e-11" port="dpram256x36_rwclkn.wen_ni" clock="wclk_i"/>
						<T_setup value="4.71142e-11" port="dpram256x36_rwclkn.ren_ni" clock="rclk_i"/>
						<T_hold value="3.98762e-11" port="dpram256x36_rwclkn.raddr_i" clock="rclk_i"/>
						<T_hold value="5.1976399999999994e-11" port="dpram256x36_rwclkn.waddr_i" clock="wclk_i"/>
						<T_hold value="5.31146e-11" port="dpram256x36_rwclkn.data_i" clock="wclk_i"/>
						<T_hold value="3.9590599999999993e-11" port="dpram256x36_rwclkn.bwen_ni" clock="wclk_i"/>
						<T_hold value="4.905039999999999e-11" port="dpram256x36_rwclkn.wen_ni" clock="wclk_i"/>
						<T_hold value="3.4978999999999996e-11" port="dpram256x36_rwclkn.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="5.541633999999999e-10" min="5.541633999999999e-10" port="dpram256x36_rwclkn.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:7]" output="dpram256x36_rwclkn.raddr_i[0:7]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:7]" output="dpram256x36_rwclkn.waddr_i[0:7]"/>
						<direct name="data_i" input="ram9k_core.data_i" output="dpram256x36_rwclkn.data_i"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni" output="dpram256x36_rwclkn.bwen_ni"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram256x36_rwclkn.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram256x36_rwclkn.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram256x36_rwclkn.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram256x36_rwclkn.rclk_i"/>
						<direct name="q_o" input="dpram256x36_rwclkn.q_o" output="ram9k_core.q_o"/>
					</interconnect>
				</mode>
				<mode name="dpram512x18">
					<pb_type name="dpram512x18" blif_model=".subckt dpram512x18" num_pb="1">
						<input name="raddr_i" num_pins="9"/>
						<input name="waddr_i" num_pins="9"/>
						<input name="data_i" num_pins="18"/>
						<input name="bwen_ni" num_pins="18"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="18"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="1.043308e-10" port="dpram512x18.raddr_i" clock="rclk_i"/>
						<T_setup value="1.28492e-10" port="dpram512x18.waddr_i" clock="wclk_i"/>
						<T_setup value="7.862819999999999e-11" port="dpram512x18.data_i" clock="wclk_i"/>
						<T_setup value="4.5207399999999997e-11" port="dpram512x18.bwen_ni" clock="wclk_i"/>
						<T_setup value="7.4319e-11" port="dpram512x18.wen_ni" clock="wclk_i"/>
						<T_setup value="4.71142e-11" port="dpram512x18.ren_ni" clock="rclk_i"/>
						<T_hold value="3.98762e-11" port="dpram512x18.raddr_i" clock="rclk_i"/>
						<T_hold value="5.1976399999999994e-11" port="dpram512x18.waddr_i" clock="wclk_i"/>
						<T_hold value="5.69814e-11" port="dpram512x18.data_i" clock="wclk_i"/>
						<T_hold value="3.846359999999999e-11" port="dpram512x18.bwen_ni" clock="wclk_i"/>
						<T_hold value="4.905039999999999e-11" port="dpram512x18.wen_ni" clock="wclk_i"/>
						<T_hold value="3.4978999999999996e-11" port="dpram512x18.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="5.632746e-10" min="5.632746e-10" port="dpram512x18.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:8]" output="dpram512x18.raddr_i[0:8]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:8]" output="dpram512x18.waddr_i[0:8]"/>
						<direct name="data_i" input="ram9k_core.data_i[0:17]" output="dpram512x18.data_i[0:17]"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni[0:17]" output="dpram512x18.bwen_ni[0:17]"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram512x18.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram512x18.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram512x18.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram512x18.rclk_i"/>
						<direct name="q_o" input="dpram512x18.q_o[0:17]" output="ram9k_core.q_o[0:17]"/>
					</interconnect>
				</mode>
				<mode name="dpram512x18_wclkn">
					<pb_type name="dpram512x18_wclkn" blif_model=".subckt dpram512x18_wclkn" num_pb="1">
						<input name="raddr_i" num_pins="9"/>
						<input name="waddr_i" num_pins="9"/>
						<input name="data_i" num_pins="18"/>
						<input name="bwen_ni" num_pins="18"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="18"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="1.043308e-10" port="dpram512x18_wclkn.raddr_i" clock="rclk_i"/>
						<T_setup value="1.28492e-10" port="dpram512x18_wclkn.waddr_i" clock="wclk_i"/>
						<T_setup value="7.862819999999999e-11" port="dpram512x18_wclkn.data_i" clock="wclk_i"/>
						<T_setup value="4.5207399999999997e-11" port="dpram512x18_wclkn.bwen_ni" clock="wclk_i"/>
						<T_setup value="7.4319e-11" port="dpram512x18_wclkn.wen_ni" clock="wclk_i"/>
						<T_setup value="4.71142e-11" port="dpram512x18_wclkn.ren_ni" clock="rclk_i"/>
						<T_hold value="3.98762e-11" port="dpram512x18_wclkn.raddr_i" clock="rclk_i"/>
						<T_hold value="5.1976399999999994e-11" port="dpram512x18_wclkn.waddr_i" clock="wclk_i"/>
						<T_hold value="5.69814e-11" port="dpram512x18_wclkn.data_i" clock="wclk_i"/>
						<T_hold value="3.846359999999999e-11" port="dpram512x18_wclkn.bwen_ni" clock="wclk_i"/>
						<T_hold value="4.905039999999999e-11" port="dpram512x18_wclkn.wen_ni" clock="wclk_i"/>
						<T_hold value="3.4978999999999996e-11" port="dpram512x18_wclkn.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="5.632746e-10" min="5.632746e-10" port="dpram512x18_wclkn.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:8]" output="dpram512x18_wclkn.raddr_i[0:8]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:8]" output="dpram512x18_wclkn.waddr_i[0:8]"/>
						<direct name="data_i" input="ram9k_core.data_i[0:17]" output="dpram512x18_wclkn.data_i[0:17]"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni[0:17]" output="dpram512x18_wclkn.bwen_ni[0:17]"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram512x18_wclkn.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram512x18_wclkn.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram512x18_wclkn.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram512x18_wclkn.rclk_i"/>
						<direct name="q_o" input="dpram512x18_wclkn.q_o[0:17]" output="ram9k_core.q_o[0:17]"/>
					</interconnect>
				</mode>
				<mode name="dpram512x18_rclkn">
					<pb_type name="dpram512x18_rclkn" blif_model=".subckt dpram512x18_rclkn" num_pb="1">
						<input name="raddr_i" num_pins="9"/>
						<input name="waddr_i" num_pins="9"/>
						<input name="data_i" num_pins="18"/>
						<input name="bwen_ni" num_pins="18"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="18"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="1.043308e-10" port="dpram512x18_rclkn.raddr_i" clock="rclk_i"/>
						<T_setup value="1.28492e-10" port="dpram512x18_rclkn.waddr_i" clock="wclk_i"/>
						<T_setup value="7.862819999999999e-11" port="dpram512x18_rclkn.data_i" clock="wclk_i"/>
						<T_setup value="4.5207399999999997e-11" port="dpram512x18_rclkn.bwen_ni" clock="wclk_i"/>
						<T_setup value="7.4319e-11" port="dpram512x18_rclkn.wen_ni" clock="wclk_i"/>
						<T_setup value="4.71142e-11" port="dpram512x18_rclkn.ren_ni" clock="rclk_i"/>
						<T_hold value="3.98762e-11" port="dpram512x18_rclkn.raddr_i" clock="rclk_i"/>
						<T_hold value="5.1976399999999994e-11" port="dpram512x18_rclkn.waddr_i" clock="wclk_i"/>
						<T_hold value="5.69814e-11" port="dpram512x18_rclkn.data_i" clock="wclk_i"/>
						<T_hold value="3.846359999999999e-11" port="dpram512x18_rclkn.bwen_ni" clock="wclk_i"/>
						<T_hold value="4.905039999999999e-11" port="dpram512x18_rclkn.wen_ni" clock="wclk_i"/>
						<T_hold value="3.4978999999999996e-11" port="dpram512x18_rclkn.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="5.632746e-10" min="5.632746e-10" port="dpram512x18_rclkn.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:8]" output="dpram512x18_rclkn.raddr_i[0:8]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:8]" output="dpram512x18_rclkn.waddr_i[0:8]"/>
						<direct name="data_i" input="ram9k_core.data_i[0:17]" output="dpram512x18_rclkn.data_i[0:17]"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni[0:17]" output="dpram512x18_rclkn.bwen_ni[0:17]"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram512x18_rclkn.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram512x18_rclkn.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram512x18_rclkn.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram512x18_rclkn.rclk_i"/>
						<direct name="q_o" input="dpram512x18_rclkn.q_o[0:17]" output="ram9k_core.q_o[0:17]"/>
					</interconnect>
				</mode>
				<mode name="dpram512x18_rwclkn">
					<pb_type name="dpram512x18_rwclkn" blif_model=".subckt dpram512x18_rwclkn" num_pb="1">
						<input name="raddr_i" num_pins="9"/>
						<input name="waddr_i" num_pins="9"/>
						<input name="data_i" num_pins="18"/>
						<input name="bwen_ni" num_pins="18"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="18"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="1.043308e-10" port="dpram512x18_rwclkn.raddr_i" clock="rclk_i"/>
						<T_setup value="1.28492e-10" port="dpram512x18_rwclkn.waddr_i" clock="wclk_i"/>
						<T_setup value="7.862819999999999e-11" port="dpram512x18_rwclkn.data_i" clock="wclk_i"/>
						<T_setup value="4.5207399999999997e-11" port="dpram512x18_rwclkn.bwen_ni" clock="wclk_i"/>
						<T_setup value="7.4319e-11" port="dpram512x18_rwclkn.wen_ni" clock="wclk_i"/>
						<T_setup value="4.71142e-11" port="dpram512x18_rwclkn.ren_ni" clock="rclk_i"/>
						<T_hold value="3.98762e-11" port="dpram512x18_rwclkn.raddr_i" clock="rclk_i"/>
						<T_hold value="5.1976399999999994e-11" port="dpram512x18_rwclkn.waddr_i" clock="wclk_i"/>
						<T_hold value="5.69814e-11" port="dpram512x18_rwclkn.data_i" clock="wclk_i"/>
						<T_hold value="3.846359999999999e-11" port="dpram512x18_rwclkn.bwen_ni" clock="wclk_i"/>
						<T_hold value="4.905039999999999e-11" port="dpram512x18_rwclkn.wen_ni" clock="wclk_i"/>
						<T_hold value="3.4978999999999996e-11" port="dpram512x18_rwclkn.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="5.632746e-10" min="5.632746e-10" port="dpram512x18_rwclkn.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:8]" output="dpram512x18_rwclkn.raddr_i[0:8]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:8]" output="dpram512x18_rwclkn.waddr_i[0:8]"/>
						<direct name="data_i" input="ram9k_core.data_i[0:17]" output="dpram512x18_rwclkn.data_i[0:17]"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni[0:17]" output="dpram512x18_rwclkn.bwen_ni[0:17]"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram512x18_rwclkn.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram512x18_rwclkn.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram512x18_rwclkn.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram512x18_rwclkn.rclk_i"/>
						<direct name="q_o" input="dpram512x18_rwclkn.q_o[0:17]" output="ram9k_core.q_o[0:17]"/>
					</interconnect>
				</mode>
				<mode name="dpram1024x9">
					<pb_type name="dpram1024x9" blif_model=".subckt dpram1024x9" num_pb="1">
						<input name="raddr_i" num_pins="10"/>
						<input name="waddr_i" num_pins="10"/>
						<input name="data_i" num_pins="9"/>
						<input name="bwen_ni" num_pins="9"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="9"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="2.904e-10" port="dpram1024x9.raddr_i" clock="rclk_i"/>
						<T_setup value="2.379e-10" port="dpram1024x9.waddr_i" clock="wclk_i"/>
						<T_setup value="2.108e-10" port="dpram1024x9.data_i" clock="wclk_i"/>
						<T_setup value="1.944e-10" port="dpram1024x9.bwen_ni" clock="wclk_i"/>
						<T_setup value="2.242e-10" port="dpram1024x9.wen_ni" clock="wclk_i"/>
						<T_setup value="2.211e-10" port="dpram1024x9.ren_ni" clock="rclk_i"/>
						<T_hold value="2.46e-10" port="dpram1024x9.raddr_i" clock="rclk_i"/>
						<T_hold value="2.269e-10" port="dpram1024x9.waddr_i" clock="wclk_i"/>
						<T_hold value="2.386e-10" port="dpram1024x9.data_i" clock="wclk_i"/>
						<T_hold value="2.431e-10" port="dpram1024x9.bwen_ni" clock="wclk_i"/>
						<T_hold value="9.11e-11" port="dpram1024x9.wen_ni" clock="wclk_i"/>
						<T_hold value="9.34e-11" port="dpram1024x9.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram1024x9.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:9]" output="dpram1024x9.raddr_i[0:9]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:9]" output="dpram1024x9.waddr_i[0:9]"/>
						<direct name="data_i" input="ram9k_core.data_i[0:8]" output="dpram1024x9.data_i[0:8]"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni[0:8]" output="dpram1024x9.bwen_ni[0:8]"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram1024x9.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram1024x9.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram1024x9.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram1024x9.rclk_i"/>
						<direct name="q_o" input="dpram1024x9.q_o[0:8]" output="ram9k_core.q_o[0:8]"/>
					</interconnect>
				</mode>
				<mode name="dpram1024x9_wclkn">
					<pb_type name="dpram1024x9_wclkn" blif_model=".subckt dpram1024x9_wclkn" num_pb="1">
						<input name="raddr_i" num_pins="10"/>
						<input name="waddr_i" num_pins="10"/>
						<input name="data_i" num_pins="9"/>
						<input name="bwen_ni" num_pins="9"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="9"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="2.904e-10" port="dpram1024x9_wclkn.raddr_i" clock="rclk_i"/>
						<T_setup value="2.379e-10" port="dpram1024x9_wclkn.waddr_i" clock="wclk_i"/>
						<T_setup value="2.108e-10" port="dpram1024x9_wclkn.data_i" clock="wclk_i"/>
						<T_setup value="1.944e-10" port="dpram1024x9_wclkn.bwen_ni" clock="wclk_i"/>
						<T_setup value="2.242e-10" port="dpram1024x9_wclkn.wen_ni" clock="wclk_i"/>
						<T_setup value="2.211e-10" port="dpram1024x9_wclkn.ren_ni" clock="rclk_i"/>
						<T_hold value="2.46e-10" port="dpram1024x9_wclkn.raddr_i" clock="rclk_i"/>
						<T_hold value="2.269e-10" port="dpram1024x9_wclkn.waddr_i" clock="wclk_i"/>
						<T_hold value="2.386e-10" port="dpram1024x9_wclkn.data_i" clock="wclk_i"/>
						<T_hold value="2.431e-10" port="dpram1024x9_wclkn.bwen_ni" clock="wclk_i"/>
						<T_hold value="9.11e-11" port="dpram1024x9_wclkn.wen_ni" clock="wclk_i"/>
						<T_hold value="9.34e-11" port="dpram1024x9_wclkn.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram1024x9_wclkn.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:9]" output="dpram1024x9_wclkn.raddr_i[0:9]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:9]" output="dpram1024x9_wclkn.waddr_i[0:9]"/>
						<direct name="data_i" input="ram9k_core.data_i[0:8]" output="dpram1024x9_wclkn.data_i[0:8]"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni[0:8]" output="dpram1024x9_wclkn.bwen_ni[0:8]"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram1024x9_wclkn.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram1024x9_wclkn.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram1024x9_wclkn.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram1024x9_wclkn.rclk_i"/>
						<direct name="q_o" input="dpram1024x9_wclkn.q_o[0:8]" output="ram9k_core.q_o[0:8]"/>
					</interconnect>
				</mode>
				<mode name="dpram1024x9_rclkn">
					<pb_type name="dpram1024x9_rclkn" blif_model=".subckt dpram1024x9_rclkn" num_pb="1">
						<input name="raddr_i" num_pins="10"/>
						<input name="waddr_i" num_pins="10"/>
						<input name="data_i" num_pins="9"/>
						<input name="bwen_ni" num_pins="9"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="9"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="2.904e-10" port="dpram1024x9_rclkn.raddr_i" clock="rclk_i"/>
						<T_setup value="2.379e-10" port="dpram1024x9_rclkn.waddr_i" clock="wclk_i"/>
						<T_setup value="2.108e-10" port="dpram1024x9_rclkn.data_i" clock="wclk_i"/>
						<T_setup value="1.944e-10" port="dpram1024x9_rclkn.bwen_ni" clock="wclk_i"/>
						<T_setup value="2.242e-10" port="dpram1024x9_rclkn.wen_ni" clock="wclk_i"/>
						<T_setup value="2.211e-10" port="dpram1024x9_rclkn.ren_ni" clock="rclk_i"/>
						<T_hold value="2.46e-10" port="dpram1024x9_rclkn.raddr_i" clock="rclk_i"/>
						<T_hold value="2.269e-10" port="dpram1024x9_rclkn.waddr_i" clock="wclk_i"/>
						<T_hold value="2.386e-10" port="dpram1024x9_rclkn.data_i" clock="wclk_i"/>
						<T_hold value="2.431e-10" port="dpram1024x9_rclkn.bwen_ni" clock="wclk_i"/>
						<T_hold value="9.11e-11" port="dpram1024x9_rclkn.wen_ni" clock="wclk_i"/>
						<T_hold value="9.34e-11" port="dpram1024x9_rclkn.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram1024x9_rclkn.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:9]" output="dpram1024x9_rclkn.raddr_i[0:9]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:9]" output="dpram1024x9_rclkn.waddr_i[0:9]"/>
						<direct name="data_i" input="ram9k_core.data_i[0:8]" output="dpram1024x9_rclkn.data_i[0:8]"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni[0:8]" output="dpram1024x9_rclkn.bwen_ni[0:8]"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram1024x9_rclkn.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram1024x9_rclkn.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram1024x9_rclkn.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram1024x9_rclkn.rclk_i"/>
						<direct name="q_o" input="dpram1024x9_rclkn.q_o[0:8]" output="ram9k_core.q_o[0:8]"/>
					</interconnect>
				</mode>
				<mode name="dpram1024x9_rwclkn">
					<pb_type name="dpram1024x9_rwclkn" blif_model=".subckt dpram1024x9_rwclkn" num_pb="1">
						<input name="raddr_i" num_pins="10"/>
						<input name="waddr_i" num_pins="10"/>
						<input name="data_i" num_pins="9"/>
						<input name="bwen_ni" num_pins="9"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="9"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="2.904e-10" port="dpram1024x9_rwclkn.raddr_i" clock="rclk_i"/>
						<T_setup value="2.379e-10" port="dpram1024x9_rwclkn.waddr_i" clock="wclk_i"/>
						<T_setup value="2.108e-10" port="dpram1024x9_rwclkn.data_i" clock="wclk_i"/>
						<T_setup value="1.944e-10" port="dpram1024x9_rwclkn.bwen_ni" clock="wclk_i"/>
						<T_setup value="2.242e-10" port="dpram1024x9_rwclkn.wen_ni" clock="wclk_i"/>
						<T_setup value="2.211e-10" port="dpram1024x9_rwclkn.ren_ni" clock="rclk_i"/>
						<T_hold value="2.46e-10" port="dpram1024x9_rwclkn.raddr_i" clock="rclk_i"/>
						<T_hold value="2.269e-10" port="dpram1024x9_rwclkn.waddr_i" clock="wclk_i"/>
						<T_hold value="2.386e-10" port="dpram1024x9_rwclkn.data_i" clock="wclk_i"/>
						<T_hold value="2.431e-10" port="dpram1024x9_rwclkn.bwen_ni" clock="wclk_i"/>
						<T_hold value="9.11e-11" port="dpram1024x9_rwclkn.wen_ni" clock="wclk_i"/>
						<T_hold value="9.34e-11" port="dpram1024x9_rwclkn.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram1024x9_rwclkn.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:9]" output="dpram1024x9_rwclkn.raddr_i[0:9]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:9]" output="dpram1024x9_rwclkn.waddr_i[0:9]"/>
						<direct name="data_i" input="ram9k_core.data_i[0:8]" output="dpram1024x9_rwclkn.data_i[0:8]"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni[0:8]" output="dpram1024x9_rwclkn.bwen_ni[0:8]"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram1024x9_rwclkn.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram1024x9_rwclkn.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram1024x9_rwclkn.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram1024x9_rwclkn.rclk_i"/>
						<direct name="q_o" input="dpram1024x9_rwclkn.q_o[0:8]" output="ram9k_core.q_o[0:8]"/>
					</interconnect>
				</mode>
				<mode name="dpram2048x4">
					<pb_type name="dpram2048x4" blif_model=".subckt dpram2048x4" num_pb="1">
						<input name="raddr_i" num_pins="11"/>
						<input name="waddr_i" num_pins="11"/>
						<input name="data_i" num_pins="4"/>
						<input name="bwen_ni" num_pins="4"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="4"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="2.904e-10" port="dpram2048x4.raddr_i" clock="rclk_i"/>
						<T_setup value="2.379e-10" port="dpram2048x4.waddr_i" clock="wclk_i"/>
						<T_setup value="2.108e-10" port="dpram2048x4.data_i" clock="wclk_i"/>
						<T_setup value="1.944e-10" port="dpram2048x4.bwen_ni" clock="wclk_i"/>
						<T_setup value="2.242e-10" port="dpram2048x4.wen_ni" clock="wclk_i"/>
						<T_setup value="2.211e-10" port="dpram2048x4.ren_ni" clock="rclk_i"/>
						<T_hold value="2.46e-10" port="dpram2048x4.raddr_i" clock="rclk_i"/>
						<T_hold value="2.269e-10" port="dpram2048x4.waddr_i" clock="wclk_i"/>
						<T_hold value="2.386e-10" port="dpram2048x4.data_i" clock="wclk_i"/>
						<T_hold value="2.431e-10" port="dpram2048x4.bwen_ni" clock="wclk_i"/>
						<T_hold value="9.11e-11" port="dpram2048x4.wen_ni" clock="wclk_i"/>
						<T_hold value="9.34e-11" port="dpram2048x4.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram2048x4.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:10]" output="dpram2048x4.raddr_i[0:10]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:10]" output="dpram2048x4.waddr_i[0:10]"/>
						<direct name="data_i" input="ram9k_core.data_i[0:3]" output="dpram2048x4.data_i[0:3]"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni[0:3]" output="dpram2048x4.bwen_ni[0:3]"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram2048x4.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram2048x4.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram2048x4.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram2048x4.rclk_i"/>
						<direct name="q_o" input="dpram2048x4.q_o[0:3]" output="ram9k_core.q_o[0:3]"/>
					</interconnect>
				</mode>
				<mode name="dpram2048x4_wclkn">
					<pb_type name="dpram2048x4_wclkn" blif_model=".subckt dpram2048x4_wclkn" num_pb="1">
						<input name="raddr_i" num_pins="11"/>
						<input name="waddr_i" num_pins="11"/>
						<input name="data_i" num_pins="4"/>
						<input name="bwen_ni" num_pins="4"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="4"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="2.904e-10" port="dpram2048x4_wclkn.raddr_i" clock="rclk_i"/>
						<T_setup value="2.379e-10" port="dpram2048x4_wclkn.waddr_i" clock="wclk_i"/>
						<T_setup value="2.108e-10" port="dpram2048x4_wclkn.data_i" clock="wclk_i"/>
						<T_setup value="1.944e-10" port="dpram2048x4_wclkn.bwen_ni" clock="wclk_i"/>
						<T_setup value="2.242e-10" port="dpram2048x4_wclkn.wen_ni" clock="wclk_i"/>
						<T_setup value="2.211e-10" port="dpram2048x4_wclkn.ren_ni" clock="rclk_i"/>
						<T_hold value="2.46e-10" port="dpram2048x4_wclkn.raddr_i" clock="rclk_i"/>
						<T_hold value="2.269e-10" port="dpram2048x4_wclkn.waddr_i" clock="wclk_i"/>
						<T_hold value="2.386e-10" port="dpram2048x4_wclkn.data_i" clock="wclk_i"/>
						<T_hold value="2.431e-10" port="dpram2048x4_wclkn.bwen_ni" clock="wclk_i"/>
						<T_hold value="9.11e-11" port="dpram2048x4_wclkn.wen_ni" clock="wclk_i"/>
						<T_hold value="9.34e-11" port="dpram2048x4_wclkn.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram2048x4_wclkn.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:10]" output="dpram2048x4_wclkn.raddr_i[0:10]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:10]" output="dpram2048x4_wclkn.waddr_i[0:10]"/>
						<direct name="data_i" input="ram9k_core.data_i[0:3]" output="dpram2048x4_wclkn.data_i[0:3]"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni[0:3]" output="dpram2048x4_wclkn.bwen_ni[0:3]"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram2048x4_wclkn.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram2048x4_wclkn.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram2048x4_wclkn.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram2048x4_wclkn.rclk_i"/>
						<direct name="q_o" input="dpram2048x4_wclkn.q_o[0:3]" output="ram9k_core.q_o[0:3]"/>
					</interconnect>
				</mode>
				<mode name="dpram2048x4_rclkn">
					<pb_type name="dpram2048x4_rclkn" blif_model=".subckt dpram2048x4_rclkn" num_pb="1">
						<input name="raddr_i" num_pins="11"/>
						<input name="waddr_i" num_pins="11"/>
						<input name="data_i" num_pins="4"/>
						<input name="bwen_ni" num_pins="4"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="4"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="2.904e-10" port="dpram2048x4_rclkn.raddr_i" clock="rclk_i"/>
						<T_setup value="2.379e-10" port="dpram2048x4_rclkn.waddr_i" clock="wclk_i"/>
						<T_setup value="2.108e-10" port="dpram2048x4_rclkn.data_i" clock="wclk_i"/>
						<T_setup value="1.944e-10" port="dpram2048x4_rclkn.bwen_ni" clock="wclk_i"/>
						<T_setup value="2.242e-10" port="dpram2048x4_rclkn.wen_ni" clock="wclk_i"/>
						<T_setup value="2.211e-10" port="dpram2048x4_rclkn.ren_ni" clock="rclk_i"/>
						<T_hold value="2.46e-10" port="dpram2048x4_rclkn.raddr_i" clock="rclk_i"/>
						<T_hold value="2.269e-10" port="dpram2048x4_rclkn.waddr_i" clock="wclk_i"/>
						<T_hold value="2.386e-10" port="dpram2048x4_rclkn.data_i" clock="wclk_i"/>
						<T_hold value="2.431e-10" port="dpram2048x4_rclkn.bwen_ni" clock="wclk_i"/>
						<T_hold value="9.11e-11" port="dpram2048x4_rclkn.wen_ni" clock="wclk_i"/>
						<T_hold value="9.34e-11" port="dpram2048x4_rclkn.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram2048x4_rclkn.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:10]" output="dpram2048x4_rclkn.raddr_i[0:10]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:10]" output="dpram2048x4_rclkn.waddr_i[0:10]"/>
						<direct name="data_i" input="ram9k_core.data_i[0:3]" output="dpram2048x4_rclkn.data_i[0:3]"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni[0:3]" output="dpram2048x4_rclkn.bwen_ni[0:3]"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram2048x4_rclkn.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram2048x4_rclkn.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram2048x4_rclkn.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram2048x4_rclkn.rclk_i"/>
						<direct name="q_o" input="dpram2048x4_rclkn.q_o[0:3]" output="ram9k_core.q_o[0:3]"/>
					</interconnect>
				</mode>
				<mode name="dpram2048x4_rwclkn">
					<pb_type name="dpram2048x4_rwclkn" blif_model=".subckt dpram2048x4_rwclkn" num_pb="1">
						<input name="raddr_i" num_pins="11"/>
						<input name="waddr_i" num_pins="11"/>
						<input name="data_i" num_pins="4"/>
						<input name="bwen_ni" num_pins="4"/>
						<input name="wen_ni" num_pins="1"/>
						<input name="ren_ni" num_pins="1"/>
						<output name="q_o" num_pins="4"/>
						<clock name="rclk_i" num_pins="1"/>
						<clock name="wclk_i" num_pins="1"/>
						<T_setup value="2.904e-10" port="dpram2048x4_rwclkn.raddr_i" clock="rclk_i"/>
						<T_setup value="2.379e-10" port="dpram2048x4_rwclkn.waddr_i" clock="wclk_i"/>
						<T_setup value="2.108e-10" port="dpram2048x4_rwclkn.data_i" clock="wclk_i"/>
						<T_setup value="1.944e-10" port="dpram2048x4_rwclkn.bwen_ni" clock="wclk_i"/>
						<T_setup value="2.242e-10" port="dpram2048x4_rwclkn.wen_ni" clock="wclk_i"/>
						<T_setup value="2.211e-10" port="dpram2048x4_rwclkn.ren_ni" clock="rclk_i"/>
						<T_hold value="2.46e-10" port="dpram2048x4_rwclkn.raddr_i" clock="rclk_i"/>
						<T_hold value="2.269e-10" port="dpram2048x4_rwclkn.waddr_i" clock="wclk_i"/>
						<T_hold value="2.386e-10" port="dpram2048x4_rwclkn.data_i" clock="wclk_i"/>
						<T_hold value="2.431e-10" port="dpram2048x4_rwclkn.bwen_ni" clock="wclk_i"/>
						<T_hold value="9.11e-11" port="dpram2048x4_rwclkn.wen_ni" clock="wclk_i"/>
						<T_hold value="9.34e-11" port="dpram2048x4_rwclkn.ren_ni" clock="rclk_i"/>
						<T_clock_to_Q max="3.449e-10" min="3.449e-10" port="dpram2048x4_rwclkn.q_o" clock="rclk_i"/>
					</pb_type>
					<interconnect>
						<direct name="raddr_i" input="ram9k_core.raddr_i[0:10]" output="dpram2048x4_rwclkn.raddr_i[0:10]"/>
						<direct name="waddr_i" input="ram9k_core.waddr_i[0:10]" output="dpram2048x4_rwclkn.waddr_i[0:10]"/>
						<direct name="data_i" input="ram9k_core.data_i[0:3]" output="dpram2048x4_rwclkn.data_i[0:3]"/>
						<direct name="bwen_ni" input="ram9k_core.bwen_ni[0:3]" output="dpram2048x4_rwclkn.bwen_ni[0:3]"/>
						<direct name="wen_ni" input="ram9k_core.wen_ni" output="dpram2048x4_rwclkn.wen_ni"/>
						<direct name="ren_ni" input="ram9k_core.ren_ni" output="dpram2048x4_rwclkn.ren_ni"/>
						<direct name="wclk" input="ram9k_core.wclk_i" output="dpram2048x4_rwclkn.wclk_i"/>
						<direct name="rclk" input="ram9k_core.rclk_i" output="dpram2048x4_rwclkn.rclk_i"/>
						<direct name="q_o" input="dpram2048x4_rwclkn.q_o[0:3]" output="ram9k_core.q_o[0:3]"/>
					</interconnect>
				</mode>
			</pb_type>
			<interconnect>
				<complete name="rclk" input="ram9k.lclk ram9k.clk" output="ram9k_core.rclk_i">
					<delay_constant max="1.317428e-10" in_port="ram9k.lclk ram9k.clk" out_port="ram9k_core.rclk_i"/>
				</complete>
				<complete name="wclk" input="ram9k.lclk ram9k.clk" output="ram9k_core.wclk_i">
					<delay_constant max="1.270374e-10" in_port="ram9k.lclk ram9k.clk" out_port="ram9k_core.wclk_i"/>
				</complete>
				<direct name="raddr_i" input="ram9k.raddr_i" output="ram9k_core.raddr_i"/>
				<direct name="waddr_i" input="ram9k.waddr_i" output="ram9k_core.waddr_i"/>
				<direct name="data_i" input="ram9k.data_i" output="ram9k_core.data_i"/>
				<direct name="bwen_ni" input="ram9k.bwen_ni" output="ram9k_core.bwen_ni"/>
				<direct name="wen_ni" input="ram9k.wen_ni" output="ram9k_core.wen_ni"/>
				<direct name="ren_ni" input="ram9k.ren_ni" output="ram9k_core.ren_ni"/>
				<direct name="mem_index" input="ram9k.mem_index" output="ram9k_core.mem_index"/>
				<direct name="q_o" input="ram9k_core.q_o[0:35]" output="ram9k.q_o[0:35]"/>
			</interconnect>
		</pb_type>
	</complexblocklist>
	<segmentlist>
		<segment freq="10" name="l1" length="1" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
			<mux name="1"/>
			<sb type="pattern">1 1</sb>
			<cb type="pattern">1</cb>
		</segment>
		<segment freq="12" name="l2" length="2" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
			<mux name="2"/>
			<sb type="pattern">1 0 1</sb>
			<cb type="pattern">1 1</cb>
		</segment>
		<segment freq="24" name="l4" length="4" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
			<mux name="4"/>
			<sb type="pattern">1 0 0 0 1</sb>
			<cb type="pattern">1 0 0 1</cb>
		</segment>
		<segment freq="24" name="l6" length="6" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
			<mux name="6"/>
			<sb type="pattern">1 0 0 0 0 0 1</sb>
			<cb type="pattern">1 0 0 0 0 1</cb>
		</segment>
		<segment freq="32" name="l8" length="8" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
			<mux name="8"/>
			<sb type="pattern">1 0 0 0 0 0 0 0 1</sb>
			<cb type="pattern">1 0 0 0 0 0 0 1</cb>
		</segment>
		<segment freq="20" name="l10" length="10" type="unidir" Rmetal="0.000000" Cmetal="0.000000e+00">
			<mux name="10"/>
			<sb type="pattern">1 0 0 0 0 0 0 0 0 0 1</sb>
			<cb type="pattern">1 0 0 0 0 0 0 0 0 1</cb>
			<bend type="pattern">U - - - - - - - -</bend>
		</segment>
	</segmentlist>
	<vib_arch>
		<vib name="vib0" pbtype_name="clb" vib_seg_group="6" arch_vib_switch="only_mux">
			<seg_group name="l1" track_nums="5"/>
			<seg_group name="l2" track_nums="6"/>
			<seg_group name="l4" track_nums="12"/>
			<seg_group name="l6" track_nums="12"/>
			<seg_group name="l8" track_nums="16"/>
			<seg_group name="l10" track_nums="10"/>
			<multistage_muxs>
				<first_stage switch_name="only_mux">
					<mux name="omux-0">
						<from>clb.O[0] clb.O[1] clb.O[2] clb.O[3] clb.O[4] clb.O[5]</from>
					</mux>
					<mux name="omux-1">
						<from>clb.O[6] clb.O[7] clb.O[8] clb.O[9] clb.O[10] clb.O[11]</from>
					</mux>
					<mux name="omux-2">
						<from>clb.O[12] clb.O[13] clb.O[14] clb.O[15] clb.O[16] clb.O[17]</from>
					</mux>
					<mux name="omux-3">
						<from>clb.O[18] clb.O[19] clb.O[20] clb.O[21] clb.O[22] clb.O[23]</from>
					</mux>
					<mux name="omux-4">
						<from>clb.O[0] clb.O[1] clb.O[2] clb.O[3] clb.O[4] clb.O[5]</from>
					</mux>
					<mux name="omux-5">
						<from>clb.O[6] clb.O[7] clb.O[8] clb.O[9] clb.O[10] clb.O[11]</from>
					</mux>
					<mux name="omux-6">
						<from>clb.O[12] clb.O[13] clb.O[14] clb.O[15] clb.O[16] clb.O[17]</from>
					</mux>
					<mux name="omux-7">
						<from>clb.O[18] clb.O[19] clb.O[20] clb.O[21] clb.O[22] clb.O[23]</from>
					</mux>
					<mux name="omux-8">
						<from>clb.O[0] clb.O[1] clb.O[2] clb.O[3] clb.O[4] clb.O[5]</from>
					</mux>
					<mux name="omux-9">
						<from>clb.O[6] clb.O[7] clb.O[8] clb.O[9] clb.O[10] clb.O[11]</from>
					</mux>
					<mux name="omux-10">
						<from>clb.O[12] clb.O[13] clb.O[14] clb.O[15] clb.O[16] clb.O[17]</from>
					</mux>
					<mux name="omux-11">
						<from>clb.O[18] clb.O[19] clb.O[20] clb.O[21] clb.O[22] clb.O[23]</from>
					</mux>
					<mux name="omux-12">
						<from>clb.O[0] clb.O[1] clb.O[2] clb.O[3] clb.O[4] clb.O[5]</from>
					</mux>
					<mux name="omux-13">
						<from>clb.O[6] clb.O[7] clb.O[8] clb.O[9] clb.O[10] clb.O[11]</from>
					</mux>
					<mux name="omux-14">
						<from>clb.O[12] clb.O[13] clb.O[14] clb.O[15] clb.O[16] clb.O[17]</from>
					</mux>
					<mux name="omux-15">
						<from>clb.O[18] clb.O[19] clb.O[20] clb.O[21] clb.O[22] clb.O[23]</from>
					</mux>
					<mux name="mux-0">
						<from>l1.N0 l4.N4 l6.N7 l8.N10 l10.N9 clb.O[0]</from>
					</mux>
					<mux name="mux-1">
						<from>l1.S0 l4.S4 l6.S7 l8.S10 l10.S9 clb.O[1]</from>
					</mux>
					<mux name="mux-2">
						<from>l1.W0 l4.W4 l6.W7 l8.W10 l10.W9 clb.O[2]</from>
					</mux>
					<mux name="mux-3">
						<from>l1.E0 l4.E4 l6.E7 l8.E10 l10.E9 clb.O[3]</from>
					</mux>
					<mux name="mux-4">
						<from>l1.N1 l4.N5 l6.N8 l8.N11 clb.O[4]</from>
					</mux>
					<mux name="mux-5">
						<from>l1.S1 l4.S5 l6.S8 l8.S11 clb.O[5]</from>
					</mux>
					<mux name="mux-6">
						<from>l1.W1 l4.W5 l6.W8 l8.W11 clb.O[6]</from>
					</mux>
					<mux name="mux-7">
						<from>l1.E1 l4.E5 l6.E8 l8.E11 clb.O[7]</from>
					</mux>
					<mux name="mux-8">
						<from>l1.N2 l4.N6 l6.N9 l8.N12 clb.O[8]</from>
					</mux>
					<mux name="mux-9">
						<from>l1.S2 l4.S6 l6.S9 l8.S12 clb.O[9]</from>
					</mux>
					<mux name="mux-10">
						<from>l1.W2 l4.W6 l6.W9 l8.W12 clb.O[10]</from>
					</mux>
					<mux name="mux-11">
						<from>l1.E2 l4.E6 l6.E9 l8.E12 clb.O[11]</from>
					</mux>
					<mux name="mux-12">
						<from>l1.N3 l4.N7 l6.N10 l8.N13 clb.O[12]</from>
					</mux>
					<mux name="mux-13">
						<from>l1.S3 l4.S7 l6.S10 l8.S13 clb.O[13]</from>
					</mux>
					<mux name="mux-14">
						<from>l1.W3 l4.W7 l6.W10 l8.W13 clb.O[14]</from>
					</mux>
					<mux name="mux-15">
						<from>l1.E3 l4.E7 l6.E10 l8.E13 clb.O[15]</from>
					</mux>
					<mux name="mux-16">
						<from>l1.N4 l4.N8 l6.N11 l8.N14 clb.O[16]</from>
					</mux>
					<mux name="mux-17">
						<from>l1.S4 l4.S8 l6.S11 l8.S14 clb.O[17]</from>
					</mux>
					<mux name="mux-18">
						<from>l1.W4 l4.W8 l6.W11 l8.W14 clb.O[18]</from>
					</mux>
					<mux name="mux-19">
						<from>l1.E4 l4.E8 l6.E11 l8.E14 clb.O[19]</from>
					</mux>
					<mux name="mux-20">
						<from>l2.N0 l4.N9 l8.N0 l8.N15 clb.O[20]</from>
					</mux>
					<mux name="mux-21">
						<from>l2.S0 l4.S9 l8.S0 l8.S15 clb.O[21]</from>
					</mux>
					<mux name="mux-22">
						<from>l2.W0 l4.W9 l8.W0 l8.W15 clb.O[22]</from>
					</mux>
					<mux name="mux-23">
						<from>l2.E0 l4.E9 l8.E0 l8.E15 clb.O[23]</from>
					</mux>
					<mux name="mux-24">
						<from>l2.N1 l4.N10 l8.N1 l10.N0 omux-0</from>
					</mux>
					<mux name="mux-25">
						<from>l2.S1 l4.S10 l8.S1 l10.S0 omux-1</from>
					</mux>
					<mux name="mux-26">
						<from>l2.W1 l4.W10 l8.W1 l10.W0 omux-2</from>
					</mux>
					<mux name="mux-27">
						<from>l2.E1 l4.E10 l8.E1 l10.E0 omux-3</from>
					</mux>
					<mux name="mux-28">
						<from>l2.N2 l4.N11 l8.N2 l10.N1 omux-4</from>
					</mux>
					<mux name="mux-29">
						<from>l2.S2 l4.S11 l8.S2 l10.S1 omux-5</from>
					</mux>
					<mux name="mux-30">
						<from>l2.W2 l4.W11 l8.W2 l10.W1 omux-6</from>
					</mux>
					<mux name="mux-31">
						<from>l2.E2 l4.E11 l8.E2 l10.E1 omux-7</from>
					</mux>
					<mux name="mux-32">
						<from>l2.N3 l6.N0 l8.N3 l10.N2 omux-8</from>
					</mux>
					<mux name="mux-33">
						<from>l2.S3 l6.S0 l8.S3 l10.S2 omux-9</from>
					</mux>
					<mux name="mux-34">
						<from>l2.W3 l6.W0 l8.W3 l10.W2 omux-10</from>
					</mux>
					<mux name="mux-35">
						<from>l2.E3 l6.E0 l8.E3 l10.E2 omux-11</from>
					</mux>
					<mux name="mux-36">
						<from>l2.N4 l6.N1 l8.N4 l10.N3 omux-12</from>
					</mux>
					<mux name="mux-37">
						<from>l2.S4 l6.S1 l8.S4 l10.S3 omux-13</from>
					</mux>
					<mux name="mux-38">
						<from>l2.W4 l6.W1 l8.W4 l10.W3 omux-14</from>
					</mux>
					<mux name="mux-39">
						<from>l2.E4 l6.E1 l8.E4 l10.E3 omux-15</from>
					</mux>
					<mux name="mux-40">
						<from>l2.N5 l6.N2 l8.N5 l10.N4 clb.O[0]</from>
					</mux>
					<mux name="mux-41">
						<from>l2.S5 l6.S2 l8.S5 l10.S4 clb.O[1]</from>
					</mux>
					<mux name="mux-42">
						<from>l2.W5 l6.W2 l8.W5 l10.W4 clb.O[2]</from>
					</mux>
					<mux name="mux-43">
						<from>l2.E5 l6.E2 l8.E5 l10.E4 clb.O[3]</from>
					</mux>
					<mux name="mux-44">
						<from>l4.N0 l6.N3 l8.N6 l10.N5 clb.O[4]</from>
					</mux>
					<mux name="mux-45">
						<from>l4.S0 l6.S3 l8.S6 l10.S5 clb.O[5]</from>
					</mux>
					<mux name="mux-46">
						<from>l4.W0 l6.W3 l8.W6 l10.W5 clb.O[6]</from>
					</mux>
					<mux name="mux-47">
						<from>l4.E0 l6.E3 l8.E6 l10.E5 clb.O[7]</from>
					</mux>
					<mux name="mux-48">
						<from>l4.N1 l6.N4 l8.N7 l10.N6 clb.O[8]</from>
					</mux>
					<mux name="mux-49">
						<from>l4.S1 l6.S4 l8.S7 l10.S6 clb.O[9]</from>
					</mux>
					<mux name="mux-50">
						<from>l4.W1 l6.W4 l8.W7 l10.W6 clb.O[10]</from>
					</mux>
					<mux name="mux-51">
						<from>l4.E1 l6.E4 l8.E7 l10.E6 clb.O[11]</from>
					</mux>
					<mux name="mux-52">
						<from>l4.N2 l6.N5 l8.N8 l10.N7 clb.O[12]</from>
					</mux>
					<mux name="mux-53">
						<from>l4.S2 l6.S5 l8.S8 l10.S7 clb.O[13]</from>
					</mux>
					<mux name="mux-54">
						<from>l4.W2 l6.W5 l8.W8 l10.W7 clb.O[14]</from>
					</mux>
					<mux name="mux-55">
						<from>l4.E2 l6.E5 l8.E8 l10.E7 clb.O[15]</from>
					</mux>
					<mux name="mux-56">
						<from>l4.N3 l6.N6 l8.N9 l10.N8 clb.O[16]</from>
					</mux>
					<mux name="mux-57">
						<from>l4.S3 l6.S6 l8.S9 l10.S8 clb.O[17]</from>
					</mux>
					<mux name="mux-58">
						<from>l4.W3 l6.W6 l8.W9 l10.W8 clb.O[18]</from>
					</mux>
					<mux name="mux-59">
						<from>l4.E3 l6.E6 l8.E9 l10.E8 clb.O[19]</from>
					</mux>
					<mux name="mux-_0">
						<from>l1.N0 l6.N4 l10.N3 clb.O[0]</from>
					</mux>
					<mux name="mux-_1">
						<from>l1.S0 l6.S4 l10.S3 clb.O[1]</from>
					</mux>
					<mux name="mux-_2">
						<from>l1.W0 l6.W4 l10.W3 clb.O[2]</from>
					</mux>
					<mux name="mux-_3">
						<from>l1.E0 l6.E4 l10.E3 clb.O[3]</from>
					</mux>
					<mux name="mux-_4">
						<from>l1.N1 l6.N5 l10.N4 clb.O[4]</from>
					</mux>
					<mux name="mux-_5">
						<from>l1.S1 l6.S5 l10.S4 clb.O[5]</from>
					</mux>
					<mux name="mux-_6">
						<from>l1.W1 l6.W5 l10.W4 clb.O[6]</from>
					</mux>
					<mux name="mux-_7">
						<from>l1.E1 l6.E5 l10.E4 clb.O[7]</from>
					</mux>
					<mux name="mux-_8">
						<from>l1.N2 l6.N6 l10.N5 clb.O[8]</from>
					</mux>
					<mux name="mux-_9">
						<from>l1.S2 l6.S6 l10.S5 clb.O[9]</from>
					</mux>
					<mux name="mux-_10">
						<from>l1.W2 l6.W6 l10.W5 clb.O[10]</from>
					</mux>
					<mux name="mux-_11">
						<from>l1.E2 l6.E6 l10.E5 clb.O[11]</from>
					</mux>
					<mux name="mux-_12">
						<from>l1.N3 l6.N7 l10.N6 clb.O[12]</from>
					</mux>
					<mux name="mux-_13">
						<from>l1.S3 l6.S7 l10.S6 clb.O[13]</from>
					</mux>
					<mux name="mux-_14">
						<from>l1.W3 l6.W7 l10.W6 clb.O[14]</from>
					</mux>
					<mux name="mux-_15">
						<from>l1.E3 l6.E7 l10.E6 clb.O[15]</from>
					</mux>
					<mux name="mux-_16">
						<from>l1.N4 l6.N8 l10.N7 clb.O[16]</from>
					</mux>
					<mux name="mux-_17">
						<from>l1.S4 l6.S8 l10.S7 clb.O[17]</from>
					</mux>
					<mux name="mux-_18">
						<from>l1.W4 l6.W8 l10.W7 clb.O[18]</from>
					</mux>
					<mux name="mux-_19">
						<from>l1.E4 l6.E8 l10.E7 clb.O[19]</from>
					</mux>
				</first_stage>
				<second_stage>
					<mux name="mux--0">
						<to>clb.I0[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>clb.I1[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>clb.I2[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>clb.I3[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>clb.I4[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>clb.I5[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>clb.I6[0]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>clb.I7[0]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>clb.I8[0]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>clb.I9[0]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>clb.I10[0]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>clb.I11[0]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>clb.I0[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>clb.I1[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>clb.I2[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>clb.I3[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>clb.I4[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>clb.I5[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>clb.I6[1]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>clb.I7[1]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>clb.I8[1]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>clb.I9[1]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>clb.I10[1]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>clb.I11[1]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>clb.I0[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>clb.I1[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>clb.I2[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>clb.I3[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>clb.I4[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>clb.I5[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>clb.I6[2]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--31">
						<to>clb.I7[2]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--32">
						<to>clb.I8[2]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--33">
						<to>clb.I9[2]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--34">
						<to>clb.I10[2]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--35">
						<to>clb.I11[2]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--36">
						<to>clb.I0[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--37">
						<to>clb.I1[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--38">
						<to>clb.I2[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--39">
						<to>clb.I3[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--40">
						<to>clb.I4[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--41">
						<to>clb.I5[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--42">
						<to>clb.I6[3]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--43">
						<to>clb.I7[3]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--44">
						<to>clb.I8[3]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--45">
						<to>clb.I9[3]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--46">
						<to>clb.I10[3]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--47">
						<to>clb.I11[3]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--48">
						<to>clb.I0[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--49">
						<to>clb.I1[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--50">
						<to>clb.I2[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--51">
						<to>clb.I3[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--52">
						<to>clb.I4[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--53">
						<to>clb.I5[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--54">
						<to>clb.I6[4]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--55">
						<to>clb.I7[4]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--56">
						<to>clb.I8[4]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--57">
						<to>clb.I9[4]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--58">
						<to>clb.I10[4]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--59">
						<to>clb.I11[4]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux_0">
						<to>l1.N0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-0</from>
					</mux>
					<mux name="mux_1">
						<to>l1.S0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-1</from>
					</mux>
					<mux name="mux_2">
						<to>l1.W0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-2</from>
					</mux>
					<mux name="mux_3">
						<to>l1.E0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-3</from>
					</mux>
					<mux name="mux_4">
						<to>l1.N1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-4</from>
					</mux>
					<mux name="mux_5">
						<to>l1.S1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-5</from>
					</mux>
					<mux name="mux_6">
						<to>l1.W1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-6</from>
					</mux>
					<mux name="mux_7">
						<to>l1.E1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-7</from>
					</mux>
					<mux name="mux_8">
						<to>l1.N2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-8</from>
					</mux>
					<mux name="mux_9">
						<to>l1.S2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-9</from>
					</mux>
					<mux name="mux_10">
						<to>l1.W2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-10</from>
					</mux>
					<mux name="mux_11">
						<to>l1.E2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-11</from>
					</mux>
					<mux name="mux_12">
						<to>l1.N3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-12</from>
					</mux>
					<mux name="mux_13">
						<to>l1.S3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-13</from>
					</mux>
					<mux name="mux_14">
						<to>l1.W3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-14</from>
					</mux>
					<mux name="mux_15">
						<to>l1.E3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-15</from>
					</mux>
					<mux name="mux_16">
						<to>l1.N4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-0</from>
					</mux>
					<mux name="mux_17">
						<to>l1.S4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-1</from>
					</mux>
					<mux name="mux_18">
						<to>l1.W4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-2</from>
					</mux>
					<mux name="mux_19">
						<to>l1.E4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-3</from>
					</mux>
					<mux name="mux_20">
						<to>l2.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-4</from>
					</mux>
					<mux name="mux_21">
						<to>l2.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-5</from>
					</mux>
					<mux name="mux_22">
						<to>l2.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-6</from>
					</mux>
					<mux name="mux_23">
						<to>l2.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-7</from>
					</mux>
					<mux name="mux_24">
						<to>l2.N2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-8</from>
					</mux>
					<mux name="mux_25">
						<to>l2.S2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-9</from>
					</mux>
					<mux name="mux_26">
						<to>l2.W2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-10</from>
					</mux>
					<mux name="mux_27">
						<to>l2.E2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-11</from>
					</mux>
					<mux name="mux_28">
						<to>l2.N4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-12</from>
					</mux>
					<mux name="mux_29">
						<to>l2.S4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-13</from>
					</mux>
					<mux name="mux_30">
						<to>l2.W4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-14</from>
					</mux>
					<mux name="mux_31">
						<to>l2.E4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-15</from>
					</mux>
					<mux name="mux_32">
						<to>l4.N0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-0</from>
					</mux>
					<mux name="mux_33">
						<to>l4.S0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-1</from>
					</mux>
					<mux name="mux_34">
						<to>l4.W0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-2</from>
					</mux>
					<mux name="mux_35">
						<to>l4.E0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-3</from>
					</mux>
					<mux name="mux_36">
						<to>l4.N4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-4</from>
					</mux>
					<mux name="mux_37">
						<to>l4.S4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-5</from>
					</mux>
					<mux name="mux_38">
						<to>l4.W4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-6</from>
					</mux>
					<mux name="mux_39">
						<to>l4.E4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-7</from>
					</mux>
					<mux name="mux_40">
						<to>l4.N8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-8</from>
					</mux>
					<mux name="mux_41">
						<to>l4.S8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-9</from>
					</mux>
					<mux name="mux_42">
						<to>l4.W8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-10</from>
					</mux>
					<mux name="mux_43">
						<to>l4.E8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-11</from>
					</mux>
					<mux name="mux_44">
						<to>l6.N0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-12</from>
					</mux>
					<mux name="mux_45">
						<to>l6.S0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-13</from>
					</mux>
					<mux name="mux_46">
						<to>l6.W0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-14</from>
					</mux>
					<mux name="mux_47">
						<to>l6.E0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-15</from>
					</mux>
					<mux name="mux_48">
						<to>l6.N6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-0</from>
					</mux>
					<mux name="mux_49">
						<to>l6.S6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-1</from>
					</mux>
					<mux name="mux_50">
						<to>l6.W6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-2</from>
					</mux>
					<mux name="mux_51">
						<to>l6.E6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-3</from>
					</mux>
					<mux name="mux_52">
						<to>l8.N0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-4</from>
					</mux>
					<mux name="mux_53">
						<to>l8.S0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-5</from>
					</mux>
					<mux name="mux_54">
						<to>l8.W0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-6</from>
					</mux>
					<mux name="mux_55">
						<to>l8.E0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-7</from>
					</mux>
					<mux name="mux_56">
						<to>l8.N8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-8</from>
					</mux>
					<mux name="mux_57">
						<to>l8.S8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-9</from>
					</mux>
					<mux name="mux_58">
						<to>l8.W8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-10</from>
					</mux>
					<mux name="mux_59">
						<to>l8.E8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-11</from>
					</mux>
					<mux name="mux_60">
						<to>l10.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-12</from>
					</mux>
					<mux name="mux_61">
						<to>l10.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-13</from>
					</mux>
					<mux name="mux_62">
						<to>l10.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-14</from>
					</mux>
					<mux name="mux_63">
						<to>l10.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-15</from>
					</mux>
				</second_stage>
			</multistage_muxs>
		</vib>
		<vib name="vib1" pbtype_name="io_leftL" vib_seg_group="6" arch_vib_switch="only_mux">
			<seg_group name="l1" track_nums="5"/>
			<seg_group name="l2" track_nums="6"/>
			<seg_group name="l4" track_nums="12"/>
			<seg_group name="l6" track_nums="12"/>
			<seg_group name="l8" track_nums="16"/>
			<seg_group name="l10" track_nums="10"/>
			<multistage_muxs>
				<first_stage switch_name="only_mux">
					<mux name="omux-0">
						<from>io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2] io_leftL.a2f_o[3] io_leftL.a2f_o[4] io_leftL.a2f_o[5]</from>
					</mux>
					<mux name="omux-1">
						<from>io_leftL.a2f_o[6] io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2] io_leftL.a2f_o[3] io_leftL.a2f_o[4]</from>
					</mux>
					<mux name="omux-2">
						<from>io_leftL.a2f_o[5] io_leftL.a2f_o[6] io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2] io_leftL.a2f_o[3]</from>
					</mux>
					<mux name="omux-3">
						<from>io_leftL.a2f_o[4] io_leftL.a2f_o[5] io_leftL.a2f_o[6] io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2]</from>
					</mux>
					<mux name="omux-4">
						<from>io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2] io_leftL.a2f_o[3] io_leftL.a2f_o[4] io_leftL.a2f_o[5]</from>
					</mux>
					<mux name="omux-5">
						<from>io_leftL.a2f_o[6] io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2] io_leftL.a2f_o[3] io_leftL.a2f_o[4]</from>
					</mux>
					<mux name="omux-6">
						<from>io_leftL.a2f_o[5] io_leftL.a2f_o[6] io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2] io_leftL.a2f_o[3]</from>
					</mux>
					<mux name="omux-7">
						<from>io_leftL.a2f_o[4] io_leftL.a2f_o[5] io_leftL.a2f_o[6] io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2]</from>
					</mux>
					<mux name="omux-8">
						<from>io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2] io_leftL.a2f_o[3] io_leftL.a2f_o[4] io_leftL.a2f_o[5]</from>
					</mux>
					<mux name="omux-9">
						<from>io_leftL.a2f_o[6] io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2] io_leftL.a2f_o[3] io_leftL.a2f_o[4]</from>
					</mux>
					<mux name="omux-10">
						<from>io_leftL.a2f_o[5] io_leftL.a2f_o[6] io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2] io_leftL.a2f_o[3]</from>
					</mux>
					<mux name="omux-11">
						<from>io_leftL.a2f_o[4] io_leftL.a2f_o[5] io_leftL.a2f_o[6] io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2]</from>
					</mux>
					<mux name="omux-12">
						<from>io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2] io_leftL.a2f_o[3] io_leftL.a2f_o[4] io_leftL.a2f_o[5]</from>
					</mux>
					<mux name="omux-13">
						<from>io_leftL.a2f_o[6] io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2] io_leftL.a2f_o[3] io_leftL.a2f_o[4]</from>
					</mux>
					<mux name="omux-14">
						<from>io_leftL.a2f_o[5] io_leftL.a2f_o[6] io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2] io_leftL.a2f_o[3]</from>
					</mux>
					<mux name="omux-15">
						<from>io_leftL.a2f_o[4] io_leftL.a2f_o[5] io_leftL.a2f_o[6] io_leftL.a2f_o[0] io_leftL.a2f_o[1] io_leftL.a2f_o[2]</from>
					</mux>
					<mux name="mux-0">
						<from>l1.N0 l4.N4 l6.N7 l8.N10 l10.N9 io_leftL.a2f_o[0]</from>
					</mux>
					<mux name="mux-1">
						<from>l1.S0 l4.S4 l6.S7 l8.S10 l10.S9 io_leftL.a2f_o[1]</from>
					</mux>
					<mux name="mux-2">
						<from>l1.W0 l4.W4 l6.W7 l8.W10 l10.W9 io_leftL.a2f_o[2]</from>
					</mux>
					<mux name="mux-3">
						<from>io_leftL.a2f_o[3]</from>
					</mux>
					<mux name="mux-4">
						<from>l1.N1 l4.N5 l6.N8 l8.N11 io_leftL.a2f_o[4]</from>
					</mux>
					<mux name="mux-5">
						<from>l1.S1 l4.S5 l6.S8 l8.S11 io_leftL.a2f_o[5]</from>
					</mux>
					<mux name="mux-6">
						<from>l1.W1 l4.W5 l6.W8 l8.W11 io_leftL.a2f_o[6]</from>
					</mux>
					<mux name="mux-7">
						<from>io_leftL.a2f_o[0]</from>
					</mux>
					<mux name="mux-8">
						<from>l1.N2 l4.N6 l6.N9 l8.N12 io_leftL.a2f_o[1]</from>
					</mux>
					<mux name="mux-9">
						<from>l1.S2 l4.S6 l6.S9 l8.S12 io_leftL.a2f_o[2]</from>
					</mux>
					<mux name="mux-10">
						<from>l1.W2 l4.W6 l6.W9 l8.W12 io_leftL.a2f_o[3]</from>
					</mux>
					<mux name="mux-11">
						<from>io_leftL.a2f_o[4]</from>
					</mux>
					<mux name="mux-12">
						<from>l1.N3 l4.N7 l6.N10 l8.N13 io_leftL.a2f_o[5]</from>
					</mux>
					<mux name="mux-13">
						<from>l1.S3 l4.S7 l6.S10 l8.S13 io_leftL.a2f_o[6]</from>
					</mux>
					<mux name="mux-14">
						<from>l1.W3 l4.W7 l6.W10 l8.W13 io_leftL.a2f_o[0]</from>
					</mux>
					<mux name="mux-15">
						<from>io_leftL.a2f_o[1]</from>
					</mux>
					<mux name="mux-16">
						<from>l1.N4 l4.N8 l6.N11 l8.N14 io_leftL.a2f_o[2]</from>
					</mux>
					<mux name="mux-17">
						<from>l1.S4 l4.S8 l6.S11 l8.S14 io_leftL.a2f_o[3]</from>
					</mux>
					<mux name="mux-18">
						<from>l1.W4 l4.W8 l6.W11 l8.W14 io_leftL.a2f_o[4]</from>
					</mux>
					<mux name="mux-19">
						<from>io_leftL.a2f_o[5]</from>
					</mux>
					<mux name="mux-20">
						<from>l2.N0 l4.N9 l8.N0 l8.N15 io_leftL.a2f_o[6]</from>
					</mux>
					<mux name="mux-21">
						<from>l2.S0 l4.S9 l8.S0 l8.S15 io_leftL.a2f_o[0]</from>
					</mux>
					<mux name="mux-22">
						<from>l2.W0 l4.W9 l8.W0 l8.W15 io_leftL.a2f_o[1]</from>
					</mux>
					<mux name="mux-23">
						<from>io_leftL.a2f_o[2]</from>
					</mux>
					<mux name="mux-24">
						<from>l2.N1 l4.N10 l8.N1 l10.N0 omux-0</from>
					</mux>
					<mux name="mux-25">
						<from>l2.S1 l4.S10 l8.S1 l10.S0 omux-1</from>
					</mux>
					<mux name="mux-26">
						<from>l2.W1 l4.W10 l8.W1 l10.W0 omux-2</from>
					</mux>
					<mux name="mux-27">
						<from>omux-3</from>
					</mux>
					<mux name="mux-28">
						<from>l2.N2 l4.N11 l8.N2 l10.N1 omux-4</from>
					</mux>
					<mux name="mux-29">
						<from>l2.S2 l4.S11 l8.S2 l10.S1 omux-5</from>
					</mux>
					<mux name="mux-30">
						<from>l2.W2 l4.W11 l8.W2 l10.W1 omux-6</from>
					</mux>
					<mux name="mux-31">
						<from>omux-7</from>
					</mux>
					<mux name="mux-32">
						<from>l2.N3 l6.N0 l8.N3 l10.N2 omux-8</from>
					</mux>
					<mux name="mux-33">
						<from>l2.S3 l6.S0 l8.S3 l10.S2 omux-9</from>
					</mux>
					<mux name="mux-34">
						<from>l2.W3 l6.W0 l8.W3 l10.W2 omux-10</from>
					</mux>
					<mux name="mux-35">
						<from>omux-11</from>
					</mux>
					<mux name="mux-36">
						<from>l2.N4 l6.N1 l8.N4 l10.N3 omux-12</from>
					</mux>
					<mux name="mux-37">
						<from>l2.S4 l6.S1 l8.S4 l10.S3 omux-13</from>
					</mux>
					<mux name="mux-38">
						<from>l2.W4 l6.W1 l8.W4 l10.W3 omux-14</from>
					</mux>
					<mux name="mux-39">
						<from>omux-15</from>
					</mux>
					<mux name="mux-40">
						<from>l2.N5 l6.N2 l8.N5 l10.N4 io_leftL.a2f_o[0]</from>
					</mux>
					<mux name="mux-41">
						<from>l2.S5 l6.S2 l8.S5 l10.S4 io_leftL.a2f_o[1]</from>
					</mux>
					<mux name="mux-42">
						<from>l2.W5 l6.W2 l8.W5 l10.W4 io_leftL.a2f_o[2]</from>
					</mux>
					<mux name="mux-43">
						<from>io_leftL.a2f_o[3]</from>
					</mux>
					<mux name="mux-44">
						<from>l4.N0 l6.N3 l8.N6 l10.N5 io_leftL.a2f_o[4]</from>
					</mux>
					<mux name="mux-45">
						<from>l4.S0 l6.S3 l8.S6 l10.S5 io_leftL.a2f_o[5]</from>
					</mux>
					<mux name="mux-46">
						<from>l4.W0 l6.W3 l8.W6 l10.W5 io_leftL.a2f_o[6]</from>
					</mux>
					<mux name="mux-47">
						<from>io_leftL.a2f_o[0]</from>
					</mux>
					<mux name="mux-48">
						<from>l4.N1 l6.N4 l8.N7 l10.N6 io_leftL.a2f_o[1]</from>
					</mux>
					<mux name="mux-49">
						<from>l4.S1 l6.S4 l8.S7 l10.S6 io_leftL.a2f_o[2]</from>
					</mux>
					<mux name="mux-50">
						<from>l4.W1 l6.W4 l8.W7 l10.W6 io_leftL.a2f_o[3]</from>
					</mux>
					<mux name="mux-51">
						<from>io_leftL.a2f_o[4]</from>
					</mux>
					<mux name="mux-52">
						<from>l4.N2 l6.N5 l8.N8 l10.N7 io_leftL.a2f_o[5]</from>
					</mux>
					<mux name="mux-53">
						<from>l4.S2 l6.S5 l8.S8 l10.S7 io_leftL.a2f_o[6]</from>
					</mux>
					<mux name="mux-54">
						<from>l4.W2 l6.W5 l8.W8 l10.W7 io_leftL.a2f_o[0]</from>
					</mux>
					<mux name="mux-55">
						<from>io_leftL.a2f_o[1]</from>
					</mux>
					<mux name="mux-56">
						<from>l4.N3 l6.N6 l8.N9 l10.N8 io_leftL.a2f_o[2]</from>
					</mux>
					<mux name="mux-57">
						<from>l4.S3 l6.S6 l8.S9 l10.S8 io_leftL.a2f_o[3]</from>
					</mux>
					<mux name="mux-58">
						<from>l4.W3 l6.W6 l8.W9 l10.W8 io_leftL.a2f_o[4]</from>
					</mux>
					<mux name="mux-59">
						<from>io_leftL.a2f_o[5]</from>
					</mux>
					<mux name="mux-_0">
						<from>l1.N0 l6.N4 l10.N3 io_leftL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_1">
						<from>l1.S0 l6.S4 l10.S3 io_leftL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_2">
						<from>l1.W0 l6.W4 l10.W3 io_leftL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_3">
						<from>io_leftL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_4">
						<from>l1.N1 l6.N5 l10.N4 io_leftL.a2f_o[4]</from>
					</mux>
					<mux name="mux-_5">
						<from>l1.S1 l6.S5 l10.S4 io_leftL.a2f_o[5]</from>
					</mux>
					<mux name="mux-_6">
						<from>l1.W1 l6.W5 l10.W4 io_leftL.a2f_o[6]</from>
					</mux>
					<mux name="mux-_7">
						<from>io_leftL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_8">
						<from>l1.N2 l6.N6 l10.N5 io_leftL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_9">
						<from>l1.S2 l6.S6 l10.S5 io_leftL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_10">
						<from>l1.W2 l6.W6 l10.W5 io_leftL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_11">
						<from>io_leftL.a2f_o[4]</from>
					</mux>
					<mux name="mux-_12">
						<from>l1.N3 l6.N7 l10.N6 io_leftL.a2f_o[5]</from>
					</mux>
					<mux name="mux-_13">
						<from>l1.S3 l6.S7 l10.S6 io_leftL.a2f_o[6]</from>
					</mux>
					<mux name="mux-_14">
						<from>l1.W3 l6.W7 l10.W6 io_leftL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_15">
						<from>io_leftL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_16">
						<from>l1.N4 l6.N8 l10.N7 io_leftL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_17">
						<from>l1.S4 l6.S8 l10.S7 io_leftL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_18">
						<from>l1.W4 l6.W8 l10.W7 io_leftL.a2f_o[4]</from>
					</mux>
					<mux name="mux-_19">
						<from>io_leftL.a2f_o[5]</from>
					</mux>
				</first_stage>
				<second_stage>
					<mux name="mux--0">
						<to>io_leftL.f2a_i[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_leftL.f2a_i[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_leftL.f2a_i[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_leftL.f2a_i[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_leftL.f2a_i[6]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_leftL.f2a_i[11]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_leftL.f2a_i[2]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_leftL.f2a_i[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_leftL.f2a_i[12]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_leftL.f2a_i[3]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_leftL.f2a_i[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_leftL.f2a_i[13]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>io_leftL.f2a_i[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_leftL.f2a_i[6]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_leftL.f2a_i[11]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_leftL.f2a_i[2]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_leftL.f2a_i[7]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_leftL.f2a_i[12]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>io_leftL.f2a_i[3]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_leftL.f2a_i[8]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_leftL.f2a_i[13]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_leftL.f2a_i[4]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_leftL.f2a_i[9]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_leftL.f2a_i[0]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>io_leftL.f2a_i[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>io_leftL.f2a_i[7]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>io_leftL.f2a_i[12]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>io_leftL.f2a_i[3]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>io_leftL.f2a_i[8]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>io_leftL.f2a_i[13]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>io_leftL.f2a_i[4]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--31">
						<to>io_leftL.f2a_i[9]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--32">
						<to>io_leftL.f2a_i[0]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--33">
						<to>io_leftL.f2a_i[5]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--34">
						<to>io_leftL.f2a_i[10]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--35">
						<to>io_leftL.f2a_i[1]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--36">
						<to>io_leftL.f2a_i[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--37">
						<to>io_leftL.f2a_i[8]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--38">
						<to>io_leftL.f2a_i[13]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--39">
						<to>io_leftL.f2a_i[4]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--40">
						<to>io_leftL.f2a_i[9]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--41">
						<to>io_leftL.f2a_i[0]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--42">
						<to>io_leftL.f2a_i[5]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--43">
						<to>io_leftL.f2a_i[10]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--44">
						<to>io_leftL.f2a_i[1]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--45">
						<to>io_leftL.f2a_i[6]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--46">
						<to>io_leftL.f2a_i[11]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--47">
						<to>io_leftL.f2a_i[2]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--48">
						<to>io_leftL.f2a_i[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--49">
						<to>io_leftL.f2a_i[9]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--50">
						<to>io_leftL.f2a_i[0]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--51">
						<to>io_leftL.f2a_i[5]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--52">
						<to>io_leftL.f2a_i[10]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--53">
						<to>io_leftL.f2a_i[1]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--54">
						<to>io_leftL.f2a_i[6]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--55">
						<to>io_leftL.f2a_i[11]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--56">
						<to>io_leftL.f2a_i[2]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--57">
						<to>io_leftL.f2a_i[7]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--58">
						<to>io_leftL.f2a_i[12]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--59">
						<to>io_leftL.f2a_i[3]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux_0">
						<to>l1.N0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-0</from>
					</mux>
					<mux name="mux_1">
						<to>l1.S0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-1</from>
					</mux>
					<mux name="mux_2">
						<to>l1.W0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-2</from>
					</mux>
					<mux name="mux_3">
						<to>l1.E0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-3</from>
					</mux>
					<mux name="mux_4">
						<to>l1.N1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-4</from>
					</mux>
					<mux name="mux_5">
						<to>l1.S1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-5</from>
					</mux>
					<mux name="mux_6">
						<to>l1.W1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-6</from>
					</mux>
					<mux name="mux_7">
						<to>l1.E1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-7</from>
					</mux>
					<mux name="mux_8">
						<to>l1.N2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-8</from>
					</mux>
					<mux name="mux_9">
						<to>l1.S2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-9</from>
					</mux>
					<mux name="mux_10">
						<to>l1.W2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-10</from>
					</mux>
					<mux name="mux_11">
						<to>l1.E2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-11</from>
					</mux>
					<mux name="mux_12">
						<to>l1.N3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-12</from>
					</mux>
					<mux name="mux_13">
						<to>l1.S3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-13</from>
					</mux>
					<mux name="mux_14">
						<to>l1.W3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-14</from>
					</mux>
					<mux name="mux_15">
						<to>l1.E3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-15</from>
					</mux>
					<mux name="mux_16">
						<to>l1.N4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-0</from>
					</mux>
					<mux name="mux_17">
						<to>l1.S4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-1</from>
					</mux>
					<mux name="mux_18">
						<to>l1.W4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-2</from>
					</mux>
					<mux name="mux_19">
						<to>l1.E4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-3</from>
					</mux>
					<mux name="mux_20">
						<to>l2.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-4</from>
					</mux>
					<mux name="mux_21">
						<to>l2.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-5</from>
					</mux>
					<mux name="mux_22">
						<to>l2.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-6</from>
					</mux>
					<mux name="mux_23">
						<to>l2.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-7</from>
					</mux>
					<mux name="mux_24">
						<to>l2.N2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-8</from>
					</mux>
					<mux name="mux_25">
						<to>l2.S2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-9</from>
					</mux>
					<mux name="mux_26">
						<to>l2.W2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-10</from>
					</mux>
					<mux name="mux_27">
						<to>l2.E2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-11</from>
					</mux>
					<mux name="mux_28">
						<to>l2.N4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-12</from>
					</mux>
					<mux name="mux_29">
						<to>l2.S4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-13</from>
					</mux>
					<mux name="mux_30">
						<to>l2.W4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-14</from>
					</mux>
					<mux name="mux_31">
						<to>l2.E4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-15</from>
					</mux>
					<mux name="mux_32">
						<to>l4.N0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-0</from>
					</mux>
					<mux name="mux_33">
						<to>l4.S0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-1</from>
					</mux>
					<mux name="mux_34">
						<to>l4.W0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-2</from>
					</mux>
					<mux name="mux_35">
						<to>l4.E0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-3</from>
					</mux>
					<mux name="mux_36">
						<to>l4.N4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-4</from>
					</mux>
					<mux name="mux_37">
						<to>l4.S4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-5</from>
					</mux>
					<mux name="mux_38">
						<to>l4.W4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-6</from>
					</mux>
					<mux name="mux_39">
						<to>l4.E4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-7</from>
					</mux>
					<mux name="mux_40">
						<to>l4.N8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-8</from>
					</mux>
					<mux name="mux_41">
						<to>l4.S8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-9</from>
					</mux>
					<mux name="mux_42">
						<to>l4.W8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-10</from>
					</mux>
					<mux name="mux_43">
						<to>l4.E8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-11</from>
					</mux>
					<mux name="mux_44">
						<to>l6.N0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-12</from>
					</mux>
					<mux name="mux_45">
						<to>l6.S0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-13</from>
					</mux>
					<mux name="mux_46">
						<to>l6.W0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-14</from>
					</mux>
					<mux name="mux_47">
						<to>l6.E0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-15</from>
					</mux>
					<mux name="mux_48">
						<to>l6.N6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-0</from>
					</mux>
					<mux name="mux_49">
						<to>l6.S6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-1</from>
					</mux>
					<mux name="mux_50">
						<to>l6.W6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-2</from>
					</mux>
					<mux name="mux_51">
						<to>l6.E6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-3</from>
					</mux>
					<mux name="mux_52">
						<to>l8.N0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-4</from>
					</mux>
					<mux name="mux_53">
						<to>l8.S0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-5</from>
					</mux>
					<mux name="mux_54">
						<to>l8.W0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-6</from>
					</mux>
					<mux name="mux_55">
						<to>l8.E0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-7</from>
					</mux>
					<mux name="mux_56">
						<to>l8.N8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-8</from>
					</mux>
					<mux name="mux_57">
						<to>l8.S8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-9</from>
					</mux>
					<mux name="mux_58">
						<to>l8.W8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-10</from>
					</mux>
					<mux name="mux_59">
						<to>l8.E8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-11</from>
					</mux>
					<mux name="mux_60">
						<to>l10.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-12</from>
					</mux>
					<mux name="mux_61">
						<to>l10.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-13</from>
					</mux>
					<mux name="mux_62">
						<to>l10.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-14</from>
					</mux>
					<mux name="mux_63">
						<to>l10.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-15</from>
					</mux>
					<mux name="mux--0">
						<to>io_leftL.lclk[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_leftL.lreset[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_leftL.lclk[14]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_leftL.lreset[14]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_leftL.lclk[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_leftL.lreset[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_leftL.lclk[15]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_leftL.lreset[15]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_leftL.lclk[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_leftL.lreset[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_leftL.lclk[16]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_leftL.lreset[16]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_leftL.lclk[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_leftL.lreset[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_leftL.lclk[17]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_leftL.lreset[17]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_leftL.lclk[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_leftL.lreset[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_leftL.lclk[18]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_leftL.lreset[18]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_leftL.lclk[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_leftL.lreset[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_leftL.lclk[19]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_leftL.lreset[19]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_leftL.lclk[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_leftL.lreset[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_leftL.lclk[20]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_leftL.lreset[20]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_leftL.lclk[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_leftL.lreset[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_leftL.lclk[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_leftL.lreset[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_leftL.lclk[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_leftL.lreset[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_leftL.lclk[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_leftL.lreset[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_leftL.lclk[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_leftL.lreset[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>io_leftL.lclk[12]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_leftL.lreset[12]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_leftL.lclk[13]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_leftL.lreset[13]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_leftL.lclk[14]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_leftL.lreset[14]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_leftL.lclk[15]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_leftL.lreset[15]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_leftL.lclk[16]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_leftL.lreset[16]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_leftL.lclk[17]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_leftL.lreset[17]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>io_leftL.lclk[18]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--18">
						<to>io_leftL.lreset[18]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_leftL.lclk[19]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_leftL.lreset[19]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_leftL.lclk[20]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_leftL.lreset[20]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
				</second_stage>
			</multistage_muxs>
		</vib>
		<vib name="vib2" pbtype_name="io_rightL" vib_seg_group="6" arch_vib_switch="only_mux">
			<seg_group name="l1" track_nums="5"/>
			<seg_group name="l2" track_nums="6"/>
			<seg_group name="l4" track_nums="12"/>
			<seg_group name="l6" track_nums="12"/>
			<seg_group name="l8" track_nums="16"/>
			<seg_group name="l10" track_nums="10"/>
			<multistage_muxs>
				<first_stage switch_name="only_mux">
					<mux name="omux-0">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="omux-1">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="omux-2">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="omux-3">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="omux-4">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="omux-5">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="omux-6">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="omux-7">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="omux-8">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="omux-9">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="omux-10">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="omux-11">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="omux-12">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="omux-13">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="omux-14">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="omux-15">
						<from>io_rightL.a2f_o[0] io_rightL.a2f_o[1] io_rightL.a2f_o[2] io_rightL.a2f_o[3] io_rightL.a2f_o[4] io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="mux-0">
						<from>l1.N0 l4.N4 l6.N7 l8.N10 l10.N9 io_rightL.a2f_o[0]</from>
					</mux>
					<mux name="mux-1">
						<from>l1.S0 l4.S4 l6.S7 l8.S10 l10.S9 io_rightL.a2f_o[1]</from>
					</mux>
					<mux name="mux-2">
						<from>io_rightL.a2f_o[2]</from>
					</mux>
					<mux name="mux-3">
						<from>l1.E0 l4.E4 l6.E7 l8.E10 l10.E9 io_rightL.a2f_o[3]</from>
					</mux>
					<mux name="mux-4">
						<from>l1.N1 l4.N5 l6.N8 l8.N11 io_rightL.a2f_o[4]</from>
					</mux>
					<mux name="mux-5">
						<from>l1.S1 l4.S5 l6.S8 l8.S11 io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="mux-6">
						<from>io_rightL.a2f_o[0]</from>
					</mux>
					<mux name="mux-7">
						<from>l1.E1 l4.E5 l6.E8 l8.E11 io_rightL.a2f_o[1]</from>
					</mux>
					<mux name="mux-8">
						<from>l1.N2 l4.N6 l6.N9 l8.N12 io_rightL.a2f_o[2]</from>
					</mux>
					<mux name="mux-9">
						<from>l1.S2 l4.S6 l6.S9 l8.S12 io_rightL.a2f_o[3]</from>
					</mux>
					<mux name="mux-10">
						<from>io_rightL.a2f_o[4]</from>
					</mux>
					<mux name="mux-11">
						<from>l1.E2 l4.E6 l6.E9 l8.E12 io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="mux-12">
						<from>l1.N3 l4.N7 l6.N10 l8.N13 io_rightL.a2f_o[0]</from>
					</mux>
					<mux name="mux-13">
						<from>l1.S3 l4.S7 l6.S10 l8.S13 io_rightL.a2f_o[1]</from>
					</mux>
					<mux name="mux-14">
						<from>io_rightL.a2f_o[2]</from>
					</mux>
					<mux name="mux-15">
						<from>l1.E3 l4.E7 l6.E10 l8.E13 io_rightL.a2f_o[3]</from>
					</mux>
					<mux name="mux-16">
						<from>l1.N4 l4.N8 l6.N11 l8.N14 io_rightL.a2f_o[4]</from>
					</mux>
					<mux name="mux-17">
						<from>l1.S4 l4.S8 l6.S11 l8.S14 io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="mux-18">
						<from>io_rightL.a2f_o[0]</from>
					</mux>
					<mux name="mux-19">
						<from>l1.E4 l4.E8 l6.E11 l8.E14 io_rightL.a2f_o[1]</from>
					</mux>
					<mux name="mux-20">
						<from>l2.N0 l4.N9 l8.N0 l8.N15 io_rightL.a2f_o[2]</from>
					</mux>
					<mux name="mux-21">
						<from>l2.S0 l4.S9 l8.S0 l8.S15 io_rightL.a2f_o[3]</from>
					</mux>
					<mux name="mux-22">
						<from>io_rightL.a2f_o[4]</from>
					</mux>
					<mux name="mux-23">
						<from>l2.E0 l4.E9 l8.E0 l8.E15 io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="mux-24">
						<from>l2.N1 l4.N10 l8.N1 l10.N0 omux-0</from>
					</mux>
					<mux name="mux-25">
						<from>l2.S1 l4.S10 l8.S1 l10.S0 omux-1</from>
					</mux>
					<mux name="mux-26">
						<from>omux-2</from>
					</mux>
					<mux name="mux-27">
						<from>l2.E1 l4.E10 l8.E1 l10.E0 omux-3</from>
					</mux>
					<mux name="mux-28">
						<from>l2.N2 l4.N11 l8.N2 l10.N1 omux-4</from>
					</mux>
					<mux name="mux-29">
						<from>l2.S2 l4.S11 l8.S2 l10.S1 omux-5</from>
					</mux>
					<mux name="mux-30">
						<from>omux-6</from>
					</mux>
					<mux name="mux-31">
						<from>l2.E2 l4.E11 l8.E2 l10.E1 omux-7</from>
					</mux>
					<mux name="mux-32">
						<from>l2.N3 l6.N0 l8.N3 l10.N2 omux-8</from>
					</mux>
					<mux name="mux-33">
						<from>l2.S3 l6.S0 l8.S3 l10.S2 omux-9</from>
					</mux>
					<mux name="mux-34">
						<from>omux-10</from>
					</mux>
					<mux name="mux-35">
						<from>l2.E3 l6.E0 l8.E3 l10.E2 omux-11</from>
					</mux>
					<mux name="mux-36">
						<from>l2.N4 l6.N1 l8.N4 l10.N3 omux-12</from>
					</mux>
					<mux name="mux-37">
						<from>l2.S4 l6.S1 l8.S4 l10.S3 omux-13</from>
					</mux>
					<mux name="mux-38">
						<from>omux-14</from>
					</mux>
					<mux name="mux-39">
						<from>l2.E4 l6.E1 l8.E4 l10.E3 omux-15</from>
					</mux>
					<mux name="mux-40">
						<from>l2.N5 l6.N2 l8.N5 l10.N4 io_rightL.a2f_o[0]</from>
					</mux>
					<mux name="mux-41">
						<from>l2.S5 l6.S2 l8.S5 l10.S4 io_rightL.a2f_o[1]</from>
					</mux>
					<mux name="mux-42">
						<from>io_rightL.a2f_o[2]</from>
					</mux>
					<mux name="mux-43">
						<from>l2.E5 l6.E2 l8.E5 l10.E4 io_rightL.a2f_o[3]</from>
					</mux>
					<mux name="mux-44">
						<from>l4.N0 l6.N3 l8.N6 l10.N5 io_rightL.a2f_o[4]</from>
					</mux>
					<mux name="mux-45">
						<from>l4.S0 l6.S3 l8.S6 l10.S5 io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="mux-46">
						<from>io_rightL.a2f_o[0]</from>
					</mux>
					<mux name="mux-47">
						<from>l4.E0 l6.E3 l8.E6 l10.E5 io_rightL.a2f_o[1]</from>
					</mux>
					<mux name="mux-48">
						<from>l4.N1 l6.N4 l8.N7 l10.N6 io_rightL.a2f_o[2]</from>
					</mux>
					<mux name="mux-49">
						<from>l4.S1 l6.S4 l8.S7 l10.S6 io_rightL.a2f_o[3]</from>
					</mux>
					<mux name="mux-50">
						<from>io_rightL.a2f_o[4]</from>
					</mux>
					<mux name="mux-51">
						<from>l4.E1 l6.E4 l8.E7 l10.E6 io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="mux-52">
						<from>l4.N2 l6.N5 l8.N8 l10.N7 io_rightL.a2f_o[0]</from>
					</mux>
					<mux name="mux-53">
						<from>l4.S2 l6.S5 l8.S8 l10.S7 io_rightL.a2f_o[1]</from>
					</mux>
					<mux name="mux-54">
						<from>io_rightL.a2f_o[2]</from>
					</mux>
					<mux name="mux-55">
						<from>l4.E2 l6.E5 l8.E8 l10.E7 io_rightL.a2f_o[3]</from>
					</mux>
					<mux name="mux-56">
						<from>l4.N3 l6.N6 l8.N9 l10.N8 io_rightL.a2f_o[4]</from>
					</mux>
					<mux name="mux-57">
						<from>l4.S3 l6.S6 l8.S9 l10.S8 io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="mux-58">
						<from>io_rightL.a2f_o[0]</from>
					</mux>
					<mux name="mux-59">
						<from>l4.E3 l6.E6 l8.E9 l10.E8 io_rightL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_0">
						<from>l1.N0 l6.N4 l10.N3 io_rightL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_1">
						<from>l1.S0 l6.S4 l10.S3 io_rightL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_2">
						<from>io_rightL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_3">
						<from>l1.E0 l6.E4 l10.E3 io_rightL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_4">
						<from>l1.N1 l6.N5 l10.N4 io_rightL.a2f_o[4]</from>
					</mux>
					<mux name="mux-_5">
						<from>l1.S1 l6.S5 l10.S4 io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="mux-_6">
						<from>io_rightL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_7">
						<from>l1.E1 l6.E5 l10.E4 io_rightL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_8">
						<from>l1.N2 l6.N6 l10.N5 io_rightL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_9">
						<from>l1.S2 l6.S6 l10.S5 io_rightL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_10">
						<from>io_rightL.a2f_o[4]</from>
					</mux>
					<mux name="mux-_11">
						<from>l1.E2 l6.E6 l10.E5 io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="mux-_12">
						<from>l1.N3 l6.N7 l10.N6 io_rightL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_13">
						<from>l1.S3 l6.S7 l10.S6 io_rightL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_14">
						<from>io_rightL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_15">
						<from>l1.E3 l6.E7 l10.E6 io_rightL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_16">
						<from>l1.N4 l6.N8 l10.N7 io_rightL.a2f_o[4]</from>
					</mux>
					<mux name="mux-_17">
						<from>l1.S4 l6.S8 l10.S7 io_rightL.a2f_o[5]</from>
					</mux>
					<mux name="mux-_18">
						<from>io_rightL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_19">
						<from>l1.E4 l6.E8 l10.E7 io_rightL.a2f_o[1]</from>
					</mux>
				</first_stage>
				<second_stage>
					<mux name="mux--0">
						<to>io_rightL.f2a_i[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_rightL.f2a_i[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_rightL.f2a_i[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_rightL.f2a_i[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_rightL.f2a_i[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_rightL.f2a_i[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_rightL.f2a_i[0]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_rightL.f2a_i[5]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_rightL.f2a_i[4]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_rightL.f2a_i[3]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_rightL.f2a_i[2]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_rightL.f2a_i[1]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>io_rightL.f2a_i[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_rightL.f2a_i[0]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_rightL.f2a_i[5]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_rightL.f2a_i[4]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_rightL.f2a_i[3]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_rightL.f2a_i[2]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>io_rightL.f2a_i[1]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_rightL.f2a_i[0]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_rightL.f2a_i[5]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_rightL.f2a_i[4]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_rightL.f2a_i[3]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_rightL.f2a_i[2]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>io_rightL.f2a_i[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>io_rightL.f2a_i[1]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>io_rightL.f2a_i[0]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>io_rightL.f2a_i[5]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>io_rightL.f2a_i[4]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>io_rightL.f2a_i[3]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>io_rightL.f2a_i[2]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--31">
						<to>io_rightL.f2a_i[1]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--32">
						<to>io_rightL.f2a_i[0]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--33">
						<to>io_rightL.f2a_i[5]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--34">
						<to>io_rightL.f2a_i[4]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--35">
						<to>io_rightL.f2a_i[3]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--36">
						<to>io_rightL.f2a_i[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--37">
						<to>io_rightL.f2a_i[2]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--38">
						<to>io_rightL.f2a_i[1]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--39">
						<to>io_rightL.f2a_i[0]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--40">
						<to>io_rightL.f2a_i[5]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--41">
						<to>io_rightL.f2a_i[4]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--42">
						<to>io_rightL.f2a_i[3]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--43">
						<to>io_rightL.f2a_i[2]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--44">
						<to>io_rightL.f2a_i[1]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--45">
						<to>io_rightL.f2a_i[0]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--46">
						<to>io_rightL.f2a_i[5]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--47">
						<to>io_rightL.f2a_i[4]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--48">
						<to>io_rightL.f2a_i[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--49">
						<to>io_rightL.f2a_i[3]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--50">
						<to>io_rightL.f2a_i[2]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--51">
						<to>io_rightL.f2a_i[1]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--52">
						<to>io_rightL.f2a_i[0]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--53">
						<to>io_rightL.f2a_i[5]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--54">
						<to>io_rightL.f2a_i[4]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--55">
						<to>io_rightL.f2a_i[3]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--56">
						<to>io_rightL.f2a_i[2]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--57">
						<to>io_rightL.f2a_i[1]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--58">
						<to>io_rightL.f2a_i[0]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--59">
						<to>io_rightL.f2a_i[5]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux_0">
						<to>l1.N0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-0</from>
					</mux>
					<mux name="mux_1">
						<to>l1.S0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-1</from>
					</mux>
					<mux name="mux_2">
						<to>l1.W0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-2</from>
					</mux>
					<mux name="mux_3">
						<to>l1.E0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-3</from>
					</mux>
					<mux name="mux_4">
						<to>l1.N1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-4</from>
					</mux>
					<mux name="mux_5">
						<to>l1.S1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-5</from>
					</mux>
					<mux name="mux_6">
						<to>l1.W1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-6</from>
					</mux>
					<mux name="mux_7">
						<to>l1.E1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-7</from>
					</mux>
					<mux name="mux_8">
						<to>l1.N2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-8</from>
					</mux>
					<mux name="mux_9">
						<to>l1.S2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-9</from>
					</mux>
					<mux name="mux_10">
						<to>l1.W2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-10</from>
					</mux>
					<mux name="mux_11">
						<to>l1.E2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-11</from>
					</mux>
					<mux name="mux_12">
						<to>l1.N3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-12</from>
					</mux>
					<mux name="mux_13">
						<to>l1.S3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-13</from>
					</mux>
					<mux name="mux_14">
						<to>l1.W3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-14</from>
					</mux>
					<mux name="mux_15">
						<to>l1.E3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-15</from>
					</mux>
					<mux name="mux_16">
						<to>l1.N4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-0</from>
					</mux>
					<mux name="mux_17">
						<to>l1.S4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-1</from>
					</mux>
					<mux name="mux_18">
						<to>l1.W4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-2</from>
					</mux>
					<mux name="mux_19">
						<to>l1.E4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-3</from>
					</mux>
					<mux name="mux_20">
						<to>l2.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-4</from>
					</mux>
					<mux name="mux_21">
						<to>l2.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-5</from>
					</mux>
					<mux name="mux_22">
						<to>l2.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-6</from>
					</mux>
					<mux name="mux_23">
						<to>l2.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-7</from>
					</mux>
					<mux name="mux_24">
						<to>l2.N2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-8</from>
					</mux>
					<mux name="mux_25">
						<to>l2.S2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-9</from>
					</mux>
					<mux name="mux_26">
						<to>l2.W2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-10</from>
					</mux>
					<mux name="mux_27">
						<to>l2.E2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-11</from>
					</mux>
					<mux name="mux_28">
						<to>l2.N4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-12</from>
					</mux>
					<mux name="mux_29">
						<to>l2.S4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-13</from>
					</mux>
					<mux name="mux_30">
						<to>l2.W4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-14</from>
					</mux>
					<mux name="mux_31">
						<to>l2.E4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-15</from>
					</mux>
					<mux name="mux_32">
						<to>l4.N0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-0</from>
					</mux>
					<mux name="mux_33">
						<to>l4.S0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-1</from>
					</mux>
					<mux name="mux_34">
						<to>l4.W0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-2</from>
					</mux>
					<mux name="mux_35">
						<to>l4.E0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-3</from>
					</mux>
					<mux name="mux_36">
						<to>l4.N4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-4</from>
					</mux>
					<mux name="mux_37">
						<to>l4.S4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-5</from>
					</mux>
					<mux name="mux_38">
						<to>l4.W4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-6</from>
					</mux>
					<mux name="mux_39">
						<to>l4.E4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-7</from>
					</mux>
					<mux name="mux_40">
						<to>l4.N8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-8</from>
					</mux>
					<mux name="mux_41">
						<to>l4.S8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-9</from>
					</mux>
					<mux name="mux_42">
						<to>l4.W8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-10</from>
					</mux>
					<mux name="mux_43">
						<to>l4.E8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-11</from>
					</mux>
					<mux name="mux_44">
						<to>l6.N0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-12</from>
					</mux>
					<mux name="mux_45">
						<to>l6.S0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-13</from>
					</mux>
					<mux name="mux_46">
						<to>l6.W0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-14</from>
					</mux>
					<mux name="mux_47">
						<to>l6.E0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-15</from>
					</mux>
					<mux name="mux_48">
						<to>l6.N6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-0</from>
					</mux>
					<mux name="mux_49">
						<to>l6.S6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-1</from>
					</mux>
					<mux name="mux_50">
						<to>l6.W6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-2</from>
					</mux>
					<mux name="mux_51">
						<to>l6.E6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-3</from>
					</mux>
					<mux name="mux_52">
						<to>l8.N0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-4</from>
					</mux>
					<mux name="mux_53">
						<to>l8.S0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-5</from>
					</mux>
					<mux name="mux_54">
						<to>l8.W0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-6</from>
					</mux>
					<mux name="mux_55">
						<to>l8.E0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-7</from>
					</mux>
					<mux name="mux_56">
						<to>l8.N8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-8</from>
					</mux>
					<mux name="mux_57">
						<to>l8.S8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-9</from>
					</mux>
					<mux name="mux_58">
						<to>l8.W8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-10</from>
					</mux>
					<mux name="mux_59">
						<to>l8.E8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-11</from>
					</mux>
					<mux name="mux_60">
						<to>l10.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-12</from>
					</mux>
					<mux name="mux_61">
						<to>l10.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-13</from>
					</mux>
					<mux name="mux_62">
						<to>l10.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-14</from>
					</mux>
					<mux name="mux_63">
						<to>l10.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-15</from>
					</mux>
					<mux name="mux--0">
						<to>io_rightL.lclk[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_rightL.lreset[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_rightL.lclk[6]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_rightL.lreset[6]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_rightL.lclk[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_rightL.lreset[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_rightL.lclk[7]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_rightL.lreset[7]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_rightL.lclk[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_rightL.lreset[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_rightL.lclk[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_rightL.lreset[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_rightL.lclk[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_rightL.lreset[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_rightL.lclk[9]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_rightL.lreset[9]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_rightL.lclk[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_rightL.lreset[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_rightL.lclk[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_rightL.lreset[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_rightL.lclk[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_rightL.lreset[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_rightL.lclk[11]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_rightL.lreset[11]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_rightL.lclk[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_rightL.lreset[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_rightL.lclk[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_rightL.lreset[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_rightL.lclk[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_rightL.lreset[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_rightL.lclk[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_rightL.lreset[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_rightL.lclk[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_rightL.lreset[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_rightL.lclk[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_rightL.lreset[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
				</second_stage>
			</multistage_muxs>
		</vib>
		<vib name="vib3" pbtype_name="io_topL" vib_seg_group="6" arch_vib_switch="only_mux">
			<seg_group name="l1" track_nums="5"/>
			<seg_group name="l2" track_nums="6"/>
			<seg_group name="l4" track_nums="12"/>
			<seg_group name="l6" track_nums="12"/>
			<seg_group name="l8" track_nums="16"/>
			<seg_group name="l10" track_nums="10"/>
			<multistage_muxs>
				<first_stage switch_name="only_mux">
					<mux name="omux-0">
						<from>io_topL.a2f_o[0] io_topL.a2f_o[1] io_topL.a2f_o[2] io_topL.a2f_o[3] io_topL.a2f_o[4] io_topL.a2f_o[5]</from>
					</mux>
					<mux name="omux-1">
						<from>io_topL.a2f_o[6] io_topL.a2f_o[7] io_topL.a2f_o[8] io_topL.a2f_o[9] io_topL.a2f_o[10] io_topL.a2f_o[11]</from>
					</mux>
					<mux name="omux-2">
						<from>io_topL.a2f_o[12] io_topL.a2f_o[13] io_topL.a2f_o[14] io_topL.a2f_o[15] io_topL.a2f_o[16] io_topL.a2f_o[17]</from>
					</mux>
					<mux name="omux-3">
						<from>io_topL.a2f_o[18] io_topL.a2f_o[19] io_topL.a2f_o[20] io_topL.a2f_o[21] io_topL.a2f_o[22] io_topL.a2f_o[23]</from>
					</mux>
					<mux name="omux-4">
						<from>io_topL.a2f_o[0] io_topL.a2f_o[1] io_topL.a2f_o[2] io_topL.a2f_o[3] io_topL.a2f_o[4] io_topL.a2f_o[5]</from>
					</mux>
					<mux name="omux-5">
						<from>io_topL.a2f_o[6] io_topL.a2f_o[7] io_topL.a2f_o[8] io_topL.a2f_o[9] io_topL.a2f_o[10] io_topL.a2f_o[11]</from>
					</mux>
					<mux name="omux-6">
						<from>io_topL.a2f_o[12] io_topL.a2f_o[13] io_topL.a2f_o[14] io_topL.a2f_o[15] io_topL.a2f_o[16] io_topL.a2f_o[17]</from>
					</mux>
					<mux name="omux-7">
						<from>io_topL.a2f_o[18] io_topL.a2f_o[19] io_topL.a2f_o[20] io_topL.a2f_o[21] io_topL.a2f_o[22] io_topL.a2f_o[23]</from>
					</mux>
					<mux name="omux-8">
						<from>io_topL.a2f_o[0] io_topL.a2f_o[1] io_topL.a2f_o[2] io_topL.a2f_o[3] io_topL.a2f_o[4] io_topL.a2f_o[5]</from>
					</mux>
					<mux name="omux-9">
						<from>io_topL.a2f_o[6] io_topL.a2f_o[7] io_topL.a2f_o[8] io_topL.a2f_o[9] io_topL.a2f_o[10] io_topL.a2f_o[11]</from>
					</mux>
					<mux name="omux-10">
						<from>io_topL.a2f_o[12] io_topL.a2f_o[13] io_topL.a2f_o[14] io_topL.a2f_o[15] io_topL.a2f_o[16] io_topL.a2f_o[17]</from>
					</mux>
					<mux name="omux-11">
						<from>io_topL.a2f_o[18] io_topL.a2f_o[19] io_topL.a2f_o[20] io_topL.a2f_o[21] io_topL.a2f_o[22] io_topL.a2f_o[23]</from>
					</mux>
					<mux name="omux-12">
						<from>io_topL.a2f_o[0] io_topL.a2f_o[1] io_topL.a2f_o[2] io_topL.a2f_o[3] io_topL.a2f_o[4] io_topL.a2f_o[5]</from>
					</mux>
					<mux name="omux-13">
						<from>io_topL.a2f_o[6] io_topL.a2f_o[7] io_topL.a2f_o[8] io_topL.a2f_o[9] io_topL.a2f_o[10] io_topL.a2f_o[11]</from>
					</mux>
					<mux name="omux-14">
						<from>io_topL.a2f_o[12] io_topL.a2f_o[13] io_topL.a2f_o[14] io_topL.a2f_o[15] io_topL.a2f_o[16] io_topL.a2f_o[17]</from>
					</mux>
					<mux name="omux-15">
						<from>io_topL.a2f_o[18] io_topL.a2f_o[19] io_topL.a2f_o[20] io_topL.a2f_o[21] io_topL.a2f_o[22] io_topL.a2f_o[23]</from>
					</mux>
					<mux name="mux-0">
						<from>l1.N0 l4.N4 l6.N7 l8.N10 l10.N9 io_topL.a2f_o[0]</from>
					</mux>
					<mux name="mux-1">
						<from>io_topL.a2f_o[1]</from>
					</mux>
					<mux name="mux-2">
						<from>l1.W0 l4.W4 l6.W7 l8.W10 l10.W9 io_topL.a2f_o[2]</from>
					</mux>
					<mux name="mux-3">
						<from>l1.E0 l4.E4 l6.E7 l8.E10 l10.E9 io_topL.a2f_o[3]</from>
					</mux>
					<mux name="mux-4">
						<from>l1.N1 l4.N5 l6.N8 l8.N11 io_topL.a2f_o[4]</from>
					</mux>
					<mux name="mux-5">
						<from>io_topL.a2f_o[5]</from>
					</mux>
					<mux name="mux-6">
						<from>l1.W1 l4.W5 l6.W8 l8.W11 io_topL.a2f_o[6]</from>
					</mux>
					<mux name="mux-7">
						<from>l1.E1 l4.E5 l6.E8 l8.E11 io_topL.a2f_o[7]</from>
					</mux>
					<mux name="mux-8">
						<from>l1.N2 l4.N6 l6.N9 l8.N12 io_topL.a2f_o[8]</from>
					</mux>
					<mux name="mux-9">
						<from>io_topL.a2f_o[9]</from>
					</mux>
					<mux name="mux-10">
						<from>l1.W2 l4.W6 l6.W9 l8.W12 io_topL.a2f_o[10]</from>
					</mux>
					<mux name="mux-11">
						<from>l1.E2 l4.E6 l6.E9 l8.E12 io_topL.a2f_o[11]</from>
					</mux>
					<mux name="mux-12">
						<from>l1.N3 l4.N7 l6.N10 l8.N13 io_topL.a2f_o[12]</from>
					</mux>
					<mux name="mux-13">
						<from>io_topL.a2f_o[13]</from>
					</mux>
					<mux name="mux-14">
						<from>l1.W3 l4.W7 l6.W10 l8.W13 io_topL.a2f_o[14]</from>
					</mux>
					<mux name="mux-15">
						<from>l1.E3 l4.E7 l6.E10 l8.E13 io_topL.a2f_o[15]</from>
					</mux>
					<mux name="mux-16">
						<from>l1.N4 l4.N8 l6.N11 l8.N14 io_topL.a2f_o[16]</from>
					</mux>
					<mux name="mux-17">
						<from>io_topL.a2f_o[17]</from>
					</mux>
					<mux name="mux-18">
						<from>l1.W4 l4.W8 l6.W11 l8.W14 io_topL.a2f_o[18]</from>
					</mux>
					<mux name="mux-19">
						<from>l1.E4 l4.E8 l6.E11 l8.E14 io_topL.a2f_o[19]</from>
					</mux>
					<mux name="mux-20">
						<from>l2.N0 l4.N9 l8.N0 l8.N15 io_topL.a2f_o[20]</from>
					</mux>
					<mux name="mux-21">
						<from>io_topL.a2f_o[21]</from>
					</mux>
					<mux name="mux-22">
						<from>l2.W0 l4.W9 l8.W0 l8.W15 io_topL.a2f_o[22]</from>
					</mux>
					<mux name="mux-23">
						<from>l2.E0 l4.E9 l8.E0 l8.E15 io_topL.a2f_o[23]</from>
					</mux>
					<mux name="mux-24">
						<from>l2.N1 l4.N10 l8.N1 l10.N0 omux-0</from>
					</mux>
					<mux name="mux-25">
						<from>omux-1</from>
					</mux>
					<mux name="mux-26">
						<from>l2.W1 l4.W10 l8.W1 l10.W0 omux-2</from>
					</mux>
					<mux name="mux-27">
						<from>l2.E1 l4.E10 l8.E1 l10.E0 omux-3</from>
					</mux>
					<mux name="mux-28">
						<from>l2.N2 l4.N11 l8.N2 l10.N1 omux-4</from>
					</mux>
					<mux name="mux-29">
						<from>omux-5</from>
					</mux>
					<mux name="mux-30">
						<from>l2.W2 l4.W11 l8.W2 l10.W1 omux-6</from>
					</mux>
					<mux name="mux-31">
						<from>l2.E2 l4.E11 l8.E2 l10.E1 omux-7</from>
					</mux>
					<mux name="mux-32">
						<from>l2.N3 l6.N0 l8.N3 l10.N2 omux-8</from>
					</mux>
					<mux name="mux-33">
						<from>omux-9</from>
					</mux>
					<mux name="mux-34">
						<from>l2.W3 l6.W0 l8.W3 l10.W2 omux-10</from>
					</mux>
					<mux name="mux-35">
						<from>l2.E3 l6.E0 l8.E3 l10.E2 omux-11</from>
					</mux>
					<mux name="mux-36">
						<from>l2.N4 l6.N1 l8.N4 l10.N3 omux-12</from>
					</mux>
					<mux name="mux-37">
						<from>omux-13</from>
					</mux>
					<mux name="mux-38">
						<from>l2.W4 l6.W1 l8.W4 l10.W3 omux-14</from>
					</mux>
					<mux name="mux-39">
						<from>l2.E4 l6.E1 l8.E4 l10.E3 omux-15</from>
					</mux>
					<mux name="mux-40">
						<from>l2.N5 l6.N2 l8.N5 l10.N4 io_topL.a2f_o[0]</from>
					</mux>
					<mux name="mux-41">
						<from>io_topL.a2f_o[1]</from>
					</mux>
					<mux name="mux-42">
						<from>l2.W5 l6.W2 l8.W5 l10.W4 io_topL.a2f_o[2]</from>
					</mux>
					<mux name="mux-43">
						<from>l2.E5 l6.E2 l8.E5 l10.E4 io_topL.a2f_o[3]</from>
					</mux>
					<mux name="mux-44">
						<from>l4.N0 l6.N3 l8.N6 l10.N5 io_topL.a2f_o[4]</from>
					</mux>
					<mux name="mux-45">
						<from>io_topL.a2f_o[5]</from>
					</mux>
					<mux name="mux-46">
						<from>l4.W0 l6.W3 l8.W6 l10.W5 io_topL.a2f_o[6]</from>
					</mux>
					<mux name="mux-47">
						<from>l4.E0 l6.E3 l8.E6 l10.E5 io_topL.a2f_o[7]</from>
					</mux>
					<mux name="mux-48">
						<from>l4.N1 l6.N4 l8.N7 l10.N6 io_topL.a2f_o[8]</from>
					</mux>
					<mux name="mux-49">
						<from>io_topL.a2f_o[9]</from>
					</mux>
					<mux name="mux-50">
						<from>l4.W1 l6.W4 l8.W7 l10.W6 io_topL.a2f_o[10]</from>
					</mux>
					<mux name="mux-51">
						<from>l4.E1 l6.E4 l8.E7 l10.E6 io_topL.a2f_o[11]</from>
					</mux>
					<mux name="mux-52">
						<from>l4.N2 l6.N5 l8.N8 l10.N7 io_topL.a2f_o[12]</from>
					</mux>
					<mux name="mux-53">
						<from>io_topL.a2f_o[13]</from>
					</mux>
					<mux name="mux-54">
						<from>l4.W2 l6.W5 l8.W8 l10.W7 io_topL.a2f_o[14]</from>
					</mux>
					<mux name="mux-55">
						<from>l4.E2 l6.E5 l8.E8 l10.E7 io_topL.a2f_o[15]</from>
					</mux>
					<mux name="mux-56">
						<from>l4.N3 l6.N6 l8.N9 l10.N8 io_topL.a2f_o[16]</from>
					</mux>
					<mux name="mux-57">
						<from>io_topL.a2f_o[17]</from>
					</mux>
					<mux name="mux-58">
						<from>l4.W3 l6.W6 l8.W9 l10.W8 io_topL.a2f_o[18]</from>
					</mux>
					<mux name="mux-59">
						<from>l4.E3 l6.E6 l8.E9 l10.E8 io_topL.a2f_o[19]</from>
					</mux>
					<mux name="mux-_0">
						<from>l1.N0 l6.N4 l10.N3 io_topL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_1">
						<from>io_topL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_2">
						<from>l1.W0 l6.W4 l10.W3 io_topL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_3">
						<from>l1.E0 l6.E4 l10.E3 io_topL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_4">
						<from>l1.N1 l6.N5 l10.N4 io_topL.a2f_o[4]</from>
					</mux>
					<mux name="mux-_5">
						<from>io_topL.a2f_o[5]</from>
					</mux>
					<mux name="mux-_6">
						<from>l1.W1 l6.W5 l10.W4 io_topL.a2f_o[6]</from>
					</mux>
					<mux name="mux-_7">
						<from>l1.E1 l6.E5 l10.E4 io_topL.a2f_o[7]</from>
					</mux>
					<mux name="mux-_8">
						<from>l1.N2 l6.N6 l10.N5 io_topL.a2f_o[8]</from>
					</mux>
					<mux name="mux-_9">
						<from>io_topL.a2f_o[9]</from>
					</mux>
					<mux name="mux-_10">
						<from>l1.W2 l6.W6 l10.W5 io_topL.a2f_o[10]</from>
					</mux>
					<mux name="mux-_11">
						<from>l1.E2 l6.E6 l10.E5 io_topL.a2f_o[11]</from>
					</mux>
					<mux name="mux-_12">
						<from>l1.N3 l6.N7 l10.N6 io_topL.a2f_o[12]</from>
					</mux>
					<mux name="mux-_13">
						<from>io_topL.a2f_o[13]</from>
					</mux>
					<mux name="mux-_14">
						<from>l1.W3 l6.W7 l10.W6 io_topL.a2f_o[14]</from>
					</mux>
					<mux name="mux-_15">
						<from>l1.E3 l6.E7 l10.E6 io_topL.a2f_o[15]</from>
					</mux>
					<mux name="mux-_16">
						<from>l1.N4 l6.N8 l10.N7 io_topL.a2f_o[16]</from>
					</mux>
					<mux name="mux-_17">
						<from>io_topL.a2f_o[17]</from>
					</mux>
					<mux name="mux-_18">
						<from>l1.W4 l6.W8 l10.W7 io_topL.a2f_o[18]</from>
					</mux>
					<mux name="mux-_19">
						<from>l1.E4 l6.E8 l10.E7 io_topL.a2f_o[19]</from>
					</mux>
				</first_stage>
				<second_stage>
					<mux name="mux--0">
						<to>io_topL.f2a_i[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_topL.f2a_i[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_topL.f2a_i[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_topL.f2a_i[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_topL.f2a_i[6]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_topL.f2a_i[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_topL.f2a_i[2]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_topL.f2a_i[0]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_topL.f2a_i[5]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_topL.f2a_i[3]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_topL.f2a_i[1]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_topL.f2a_i[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>io_topL.f2a_i[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_topL.f2a_i[6]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_topL.f2a_i[4]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_topL.f2a_i[2]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_topL.f2a_i[0]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_topL.f2a_i[5]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>io_topL.f2a_i[3]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_topL.f2a_i[1]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_topL.f2a_i[6]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_topL.f2a_i[4]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_topL.f2a_i[2]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_topL.f2a_i[0]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>io_topL.f2a_i[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>io_topL.f2a_i[0]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>io_topL.f2a_i[5]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>io_topL.f2a_i[3]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>io_topL.f2a_i[1]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>io_topL.f2a_i[6]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>io_topL.f2a_i[4]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--31">
						<to>io_topL.f2a_i[2]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--32">
						<to>io_topL.f2a_i[0]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--33">
						<to>io_topL.f2a_i[5]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--34">
						<to>io_topL.f2a_i[3]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--35">
						<to>io_topL.f2a_i[1]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--36">
						<to>io_topL.f2a_i[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--37">
						<to>io_topL.f2a_i[1]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--38">
						<to>io_topL.f2a_i[6]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--39">
						<to>io_topL.f2a_i[4]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--40">
						<to>io_topL.f2a_i[2]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--41">
						<to>io_topL.f2a_i[0]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--42">
						<to>io_topL.f2a_i[5]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--43">
						<to>io_topL.f2a_i[3]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--44">
						<to>io_topL.f2a_i[1]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--45">
						<to>io_topL.f2a_i[6]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--46">
						<to>io_topL.f2a_i[4]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--47">
						<to>io_topL.f2a_i[2]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--48">
						<to>io_topL.f2a_i[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--49">
						<to>io_topL.f2a_i[2]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--50">
						<to>io_topL.f2a_i[0]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--51">
						<to>io_topL.f2a_i[5]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--52">
						<to>io_topL.f2a_i[3]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--53">
						<to>io_topL.f2a_i[1]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--54">
						<to>io_topL.f2a_i[6]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--55">
						<to>io_topL.f2a_i[4]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--56">
						<to>io_topL.f2a_i[2]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--57">
						<to>io_topL.f2a_i[0]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--58">
						<to>io_topL.f2a_i[5]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--59">
						<to>io_topL.f2a_i[3]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux_0">
						<to>l1.N0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-0</from>
					</mux>
					<mux name="mux_1">
						<to>l1.S0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-1</from>
					</mux>
					<mux name="mux_2">
						<to>l1.W0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-2</from>
					</mux>
					<mux name="mux_3">
						<to>l1.E0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-3</from>
					</mux>
					<mux name="mux_4">
						<to>l1.N1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-4</from>
					</mux>
					<mux name="mux_5">
						<to>l1.S1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-5</from>
					</mux>
					<mux name="mux_6">
						<to>l1.W1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-6</from>
					</mux>
					<mux name="mux_7">
						<to>l1.E1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-7</from>
					</mux>
					<mux name="mux_8">
						<to>l1.N2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-8</from>
					</mux>
					<mux name="mux_9">
						<to>l1.S2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-9</from>
					</mux>
					<mux name="mux_10">
						<to>l1.W2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-10</from>
					</mux>
					<mux name="mux_11">
						<to>l1.E2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-11</from>
					</mux>
					<mux name="mux_12">
						<to>l1.N3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-12</from>
					</mux>
					<mux name="mux_13">
						<to>l1.S3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-13</from>
					</mux>
					<mux name="mux_14">
						<to>l1.W3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-14</from>
					</mux>
					<mux name="mux_15">
						<to>l1.E3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-15</from>
					</mux>
					<mux name="mux_16">
						<to>l1.N4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-0</from>
					</mux>
					<mux name="mux_17">
						<to>l1.S4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-1</from>
					</mux>
					<mux name="mux_18">
						<to>l1.W4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-2</from>
					</mux>
					<mux name="mux_19">
						<to>l1.E4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-3</from>
					</mux>
					<mux name="mux_20">
						<to>l2.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-4</from>
					</mux>
					<mux name="mux_21">
						<to>l2.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-5</from>
					</mux>
					<mux name="mux_22">
						<to>l2.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-6</from>
					</mux>
					<mux name="mux_23">
						<to>l2.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-7</from>
					</mux>
					<mux name="mux_24">
						<to>l2.N2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-8</from>
					</mux>
					<mux name="mux_25">
						<to>l2.S2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-9</from>
					</mux>
					<mux name="mux_26">
						<to>l2.W2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-10</from>
					</mux>
					<mux name="mux_27">
						<to>l2.E2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-11</from>
					</mux>
					<mux name="mux_28">
						<to>l2.N4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-12</from>
					</mux>
					<mux name="mux_29">
						<to>l2.S4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-13</from>
					</mux>
					<mux name="mux_30">
						<to>l2.W4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-14</from>
					</mux>
					<mux name="mux_31">
						<to>l2.E4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-15</from>
					</mux>
					<mux name="mux_32">
						<to>l4.N0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-0</from>
					</mux>
					<mux name="mux_33">
						<to>l4.S0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-1</from>
					</mux>
					<mux name="mux_34">
						<to>l4.W0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-2</from>
					</mux>
					<mux name="mux_35">
						<to>l4.E0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-3</from>
					</mux>
					<mux name="mux_36">
						<to>l4.N4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-4</from>
					</mux>
					<mux name="mux_37">
						<to>l4.S4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-5</from>
					</mux>
					<mux name="mux_38">
						<to>l4.W4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-6</from>
					</mux>
					<mux name="mux_39">
						<to>l4.E4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-7</from>
					</mux>
					<mux name="mux_40">
						<to>l4.N8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-8</from>
					</mux>
					<mux name="mux_41">
						<to>l4.S8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-9</from>
					</mux>
					<mux name="mux_42">
						<to>l4.W8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-10</from>
					</mux>
					<mux name="mux_43">
						<to>l4.E8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-11</from>
					</mux>
					<mux name="mux_44">
						<to>l6.N0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-12</from>
					</mux>
					<mux name="mux_45">
						<to>l6.S0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-13</from>
					</mux>
					<mux name="mux_46">
						<to>l6.W0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-14</from>
					</mux>
					<mux name="mux_47">
						<to>l6.E0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-15</from>
					</mux>
					<mux name="mux_48">
						<to>l6.N6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-0</from>
					</mux>
					<mux name="mux_49">
						<to>l6.S6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-1</from>
					</mux>
					<mux name="mux_50">
						<to>l6.W6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-2</from>
					</mux>
					<mux name="mux_51">
						<to>l6.E6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-3</from>
					</mux>
					<mux name="mux_52">
						<to>l8.N0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-4</from>
					</mux>
					<mux name="mux_53">
						<to>l8.S0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-5</from>
					</mux>
					<mux name="mux_54">
						<to>l8.W0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-6</from>
					</mux>
					<mux name="mux_55">
						<to>l8.E0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-7</from>
					</mux>
					<mux name="mux_56">
						<to>l8.N8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-8</from>
					</mux>
					<mux name="mux_57">
						<to>l8.S8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-9</from>
					</mux>
					<mux name="mux_58">
						<to>l8.W8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-10</from>
					</mux>
					<mux name="mux_59">
						<to>l8.E8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-11</from>
					</mux>
					<mux name="mux_60">
						<to>l10.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-12</from>
					</mux>
					<mux name="mux_61">
						<to>l10.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-13</from>
					</mux>
					<mux name="mux_62">
						<to>l10.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-14</from>
					</mux>
					<mux name="mux_63">
						<to>l10.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-15</from>
					</mux>
					<mux name="mux--0">
						<to>io_topL.lclk[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_topL.lreset[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_topL.lclk[7]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_topL.lreset[7]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_topL.lclk[14]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_topL.lreset[14]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_topL.lclk[21]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_topL.lreset[21]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_topL.lclk[28]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_topL.lreset[28]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_topL.lclk[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_topL.lreset[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_topL.lclk[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_topL.lreset[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_topL.lclk[15]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_topL.lreset[15]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_topL.lclk[22]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_topL.lreset[22]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_topL.lclk[29]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_topL.lreset[29]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_topL.lclk[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_topL.lreset[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_topL.lclk[9]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_topL.lreset[9]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_topL.lclk[16]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_topL.lreset[16]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_topL.lclk[23]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_topL.lreset[23]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_topL.lclk[30]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_topL.lreset[30]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_topL.lclk[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_topL.lreset[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_topL.lclk[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_topL.lreset[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_topL.lclk[17]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_topL.lreset[17]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_topL.lclk[24]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_topL.lreset[24]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_topL.lclk[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_topL.lreset[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_topL.lclk[11]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_topL.lreset[11]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_topL.lclk[18]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_topL.lreset[18]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_topL.lclk[25]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_topL.lreset[25]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_topL.lclk[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_topL.lreset[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_topL.lclk[12]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_topL.lreset[12]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_topL.lclk[19]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_topL.lreset[19]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_topL.lclk[26]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_topL.lreset[26]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_topL.lclk[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_topL.lreset[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_topL.lclk[13]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_topL.lreset[13]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_topL.lclk[20]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_topL.lreset[20]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_topL.lclk[27]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_topL.lreset[27]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_topL.lclk[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_topL.lreset[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_topL.lclk[14]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_topL.lreset[14]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_topL.lclk[21]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_topL.lreset[21]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_topL.lclk[28]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_topL.lreset[28]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_topL.lclk[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_topL.lreset[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_topL.lclk[15]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_topL.lreset[15]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_topL.lclk[22]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_topL.lreset[22]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_topL.lclk[29]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_topL.lreset[29]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_topL.lclk[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_topL.lreset[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_topL.lclk[16]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_topL.lreset[16]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_topL.lclk[23]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_topL.lreset[23]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_topL.lclk[30]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_topL.lreset[30]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_topL.lclk[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_topL.lreset[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_topL.lclk[17]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_topL.lreset[17]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_topL.lclk[24]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_topL.lreset[24]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_topL.lclk[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_topL.lreset[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_topL.lclk[18]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_topL.lreset[18]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_topL.lclk[25]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_topL.lreset[25]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>io_topL.lclk[12]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_topL.lreset[12]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_topL.lclk[19]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_topL.lreset[19]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_topL.lclk[26]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_topL.lreset[26]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_topL.lclk[13]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_topL.lreset[13]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_topL.lclk[20]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_topL.lreset[20]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_topL.lclk[27]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_topL.lreset[27]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_topL.lclk[14]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_topL.lreset[14]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_topL.lclk[21]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_topL.lreset[21]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_topL.lclk[28]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_topL.lreset[28]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_topL.lclk[15]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_topL.lreset[15]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_topL.lclk[22]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_topL.lreset[22]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_topL.lclk[29]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_topL.lreset[29]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_topL.lclk[16]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_topL.lreset[16]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_topL.lclk[23]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_topL.lreset[23]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_topL.lclk[30]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_topL.lreset[30]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_topL.lclk[17]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_topL.lreset[17]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_topL.lclk[24]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_topL.lreset[24]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>io_topL.lclk[18]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--18">
						<to>io_topL.lreset[18]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--18">
						<to>io_topL.lclk[25]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--18">
						<to>io_topL.lreset[25]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_topL.lclk[19]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_topL.lreset[19]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_topL.lclk[26]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_topL.lreset[26]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_topL.lclk[20]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_topL.lreset[20]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_topL.lclk[27]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_topL.lreset[27]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_topL.lclk[21]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_topL.lreset[21]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_topL.lclk[28]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_topL.lreset[28]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_topL.lclk[22]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_topL.lreset[22]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_topL.lclk[29]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_topL.lreset[29]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_topL.lclk[23]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_topL.lreset[23]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_topL.lclk[30]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_topL.lreset[30]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>io_topL.lclk[24]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--24">
						<to>io_topL.lreset[24]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>io_topL.lclk[25]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>io_topL.lreset[25]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>io_topL.lclk[26]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>io_topL.lreset[26]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>io_topL.lclk[27]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>io_topL.lreset[27]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>io_topL.lclk[28]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>io_topL.lreset[28]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>io_topL.lclk[29]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>io_topL.lreset[29]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>io_topL.lclk[30]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--30">
						<to>io_topL.lreset[30]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
				</second_stage>
			</multistage_muxs>
		</vib>
		<vib name="vib10" pbtype_name="io_top_dspL" vib_seg_group="6" arch_vib_switch="only_mux">
			<seg_group name="l1" track_nums="5"/>
			<seg_group name="l2" track_nums="6"/>
			<seg_group name="l4" track_nums="12"/>
			<seg_group name="l6" track_nums="12"/>
			<seg_group name="l8" track_nums="16"/>
			<seg_group name="l10" track_nums="10"/>
			<multistage_muxs>
				<first_stage switch_name="only_mux">
					<mux name="omux-0">
						<from>io_top_dspL.a2f_o[0] io_top_dspL.a2f_o[1] io_top_dspL.a2f_o[2] io_top_dspL.a2f_o[3] io_top_dspL.a2f_o[4] io_top_dspL.a2f_o[5]</from>
					</mux>
					<mux name="omux-1">
						<from>io_top_dspL.a2f_o[6] io_top_dspL.a2f_o[7] io_top_dspL.a2f_o[8] io_top_dspL.a2f_o[9] io_top_dspL.a2f_o[10] io_top_dspL.a2f_o[11]</from>
					</mux>
					<mux name="omux-2">
						<from>io_top_dspL.a2f_o[12] io_top_dspL.a2f_o[13] io_top_dspL.a2f_o[14] io_top_dspL.a2f_o[15] io_top_dspL.a2f_o[16] io_top_dspL.a2f_o[17]</from>
					</mux>
					<mux name="omux-3">
						<from>io_top_dspL.a2f_o[18] io_top_dspL.a2f_o[19] io_top_dspL.a2f_o[20] io_top_dspL.a2f_o[21] io_top_dspL.a2f_o[22] io_top_dspL.a2f_o[23]</from>
					</mux>
					<mux name="omux-4">
						<from>io_top_dspL.a2f_o[0] io_top_dspL.a2f_o[1] io_top_dspL.a2f_o[2] io_top_dspL.a2f_o[3] io_top_dspL.a2f_o[4] io_top_dspL.a2f_o[5]</from>
					</mux>
					<mux name="omux-5">
						<from>io_top_dspL.a2f_o[6] io_top_dspL.a2f_o[7] io_top_dspL.a2f_o[8] io_top_dspL.a2f_o[9] io_top_dspL.a2f_o[10] io_top_dspL.a2f_o[11]</from>
					</mux>
					<mux name="omux-6">
						<from>io_top_dspL.a2f_o[12] io_top_dspL.a2f_o[13] io_top_dspL.a2f_o[14] io_top_dspL.a2f_o[15] io_top_dspL.a2f_o[16] io_top_dspL.a2f_o[17]</from>
					</mux>
					<mux name="omux-7">
						<from>io_top_dspL.a2f_o[18] io_top_dspL.a2f_o[19] io_top_dspL.a2f_o[20] io_top_dspL.a2f_o[21] io_top_dspL.a2f_o[22] io_top_dspL.a2f_o[23]</from>
					</mux>
					<mux name="omux-8">
						<from>io_top_dspL.a2f_o[0] io_top_dspL.a2f_o[1] io_top_dspL.a2f_o[2] io_top_dspL.a2f_o[3] io_top_dspL.a2f_o[4] io_top_dspL.a2f_o[5]</from>
					</mux>
					<mux name="omux-9">
						<from>io_top_dspL.a2f_o[6] io_top_dspL.a2f_o[7] io_top_dspL.a2f_o[8] io_top_dspL.a2f_o[9] io_top_dspL.a2f_o[10] io_top_dspL.a2f_o[11]</from>
					</mux>
					<mux name="omux-10">
						<from>io_top_dspL.a2f_o[12] io_top_dspL.a2f_o[13] io_top_dspL.a2f_o[14] io_top_dspL.a2f_o[15] io_top_dspL.a2f_o[16] io_top_dspL.a2f_o[17]</from>
					</mux>
					<mux name="omux-11">
						<from>io_top_dspL.a2f_o[18] io_top_dspL.a2f_o[19] io_top_dspL.a2f_o[20] io_top_dspL.a2f_o[21] io_top_dspL.a2f_o[22] io_top_dspL.a2f_o[23]</from>
					</mux>
					<mux name="omux-12">
						<from>io_top_dspL.a2f_o[0] io_top_dspL.a2f_o[1] io_top_dspL.a2f_o[2] io_top_dspL.a2f_o[3] io_top_dspL.a2f_o[4] io_top_dspL.a2f_o[5]</from>
					</mux>
					<mux name="omux-13">
						<from>io_top_dspL.a2f_o[6] io_top_dspL.a2f_o[7] io_top_dspL.a2f_o[8] io_top_dspL.a2f_o[9] io_top_dspL.a2f_o[10] io_top_dspL.a2f_o[11]</from>
					</mux>
					<mux name="omux-14">
						<from>io_top_dspL.a2f_o[12] io_top_dspL.a2f_o[13] io_top_dspL.a2f_o[14] io_top_dspL.a2f_o[15] io_top_dspL.a2f_o[16] io_top_dspL.a2f_o[17]</from>
					</mux>
					<mux name="omux-15">
						<from>io_top_dspL.a2f_o[18] io_top_dspL.a2f_o[19] io_top_dspL.a2f_o[20] io_top_dspL.a2f_o[21] io_top_dspL.a2f_o[22] io_top_dspL.a2f_o[23]</from>
					</mux>
					<mux name="mux-0">
						<from>l1.N0 l4.N4 l6.N7 l8.N10 l10.N9 io_top_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-1">
						<from>io_top_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-2">
						<from>l1.W0 l4.W4 l6.W7 l8.W10 l10.W9 io_top_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-3">
						<from>l1.E0 l4.E4 l6.E7 l8.E10 l10.E9 io_top_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-4">
						<from>l1.N1 l4.N5 l6.N8 l8.N11 io_top_dspL.a2f_o[4]</from>
					</mux>
					<mux name="mux-5">
						<from>io_top_dspL.a2f_o[5]</from>
					</mux>
					<mux name="mux-6">
						<from>l1.W1 l4.W5 l6.W8 l8.W11 io_top_dspL.a2f_o[6]</from>
					</mux>
					<mux name="mux-7">
						<from>l1.E1 l4.E5 l6.E8 l8.E11 io_top_dspL.a2f_o[7]</from>
					</mux>
					<mux name="mux-8">
						<from>l1.N2 l4.N6 l6.N9 l8.N12 io_top_dspL.a2f_o[8]</from>
					</mux>
					<mux name="mux-9">
						<from>io_top_dspL.a2f_o[9]</from>
					</mux>
					<mux name="mux-10">
						<from>l1.W2 l4.W6 l6.W9 l8.W12 io_top_dspL.a2f_o[10]</from>
					</mux>
					<mux name="mux-11">
						<from>l1.E2 l4.E6 l6.E9 l8.E12 io_top_dspL.a2f_o[11]</from>
					</mux>
					<mux name="mux-12">
						<from>l1.N3 l4.N7 l6.N10 l8.N13 io_top_dspL.a2f_o[12]</from>
					</mux>
					<mux name="mux-13">
						<from>io_top_dspL.a2f_o[13]</from>
					</mux>
					<mux name="mux-14">
						<from>l1.W3 l4.W7 l6.W10 l8.W13 io_top_dspL.a2f_o[14]</from>
					</mux>
					<mux name="mux-15">
						<from>l1.E3 l4.E7 l6.E10 l8.E13 io_top_dspL.a2f_o[15]</from>
					</mux>
					<mux name="mux-16">
						<from>l1.N4 l4.N8 l6.N11 l8.N14 io_top_dspL.a2f_o[16]</from>
					</mux>
					<mux name="mux-17">
						<from>io_top_dspL.a2f_o[17]</from>
					</mux>
					<mux name="mux-18">
						<from>l1.W4 l4.W8 l6.W11 l8.W14 io_top_dspL.a2f_o[18]</from>
					</mux>
					<mux name="mux-19">
						<from>l1.E4 l4.E8 l6.E11 l8.E14 io_top_dspL.a2f_o[19]</from>
					</mux>
					<mux name="mux-20">
						<from>l2.N0 l4.N9 l8.N0 l8.N15 io_top_dspL.a2f_o[20]</from>
					</mux>
					<mux name="mux-21">
						<from>io_top_dspL.a2f_o[21]</from>
					</mux>
					<mux name="mux-22">
						<from>l2.W0 l4.W9 l8.W0 l8.W15 io_top_dspL.a2f_o[22]</from>
					</mux>
					<mux name="mux-23">
						<from>l2.E0 l4.E9 l8.E0 l8.E15 io_top_dspL.a2f_o[23]</from>
					</mux>
					<mux name="mux-24">
						<from>l2.N1 l4.N10 l8.N1 l10.N0 omux-0</from>
					</mux>
					<mux name="mux-25">
						<from>omux-1</from>
					</mux>
					<mux name="mux-26">
						<from>l2.W1 l4.W10 l8.W1 l10.W0 omux-2</from>
					</mux>
					<mux name="mux-27">
						<from>l2.E1 l4.E10 l8.E1 l10.E0 omux-3</from>
					</mux>
					<mux name="mux-28">
						<from>l2.N2 l4.N11 l8.N2 l10.N1 omux-4</from>
					</mux>
					<mux name="mux-29">
						<from>omux-5</from>
					</mux>
					<mux name="mux-30">
						<from>l2.W2 l4.W11 l8.W2 l10.W1 omux-6</from>
					</mux>
					<mux name="mux-31">
						<from>l2.E2 l4.E11 l8.E2 l10.E1 omux-7</from>
					</mux>
					<mux name="mux-32">
						<from>l2.N3 l6.N0 l8.N3 l10.N2 omux-8</from>
					</mux>
					<mux name="mux-33">
						<from>omux-9</from>
					</mux>
					<mux name="mux-34">
						<from>l2.W3 l6.W0 l8.W3 l10.W2 omux-10</from>
					</mux>
					<mux name="mux-35">
						<from>l2.E3 l6.E0 l8.E3 l10.E2 omux-11</from>
					</mux>
					<mux name="mux-36">
						<from>l2.N4 l6.N1 l8.N4 l10.N3 omux-12</from>
					</mux>
					<mux name="mux-37">
						<from>omux-13</from>
					</mux>
					<mux name="mux-38">
						<from>l2.W4 l6.W1 l8.W4 l10.W3 omux-14</from>
					</mux>
					<mux name="mux-39">
						<from>l2.E4 l6.E1 l8.E4 l10.E3 omux-15</from>
					</mux>
					<mux name="mux-40">
						<from>l2.N5 l6.N2 l8.N5 l10.N4 io_top_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-41">
						<from>io_top_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-42">
						<from>l2.W5 l6.W2 l8.W5 l10.W4 io_top_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-43">
						<from>l2.E5 l6.E2 l8.E5 l10.E4 io_top_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-44">
						<from>l4.N0 l6.N3 l8.N6 l10.N5 io_top_dspL.a2f_o[4]</from>
					</mux>
					<mux name="mux-45">
						<from>io_top_dspL.a2f_o[5]</from>
					</mux>
					<mux name="mux-46">
						<from>l4.W0 l6.W3 l8.W6 l10.W5 io_top_dspL.a2f_o[6]</from>
					</mux>
					<mux name="mux-47">
						<from>l4.E0 l6.E3 l8.E6 l10.E5 io_top_dspL.a2f_o[7]</from>
					</mux>
					<mux name="mux-48">
						<from>l4.N1 l6.N4 l8.N7 l10.N6 io_top_dspL.a2f_o[8]</from>
					</mux>
					<mux name="mux-49">
						<from>io_top_dspL.a2f_o[9]</from>
					</mux>
					<mux name="mux-50">
						<from>l4.W1 l6.W4 l8.W7 l10.W6 io_top_dspL.a2f_o[10]</from>
					</mux>
					<mux name="mux-51">
						<from>l4.E1 l6.E4 l8.E7 l10.E6 io_top_dspL.a2f_o[11]</from>
					</mux>
					<mux name="mux-52">
						<from>l4.N2 l6.N5 l8.N8 l10.N7 io_top_dspL.a2f_o[12]</from>
					</mux>
					<mux name="mux-53">
						<from>io_top_dspL.a2f_o[13]</from>
					</mux>
					<mux name="mux-54">
						<from>l4.W2 l6.W5 l8.W8 l10.W7 io_top_dspL.a2f_o[14]</from>
					</mux>
					<mux name="mux-55">
						<from>l4.E2 l6.E5 l8.E8 l10.E7 io_top_dspL.a2f_o[15]</from>
					</mux>
					<mux name="mux-56">
						<from>l4.N3 l6.N6 l8.N9 l10.N8 io_top_dspL.a2f_o[16]</from>
					</mux>
					<mux name="mux-57">
						<from>io_top_dspL.a2f_o[17]</from>
					</mux>
					<mux name="mux-58">
						<from>l4.W3 l6.W6 l8.W9 l10.W8 io_top_dspL.a2f_o[18]</from>
					</mux>
					<mux name="mux-59">
						<from>l4.E3 l6.E6 l8.E9 l10.E8 io_top_dspL.a2f_o[19]</from>
					</mux>
					<mux name="mux-_0">
						<from>l1.N0 l6.N4 l10.N3 io_top_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_1">
						<from>io_top_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_2">
						<from>l1.W0 l6.W4 l10.W3 io_top_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_3">
						<from>l1.E0 l6.E4 l10.E3 io_top_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_4">
						<from>l1.N1 l6.N5 l10.N4 io_top_dspL.a2f_o[4]</from>
					</mux>
					<mux name="mux-_5">
						<from>io_top_dspL.a2f_o[5]</from>
					</mux>
					<mux name="mux-_6">
						<from>l1.W1 l6.W5 l10.W4 io_top_dspL.a2f_o[6]</from>
					</mux>
					<mux name="mux-_7">
						<from>l1.E1 l6.E5 l10.E4 io_top_dspL.a2f_o[7]</from>
					</mux>
					<mux name="mux-_8">
						<from>l1.N2 l6.N6 l10.N5 io_top_dspL.a2f_o[8]</from>
					</mux>
					<mux name="mux-_9">
						<from>io_top_dspL.a2f_o[9]</from>
					</mux>
					<mux name="mux-_10">
						<from>l1.W2 l6.W6 l10.W5 io_top_dspL.a2f_o[10]</from>
					</mux>
					<mux name="mux-_11">
						<from>l1.E2 l6.E6 l10.E5 io_top_dspL.a2f_o[11]</from>
					</mux>
					<mux name="mux-_12">
						<from>l1.N3 l6.N7 l10.N6 io_top_dspL.a2f_o[12]</from>
					</mux>
					<mux name="mux-_13">
						<from>io_top_dspL.a2f_o[13]</from>
					</mux>
					<mux name="mux-_14">
						<from>l1.W3 l6.W7 l10.W6 io_top_dspL.a2f_o[14]</from>
					</mux>
					<mux name="mux-_15">
						<from>l1.E3 l6.E7 l10.E6 io_top_dspL.a2f_o[15]</from>
					</mux>
					<mux name="mux-_16">
						<from>l1.N4 l6.N8 l10.N7 io_top_dspL.a2f_o[16]</from>
					</mux>
					<mux name="mux-_17">
						<from>io_top_dspL.a2f_o[17]</from>
					</mux>
					<mux name="mux-_18">
						<from>l1.W4 l6.W8 l10.W7 io_top_dspL.a2f_o[18]</from>
					</mux>
					<mux name="mux-_19">
						<from>l1.E4 l6.E8 l10.E7 io_top_dspL.a2f_o[19]</from>
					</mux>
				</first_stage>
				<second_stage>
					<mux name="mux--0">
						<to>io_top_dspL.f2a_i[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_dspL.f2a_i[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_dspL.f2a_i[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_dspL.f2a_i[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_dspL.f2a_i[6]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_dspL.f2a_i[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_dspL.f2a_i[2]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_dspL.f2a_i[0]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_dspL.f2a_i[5]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_dspL.f2a_i[3]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_top_dspL.f2a_i[1]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_top_dspL.f2a_i[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>io_top_dspL.f2a_i[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_top_dspL.f2a_i[6]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_top_dspL.f2a_i[4]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_top_dspL.f2a_i[2]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_top_dspL.f2a_i[0]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_top_dspL.f2a_i[5]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>io_top_dspL.f2a_i[3]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_top_dspL.f2a_i[1]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_top_dspL.f2a_i[6]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_top_dspL.f2a_i[4]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_top_dspL.f2a_i[2]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_top_dspL.f2a_i[0]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>io_top_dspL.f2a_i[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>io_top_dspL.f2a_i[0]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>io_top_dspL.f2a_i[5]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>io_top_dspL.f2a_i[3]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>io_top_dspL.f2a_i[1]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>io_top_dspL.f2a_i[6]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>io_top_dspL.f2a_i[4]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--31">
						<to>io_top_dspL.f2a_i[2]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--32">
						<to>io_top_dspL.f2a_i[0]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--33">
						<to>io_top_dspL.f2a_i[5]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--34">
						<to>io_top_dspL.f2a_i[3]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--35">
						<to>io_top_dspL.f2a_i[1]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--36">
						<to>io_top_dspL.f2a_i[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--37">
						<to>io_top_dspL.f2a_i[1]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--38">
						<to>io_top_dspL.f2a_i[6]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--39">
						<to>io_top_dspL.f2a_i[4]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--40">
						<to>io_top_dspL.f2a_i[2]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--41">
						<to>io_top_dspL.f2a_i[0]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--42">
						<to>io_top_dspL.f2a_i[5]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--43">
						<to>io_top_dspL.f2a_i[3]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--44">
						<to>io_top_dspL.f2a_i[1]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--45">
						<to>io_top_dspL.f2a_i[6]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--46">
						<to>io_top_dspL.f2a_i[4]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--47">
						<to>io_top_dspL.f2a_i[2]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--48">
						<to>io_top_dspL.f2a_i[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--49">
						<to>io_top_dspL.f2a_i[2]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--50">
						<to>io_top_dspL.f2a_i[0]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--51">
						<to>io_top_dspL.f2a_i[5]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--52">
						<to>io_top_dspL.f2a_i[3]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--53">
						<to>io_top_dspL.f2a_i[1]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--54">
						<to>io_top_dspL.f2a_i[6]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--55">
						<to>io_top_dspL.f2a_i[4]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--56">
						<to>io_top_dspL.f2a_i[2]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--57">
						<to>io_top_dspL.f2a_i[0]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--58">
						<to>io_top_dspL.f2a_i[5]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--59">
						<to>io_top_dspL.f2a_i[3]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux_0">
						<to>l1.N0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-0</from>
					</mux>
					<mux name="mux_1">
						<to>l1.S0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-1</from>
					</mux>
					<mux name="mux_2">
						<to>l1.W0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-2</from>
					</mux>
					<mux name="mux_3">
						<to>l1.E0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-3</from>
					</mux>
					<mux name="mux_4">
						<to>l1.N1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-4</from>
					</mux>
					<mux name="mux_5">
						<to>l1.S1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-5</from>
					</mux>
					<mux name="mux_6">
						<to>l1.W1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-6</from>
					</mux>
					<mux name="mux_7">
						<to>l1.E1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-7</from>
					</mux>
					<mux name="mux_8">
						<to>l1.N2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-8</from>
					</mux>
					<mux name="mux_9">
						<to>l1.S2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-9</from>
					</mux>
					<mux name="mux_10">
						<to>l1.W2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-10</from>
					</mux>
					<mux name="mux_11">
						<to>l1.E2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-11</from>
					</mux>
					<mux name="mux_12">
						<to>l1.N3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-12</from>
					</mux>
					<mux name="mux_13">
						<to>l1.S3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-13</from>
					</mux>
					<mux name="mux_14">
						<to>l1.W3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-14</from>
					</mux>
					<mux name="mux_15">
						<to>l1.E3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-15</from>
					</mux>
					<mux name="mux_16">
						<to>l1.N4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-0</from>
					</mux>
					<mux name="mux_17">
						<to>l1.S4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-1</from>
					</mux>
					<mux name="mux_18">
						<to>l1.W4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-2</from>
					</mux>
					<mux name="mux_19">
						<to>l1.E4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-3</from>
					</mux>
					<mux name="mux_20">
						<to>l2.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-4</from>
					</mux>
					<mux name="mux_21">
						<to>l2.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-5</from>
					</mux>
					<mux name="mux_22">
						<to>l2.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-6</from>
					</mux>
					<mux name="mux_23">
						<to>l2.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-7</from>
					</mux>
					<mux name="mux_24">
						<to>l2.N2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-8</from>
					</mux>
					<mux name="mux_25">
						<to>l2.S2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-9</from>
					</mux>
					<mux name="mux_26">
						<to>l2.W2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-10</from>
					</mux>
					<mux name="mux_27">
						<to>l2.E2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-11</from>
					</mux>
					<mux name="mux_28">
						<to>l2.N4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-12</from>
					</mux>
					<mux name="mux_29">
						<to>l2.S4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-13</from>
					</mux>
					<mux name="mux_30">
						<to>l2.W4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-14</from>
					</mux>
					<mux name="mux_31">
						<to>l2.E4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-15</from>
					</mux>
					<mux name="mux_32">
						<to>l4.N0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-0</from>
					</mux>
					<mux name="mux_33">
						<to>l4.S0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-1</from>
					</mux>
					<mux name="mux_34">
						<to>l4.W0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-2</from>
					</mux>
					<mux name="mux_35">
						<to>l4.E0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-3</from>
					</mux>
					<mux name="mux_36">
						<to>l4.N4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-4</from>
					</mux>
					<mux name="mux_37">
						<to>l4.S4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-5</from>
					</mux>
					<mux name="mux_38">
						<to>l4.W4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-6</from>
					</mux>
					<mux name="mux_39">
						<to>l4.E4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-7</from>
					</mux>
					<mux name="mux_40">
						<to>l4.N8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-8</from>
					</mux>
					<mux name="mux_41">
						<to>l4.S8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-9</from>
					</mux>
					<mux name="mux_42">
						<to>l4.W8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-10</from>
					</mux>
					<mux name="mux_43">
						<to>l4.E8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-11</from>
					</mux>
					<mux name="mux_44">
						<to>l6.N0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-12</from>
					</mux>
					<mux name="mux_45">
						<to>l6.S0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-13</from>
					</mux>
					<mux name="mux_46">
						<to>l6.W0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-14</from>
					</mux>
					<mux name="mux_47">
						<to>l6.E0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-15</from>
					</mux>
					<mux name="mux_48">
						<to>l6.N6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-0</from>
					</mux>
					<mux name="mux_49">
						<to>l6.S6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-1</from>
					</mux>
					<mux name="mux_50">
						<to>l6.W6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-2</from>
					</mux>
					<mux name="mux_51">
						<to>l6.E6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-3</from>
					</mux>
					<mux name="mux_52">
						<to>l8.N0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-4</from>
					</mux>
					<mux name="mux_53">
						<to>l8.S0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-5</from>
					</mux>
					<mux name="mux_54">
						<to>l8.W0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-6</from>
					</mux>
					<mux name="mux_55">
						<to>l8.E0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-7</from>
					</mux>
					<mux name="mux_56">
						<to>l8.N8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-8</from>
					</mux>
					<mux name="mux_57">
						<to>l8.S8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-9</from>
					</mux>
					<mux name="mux_58">
						<to>l8.W8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-10</from>
					</mux>
					<mux name="mux_59">
						<to>l8.E8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-11</from>
					</mux>
					<mux name="mux_60">
						<to>l10.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-12</from>
					</mux>
					<mux name="mux_61">
						<to>l10.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-13</from>
					</mux>
					<mux name="mux_62">
						<to>l10.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-14</from>
					</mux>
					<mux name="mux_63">
						<to>l10.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-15</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_dspL.lclk[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_dspL.lreset[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_dspL.lclk[7]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_dspL.lreset[7]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_dspL.lclk[14]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_dspL.lreset[14]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_dspL.lclk[21]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_dspL.lreset[21]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_dspL.lclk[28]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_dspL.lreset[28]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_dspL.lclk[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_dspL.lreset[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_dspL.lclk[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_dspL.lreset[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_dspL.lclk[15]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_dspL.lreset[15]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_dspL.lclk[22]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_dspL.lreset[22]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_dspL.lclk[29]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_dspL.lreset[29]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_dspL.lclk[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_dspL.lreset[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_dspL.lclk[9]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_dspL.lreset[9]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_dspL.lclk[16]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_dspL.lreset[16]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_dspL.lclk[23]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_dspL.lreset[23]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_dspL.lclk[30]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_dspL.lreset[30]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_dspL.lclk[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_dspL.lreset[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_dspL.lclk[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_dspL.lreset[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_dspL.lclk[17]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_dspL.lreset[17]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_dspL.lclk[24]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_dspL.lreset[24]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_dspL.lclk[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_dspL.lreset[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_dspL.lclk[11]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_dspL.lreset[11]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_dspL.lclk[18]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_dspL.lreset[18]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_dspL.lclk[25]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_dspL.lreset[25]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_dspL.lclk[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_dspL.lreset[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_dspL.lclk[12]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_dspL.lreset[12]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_dspL.lclk[19]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_dspL.lreset[19]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_dspL.lclk[26]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_dspL.lreset[26]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_dspL.lclk[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_dspL.lreset[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_dspL.lclk[13]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_dspL.lreset[13]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_dspL.lclk[20]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_dspL.lreset[20]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_dspL.lclk[27]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_dspL.lreset[27]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_dspL.lclk[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_dspL.lreset[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_dspL.lclk[14]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_dspL.lreset[14]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_dspL.lclk[21]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_dspL.lreset[21]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_dspL.lclk[28]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_dspL.lreset[28]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_dspL.lclk[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_dspL.lreset[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_dspL.lclk[15]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_dspL.lreset[15]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_dspL.lclk[22]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_dspL.lreset[22]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_dspL.lclk[29]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_dspL.lreset[29]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_dspL.lclk[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_dspL.lreset[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_dspL.lclk[16]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_dspL.lreset[16]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_dspL.lclk[23]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_dspL.lreset[23]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_dspL.lclk[30]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_dspL.lreset[30]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_top_dspL.lclk[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_top_dspL.lreset[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_top_dspL.lclk[17]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_top_dspL.lreset[17]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_top_dspL.lclk[24]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_top_dspL.lreset[24]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_top_dspL.lclk[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_top_dspL.lreset[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_top_dspL.lclk[18]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_top_dspL.lreset[18]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_top_dspL.lclk[25]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_top_dspL.lreset[25]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>io_top_dspL.lclk[12]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_top_dspL.lreset[12]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_top_dspL.lclk[19]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_top_dspL.lreset[19]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_top_dspL.lclk[26]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_top_dspL.lreset[26]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_top_dspL.lclk[13]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_top_dspL.lreset[13]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_top_dspL.lclk[20]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_top_dspL.lreset[20]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_top_dspL.lclk[27]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_top_dspL.lreset[27]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_top_dspL.lclk[14]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_top_dspL.lreset[14]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_top_dspL.lclk[21]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_top_dspL.lreset[21]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_top_dspL.lclk[28]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_top_dspL.lreset[28]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_top_dspL.lclk[15]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_top_dspL.lreset[15]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_top_dspL.lclk[22]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_top_dspL.lreset[22]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_top_dspL.lclk[29]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_top_dspL.lreset[29]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_top_dspL.lclk[16]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_top_dspL.lreset[16]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_top_dspL.lclk[23]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_top_dspL.lreset[23]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_top_dspL.lclk[30]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_top_dspL.lreset[30]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_top_dspL.lclk[17]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_top_dspL.lreset[17]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_top_dspL.lclk[24]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_top_dspL.lreset[24]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>io_top_dspL.lclk[18]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--18">
						<to>io_top_dspL.lreset[18]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--18">
						<to>io_top_dspL.lclk[25]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--18">
						<to>io_top_dspL.lreset[25]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_top_dspL.lclk[19]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_top_dspL.lreset[19]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_top_dspL.lclk[26]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_top_dspL.lreset[26]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_top_dspL.lclk[20]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_top_dspL.lreset[20]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_top_dspL.lclk[27]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_top_dspL.lreset[27]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_top_dspL.lclk[21]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_top_dspL.lreset[21]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_top_dspL.lclk[28]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_top_dspL.lreset[28]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_top_dspL.lclk[22]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_top_dspL.lreset[22]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_top_dspL.lclk[29]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_top_dspL.lreset[29]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_top_dspL.lclk[23]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_top_dspL.lreset[23]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_top_dspL.lclk[30]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_top_dspL.lreset[30]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>io_top_dspL.lclk[24]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--24">
						<to>io_top_dspL.lreset[24]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>io_top_dspL.lclk[25]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>io_top_dspL.lreset[25]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>io_top_dspL.lclk[26]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>io_top_dspL.lreset[26]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>io_top_dspL.lclk[27]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>io_top_dspL.lreset[27]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>io_top_dspL.lclk[28]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>io_top_dspL.lreset[28]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>io_top_dspL.lclk[29]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>io_top_dspL.lreset[29]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>io_top_dspL.lclk[30]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--30">
						<to>io_top_dspL.lreset[30]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
				</second_stage>
			</multistage_muxs>
		</vib>
		<vib name="vib11" pbtype_name="io_top_ramL" vib_seg_group="6" arch_vib_switch="only_mux">
			<seg_group name="l1" track_nums="5"/>
			<seg_group name="l2" track_nums="6"/>
			<seg_group name="l4" track_nums="12"/>
			<seg_group name="l6" track_nums="12"/>
			<seg_group name="l8" track_nums="16"/>
			<seg_group name="l10" track_nums="10"/>
			<multistage_muxs>
				<first_stage switch_name="only_mux">
					<mux name="omux-0">
						<from>io_top_ramL.a2f_o[0] io_top_ramL.a2f_o[1] io_top_ramL.a2f_o[2] io_top_ramL.a2f_o[3] io_top_ramL.a2f_o[4] io_top_ramL.a2f_o[5]</from>
					</mux>
					<mux name="omux-1">
						<from>io_top_ramL.a2f_o[6] io_top_ramL.a2f_o[7] io_top_ramL.a2f_o[8] io_top_ramL.a2f_o[9] io_top_ramL.a2f_o[10] io_top_ramL.a2f_o[11]</from>
					</mux>
					<mux name="omux-2">
						<from>io_top_ramL.a2f_o[12] io_top_ramL.a2f_o[13] io_top_ramL.a2f_o[14] io_top_ramL.a2f_o[15] io_top_ramL.a2f_o[16] io_top_ramL.a2f_o[17]</from>
					</mux>
					<mux name="omux-3">
						<from>io_top_ramL.a2f_o[18] io_top_ramL.a2f_o[19] io_top_ramL.a2f_o[20] io_top_ramL.a2f_o[21] io_top_ramL.a2f_o[22] io_top_ramL.a2f_o[23]</from>
					</mux>
					<mux name="omux-4">
						<from>io_top_ramL.a2f_o[0] io_top_ramL.a2f_o[1] io_top_ramL.a2f_o[2] io_top_ramL.a2f_o[3] io_top_ramL.a2f_o[4] io_top_ramL.a2f_o[5]</from>
					</mux>
					<mux name="omux-5">
						<from>io_top_ramL.a2f_o[6] io_top_ramL.a2f_o[7] io_top_ramL.a2f_o[8] io_top_ramL.a2f_o[9] io_top_ramL.a2f_o[10] io_top_ramL.a2f_o[11]</from>
					</mux>
					<mux name="omux-6">
						<from>io_top_ramL.a2f_o[12] io_top_ramL.a2f_o[13] io_top_ramL.a2f_o[14] io_top_ramL.a2f_o[15] io_top_ramL.a2f_o[16] io_top_ramL.a2f_o[17]</from>
					</mux>
					<mux name="omux-7">
						<from>io_top_ramL.a2f_o[18] io_top_ramL.a2f_o[19] io_top_ramL.a2f_o[20] io_top_ramL.a2f_o[21] io_top_ramL.a2f_o[22] io_top_ramL.a2f_o[23]</from>
					</mux>
					<mux name="omux-8">
						<from>io_top_ramL.a2f_o[0] io_top_ramL.a2f_o[1] io_top_ramL.a2f_o[2] io_top_ramL.a2f_o[3] io_top_ramL.a2f_o[4] io_top_ramL.a2f_o[5]</from>
					</mux>
					<mux name="omux-9">
						<from>io_top_ramL.a2f_o[6] io_top_ramL.a2f_o[7] io_top_ramL.a2f_o[8] io_top_ramL.a2f_o[9] io_top_ramL.a2f_o[10] io_top_ramL.a2f_o[11]</from>
					</mux>
					<mux name="omux-10">
						<from>io_top_ramL.a2f_o[12] io_top_ramL.a2f_o[13] io_top_ramL.a2f_o[14] io_top_ramL.a2f_o[15] io_top_ramL.a2f_o[16] io_top_ramL.a2f_o[17]</from>
					</mux>
					<mux name="omux-11">
						<from>io_top_ramL.a2f_o[18] io_top_ramL.a2f_o[19] io_top_ramL.a2f_o[20] io_top_ramL.a2f_o[21] io_top_ramL.a2f_o[22] io_top_ramL.a2f_o[23]</from>
					</mux>
					<mux name="omux-12">
						<from>io_top_ramL.a2f_o[0] io_top_ramL.a2f_o[1] io_top_ramL.a2f_o[2] io_top_ramL.a2f_o[3] io_top_ramL.a2f_o[4] io_top_ramL.a2f_o[5]</from>
					</mux>
					<mux name="omux-13">
						<from>io_top_ramL.a2f_o[6] io_top_ramL.a2f_o[7] io_top_ramL.a2f_o[8] io_top_ramL.a2f_o[9] io_top_ramL.a2f_o[10] io_top_ramL.a2f_o[11]</from>
					</mux>
					<mux name="omux-14">
						<from>io_top_ramL.a2f_o[12] io_top_ramL.a2f_o[13] io_top_ramL.a2f_o[14] io_top_ramL.a2f_o[15] io_top_ramL.a2f_o[16] io_top_ramL.a2f_o[17]</from>
					</mux>
					<mux name="omux-15">
						<from>io_top_ramL.a2f_o[18] io_top_ramL.a2f_o[19] io_top_ramL.a2f_o[20] io_top_ramL.a2f_o[21] io_top_ramL.a2f_o[22] io_top_ramL.a2f_o[23]</from>
					</mux>
					<mux name="mux-0">
						<from>l1.N0 l4.N4 l6.N7 l8.N10 l10.N9 io_top_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-1">
						<from>io_top_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-2">
						<from>l1.W0 l4.W4 l6.W7 l8.W10 l10.W9 io_top_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-3">
						<from>l1.E0 l4.E4 l6.E7 l8.E10 l10.E9 io_top_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-4">
						<from>l1.N1 l4.N5 l6.N8 l8.N11 io_top_ramL.a2f_o[4]</from>
					</mux>
					<mux name="mux-5">
						<from>io_top_ramL.a2f_o[5]</from>
					</mux>
					<mux name="mux-6">
						<from>l1.W1 l4.W5 l6.W8 l8.W11 io_top_ramL.a2f_o[6]</from>
					</mux>
					<mux name="mux-7">
						<from>l1.E1 l4.E5 l6.E8 l8.E11 io_top_ramL.a2f_o[7]</from>
					</mux>
					<mux name="mux-8">
						<from>l1.N2 l4.N6 l6.N9 l8.N12 io_top_ramL.a2f_o[8]</from>
					</mux>
					<mux name="mux-9">
						<from>io_top_ramL.a2f_o[9]</from>
					</mux>
					<mux name="mux-10">
						<from>l1.W2 l4.W6 l6.W9 l8.W12 io_top_ramL.a2f_o[10]</from>
					</mux>
					<mux name="mux-11">
						<from>l1.E2 l4.E6 l6.E9 l8.E12 io_top_ramL.a2f_o[11]</from>
					</mux>
					<mux name="mux-12">
						<from>l1.N3 l4.N7 l6.N10 l8.N13 io_top_ramL.a2f_o[12]</from>
					</mux>
					<mux name="mux-13">
						<from>io_top_ramL.a2f_o[13]</from>
					</mux>
					<mux name="mux-14">
						<from>l1.W3 l4.W7 l6.W10 l8.W13 io_top_ramL.a2f_o[14]</from>
					</mux>
					<mux name="mux-15">
						<from>l1.E3 l4.E7 l6.E10 l8.E13 io_top_ramL.a2f_o[15]</from>
					</mux>
					<mux name="mux-16">
						<from>l1.N4 l4.N8 l6.N11 l8.N14 io_top_ramL.a2f_o[16]</from>
					</mux>
					<mux name="mux-17">
						<from>io_top_ramL.a2f_o[17]</from>
					</mux>
					<mux name="mux-18">
						<from>l1.W4 l4.W8 l6.W11 l8.W14 io_top_ramL.a2f_o[18]</from>
					</mux>
					<mux name="mux-19">
						<from>l1.E4 l4.E8 l6.E11 l8.E14 io_top_ramL.a2f_o[19]</from>
					</mux>
					<mux name="mux-20">
						<from>l2.N0 l4.N9 l8.N0 l8.N15 io_top_ramL.a2f_o[20]</from>
					</mux>
					<mux name="mux-21">
						<from>io_top_ramL.a2f_o[21]</from>
					</mux>
					<mux name="mux-22">
						<from>l2.W0 l4.W9 l8.W0 l8.W15 io_top_ramL.a2f_o[22]</from>
					</mux>
					<mux name="mux-23">
						<from>l2.E0 l4.E9 l8.E0 l8.E15 io_top_ramL.a2f_o[23]</from>
					</mux>
					<mux name="mux-24">
						<from>l2.N1 l4.N10 l8.N1 l10.N0 omux-0</from>
					</mux>
					<mux name="mux-25">
						<from>omux-1</from>
					</mux>
					<mux name="mux-26">
						<from>l2.W1 l4.W10 l8.W1 l10.W0 omux-2</from>
					</mux>
					<mux name="mux-27">
						<from>l2.E1 l4.E10 l8.E1 l10.E0 omux-3</from>
					</mux>
					<mux name="mux-28">
						<from>l2.N2 l4.N11 l8.N2 l10.N1 omux-4</from>
					</mux>
					<mux name="mux-29">
						<from>omux-5</from>
					</mux>
					<mux name="mux-30">
						<from>l2.W2 l4.W11 l8.W2 l10.W1 omux-6</from>
					</mux>
					<mux name="mux-31">
						<from>l2.E2 l4.E11 l8.E2 l10.E1 omux-7</from>
					</mux>
					<mux name="mux-32">
						<from>l2.N3 l6.N0 l8.N3 l10.N2 omux-8</from>
					</mux>
					<mux name="mux-33">
						<from>omux-9</from>
					</mux>
					<mux name="mux-34">
						<from>l2.W3 l6.W0 l8.W3 l10.W2 omux-10</from>
					</mux>
					<mux name="mux-35">
						<from>l2.E3 l6.E0 l8.E3 l10.E2 omux-11</from>
					</mux>
					<mux name="mux-36">
						<from>l2.N4 l6.N1 l8.N4 l10.N3 omux-12</from>
					</mux>
					<mux name="mux-37">
						<from>omux-13</from>
					</mux>
					<mux name="mux-38">
						<from>l2.W4 l6.W1 l8.W4 l10.W3 omux-14</from>
					</mux>
					<mux name="mux-39">
						<from>l2.E4 l6.E1 l8.E4 l10.E3 omux-15</from>
					</mux>
					<mux name="mux-40">
						<from>l2.N5 l6.N2 l8.N5 l10.N4 io_top_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-41">
						<from>io_top_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-42">
						<from>l2.W5 l6.W2 l8.W5 l10.W4 io_top_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-43">
						<from>l2.E5 l6.E2 l8.E5 l10.E4 io_top_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-44">
						<from>l4.N0 l6.N3 l8.N6 l10.N5 io_top_ramL.a2f_o[4]</from>
					</mux>
					<mux name="mux-45">
						<from>io_top_ramL.a2f_o[5]</from>
					</mux>
					<mux name="mux-46">
						<from>l4.W0 l6.W3 l8.W6 l10.W5 io_top_ramL.a2f_o[6]</from>
					</mux>
					<mux name="mux-47">
						<from>l4.E0 l6.E3 l8.E6 l10.E5 io_top_ramL.a2f_o[7]</from>
					</mux>
					<mux name="mux-48">
						<from>l4.N1 l6.N4 l8.N7 l10.N6 io_top_ramL.a2f_o[8]</from>
					</mux>
					<mux name="mux-49">
						<from>io_top_ramL.a2f_o[9]</from>
					</mux>
					<mux name="mux-50">
						<from>l4.W1 l6.W4 l8.W7 l10.W6 io_top_ramL.a2f_o[10]</from>
					</mux>
					<mux name="mux-51">
						<from>l4.E1 l6.E4 l8.E7 l10.E6 io_top_ramL.a2f_o[11]</from>
					</mux>
					<mux name="mux-52">
						<from>l4.N2 l6.N5 l8.N8 l10.N7 io_top_ramL.a2f_o[12]</from>
					</mux>
					<mux name="mux-53">
						<from>io_top_ramL.a2f_o[13]</from>
					</mux>
					<mux name="mux-54">
						<from>l4.W2 l6.W5 l8.W8 l10.W7 io_top_ramL.a2f_o[14]</from>
					</mux>
					<mux name="mux-55">
						<from>l4.E2 l6.E5 l8.E8 l10.E7 io_top_ramL.a2f_o[15]</from>
					</mux>
					<mux name="mux-56">
						<from>l4.N3 l6.N6 l8.N9 l10.N8 io_top_ramL.a2f_o[16]</from>
					</mux>
					<mux name="mux-57">
						<from>io_top_ramL.a2f_o[17]</from>
					</mux>
					<mux name="mux-58">
						<from>l4.W3 l6.W6 l8.W9 l10.W8 io_top_ramL.a2f_o[18]</from>
					</mux>
					<mux name="mux-59">
						<from>l4.E3 l6.E6 l8.E9 l10.E8 io_top_ramL.a2f_o[19]</from>
					</mux>
					<mux name="mux-_0">
						<from>l1.N0 l6.N4 l10.N3 io_top_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_1">
						<from>io_top_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_2">
						<from>l1.W0 l6.W4 l10.W3 io_top_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_3">
						<from>l1.E0 l6.E4 l10.E3 io_top_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_4">
						<from>l1.N1 l6.N5 l10.N4 io_top_ramL.a2f_o[4]</from>
					</mux>
					<mux name="mux-_5">
						<from>io_top_ramL.a2f_o[5]</from>
					</mux>
					<mux name="mux-_6">
						<from>l1.W1 l6.W5 l10.W4 io_top_ramL.a2f_o[6]</from>
					</mux>
					<mux name="mux-_7">
						<from>l1.E1 l6.E5 l10.E4 io_top_ramL.a2f_o[7]</from>
					</mux>
					<mux name="mux-_8">
						<from>l1.N2 l6.N6 l10.N5 io_top_ramL.a2f_o[8]</from>
					</mux>
					<mux name="mux-_9">
						<from>io_top_ramL.a2f_o[9]</from>
					</mux>
					<mux name="mux-_10">
						<from>l1.W2 l6.W6 l10.W5 io_top_ramL.a2f_o[10]</from>
					</mux>
					<mux name="mux-_11">
						<from>l1.E2 l6.E6 l10.E5 io_top_ramL.a2f_o[11]</from>
					</mux>
					<mux name="mux-_12">
						<from>l1.N3 l6.N7 l10.N6 io_top_ramL.a2f_o[12]</from>
					</mux>
					<mux name="mux-_13">
						<from>io_top_ramL.a2f_o[13]</from>
					</mux>
					<mux name="mux-_14">
						<from>l1.W3 l6.W7 l10.W6 io_top_ramL.a2f_o[14]</from>
					</mux>
					<mux name="mux-_15">
						<from>l1.E3 l6.E7 l10.E6 io_top_ramL.a2f_o[15]</from>
					</mux>
					<mux name="mux-_16">
						<from>l1.N4 l6.N8 l10.N7 io_top_ramL.a2f_o[16]</from>
					</mux>
					<mux name="mux-_17">
						<from>io_top_ramL.a2f_o[17]</from>
					</mux>
					<mux name="mux-_18">
						<from>l1.W4 l6.W8 l10.W7 io_top_ramL.a2f_o[18]</from>
					</mux>
					<mux name="mux-_19">
						<from>l1.E4 l6.E8 l10.E7 io_top_ramL.a2f_o[19]</from>
					</mux>
				</first_stage>
				<second_stage>
					<mux name="mux--0">
						<to>io_top_ramL.f2a_i[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_ramL.f2a_i[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_ramL.f2a_i[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_ramL.f2a_i[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_ramL.f2a_i[6]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_ramL.f2a_i[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_ramL.f2a_i[2]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_ramL.f2a_i[0]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_ramL.f2a_i[5]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_ramL.f2a_i[3]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_top_ramL.f2a_i[1]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_top_ramL.f2a_i[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>io_top_ramL.f2a_i[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_top_ramL.f2a_i[6]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_top_ramL.f2a_i[4]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_top_ramL.f2a_i[2]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_top_ramL.f2a_i[0]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_top_ramL.f2a_i[5]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>io_top_ramL.f2a_i[3]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_top_ramL.f2a_i[1]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_top_ramL.f2a_i[6]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_top_ramL.f2a_i[4]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_top_ramL.f2a_i[2]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_top_ramL.f2a_i[0]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>io_top_ramL.f2a_i[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>io_top_ramL.f2a_i[0]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>io_top_ramL.f2a_i[5]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>io_top_ramL.f2a_i[3]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>io_top_ramL.f2a_i[1]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>io_top_ramL.f2a_i[6]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>io_top_ramL.f2a_i[4]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--31">
						<to>io_top_ramL.f2a_i[2]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--32">
						<to>io_top_ramL.f2a_i[0]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--33">
						<to>io_top_ramL.f2a_i[5]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--34">
						<to>io_top_ramL.f2a_i[3]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--35">
						<to>io_top_ramL.f2a_i[1]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--36">
						<to>io_top_ramL.f2a_i[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--37">
						<to>io_top_ramL.f2a_i[1]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--38">
						<to>io_top_ramL.f2a_i[6]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--39">
						<to>io_top_ramL.f2a_i[4]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--40">
						<to>io_top_ramL.f2a_i[2]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--41">
						<to>io_top_ramL.f2a_i[0]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--42">
						<to>io_top_ramL.f2a_i[5]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--43">
						<to>io_top_ramL.f2a_i[3]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--44">
						<to>io_top_ramL.f2a_i[1]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--45">
						<to>io_top_ramL.f2a_i[6]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--46">
						<to>io_top_ramL.f2a_i[4]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--47">
						<to>io_top_ramL.f2a_i[2]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--48">
						<to>io_top_ramL.f2a_i[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--49">
						<to>io_top_ramL.f2a_i[2]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--50">
						<to>io_top_ramL.f2a_i[0]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--51">
						<to>io_top_ramL.f2a_i[5]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--52">
						<to>io_top_ramL.f2a_i[3]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--53">
						<to>io_top_ramL.f2a_i[1]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--54">
						<to>io_top_ramL.f2a_i[6]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--55">
						<to>io_top_ramL.f2a_i[4]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--56">
						<to>io_top_ramL.f2a_i[2]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--57">
						<to>io_top_ramL.f2a_i[0]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--58">
						<to>io_top_ramL.f2a_i[5]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--59">
						<to>io_top_ramL.f2a_i[3]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux_0">
						<to>l1.N0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-0</from>
					</mux>
					<mux name="mux_1">
						<to>l1.S0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-1</from>
					</mux>
					<mux name="mux_2">
						<to>l1.W0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-2</from>
					</mux>
					<mux name="mux_3">
						<to>l1.E0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-3</from>
					</mux>
					<mux name="mux_4">
						<to>l1.N1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-4</from>
					</mux>
					<mux name="mux_5">
						<to>l1.S1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-5</from>
					</mux>
					<mux name="mux_6">
						<to>l1.W1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-6</from>
					</mux>
					<mux name="mux_7">
						<to>l1.E1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-7</from>
					</mux>
					<mux name="mux_8">
						<to>l1.N2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-8</from>
					</mux>
					<mux name="mux_9">
						<to>l1.S2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-9</from>
					</mux>
					<mux name="mux_10">
						<to>l1.W2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-10</from>
					</mux>
					<mux name="mux_11">
						<to>l1.E2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-11</from>
					</mux>
					<mux name="mux_12">
						<to>l1.N3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-12</from>
					</mux>
					<mux name="mux_13">
						<to>l1.S3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-13</from>
					</mux>
					<mux name="mux_14">
						<to>l1.W3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-14</from>
					</mux>
					<mux name="mux_15">
						<to>l1.E3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-15</from>
					</mux>
					<mux name="mux_16">
						<to>l1.N4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-0</from>
					</mux>
					<mux name="mux_17">
						<to>l1.S4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-1</from>
					</mux>
					<mux name="mux_18">
						<to>l1.W4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-2</from>
					</mux>
					<mux name="mux_19">
						<to>l1.E4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-3</from>
					</mux>
					<mux name="mux_20">
						<to>l2.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-4</from>
					</mux>
					<mux name="mux_21">
						<to>l2.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-5</from>
					</mux>
					<mux name="mux_22">
						<to>l2.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-6</from>
					</mux>
					<mux name="mux_23">
						<to>l2.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-7</from>
					</mux>
					<mux name="mux_24">
						<to>l2.N2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-8</from>
					</mux>
					<mux name="mux_25">
						<to>l2.S2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-9</from>
					</mux>
					<mux name="mux_26">
						<to>l2.W2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-10</from>
					</mux>
					<mux name="mux_27">
						<to>l2.E2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-11</from>
					</mux>
					<mux name="mux_28">
						<to>l2.N4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-12</from>
					</mux>
					<mux name="mux_29">
						<to>l2.S4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-13</from>
					</mux>
					<mux name="mux_30">
						<to>l2.W4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-14</from>
					</mux>
					<mux name="mux_31">
						<to>l2.E4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-15</from>
					</mux>
					<mux name="mux_32">
						<to>l4.N0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-0</from>
					</mux>
					<mux name="mux_33">
						<to>l4.S0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-1</from>
					</mux>
					<mux name="mux_34">
						<to>l4.W0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-2</from>
					</mux>
					<mux name="mux_35">
						<to>l4.E0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-3</from>
					</mux>
					<mux name="mux_36">
						<to>l4.N4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-4</from>
					</mux>
					<mux name="mux_37">
						<to>l4.S4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-5</from>
					</mux>
					<mux name="mux_38">
						<to>l4.W4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-6</from>
					</mux>
					<mux name="mux_39">
						<to>l4.E4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-7</from>
					</mux>
					<mux name="mux_40">
						<to>l4.N8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-8</from>
					</mux>
					<mux name="mux_41">
						<to>l4.S8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-9</from>
					</mux>
					<mux name="mux_42">
						<to>l4.W8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-10</from>
					</mux>
					<mux name="mux_43">
						<to>l4.E8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-11</from>
					</mux>
					<mux name="mux_44">
						<to>l6.N0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-12</from>
					</mux>
					<mux name="mux_45">
						<to>l6.S0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-13</from>
					</mux>
					<mux name="mux_46">
						<to>l6.W0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-14</from>
					</mux>
					<mux name="mux_47">
						<to>l6.E0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-15</from>
					</mux>
					<mux name="mux_48">
						<to>l6.N6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-0</from>
					</mux>
					<mux name="mux_49">
						<to>l6.S6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-1</from>
					</mux>
					<mux name="mux_50">
						<to>l6.W6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-2</from>
					</mux>
					<mux name="mux_51">
						<to>l6.E6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-3</from>
					</mux>
					<mux name="mux_52">
						<to>l8.N0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-4</from>
					</mux>
					<mux name="mux_53">
						<to>l8.S0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-5</from>
					</mux>
					<mux name="mux_54">
						<to>l8.W0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-6</from>
					</mux>
					<mux name="mux_55">
						<to>l8.E0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-7</from>
					</mux>
					<mux name="mux_56">
						<to>l8.N8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-8</from>
					</mux>
					<mux name="mux_57">
						<to>l8.S8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-9</from>
					</mux>
					<mux name="mux_58">
						<to>l8.W8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-10</from>
					</mux>
					<mux name="mux_59">
						<to>l8.E8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-11</from>
					</mux>
					<mux name="mux_60">
						<to>l10.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-12</from>
					</mux>
					<mux name="mux_61">
						<to>l10.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-13</from>
					</mux>
					<mux name="mux_62">
						<to>l10.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-14</from>
					</mux>
					<mux name="mux_63">
						<to>l10.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-15</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_ramL.lclk[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_ramL.lreset[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_ramL.lclk[7]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_ramL.lreset[7]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_ramL.lclk[14]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_ramL.lreset[14]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_ramL.lclk[21]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_ramL.lreset[21]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_ramL.lclk[28]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_top_ramL.lreset[28]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_ramL.lclk[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_ramL.lreset[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_ramL.lclk[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_ramL.lreset[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_ramL.lclk[15]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_ramL.lreset[15]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_ramL.lclk[22]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_ramL.lreset[22]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_ramL.lclk[29]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_top_ramL.lreset[29]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_ramL.lclk[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_ramL.lreset[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_ramL.lclk[9]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_ramL.lreset[9]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_ramL.lclk[16]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_ramL.lreset[16]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_ramL.lclk[23]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_ramL.lreset[23]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_ramL.lclk[30]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_top_ramL.lreset[30]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_ramL.lclk[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_ramL.lreset[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_ramL.lclk[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_ramL.lreset[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_ramL.lclk[17]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_ramL.lreset[17]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_ramL.lclk[24]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_top_ramL.lreset[24]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_ramL.lclk[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_ramL.lreset[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_ramL.lclk[11]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_ramL.lreset[11]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_ramL.lclk[18]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_ramL.lreset[18]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_ramL.lclk[25]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_top_ramL.lreset[25]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_ramL.lclk[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_ramL.lreset[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_ramL.lclk[12]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_ramL.lreset[12]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_ramL.lclk[19]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_ramL.lreset[19]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_ramL.lclk[26]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_top_ramL.lreset[26]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_ramL.lclk[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_ramL.lreset[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_ramL.lclk[13]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_ramL.lreset[13]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_ramL.lclk[20]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_ramL.lreset[20]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_ramL.lclk[27]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_top_ramL.lreset[27]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_ramL.lclk[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_ramL.lreset[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_ramL.lclk[14]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_ramL.lreset[14]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_ramL.lclk[21]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_ramL.lreset[21]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_ramL.lclk[28]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_top_ramL.lreset[28]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_ramL.lclk[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_ramL.lreset[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_ramL.lclk[15]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_ramL.lreset[15]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_ramL.lclk[22]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_ramL.lreset[22]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_ramL.lclk[29]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_top_ramL.lreset[29]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_ramL.lclk[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_ramL.lreset[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_ramL.lclk[16]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_ramL.lreset[16]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_ramL.lclk[23]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_ramL.lreset[23]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_ramL.lclk[30]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_top_ramL.lreset[30]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_top_ramL.lclk[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_top_ramL.lreset[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_top_ramL.lclk[17]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_top_ramL.lreset[17]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_top_ramL.lclk[24]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_top_ramL.lreset[24]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_top_ramL.lclk[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_top_ramL.lreset[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_top_ramL.lclk[18]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_top_ramL.lreset[18]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_top_ramL.lclk[25]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_top_ramL.lreset[25]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>io_top_ramL.lclk[12]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_top_ramL.lreset[12]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_top_ramL.lclk[19]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_top_ramL.lreset[19]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_top_ramL.lclk[26]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--12">
						<to>io_top_ramL.lreset[26]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_top_ramL.lclk[13]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_top_ramL.lreset[13]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_top_ramL.lclk[20]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_top_ramL.lreset[20]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_top_ramL.lclk[27]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_top_ramL.lreset[27]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_top_ramL.lclk[14]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_top_ramL.lreset[14]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_top_ramL.lclk[21]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_top_ramL.lreset[21]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_top_ramL.lclk[28]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_top_ramL.lreset[28]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_top_ramL.lclk[15]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_top_ramL.lreset[15]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_top_ramL.lclk[22]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_top_ramL.lreset[22]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_top_ramL.lclk[29]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_top_ramL.lreset[29]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_top_ramL.lclk[16]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_top_ramL.lreset[16]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_top_ramL.lclk[23]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_top_ramL.lreset[23]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_top_ramL.lclk[30]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_top_ramL.lreset[30]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_top_ramL.lclk[17]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_top_ramL.lreset[17]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_top_ramL.lclk[24]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_top_ramL.lreset[24]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>io_top_ramL.lclk[18]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--18">
						<to>io_top_ramL.lreset[18]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--18">
						<to>io_top_ramL.lclk[25]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--18">
						<to>io_top_ramL.lreset[25]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_top_ramL.lclk[19]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_top_ramL.lreset[19]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_top_ramL.lclk[26]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_top_ramL.lreset[26]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_top_ramL.lclk[20]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_top_ramL.lreset[20]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_top_ramL.lclk[27]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_top_ramL.lreset[27]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_top_ramL.lclk[21]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_top_ramL.lreset[21]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_top_ramL.lclk[28]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_top_ramL.lreset[28]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_top_ramL.lclk[22]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_top_ramL.lreset[22]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_top_ramL.lclk[29]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_top_ramL.lreset[29]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_top_ramL.lclk[23]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_top_ramL.lreset[23]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_top_ramL.lclk[30]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_top_ramL.lreset[30]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>io_top_ramL.lclk[24]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--24">
						<to>io_top_ramL.lreset[24]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>io_top_ramL.lclk[25]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>io_top_ramL.lreset[25]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>io_top_ramL.lclk[26]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>io_top_ramL.lreset[26]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>io_top_ramL.lclk[27]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>io_top_ramL.lreset[27]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>io_top_ramL.lclk[28]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>io_top_ramL.lreset[28]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>io_top_ramL.lclk[29]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>io_top_ramL.lreset[29]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>io_top_ramL.lclk[30]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--30">
						<to>io_top_ramL.lreset[30]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
				</second_stage>
			</multistage_muxs>
		</vib>
		<vib name="vib4" pbtype_name="io_bottomL" vib_seg_group="6" arch_vib_switch="only_mux">
			<seg_group name="l1" track_nums="5"/>
			<seg_group name="l2" track_nums="6"/>
			<seg_group name="l4" track_nums="12"/>
			<seg_group name="l6" track_nums="12"/>
			<seg_group name="l8" track_nums="16"/>
			<seg_group name="l10" track_nums="10"/>
			<multistage_muxs>
				<first_stage switch_name="only_mux">
					<mux name="omux-0">
						<from>io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="omux-1">
						<from>io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="omux-2">
						<from>io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="omux-3">
						<from>io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="omux-4">
						<from>io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="omux-5">
						<from>io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="omux-6">
						<from>io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="omux-7">
						<from>io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="omux-8">
						<from>io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="omux-9">
						<from>io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="omux-10">
						<from>io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="omux-11">
						<from>io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="omux-12">
						<from>io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="omux-13">
						<from>io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="omux-14">
						<from>io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="omux-15">
						<from>io_bottomL.a2f_o[2] io_bottomL.a2f_o[3] io_bottomL.a2f_o[0] io_bottomL.a2f_o[1] io_bottomL.a2f_o[2] io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-0">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-1">
						<from>l1.S0 l4.S4 l6.S7 l8.S10 l10.S9 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-2">
						<from>l1.W0 l4.W4 l6.W7 l8.W10 l10.W9 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-3">
						<from>l1.E0 l4.E4 l6.E7 l8.E10 l10.E9 io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-4">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-5">
						<from>l1.S1 l4.S5 l6.S8 l8.S11 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-6">
						<from>l1.W1 l4.W5 l6.W8 l8.W11 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-7">
						<from>l1.E1 l4.E5 l6.E8 l8.E11 io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-8">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-9">
						<from>l1.S2 l4.S6 l6.S9 l8.S12 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-10">
						<from>l1.W2 l4.W6 l6.W9 l8.W12 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-11">
						<from>l1.E2 l4.E6 l6.E9 l8.E12 io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-12">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-13">
						<from>l1.S3 l4.S7 l6.S10 l8.S13 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-14">
						<from>l1.W3 l4.W7 l6.W10 l8.W13 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-15">
						<from>l1.E3 l4.E7 l6.E10 l8.E13 io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-16">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-17">
						<from>l1.S4 l4.S8 l6.S11 l8.S14 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-18">
						<from>l1.W4 l4.W8 l6.W11 l8.W14 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-19">
						<from>l1.E4 l4.E8 l6.E11 l8.E14 io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-20">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-21">
						<from>l2.S0 l4.S9 l8.S0 l8.S15 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-22">
						<from>l2.W0 l4.W9 l8.W0 l8.W15 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-23">
						<from>l2.E0 l4.E9 l8.E0 l8.E15 io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-24">
						<from>omux-0</from>
					</mux>
					<mux name="mux-25">
						<from>l2.S1 l4.S10 l8.S1 l10.S0 omux-1</from>
					</mux>
					<mux name="mux-26">
						<from>l2.W1 l4.W10 l8.W1 l10.W0 omux-2</from>
					</mux>
					<mux name="mux-27">
						<from>l2.E1 l4.E10 l8.E1 l10.E0 omux-3</from>
					</mux>
					<mux name="mux-28">
						<from>omux-4</from>
					</mux>
					<mux name="mux-29">
						<from>l2.S2 l4.S11 l8.S2 l10.S1 omux-5</from>
					</mux>
					<mux name="mux-30">
						<from>l2.W2 l4.W11 l8.W2 l10.W1 omux-6</from>
					</mux>
					<mux name="mux-31">
						<from>l2.E2 l4.E11 l8.E2 l10.E1 omux-7</from>
					</mux>
					<mux name="mux-32">
						<from>omux-8</from>
					</mux>
					<mux name="mux-33">
						<from>l2.S3 l6.S0 l8.S3 l10.S2 omux-9</from>
					</mux>
					<mux name="mux-34">
						<from>l2.W3 l6.W0 l8.W3 l10.W2 omux-10</from>
					</mux>
					<mux name="mux-35">
						<from>l2.E3 l6.E0 l8.E3 l10.E2 omux-11</from>
					</mux>
					<mux name="mux-36">
						<from>omux-12</from>
					</mux>
					<mux name="mux-37">
						<from>l2.S4 l6.S1 l8.S4 l10.S3 omux-13</from>
					</mux>
					<mux name="mux-38">
						<from>l2.W4 l6.W1 l8.W4 l10.W3 omux-14</from>
					</mux>
					<mux name="mux-39">
						<from>l2.E4 l6.E1 l8.E4 l10.E3 omux-15</from>
					</mux>
					<mux name="mux-40">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-41">
						<from>l2.S5 l6.S2 l8.S5 l10.S4 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-42">
						<from>l2.W5 l6.W2 l8.W5 l10.W4 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-43">
						<from>l2.E5 l6.E2 l8.E5 l10.E4 io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-44">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-45">
						<from>l4.S0 l6.S3 l8.S6 l10.S5 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-46">
						<from>l4.W0 l6.W3 l8.W6 l10.W5 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-47">
						<from>l4.E0 l6.E3 l8.E6 l10.E5 io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-48">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-49">
						<from>l4.S1 l6.S4 l8.S7 l10.S6 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-50">
						<from>l4.W1 l6.W4 l8.W7 l10.W6 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-51">
						<from>l4.E1 l6.E4 l8.E7 l10.E6 io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-52">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-53">
						<from>l4.S2 l6.S5 l8.S8 l10.S7 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-54">
						<from>l4.W2 l6.W5 l8.W8 l10.W7 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-55">
						<from>l4.E2 l6.E5 l8.E8 l10.E7 io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-56">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-57">
						<from>l4.S3 l6.S6 l8.S9 l10.S8 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-58">
						<from>l4.W3 l6.W6 l8.W9 l10.W8 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-59">
						<from>l4.E3 l6.E6 l8.E9 l10.E8 io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_0">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_1">
						<from>l1.S0 l6.S4 l10.S3 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_2">
						<from>l1.W0 l6.W4 l10.W3 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_3">
						<from>l1.E0 l6.E4 l10.E3 io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_4">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_5">
						<from>l1.S1 l6.S5 l10.S4 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_6">
						<from>l1.W1 l6.W5 l10.W4 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_7">
						<from>l1.E1 l6.E5 l10.E4 io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_8">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_9">
						<from>l1.S2 l6.S6 l10.S5 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_10">
						<from>l1.W2 l6.W6 l10.W5 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_11">
						<from>l1.E2 l6.E6 l10.E5 io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_12">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_13">
						<from>l1.S3 l6.S7 l10.S6 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_14">
						<from>l1.W3 l6.W7 l10.W6 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_15">
						<from>l1.E3 l6.E7 l10.E6 io_bottomL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_16">
						<from>io_bottomL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_17">
						<from>l1.S4 l6.S8 l10.S7 io_bottomL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_18">
						<from>l1.W4 l6.W8 l10.W7 io_bottomL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_19">
						<from>l1.E4 l6.E8 l10.E7 io_bottomL.a2f_o[3]</from>
					</mux>
				</first_stage>
				<second_stage>
					<mux name="mux--0">
						<to>io_bottomL.f2a_i[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_bottomL.f2a_i[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_bottomL.f2a_i[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_bottomL.f2a_i[7]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_bottomL.f2a_i[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_bottomL.f2a_i[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_bottomL.f2a_i[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_bottomL.f2a_i[3]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_bottomL.f2a_i[0]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_bottomL.f2a_i[5]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_bottomL.f2a_i[2]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_bottomL.f2a_i[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>io_bottomL.f2a_i[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_bottomL.f2a_i[6]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_bottomL.f2a_i[3]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_bottomL.f2a_i[0]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_bottomL.f2a_i[5]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_bottomL.f2a_i[2]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>io_bottomL.f2a_i[7]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_bottomL.f2a_i[4]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_bottomL.f2a_i[1]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_bottomL.f2a_i[6]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_bottomL.f2a_i[3]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_bottomL.f2a_i[0]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>io_bottomL.f2a_i[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>io_bottomL.f2a_i[7]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>io_bottomL.f2a_i[4]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>io_bottomL.f2a_i[1]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>io_bottomL.f2a_i[6]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>io_bottomL.f2a_i[3]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>io_bottomL.f2a_i[0]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--31">
						<to>io_bottomL.f2a_i[5]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--32">
						<to>io_bottomL.f2a_i[2]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--33">
						<to>io_bottomL.f2a_i[7]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--34">
						<to>io_bottomL.f2a_i[4]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--35">
						<to>io_bottomL.f2a_i[1]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--36">
						<to>io_bottomL.f2a_i[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--37">
						<to>io_bottomL.f2a_i[0]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--38">
						<to>io_bottomL.f2a_i[5]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--39">
						<to>io_bottomL.f2a_i[2]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--40">
						<to>io_bottomL.f2a_i[7]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--41">
						<to>io_bottomL.f2a_i[4]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--42">
						<to>io_bottomL.f2a_i[1]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--43">
						<to>io_bottomL.f2a_i[6]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--44">
						<to>io_bottomL.f2a_i[3]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--45">
						<to>io_bottomL.f2a_i[0]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--46">
						<to>io_bottomL.f2a_i[5]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--47">
						<to>io_bottomL.f2a_i[2]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--48">
						<to>io_bottomL.f2a_i[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--49">
						<to>io_bottomL.f2a_i[1]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--50">
						<to>io_bottomL.f2a_i[6]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--51">
						<to>io_bottomL.f2a_i[3]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--52">
						<to>io_bottomL.f2a_i[0]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--53">
						<to>io_bottomL.f2a_i[5]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--54">
						<to>io_bottomL.f2a_i[2]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--55">
						<to>io_bottomL.f2a_i[7]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--56">
						<to>io_bottomL.f2a_i[4]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--57">
						<to>io_bottomL.f2a_i[1]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--58">
						<to>io_bottomL.f2a_i[6]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--59">
						<to>io_bottomL.f2a_i[3]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux_0">
						<to>l1.N0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-0</from>
					</mux>
					<mux name="mux_1">
						<to>l1.S0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-1</from>
					</mux>
					<mux name="mux_2">
						<to>l1.W0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-2</from>
					</mux>
					<mux name="mux_3">
						<to>l1.E0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-3</from>
					</mux>
					<mux name="mux_4">
						<to>l1.N1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-4</from>
					</mux>
					<mux name="mux_5">
						<to>l1.S1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-5</from>
					</mux>
					<mux name="mux_6">
						<to>l1.W1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-6</from>
					</mux>
					<mux name="mux_7">
						<to>l1.E1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-7</from>
					</mux>
					<mux name="mux_8">
						<to>l1.N2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-8</from>
					</mux>
					<mux name="mux_9">
						<to>l1.S2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-9</from>
					</mux>
					<mux name="mux_10">
						<to>l1.W2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-10</from>
					</mux>
					<mux name="mux_11">
						<to>l1.E2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-11</from>
					</mux>
					<mux name="mux_12">
						<to>l1.N3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-12</from>
					</mux>
					<mux name="mux_13">
						<to>l1.S3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-13</from>
					</mux>
					<mux name="mux_14">
						<to>l1.W3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-14</from>
					</mux>
					<mux name="mux_15">
						<to>l1.E3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-15</from>
					</mux>
					<mux name="mux_16">
						<to>l1.N4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-0</from>
					</mux>
					<mux name="mux_17">
						<to>l1.S4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-1</from>
					</mux>
					<mux name="mux_18">
						<to>l1.W4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-2</from>
					</mux>
					<mux name="mux_19">
						<to>l1.E4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-3</from>
					</mux>
					<mux name="mux_20">
						<to>l2.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-4</from>
					</mux>
					<mux name="mux_21">
						<to>l2.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-5</from>
					</mux>
					<mux name="mux_22">
						<to>l2.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-6</from>
					</mux>
					<mux name="mux_23">
						<to>l2.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-7</from>
					</mux>
					<mux name="mux_24">
						<to>l2.N2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-8</from>
					</mux>
					<mux name="mux_25">
						<to>l2.S2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-9</from>
					</mux>
					<mux name="mux_26">
						<to>l2.W2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-10</from>
					</mux>
					<mux name="mux_27">
						<to>l2.E2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-11</from>
					</mux>
					<mux name="mux_28">
						<to>l2.N4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-12</from>
					</mux>
					<mux name="mux_29">
						<to>l2.S4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-13</from>
					</mux>
					<mux name="mux_30">
						<to>l2.W4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-14</from>
					</mux>
					<mux name="mux_31">
						<to>l2.E4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-15</from>
					</mux>
					<mux name="mux_32">
						<to>l4.N0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-0</from>
					</mux>
					<mux name="mux_33">
						<to>l4.S0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-1</from>
					</mux>
					<mux name="mux_34">
						<to>l4.W0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-2</from>
					</mux>
					<mux name="mux_35">
						<to>l4.E0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-3</from>
					</mux>
					<mux name="mux_36">
						<to>l4.N4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-4</from>
					</mux>
					<mux name="mux_37">
						<to>l4.S4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-5</from>
					</mux>
					<mux name="mux_38">
						<to>l4.W4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-6</from>
					</mux>
					<mux name="mux_39">
						<to>l4.E4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-7</from>
					</mux>
					<mux name="mux_40">
						<to>l4.N8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-8</from>
					</mux>
					<mux name="mux_41">
						<to>l4.S8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-9</from>
					</mux>
					<mux name="mux_42">
						<to>l4.W8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-10</from>
					</mux>
					<mux name="mux_43">
						<to>l4.E8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-11</from>
					</mux>
					<mux name="mux_44">
						<to>l6.N0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-12</from>
					</mux>
					<mux name="mux_45">
						<to>l6.S0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-13</from>
					</mux>
					<mux name="mux_46">
						<to>l6.W0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-14</from>
					</mux>
					<mux name="mux_47">
						<to>l6.E0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-15</from>
					</mux>
					<mux name="mux_48">
						<to>l6.N6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-0</from>
					</mux>
					<mux name="mux_49">
						<to>l6.S6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-1</from>
					</mux>
					<mux name="mux_50">
						<to>l6.W6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-2</from>
					</mux>
					<mux name="mux_51">
						<to>l6.E6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-3</from>
					</mux>
					<mux name="mux_52">
						<to>l8.N0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-4</from>
					</mux>
					<mux name="mux_53">
						<to>l8.S0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-5</from>
					</mux>
					<mux name="mux_54">
						<to>l8.W0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-6</from>
					</mux>
					<mux name="mux_55">
						<to>l8.E0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-7</from>
					</mux>
					<mux name="mux_56">
						<to>l8.N8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-8</from>
					</mux>
					<mux name="mux_57">
						<to>l8.S8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-9</from>
					</mux>
					<mux name="mux_58">
						<to>l8.W8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-10</from>
					</mux>
					<mux name="mux_59">
						<to>l8.E8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-11</from>
					</mux>
					<mux name="mux_60">
						<to>l10.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-12</from>
					</mux>
					<mux name="mux_61">
						<to>l10.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-13</from>
					</mux>
					<mux name="mux_62">
						<to>l10.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-14</from>
					</mux>
					<mux name="mux_63">
						<to>l10.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-15</from>
					</mux>
					<mux name="mux--0">
						<to>io_bottomL.lclk[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_bottomL.lreset[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_bottomL.lclk[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_bottomL.lreset[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_bottomL.lclk[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_bottomL.lreset[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_bottomL.lclk[9]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_bottomL.lreset[9]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_bottomL.lclk[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_bottomL.lreset[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_bottomL.lclk[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_bottomL.lreset[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_bottomL.lclk[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_bottomL.lreset[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_bottomL.lclk[11]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_bottomL.lreset[11]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_bottomL.lclk[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_bottomL.lreset[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_bottomL.lclk[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_bottomL.lreset[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_bottomL.lclk[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_bottomL.lreset[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_bottomL.lclk[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_bottomL.lreset[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_bottomL.lclk[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_bottomL.lreset[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_bottomL.lclk[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_bottomL.lreset[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_bottomL.lclk[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_bottomL.lreset[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_bottomL.lclk[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_bottomL.lreset[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
				</second_stage>
			</multistage_muxs>
		</vib>
		<vib name="vib12" pbtype_name="io_bottom_dspL" vib_seg_group="6" arch_vib_switch="only_mux">
			<seg_group name="l1" track_nums="5"/>
			<seg_group name="l2" track_nums="6"/>
			<seg_group name="l4" track_nums="12"/>
			<seg_group name="l6" track_nums="12"/>
			<seg_group name="l8" track_nums="16"/>
			<seg_group name="l10" track_nums="10"/>
			<multistage_muxs>
				<first_stage switch_name="only_mux">
					<mux name="omux-0">
						<from>io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="omux-1">
						<from>io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="omux-2">
						<from>io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="omux-3">
						<from>io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="omux-4">
						<from>io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="omux-5">
						<from>io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="omux-6">
						<from>io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="omux-7">
						<from>io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="omux-8">
						<from>io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="omux-9">
						<from>io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="omux-10">
						<from>io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="omux-11">
						<from>io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="omux-12">
						<from>io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="omux-13">
						<from>io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="omux-14">
						<from>io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="omux-15">
						<from>io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3] io_bottom_dspL.a2f_o[0] io_bottom_dspL.a2f_o[1] io_bottom_dspL.a2f_o[2] io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-0">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-1">
						<from>l1.S0 l4.S4 l6.S7 l8.S10 l10.S9 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-2">
						<from>l1.W0 l4.W4 l6.W7 l8.W10 l10.W9 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-3">
						<from>l1.E0 l4.E4 l6.E7 l8.E10 l10.E9 io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-4">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-5">
						<from>l1.S1 l4.S5 l6.S8 l8.S11 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-6">
						<from>l1.W1 l4.W5 l6.W8 l8.W11 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-7">
						<from>l1.E1 l4.E5 l6.E8 l8.E11 io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-8">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-9">
						<from>l1.S2 l4.S6 l6.S9 l8.S12 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-10">
						<from>l1.W2 l4.W6 l6.W9 l8.W12 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-11">
						<from>l1.E2 l4.E6 l6.E9 l8.E12 io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-12">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-13">
						<from>l1.S3 l4.S7 l6.S10 l8.S13 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-14">
						<from>l1.W3 l4.W7 l6.W10 l8.W13 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-15">
						<from>l1.E3 l4.E7 l6.E10 l8.E13 io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-16">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-17">
						<from>l1.S4 l4.S8 l6.S11 l8.S14 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-18">
						<from>l1.W4 l4.W8 l6.W11 l8.W14 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-19">
						<from>l1.E4 l4.E8 l6.E11 l8.E14 io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-20">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-21">
						<from>l2.S0 l4.S9 l8.S0 l8.S15 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-22">
						<from>l2.W0 l4.W9 l8.W0 l8.W15 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-23">
						<from>l2.E0 l4.E9 l8.E0 l8.E15 io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-24">
						<from>omux-0</from>
					</mux>
					<mux name="mux-25">
						<from>l2.S1 l4.S10 l8.S1 l10.S0 omux-1</from>
					</mux>
					<mux name="mux-26">
						<from>l2.W1 l4.W10 l8.W1 l10.W0 omux-2</from>
					</mux>
					<mux name="mux-27">
						<from>l2.E1 l4.E10 l8.E1 l10.E0 omux-3</from>
					</mux>
					<mux name="mux-28">
						<from>omux-4</from>
					</mux>
					<mux name="mux-29">
						<from>l2.S2 l4.S11 l8.S2 l10.S1 omux-5</from>
					</mux>
					<mux name="mux-30">
						<from>l2.W2 l4.W11 l8.W2 l10.W1 omux-6</from>
					</mux>
					<mux name="mux-31">
						<from>l2.E2 l4.E11 l8.E2 l10.E1 omux-7</from>
					</mux>
					<mux name="mux-32">
						<from>omux-8</from>
					</mux>
					<mux name="mux-33">
						<from>l2.S3 l6.S0 l8.S3 l10.S2 omux-9</from>
					</mux>
					<mux name="mux-34">
						<from>l2.W3 l6.W0 l8.W3 l10.W2 omux-10</from>
					</mux>
					<mux name="mux-35">
						<from>l2.E3 l6.E0 l8.E3 l10.E2 omux-11</from>
					</mux>
					<mux name="mux-36">
						<from>omux-12</from>
					</mux>
					<mux name="mux-37">
						<from>l2.S4 l6.S1 l8.S4 l10.S3 omux-13</from>
					</mux>
					<mux name="mux-38">
						<from>l2.W4 l6.W1 l8.W4 l10.W3 omux-14</from>
					</mux>
					<mux name="mux-39">
						<from>l2.E4 l6.E1 l8.E4 l10.E3 omux-15</from>
					</mux>
					<mux name="mux-40">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-41">
						<from>l2.S5 l6.S2 l8.S5 l10.S4 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-42">
						<from>l2.W5 l6.W2 l8.W5 l10.W4 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-43">
						<from>l2.E5 l6.E2 l8.E5 l10.E4 io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-44">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-45">
						<from>l4.S0 l6.S3 l8.S6 l10.S5 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-46">
						<from>l4.W0 l6.W3 l8.W6 l10.W5 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-47">
						<from>l4.E0 l6.E3 l8.E6 l10.E5 io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-48">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-49">
						<from>l4.S1 l6.S4 l8.S7 l10.S6 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-50">
						<from>l4.W1 l6.W4 l8.W7 l10.W6 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-51">
						<from>l4.E1 l6.E4 l8.E7 l10.E6 io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-52">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-53">
						<from>l4.S2 l6.S5 l8.S8 l10.S7 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-54">
						<from>l4.W2 l6.W5 l8.W8 l10.W7 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-55">
						<from>l4.E2 l6.E5 l8.E8 l10.E7 io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-56">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-57">
						<from>l4.S3 l6.S6 l8.S9 l10.S8 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-58">
						<from>l4.W3 l6.W6 l8.W9 l10.W8 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-59">
						<from>l4.E3 l6.E6 l8.E9 l10.E8 io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_0">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_1">
						<from>l1.S0 l6.S4 l10.S3 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_2">
						<from>l1.W0 l6.W4 l10.W3 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_3">
						<from>l1.E0 l6.E4 l10.E3 io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_4">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_5">
						<from>l1.S1 l6.S5 l10.S4 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_6">
						<from>l1.W1 l6.W5 l10.W4 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_7">
						<from>l1.E1 l6.E5 l10.E4 io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_8">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_9">
						<from>l1.S2 l6.S6 l10.S5 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_10">
						<from>l1.W2 l6.W6 l10.W5 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_11">
						<from>l1.E2 l6.E6 l10.E5 io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_12">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_13">
						<from>l1.S3 l6.S7 l10.S6 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_14">
						<from>l1.W3 l6.W7 l10.W6 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_15">
						<from>l1.E3 l6.E7 l10.E6 io_bottom_dspL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_16">
						<from>io_bottom_dspL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_17">
						<from>l1.S4 l6.S8 l10.S7 io_bottom_dspL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_18">
						<from>l1.W4 l6.W8 l10.W7 io_bottom_dspL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_19">
						<from>l1.E4 l6.E8 l10.E7 io_bottom_dspL.a2f_o[3]</from>
					</mux>
				</first_stage>
				<second_stage>
					<mux name="mux--0">
						<to>io_bottom_dspL.f2a_i[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_bottom_dspL.f2a_i[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_bottom_dspL.f2a_i[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_bottom_dspL.f2a_i[7]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_bottom_dspL.f2a_i[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_bottom_dspL.f2a_i[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_bottom_dspL.f2a_i[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_bottom_dspL.f2a_i[3]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_bottom_dspL.f2a_i[0]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_bottom_dspL.f2a_i[5]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_bottom_dspL.f2a_i[2]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_bottom_dspL.f2a_i[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>io_bottom_dspL.f2a_i[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_bottom_dspL.f2a_i[6]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_bottom_dspL.f2a_i[3]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_bottom_dspL.f2a_i[0]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_bottom_dspL.f2a_i[5]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_bottom_dspL.f2a_i[2]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>io_bottom_dspL.f2a_i[7]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_bottom_dspL.f2a_i[4]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_bottom_dspL.f2a_i[1]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_bottom_dspL.f2a_i[6]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_bottom_dspL.f2a_i[3]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_bottom_dspL.f2a_i[0]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>io_bottom_dspL.f2a_i[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>io_bottom_dspL.f2a_i[7]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>io_bottom_dspL.f2a_i[4]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>io_bottom_dspL.f2a_i[1]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>io_bottom_dspL.f2a_i[6]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>io_bottom_dspL.f2a_i[3]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>io_bottom_dspL.f2a_i[0]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--31">
						<to>io_bottom_dspL.f2a_i[5]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--32">
						<to>io_bottom_dspL.f2a_i[2]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--33">
						<to>io_bottom_dspL.f2a_i[7]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--34">
						<to>io_bottom_dspL.f2a_i[4]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--35">
						<to>io_bottom_dspL.f2a_i[1]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--36">
						<to>io_bottom_dspL.f2a_i[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--37">
						<to>io_bottom_dspL.f2a_i[0]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--38">
						<to>io_bottom_dspL.f2a_i[5]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--39">
						<to>io_bottom_dspL.f2a_i[2]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--40">
						<to>io_bottom_dspL.f2a_i[7]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--41">
						<to>io_bottom_dspL.f2a_i[4]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--42">
						<to>io_bottom_dspL.f2a_i[1]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--43">
						<to>io_bottom_dspL.f2a_i[6]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--44">
						<to>io_bottom_dspL.f2a_i[3]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--45">
						<to>io_bottom_dspL.f2a_i[0]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--46">
						<to>io_bottom_dspL.f2a_i[5]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--47">
						<to>io_bottom_dspL.f2a_i[2]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--48">
						<to>io_bottom_dspL.f2a_i[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--49">
						<to>io_bottom_dspL.f2a_i[1]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--50">
						<to>io_bottom_dspL.f2a_i[6]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--51">
						<to>io_bottom_dspL.f2a_i[3]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--52">
						<to>io_bottom_dspL.f2a_i[0]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--53">
						<to>io_bottom_dspL.f2a_i[5]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--54">
						<to>io_bottom_dspL.f2a_i[2]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--55">
						<to>io_bottom_dspL.f2a_i[7]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--56">
						<to>io_bottom_dspL.f2a_i[4]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--57">
						<to>io_bottom_dspL.f2a_i[1]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--58">
						<to>io_bottom_dspL.f2a_i[6]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--59">
						<to>io_bottom_dspL.f2a_i[3]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux_0">
						<to>l1.N0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-0</from>
					</mux>
					<mux name="mux_1">
						<to>l1.S0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-1</from>
					</mux>
					<mux name="mux_2">
						<to>l1.W0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-2</from>
					</mux>
					<mux name="mux_3">
						<to>l1.E0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-3</from>
					</mux>
					<mux name="mux_4">
						<to>l1.N1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-4</from>
					</mux>
					<mux name="mux_5">
						<to>l1.S1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-5</from>
					</mux>
					<mux name="mux_6">
						<to>l1.W1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-6</from>
					</mux>
					<mux name="mux_7">
						<to>l1.E1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-7</from>
					</mux>
					<mux name="mux_8">
						<to>l1.N2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-8</from>
					</mux>
					<mux name="mux_9">
						<to>l1.S2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-9</from>
					</mux>
					<mux name="mux_10">
						<to>l1.W2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-10</from>
					</mux>
					<mux name="mux_11">
						<to>l1.E2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-11</from>
					</mux>
					<mux name="mux_12">
						<to>l1.N3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-12</from>
					</mux>
					<mux name="mux_13">
						<to>l1.S3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-13</from>
					</mux>
					<mux name="mux_14">
						<to>l1.W3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-14</from>
					</mux>
					<mux name="mux_15">
						<to>l1.E3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-15</from>
					</mux>
					<mux name="mux_16">
						<to>l1.N4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-0</from>
					</mux>
					<mux name="mux_17">
						<to>l1.S4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-1</from>
					</mux>
					<mux name="mux_18">
						<to>l1.W4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-2</from>
					</mux>
					<mux name="mux_19">
						<to>l1.E4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-3</from>
					</mux>
					<mux name="mux_20">
						<to>l2.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-4</from>
					</mux>
					<mux name="mux_21">
						<to>l2.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-5</from>
					</mux>
					<mux name="mux_22">
						<to>l2.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-6</from>
					</mux>
					<mux name="mux_23">
						<to>l2.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-7</from>
					</mux>
					<mux name="mux_24">
						<to>l2.N2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-8</from>
					</mux>
					<mux name="mux_25">
						<to>l2.S2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-9</from>
					</mux>
					<mux name="mux_26">
						<to>l2.W2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-10</from>
					</mux>
					<mux name="mux_27">
						<to>l2.E2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-11</from>
					</mux>
					<mux name="mux_28">
						<to>l2.N4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-12</from>
					</mux>
					<mux name="mux_29">
						<to>l2.S4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-13</from>
					</mux>
					<mux name="mux_30">
						<to>l2.W4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-14</from>
					</mux>
					<mux name="mux_31">
						<to>l2.E4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-15</from>
					</mux>
					<mux name="mux_32">
						<to>l4.N0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-0</from>
					</mux>
					<mux name="mux_33">
						<to>l4.S0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-1</from>
					</mux>
					<mux name="mux_34">
						<to>l4.W0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-2</from>
					</mux>
					<mux name="mux_35">
						<to>l4.E0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-3</from>
					</mux>
					<mux name="mux_36">
						<to>l4.N4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-4</from>
					</mux>
					<mux name="mux_37">
						<to>l4.S4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-5</from>
					</mux>
					<mux name="mux_38">
						<to>l4.W4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-6</from>
					</mux>
					<mux name="mux_39">
						<to>l4.E4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-7</from>
					</mux>
					<mux name="mux_40">
						<to>l4.N8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-8</from>
					</mux>
					<mux name="mux_41">
						<to>l4.S8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-9</from>
					</mux>
					<mux name="mux_42">
						<to>l4.W8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-10</from>
					</mux>
					<mux name="mux_43">
						<to>l4.E8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-11</from>
					</mux>
					<mux name="mux_44">
						<to>l6.N0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-12</from>
					</mux>
					<mux name="mux_45">
						<to>l6.S0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-13</from>
					</mux>
					<mux name="mux_46">
						<to>l6.W0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-14</from>
					</mux>
					<mux name="mux_47">
						<to>l6.E0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-15</from>
					</mux>
					<mux name="mux_48">
						<to>l6.N6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-0</from>
					</mux>
					<mux name="mux_49">
						<to>l6.S6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-1</from>
					</mux>
					<mux name="mux_50">
						<to>l6.W6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-2</from>
					</mux>
					<mux name="mux_51">
						<to>l6.E6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-3</from>
					</mux>
					<mux name="mux_52">
						<to>l8.N0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-4</from>
					</mux>
					<mux name="mux_53">
						<to>l8.S0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-5</from>
					</mux>
					<mux name="mux_54">
						<to>l8.W0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-6</from>
					</mux>
					<mux name="mux_55">
						<to>l8.E0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-7</from>
					</mux>
					<mux name="mux_56">
						<to>l8.N8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-8</from>
					</mux>
					<mux name="mux_57">
						<to>l8.S8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-9</from>
					</mux>
					<mux name="mux_58">
						<to>l8.W8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-10</from>
					</mux>
					<mux name="mux_59">
						<to>l8.E8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-11</from>
					</mux>
					<mux name="mux_60">
						<to>l10.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-12</from>
					</mux>
					<mux name="mux_61">
						<to>l10.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-13</from>
					</mux>
					<mux name="mux_62">
						<to>l10.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-14</from>
					</mux>
					<mux name="mux_63">
						<to>l10.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-15</from>
					</mux>
					<mux name="mux--0">
						<to>io_bottom_dspL.lclk[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_bottom_dspL.lreset[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_bottom_dspL.lclk[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_bottom_dspL.lreset[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_bottom_dspL.lclk[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_bottom_dspL.lreset[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_bottom_dspL.lclk[9]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_bottom_dspL.lreset[9]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_bottom_dspL.lclk[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_bottom_dspL.lreset[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_bottom_dspL.lclk[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_bottom_dspL.lreset[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_bottom_dspL.lclk[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_bottom_dspL.lreset[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_bottom_dspL.lclk[11]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_bottom_dspL.lreset[11]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_bottom_dspL.lclk[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_bottom_dspL.lreset[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_bottom_dspL.lclk[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_bottom_dspL.lreset[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_bottom_dspL.lclk[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_bottom_dspL.lreset[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_bottom_dspL.lclk[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_bottom_dspL.lreset[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_bottom_dspL.lclk[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_bottom_dspL.lreset[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_bottom_dspL.lclk[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_bottom_dspL.lreset[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_bottom_dspL.lclk[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_bottom_dspL.lreset[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_bottom_dspL.lclk[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_bottom_dspL.lreset[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
				</second_stage>
			</multistage_muxs>
		</vib>
		<vib name="vib13" pbtype_name="io_bottom_ramL" vib_seg_group="6" arch_vib_switch="only_mux">
			<seg_group name="l1" track_nums="5"/>
			<seg_group name="l2" track_nums="6"/>
			<seg_group name="l4" track_nums="12"/>
			<seg_group name="l6" track_nums="12"/>
			<seg_group name="l8" track_nums="16"/>
			<seg_group name="l10" track_nums="10"/>
			<multistage_muxs>
				<first_stage switch_name="only_mux">
					<mux name="omux-0">
						<from>io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="omux-1">
						<from>io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="omux-2">
						<from>io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="omux-3">
						<from>io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="omux-4">
						<from>io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="omux-5">
						<from>io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="omux-6">
						<from>io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="omux-7">
						<from>io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="omux-8">
						<from>io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="omux-9">
						<from>io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="omux-10">
						<from>io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="omux-11">
						<from>io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="omux-12">
						<from>io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="omux-13">
						<from>io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="omux-14">
						<from>io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="omux-15">
						<from>io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3] io_bottom_ramL.a2f_o[0] io_bottom_ramL.a2f_o[1] io_bottom_ramL.a2f_o[2] io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-0">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-1">
						<from>l1.S0 l4.S4 l6.S7 l8.S10 l10.S9 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-2">
						<from>l1.W0 l4.W4 l6.W7 l8.W10 l10.W9 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-3">
						<from>l1.E0 l4.E4 l6.E7 l8.E10 l10.E9 io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-4">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-5">
						<from>l1.S1 l4.S5 l6.S8 l8.S11 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-6">
						<from>l1.W1 l4.W5 l6.W8 l8.W11 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-7">
						<from>l1.E1 l4.E5 l6.E8 l8.E11 io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-8">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-9">
						<from>l1.S2 l4.S6 l6.S9 l8.S12 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-10">
						<from>l1.W2 l4.W6 l6.W9 l8.W12 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-11">
						<from>l1.E2 l4.E6 l6.E9 l8.E12 io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-12">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-13">
						<from>l1.S3 l4.S7 l6.S10 l8.S13 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-14">
						<from>l1.W3 l4.W7 l6.W10 l8.W13 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-15">
						<from>l1.E3 l4.E7 l6.E10 l8.E13 io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-16">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-17">
						<from>l1.S4 l4.S8 l6.S11 l8.S14 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-18">
						<from>l1.W4 l4.W8 l6.W11 l8.W14 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-19">
						<from>l1.E4 l4.E8 l6.E11 l8.E14 io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-20">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-21">
						<from>l2.S0 l4.S9 l8.S0 l8.S15 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-22">
						<from>l2.W0 l4.W9 l8.W0 l8.W15 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-23">
						<from>l2.E0 l4.E9 l8.E0 l8.E15 io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-24">
						<from>omux-0</from>
					</mux>
					<mux name="mux-25">
						<from>l2.S1 l4.S10 l8.S1 l10.S0 omux-1</from>
					</mux>
					<mux name="mux-26">
						<from>l2.W1 l4.W10 l8.W1 l10.W0 omux-2</from>
					</mux>
					<mux name="mux-27">
						<from>l2.E1 l4.E10 l8.E1 l10.E0 omux-3</from>
					</mux>
					<mux name="mux-28">
						<from>omux-4</from>
					</mux>
					<mux name="mux-29">
						<from>l2.S2 l4.S11 l8.S2 l10.S1 omux-5</from>
					</mux>
					<mux name="mux-30">
						<from>l2.W2 l4.W11 l8.W2 l10.W1 omux-6</from>
					</mux>
					<mux name="mux-31">
						<from>l2.E2 l4.E11 l8.E2 l10.E1 omux-7</from>
					</mux>
					<mux name="mux-32">
						<from>omux-8</from>
					</mux>
					<mux name="mux-33">
						<from>l2.S3 l6.S0 l8.S3 l10.S2 omux-9</from>
					</mux>
					<mux name="mux-34">
						<from>l2.W3 l6.W0 l8.W3 l10.W2 omux-10</from>
					</mux>
					<mux name="mux-35">
						<from>l2.E3 l6.E0 l8.E3 l10.E2 omux-11</from>
					</mux>
					<mux name="mux-36">
						<from>omux-12</from>
					</mux>
					<mux name="mux-37">
						<from>l2.S4 l6.S1 l8.S4 l10.S3 omux-13</from>
					</mux>
					<mux name="mux-38">
						<from>l2.W4 l6.W1 l8.W4 l10.W3 omux-14</from>
					</mux>
					<mux name="mux-39">
						<from>l2.E4 l6.E1 l8.E4 l10.E3 omux-15</from>
					</mux>
					<mux name="mux-40">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-41">
						<from>l2.S5 l6.S2 l8.S5 l10.S4 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-42">
						<from>l2.W5 l6.W2 l8.W5 l10.W4 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-43">
						<from>l2.E5 l6.E2 l8.E5 l10.E4 io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-44">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-45">
						<from>l4.S0 l6.S3 l8.S6 l10.S5 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-46">
						<from>l4.W0 l6.W3 l8.W6 l10.W5 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-47">
						<from>l4.E0 l6.E3 l8.E6 l10.E5 io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-48">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-49">
						<from>l4.S1 l6.S4 l8.S7 l10.S6 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-50">
						<from>l4.W1 l6.W4 l8.W7 l10.W6 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-51">
						<from>l4.E1 l6.E4 l8.E7 l10.E6 io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-52">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-53">
						<from>l4.S2 l6.S5 l8.S8 l10.S7 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-54">
						<from>l4.W2 l6.W5 l8.W8 l10.W7 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-55">
						<from>l4.E2 l6.E5 l8.E8 l10.E7 io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-56">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-57">
						<from>l4.S3 l6.S6 l8.S9 l10.S8 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-58">
						<from>l4.W3 l6.W6 l8.W9 l10.W8 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-59">
						<from>l4.E3 l6.E6 l8.E9 l10.E8 io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_0">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_1">
						<from>l1.S0 l6.S4 l10.S3 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_2">
						<from>l1.W0 l6.W4 l10.W3 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_3">
						<from>l1.E0 l6.E4 l10.E3 io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_4">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_5">
						<from>l1.S1 l6.S5 l10.S4 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_6">
						<from>l1.W1 l6.W5 l10.W4 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_7">
						<from>l1.E1 l6.E5 l10.E4 io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_8">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_9">
						<from>l1.S2 l6.S6 l10.S5 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_10">
						<from>l1.W2 l6.W6 l10.W5 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_11">
						<from>l1.E2 l6.E6 l10.E5 io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_12">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_13">
						<from>l1.S3 l6.S7 l10.S6 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_14">
						<from>l1.W3 l6.W7 l10.W6 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_15">
						<from>l1.E3 l6.E7 l10.E6 io_bottom_ramL.a2f_o[3]</from>
					</mux>
					<mux name="mux-_16">
						<from>io_bottom_ramL.a2f_o[0]</from>
					</mux>
					<mux name="mux-_17">
						<from>l1.S4 l6.S8 l10.S7 io_bottom_ramL.a2f_o[1]</from>
					</mux>
					<mux name="mux-_18">
						<from>l1.W4 l6.W8 l10.W7 io_bottom_ramL.a2f_o[2]</from>
					</mux>
					<mux name="mux-_19">
						<from>l1.E4 l6.E8 l10.E7 io_bottom_ramL.a2f_o[3]</from>
					</mux>
				</first_stage>
				<second_stage>
					<mux name="mux--0">
						<to>io_bottom_ramL.f2a_i[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_bottom_ramL.f2a_i[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_bottom_ramL.f2a_i[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_bottom_ramL.f2a_i[7]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_bottom_ramL.f2a_i[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_bottom_ramL.f2a_i[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_bottom_ramL.f2a_i[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_bottom_ramL.f2a_i[3]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_bottom_ramL.f2a_i[0]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_bottom_ramL.f2a_i[5]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_bottom_ramL.f2a_i[2]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_bottom_ramL.f2a_i[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>io_bottom_ramL.f2a_i[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>io_bottom_ramL.f2a_i[6]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>io_bottom_ramL.f2a_i[3]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>io_bottom_ramL.f2a_i[0]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>io_bottom_ramL.f2a_i[5]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>io_bottom_ramL.f2a_i[2]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>io_bottom_ramL.f2a_i[7]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>io_bottom_ramL.f2a_i[4]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>io_bottom_ramL.f2a_i[1]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>io_bottom_ramL.f2a_i[6]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>io_bottom_ramL.f2a_i[3]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>io_bottom_ramL.f2a_i[0]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>io_bottom_ramL.f2a_i[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>io_bottom_ramL.f2a_i[7]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>io_bottom_ramL.f2a_i[4]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>io_bottom_ramL.f2a_i[1]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>io_bottom_ramL.f2a_i[6]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>io_bottom_ramL.f2a_i[3]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>io_bottom_ramL.f2a_i[0]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--31">
						<to>io_bottom_ramL.f2a_i[5]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--32">
						<to>io_bottom_ramL.f2a_i[2]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--33">
						<to>io_bottom_ramL.f2a_i[7]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--34">
						<to>io_bottom_ramL.f2a_i[4]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--35">
						<to>io_bottom_ramL.f2a_i[1]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--36">
						<to>io_bottom_ramL.f2a_i[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--37">
						<to>io_bottom_ramL.f2a_i[0]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--38">
						<to>io_bottom_ramL.f2a_i[5]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--39">
						<to>io_bottom_ramL.f2a_i[2]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--40">
						<to>io_bottom_ramL.f2a_i[7]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--41">
						<to>io_bottom_ramL.f2a_i[4]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--42">
						<to>io_bottom_ramL.f2a_i[1]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--43">
						<to>io_bottom_ramL.f2a_i[6]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--44">
						<to>io_bottom_ramL.f2a_i[3]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--45">
						<to>io_bottom_ramL.f2a_i[0]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--46">
						<to>io_bottom_ramL.f2a_i[5]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--47">
						<to>io_bottom_ramL.f2a_i[2]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--48">
						<to>io_bottom_ramL.f2a_i[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--49">
						<to>io_bottom_ramL.f2a_i[1]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--50">
						<to>io_bottom_ramL.f2a_i[6]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--51">
						<to>io_bottom_ramL.f2a_i[3]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--52">
						<to>io_bottom_ramL.f2a_i[0]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--53">
						<to>io_bottom_ramL.f2a_i[5]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--54">
						<to>io_bottom_ramL.f2a_i[2]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--55">
						<to>io_bottom_ramL.f2a_i[7]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--56">
						<to>io_bottom_ramL.f2a_i[4]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--57">
						<to>io_bottom_ramL.f2a_i[1]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--58">
						<to>io_bottom_ramL.f2a_i[6]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--59">
						<to>io_bottom_ramL.f2a_i[3]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux_0">
						<to>l1.N0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-0</from>
					</mux>
					<mux name="mux_1">
						<to>l1.S0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-1</from>
					</mux>
					<mux name="mux_2">
						<to>l1.W0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-2</from>
					</mux>
					<mux name="mux_3">
						<to>l1.E0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-3</from>
					</mux>
					<mux name="mux_4">
						<to>l1.N1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-4</from>
					</mux>
					<mux name="mux_5">
						<to>l1.S1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-5</from>
					</mux>
					<mux name="mux_6">
						<to>l1.W1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-6</from>
					</mux>
					<mux name="mux_7">
						<to>l1.E1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-7</from>
					</mux>
					<mux name="mux_8">
						<to>l1.N2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-8</from>
					</mux>
					<mux name="mux_9">
						<to>l1.S2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-9</from>
					</mux>
					<mux name="mux_10">
						<to>l1.W2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-10</from>
					</mux>
					<mux name="mux_11">
						<to>l1.E2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-11</from>
					</mux>
					<mux name="mux_12">
						<to>l1.N3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-12</from>
					</mux>
					<mux name="mux_13">
						<to>l1.S3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-13</from>
					</mux>
					<mux name="mux_14">
						<to>l1.W3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-14</from>
					</mux>
					<mux name="mux_15">
						<to>l1.E3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-15</from>
					</mux>
					<mux name="mux_16">
						<to>l1.N4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-0</from>
					</mux>
					<mux name="mux_17">
						<to>l1.S4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-1</from>
					</mux>
					<mux name="mux_18">
						<to>l1.W4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-2</from>
					</mux>
					<mux name="mux_19">
						<to>l1.E4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-3</from>
					</mux>
					<mux name="mux_20">
						<to>l2.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-4</from>
					</mux>
					<mux name="mux_21">
						<to>l2.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-5</from>
					</mux>
					<mux name="mux_22">
						<to>l2.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-6</from>
					</mux>
					<mux name="mux_23">
						<to>l2.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-7</from>
					</mux>
					<mux name="mux_24">
						<to>l2.N2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-8</from>
					</mux>
					<mux name="mux_25">
						<to>l2.S2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-9</from>
					</mux>
					<mux name="mux_26">
						<to>l2.W2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-10</from>
					</mux>
					<mux name="mux_27">
						<to>l2.E2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-11</from>
					</mux>
					<mux name="mux_28">
						<to>l2.N4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-12</from>
					</mux>
					<mux name="mux_29">
						<to>l2.S4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-13</from>
					</mux>
					<mux name="mux_30">
						<to>l2.W4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-14</from>
					</mux>
					<mux name="mux_31">
						<to>l2.E4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-15</from>
					</mux>
					<mux name="mux_32">
						<to>l4.N0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-0</from>
					</mux>
					<mux name="mux_33">
						<to>l4.S0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-1</from>
					</mux>
					<mux name="mux_34">
						<to>l4.W0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-2</from>
					</mux>
					<mux name="mux_35">
						<to>l4.E0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-3</from>
					</mux>
					<mux name="mux_36">
						<to>l4.N4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-4</from>
					</mux>
					<mux name="mux_37">
						<to>l4.S4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-5</from>
					</mux>
					<mux name="mux_38">
						<to>l4.W4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-6</from>
					</mux>
					<mux name="mux_39">
						<to>l4.E4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-7</from>
					</mux>
					<mux name="mux_40">
						<to>l4.N8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-8</from>
					</mux>
					<mux name="mux_41">
						<to>l4.S8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-9</from>
					</mux>
					<mux name="mux_42">
						<to>l4.W8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-10</from>
					</mux>
					<mux name="mux_43">
						<to>l4.E8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-11</from>
					</mux>
					<mux name="mux_44">
						<to>l6.N0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-12</from>
					</mux>
					<mux name="mux_45">
						<to>l6.S0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-13</from>
					</mux>
					<mux name="mux_46">
						<to>l6.W0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-14</from>
					</mux>
					<mux name="mux_47">
						<to>l6.E0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-15</from>
					</mux>
					<mux name="mux_48">
						<to>l6.N6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-0</from>
					</mux>
					<mux name="mux_49">
						<to>l6.S6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-1</from>
					</mux>
					<mux name="mux_50">
						<to>l6.W6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-2</from>
					</mux>
					<mux name="mux_51">
						<to>l6.E6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-3</from>
					</mux>
					<mux name="mux_52">
						<to>l8.N0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-4</from>
					</mux>
					<mux name="mux_53">
						<to>l8.S0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-5</from>
					</mux>
					<mux name="mux_54">
						<to>l8.W0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-6</from>
					</mux>
					<mux name="mux_55">
						<to>l8.E0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-7</from>
					</mux>
					<mux name="mux_56">
						<to>l8.N8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-8</from>
					</mux>
					<mux name="mux_57">
						<to>l8.S8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-9</from>
					</mux>
					<mux name="mux_58">
						<to>l8.W8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-10</from>
					</mux>
					<mux name="mux_59">
						<to>l8.E8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-11</from>
					</mux>
					<mux name="mux_60">
						<to>l10.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-12</from>
					</mux>
					<mux name="mux_61">
						<to>l10.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-13</from>
					</mux>
					<mux name="mux_62">
						<to>l10.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-14</from>
					</mux>
					<mux name="mux_63">
						<to>l10.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-15</from>
					</mux>
					<mux name="mux--0">
						<to>io_bottom_ramL.lclk[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_bottom_ramL.lreset[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_bottom_ramL.lclk[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--0">
						<to>io_bottom_ramL.lreset[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_bottom_ramL.lclk[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_bottom_ramL.lreset[1]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_bottom_ramL.lclk[9]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>io_bottom_ramL.lreset[9]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_bottom_ramL.lclk[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_bottom_ramL.lreset[2]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_bottom_ramL.lclk[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>io_bottom_ramL.lreset[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_bottom_ramL.lclk[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_bottom_ramL.lreset[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_bottom_ramL.lclk[11]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>io_bottom_ramL.lreset[11]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_bottom_ramL.lclk[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>io_bottom_ramL.lreset[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_bottom_ramL.lclk[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>io_bottom_ramL.lreset[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>io_bottom_ramL.lclk[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--6">
						<to>io_bottom_ramL.lreset[6]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_bottom_ramL.lclk[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>io_bottom_ramL.lreset[7]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_bottom_ramL.lclk[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>io_bottom_ramL.lreset[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_bottom_ramL.lclk[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>io_bottom_ramL.lreset[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_bottom_ramL.lclk[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>io_bottom_ramL.lreset[10]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_bottom_ramL.lclk[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>io_bottom_ramL.lreset[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
				</second_stage>
			</multistage_muxs>
		</vib>
		<vib name="vib5" pbtype_name="EMPTY" vib_seg_group="6" arch_vib_switch="only_mux">
			<seg_group name="l1" track_nums="5"/>
			<seg_group name="l2" track_nums="6"/>
			<seg_group name="l4" track_nums="12"/>
			<seg_group name="l6" track_nums="12"/>
			<seg_group name="l8" track_nums="16"/>
			<seg_group name="l10" track_nums="10"/>
			<multistage_muxs>
				<first_stage switch_name="only_mux">
					<mux name="mux-0">
						<from>l1.N0 l4.N4 l6.N7 l8.N10 l10.N9</from>
					</mux>
					<mux name="mux-1">
						<from>l1.S0 l4.S4 l6.S7 l8.S10 l10.S9</from>
					</mux>
					<mux name="mux-2">
						<from>l1.W0 l4.W4 l6.W7 l8.W10 l10.W9</from>
					</mux>
					<mux name="mux-3">
						<from>l1.E0 l4.E4 l6.E7 l8.E10 l10.E9</from>
					</mux>
					<mux name="mux-4">
						<from>l1.N1 l4.N5 l6.N8 l8.N11</from>
					</mux>
					<mux name="mux-5">
						<from>l1.S1 l4.S5 l6.S8 l8.S11</from>
					</mux>
					<mux name="mux-6">
						<from>l1.W1 l4.W5 l6.W8 l8.W11</from>
					</mux>
					<mux name="mux-7">
						<from>l1.E1 l4.E5 l6.E8 l8.E11</from>
					</mux>
					<mux name="mux-8">
						<from>l1.N2 l4.N6 l6.N9 l8.N12</from>
					</mux>
					<mux name="mux-9">
						<from>l1.S2 l4.S6 l6.S9 l8.S12</from>
					</mux>
					<mux name="mux-10">
						<from>l1.W2 l4.W6 l6.W9 l8.W12</from>
					</mux>
					<mux name="mux-11">
						<from>l1.E2 l4.E6 l6.E9 l8.E12</from>
					</mux>
					<mux name="mux-12">
						<from>l1.N3 l4.N7 l6.N10 l8.N13</from>
					</mux>
					<mux name="mux-13">
						<from>l1.S3 l4.S7 l6.S10 l8.S13</from>
					</mux>
					<mux name="mux-14">
						<from>l1.W3 l4.W7 l6.W10 l8.W13</from>
					</mux>
					<mux name="mux-15">
						<from>l1.E3 l4.E7 l6.E10 l8.E13</from>
					</mux>
					<mux name="mux-16">
						<from>l1.N4 l4.N8 l6.N11 l8.N14</from>
					</mux>
					<mux name="mux-17">
						<from>l1.S4 l4.S8 l6.S11 l8.S14</from>
					</mux>
					<mux name="mux-18">
						<from>l1.W4 l4.W8 l6.W11 l8.W14</from>
					</mux>
					<mux name="mux-19">
						<from>l1.E4 l4.E8 l6.E11 l8.E14</from>
					</mux>
					<mux name="mux-20">
						<from>l2.N0 l4.N9 l8.N0 l8.N15</from>
					</mux>
					<mux name="mux-21">
						<from>l2.S0 l4.S9 l8.S0 l8.S15</from>
					</mux>
					<mux name="mux-22">
						<from>l2.W0 l4.W9 l8.W0 l8.W15</from>
					</mux>
					<mux name="mux-23">
						<from>l2.E0 l4.E9 l8.E0 l8.E15</from>
					</mux>
					<mux name="mux-24">
						<from>l2.N1 l4.N10 l8.N1 l10.N0</from>
					</mux>
					<mux name="mux-25">
						<from>l2.S1 l4.S10 l8.S1 l10.S0</from>
					</mux>
					<mux name="mux-26">
						<from>l2.W1 l4.W10 l8.W1 l10.W0</from>
					</mux>
					<mux name="mux-27">
						<from>l2.E1 l4.E10 l8.E1 l10.E0</from>
					</mux>
					<mux name="mux-28">
						<from>l2.N2 l4.N11 l8.N2 l10.N1</from>
					</mux>
					<mux name="mux-29">
						<from>l2.S2 l4.S11 l8.S2 l10.S1</from>
					</mux>
					<mux name="mux-30">
						<from>l2.W2 l4.W11 l8.W2 l10.W1</from>
					</mux>
					<mux name="mux-31">
						<from>l2.E2 l4.E11 l8.E2 l10.E1</from>
					</mux>
					<mux name="mux-32">
						<from>l2.N3 l6.N0 l8.N3 l10.N2</from>
					</mux>
					<mux name="mux-33">
						<from>l2.S3 l6.S0 l8.S3 l10.S2</from>
					</mux>
					<mux name="mux-34">
						<from>l2.W3 l6.W0 l8.W3 l10.W2</from>
					</mux>
					<mux name="mux-35">
						<from>l2.E3 l6.E0 l8.E3 l10.E2</from>
					</mux>
					<mux name="mux-36">
						<from>l2.N4 l6.N1 l8.N4 l10.N3</from>
					</mux>
					<mux name="mux-37">
						<from>l2.S4 l6.S1 l8.S4 l10.S3</from>
					</mux>
					<mux name="mux-38">
						<from>l2.W4 l6.W1 l8.W4 l10.W3</from>
					</mux>
					<mux name="mux-39">
						<from>l2.E4 l6.E1 l8.E4 l10.E3</from>
					</mux>
					<mux name="mux-40">
						<from>l2.N5 l6.N2 l8.N5 l10.N4</from>
					</mux>
					<mux name="mux-41">
						<from>l2.S5 l6.S2 l8.S5 l10.S4</from>
					</mux>
					<mux name="mux-42">
						<from>l2.W5 l6.W2 l8.W5 l10.W4</from>
					</mux>
					<mux name="mux-43">
						<from>l2.E5 l6.E2 l8.E5 l10.E4</from>
					</mux>
					<mux name="mux-44">
						<from>l4.N0 l6.N3 l8.N6 l10.N5</from>
					</mux>
					<mux name="mux-45">
						<from>l4.S0 l6.S3 l8.S6 l10.S5</from>
					</mux>
					<mux name="mux-46">
						<from>l4.W0 l6.W3 l8.W6 l10.W5</from>
					</mux>
					<mux name="mux-47">
						<from>l4.E0 l6.E3 l8.E6 l10.E5</from>
					</mux>
					<mux name="mux-48">
						<from>l4.N1 l6.N4 l8.N7 l10.N6</from>
					</mux>
					<mux name="mux-49">
						<from>l4.S1 l6.S4 l8.S7 l10.S6</from>
					</mux>
					<mux name="mux-50">
						<from>l4.W1 l6.W4 l8.W7 l10.W6</from>
					</mux>
					<mux name="mux-51">
						<from>l4.E1 l6.E4 l8.E7 l10.E6</from>
					</mux>
					<mux name="mux-52">
						<from>l4.N2 l6.N5 l8.N8 l10.N7</from>
					</mux>
					<mux name="mux-53">
						<from>l4.S2 l6.S5 l8.S8 l10.S7</from>
					</mux>
					<mux name="mux-54">
						<from>l4.W2 l6.W5 l8.W8 l10.W7</from>
					</mux>
					<mux name="mux-55">
						<from>l4.E2 l6.E5 l8.E8 l10.E7</from>
					</mux>
					<mux name="mux-56">
						<from>l4.N3 l6.N6 l8.N9 l10.N8</from>
					</mux>
					<mux name="mux-57">
						<from>l4.S3 l6.S6 l8.S9 l10.S8</from>
					</mux>
					<mux name="mux-58">
						<from>l4.W3 l6.W6 l8.W9 l10.W8</from>
					</mux>
					<mux name="mux-59">
						<from>l4.E3 l6.E6 l8.E9 l10.E8</from>
					</mux>
					<mux name="mux-_0">
						<from>l1.N0 l6.N4 l10.N3</from>
					</mux>
					<mux name="mux-_1">
						<from>l1.S0 l6.S4 l10.S3</from>
					</mux>
					<mux name="mux-_2">
						<from>l1.W0 l6.W4 l10.W3</from>
					</mux>
					<mux name="mux-_3">
						<from>l1.E0 l6.E4 l10.E3</from>
					</mux>
					<mux name="mux-_4">
						<from>l1.N1 l6.N5 l10.N4</from>
					</mux>
					<mux name="mux-_5">
						<from>l1.S1 l6.S5 l10.S4</from>
					</mux>
					<mux name="mux-_6">
						<from>l1.W1 l6.W5 l10.W4</from>
					</mux>
					<mux name="mux-_7">
						<from>l1.E1 l6.E5 l10.E4</from>
					</mux>
					<mux name="mux-_8">
						<from>l1.N2 l6.N6 l10.N5</from>
					</mux>
					<mux name="mux-_9">
						<from>l1.S2 l6.S6 l10.S5</from>
					</mux>
					<mux name="mux-_10">
						<from>l1.W2 l6.W6 l10.W5</from>
					</mux>
					<mux name="mux-_11">
						<from>l1.E2 l6.E6 l10.E5</from>
					</mux>
					<mux name="mux-_12">
						<from>l1.N3 l6.N7 l10.N6</from>
					</mux>
					<mux name="mux-_13">
						<from>l1.S3 l6.S7 l10.S6</from>
					</mux>
					<mux name="mux-_14">
						<from>l1.W3 l6.W7 l10.W6</from>
					</mux>
					<mux name="mux-_15">
						<from>l1.E3 l6.E7 l10.E6</from>
					</mux>
					<mux name="mux-_16">
						<from>l1.N4 l6.N8 l10.N7</from>
					</mux>
					<mux name="mux-_17">
						<from>l1.S4 l6.S8 l10.S7</from>
					</mux>
					<mux name="mux-_18">
						<from>l1.W4 l6.W8 l10.W7</from>
					</mux>
					<mux name="mux-_19">
						<from>l1.E4 l6.E8 l10.E7</from>
					</mux>
				</first_stage>
				<second_stage>
					<mux name="mux_0">
						<to>l1.N0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7</from>
					</mux>
					<mux name="mux_1">
						<to>l1.S0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7</from>
					</mux>
					<mux name="mux_2">
						<to>l1.W0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7</from>
					</mux>
					<mux name="mux_3">
						<to>l1.E0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7</from>
					</mux>
					<mux name="mux_4">
						<to>l1.N1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15</from>
					</mux>
					<mux name="mux_5">
						<to>l1.S1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15</from>
					</mux>
					<mux name="mux_6">
						<to>l1.W1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15</from>
					</mux>
					<mux name="mux_7">
						<to>l1.E1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15</from>
					</mux>
					<mux name="mux_8">
						<to>l1.N2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23</from>
					</mux>
					<mux name="mux_9">
						<to>l1.S2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23</from>
					</mux>
					<mux name="mux_10">
						<to>l1.W2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23</from>
					</mux>
					<mux name="mux_11">
						<to>l1.E2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23</from>
					</mux>
					<mux name="mux_12">
						<to>l1.N3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31</from>
					</mux>
					<mux name="mux_13">
						<to>l1.S3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31</from>
					</mux>
					<mux name="mux_14">
						<to>l1.W3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31</from>
					</mux>
					<mux name="mux_15">
						<to>l1.E3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31</from>
					</mux>
					<mux name="mux_16">
						<to>l1.N4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39</from>
					</mux>
					<mux name="mux_17">
						<to>l1.S4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39</from>
					</mux>
					<mux name="mux_18">
						<to>l1.W4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39</from>
					</mux>
					<mux name="mux_19">
						<to>l1.E4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39</from>
					</mux>
					<mux name="mux_20">
						<to>l2.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47</from>
					</mux>
					<mux name="mux_21">
						<to>l2.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47</from>
					</mux>
					<mux name="mux_22">
						<to>l2.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47</from>
					</mux>
					<mux name="mux_23">
						<to>l2.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47</from>
					</mux>
					<mux name="mux_24">
						<to>l2.N2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55</from>
					</mux>
					<mux name="mux_25">
						<to>l2.S2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55</from>
					</mux>
					<mux name="mux_26">
						<to>l2.W2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55</from>
					</mux>
					<mux name="mux_27">
						<to>l2.E2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55</from>
					</mux>
					<mux name="mux_28">
						<to>l2.N4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3</from>
					</mux>
					<mux name="mux_29">
						<to>l2.S4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3</from>
					</mux>
					<mux name="mux_30">
						<to>l2.W4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3</from>
					</mux>
					<mux name="mux_31">
						<to>l2.E4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3</from>
					</mux>
					<mux name="mux_32">
						<to>l4.N0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11</from>
					</mux>
					<mux name="mux_33">
						<to>l4.S0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11</from>
					</mux>
					<mux name="mux_34">
						<to>l4.W0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11</from>
					</mux>
					<mux name="mux_35">
						<to>l4.E0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11</from>
					</mux>
					<mux name="mux_36">
						<to>l4.N4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19</from>
					</mux>
					<mux name="mux_37">
						<to>l4.S4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19</from>
					</mux>
					<mux name="mux_38">
						<to>l4.W4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19</from>
					</mux>
					<mux name="mux_39">
						<to>l4.E4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19</from>
					</mux>
					<mux name="mux_40">
						<to>l4.N8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7</from>
					</mux>
					<mux name="mux_41">
						<to>l4.S8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7</from>
					</mux>
					<mux name="mux_42">
						<to>l4.W8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7</from>
					</mux>
					<mux name="mux_43">
						<to>l4.E8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7</from>
					</mux>
					<mux name="mux_44">
						<to>l6.N0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15</from>
					</mux>
					<mux name="mux_45">
						<to>l6.S0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15</from>
					</mux>
					<mux name="mux_46">
						<to>l6.W0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15</from>
					</mux>
					<mux name="mux_47">
						<to>l6.E0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15</from>
					</mux>
					<mux name="mux_48">
						<to>l6.N6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23</from>
					</mux>
					<mux name="mux_49">
						<to>l6.S6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23</from>
					</mux>
					<mux name="mux_50">
						<to>l6.W6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23</from>
					</mux>
					<mux name="mux_51">
						<to>l6.E6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23</from>
					</mux>
					<mux name="mux_52">
						<to>l8.N0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31</from>
					</mux>
					<mux name="mux_53">
						<to>l8.S0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31</from>
					</mux>
					<mux name="mux_54">
						<to>l8.W0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31</from>
					</mux>
					<mux name="mux_55">
						<to>l8.E0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31</from>
					</mux>
					<mux name="mux_56">
						<to>l8.N8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39</from>
					</mux>
					<mux name="mux_57">
						<to>l8.S8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39</from>
					</mux>
					<mux name="mux_58">
						<to>l8.W8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39</from>
					</mux>
					<mux name="mux_59">
						<to>l8.E8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39</from>
					</mux>
					<mux name="mux_60">
						<to>l10.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47</from>
					</mux>
					<mux name="mux_61">
						<to>l10.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47</from>
					</mux>
					<mux name="mux_62">
						<to>l10.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47</from>
					</mux>
					<mux name="mux_63">
						<to>l10.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47</from>
					</mux>
				</second_stage>
			</multistage_muxs>
		</vib>
		<vib name="vib6" pbtype_name="dsp" vib_seg_group="6" arch_vib_switch="only_mux">
			<seg_group name="l1" track_nums="5"/>
			<seg_group name="l2" track_nums="6"/>
			<seg_group name="l4" track_nums="12"/>
			<seg_group name="l6" track_nums="12"/>
			<seg_group name="l8" track_nums="16"/>
			<seg_group name="l10" track_nums="10"/>
			<multistage_muxs>
				<first_stage switch_name="only_mux">
					<mux name="omux-0">
						<from>dsp.q_o[0] dsp.q_o[1] dsp.q_o[2] dsp.q_o[3] dsp.q_o[4] dsp.q_o[5]</from>
					</mux>
					<mux name="omux-1">
						<from>dsp.q_o[6] dsp.q_o[7] dsp.q_o[8] dsp.q_o[9] dsp.q_o[10] dsp.q_o[11]</from>
					</mux>
					<mux name="omux-2">
						<from>dsp.q_o[12] dsp.q_o[13] dsp.q_o[14] dsp.q_o[15] dsp.q_o[16] dsp.q_o[17]</from>
					</mux>
					<mux name="omux-3">
						<from>dsp.q_o[18] dsp.q_o[19] dsp.q_o[20] dsp.q_o[21] dsp.q_o[22] dsp.q_o[23]</from>
					</mux>
					<mux name="omux-4">
						<from>dsp.q_o[0] dsp.q_o[1] dsp.q_o[2] dsp.q_o[3] dsp.q_o[4] dsp.q_o[5]</from>
					</mux>
					<mux name="omux-5">
						<from>dsp.q_o[6] dsp.q_o[7] dsp.q_o[8] dsp.q_o[9] dsp.q_o[10] dsp.q_o[11]</from>
					</mux>
					<mux name="omux-6">
						<from>dsp.q_o[12] dsp.q_o[13] dsp.q_o[14] dsp.q_o[15] dsp.q_o[16] dsp.q_o[17]</from>
					</mux>
					<mux name="omux-7">
						<from>dsp.q_o[18] dsp.q_o[19] dsp.q_o[20] dsp.q_o[21] dsp.q_o[22] dsp.q_o[23]</from>
					</mux>
					<mux name="omux-8">
						<from>dsp.q_o[0] dsp.q_o[1] dsp.q_o[2] dsp.q_o[3] dsp.q_o[4] dsp.q_o[5]</from>
					</mux>
					<mux name="omux-9">
						<from>dsp.q_o[6] dsp.q_o[7] dsp.q_o[8] dsp.q_o[9] dsp.q_o[10] dsp.q_o[11]</from>
					</mux>
					<mux name="omux-10">
						<from>dsp.q_o[12] dsp.q_o[13] dsp.q_o[14] dsp.q_o[15] dsp.q_o[16] dsp.q_o[17]</from>
					</mux>
					<mux name="omux-11">
						<from>dsp.q_o[18] dsp.q_o[19] dsp.q_o[20] dsp.q_o[21] dsp.q_o[22] dsp.q_o[23]</from>
					</mux>
					<mux name="omux-12">
						<from>dsp.q_o[0] dsp.q_o[1] dsp.q_o[2] dsp.q_o[3] dsp.q_o[4] dsp.q_o[5]</from>
					</mux>
					<mux name="omux-13">
						<from>dsp.q_o[6] dsp.q_o[7] dsp.q_o[8] dsp.q_o[9] dsp.q_o[10] dsp.q_o[11]</from>
					</mux>
					<mux name="omux-14">
						<from>dsp.q_o[12] dsp.q_o[13] dsp.q_o[14] dsp.q_o[15] dsp.q_o[16] dsp.q_o[17]</from>
					</mux>
					<mux name="omux-15">
						<from>dsp.q_o[18] dsp.q_o[19] dsp.q_o[20] dsp.q_o[21] dsp.q_o[22] dsp.q_o[23]</from>
					</mux>
					<mux name="mux-0">
						<from>l1.N0 l4.N4 l6.N7 l8.N10 l10.N9 dsp.q_o[0]</from>
					</mux>
					<mux name="mux-1">
						<from>l1.S0 l4.S4 l6.S7 l8.S10 l10.S9 dsp.q_o[1]</from>
					</mux>
					<mux name="mux-2">
						<from>l1.W0 l4.W4 l6.W7 l8.W10 l10.W9 dsp.q_o[2]</from>
					</mux>
					<mux name="mux-3">
						<from>l1.E0 l4.E4 l6.E7 l8.E10 l10.E9 dsp.q_o[3]</from>
					</mux>
					<mux name="mux-4">
						<from>l1.N1 l4.N5 l6.N8 l8.N11 dsp.q_o[4]</from>
					</mux>
					<mux name="mux-5">
						<from>l1.S1 l4.S5 l6.S8 l8.S11 dsp.q_o[5]</from>
					</mux>
					<mux name="mux-6">
						<from>l1.W1 l4.W5 l6.W8 l8.W11 dsp.q_o[6]</from>
					</mux>
					<mux name="mux-7">
						<from>l1.E1 l4.E5 l6.E8 l8.E11 dsp.q_o[7]</from>
					</mux>
					<mux name="mux-8">
						<from>l1.N2 l4.N6 l6.N9 l8.N12 dsp.q_o[8]</from>
					</mux>
					<mux name="mux-9">
						<from>l1.S2 l4.S6 l6.S9 l8.S12 dsp.q_o[9]</from>
					</mux>
					<mux name="mux-10">
						<from>l1.W2 l4.W6 l6.W9 l8.W12 dsp.q_o[10]</from>
					</mux>
					<mux name="mux-11">
						<from>l1.E2 l4.E6 l6.E9 l8.E12 dsp.q_o[11]</from>
					</mux>
					<mux name="mux-12">
						<from>l1.N3 l4.N7 l6.N10 l8.N13 dsp.q_o[12]</from>
					</mux>
					<mux name="mux-13">
						<from>l1.S3 l4.S7 l6.S10 l8.S13 dsp.q_o[13]</from>
					</mux>
					<mux name="mux-14">
						<from>l1.W3 l4.W7 l6.W10 l8.W13 dsp.q_o[14]</from>
					</mux>
					<mux name="mux-15">
						<from>l1.E3 l4.E7 l6.E10 l8.E13 dsp.q_o[15]</from>
					</mux>
					<mux name="mux-16">
						<from>l1.N4 l4.N8 l6.N11 l8.N14 dsp.q_o[16]</from>
					</mux>
					<mux name="mux-17">
						<from>l1.S4 l4.S8 l6.S11 l8.S14 dsp.q_o[17]</from>
					</mux>
					<mux name="mux-18">
						<from>l1.W4 l4.W8 l6.W11 l8.W14 dsp.q_o[18]</from>
					</mux>
					<mux name="mux-19">
						<from>l1.E4 l4.E8 l6.E11 l8.E14 dsp.q_o[19]</from>
					</mux>
					<mux name="mux-20">
						<from>l2.N0 l4.N9 l8.N0 l8.N15 dsp.q_o[20]</from>
					</mux>
					<mux name="mux-21">
						<from>l2.S0 l4.S9 l8.S0 l8.S15 dsp.q_o[21]</from>
					</mux>
					<mux name="mux-22">
						<from>l2.W0 l4.W9 l8.W0 l8.W15 dsp.q_o[22]</from>
					</mux>
					<mux name="mux-23">
						<from>l2.E0 l4.E9 l8.E0 l8.E15 dsp.q_o[23]</from>
					</mux>
					<mux name="mux-24">
						<from>l2.N1 l4.N10 l8.N1 l10.N0 omux-0</from>
					</mux>
					<mux name="mux-25">
						<from>l2.S1 l4.S10 l8.S1 l10.S0 omux-1</from>
					</mux>
					<mux name="mux-26">
						<from>l2.W1 l4.W10 l8.W1 l10.W0 omux-2</from>
					</mux>
					<mux name="mux-27">
						<from>l2.E1 l4.E10 l8.E1 l10.E0 omux-3</from>
					</mux>
					<mux name="mux-28">
						<from>l2.N2 l4.N11 l8.N2 l10.N1 omux-4</from>
					</mux>
					<mux name="mux-29">
						<from>l2.S2 l4.S11 l8.S2 l10.S1 omux-5</from>
					</mux>
					<mux name="mux-30">
						<from>l2.W2 l4.W11 l8.W2 l10.W1 omux-6</from>
					</mux>
					<mux name="mux-31">
						<from>l2.E2 l4.E11 l8.E2 l10.E1 omux-7</from>
					</mux>
					<mux name="mux-32">
						<from>l2.N3 l6.N0 l8.N3 l10.N2 omux-8</from>
					</mux>
					<mux name="mux-33">
						<from>l2.S3 l6.S0 l8.S3 l10.S2 omux-9</from>
					</mux>
					<mux name="mux-34">
						<from>l2.W3 l6.W0 l8.W3 l10.W2 omux-10</from>
					</mux>
					<mux name="mux-35">
						<from>l2.E3 l6.E0 l8.E3 l10.E2 omux-11</from>
					</mux>
					<mux name="mux-36">
						<from>l2.N4 l6.N1 l8.N4 l10.N3 omux-12</from>
					</mux>
					<mux name="mux-37">
						<from>l2.S4 l6.S1 l8.S4 l10.S3 omux-13</from>
					</mux>
					<mux name="mux-38">
						<from>l2.W4 l6.W1 l8.W4 l10.W3 omux-14</from>
					</mux>
					<mux name="mux-39">
						<from>l2.E4 l6.E1 l8.E4 l10.E3 omux-15</from>
					</mux>
					<mux name="mux-40">
						<from>l2.N5 l6.N2 l8.N5 l10.N4 dsp.q_o[0]</from>
					</mux>
					<mux name="mux-41">
						<from>l2.S5 l6.S2 l8.S5 l10.S4 dsp.q_o[1]</from>
					</mux>
					<mux name="mux-42">
						<from>l2.W5 l6.W2 l8.W5 l10.W4 dsp.q_o[2]</from>
					</mux>
					<mux name="mux-43">
						<from>l2.E5 l6.E2 l8.E5 l10.E4 dsp.q_o[3]</from>
					</mux>
					<mux name="mux-44">
						<from>l4.N0 l6.N3 l8.N6 l10.N5 dsp.q_o[4]</from>
					</mux>
					<mux name="mux-45">
						<from>l4.S0 l6.S3 l8.S6 l10.S5 dsp.q_o[5]</from>
					</mux>
					<mux name="mux-46">
						<from>l4.W0 l6.W3 l8.W6 l10.W5 dsp.q_o[6]</from>
					</mux>
					<mux name="mux-47">
						<from>l4.E0 l6.E3 l8.E6 l10.E5 dsp.q_o[7]</from>
					</mux>
					<mux name="mux-48">
						<from>l4.N1 l6.N4 l8.N7 l10.N6 dsp.q_o[8]</from>
					</mux>
					<mux name="mux-49">
						<from>l4.S1 l6.S4 l8.S7 l10.S6 dsp.q_o[9]</from>
					</mux>
					<mux name="mux-50">
						<from>l4.W1 l6.W4 l8.W7 l10.W6 dsp.q_o[10]</from>
					</mux>
					<mux name="mux-51">
						<from>l4.E1 l6.E4 l8.E7 l10.E6 dsp.q_o[11]</from>
					</mux>
					<mux name="mux-52">
						<from>l4.N2 l6.N5 l8.N8 l10.N7 dsp.q_o[12]</from>
					</mux>
					<mux name="mux-53">
						<from>l4.S2 l6.S5 l8.S8 l10.S7 dsp.q_o[13]</from>
					</mux>
					<mux name="mux-54">
						<from>l4.W2 l6.W5 l8.W8 l10.W7 dsp.q_o[14]</from>
					</mux>
					<mux name="mux-55">
						<from>l4.E2 l6.E5 l8.E8 l10.E7 dsp.q_o[15]</from>
					</mux>
					<mux name="mux-56">
						<from>l4.N3 l6.N6 l8.N9 l10.N8 dsp.q_o[16]</from>
					</mux>
					<mux name="mux-57">
						<from>l4.S3 l6.S6 l8.S9 l10.S8 dsp.q_o[17]</from>
					</mux>
					<mux name="mux-58">
						<from>l4.W3 l6.W6 l8.W9 l10.W8 dsp.q_o[18]</from>
					</mux>
					<mux name="mux-59">
						<from>l4.E3 l6.E6 l8.E9 l10.E8 dsp.q_o[19]</from>
					</mux>
					<mux name="mux-_0">
						<from>l1.N0 l6.N4 l10.N3 dsp.q_o[0]</from>
					</mux>
					<mux name="mux-_1">
						<from>l1.S0 l6.S4 l10.S3 dsp.q_o[1]</from>
					</mux>
					<mux name="mux-_2">
						<from>l1.W0 l6.W4 l10.W3 dsp.q_o[2]</from>
					</mux>
					<mux name="mux-_3">
						<from>l1.E0 l6.E4 l10.E3 dsp.q_o[3]</from>
					</mux>
					<mux name="mux-_4">
						<from>l1.N1 l6.N5 l10.N4 dsp.q_o[4]</from>
					</mux>
					<mux name="mux-_5">
						<from>l1.S1 l6.S5 l10.S4 dsp.q_o[5]</from>
					</mux>
					<mux name="mux-_6">
						<from>l1.W1 l6.W5 l10.W4 dsp.q_o[6]</from>
					</mux>
					<mux name="mux-_7">
						<from>l1.E1 l6.E5 l10.E4 dsp.q_o[7]</from>
					</mux>
					<mux name="mux-_8">
						<from>l1.N2 l6.N6 l10.N5 dsp.q_o[8]</from>
					</mux>
					<mux name="mux-_9">
						<from>l1.S2 l6.S6 l10.S5 dsp.q_o[9]</from>
					</mux>
					<mux name="mux-_10">
						<from>l1.W2 l6.W6 l10.W5 dsp.q_o[10]</from>
					</mux>
					<mux name="mux-_11">
						<from>l1.E2 l6.E6 l10.E5 dsp.q_o[11]</from>
					</mux>
					<mux name="mux-_12">
						<from>l1.N3 l6.N7 l10.N6 dsp.q_o[12]</from>
					</mux>
					<mux name="mux-_13">
						<from>l1.S3 l6.S7 l10.S6 dsp.q_o[13]</from>
					</mux>
					<mux name="mux-_14">
						<from>l1.W3 l6.W7 l10.W6 dsp.q_o[14]</from>
					</mux>
					<mux name="mux-_15">
						<from>l1.E3 l6.E7 l10.E6 dsp.q_o[15]</from>
					</mux>
					<mux name="mux-_16">
						<from>l1.N4 l6.N8 l10.N7 dsp.q_o[16]</from>
					</mux>
					<mux name="mux-_17">
						<from>l1.S4 l6.S8 l10.S7 dsp.q_o[17]</from>
					</mux>
					<mux name="mux-_18">
						<from>l1.W4 l6.W8 l10.W7 dsp.q_o[18]</from>
					</mux>
					<mux name="mux-_19">
						<from>l1.E4 l6.E8 l10.E7 dsp.q_o[19]</from>
					</mux>
				</first_stage>
				<second_stage>
					<mux name="mux--0">
						<to>dsp.a[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>dsp.a[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>dsp.a[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>dsp.b[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>dsp.b[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>dsp.a[25]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>dsp.a[30]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>dsp.a[35]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>dsp.b[24]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>dsp.b[29]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>dsp.a[4]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>dsp.a[9]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>dsp.a[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>dsp.a[6]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>dsp.a[11]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>dsp.b[4]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>dsp.b[9]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>dsp.a[26]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>dsp.a[31]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>dsp.b[20]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>dsp.b[25]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>dsp.a[0]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>dsp.a[5]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>dsp.a[10]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>dsp.a[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>dsp.a[7]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>dsp.b[0]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>dsp.b[5]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>dsp.lclk[0]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>dsp.a[27]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>dsp.a[32]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--31">
						<to>dsp.b[21]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--32">
						<to>dsp.b[26]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--33">
						<to>dsp.a[1]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--34">
						<to>dsp.a[6]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--35">
						<to>dsp.a[11]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--36">
						<to>dsp.a[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--37">
						<to>dsp.a[8]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--38">
						<to>dsp.b[1]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--39">
						<to>dsp.b[6]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--40">
						<to>dsp.lreset[0]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--41">
						<to>dsp.a[28]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--42">
						<to>dsp.a[33]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--43">
						<to>dsp.b[22]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--44">
						<to>dsp.b[27]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--45">
						<to>dsp.a[2]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--46">
						<to>dsp.a[7]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--47">
						<to>dsp.b[0]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--48">
						<to>dsp.a[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--49">
						<to>dsp.a[9]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--50">
						<to>dsp.b[2]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--51">
						<to>dsp.b[7]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--52">
						<to>dsp.a[24]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--53">
						<to>dsp.a[29]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--54">
						<to>dsp.a[34]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--55">
						<to>dsp.b[23]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--56">
						<to>dsp.b[28]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--57">
						<to>dsp.a[3]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--58">
						<to>dsp.a[8]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--59">
						<to>dsp.b[1]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux_0">
						<to>l1.N0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-0</from>
					</mux>
					<mux name="mux_1">
						<to>l1.S0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-1</from>
					</mux>
					<mux name="mux_2">
						<to>l1.W0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-2</from>
					</mux>
					<mux name="mux_3">
						<to>l1.E0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-3</from>
					</mux>
					<mux name="mux_4">
						<to>l1.N1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-4</from>
					</mux>
					<mux name="mux_5">
						<to>l1.S1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-5</from>
					</mux>
					<mux name="mux_6">
						<to>l1.W1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-6</from>
					</mux>
					<mux name="mux_7">
						<to>l1.E1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-7</from>
					</mux>
					<mux name="mux_8">
						<to>l1.N2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-8</from>
					</mux>
					<mux name="mux_9">
						<to>l1.S2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-9</from>
					</mux>
					<mux name="mux_10">
						<to>l1.W2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-10</from>
					</mux>
					<mux name="mux_11">
						<to>l1.E2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-11</from>
					</mux>
					<mux name="mux_12">
						<to>l1.N3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-12</from>
					</mux>
					<mux name="mux_13">
						<to>l1.S3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-13</from>
					</mux>
					<mux name="mux_14">
						<to>l1.W3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-14</from>
					</mux>
					<mux name="mux_15">
						<to>l1.E3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-15</from>
					</mux>
					<mux name="mux_16">
						<to>l1.N4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-0</from>
					</mux>
					<mux name="mux_17">
						<to>l1.S4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-1</from>
					</mux>
					<mux name="mux_18">
						<to>l1.W4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-2</from>
					</mux>
					<mux name="mux_19">
						<to>l1.E4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-3</from>
					</mux>
					<mux name="mux_20">
						<to>l2.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-4</from>
					</mux>
					<mux name="mux_21">
						<to>l2.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-5</from>
					</mux>
					<mux name="mux_22">
						<to>l2.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-6</from>
					</mux>
					<mux name="mux_23">
						<to>l2.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-7</from>
					</mux>
					<mux name="mux_24">
						<to>l2.N2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-8</from>
					</mux>
					<mux name="mux_25">
						<to>l2.S2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-9</from>
					</mux>
					<mux name="mux_26">
						<to>l2.W2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-10</from>
					</mux>
					<mux name="mux_27">
						<to>l2.E2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-11</from>
					</mux>
					<mux name="mux_28">
						<to>l2.N4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-12</from>
					</mux>
					<mux name="mux_29">
						<to>l2.S4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-13</from>
					</mux>
					<mux name="mux_30">
						<to>l2.W4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-14</from>
					</mux>
					<mux name="mux_31">
						<to>l2.E4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-15</from>
					</mux>
					<mux name="mux_32">
						<to>l4.N0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-0</from>
					</mux>
					<mux name="mux_33">
						<to>l4.S0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-1</from>
					</mux>
					<mux name="mux_34">
						<to>l4.W0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-2</from>
					</mux>
					<mux name="mux_35">
						<to>l4.E0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-3</from>
					</mux>
					<mux name="mux_36">
						<to>l4.N4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-4</from>
					</mux>
					<mux name="mux_37">
						<to>l4.S4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-5</from>
					</mux>
					<mux name="mux_38">
						<to>l4.W4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-6</from>
					</mux>
					<mux name="mux_39">
						<to>l4.E4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-7</from>
					</mux>
					<mux name="mux_40">
						<to>l4.N8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-8</from>
					</mux>
					<mux name="mux_41">
						<to>l4.S8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-9</from>
					</mux>
					<mux name="mux_42">
						<to>l4.W8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-10</from>
					</mux>
					<mux name="mux_43">
						<to>l4.E8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-11</from>
					</mux>
					<mux name="mux_44">
						<to>l6.N0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-12</from>
					</mux>
					<mux name="mux_45">
						<to>l6.S0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-13</from>
					</mux>
					<mux name="mux_46">
						<to>l6.W0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-14</from>
					</mux>
					<mux name="mux_47">
						<to>l6.E0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-15</from>
					</mux>
					<mux name="mux_48">
						<to>l6.N6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-0</from>
					</mux>
					<mux name="mux_49">
						<to>l6.S6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-1</from>
					</mux>
					<mux name="mux_50">
						<to>l6.W6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-2</from>
					</mux>
					<mux name="mux_51">
						<to>l6.E6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-3</from>
					</mux>
					<mux name="mux_52">
						<to>l8.N0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-4</from>
					</mux>
					<mux name="mux_53">
						<to>l8.S0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-5</from>
					</mux>
					<mux name="mux_54">
						<to>l8.W0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-6</from>
					</mux>
					<mux name="mux_55">
						<to>l8.E0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-7</from>
					</mux>
					<mux name="mux_56">
						<to>l8.N8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-8</from>
					</mux>
					<mux name="mux_57">
						<to>l8.S8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-9</from>
					</mux>
					<mux name="mux_58">
						<to>l8.W8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-10</from>
					</mux>
					<mux name="mux_59">
						<to>l8.E8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-11</from>
					</mux>
					<mux name="mux_60">
						<to>l10.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-12</from>
					</mux>
					<mux name="mux_61">
						<to>l10.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-13</from>
					</mux>
					<mux name="mux_62">
						<to>l10.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-14</from>
					</mux>
					<mux name="mux_63">
						<to>l10.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-15</from>
					</mux>
				</second_stage>
			</multistage_muxs>
		</vib>
		<vib name="vib7" pbtype_name="dsp" vib_seg_group="6" arch_vib_switch="only_mux">
			<seg_group name="l1" track_nums="5"/>
			<seg_group name="l2" track_nums="6"/>
			<seg_group name="l4" track_nums="12"/>
			<seg_group name="l6" track_nums="12"/>
			<seg_group name="l8" track_nums="16"/>
			<seg_group name="l10" track_nums="10"/>
			<multistage_muxs>
				<first_stage switch_name="only_mux">
					<mux name="omux-0">
						<from>dsp.q_o[24] dsp.q_o[25] dsp.q_o[26] dsp.q_o[27] dsp.q_o[28] dsp.q_o[29]</from>
					</mux>
					<mux name="omux-1">
						<from>dsp.q_o[30] dsp.q_o[31] dsp.q_o[32] dsp.q_o[33] dsp.q_o[34] dsp.q_o[35]</from>
					</mux>
					<mux name="omux-2">
						<from>dsp.q_o[36] dsp.q_o[37] dsp.q_o[38] dsp.q_o[39] dsp.q_o[40] dsp.q_o[41]</from>
					</mux>
					<mux name="omux-3">
						<from>dsp.q_o[42] dsp.q_o[43] dsp.q_o[24] dsp.q_o[25] dsp.q_o[26] dsp.q_o[27]</from>
					</mux>
					<mux name="omux-4">
						<from>dsp.q_o[24] dsp.q_o[25] dsp.q_o[26] dsp.q_o[27] dsp.q_o[28] dsp.q_o[29]</from>
					</mux>
					<mux name="omux-5">
						<from>dsp.q_o[30] dsp.q_o[31] dsp.q_o[32] dsp.q_o[33] dsp.q_o[34] dsp.q_o[35]</from>
					</mux>
					<mux name="omux-6">
						<from>dsp.q_o[36] dsp.q_o[37] dsp.q_o[38] dsp.q_o[39] dsp.q_o[40] dsp.q_o[41]</from>
					</mux>
					<mux name="omux-7">
						<from>dsp.q_o[42] dsp.q_o[43] dsp.q_o[24] dsp.q_o[25] dsp.q_o[26] dsp.q_o[27]</from>
					</mux>
					<mux name="omux-8">
						<from>dsp.q_o[24] dsp.q_o[25] dsp.q_o[26] dsp.q_o[27] dsp.q_o[28] dsp.q_o[29]</from>
					</mux>
					<mux name="omux-9">
						<from>dsp.q_o[30] dsp.q_o[31] dsp.q_o[32] dsp.q_o[33] dsp.q_o[34] dsp.q_o[35]</from>
					</mux>
					<mux name="omux-10">
						<from>dsp.q_o[36] dsp.q_o[37] dsp.q_o[38] dsp.q_o[39] dsp.q_o[40] dsp.q_o[41]</from>
					</mux>
					<mux name="omux-11">
						<from>dsp.q_o[42] dsp.q_o[43] dsp.q_o[24] dsp.q_o[25] dsp.q_o[26] dsp.q_o[27]</from>
					</mux>
					<mux name="omux-12">
						<from>dsp.q_o[24] dsp.q_o[25] dsp.q_o[26] dsp.q_o[27] dsp.q_o[28] dsp.q_o[29]</from>
					</mux>
					<mux name="omux-13">
						<from>dsp.q_o[30] dsp.q_o[31] dsp.q_o[32] dsp.q_o[33] dsp.q_o[34] dsp.q_o[35]</from>
					</mux>
					<mux name="omux-14">
						<from>dsp.q_o[36] dsp.q_o[37] dsp.q_o[38] dsp.q_o[39] dsp.q_o[40] dsp.q_o[41]</from>
					</mux>
					<mux name="omux-15">
						<from>dsp.q_o[42] dsp.q_o[43] dsp.q_o[24] dsp.q_o[25] dsp.q_o[26] dsp.q_o[27]</from>
					</mux>
					<mux name="mux-0">
						<from>l1.N0 l4.N4 l6.N7 l8.N10 l10.N9 dsp.q_o[24]</from>
					</mux>
					<mux name="mux-1">
						<from>l1.S0 l4.S4 l6.S7 l8.S10 l10.S9 dsp.q_o[25]</from>
					</mux>
					<mux name="mux-2">
						<from>l1.W0 l4.W4 l6.W7 l8.W10 l10.W9 dsp.q_o[26]</from>
					</mux>
					<mux name="mux-3">
						<from>l1.E0 l4.E4 l6.E7 l8.E10 l10.E9 dsp.q_o[27]</from>
					</mux>
					<mux name="mux-4">
						<from>l1.N1 l4.N5 l6.N8 l8.N11 dsp.q_o[28]</from>
					</mux>
					<mux name="mux-5">
						<from>l1.S1 l4.S5 l6.S8 l8.S11 dsp.q_o[29]</from>
					</mux>
					<mux name="mux-6">
						<from>l1.W1 l4.W5 l6.W8 l8.W11 dsp.q_o[30]</from>
					</mux>
					<mux name="mux-7">
						<from>l1.E1 l4.E5 l6.E8 l8.E11 dsp.q_o[31]</from>
					</mux>
					<mux name="mux-8">
						<from>l1.N2 l4.N6 l6.N9 l8.N12 dsp.q_o[32]</from>
					</mux>
					<mux name="mux-9">
						<from>l1.S2 l4.S6 l6.S9 l8.S12 dsp.q_o[33]</from>
					</mux>
					<mux name="mux-10">
						<from>l1.W2 l4.W6 l6.W9 l8.W12 dsp.q_o[34]</from>
					</mux>
					<mux name="mux-11">
						<from>l1.E2 l4.E6 l6.E9 l8.E12 dsp.q_o[35]</from>
					</mux>
					<mux name="mux-12">
						<from>l1.N3 l4.N7 l6.N10 l8.N13 dsp.q_o[36]</from>
					</mux>
					<mux name="mux-13">
						<from>l1.S3 l4.S7 l6.S10 l8.S13 dsp.q_o[37]</from>
					</mux>
					<mux name="mux-14">
						<from>l1.W3 l4.W7 l6.W10 l8.W13 dsp.q_o[38]</from>
					</mux>
					<mux name="mux-15">
						<from>l1.E3 l4.E7 l6.E10 l8.E13 dsp.q_o[39]</from>
					</mux>
					<mux name="mux-16">
						<from>l1.N4 l4.N8 l6.N11 l8.N14 dsp.q_o[40]</from>
					</mux>
					<mux name="mux-17">
						<from>l1.S4 l4.S8 l6.S11 l8.S14 dsp.q_o[41]</from>
					</mux>
					<mux name="mux-18">
						<from>l1.W4 l4.W8 l6.W11 l8.W14 dsp.q_o[42]</from>
					</mux>
					<mux name="mux-19">
						<from>l1.E4 l4.E8 l6.E11 l8.E14 dsp.q_o[43]</from>
					</mux>
					<mux name="mux-20">
						<from>l2.N0 l4.N9 l8.N0 l8.N15 dsp.q_o[24]</from>
					</mux>
					<mux name="mux-21">
						<from>l2.S0 l4.S9 l8.S0 l8.S15 dsp.q_o[25]</from>
					</mux>
					<mux name="mux-22">
						<from>l2.W0 l4.W9 l8.W0 l8.W15 dsp.q_o[26]</from>
					</mux>
					<mux name="mux-23">
						<from>l2.E0 l4.E9 l8.E0 l8.E15 dsp.q_o[27]</from>
					</mux>
					<mux name="mux-24">
						<from>l2.N1 l4.N10 l8.N1 l10.N0 omux-0</from>
					</mux>
					<mux name="mux-25">
						<from>l2.S1 l4.S10 l8.S1 l10.S0 omux-1</from>
					</mux>
					<mux name="mux-26">
						<from>l2.W1 l4.W10 l8.W1 l10.W0 omux-2</from>
					</mux>
					<mux name="mux-27">
						<from>l2.E1 l4.E10 l8.E1 l10.E0 omux-3</from>
					</mux>
					<mux name="mux-28">
						<from>l2.N2 l4.N11 l8.N2 l10.N1 omux-4</from>
					</mux>
					<mux name="mux-29">
						<from>l2.S2 l4.S11 l8.S2 l10.S1 omux-5</from>
					</mux>
					<mux name="mux-30">
						<from>l2.W2 l4.W11 l8.W2 l10.W1 omux-6</from>
					</mux>
					<mux name="mux-31">
						<from>l2.E2 l4.E11 l8.E2 l10.E1 omux-7</from>
					</mux>
					<mux name="mux-32">
						<from>l2.N3 l6.N0 l8.N3 l10.N2 omux-8</from>
					</mux>
					<mux name="mux-33">
						<from>l2.S3 l6.S0 l8.S3 l10.S2 omux-9</from>
					</mux>
					<mux name="mux-34">
						<from>l2.W3 l6.W0 l8.W3 l10.W2 omux-10</from>
					</mux>
					<mux name="mux-35">
						<from>l2.E3 l6.E0 l8.E3 l10.E2 omux-11</from>
					</mux>
					<mux name="mux-36">
						<from>l2.N4 l6.N1 l8.N4 l10.N3 omux-12</from>
					</mux>
					<mux name="mux-37">
						<from>l2.S4 l6.S1 l8.S4 l10.S3 omux-13</from>
					</mux>
					<mux name="mux-38">
						<from>l2.W4 l6.W1 l8.W4 l10.W3 omux-14</from>
					</mux>
					<mux name="mux-39">
						<from>l2.E4 l6.E1 l8.E4 l10.E3 omux-15</from>
					</mux>
					<mux name="mux-40">
						<from>l2.N5 l6.N2 l8.N5 l10.N4 dsp.q_o[24]</from>
					</mux>
					<mux name="mux-41">
						<from>l2.S5 l6.S2 l8.S5 l10.S4 dsp.q_o[25]</from>
					</mux>
					<mux name="mux-42">
						<from>l2.W5 l6.W2 l8.W5 l10.W4 dsp.q_o[26]</from>
					</mux>
					<mux name="mux-43">
						<from>l2.E5 l6.E2 l8.E5 l10.E4 dsp.q_o[27]</from>
					</mux>
					<mux name="mux-44">
						<from>l4.N0 l6.N3 l8.N6 l10.N5 dsp.q_o[28]</from>
					</mux>
					<mux name="mux-45">
						<from>l4.S0 l6.S3 l8.S6 l10.S5 dsp.q_o[29]</from>
					</mux>
					<mux name="mux-46">
						<from>l4.W0 l6.W3 l8.W6 l10.W5 dsp.q_o[30]</from>
					</mux>
					<mux name="mux-47">
						<from>l4.E0 l6.E3 l8.E6 l10.E5 dsp.q_o[31]</from>
					</mux>
					<mux name="mux-48">
						<from>l4.N1 l6.N4 l8.N7 l10.N6 dsp.q_o[32]</from>
					</mux>
					<mux name="mux-49">
						<from>l4.S1 l6.S4 l8.S7 l10.S6 dsp.q_o[33]</from>
					</mux>
					<mux name="mux-50">
						<from>l4.W1 l6.W4 l8.W7 l10.W6 dsp.q_o[34]</from>
					</mux>
					<mux name="mux-51">
						<from>l4.E1 l6.E4 l8.E7 l10.E6 dsp.q_o[35]</from>
					</mux>
					<mux name="mux-52">
						<from>l4.N2 l6.N5 l8.N8 l10.N7 dsp.q_o[36]</from>
					</mux>
					<mux name="mux-53">
						<from>l4.S2 l6.S5 l8.S8 l10.S7 dsp.q_o[37]</from>
					</mux>
					<mux name="mux-54">
						<from>l4.W2 l6.W5 l8.W8 l10.W7 dsp.q_o[38]</from>
					</mux>
					<mux name="mux-55">
						<from>l4.E2 l6.E5 l8.E8 l10.E7 dsp.q_o[39]</from>
					</mux>
					<mux name="mux-56">
						<from>l4.N3 l6.N6 l8.N9 l10.N8 dsp.q_o[40]</from>
					</mux>
					<mux name="mux-57">
						<from>l4.S3 l6.S6 l8.S9 l10.S8 dsp.q_o[41]</from>
					</mux>
					<mux name="mux-58">
						<from>l4.W3 l6.W6 l8.W9 l10.W8 dsp.q_o[42]</from>
					</mux>
					<mux name="mux-59">
						<from>l4.E3 l6.E6 l8.E9 l10.E8 dsp.q_o[43]</from>
					</mux>
					<mux name="mux-_0">
						<from>l1.N0 l6.N4 l10.N3 dsp.q_o[24]</from>
					</mux>
					<mux name="mux-_1">
						<from>l1.S0 l6.S4 l10.S3 dsp.q_o[25]</from>
					</mux>
					<mux name="mux-_2">
						<from>l1.W0 l6.W4 l10.W3 dsp.q_o[26]</from>
					</mux>
					<mux name="mux-_3">
						<from>l1.E0 l6.E4 l10.E3 dsp.q_o[27]</from>
					</mux>
					<mux name="mux-_4">
						<from>l1.N1 l6.N5 l10.N4 dsp.q_o[28]</from>
					</mux>
					<mux name="mux-_5">
						<from>l1.S1 l6.S5 l10.S4 dsp.q_o[29]</from>
					</mux>
					<mux name="mux-_6">
						<from>l1.W1 l6.W5 l10.W4 dsp.q_o[30]</from>
					</mux>
					<mux name="mux-_7">
						<from>l1.E1 l6.E5 l10.E4 dsp.q_o[31]</from>
					</mux>
					<mux name="mux-_8">
						<from>l1.N2 l6.N6 l10.N5 dsp.q_o[32]</from>
					</mux>
					<mux name="mux-_9">
						<from>l1.S2 l6.S6 l10.S5 dsp.q_o[33]</from>
					</mux>
					<mux name="mux-_10">
						<from>l1.W2 l6.W6 l10.W5 dsp.q_o[34]</from>
					</mux>
					<mux name="mux-_11">
						<from>l1.E2 l6.E6 l10.E5 dsp.q_o[35]</from>
					</mux>
					<mux name="mux-_12">
						<from>l1.N3 l6.N7 l10.N6 dsp.q_o[36]</from>
					</mux>
					<mux name="mux-_13">
						<from>l1.S3 l6.S7 l10.S6 dsp.q_o[37]</from>
					</mux>
					<mux name="mux-_14">
						<from>l1.W3 l6.W7 l10.W6 dsp.q_o[38]</from>
					</mux>
					<mux name="mux-_15">
						<from>l1.E3 l6.E7 l10.E6 dsp.q_o[39]</from>
					</mux>
					<mux name="mux-_16">
						<from>l1.N4 l6.N8 l10.N7 dsp.q_o[40]</from>
					</mux>
					<mux name="mux-_17">
						<from>l1.S4 l6.S8 l10.S7 dsp.q_o[41]</from>
					</mux>
					<mux name="mux-_18">
						<from>l1.W4 l6.W8 l10.W7 dsp.q_o[42]</from>
					</mux>
					<mux name="mux-_19">
						<from>l1.E4 l6.E8 l10.E7 dsp.q_o[43]</from>
					</mux>
				</first_stage>
				<second_stage>
					<mux name="mux--0">
						<to>dsp.a[36]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>dsp.a[41]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>dsp.a[46]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>dsp.b[33]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>dsp.b[38]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>dsp.a[15]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>dsp.a[20]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>dsp.b[11]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>dsp.b[16]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>dsp.a[37]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>dsp.a[42]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>dsp.a[47]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>dsp.a[37]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>dsp.a[42]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>dsp.a[47]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>dsp.b[34]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>dsp.b[39]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>dsp.a[16]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>dsp.a[21]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>dsp.b[12]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>dsp.b[17]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>dsp.a[38]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>dsp.a[43]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>dsp.b[30]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>dsp.a[38]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>dsp.a[43]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>dsp.b[30]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>dsp.b[35]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>dsp.a[12]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>dsp.a[17]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>dsp.a[22]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--31">
						<to>dsp.b[13]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--32">
						<to>dsp.b[18]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--33">
						<to>dsp.a[39]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--34">
						<to>dsp.a[44]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--35">
						<to>dsp.b[31]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--36">
						<to>dsp.a[39]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--37">
						<to>dsp.a[44]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--38">
						<to>dsp.b[31]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--39">
						<to>dsp.b[36]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--40">
						<to>dsp.a[13]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--41">
						<to>dsp.a[18]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--42">
						<to>dsp.a[23]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--43">
						<to>dsp.b[14]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--44">
						<to>dsp.b[19]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--45">
						<to>dsp.a[40]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--46">
						<to>dsp.a[45]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--47">
						<to>dsp.b[32]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--48">
						<to>dsp.a[40]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--49">
						<to>dsp.a[45]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--50">
						<to>dsp.b[32]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--51">
						<to>dsp.b[37]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--52">
						<to>dsp.a[14]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--53">
						<to>dsp.a[19]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--54">
						<to>dsp.b[10]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--55">
						<to>dsp.b[15]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--56">
						<to>dsp.a[36]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--57">
						<to>dsp.a[41]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--58">
						<to>dsp.a[46]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--59">
						<to>dsp.b[33]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux_0">
						<to>l1.N0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-0</from>
					</mux>
					<mux name="mux_1">
						<to>l1.S0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-1</from>
					</mux>
					<mux name="mux_2">
						<to>l1.W0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-2</from>
					</mux>
					<mux name="mux_3">
						<to>l1.E0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-3</from>
					</mux>
					<mux name="mux_4">
						<to>l1.N1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-4</from>
					</mux>
					<mux name="mux_5">
						<to>l1.S1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-5</from>
					</mux>
					<mux name="mux_6">
						<to>l1.W1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-6</from>
					</mux>
					<mux name="mux_7">
						<to>l1.E1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-7</from>
					</mux>
					<mux name="mux_8">
						<to>l1.N2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-8</from>
					</mux>
					<mux name="mux_9">
						<to>l1.S2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-9</from>
					</mux>
					<mux name="mux_10">
						<to>l1.W2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-10</from>
					</mux>
					<mux name="mux_11">
						<to>l1.E2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-11</from>
					</mux>
					<mux name="mux_12">
						<to>l1.N3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-12</from>
					</mux>
					<mux name="mux_13">
						<to>l1.S3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-13</from>
					</mux>
					<mux name="mux_14">
						<to>l1.W3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-14</from>
					</mux>
					<mux name="mux_15">
						<to>l1.E3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-15</from>
					</mux>
					<mux name="mux_16">
						<to>l1.N4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-0</from>
					</mux>
					<mux name="mux_17">
						<to>l1.S4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-1</from>
					</mux>
					<mux name="mux_18">
						<to>l1.W4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-2</from>
					</mux>
					<mux name="mux_19">
						<to>l1.E4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-3</from>
					</mux>
					<mux name="mux_20">
						<to>l2.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-4</from>
					</mux>
					<mux name="mux_21">
						<to>l2.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-5</from>
					</mux>
					<mux name="mux_22">
						<to>l2.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-6</from>
					</mux>
					<mux name="mux_23">
						<to>l2.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-7</from>
					</mux>
					<mux name="mux_24">
						<to>l2.N2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-8</from>
					</mux>
					<mux name="mux_25">
						<to>l2.S2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-9</from>
					</mux>
					<mux name="mux_26">
						<to>l2.W2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-10</from>
					</mux>
					<mux name="mux_27">
						<to>l2.E2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-11</from>
					</mux>
					<mux name="mux_28">
						<to>l2.N4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-12</from>
					</mux>
					<mux name="mux_29">
						<to>l2.S4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-13</from>
					</mux>
					<mux name="mux_30">
						<to>l2.W4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-14</from>
					</mux>
					<mux name="mux_31">
						<to>l2.E4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-15</from>
					</mux>
					<mux name="mux_32">
						<to>l4.N0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-0</from>
					</mux>
					<mux name="mux_33">
						<to>l4.S0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-1</from>
					</mux>
					<mux name="mux_34">
						<to>l4.W0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-2</from>
					</mux>
					<mux name="mux_35">
						<to>l4.E0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-3</from>
					</mux>
					<mux name="mux_36">
						<to>l4.N4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-4</from>
					</mux>
					<mux name="mux_37">
						<to>l4.S4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-5</from>
					</mux>
					<mux name="mux_38">
						<to>l4.W4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-6</from>
					</mux>
					<mux name="mux_39">
						<to>l4.E4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-7</from>
					</mux>
					<mux name="mux_40">
						<to>l4.N8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-8</from>
					</mux>
					<mux name="mux_41">
						<to>l4.S8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-9</from>
					</mux>
					<mux name="mux_42">
						<to>l4.W8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-10</from>
					</mux>
					<mux name="mux_43">
						<to>l4.E8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-11</from>
					</mux>
					<mux name="mux_44">
						<to>l6.N0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-12</from>
					</mux>
					<mux name="mux_45">
						<to>l6.S0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-13</from>
					</mux>
					<mux name="mux_46">
						<to>l6.W0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-14</from>
					</mux>
					<mux name="mux_47">
						<to>l6.E0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-15</from>
					</mux>
					<mux name="mux_48">
						<to>l6.N6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-0</from>
					</mux>
					<mux name="mux_49">
						<to>l6.S6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-1</from>
					</mux>
					<mux name="mux_50">
						<to>l6.W6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-2</from>
					</mux>
					<mux name="mux_51">
						<to>l6.E6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-3</from>
					</mux>
					<mux name="mux_52">
						<to>l8.N0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-4</from>
					</mux>
					<mux name="mux_53">
						<to>l8.S0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-5</from>
					</mux>
					<mux name="mux_54">
						<to>l8.W0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-6</from>
					</mux>
					<mux name="mux_55">
						<to>l8.E0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-7</from>
					</mux>
					<mux name="mux_56">
						<to>l8.N8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-8</from>
					</mux>
					<mux name="mux_57">
						<to>l8.S8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-9</from>
					</mux>
					<mux name="mux_58">
						<to>l8.W8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-10</from>
					</mux>
					<mux name="mux_59">
						<to>l8.E8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-11</from>
					</mux>
					<mux name="mux_60">
						<to>l10.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-12</from>
					</mux>
					<mux name="mux_61">
						<to>l10.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-13</from>
					</mux>
					<mux name="mux_62">
						<to>l10.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-14</from>
					</mux>
					<mux name="mux_63">
						<to>l10.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-15</from>
					</mux>
				</second_stage>
			</multistage_muxs>
		</vib>
		<vib name="vib8" pbtype_name="ram9k" vib_seg_group="6" arch_vib_switch="only_mux">
			<seg_group name="l1" track_nums="5"/>
			<seg_group name="l2" track_nums="6"/>
			<seg_group name="l4" track_nums="12"/>
			<seg_group name="l6" track_nums="12"/>
			<seg_group name="l8" track_nums="16"/>
			<seg_group name="l10" track_nums="10"/>
			<multistage_muxs>
				<first_stage switch_name="only_mux">
					<mux name="omux-0">
						<from>ram9k.q_o[0] ram9k.q_o[1] ram9k.q_o[2] ram9k.q_o[3] ram9k.q_o[4] ram9k.q_o[5]</from>
					</mux>
					<mux name="omux-1">
						<from>ram9k.q_o[6] ram9k.q_o[7] ram9k.q_o[8] ram9k.q_o[9] ram9k.q_o[10] ram9k.q_o[11]</from>
					</mux>
					<mux name="omux-2">
						<from>ram9k.q_o[12] ram9k.q_o[13] ram9k.q_o[14] ram9k.q_o[15] ram9k.q_o[16] ram9k.q_o[17]</from>
					</mux>
					<mux name="omux-3">
						<from>ram9k.q_o[18] ram9k.q_o[19] ram9k.q_o[20] ram9k.q_o[21] ram9k.q_o[22] ram9k.q_o[23]</from>
					</mux>
					<mux name="omux-4">
						<from>ram9k.q_o[0] ram9k.q_o[1] ram9k.q_o[2] ram9k.q_o[3] ram9k.q_o[4] ram9k.q_o[5]</from>
					</mux>
					<mux name="omux-5">
						<from>ram9k.q_o[6] ram9k.q_o[7] ram9k.q_o[8] ram9k.q_o[9] ram9k.q_o[10] ram9k.q_o[11]</from>
					</mux>
					<mux name="omux-6">
						<from>ram9k.q_o[12] ram9k.q_o[13] ram9k.q_o[14] ram9k.q_o[15] ram9k.q_o[16] ram9k.q_o[17]</from>
					</mux>
					<mux name="omux-7">
						<from>ram9k.q_o[18] ram9k.q_o[19] ram9k.q_o[20] ram9k.q_o[21] ram9k.q_o[22] ram9k.q_o[23]</from>
					</mux>
					<mux name="omux-8">
						<from>ram9k.q_o[0] ram9k.q_o[1] ram9k.q_o[2] ram9k.q_o[3] ram9k.q_o[4] ram9k.q_o[5]</from>
					</mux>
					<mux name="omux-9">
						<from>ram9k.q_o[6] ram9k.q_o[7] ram9k.q_o[8] ram9k.q_o[9] ram9k.q_o[10] ram9k.q_o[11]</from>
					</mux>
					<mux name="omux-10">
						<from>ram9k.q_o[12] ram9k.q_o[13] ram9k.q_o[14] ram9k.q_o[15] ram9k.q_o[16] ram9k.q_o[17]</from>
					</mux>
					<mux name="omux-11">
						<from>ram9k.q_o[18] ram9k.q_o[19] ram9k.q_o[20] ram9k.q_o[21] ram9k.q_o[22] ram9k.q_o[23]</from>
					</mux>
					<mux name="omux-12">
						<from>ram9k.q_o[0] ram9k.q_o[1] ram9k.q_o[2] ram9k.q_o[3] ram9k.q_o[4] ram9k.q_o[5]</from>
					</mux>
					<mux name="omux-13">
						<from>ram9k.q_o[6] ram9k.q_o[7] ram9k.q_o[8] ram9k.q_o[9] ram9k.q_o[10] ram9k.q_o[11]</from>
					</mux>
					<mux name="omux-14">
						<from>ram9k.q_o[12] ram9k.q_o[13] ram9k.q_o[14] ram9k.q_o[15] ram9k.q_o[16] ram9k.q_o[17]</from>
					</mux>
					<mux name="omux-15">
						<from>ram9k.q_o[18] ram9k.q_o[19] ram9k.q_o[20] ram9k.q_o[21] ram9k.q_o[22] ram9k.q_o[23]</from>
					</mux>
					<mux name="mux-0">
						<from>l1.N0 l4.N4 l6.N7 l8.N10 l10.N9 ram9k.q_o[0]</from>
					</mux>
					<mux name="mux-1">
						<from>l1.S0 l4.S4 l6.S7 l8.S10 l10.S9 ram9k.q_o[1]</from>
					</mux>
					<mux name="mux-2">
						<from>l1.W0 l4.W4 l6.W7 l8.W10 l10.W9 ram9k.q_o[2]</from>
					</mux>
					<mux name="mux-3">
						<from>l1.E0 l4.E4 l6.E7 l8.E10 l10.E9 ram9k.q_o[3]</from>
					</mux>
					<mux name="mux-4">
						<from>l1.N1 l4.N5 l6.N8 l8.N11 ram9k.q_o[4]</from>
					</mux>
					<mux name="mux-5">
						<from>l1.S1 l4.S5 l6.S8 l8.S11 ram9k.q_o[5]</from>
					</mux>
					<mux name="mux-6">
						<from>l1.W1 l4.W5 l6.W8 l8.W11 ram9k.q_o[6]</from>
					</mux>
					<mux name="mux-7">
						<from>l1.E1 l4.E5 l6.E8 l8.E11 ram9k.q_o[7]</from>
					</mux>
					<mux name="mux-8">
						<from>l1.N2 l4.N6 l6.N9 l8.N12 ram9k.q_o[8]</from>
					</mux>
					<mux name="mux-9">
						<from>l1.S2 l4.S6 l6.S9 l8.S12 ram9k.q_o[9]</from>
					</mux>
					<mux name="mux-10">
						<from>l1.W2 l4.W6 l6.W9 l8.W12 ram9k.q_o[10]</from>
					</mux>
					<mux name="mux-11">
						<from>l1.E2 l4.E6 l6.E9 l8.E12 ram9k.q_o[11]</from>
					</mux>
					<mux name="mux-12">
						<from>l1.N3 l4.N7 l6.N10 l8.N13 ram9k.q_o[12]</from>
					</mux>
					<mux name="mux-13">
						<from>l1.S3 l4.S7 l6.S10 l8.S13 ram9k.q_o[13]</from>
					</mux>
					<mux name="mux-14">
						<from>l1.W3 l4.W7 l6.W10 l8.W13 ram9k.q_o[14]</from>
					</mux>
					<mux name="mux-15">
						<from>l1.E3 l4.E7 l6.E10 l8.E13 ram9k.q_o[15]</from>
					</mux>
					<mux name="mux-16">
						<from>l1.N4 l4.N8 l6.N11 l8.N14 ram9k.q_o[16]</from>
					</mux>
					<mux name="mux-17">
						<from>l1.S4 l4.S8 l6.S11 l8.S14 ram9k.q_o[17]</from>
					</mux>
					<mux name="mux-18">
						<from>l1.W4 l4.W8 l6.W11 l8.W14 ram9k.q_o[18]</from>
					</mux>
					<mux name="mux-19">
						<from>l1.E4 l4.E8 l6.E11 l8.E14 ram9k.q_o[19]</from>
					</mux>
					<mux name="mux-20">
						<from>l2.N0 l4.N9 l8.N0 l8.N15 ram9k.q_o[20]</from>
					</mux>
					<mux name="mux-21">
						<from>l2.S0 l4.S9 l8.S0 l8.S15 ram9k.q_o[21]</from>
					</mux>
					<mux name="mux-22">
						<from>l2.W0 l4.W9 l8.W0 l8.W15 ram9k.q_o[22]</from>
					</mux>
					<mux name="mux-23">
						<from>l2.E0 l4.E9 l8.E0 l8.E15 ram9k.q_o[23]</from>
					</mux>
					<mux name="mux-24">
						<from>l2.N1 l4.N10 l8.N1 l10.N0 omux-0</from>
					</mux>
					<mux name="mux-25">
						<from>l2.S1 l4.S10 l8.S1 l10.S0 omux-1</from>
					</mux>
					<mux name="mux-26">
						<from>l2.W1 l4.W10 l8.W1 l10.W0 omux-2</from>
					</mux>
					<mux name="mux-27">
						<from>l2.E1 l4.E10 l8.E1 l10.E0 omux-3</from>
					</mux>
					<mux name="mux-28">
						<from>l2.N2 l4.N11 l8.N2 l10.N1 omux-4</from>
					</mux>
					<mux name="mux-29">
						<from>l2.S2 l4.S11 l8.S2 l10.S1 omux-5</from>
					</mux>
					<mux name="mux-30">
						<from>l2.W2 l4.W11 l8.W2 l10.W1 omux-6</from>
					</mux>
					<mux name="mux-31">
						<from>l2.E2 l4.E11 l8.E2 l10.E1 omux-7</from>
					</mux>
					<mux name="mux-32">
						<from>l2.N3 l6.N0 l8.N3 l10.N2 omux-8</from>
					</mux>
					<mux name="mux-33">
						<from>l2.S3 l6.S0 l8.S3 l10.S2 omux-9</from>
					</mux>
					<mux name="mux-34">
						<from>l2.W3 l6.W0 l8.W3 l10.W2 omux-10</from>
					</mux>
					<mux name="mux-35">
						<from>l2.E3 l6.E0 l8.E3 l10.E2 omux-11</from>
					</mux>
					<mux name="mux-36">
						<from>l2.N4 l6.N1 l8.N4 l10.N3 omux-12</from>
					</mux>
					<mux name="mux-37">
						<from>l2.S4 l6.S1 l8.S4 l10.S3 omux-13</from>
					</mux>
					<mux name="mux-38">
						<from>l2.W4 l6.W1 l8.W4 l10.W3 omux-14</from>
					</mux>
					<mux name="mux-39">
						<from>l2.E4 l6.E1 l8.E4 l10.E3 omux-15</from>
					</mux>
					<mux name="mux-40">
						<from>l2.N5 l6.N2 l8.N5 l10.N4 ram9k.q_o[0]</from>
					</mux>
					<mux name="mux-41">
						<from>l2.S5 l6.S2 l8.S5 l10.S4 ram9k.q_o[1]</from>
					</mux>
					<mux name="mux-42">
						<from>l2.W5 l6.W2 l8.W5 l10.W4 ram9k.q_o[2]</from>
					</mux>
					<mux name="mux-43">
						<from>l2.E5 l6.E2 l8.E5 l10.E4 ram9k.q_o[3]</from>
					</mux>
					<mux name="mux-44">
						<from>l4.N0 l6.N3 l8.N6 l10.N5 ram9k.q_o[4]</from>
					</mux>
					<mux name="mux-45">
						<from>l4.S0 l6.S3 l8.S6 l10.S5 ram9k.q_o[5]</from>
					</mux>
					<mux name="mux-46">
						<from>l4.W0 l6.W3 l8.W6 l10.W5 ram9k.q_o[6]</from>
					</mux>
					<mux name="mux-47">
						<from>l4.E0 l6.E3 l8.E6 l10.E5 ram9k.q_o[7]</from>
					</mux>
					<mux name="mux-48">
						<from>l4.N1 l6.N4 l8.N7 l10.N6 ram9k.q_o[8]</from>
					</mux>
					<mux name="mux-49">
						<from>l4.S1 l6.S4 l8.S7 l10.S6 ram9k.q_o[9]</from>
					</mux>
					<mux name="mux-50">
						<from>l4.W1 l6.W4 l8.W7 l10.W6 ram9k.q_o[10]</from>
					</mux>
					<mux name="mux-51">
						<from>l4.E1 l6.E4 l8.E7 l10.E6 ram9k.q_o[11]</from>
					</mux>
					<mux name="mux-52">
						<from>l4.N2 l6.N5 l8.N8 l10.N7 ram9k.q_o[12]</from>
					</mux>
					<mux name="mux-53">
						<from>l4.S2 l6.S5 l8.S8 l10.S7 ram9k.q_o[13]</from>
					</mux>
					<mux name="mux-54">
						<from>l4.W2 l6.W5 l8.W8 l10.W7 ram9k.q_o[14]</from>
					</mux>
					<mux name="mux-55">
						<from>l4.E2 l6.E5 l8.E8 l10.E7 ram9k.q_o[15]</from>
					</mux>
					<mux name="mux-56">
						<from>l4.N3 l6.N6 l8.N9 l10.N8 ram9k.q_o[16]</from>
					</mux>
					<mux name="mux-57">
						<from>l4.S3 l6.S6 l8.S9 l10.S8 ram9k.q_o[17]</from>
					</mux>
					<mux name="mux-58">
						<from>l4.W3 l6.W6 l8.W9 l10.W8 ram9k.q_o[18]</from>
					</mux>
					<mux name="mux-59">
						<from>l4.E3 l6.E6 l8.E9 l10.E8 ram9k.q_o[19]</from>
					</mux>
					<mux name="mux-_0">
						<from>l1.N0 l6.N4 l10.N3 ram9k.q_o[0]</from>
					</mux>
					<mux name="mux-_1">
						<from>l1.S0 l6.S4 l10.S3 ram9k.q_o[1]</from>
					</mux>
					<mux name="mux-_2">
						<from>l1.W0 l6.W4 l10.W3 ram9k.q_o[2]</from>
					</mux>
					<mux name="mux-_3">
						<from>l1.E0 l6.E4 l10.E3 ram9k.q_o[3]</from>
					</mux>
					<mux name="mux-_4">
						<from>l1.N1 l6.N5 l10.N4 ram9k.q_o[4]</from>
					</mux>
					<mux name="mux-_5">
						<from>l1.S1 l6.S5 l10.S4 ram9k.q_o[5]</from>
					</mux>
					<mux name="mux-_6">
						<from>l1.W1 l6.W5 l10.W4 ram9k.q_o[6]</from>
					</mux>
					<mux name="mux-_7">
						<from>l1.E1 l6.E5 l10.E4 ram9k.q_o[7]</from>
					</mux>
					<mux name="mux-_8">
						<from>l1.N2 l6.N6 l10.N5 ram9k.q_o[8]</from>
					</mux>
					<mux name="mux-_9">
						<from>l1.S2 l6.S6 l10.S5 ram9k.q_o[9]</from>
					</mux>
					<mux name="mux-_10">
						<from>l1.W2 l6.W6 l10.W5 ram9k.q_o[10]</from>
					</mux>
					<mux name="mux-_11">
						<from>l1.E2 l6.E6 l10.E5 ram9k.q_o[11]</from>
					</mux>
					<mux name="mux-_12">
						<from>l1.N3 l6.N7 l10.N6 ram9k.q_o[12]</from>
					</mux>
					<mux name="mux-_13">
						<from>l1.S3 l6.S7 l10.S6 ram9k.q_o[13]</from>
					</mux>
					<mux name="mux-_14">
						<from>l1.W3 l6.W7 l10.W6 ram9k.q_o[14]</from>
					</mux>
					<mux name="mux-_15">
						<from>l1.E3 l6.E7 l10.E6 ram9k.q_o[15]</from>
					</mux>
					<mux name="mux-_16">
						<from>l1.N4 l6.N8 l10.N7 ram9k.q_o[16]</from>
					</mux>
					<mux name="mux-_17">
						<from>l1.S4 l6.S8 l10.S7 ram9k.q_o[17]</from>
					</mux>
					<mux name="mux-_18">
						<from>l1.W4 l6.W8 l10.W7 ram9k.q_o[18]</from>
					</mux>
					<mux name="mux-_19">
						<from>l1.E4 l6.E8 l10.E7 ram9k.q_o[19]</from>
					</mux>
				</first_stage>
				<second_stage>
					<mux name="mux--0">
						<to>ram9k.raddr_i[0]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>ram9k.raddr_i[5]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>ram9k.waddr_i[4]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>ram9k.data_i[3]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>ram9k.data_i[8]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>ram9k.data_i[22]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>ram9k.bwen_ni[0]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>ram9k.bwen_ni[5]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>ram9k.bwen_ni[19]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>ram9k.bwen_ni[24]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>ram9k.raddr_i[0]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>ram9k.raddr_i[5]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>ram9k.raddr_i[1]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>ram9k.waddr_i[0]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>ram9k.waddr_i[5]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>ram9k.data_i[4]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>ram9k.data_i[18]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>ram9k.data_i[23]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>ram9k.bwen_ni[1]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>ram9k.bwen_ni[6]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>ram9k.bwen_ni[20]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>ram9k.bwen_ni[25]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>ram9k.raddr_i[1]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>ram9k.waddr_i[0]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>ram9k.raddr_i[2]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>ram9k.waddr_i[1]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>ram9k.data_i[0]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>ram9k.data_i[5]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>ram9k.data_i[19]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>ram9k.data_i[24]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>ram9k.bwen_ni[2]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--31">
						<to>ram9k.bwen_ni[7]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--32">
						<to>ram9k.bwen_ni[21]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--33">
						<to>ram9k.bwen_ni[26]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--34">
						<to>ram9k.raddr_i[2]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--35">
						<to>ram9k.waddr_i[1]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--36">
						<to>ram9k.raddr_i[3]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--37">
						<to>ram9k.waddr_i[2]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--38">
						<to>ram9k.data_i[1]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--39">
						<to>ram9k.data_i[6]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--40">
						<to>ram9k.data_i[20]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--41">
						<to>ram9k.data_i[25]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--42">
						<to>ram9k.bwen_ni[3]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--43">
						<to>ram9k.bwen_ni[8]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--44">
						<to>ram9k.bwen_ni[22]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--45">
						<to>ram9k.lclk[0]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--46">
						<to>ram9k.raddr_i[3]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--47">
						<to>ram9k.waddr_i[2]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--48">
						<to>ram9k.raddr_i[4]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--49">
						<to>ram9k.waddr_i[3]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--50">
						<to>ram9k.data_i[2]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--51">
						<to>ram9k.data_i[7]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--52">
						<to>ram9k.data_i[21]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--53">
						<to>ram9k.data_i[26]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--54">
						<to>ram9k.bwen_ni[4]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--55">
						<to>ram9k.bwen_ni[18]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--56">
						<to>ram9k.bwen_ni[23]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--57">
						<to>ram9k.lreset[0]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--58">
						<to>ram9k.raddr_i[4]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--59">
						<to>ram9k.waddr_i[3]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux_0">
						<to>l1.N0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-0</from>
					</mux>
					<mux name="mux_1">
						<to>l1.S0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-1</from>
					</mux>
					<mux name="mux_2">
						<to>l1.W0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-2</from>
					</mux>
					<mux name="mux_3">
						<to>l1.E0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-3</from>
					</mux>
					<mux name="mux_4">
						<to>l1.N1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-4</from>
					</mux>
					<mux name="mux_5">
						<to>l1.S1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-5</from>
					</mux>
					<mux name="mux_6">
						<to>l1.W1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-6</from>
					</mux>
					<mux name="mux_7">
						<to>l1.E1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-7</from>
					</mux>
					<mux name="mux_8">
						<to>l1.N2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-8</from>
					</mux>
					<mux name="mux_9">
						<to>l1.S2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-9</from>
					</mux>
					<mux name="mux_10">
						<to>l1.W2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-10</from>
					</mux>
					<mux name="mux_11">
						<to>l1.E2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-11</from>
					</mux>
					<mux name="mux_12">
						<to>l1.N3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-12</from>
					</mux>
					<mux name="mux_13">
						<to>l1.S3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-13</from>
					</mux>
					<mux name="mux_14">
						<to>l1.W3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-14</from>
					</mux>
					<mux name="mux_15">
						<to>l1.E3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-15</from>
					</mux>
					<mux name="mux_16">
						<to>l1.N4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-0</from>
					</mux>
					<mux name="mux_17">
						<to>l1.S4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-1</from>
					</mux>
					<mux name="mux_18">
						<to>l1.W4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-2</from>
					</mux>
					<mux name="mux_19">
						<to>l1.E4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-3</from>
					</mux>
					<mux name="mux_20">
						<to>l2.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-4</from>
					</mux>
					<mux name="mux_21">
						<to>l2.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-5</from>
					</mux>
					<mux name="mux_22">
						<to>l2.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-6</from>
					</mux>
					<mux name="mux_23">
						<to>l2.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-7</from>
					</mux>
					<mux name="mux_24">
						<to>l2.N2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-8</from>
					</mux>
					<mux name="mux_25">
						<to>l2.S2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-9</from>
					</mux>
					<mux name="mux_26">
						<to>l2.W2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-10</from>
					</mux>
					<mux name="mux_27">
						<to>l2.E2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-11</from>
					</mux>
					<mux name="mux_28">
						<to>l2.N4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-12</from>
					</mux>
					<mux name="mux_29">
						<to>l2.S4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-13</from>
					</mux>
					<mux name="mux_30">
						<to>l2.W4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-14</from>
					</mux>
					<mux name="mux_31">
						<to>l2.E4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-15</from>
					</mux>
					<mux name="mux_32">
						<to>l4.N0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-0</from>
					</mux>
					<mux name="mux_33">
						<to>l4.S0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-1</from>
					</mux>
					<mux name="mux_34">
						<to>l4.W0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-2</from>
					</mux>
					<mux name="mux_35">
						<to>l4.E0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-3</from>
					</mux>
					<mux name="mux_36">
						<to>l4.N4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-4</from>
					</mux>
					<mux name="mux_37">
						<to>l4.S4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-5</from>
					</mux>
					<mux name="mux_38">
						<to>l4.W4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-6</from>
					</mux>
					<mux name="mux_39">
						<to>l4.E4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-7</from>
					</mux>
					<mux name="mux_40">
						<to>l4.N8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-8</from>
					</mux>
					<mux name="mux_41">
						<to>l4.S8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-9</from>
					</mux>
					<mux name="mux_42">
						<to>l4.W8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-10</from>
					</mux>
					<mux name="mux_43">
						<to>l4.E8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-11</from>
					</mux>
					<mux name="mux_44">
						<to>l6.N0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-12</from>
					</mux>
					<mux name="mux_45">
						<to>l6.S0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-13</from>
					</mux>
					<mux name="mux_46">
						<to>l6.W0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-14</from>
					</mux>
					<mux name="mux_47">
						<to>l6.E0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-15</from>
					</mux>
					<mux name="mux_48">
						<to>l6.N6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-0</from>
					</mux>
					<mux name="mux_49">
						<to>l6.S6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-1</from>
					</mux>
					<mux name="mux_50">
						<to>l6.W6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-2</from>
					</mux>
					<mux name="mux_51">
						<to>l6.E6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-3</from>
					</mux>
					<mux name="mux_52">
						<to>l8.N0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-4</from>
					</mux>
					<mux name="mux_53">
						<to>l8.S0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-5</from>
					</mux>
					<mux name="mux_54">
						<to>l8.W0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-6</from>
					</mux>
					<mux name="mux_55">
						<to>l8.E0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-7</from>
					</mux>
					<mux name="mux_56">
						<to>l8.N8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-8</from>
					</mux>
					<mux name="mux_57">
						<to>l8.S8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-9</from>
					</mux>
					<mux name="mux_58">
						<to>l8.W8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-10</from>
					</mux>
					<mux name="mux_59">
						<to>l8.E8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-11</from>
					</mux>
					<mux name="mux_60">
						<to>l10.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-12</from>
					</mux>
					<mux name="mux_61">
						<to>l10.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-13</from>
					</mux>
					<mux name="mux_62">
						<to>l10.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-14</from>
					</mux>
					<mux name="mux_63">
						<to>l10.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-15</from>
					</mux>
				</second_stage>
			</multistage_muxs>
		</vib>
		<vib name="vib9" pbtype_name="ram9k" vib_seg_group="6" arch_vib_switch="only_mux">
			<seg_group name="l1" track_nums="5"/>
			<seg_group name="l2" track_nums="6"/>
			<seg_group name="l4" track_nums="12"/>
			<seg_group name="l6" track_nums="12"/>
			<seg_group name="l8" track_nums="16"/>
			<seg_group name="l10" track_nums="10"/>
			<multistage_muxs>
				<first_stage switch_name="only_mux">
					<mux name="omux-0">
						<from>ram9k.q_o[24] ram9k.q_o[25] ram9k.q_o[26] ram9k.q_o[27] ram9k.q_o[28] ram9k.q_o[29]</from>
					</mux>
					<mux name="omux-1">
						<from>ram9k.q_o[30] ram9k.q_o[31] ram9k.q_o[32] ram9k.q_o[33] ram9k.q_o[34] ram9k.q_o[35]</from>
					</mux>
					<mux name="omux-2">
						<from>ram9k.q_o[24] ram9k.q_o[25] ram9k.q_o[26] ram9k.q_o[27] ram9k.q_o[28] ram9k.q_o[29]</from>
					</mux>
					<mux name="omux-3">
						<from>ram9k.q_o[30] ram9k.q_o[31] ram9k.q_o[32] ram9k.q_o[33] ram9k.q_o[34] ram9k.q_o[35]</from>
					</mux>
					<mux name="omux-4">
						<from>ram9k.q_o[24] ram9k.q_o[25] ram9k.q_o[26] ram9k.q_o[27] ram9k.q_o[28] ram9k.q_o[29]</from>
					</mux>
					<mux name="omux-5">
						<from>ram9k.q_o[30] ram9k.q_o[31] ram9k.q_o[32] ram9k.q_o[33] ram9k.q_o[34] ram9k.q_o[35]</from>
					</mux>
					<mux name="omux-6">
						<from>ram9k.q_o[24] ram9k.q_o[25] ram9k.q_o[26] ram9k.q_o[27] ram9k.q_o[28] ram9k.q_o[29]</from>
					</mux>
					<mux name="omux-7">
						<from>ram9k.q_o[30] ram9k.q_o[31] ram9k.q_o[32] ram9k.q_o[33] ram9k.q_o[34] ram9k.q_o[35]</from>
					</mux>
					<mux name="omux-8">
						<from>ram9k.q_o[24] ram9k.q_o[25] ram9k.q_o[26] ram9k.q_o[27] ram9k.q_o[28] ram9k.q_o[29]</from>
					</mux>
					<mux name="omux-9">
						<from>ram9k.q_o[30] ram9k.q_o[31] ram9k.q_o[32] ram9k.q_o[33] ram9k.q_o[34] ram9k.q_o[35]</from>
					</mux>
					<mux name="omux-10">
						<from>ram9k.q_o[24] ram9k.q_o[25] ram9k.q_o[26] ram9k.q_o[27] ram9k.q_o[28] ram9k.q_o[29]</from>
					</mux>
					<mux name="omux-11">
						<from>ram9k.q_o[30] ram9k.q_o[31] ram9k.q_o[32] ram9k.q_o[33] ram9k.q_o[34] ram9k.q_o[35]</from>
					</mux>
					<mux name="omux-12">
						<from>ram9k.q_o[24] ram9k.q_o[25] ram9k.q_o[26] ram9k.q_o[27] ram9k.q_o[28] ram9k.q_o[29]</from>
					</mux>
					<mux name="omux-13">
						<from>ram9k.q_o[30] ram9k.q_o[31] ram9k.q_o[32] ram9k.q_o[33] ram9k.q_o[34] ram9k.q_o[35]</from>
					</mux>
					<mux name="omux-14">
						<from>ram9k.q_o[24] ram9k.q_o[25] ram9k.q_o[26] ram9k.q_o[27] ram9k.q_o[28] ram9k.q_o[29]</from>
					</mux>
					<mux name="omux-15">
						<from>ram9k.q_o[30] ram9k.q_o[31] ram9k.q_o[32] ram9k.q_o[33] ram9k.q_o[34] ram9k.q_o[35]</from>
					</mux>
					<mux name="mux-0">
						<from>l1.N0 l4.N4 l6.N7 l8.N10 l10.N9 ram9k.q_o[24]</from>
					</mux>
					<mux name="mux-1">
						<from>l1.S0 l4.S4 l6.S7 l8.S10 l10.S9 ram9k.q_o[25]</from>
					</mux>
					<mux name="mux-2">
						<from>l1.W0 l4.W4 l6.W7 l8.W10 l10.W9 ram9k.q_o[26]</from>
					</mux>
					<mux name="mux-3">
						<from>l1.E0 l4.E4 l6.E7 l8.E10 l10.E9 ram9k.q_o[27]</from>
					</mux>
					<mux name="mux-4">
						<from>l1.N1 l4.N5 l6.N8 l8.N11 ram9k.q_o[28]</from>
					</mux>
					<mux name="mux-5">
						<from>l1.S1 l4.S5 l6.S8 l8.S11 ram9k.q_o[29]</from>
					</mux>
					<mux name="mux-6">
						<from>l1.W1 l4.W5 l6.W8 l8.W11 ram9k.q_o[30]</from>
					</mux>
					<mux name="mux-7">
						<from>l1.E1 l4.E5 l6.E8 l8.E11 ram9k.q_o[31]</from>
					</mux>
					<mux name="mux-8">
						<from>l1.N2 l4.N6 l6.N9 l8.N12 ram9k.q_o[32]</from>
					</mux>
					<mux name="mux-9">
						<from>l1.S2 l4.S6 l6.S9 l8.S12 ram9k.q_o[33]</from>
					</mux>
					<mux name="mux-10">
						<from>l1.W2 l4.W6 l6.W9 l8.W12 ram9k.q_o[34]</from>
					</mux>
					<mux name="mux-11">
						<from>l1.E2 l4.E6 l6.E9 l8.E12 ram9k.q_o[35]</from>
					</mux>
					<mux name="mux-12">
						<from>l1.N3 l4.N7 l6.N10 l8.N13 ram9k.q_o[24]</from>
					</mux>
					<mux name="mux-13">
						<from>l1.S3 l4.S7 l6.S10 l8.S13 ram9k.q_o[25]</from>
					</mux>
					<mux name="mux-14">
						<from>l1.W3 l4.W7 l6.W10 l8.W13 ram9k.q_o[26]</from>
					</mux>
					<mux name="mux-15">
						<from>l1.E3 l4.E7 l6.E10 l8.E13 ram9k.q_o[27]</from>
					</mux>
					<mux name="mux-16">
						<from>l1.N4 l4.N8 l6.N11 l8.N14 ram9k.q_o[28]</from>
					</mux>
					<mux name="mux-17">
						<from>l1.S4 l4.S8 l6.S11 l8.S14 ram9k.q_o[29]</from>
					</mux>
					<mux name="mux-18">
						<from>l1.W4 l4.W8 l6.W11 l8.W14 ram9k.q_o[30]</from>
					</mux>
					<mux name="mux-19">
						<from>l1.E4 l4.E8 l6.E11 l8.E14 ram9k.q_o[31]</from>
					</mux>
					<mux name="mux-20">
						<from>l2.N0 l4.N9 l8.N0 l8.N15 ram9k.q_o[32]</from>
					</mux>
					<mux name="mux-21">
						<from>l2.S0 l4.S9 l8.S0 l8.S15 ram9k.q_o[33]</from>
					</mux>
					<mux name="mux-22">
						<from>l2.W0 l4.W9 l8.W0 l8.W15 ram9k.q_o[34]</from>
					</mux>
					<mux name="mux-23">
						<from>l2.E0 l4.E9 l8.E0 l8.E15 ram9k.q_o[35]</from>
					</mux>
					<mux name="mux-24">
						<from>l2.N1 l4.N10 l8.N1 l10.N0 omux-0</from>
					</mux>
					<mux name="mux-25">
						<from>l2.S1 l4.S10 l8.S1 l10.S0 omux-1</from>
					</mux>
					<mux name="mux-26">
						<from>l2.W1 l4.W10 l8.W1 l10.W0 omux-2</from>
					</mux>
					<mux name="mux-27">
						<from>l2.E1 l4.E10 l8.E1 l10.E0 omux-3</from>
					</mux>
					<mux name="mux-28">
						<from>l2.N2 l4.N11 l8.N2 l10.N1 omux-4</from>
					</mux>
					<mux name="mux-29">
						<from>l2.S2 l4.S11 l8.S2 l10.S1 omux-5</from>
					</mux>
					<mux name="mux-30">
						<from>l2.W2 l4.W11 l8.W2 l10.W1 omux-6</from>
					</mux>
					<mux name="mux-31">
						<from>l2.E2 l4.E11 l8.E2 l10.E1 omux-7</from>
					</mux>
					<mux name="mux-32">
						<from>l2.N3 l6.N0 l8.N3 l10.N2 omux-8</from>
					</mux>
					<mux name="mux-33">
						<from>l2.S3 l6.S0 l8.S3 l10.S2 omux-9</from>
					</mux>
					<mux name="mux-34">
						<from>l2.W3 l6.W0 l8.W3 l10.W2 omux-10</from>
					</mux>
					<mux name="mux-35">
						<from>l2.E3 l6.E0 l8.E3 l10.E2 omux-11</from>
					</mux>
					<mux name="mux-36">
						<from>l2.N4 l6.N1 l8.N4 l10.N3 omux-12</from>
					</mux>
					<mux name="mux-37">
						<from>l2.S4 l6.S1 l8.S4 l10.S3 omux-13</from>
					</mux>
					<mux name="mux-38">
						<from>l2.W4 l6.W1 l8.W4 l10.W3 omux-14</from>
					</mux>
					<mux name="mux-39">
						<from>l2.E4 l6.E1 l8.E4 l10.E3 omux-15</from>
					</mux>
					<mux name="mux-40">
						<from>l2.N5 l6.N2 l8.N5 l10.N4 ram9k.q_o[24]</from>
					</mux>
					<mux name="mux-41">
						<from>l2.S5 l6.S2 l8.S5 l10.S4 ram9k.q_o[25]</from>
					</mux>
					<mux name="mux-42">
						<from>l2.W5 l6.W2 l8.W5 l10.W4 ram9k.q_o[26]</from>
					</mux>
					<mux name="mux-43">
						<from>l2.E5 l6.E2 l8.E5 l10.E4 ram9k.q_o[27]</from>
					</mux>
					<mux name="mux-44">
						<from>l4.N0 l6.N3 l8.N6 l10.N5 ram9k.q_o[28]</from>
					</mux>
					<mux name="mux-45">
						<from>l4.S0 l6.S3 l8.S6 l10.S5 ram9k.q_o[29]</from>
					</mux>
					<mux name="mux-46">
						<from>l4.W0 l6.W3 l8.W6 l10.W5 ram9k.q_o[30]</from>
					</mux>
					<mux name="mux-47">
						<from>l4.E0 l6.E3 l8.E6 l10.E5 ram9k.q_o[31]</from>
					</mux>
					<mux name="mux-48">
						<from>l4.N1 l6.N4 l8.N7 l10.N6 ram9k.q_o[32]</from>
					</mux>
					<mux name="mux-49">
						<from>l4.S1 l6.S4 l8.S7 l10.S6 ram9k.q_o[33]</from>
					</mux>
					<mux name="mux-50">
						<from>l4.W1 l6.W4 l8.W7 l10.W6 ram9k.q_o[34]</from>
					</mux>
					<mux name="mux-51">
						<from>l4.E1 l6.E4 l8.E7 l10.E6 ram9k.q_o[35]</from>
					</mux>
					<mux name="mux-52">
						<from>l4.N2 l6.N5 l8.N8 l10.N7 ram9k.q_o[24]</from>
					</mux>
					<mux name="mux-53">
						<from>l4.S2 l6.S5 l8.S8 l10.S7 ram9k.q_o[25]</from>
					</mux>
					<mux name="mux-54">
						<from>l4.W2 l6.W5 l8.W8 l10.W7 ram9k.q_o[26]</from>
					</mux>
					<mux name="mux-55">
						<from>l4.E2 l6.E5 l8.E8 l10.E7 ram9k.q_o[27]</from>
					</mux>
					<mux name="mux-56">
						<from>l4.N3 l6.N6 l8.N9 l10.N8 ram9k.q_o[28]</from>
					</mux>
					<mux name="mux-57">
						<from>l4.S3 l6.S6 l8.S9 l10.S8 ram9k.q_o[29]</from>
					</mux>
					<mux name="mux-58">
						<from>l4.W3 l6.W6 l8.W9 l10.W8 ram9k.q_o[30]</from>
					</mux>
					<mux name="mux-59">
						<from>l4.E3 l6.E6 l8.E9 l10.E8 ram9k.q_o[31]</from>
					</mux>
					<mux name="mux-_0">
						<from>l1.N0 l6.N4 l10.N3 ram9k.q_o[24]</from>
					</mux>
					<mux name="mux-_1">
						<from>l1.S0 l6.S4 l10.S3 ram9k.q_o[25]</from>
					</mux>
					<mux name="mux-_2">
						<from>l1.W0 l6.W4 l10.W3 ram9k.q_o[26]</from>
					</mux>
					<mux name="mux-_3">
						<from>l1.E0 l6.E4 l10.E3 ram9k.q_o[27]</from>
					</mux>
					<mux name="mux-_4">
						<from>l1.N1 l6.N5 l10.N4 ram9k.q_o[28]</from>
					</mux>
					<mux name="mux-_5">
						<from>l1.S1 l6.S5 l10.S4 ram9k.q_o[29]</from>
					</mux>
					<mux name="mux-_6">
						<from>l1.W1 l6.W5 l10.W4 ram9k.q_o[30]</from>
					</mux>
					<mux name="mux-_7">
						<from>l1.E1 l6.E5 l10.E4 ram9k.q_o[31]</from>
					</mux>
					<mux name="mux-_8">
						<from>l1.N2 l6.N6 l10.N5 ram9k.q_o[32]</from>
					</mux>
					<mux name="mux-_9">
						<from>l1.S2 l6.S6 l10.S5 ram9k.q_o[33]</from>
					</mux>
					<mux name="mux-_10">
						<from>l1.W2 l6.W6 l10.W5 ram9k.q_o[34]</from>
					</mux>
					<mux name="mux-_11">
						<from>l1.E2 l6.E6 l10.E5 ram9k.q_o[35]</from>
					</mux>
					<mux name="mux-_12">
						<from>l1.N3 l6.N7 l10.N6 ram9k.q_o[24]</from>
					</mux>
					<mux name="mux-_13">
						<from>l1.S3 l6.S7 l10.S6 ram9k.q_o[25]</from>
					</mux>
					<mux name="mux-_14">
						<from>l1.W3 l6.W7 l10.W6 ram9k.q_o[26]</from>
					</mux>
					<mux name="mux-_15">
						<from>l1.E3 l6.E7 l10.E6 ram9k.q_o[27]</from>
					</mux>
					<mux name="mux-_16">
						<from>l1.N4 l6.N8 l10.N7 ram9k.q_o[28]</from>
					</mux>
					<mux name="mux-_17">
						<from>l1.S4 l6.S8 l10.S7 ram9k.q_o[29]</from>
					</mux>
					<mux name="mux-_18">
						<from>l1.W4 l6.W8 l10.W7 ram9k.q_o[30]</from>
					</mux>
					<mux name="mux-_19">
						<from>l1.E4 l6.E8 l10.E7 ram9k.q_o[31]</from>
					</mux>
				</first_stage>
				<second_stage>
					<mux name="mux--0">
						<to>ram9k.raddr_i[6]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--1">
						<to>ram9k.waddr_i[6]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--2">
						<to>ram9k.data_i[27]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--3">
						<to>ram9k.data_i[32]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--4">
						<to>ram9k.data_i[10]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--5">
						<to>ram9k.data_i[15]</to>
						<from>mux-0 mux-1 mux-2 mux-3 mux-4 mux-5</from>
					</mux>
					<mux name="mux--6">
						<to>ram9k.bwen_ni[29]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--7">
						<to>ram9k.bwen_ni[34]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--8">
						<to>ram9k.bwen_ni[12]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--9">
						<to>ram9k.bwen_ni[17]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--10">
						<to>ram9k.raddr_i[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--11">
						<to>ram9k.waddr_i[8]</to>
						<from>mux-6 mux-7 mux-8 mux-9 mux-10 mux-11</from>
					</mux>
					<mux name="mux--12">
						<to>ram9k.raddr_i[7]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--13">
						<to>ram9k.waddr_i[7]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--14">
						<to>ram9k.data_i[28]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--15">
						<to>ram9k.data_i[33]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--16">
						<to>ram9k.data_i[11]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--17">
						<to>ram9k.data_i[16]</to>
						<from>mux-12 mux-13 mux-14 mux-15 mux-16 mux-17</from>
					</mux>
					<mux name="mux--18">
						<to>ram9k.bwen_ni[30]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--19">
						<to>ram9k.bwen_ni[35]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--20">
						<to>ram9k.bwen_ni[13]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--21">
						<to>ram9k.wen_ni[0]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--22">
						<to>ram9k.raddr_i[9]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--23">
						<to>ram9k.waddr_i[9]</to>
						<from>mux-18 mux-19 mux-20 mux-21 mux-22 mux-23</from>
					</mux>
					<mux name="mux--24">
						<to>ram9k.raddr_i[8]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--25">
						<to>ram9k.waddr_i[8]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--26">
						<to>ram9k.data_i[29]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--27">
						<to>ram9k.data_i[34]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--28">
						<to>ram9k.data_i[12]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--29">
						<to>ram9k.data_i[17]</to>
						<from>mux-24 mux-25 mux-26 mux-27 mux-28 mux-29</from>
					</mux>
					<mux name="mux--30">
						<to>ram9k.bwen_ni[31]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--31">
						<to>ram9k.bwen_ni[9]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--32">
						<to>ram9k.bwen_ni[14]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--33">
						<to>ram9k.ren_ni[0]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--34">
						<to>ram9k.raddr_i[10]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--35">
						<to>ram9k.waddr_i[10]</to>
						<from>mux-30 mux-31 mux-32 mux-33 mux-34 mux-35</from>
					</mux>
					<mux name="mux--36">
						<to>ram9k.raddr_i[9]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--37">
						<to>ram9k.waddr_i[9]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--38">
						<to>ram9k.data_i[30]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--39">
						<to>ram9k.data_i[35]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--40">
						<to>ram9k.data_i[13]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--41">
						<to>ram9k.bwen_ni[27]</to>
						<from>mux-36 mux-37 mux-38 mux-39 mux-40 mux-41</from>
					</mux>
					<mux name="mux--42">
						<to>ram9k.bwen_ni[32]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--43">
						<to>ram9k.bwen_ni[10]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--44">
						<to>ram9k.bwen_ni[15]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--45">
						<to>ram9k.raddr_i[6]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--46">
						<to>ram9k.waddr_i[6]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--47">
						<to>ram9k.data_i[27]</to>
						<from>mux-42 mux-43 mux-44 mux-45 mux-46 mux-47</from>
					</mux>
					<mux name="mux--48">
						<to>ram9k.raddr_i[10]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--49">
						<to>ram9k.waddr_i[10]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--50">
						<to>ram9k.data_i[31]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--51">
						<to>ram9k.data_i[9]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--52">
						<to>ram9k.data_i[14]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--53">
						<to>ram9k.bwen_ni[28]</to>
						<from>mux-48 mux-49 mux-50 mux-51 mux-52 mux-53</from>
					</mux>
					<mux name="mux--54">
						<to>ram9k.bwen_ni[33]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--55">
						<to>ram9k.bwen_ni[11]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--56">
						<to>ram9k.bwen_ni[16]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--57">
						<to>ram9k.raddr_i[7]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--58">
						<to>ram9k.waddr_i[7]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux--59">
						<to>ram9k.data_i[28]</to>
						<from>mux-54 mux-55 mux-56 mux-57 mux-58 mux-59</from>
					</mux>
					<mux name="mux_0">
						<to>l1.N0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-0</from>
					</mux>
					<mux name="mux_1">
						<to>l1.S0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-1</from>
					</mux>
					<mux name="mux_2">
						<to>l1.W0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-2</from>
					</mux>
					<mux name="mux_3">
						<to>l1.E0</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-3</from>
					</mux>
					<mux name="mux_4">
						<to>l1.N1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-4</from>
					</mux>
					<mux name="mux_5">
						<to>l1.S1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-5</from>
					</mux>
					<mux name="mux_6">
						<to>l1.W1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-6</from>
					</mux>
					<mux name="mux_7">
						<to>l1.E1</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-7</from>
					</mux>
					<mux name="mux_8">
						<to>l1.N2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-8</from>
					</mux>
					<mux name="mux_9">
						<to>l1.S2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-9</from>
					</mux>
					<mux name="mux_10">
						<to>l1.W2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-10</from>
					</mux>
					<mux name="mux_11">
						<to>l1.E2</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-11</from>
					</mux>
					<mux name="mux_12">
						<to>l1.N3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-12</from>
					</mux>
					<mux name="mux_13">
						<to>l1.S3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-13</from>
					</mux>
					<mux name="mux_14">
						<to>l1.W3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-14</from>
					</mux>
					<mux name="mux_15">
						<to>l1.E3</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-15</from>
					</mux>
					<mux name="mux_16">
						<to>l1.N4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-0</from>
					</mux>
					<mux name="mux_17">
						<to>l1.S4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-1</from>
					</mux>
					<mux name="mux_18">
						<to>l1.W4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-2</from>
					</mux>
					<mux name="mux_19">
						<to>l1.E4</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-3</from>
					</mux>
					<mux name="mux_20">
						<to>l2.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-4</from>
					</mux>
					<mux name="mux_21">
						<to>l2.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-5</from>
					</mux>
					<mux name="mux_22">
						<to>l2.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-6</from>
					</mux>
					<mux name="mux_23">
						<to>l2.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-7</from>
					</mux>
					<mux name="mux_24">
						<to>l2.N2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-8</from>
					</mux>
					<mux name="mux_25">
						<to>l2.S2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-9</from>
					</mux>
					<mux name="mux_26">
						<to>l2.W2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-10</from>
					</mux>
					<mux name="mux_27">
						<to>l2.E2</to>
						<from>mux-48 mux-52 mux-49 mux-53 mux-50 mux-54 mux-51 mux-55 omux-11</from>
					</mux>
					<mux name="mux_28">
						<to>l2.N4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-12</from>
					</mux>
					<mux name="mux_29">
						<to>l2.S4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-13</from>
					</mux>
					<mux name="mux_30">
						<to>l2.W4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-14</from>
					</mux>
					<mux name="mux_31">
						<to>l2.E4</to>
						<from>mux-56 mux-_0 mux-57 mux-_1 mux-58 mux-_2 mux-59 mux-_3 omux-15</from>
					</mux>
					<mux name="mux_32">
						<to>l4.N0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-0</from>
					</mux>
					<mux name="mux_33">
						<to>l4.S0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-1</from>
					</mux>
					<mux name="mux_34">
						<to>l4.W0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-2</from>
					</mux>
					<mux name="mux_35">
						<to>l4.E0</to>
						<from>mux-_4 mux-_8 mux-_5 mux-_9 mux-_6 mux-_10 mux-_7 mux-_11 omux-3</from>
					</mux>
					<mux name="mux_36">
						<to>l4.N4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-4</from>
					</mux>
					<mux name="mux_37">
						<to>l4.S4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-5</from>
					</mux>
					<mux name="mux_38">
						<to>l4.W4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-6</from>
					</mux>
					<mux name="mux_39">
						<to>l4.E4</to>
						<from>mux-_12 mux-_16 mux-_13 mux-_17 mux-_14 mux-_18 mux-_15 mux-_19 omux-7</from>
					</mux>
					<mux name="mux_40">
						<to>l4.N8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-8</from>
					</mux>
					<mux name="mux_41">
						<to>l4.S8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-9</from>
					</mux>
					<mux name="mux_42">
						<to>l4.W8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-10</from>
					</mux>
					<mux name="mux_43">
						<to>l4.E8</to>
						<from>mux-0 mux-4 mux-1 mux-5 mux-2 mux-6 mux-3 mux-7 omux-11</from>
					</mux>
					<mux name="mux_44">
						<to>l6.N0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-12</from>
					</mux>
					<mux name="mux_45">
						<to>l6.S0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-13</from>
					</mux>
					<mux name="mux_46">
						<to>l6.W0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-14</from>
					</mux>
					<mux name="mux_47">
						<to>l6.E0</to>
						<from>mux-8 mux-12 mux-9 mux-13 mux-10 mux-14 mux-11 mux-15 omux-15</from>
					</mux>
					<mux name="mux_48">
						<to>l6.N6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-0</from>
					</mux>
					<mux name="mux_49">
						<to>l6.S6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-1</from>
					</mux>
					<mux name="mux_50">
						<to>l6.W6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-2</from>
					</mux>
					<mux name="mux_51">
						<to>l6.E6</to>
						<from>mux-16 mux-20 mux-17 mux-21 mux-18 mux-22 mux-19 mux-23 omux-3</from>
					</mux>
					<mux name="mux_52">
						<to>l8.N0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-4</from>
					</mux>
					<mux name="mux_53">
						<to>l8.S0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-5</from>
					</mux>
					<mux name="mux_54">
						<to>l8.W0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-6</from>
					</mux>
					<mux name="mux_55">
						<to>l8.E0</to>
						<from>mux-24 mux-28 mux-25 mux-29 mux-26 mux-30 mux-27 mux-31 omux-7</from>
					</mux>
					<mux name="mux_56">
						<to>l8.N8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-8</from>
					</mux>
					<mux name="mux_57">
						<to>l8.S8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-9</from>
					</mux>
					<mux name="mux_58">
						<to>l8.W8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-10</from>
					</mux>
					<mux name="mux_59">
						<to>l8.E8</to>
						<from>mux-32 mux-36 mux-33 mux-37 mux-34 mux-38 mux-35 mux-39 omux-11</from>
					</mux>
					<mux name="mux_60">
						<to>l10.N0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-12</from>
					</mux>
					<mux name="mux_61">
						<to>l10.S0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-13</from>
					</mux>
					<mux name="mux_62">
						<to>l10.W0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-14</from>
					</mux>
					<mux name="mux_63">
						<to>l10.E0</to>
						<from>mux-40 mux-44 mux-41 mux-45 mux-42 mux-46 mux-43 mux-47 omux-15</from>
					</mux>
				</second_stage>
			</multistage_muxs>
		</vib>
	</vib_arch>
	<vib_layout>
		<fixed_layout name="ultimate">
			<row type="vib3" starty="H-1" priority="100"/>
			<row type="vib4" starty="0" priority="100"/>
			<col type="vib2" startx="W-1" priority="100"/>
			<col type="vib1" startx="0" priority="100"/>
			<corners type="vib5" priority="101"/>
			<fill type="vib0" priority="10"/>
			<region type="vib6" startx="5" endx="5" starty="1" endy="H-2" priority="30"/>
			<region type="vib6" startx="11" endx="11" starty="1" endy="H-2" priority="30"/>
			<region type="vib6" startx="17" endx="17" starty="1" endy="H-2" priority="30"/>
			<region type="vib6" startx="29" endx="29" starty="1" endy="H-2" priority="30"/>
			<region type="vib6" startx="35" endx="35" starty="1" endy="H-2" priority="30"/>
			<region type="vib6" startx="41" endx="41" starty="1" endy="H-2" priority="30"/>
			<single type="vib10" x="5" y="H-1" priority="101"/>
			<single type="vib7" x="5" y="1" priority="102"/>
			<single type="vib7" x="5" y="3" priority="102"/>
			<single type="vib7" x="5" y="5" priority="102"/>
			<single type="vib7" x="5" y="7" priority="102"/>
			<single type="vib7" x="5" y="9" priority="102"/>
			<single type="vib7" x="5" y="11" priority="102"/>
			<single type="vib7" x="5" y="13" priority="102"/>
			<single type="vib7" x="5" y="15" priority="102"/>
			<single type="vib7" x="5" y="17" priority="102"/>
			<single type="vib7" x="5" y="19" priority="102"/>
			<single type="vib7" x="5" y="21" priority="102"/>
			<single type="vib7" x="5" y="23" priority="102"/>
			<single type="vib7" x="5" y="25" priority="102"/>
			<single type="vib7" x="5" y="27" priority="102"/>
			<single type="vib7" x="5" y="29" priority="102"/>
			<single type="vib7" x="5" y="31" priority="102"/>
			<single type="vib7" x="5" y="33" priority="102"/>
			<single type="vib7" x="5" y="35" priority="102"/>
			<single type="vib7" x="5" y="37" priority="102"/>
			<single type="vib7" x="5" y="39" priority="102"/>
			<single type="vib7" x="5" y="41" priority="102"/>
			<single type="vib7" x="5" y="43" priority="102"/>
			<single type="vib7" x="5" y="45" priority="102"/>
			<single type="vib7" x="5" y="47" priority="102"/>
			<single type="vib12" x="5" y="0" priority="101"/>
			<single type="vib10" x="11" y="H-1" priority="101"/>
			<single type="vib7" x="11" y="1" priority="102"/>
			<single type="vib7" x="11" y="3" priority="102"/>
			<single type="vib7" x="11" y="5" priority="102"/>
			<single type="vib7" x="11" y="7" priority="102"/>
			<single type="vib7" x="11" y="9" priority="102"/>
			<single type="vib7" x="11" y="11" priority="102"/>
			<single type="vib7" x="11" y="13" priority="102"/>
			<single type="vib7" x="11" y="15" priority="102"/>
			<single type="vib7" x="11" y="17" priority="102"/>
			<single type="vib7" x="11" y="19" priority="102"/>
			<single type="vib7" x="11" y="21" priority="102"/>
			<single type="vib7" x="11" y="23" priority="102"/>
			<single type="vib7" x="11" y="25" priority="102"/>
			<single type="vib7" x="11" y="27" priority="102"/>
			<single type="vib7" x="11" y="29" priority="102"/>
			<single type="vib7" x="11" y="31" priority="102"/>
			<single type="vib7" x="11" y="33" priority="102"/>
			<single type="vib7" x="11" y="35" priority="102"/>
			<single type="vib7" x="11" y="37" priority="102"/>
			<single type="vib7" x="11" y="39" priority="102"/>
			<single type="vib7" x="11" y="41" priority="102"/>
			<single type="vib7" x="11" y="43" priority="102"/>
			<single type="vib7" x="11" y="45" priority="102"/>
			<single type="vib7" x="11" y="47" priority="102"/>
			<single type="vib12" x="11" y="0" priority="101"/>
			<single type="vib10" x="17" y="H-1" priority="101"/>
			<single type="vib7" x="17" y="1" priority="102"/>
			<single type="vib7" x="17" y="3" priority="102"/>
			<single type="vib7" x="17" y="5" priority="102"/>
			<single type="vib7" x="17" y="7" priority="102"/>
			<single type="vib7" x="17" y="9" priority="102"/>
			<single type="vib7" x="17" y="11" priority="102"/>
			<single type="vib7" x="17" y="13" priority="102"/>
			<single type="vib7" x="17" y="15" priority="102"/>
			<single type="vib7" x="17" y="17" priority="102"/>
			<single type="vib7" x="17" y="19" priority="102"/>
			<single type="vib7" x="17" y="21" priority="102"/>
			<single type="vib7" x="17" y="23" priority="102"/>
			<single type="vib7" x="17" y="25" priority="102"/>
			<single type="vib7" x="17" y="27" priority="102"/>
			<single type="vib7" x="17" y="29" priority="102"/>
			<single type="vib7" x="17" y="31" priority="102"/>
			<single type="vib7" x="17" y="33" priority="102"/>
			<single type="vib7" x="17" y="35" priority="102"/>
			<single type="vib7" x="17" y="37" priority="102"/>
			<single type="vib7" x="17" y="39" priority="102"/>
			<single type="vib7" x="17" y="41" priority="102"/>
			<single type="vib7" x="17" y="43" priority="102"/>
			<single type="vib7" x="17" y="45" priority="102"/>
			<single type="vib7" x="17" y="47" priority="102"/>
			<single type="vib12" x="17" y="0" priority="101"/>
			<single type="vib10" x="29" y="H-1" priority="101"/>
			<single type="vib7" x="29" y="1" priority="102"/>
			<single type="vib7" x="29" y="3" priority="102"/>
			<single type="vib7" x="29" y="5" priority="102"/>
			<single type="vib7" x="29" y="7" priority="102"/>
			<single type="vib7" x="29" y="9" priority="102"/>
			<single type="vib7" x="29" y="11" priority="102"/>
			<single type="vib7" x="29" y="13" priority="102"/>
			<single type="vib7" x="29" y="15" priority="102"/>
			<single type="vib7" x="29" y="17" priority="102"/>
			<single type="vib7" x="29" y="19" priority="102"/>
			<single type="vib7" x="29" y="21" priority="102"/>
			<single type="vib7" x="29" y="23" priority="102"/>
			<single type="vib7" x="29" y="25" priority="102"/>
			<single type="vib7" x="29" y="27" priority="102"/>
			<single type="vib7" x="29" y="29" priority="102"/>
			<single type="vib7" x="29" y="31" priority="102"/>
			<single type="vib7" x="29" y="33" priority="102"/>
			<single type="vib7" x="29" y="35" priority="102"/>
			<single type="vib7" x="29" y="37" priority="102"/>
			<single type="vib7" x="29" y="39" priority="102"/>
			<single type="vib7" x="29" y="41" priority="102"/>
			<single type="vib7" x="29" y="43" priority="102"/>
			<single type="vib7" x="29" y="45" priority="102"/>
			<single type="vib7" x="29" y="47" priority="102"/>
			<single type="vib12" x="29" y="0" priority="101"/>
			<single type="vib10" x="35" y="H-1" priority="101"/>
			<single type="vib7" x="35" y="1" priority="102"/>
			<single type="vib7" x="35" y="3" priority="102"/>
			<single type="vib7" x="35" y="5" priority="102"/>
			<single type="vib7" x="35" y="7" priority="102"/>
			<single type="vib7" x="35" y="9" priority="102"/>
			<single type="vib7" x="35" y="11" priority="102"/>
			<single type="vib7" x="35" y="13" priority="102"/>
			<single type="vib7" x="35" y="15" priority="102"/>
			<single type="vib7" x="35" y="17" priority="102"/>
			<single type="vib7" x="35" y="19" priority="102"/>
			<single type="vib7" x="35" y="21" priority="102"/>
			<single type="vib7" x="35" y="23" priority="102"/>
			<single type="vib7" x="35" y="25" priority="102"/>
			<single type="vib7" x="35" y="27" priority="102"/>
			<single type="vib7" x="35" y="29" priority="102"/>
			<single type="vib7" x="35" y="31" priority="102"/>
			<single type="vib7" x="35" y="33" priority="102"/>
			<single type="vib7" x="35" y="35" priority="102"/>
			<single type="vib7" x="35" y="37" priority="102"/>
			<single type="vib7" x="35" y="39" priority="102"/>
			<single type="vib7" x="35" y="41" priority="102"/>
			<single type="vib7" x="35" y="43" priority="102"/>
			<single type="vib7" x="35" y="45" priority="102"/>
			<single type="vib7" x="35" y="47" priority="102"/>
			<single type="vib12" x="35" y="0" priority="101"/>
			<single type="vib10" x="41" y="H-1" priority="101"/>
			<single type="vib7" x="41" y="1" priority="102"/>
			<single type="vib7" x="41" y="3" priority="102"/>
			<single type="vib7" x="41" y="5" priority="102"/>
			<single type="vib7" x="41" y="7" priority="102"/>
			<single type="vib7" x="41" y="9" priority="102"/>
			<single type="vib7" x="41" y="11" priority="102"/>
			<single type="vib7" x="41" y="13" priority="102"/>
			<single type="vib7" x="41" y="15" priority="102"/>
			<single type="vib7" x="41" y="17" priority="102"/>
			<single type="vib7" x="41" y="19" priority="102"/>
			<single type="vib7" x="41" y="21" priority="102"/>
			<single type="vib7" x="41" y="23" priority="102"/>
			<single type="vib7" x="41" y="25" priority="102"/>
			<single type="vib7" x="41" y="27" priority="102"/>
			<single type="vib7" x="41" y="29" priority="102"/>
			<single type="vib7" x="41" y="31" priority="102"/>
			<single type="vib7" x="41" y="33" priority="102"/>
			<single type="vib7" x="41" y="35" priority="102"/>
			<single type="vib7" x="41" y="37" priority="102"/>
			<single type="vib7" x="41" y="39" priority="102"/>
			<single type="vib7" x="41" y="41" priority="102"/>
			<single type="vib7" x="41" y="43" priority="102"/>
			<single type="vib7" x="41" y="45" priority="102"/>
			<single type="vib7" x="41" y="47" priority="102"/>
			<single type="vib12" x="41" y="0" priority="101"/>
			<region type="vib8" startx="8" endx="8" starty="1" endy="H-2" priority="20"/>
			<region type="vib8" startx="14" endx="14" starty="1" endy="H-2" priority="20"/>
			<region type="vib8" startx="20" endx="20" starty="1" endy="H-2" priority="20"/>
			<region type="vib8" startx="32" endx="32" starty="1" endy="H-2" priority="20"/>
			<region type="vib8" startx="38" endx="38" starty="1" endy="H-2" priority="20"/>
			<region type="vib8" startx="44" endx="44" starty="1" endy="H-2" priority="20"/>
			<single type="vib11" x="8" y="H-1" priority="101"/>
			<single type="vib9" x="8" y="1" priority="102"/>
			<single type="vib9" x="8" y="3" priority="102"/>
			<single type="vib9" x="8" y="5" priority="102"/>
			<single type="vib9" x="8" y="7" priority="102"/>
			<single type="vib9" x="8" y="9" priority="102"/>
			<single type="vib9" x="8" y="11" priority="102"/>
			<single type="vib9" x="8" y="13" priority="102"/>
			<single type="vib9" x="8" y="15" priority="102"/>
			<single type="vib9" x="8" y="17" priority="102"/>
			<single type="vib9" x="8" y="19" priority="102"/>
			<single type="vib9" x="8" y="21" priority="102"/>
			<single type="vib9" x="8" y="23" priority="102"/>
			<single type="vib9" x="8" y="25" priority="102"/>
			<single type="vib9" x="8" y="27" priority="102"/>
			<single type="vib9" x="8" y="29" priority="102"/>
			<single type="vib9" x="8" y="31" priority="102"/>
			<single type="vib9" x="8" y="33" priority="102"/>
			<single type="vib9" x="8" y="35" priority="102"/>
			<single type="vib9" x="8" y="37" priority="102"/>
			<single type="vib9" x="8" y="39" priority="102"/>
			<single type="vib9" x="8" y="41" priority="102"/>
			<single type="vib9" x="8" y="43" priority="102"/>
			<single type="vib9" x="8" y="45" priority="102"/>
			<single type="vib9" x="8" y="47" priority="102"/>
			<single type="vib13" x="8" y="0" priority="101"/>
			<single type="vib11" x="14" y="H-1" priority="101"/>
			<single type="vib9" x="14" y="1" priority="102"/>
			<single type="vib9" x="14" y="3" priority="102"/>
			<single type="vib9" x="14" y="5" priority="102"/>
			<single type="vib9" x="14" y="7" priority="102"/>
			<single type="vib9" x="14" y="9" priority="102"/>
			<single type="vib9" x="14" y="11" priority="102"/>
			<single type="vib9" x="14" y="13" priority="102"/>
			<single type="vib9" x="14" y="15" priority="102"/>
			<single type="vib9" x="14" y="17" priority="102"/>
			<single type="vib9" x="14" y="19" priority="102"/>
			<single type="vib9" x="14" y="21" priority="102"/>
			<single type="vib9" x="14" y="23" priority="102"/>
			<single type="vib9" x="14" y="25" priority="102"/>
			<single type="vib9" x="14" y="27" priority="102"/>
			<single type="vib9" x="14" y="29" priority="102"/>
			<single type="vib9" x="14" y="31" priority="102"/>
			<single type="vib9" x="14" y="33" priority="102"/>
			<single type="vib9" x="14" y="35" priority="102"/>
			<single type="vib9" x="14" y="37" priority="102"/>
			<single type="vib9" x="14" y="39" priority="102"/>
			<single type="vib9" x="14" y="41" priority="102"/>
			<single type="vib9" x="14" y="43" priority="102"/>
			<single type="vib9" x="14" y="45" priority="102"/>
			<single type="vib9" x="14" y="47" priority="102"/>
			<single type="vib13" x="14" y="0" priority="101"/>
			<single type="vib11" x="20" y="H-1" priority="101"/>
			<single type="vib9" x="20" y="1" priority="102"/>
			<single type="vib9" x="20" y="3" priority="102"/>
			<single type="vib9" x="20" y="5" priority="102"/>
			<single type="vib9" x="20" y="7" priority="102"/>
			<single type="vib9" x="20" y="9" priority="102"/>
			<single type="vib9" x="20" y="11" priority="102"/>
			<single type="vib9" x="20" y="13" priority="102"/>
			<single type="vib9" x="20" y="15" priority="102"/>
			<single type="vib9" x="20" y="17" priority="102"/>
			<single type="vib9" x="20" y="19" priority="102"/>
			<single type="vib9" x="20" y="21" priority="102"/>
			<single type="vib9" x="20" y="23" priority="102"/>
			<single type="vib9" x="20" y="25" priority="102"/>
			<single type="vib9" x="20" y="27" priority="102"/>
			<single type="vib9" x="20" y="29" priority="102"/>
			<single type="vib9" x="20" y="31" priority="102"/>
			<single type="vib9" x="20" y="33" priority="102"/>
			<single type="vib9" x="20" y="35" priority="102"/>
			<single type="vib9" x="20" y="37" priority="102"/>
			<single type="vib9" x="20" y="39" priority="102"/>
			<single type="vib9" x="20" y="41" priority="102"/>
			<single type="vib9" x="20" y="43" priority="102"/>
			<single type="vib9" x="20" y="45" priority="102"/>
			<single type="vib9" x="20" y="47" priority="102"/>
			<single type="vib13" x="20" y="0" priority="101"/>
			<single type="vib11" x="32" y="H-1" priority="101"/>
			<single type="vib9" x="32" y="1" priority="102"/>
			<single type="vib9" x="32" y="3" priority="102"/>
			<single type="vib9" x="32" y="5" priority="102"/>
			<single type="vib9" x="32" y="7" priority="102"/>
			<single type="vib9" x="32" y="9" priority="102"/>
			<single type="vib9" x="32" y="11" priority="102"/>
			<single type="vib9" x="32" y="13" priority="102"/>
			<single type="vib9" x="32" y="15" priority="102"/>
			<single type="vib9" x="32" y="17" priority="102"/>
			<single type="vib9" x="32" y="19" priority="102"/>
			<single type="vib9" x="32" y="21" priority="102"/>
			<single type="vib9" x="32" y="23" priority="102"/>
			<single type="vib9" x="32" y="25" priority="102"/>
			<single type="vib9" x="32" y="27" priority="102"/>
			<single type="vib9" x="32" y="29" priority="102"/>
			<single type="vib9" x="32" y="31" priority="102"/>
			<single type="vib9" x="32" y="33" priority="102"/>
			<single type="vib9" x="32" y="35" priority="102"/>
			<single type="vib9" x="32" y="37" priority="102"/>
			<single type="vib9" x="32" y="39" priority="102"/>
			<single type="vib9" x="32" y="41" priority="102"/>
			<single type="vib9" x="32" y="43" priority="102"/>
			<single type="vib9" x="32" y="45" priority="102"/>
			<single type="vib9" x="32" y="47" priority="102"/>
			<single type="vib13" x="32" y="0" priority="101"/>
			<single type="vib11" x="38" y="H-1" priority="101"/>
			<single type="vib9" x="38" y="1" priority="102"/>
			<single type="vib9" x="38" y="3" priority="102"/>
			<single type="vib9" x="38" y="5" priority="102"/>
			<single type="vib9" x="38" y="7" priority="102"/>
			<single type="vib9" x="38" y="9" priority="102"/>
			<single type="vib9" x="38" y="11" priority="102"/>
			<single type="vib9" x="38" y="13" priority="102"/>
			<single type="vib9" x="38" y="15" priority="102"/>
			<single type="vib9" x="38" y="17" priority="102"/>
			<single type="vib9" x="38" y="19" priority="102"/>
			<single type="vib9" x="38" y="21" priority="102"/>
			<single type="vib9" x="38" y="23" priority="102"/>
			<single type="vib9" x="38" y="25" priority="102"/>
			<single type="vib9" x="38" y="27" priority="102"/>
			<single type="vib9" x="38" y="29" priority="102"/>
			<single type="vib9" x="38" y="31" priority="102"/>
			<single type="vib9" x="38" y="33" priority="102"/>
			<single type="vib9" x="38" y="35" priority="102"/>
			<single type="vib9" x="38" y="37" priority="102"/>
			<single type="vib9" x="38" y="39" priority="102"/>
			<single type="vib9" x="38" y="41" priority="102"/>
			<single type="vib9" x="38" y="43" priority="102"/>
			<single type="vib9" x="38" y="45" priority="102"/>
			<single type="vib9" x="38" y="47" priority="102"/>
			<single type="vib13" x="38" y="0" priority="101"/>
			<single type="vib11" x="44" y="H-1" priority="101"/>
			<single type="vib9" x="44" y="1" priority="102"/>
			<single type="vib9" x="44" y="3" priority="102"/>
			<single type="vib9" x="44" y="5" priority="102"/>
			<single type="vib9" x="44" y="7" priority="102"/>
			<single type="vib9" x="44" y="9" priority="102"/>
			<single type="vib9" x="44" y="11" priority="102"/>
			<single type="vib9" x="44" y="13" priority="102"/>
			<single type="vib9" x="44" y="15" priority="102"/>
			<single type="vib9" x="44" y="17" priority="102"/>
			<single type="vib9" x="44" y="19" priority="102"/>
			<single type="vib9" x="44" y="21" priority="102"/>
			<single type="vib9" x="44" y="23" priority="102"/>
			<single type="vib9" x="44" y="25" priority="102"/>
			<single type="vib9" x="44" y="27" priority="102"/>
			<single type="vib9" x="44" y="29" priority="102"/>
			<single type="vib9" x="44" y="31" priority="102"/>
			<single type="vib9" x="44" y="33" priority="102"/>
			<single type="vib9" x="44" y="35" priority="102"/>
			<single type="vib9" x="44" y="37" priority="102"/>
			<single type="vib9" x="44" y="39" priority="102"/>
			<single type="vib9" x="44" y="41" priority="102"/>
			<single type="vib9" x="44" y="43" priority="102"/>
			<single type="vib9" x="44" y="45" priority="102"/>
			<single type="vib9" x="44" y="47" priority="102"/>
			<single type="vib13" x="44" y="0" priority="101"/>
		</fixed_layout>
	</vib_layout>
</architecture>
