********************************************
*  SURELOG System Verilog Compiler/Linter  *
********************************************

[INFO :CM0023] Creating log file ../../../build/tests/RiscV/slpp_all/surelog.log.

[WARNI:CM0010] Command line argument "-full64" ignored.

[WARNI:CM0010] Command line argument "-PP" ignored.

[WARNI:CM0010] Command line argument "-notice" ignored.

[WARNI:CM0010] Command line argument "-line" ignored.

[NOTE :CM0009] Command line argument "+lint=all,noVCDE,noUI" ignored.

[NOTE :CM0009] Command line argument "+v2k" ignored.

[WARNI:CM0010] Command line argument "-quiet" ignored.

[WARNI:CM0010] Command line argument "-debug_pp" ignored.

[WARNI:CM0010] Command line argument "-Mdirectory=sim/csrc" ignored.

[NOTE :CM0009] Command line argument "+vc+list" ignored.

[WARNI:CM0010] Command line argument "-CC" ignored.

[WARNI:CM0010] Command line argument "-std=c++11" ignored.

[WARNI:CM0005] Include path "/include" does not exist.

[NOTE :PP0105] src/main/verilog/vscale_ctrl_constants.vh:42 Multiply defined macro "MEM_TYPE_WIDTH",
               src/main/verilog/vscale_ctrl_constants.vh:33 previous definition.

[INFO :CM0029] Using global timescale: "1ns/10ps".

[INFO :CP0300] Compilation...

[INFO :CP0303] src/main/verilog/vscale_PC_mux.v:5 Compile module "work@vscale_PC_mux".

[INFO :CP0303] src/main/verilog/vscale_alu.v:5 Compile module "work@vscale_alu".

[INFO :CP0303] src/main/verilog/vscale_core.v:5 Compile module "work@vscale_core".

[INFO :CP0303] src/main/verilog/vscale_csr_file.v:5 Compile module "work@vscale_csr_file".

[INFO :CP0303] src/main/verilog/vscale_ctrl.v:6 Compile module "work@vscale_ctrl".

[INFO :CP0303] src/test/verilog/vscale_dp_hasti_sram.v:2 Compile module "work@vscale_dp_hasti_sram".

[INFO :CP0303] src/main/verilog/vscale_hasti_bridge.v:4 Compile module "work@vscale_hasti_bridge".

[INFO :CP0303] src/test/verilog/vscale_hex_tb.v:3 Compile module "work@vscale_hex_tb".

[INFO :CP0303] src/main/verilog/vscale_imm_gen.v:5 Compile module "work@vscale_imm_gen".

[INFO :CP0303] src/main/verilog/vscale_mul_div.v:4 Compile module "work@vscale_mul_div".

[INFO :CP0303] src/main/verilog/vscale_pipeline.v:7 Compile module "work@vscale_pipeline".

[INFO :CP0303] src/main/verilog/vscale_regfile.v:2 Compile module "work@vscale_regfile".

[INFO :CP0303] src/test/verilog/vscale_sim_top.v:4 Compile module "work@vscale_sim_top".

[INFO :CP0303] src/main/verilog/vscale_src_a_mux.v:5 Compile module "work@vscale_src_a_mux".

[INFO :CP0303] src/main/verilog/vscale_src_b_mux.v:5 Compile module "work@vscale_src_b_mux".

/home/alain/Surelog/build/../dist/surelog/surelog: line 5: 13354 Segmentation fault      (core dumped) ${SCRIPTPATH}/bin/surelog.exe "$@"
Command exited with non-zero status 139
3.26user 0.05system 0:03.44elapsed 96%CPU (0avgtext+0avgdata 103900maxresident)k
0inputs+2824outputs (0major+29684minor)pagefaults 0swaps
