<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="VGA.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="clockmodule.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clockmodule.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clockmodule.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clockmodule.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clockmodule.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="clockmodule.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clockmodule.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="clockmodule.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="clockmodule.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="clockmodule.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clockmodule.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="clockmodule.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clockmodule.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clockmodule.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="clockmodule.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="clockmodule.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="clockmodule.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="clockmodule.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clockmodule.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="clockmodule_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clockmodule_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="clockmodule_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="clockmodule_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="clockmodule_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clockmodule_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clockmodule_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="clockmodule_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="clockmodule_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clockmodule_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clockmodule_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="clockmodule_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="clockmodule_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clockmodule_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clockmodule_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="vga_640x480.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="vga_640x480.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_640x480.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_640x480.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="vga_640x480.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="vga_640x480.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_640x480_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="vga_640x480_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_640x480_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="vga_640x480_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1480290696" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1480290696">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1480294022" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-2630597406642851027" xil_pn:start_ts="1480294022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480294022" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2290022658596423796" xil_pn:start_ts="1480294022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480290696" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1480290696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480294022" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2210219520778794635" xil_pn:start_ts="1480294022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480290696" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-7493580321282947067" xil_pn:start_ts="1480290696">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480294022" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5141854415948662402" xil_pn:start_ts="1480294022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480294028" xil_pn:in_ck="1076366513041033083" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="5498650319987580754" xil_pn:start_ts="1480294022">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="clockmodule.lso"/>
      <outfile xil_pn:name="clockmodule.ngc"/>
      <outfile xil_pn:name="clockmodule.ngr"/>
      <outfile xil_pn:name="clockmodule.prj"/>
      <outfile xil_pn:name="clockmodule.stx"/>
      <outfile xil_pn:name="clockmodule.syr"/>
      <outfile xil_pn:name="clockmodule.xst"/>
      <outfile xil_pn:name="clockmodule_vhdl.prj"/>
      <outfile xil_pn:name="clockmodule_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1480294187" xil_pn:in_ck="8322967932933995742" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="3942302476708728842" xil_pn:start_ts="1480294187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1480294191" xil_pn:in_ck="-6657973318785992330" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6706251767551889700" xil_pn:start_ts="1480294187">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="clockmodule.bld"/>
      <outfile xil_pn:name="clockmodule.ngd"/>
      <outfile xil_pn:name="clockmodule_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1480294194" xil_pn:in_ck="-1183969935698649257" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-3037193059779134713" xil_pn:start_ts="1480294191">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="clockmodule.pcf"/>
      <outfile xil_pn:name="clockmodule_map.map"/>
      <outfile xil_pn:name="clockmodule_map.mrp"/>
      <outfile xil_pn:name="clockmodule_map.ncd"/>
      <outfile xil_pn:name="clockmodule_map.ngm"/>
      <outfile xil_pn:name="clockmodule_map.xrpt"/>
      <outfile xil_pn:name="clockmodule_summary.xml"/>
      <outfile xil_pn:name="clockmodule_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1480294201" xil_pn:in_ck="-8971647801242122416" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="5592077876867041805" xil_pn:start_ts="1480294194">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="clockmodule.ncd"/>
      <outfile xil_pn:name="clockmodule.pad"/>
      <outfile xil_pn:name="clockmodule.par"/>
      <outfile xil_pn:name="clockmodule.ptwx"/>
      <outfile xil_pn:name="clockmodule.unroutes"/>
      <outfile xil_pn:name="clockmodule.xpi"/>
      <outfile xil_pn:name="clockmodule_pad.csv"/>
      <outfile xil_pn:name="clockmodule_pad.txt"/>
      <outfile xil_pn:name="clockmodule_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1480294201" xil_pn:in_ck="-4329397628555421869" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1480294199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="clockmodule.twr"/>
      <outfile xil_pn:name="clockmodule.twx"/>
    </transform>
    <transform xil_pn:name="TRAN_postSynthesisSimModel">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="InputAdded"/>
    </transform>
  </transforms>

</generated_project>
