

================================================================
== Vivado HLS Report for 'fir'
================================================================
* Date:           Sat Jan 16 19:33:24 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fir1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3| 30.000 ns | 30.000 ns |    3|    3|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     14|       0|    346|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     112|    168|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     27|    -|
|Register         |        -|      -|     642|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     14|     754|    541|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      6|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+-----+-----+-----+
    |       Instance       |       Module       | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------+--------------------+---------+-------+-----+-----+-----+
    |fir_ap_start_s_axi_U  |fir_ap_start_s_axi  |        0|      0|  112|  168|    0|
    +----------------------+--------------------+---------+-------+-----+-----+-----+
    |Total                 |                    |        0|      0|  112|  168|    0|
    +----------------------+--------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln700_1_fu_192_p2  |     *    |      2|  0|  20|          32|           8|
    |mul_ln700_2_fu_198_p2  |     *    |      2|  0|  20|          32|           9|
    |mul_ln700_3_fu_114_p2  |     *    |      2|  0|  20|          32|           9|
    |mul_ln700_4_fu_120_p2  |     *    |      2|  0|  20|          32|           9|
    |mul_ln700_5_fu_126_p2  |     *    |      2|  0|  20|          32|           8|
    |mul_ln700_6_fu_132_p2  |     *    |      2|  0|  20|          32|           6|
    |mul_ln700_fu_186_p2    |     *    |      2|  0|  20|          32|           6|
    |add_ln700_1_fu_222_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_2_fu_204_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_3_fu_208_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln700_4_fu_212_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln700_fu_218_p2    |     +    |      0|  0|  39|          32|          32|
    |y_V                    |     +    |      0|  0|  32|          32|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |     14|  0| 346|         416|         247|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+
    |Total      |  27|          5|    1|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln700_4_reg_279         |  32|   0|   32|          0|
    |ap_CS_fsm                   |   4|   0|    4|          0|
    |mul_ln700_1_reg_269         |  32|   0|   32|          0|
    |mul_ln700_2_reg_274         |  32|   0|   32|          0|
    |mul_ln700_3_reg_244         |  30|   0|   32|          2|
    |mul_ln700_4_reg_249         |  32|   0|   32|          0|
    |mul_ln700_5_reg_254         |  32|   0|   32|          0|
    |mul_ln700_6_reg_259         |  32|   0|   32|          0|
    |mul_ln700_reg_264           |  32|   0|   32|          0|
    |shift_reg_V_0               |  32|   0|   32|          0|
    |shift_reg_V_1               |  32|   0|   32|          0|
    |shift_reg_V_2               |  32|   0|   32|          0|
    |shift_reg_V_3               |  32|   0|   32|          0|
    |shift_reg_V_4               |  32|   0|   32|          0|
    |shift_reg_V_4_load_reg_239  |  32|   0|   32|          0|
    |shift_reg_V_5               |  32|   0|   32|          0|
    |shift_reg_V_6               |  32|   0|   32|          0|
    |shift_reg_V_7               |  32|   0|   32|          0|
    |shift_reg_V_8               |  32|   0|   32|          0|
    |shift_reg_V_9               |  32|   0|   32|          0|
    |x_V_read_reg_233            |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 642|   0|  644|          2|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_ap_start_AWVALID  |  in |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_AWREADY  | out |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_AWADDR   |  in |    5|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_WVALID   |  in |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_WREADY   | out |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_WDATA    |  in |   32|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_WSTRB    |  in |    4|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_ARVALID  |  in |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_ARREADY  | out |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_ARADDR   |  in |    5|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_RVALID   | out |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_RREADY   |  in |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_RDATA    | out |   32|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_RRESP    | out |    2|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_BVALID   | out |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_BREADY   |  in |    1|    s_axi   |   ap_start   |    scalar    |
|s_axi_ap_start_BRESP    | out |    2|    s_axi   |   ap_start   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |      fir     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |      fir     | return value |
|interrupt               | out |    1| ap_ctrl_hs |      fir     | return value |
+------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%x_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %x_V)" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:16]   --->   Operation 5 'read' 'x_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 8.51>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%shift_reg_V_4_load = load i32* @shift_reg_V_4, align 16" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 6 'load' 'shift_reg_V_4_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%shift_reg_V_3_load = load i32* @shift_reg_V_3, align 4" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 7 'load' 'shift_reg_V_3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_3_load, i32* @shift_reg_V_4, align 16" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 8 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%shift_reg_V_2_load = load i32* @shift_reg_V_2, align 8" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 9 'load' 'shift_reg_V_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_2_load, i32* @shift_reg_V_3, align 4" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 10 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%shift_reg_V_1_load = load i32* @shift_reg_V_1, align 4" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 11 'load' 'shift_reg_V_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_1_load, i32* @shift_reg_V_2, align 8" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%shift_reg_V_0_load = load i32* @shift_reg_V_0, align 16" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 13 'load' 'shift_reg_V_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_0_load, i32* @shift_reg_V_1, align 4" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 14 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "store i32 %x_V_read, i32* @shift_reg_V_0, align 16" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:34]   --->   Operation 15 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (8.51ns)   --->   "%mul_ln700_3 = mul i32 %shift_reg_V_4_load, 500" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:41]   --->   Operation 16 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (8.51ns)   --->   "%mul_ln700_4 = mul i32 %shift_reg_V_3_load, 313" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:41]   --->   Operation 17 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (8.51ns)   --->   "%mul_ln700_5 = mul i32 %shift_reg_V_1_load, -91" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:41]   --->   Operation 18 'mul' 'mul_ln700_5' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (8.51ns)   --->   "%mul_ln700_6 = mul i32 %x_V_read, 53" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:41]   --->   Operation 19 'mul' 'mul_ln700_6' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.51>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%shift_reg_V_9_load = load i32* @shift_reg_V_9, align 4" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 20 'load' 'shift_reg_V_9_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%shift_reg_V_8_load = load i32* @shift_reg_V_8, align 16" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 21 'load' 'shift_reg_V_8_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_8_load, i32* @shift_reg_V_9, align 4" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 22 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%shift_reg_V_7_load = load i32* @shift_reg_V_7, align 4" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 23 'load' 'shift_reg_V_7_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_7_load, i32* @shift_reg_V_8, align 16" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 24 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%shift_reg_V_6_load = load i32* @shift_reg_V_6, align 8" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 25 'load' 'shift_reg_V_6_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_6_load, i32* @shift_reg_V_7, align 4" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 26 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%shift_reg_V_5_load = load i32* @shift_reg_V_5, align 4" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 27 'load' 'shift_reg_V_5_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_5_load, i32* @shift_reg_V_6, align 8" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 28 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_4_load, i32* @shift_reg_V_5, align 4" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:32]   --->   Operation 29 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (8.51ns)   --->   "%mul_ln700 = mul i32 %shift_reg_V_9_load, 53" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:41]   --->   Operation 30 'mul' 'mul_ln700' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (8.51ns)   --->   "%mul_ln700_1 = mul i32 %shift_reg_V_7_load, -91" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:41]   --->   Operation 31 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (8.51ns)   --->   "%mul_ln700_2 = mul i32 %shift_reg_V_5_load, 313" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:41]   --->   Operation 32 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_2 = add i32 %mul_ln700_3, %mul_ln700_4" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:41]   --->   Operation 33 'add' 'add_ln700_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 34 [1/1] (2.55ns)   --->   "%add_ln700_3 = add i32 %mul_ln700_5, %mul_ln700_6" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:41]   --->   Operation 34 'add' 'add_ln700_3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln700_4 = add i32 %add_ln700_3, %add_ln700_2" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:41]   --->   Operation 35 'add' 'add_ln700_4' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.92>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %y_V), !map !32"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %x_V), !map !38"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @fir_str) nounwind"   --->   Operation 38 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:20]   --->   Operation 39 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %y_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:21]   --->   Operation 40 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %x_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:22]   --->   Operation 41 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (2.55ns)   --->   "%add_ln700 = add i32 %mul_ln700_1, %mul_ln700_2" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:41]   --->   Operation 42 'add' 'add_ln700' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_1 = add i32 %add_ln700, %mul_ln700" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:41]   --->   Operation 43 'add' 'add_ln700_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 44 [1/1] (4.37ns) (root node of TernaryAdder)   --->   "%add_ln700_5 = add i32 %add_ln700_4, %add_ln700_1" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:41]   --->   Operation 44 'add' 'add_ln700_5' <Predicate = true> <Delay = 4.37> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.18> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 45 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %y_V, i32 %add_ln700_5)" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:43]   --->   Operation 45 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [C:/Users/znxnt/Desktop/fir_1/fir11/fir.cpp:44]   --->   Operation 46 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ shift_reg_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read         ) [ 00100]
shift_reg_V_4_load (load         ) [ 00010]
shift_reg_V_3_load (load         ) [ 00000]
store_ln32         (store        ) [ 00000]
shift_reg_V_2_load (load         ) [ 00000]
store_ln32         (store        ) [ 00000]
shift_reg_V_1_load (load         ) [ 00000]
store_ln32         (store        ) [ 00000]
shift_reg_V_0_load (load         ) [ 00000]
store_ln32         (store        ) [ 00000]
store_ln34         (store        ) [ 00000]
mul_ln700_3        (mul          ) [ 00010]
mul_ln700_4        (mul          ) [ 00010]
mul_ln700_5        (mul          ) [ 00010]
mul_ln700_6        (mul          ) [ 00010]
shift_reg_V_9_load (load         ) [ 00000]
shift_reg_V_8_load (load         ) [ 00000]
store_ln32         (store        ) [ 00000]
shift_reg_V_7_load (load         ) [ 00000]
store_ln32         (store        ) [ 00000]
shift_reg_V_6_load (load         ) [ 00000]
store_ln32         (store        ) [ 00000]
shift_reg_V_5_load (load         ) [ 00000]
store_ln32         (store        ) [ 00000]
store_ln32         (store        ) [ 00000]
mul_ln700          (mul          ) [ 00001]
mul_ln700_1        (mul          ) [ 00001]
mul_ln700_2        (mul          ) [ 00001]
add_ln700_2        (add          ) [ 00000]
add_ln700_3        (add          ) [ 00000]
add_ln700_4        (add          ) [ 00001]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
specbitsmap_ln0    (specbitsmap  ) [ 00000]
spectopmodule_ln0  (spectopmodule) [ 00000]
specinterface_ln20 (specinterface) [ 00000]
specinterface_ln21 (specinterface) [ 00000]
specinterface_ln22 (specinterface) [ 00000]
add_ln700          (add          ) [ 00000]
add_ln700_1        (add          ) [ 00000]
add_ln700_5        (add          ) [ 00000]
write_ln43         (write        ) [ 00000]
ret_ln44           (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="y_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_V_9">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_9"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_V_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_V_7">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_7"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_V_6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_V_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_reg_V_4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_reg_V_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_reg_V_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_reg_V_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_reg_V_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fir_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="x_V_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln43_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="0" index="2" bw="32" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln43/4 "/>
</bind>
</comp>

<comp id="65" class="1004" name="shift_reg_V_4_load_load_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_4_load/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="shift_reg_V_3_load_load_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_3_load/2 "/>
</bind>
</comp>

<comp id="73" class="1004" name="store_ln32_store_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="32" slack="0"/>
<pin id="75" dir="0" index="1" bw="32" slack="0"/>
<pin id="76" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="shift_reg_V_2_load_load_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_2_load/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln32_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="32" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="shift_reg_V_1_load_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="32" slack="0"/>
<pin id="91" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_load/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="store_ln32_store_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="32" slack="0"/>
<pin id="96" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="shift_reg_V_0_load_load_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="32" slack="0"/>
<pin id="101" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_0_load/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln32_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln34_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="1"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="mul_ln700_3_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="10" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_3/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="mul_ln700_4_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="10" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_4/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="mul_ln700_5_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_5/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mul_ln700_6_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="0" index="1" bw="7" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_6/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="shift_reg_V_9_load_load_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_9_load/3 "/>
</bind>
</comp>

<comp id="141" class="1004" name="shift_reg_V_8_load_load_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_8_load/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln32_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="32" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="shift_reg_V_7_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_7_load/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln32_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="32" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="shift_reg_V_6_load_load_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_6_load/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln32_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="shift_reg_V_5_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_5_load/3 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln32_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="store_ln32_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="1"/>
<pin id="183" dir="0" index="1" bw="32" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="mul_ln700_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="7" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mul_ln700_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="8" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="mul_ln700_2_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="10" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="add_ln700_2_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_2/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="add_ln700_3_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_3/3 "/>
</bind>
</comp>

<comp id="212" class="1004" name="add_ln700_4_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_4/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="add_ln700_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="0" index="1" bw="32" slack="1"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="add_ln700_1_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="32" slack="1"/>
<pin id="225" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="add_ln700_5_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="1"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_5/4 "/>
</bind>
</comp>

<comp id="233" class="1005" name="x_V_read_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_V_read "/>
</bind>
</comp>

<comp id="239" class="1005" name="shift_reg_V_4_load_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="1"/>
<pin id="241" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_V_4_load "/>
</bind>
</comp>

<comp id="244" class="1005" name="mul_ln700_3_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="1"/>
<pin id="246" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_3 "/>
</bind>
</comp>

<comp id="249" class="1005" name="mul_ln700_4_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_4 "/>
</bind>
</comp>

<comp id="254" class="1005" name="mul_ln700_5_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="1"/>
<pin id="256" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_5 "/>
</bind>
</comp>

<comp id="259" class="1005" name="mul_ln700_6_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_6 "/>
</bind>
</comp>

<comp id="264" class="1005" name="mul_ln700_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="269" class="1005" name="mul_ln700_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="mul_ln700_2_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_2 "/>
</bind>
</comp>

<comp id="279" class="1005" name="add_ln700_4_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="56"><net_src comp="24" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="50" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="14" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="69" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="78"><net_src comp="14" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="79" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="16" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="97"><net_src comp="89" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="18" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="102"><net_src comp="22" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="22" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="118"><net_src comp="65" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="69" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="89" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="4" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="4" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="6" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="169"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="10" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="137" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="32" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="151" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="30" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="171" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="216"><net_src comp="208" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="204" pin="2"/><net_sink comp="212" pin=1"/></net>

<net id="226"><net_src comp="218" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="222" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="232"><net_src comp="227" pin="2"/><net_sink comp="58" pin=2"/></net>

<net id="236"><net_src comp="52" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="238"><net_src comp="233" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="242"><net_src comp="65" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="247"><net_src comp="114" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="252"><net_src comp="120" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="257"><net_src comp="126" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="262"><net_src comp="132" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="267"><net_src comp="186" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="272"><net_src comp="192" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="277"><net_src comp="198" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="282"><net_src comp="212" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="227" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_V | {4 }
	Port: shift_reg_V_9 | {3 }
	Port: shift_reg_V_8 | {3 }
	Port: shift_reg_V_7 | {3 }
	Port: shift_reg_V_6 | {3 }
	Port: shift_reg_V_5 | {3 }
	Port: shift_reg_V_4 | {2 }
	Port: shift_reg_V_3 | {2 }
	Port: shift_reg_V_2 | {2 }
	Port: shift_reg_V_1 | {2 }
	Port: shift_reg_V_0 | {2 }
 - Input state : 
	Port: fir : x_V | {1 }
	Port: fir : shift_reg_V_9 | {3 }
	Port: fir : shift_reg_V_8 | {3 }
	Port: fir : shift_reg_V_7 | {3 }
	Port: fir : shift_reg_V_6 | {3 }
	Port: fir : shift_reg_V_5 | {3 }
	Port: fir : shift_reg_V_4 | {2 }
	Port: fir : shift_reg_V_3 | {2 }
	Port: fir : shift_reg_V_2 | {2 }
	Port: fir : shift_reg_V_1 | {2 }
	Port: fir : shift_reg_V_0 | {2 }
  - Chain level:
	State 1
	State 2
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
		mul_ln700_3 : 1
		mul_ln700_4 : 1
		mul_ln700_5 : 1
	State 3
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
		mul_ln700 : 1
		mul_ln700_1 : 1
		mul_ln700_2 : 1
		add_ln700_4 : 1
	State 4
		add_ln700_1 : 1
		add_ln700_5 : 2
		write_ln43 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |   add_ln700_2_fu_204   |    0    |    0    |    32   |
|          |   add_ln700_3_fu_208   |    0    |    0    |    39   |
|    add   |   add_ln700_4_fu_212   |    0    |    0    |    32   |
|          |    add_ln700_fu_218    |    0    |    0    |    39   |
|          |   add_ln700_1_fu_222   |    0    |    0    |    32   |
|          |   add_ln700_5_fu_227   |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |   mul_ln700_3_fu_114   |    2    |    0    |    20   |
|          |   mul_ln700_4_fu_120   |    2    |    0    |    20   |
|          |   mul_ln700_5_fu_126   |    2    |    0    |    20   |
|    mul   |   mul_ln700_6_fu_132   |    2    |    0    |    20   |
|          |    mul_ln700_fu_186    |    2    |    0    |    20   |
|          |   mul_ln700_1_fu_192   |    2    |    0    |    20   |
|          |   mul_ln700_2_fu_198   |    2    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|   read   |   x_V_read_read_fu_52  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   write  | write_ln43_write_fu_58 |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    14   |    0    |   346   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    add_ln700_4_reg_279   |   32   |
|    mul_ln700_1_reg_269   |   32   |
|    mul_ln700_2_reg_274   |   32   |
|    mul_ln700_3_reg_244   |   32   |
|    mul_ln700_4_reg_249   |   32   |
|    mul_ln700_5_reg_254   |   32   |
|    mul_ln700_6_reg_259   |   32   |
|     mul_ln700_reg_264    |   32   |
|shift_reg_V_4_load_reg_239|   32   |
|     x_V_read_reg_233     |   32   |
+--------------------------+--------+
|           Total          |   320  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   14   |    0   |   346  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   320  |    -   |
+-----------+--------+--------+--------+
|   Total   |   14   |   320  |   346  |
+-----------+--------+--------+--------+
