 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:02:44 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[33]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX1_RVT)       0.00       0.00 r
  Delay2_out1_reg[2]/Q (DFFX1_RVT)         0.28       0.28 r
  U760/Y (NBUFFX16_RVT)                    0.13       0.42 r
  U629/Y (XNOR2X2_RVT)                     0.18       0.60 f
  U626/Y (NAND2X0_RVT)                     0.12       0.71 r
  U630/Y (AND2X1_RVT)                      0.13       0.84 r
  U632/Y (NAND3X0_RVT)                     0.07       0.91 f
  U493/Y (NAND2X0_RVT)                     0.09       1.00 r
  U1068/Y (AO21X1_RVT)                     0.10       1.11 r
  U1278/Y (AO21X1_RVT)                     0.14       1.25 r
  U1307/Y (NAND2X0_RVT)                    0.08       1.33 f
  U665/Y (NAND2X4_RVT)                     0.20       1.53 r
  U655/Y (AO21X1_RVT)                      0.16       1.69 r
  U966/Y (XNOR2X2_RVT)                     0.17       1.86 f
  U965/Y (NAND2X0_RVT)                     0.08       1.93 r
  U1506/Y (NAND2X0_RVT)                    0.07       2.00 f
  Delay3_out1_reg[33]/D (DFFX1_RVT)        0.00       2.00 f
  data arrival time                                   2.00

  clock clk (rise edge)                    1.65       1.65
  clock network delay (ideal)              0.00       1.65
  Delay3_out1_reg[33]/CLK (DFFX1_RVT)      0.00       1.65 r
  library setup time                      -0.14       1.51
  data required time                                  1.51
  -----------------------------------------------------------
  data required time                                  1.51
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.49


1
