../../../../../../rtl/verilog/axi4/core/peripheral_spram_axi4.sv

../../../../../../bench/verilog/tests/core/axi4/peripheral_spram_testbench.sv
