Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 48fb820010a34d719493404182bca1e3 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_booth_radix_2_behav xil_defaultlib.tb_booth_radix_2 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bintobcd(WIDTH=32'b01000)
Compiling module xil_defaultlib.radix_2_booth(WIDTH=32'b0100)
Compiling module xil_defaultlib.bcd_to_hex
Compiling module xil_defaultlib.display_controller(WIDTH=32'b010...
Compiling module xil_defaultlib.top_module(WIDTH=32'b0100)
Compiling module xil_defaultlib.tb_booth_radix_2
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_booth_radix_2_behav
