{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "CPU:\n",
    "    RAM\n",
    "    Memory controller\n",
    "    \n",
    "    \n",
    "CPU Instructions:\n",
    "    ADD: addition\n",
    "    SUB: subtraction\n",
    "    CMP: comparing values\n",
    "    JMP: jump to other parts of the memory\n",
    "        \n",
    "CPU registers:\n",
    "    RO, R1, .. Rn\n",
    "    used with the various instructions\n",
    "    \n",
    "CPU Clock:\n",
    "    time x work\n",
    "    The number of times per second the CPU does some processing\n",
    "    \n",
    "\n",
    "    \n",
    "Execution Flow\n",
    "\n",
    "In summary, XYT-CPU operates in 4 phases:\n",
    "\n",
    "- Load RAM[PC] to IR and increment Program Counter (PC) counter.\n",
    "- Load instructions argument, (from RAM, GP Register, Keypard) PC++ for two byte instructions\n",
    "- Execute instruction (ALU operation, BEQ jump)\n",
    "- Dump result(if any, to RAM, GP Register or display buffer register)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 64,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Decimal: 0, Hexadecimal: 0x0, Binary: 0b0\n",
      "Decimal: 1, Hexadecimal: 0x1, Binary: 0b1\n",
      "Decimal: 2, Hexadecimal: 0x2, Binary: 0b10\n",
      "Decimal: 3, Hexadecimal: 0x3, Binary: 0b11\n",
      "Decimal: 4, Hexadecimal: 0x4, Binary: 0b100\n",
      "Decimal: 5, Hexadecimal: 0x5, Binary: 0b101\n",
      "Decimal: 6, Hexadecimal: 0x6, Binary: 0b110\n",
      "Decimal: 7, Hexadecimal: 0x7, Binary: 0b111\n",
      "Decimal: 8, Hexadecimal: 0x8, Binary: 0b1000\n",
      "Decimal: 9, Hexadecimal: 0x9, Binary: 0b1001\n",
      "Decimal: 10, Hexadecimal: 0xa, Binary: 0b1010\n",
      "Decimal: 11, Hexadecimal: 0xb, Binary: 0b1011\n",
      "Decimal: 12, Hexadecimal: 0xc, Binary: 0b1100\n",
      "Decimal: 13, Hexadecimal: 0xd, Binary: 0b1101\n",
      "Decimal: 14, Hexadecimal: 0xe, Binary: 0b1110\n",
      "Decimal: 15, Hexadecimal: 0xf, Binary: 0b1111\n",
      "Decimal: 16, Hexadecimal: 0x10, Binary: 0b10000\n",
      "Decimal: 17, Hexadecimal: 0x11, Binary: 0b10001\n",
      "Decimal: 18, Hexadecimal: 0x12, Binary: 0b10010\n",
      "Decimal: 19, Hexadecimal: 0x13, Binary: 0b10011\n"
     ]
    }
   ],
   "source": [
    "for num in range(20):\n",
    "    print(f'Decimal: {num}, Hexadecimal: {hex(num)}, Binary: {bin(num)}')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 65,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "255"
      ]
     },
     "execution_count": 65,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "len([0b0] * 0xFF)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "LDI : 0b10000010\n",
    "HLT : 0b00000001\n",
    "PRN : 0b01000111\n",
    "MUL : 0b10100010\n",
    "NOP : 0b00000000\n",
    "POP : 0b01000110\n",
    "RET : 0b00010001\n",
    "CALL : 0b01010000\n",
    "PUSH : 0b01000101\n",
    "SP : 0b00000111\n",
    "ADD : 0b10100000\n",
    "SUB : 0b10100001\n",
    "CMP : 0b10100111\n",
    "EQ : 0b00000111\n",
    "JMP : 0b01010100\n",
    "JEQ : 0b01010101\n",
    "JNE : 0b01010110\n",
    "\n",
    "# BITWISE ALU OPCODES - (stretch)\n",
    "AND : 0b10101000\n",
    "MOD : 0b10100100\n",
    "SHL : 0b10101100\n",
    "SHR : 0b10101101\n",
    "XOR : 0b10101011\n",
    "OR : 0b10101010\n",
    "NOT : 0b01101001\n",
    "\n",
    "self.branch : {\n",
    "    ADD : 0b10100000,   # addition\n",
    "    ADDI : 0b10100101,  # add immediate\n",
    "    AND : 0b10101000,   # bitwise and\n",
    "    CALL : 0b01010000,  # subroutine call\n",
    "    CMP : 0b10100111,   # compare\n",
    "    DEC : 0b01100110,   # decrement\n",
    "    DIV : 0b10100011,   # divide\n",
    "    HLT : 0b00000001,   # halt cpu and exit emulator\n",
    "    INC : 0b01100101,   # increment\n",
    "    IINT : 0b01010010,  # issue interrupt\n",
    "    IRET : 0b00010011,  # return from an interrupt\n",
    "    JEQ : 0b01010101,   # jump if equal\n",
    "    JGE : 0b01011010,   # jump if greater than or equal\n",
    "    JGT : 0b01010111,   # jump if greater than\n",
    "    JLE : 0b01011001,   # jump if less than or equal\n",
    "    JLT : 0b01011000,   # jump if less than\n",
    "    JMP : 0b01010100,   # jump\n",
    "    JNE : 0b01010110,   # jump if not equal\n",
    "    LD : 0b10000011,    # load\n",
    "    LDI : 0b10000010,   # load immediate\n",
    "    MOD : 0b10100100,   # modulo\n",
    "    MUL : 0b10100010,   # multiply\n",
    "    NOP : 0b00000000,   # no operation\n",
    "    NOT : 0b01101001,   # bitwise not\n",
    "    OR : 0b10101010,    # bitwise or\n",
    "    POP : 0b01000110,   # pop from stack\n",
    "    PRA : 0b01001000,   # print ASCII\n",
    "    PRN : 0b01000111,   # print numeric\n",
    "    PUSH : 0b01000101,  # push to stack\n",
    "    RET : 0b00010001,   # return from subroutine\n",
    "    SHL : 0b10101100,   # shift left, fill with zeros\n",
    "    SHR : 0b10101101,   # shift right, fill with zeros\n",
    "    ST : 0b10000100,    # store in (write to) memory\n",
    "    SUB : 0b10100001,   # subtract\n",
    "    XOR : 0b10101011,   # bitwise exclusive or\n",
    "\n",
    "    IM : 5,  # register number for interrupt mask\n",
    "    IS : 6,  # register number for interrupt status\n",
    "    SP : 7,  # register number for stack pointer\n",
    "}"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 94,
   "metadata": {},
   "outputs": [],
   "source": [
    "class CPU:\n",
    "    \"\"\"Main CPU class.\"\"\"\n",
    "\n",
    "    def __init__(self):\n",
    "        \"\"\"Construct a new CPU.\"\"\"\n",
    "        self.branch : {\n",
    "            ADD : 0b10100000,   # addition\n",
    "            ADDI : 0b10100101,  # add immediate\n",
    "            AND : 0b10101000,   # bitwise and\n",
    "            CALL : 0b01010000,  # subroutine call\n",
    "            CMP : 0b10100111,   # compare\n",
    "            DEC : 0b01100110,   # decrement\n",
    "            DIV : 0b10100011,   # divide\n",
    "            HLT : 0b00000001,   # halt cpu and exit emulator\n",
    "            INC : 0b01100101,   # increment\n",
    "            IINT : 0b01010010,  # issue interrupt\n",
    "            IRET : 0b00010011,  # return from an interrupt\n",
    "            JEQ : 0b01010101,   # jump if equal\n",
    "            JGE : 0b01011010,   # jump if greater than or equal\n",
    "            JGT : 0b01010111,   # jump if greater than\n",
    "            JLE : 0b01011001,   # jump if less than or equal\n",
    "            JLT : 0b01011000,   # jump if less than\n",
    "            JMP : 0b01010100,   # jump\n",
    "            JNE : 0b01010110,   # jump if not equal\n",
    "            LD : 0b10000011,    # load\n",
    "            LDI : 0b10000010,   # load immediate\n",
    "            MOD : 0b10100100,   # modulo\n",
    "            MUL : 0b10100010,   # multiply\n",
    "            NOP : 0b00000000,   # no operation\n",
    "            NOT : 0b01101001,   # bitwise not\n",
    "            OR : 0b10101010,    # bitwise or\n",
    "            POP : 0b01000110,   # pop from stack\n",
    "            PRA : 0b01001000,   # print ASCII\n",
    "            PRN : 0b01000111,   # print numeric\n",
    "            PUSH : 0b01000101,  # push to stack\n",
    "            RET : 0b00010001,   # return from subroutine\n",
    "            SHL : 0b10101100,   # shift left, fill with zeros\n",
    "            SHR : 0b10101101,   # shift right, fill with zeros\n",
    "            ST : 0b10000100,    # store in (write to) memory\n",
    "            SUB : 0b10100001,   # subtract\n",
    "            XOR : 0b10101011,   # bitwise exclusive or\n",
    "\n",
    "            IM : 5,  # register number for interrupt mask\n",
    "            IS : 6,  # register number for interrupt status\n",
    "            SP : 7,  # register number for stack pointer\n",
    "            }\n",
    "\n",
    "        self.reg = bytearray(8)\n",
    "        self.ram = bytearray(256)\n",
    "\n",
    "        self.reg[7] = 0xF4\n",
    "\n",
    "        self.PC = 0   # program counter\n",
    "        self.IR = 0   # instruction register\n",
    "        self.MAR = 0  # memory address register\n",
    "        self.MDR = 0  # memory data register\n",
    "        self.FL = 0   # flags\n",
    "\n",
    "        self.interrupts_enabled = True\n",
    "\n",
    "    def aand(self, reg_a, reg_b):\n",
    "        \"\"\"\n",
    "        Bitwise-AND the values in registerA and registerB, then store the\n",
    "        result in registerA.\n",
    "        \"\"\"\n",
    "        self.alu('AND', reg_a, reg_b)\n",
    "\n",
    "    def add(self, reg_a, reg_b):\n",
    "        \"\"\"\n",
    "        Add the value in two registers and store the result in registerA.\n",
    "        \"\"\"\n",
    "        self.alu('ADD', reg_a, reg_b)\n",
    "\n",
    "    def addi(self, reg_num, value):\n",
    "        \"\"\"\n",
    "        Increase the contents of the given register by the given value.\n",
    "        \"\"\"\n",
    "        self.alu('ADDI', reg_num, value)\n",
    "\n",
    "    def call(self, reg_num):\n",
    "        \"\"\"\n",
    "        Calls a subroutine (function) at the address stored in the register.\n",
    "\n",
    "        The address of the instruction directly after CALL is pushed onto the\n",
    "        stack. This allows us to return to where we left off when the\n",
    "        subroutine finishes executing.\n",
    "\n",
    "        The PC is set to the address stored in the given register. We jump to\n",
    "        that location in RAM and execute the first instruction in the\n",
    "        subroutine. The PC can move forward or backwards from its current\n",
    "        location.\n",
    "        \"\"\"\n",
    "        self.ldi(4, self.PC + 2)\n",
    "        self.push(4)\n",
    "        self.PC = self.reg[reg_num]\n",
    "\n",
    "    def cmp(self, reg_a, reg_b):\n",
    "        \"\"\"\n",
    "        Compare the values in two registers.\n",
    "\n",
    "        - If they are equal, set the Equal E flag to 1, otherwise set it to 0.\n",
    "\n",
    "        - If registerA is less than registerB, set the Less-than L flag to 1,\n",
    "        otherwise set it to 0.\n",
    "\n",
    "        - If registerA is greater than registerB, set the Greater-than G flag\n",
    "        to 1, otherwise set it to 0.\n",
    "        \"\"\"\n",
    "        self.alu('CMP', reg_a, reg_b)\n",
    "\n",
    "    def dec(self, reg_num):\n",
    "        \"\"\"\n",
    "        Decrement (subtract 1 from) the value in the given register.\n",
    "        \"\"\"\n",
    "        self.alu('DEC', reg_num)\n",
    "\n",
    "    def div(self, reg_a, reg_b):\n",
    "        \"\"\"\n",
    "        Divide the value in the first register by the value in the second,\n",
    "        storing the result in registerA.\n",
    "\n",
    "        If the value in the second register is 0, the system should print an\n",
    "        error message and halt.\n",
    "        \"\"\"\n",
    "        self.alu('DIV', reg_a, reg_b)\n",
    "\n",
    "    def inc(self, reg_num):\n",
    "        \"\"\"\n",
    "        Increment (add 1 to) the value in the given register.\n",
    "        \"\"\"\n",
    "        self.alu('INC', reg_num)\n",
    "\n",
    "    def iint(self, reg_num):\n",
    "        \"\"\"\n",
    "        Issue the interrupt number stored in the given register.\n",
    "        \"\"\"\n",
    "\n",
    "    def iret(self):\n",
    "        \"\"\"\n",
    "        Return from an interrupt handler.\n",
    "        \"\"\"\n",
    "\n",
    "        # Pop registers R6 - R0 off the stack.\n",
    "        for i in reversed(range(7)):\n",
    "            self.pop(i)\n",
    "\n",
    "        # Pop the FL & PC off the stack.\n",
    "        self.FL = self.popi()\n",
    "        self.PC = self.popi()\n",
    "\n",
    "        # Re-enable interrupts.\n",
    "        self.interrupts_enabled = True\n",
    "\n",
    "    def jeq(self, reg_num):\n",
    "        \"\"\"\n",
    "        If equal flag is set (true), jump to the address stored in the given\n",
    "        register.\n",
    "        \"\"\"\n",
    "        if self.FL & 0b11111111 == 1:\n",
    "            self.PC = self.reg[reg_num]\n",
    "        else:\n",
    "            self.PC += 2\n",
    "\n",
    "    def jge(self, reg_num):\n",
    "        \"\"\"\n",
    "        If greater-than flag or equal flag is set (true), jump to the address\n",
    "        stored in the given register.\n",
    "        \"\"\"\n",
    "        if self.FL & 0b11111111 in (1, 2, 3):\n",
    "            self.PC = self.reg[reg_num]\n",
    "        else:\n",
    "            self.PC += 2\n",
    "\n",
    "    def jgt(self, reg_num):\n",
    "        \"\"\"\n",
    "        If greater-than flag is set (true), jump to the address stored in the\n",
    "        given register.\n",
    "        \"\"\"\n",
    "        if self.FL & 0b11111111 == 2:\n",
    "            self.PC = self.reg[reg_num]\n",
    "        else:\n",
    "            self.PC += 2\n",
    "\n",
    "    def jle(self, reg_num):\n",
    "        \"\"\"\n",
    "        If less than flag or equal flag is set (true), jump to the address\n",
    "        stored in the given register.\n",
    "        \"\"\"\n",
    "        if self.FL & 0b11111111 in (1, 4, 5):\n",
    "            self.PC = self.reg[reg_num]\n",
    "        else:\n",
    "            self.PC += 2\n",
    "\n",
    "    def jlt(self, reg_num):\n",
    "        \"\"\"\n",
    "        If less than flag is set (true), jump to the address stored in the\n",
    "        given register.\n",
    "        \"\"\"\n",
    "        if self.FL & 0b11111111 == 4:\n",
    "            self.PC = self.reg[reg_num]\n",
    "        else:\n",
    "            self.PC += 2\n",
    "\n",
    "    def jmp(self, reg_num):\n",
    "        \"\"\"\n",
    "        Jump to the address stored in the given register.\n",
    "\n",
    "        Set the PC to the address stored in the given register.\n",
    "        \"\"\"\n",
    "        self.PC = self.reg[reg_num]\n",
    "\n",
    "    def jne(self, reg_num):\n",
    "        \"\"\"\n",
    "        If E flag is clear (false, 0), jump to the address stored in the given\n",
    "        register.\n",
    "        \"\"\"\n",
    "        if self.FL & 0b11111111 != 1:\n",
    "            self.PC = self.reg[reg_num]\n",
    "        else:\n",
    "            self.PC += 2\n",
    "\n",
    "    def ld(self, reg_a, reg_b):\n",
    "        \"\"\"\n",
    "        Loads registerA with the value at the memory address stored in\n",
    "        registerB.\n",
    "        \"\"\"\n",
    "        self.reg[reg_a] = self.ram[self.reg[reg_b]]\n",
    "\n",
    "    def ldi(self, reg_num, value):\n",
    "        \"\"\"\n",
    "        Set the value of a register to an integer.\n",
    "        \"\"\"\n",
    "        self.reg[reg_num] = value\n",
    "\n",
    "    def mod(self, reg_a, reg_b):\n",
    "        \"\"\"\n",
    "        Divide the value in the first register by the value in the second,\n",
    "        storing the remainder of the result in registerA.\n",
    "\n",
    "        If the value in the second register is 0, the system should print an\n",
    "        error message and halt.\n",
    "        \"\"\"\n",
    "        self.alu('MOD', reg_a, reg_b)\n",
    "\n",
    "    def mul(self, reg_a, reg_b):\n",
    "        \"\"\"\n",
    "        Multiply the values in two registers together and store the result in\n",
    "        registerA.\n",
    "        \"\"\"\n",
    "        self.alu('MUL', reg_a, reg_b)\n",
    "\n",
    "    def nop(self):\n",
    "        \"\"\"\n",
    "        No operation. Do nothing for this instruction.\n",
    "        \"\"\"\n",
    "\n",
    "    def nnot(self, reg_num):\n",
    "        \"\"\"\n",
    "        Perform a bitwise-NOT on the value in a register, storing the result\n",
    "        in the register.\n",
    "        \"\"\"\n",
    "        self.alu('NOT', reg_num)\n",
    "\n",
    "    def oor(self, reg_a, reg_b):\n",
    "        \"\"\"\n",
    "        Perform a bitwise-OR between the values in registerA and registerB,\n",
    "        storing the result in registerA.\n",
    "        \"\"\"\n",
    "        self.alu('OR', reg_a, reg_b)\n",
    "\n",
    "    def pop(self, reg_num):\n",
    "        \"\"\"\n",
    "        Pop the value at the top of the stack into the given register.\n",
    "\n",
    "        1. Copy the value from the address pointed to by SP to the given\n",
    "        register.\n",
    "\n",
    "        2. Increment SP.\n",
    "        \"\"\"\n",
    "        self.reg[reg_num] = self.ram_read(self.reg[SP])\n",
    "        self.reg[SP] += 1\n",
    "\n",
    "    def popi(self):\n",
    "        \"\"\"\n",
    "        Pop the value at the top of the stack and return it directly.\n",
    "        \"\"\"\n",
    "        self.reg[SP] += 1\n",
    "        return self.ram_read(self.reg[SP] - 1)\n",
    "\n",
    "    def pra(self, reg_num):\n",
    "        \"\"\"\n",
    "        Print alpha character value stored in the given register.\n",
    "\n",
    "        Print to the console the ASCII character corresponding to the value in\n",
    "        the register.\n",
    "        \"\"\"\n",
    "        print(chr(self.reg[reg_num]), end='')\n",
    "\n",
    "    def prn(self, reg_num):\n",
    "        \"\"\"\n",
    "        Print numeric value stored in the given register.\n",
    "\n",
    "        Print to the console the decimal integer value that is stored in the\n",
    "        given register.\n",
    "        \"\"\"\n",
    "        print(self.reg[reg_num], end='')\n",
    "\n",
    "    def push(self, reg_num):\n",
    "        \"\"\"\n",
    "        Push the value in the given register on the stack.\n",
    "\n",
    "        1. Decrement the SP.\n",
    "        2. Copy the value in the given register to the address pointed to by\n",
    "        the SP.\n",
    "        \"\"\"\n",
    "        self.reg[SP] -= 1\n",
    "        self.ram_write(self.reg[reg_num], self.reg[SP])\n",
    "\n",
    "    def pushi(self, value):\n",
    "        \"\"\"\n",
    "        Push the immediate value given to the stack.\n",
    "\n",
    "        1. Decrement the SP.\n",
    "        2. Copy the immediate value to the address pointed to by the SP.\n",
    "        \"\"\"\n",
    "        self.reg[SP] -= 1\n",
    "        self.ram_write(value, self.reg[SP])\n",
    "\n",
    "    def ret(self):\n",
    "        \"\"\"\n",
    "        Return from subroutine.\n",
    "\n",
    "        Pop the value from the top of the stack and store it in the PC.\n",
    "        \"\"\"\n",
    "        self.pop(4)\n",
    "        self.PC = self.reg[4]\n",
    "\n",
    "    def shl(self, reg_a, reg_b):\n",
    "        \"\"\"\n",
    "        Shift the value in registerA left by the number of bits specified in\n",
    "        registerB, filling the low bits with 0.\n",
    "        \"\"\"\n",
    "        self.alu('SHL', reg_a, reg_b)\n",
    "\n",
    "    def shr(self, reg_a, reg_b):\n",
    "        \"\"\"\n",
    "        Shift the value in registerA right by the number of bits specified in\n",
    "        registerB, filling the high bits with 0.\n",
    "        \"\"\"\n",
    "        self.alu('SHR', reg_a, reg_b)\n",
    "\n",
    "    def st(self, reg_a, reg_b):\n",
    "        \"\"\"\n",
    "        Store value in registerB in the address stored in registerA.\n",
    "        \"\"\"\n",
    "        self.ram[self.reg[reg_a]] = self.reg[reg_b]\n",
    "\n",
    "    def sub(self, reg_a, reg_b):\n",
    "        \"\"\"\n",
    "        Subtract the value in the second register from the first, storing the\n",
    "        result in registerA.\n",
    "        \"\"\"\n",
    "        self.alu('SUB', reg_a, reg_b)\n",
    "\n",
    "    def xor(self, reg_a, reg_b):\n",
    "        \"\"\"\n",
    "        Perform a bitwise-XOR between the values in registerA and registerB,\n",
    "        storing the result in registerA.\n",
    "        \"\"\"\n",
    "        self.alu('XOR', reg_a, reg_b)\n",
    "\n",
    "    def ram_read(self, address):\n",
    "        \"\"\"\n",
    "        Read and return the value at the given RAM address.\n",
    "        \"\"\"\n",
    "        return self.ram[address]\n",
    "\n",
    "    def ram_write(self, value, address):\n",
    "        \"\"\"\n",
    "        Write the given value at the given RAM address.\n",
    "        \"\"\"\n",
    "        self.ram[address] = value\n",
    "\n",
    "    def load(self):\n",
    "        \"\"\"Load a program into memory.\"\"\"\n",
    "        address = 0\n",
    "\n",
    "        if len(sys.argv) != 2:\n",
    "            print(\"Usage: ls8.py <filename>\")\n",
    "            sys.exit()\n",
    "\n",
    "        with open(sys.argv[1]) as file:\n",
    "            program = [int(line[:line.find('#')].strip(), 2)\n",
    "                       for line in file\n",
    "                       if line.strip() != '' and line.strip()[0] != '#']\n",
    "\n",
    "        for instruction in program:\n",
    "            self.ram[address] = instruction\n",
    "            address += 1\n",
    "\n",
    "    def alu(self, op, arg_a=None, arg_b=None):\n",
    "        \"\"\"ALU operations.\"\"\"\n",
    "\n",
    "        if op == 'ADD':\n",
    "            self.reg[arg_a] += self.reg[arg_b]\n",
    "        elif op == 'ADDI':\n",
    "            self.reg[arg_a] += arg_b\n",
    "        elif op == 'AND':\n",
    "            self.reg[arg_a] = self.reg[arg_a] & self.reg[arg_b]\n",
    "        elif op == 'CMP':\n",
    "            if self.reg[arg_a] < self.reg[arg_b]:\n",
    "                self.FL = 0b00000100\n",
    "            elif self.reg[arg_a] > self.reg[arg_b]:\n",
    "                self.FL = 0b00000010\n",
    "            else:\n",
    "                self.FL = 0b00000001\n",
    "        elif op == 'DEC':\n",
    "            self.reg[arg_a] -= 1\n",
    "        elif op == 'DIV':\n",
    "            self.reg[arg_a] = self.reg[arg_a] // self.reg[arg_b]\n",
    "        elif op == 'INC':\n",
    "            self.reg[arg_a] += 1\n",
    "        elif op == 'MOD':\n",
    "            self.reg[arg_a] = self.reg[arg_a] % self.reg[arg_b]\n",
    "        elif op == 'MUL':\n",
    "            self.reg[arg_a] = self.reg[arg_a] * self.reg[arg_b]\n",
    "        elif op == 'NOT':\n",
    "            self.reg[arg_a] = 0b11111111 - self.reg[arg_a]\n",
    "        elif op == 'OR':\n",
    "            self.reg[arg_a] = self.reg[arg_a] | self.reg[arg_b]\n",
    "        elif op == 'SUB':\n",
    "            self.reg[arg_a] = self.reg[arg_a] - self.reg[arg_b]\n",
    "        elif op == 'SHL':\n",
    "            self.reg[arg_a] = self.reg[arg_a] << self.reg[arg_b]\n",
    "        elif op == 'SHR':\n",
    "            self.reg[arg_a] = self.reg[arg_a] >> self.reg[arg_b]\n",
    "        elif op == 'XOR':\n",
    "            self.reg[arg_a] = self.reg[arg_a] ^ self.reg[arg_b]\n",
    "        else:\n",
    "            raise Exception(\"Unsupported ALU operation\")\n",
    "\n",
    "    def trace(self):\n",
    "        \"\"\"\n",
    "        Handy function to print out the CPU state. You might want to call this\n",
    "        from run() if you need help debugging.\n",
    "        \"\"\"\n",
    "\n",
    "        print(f\"TRACE: %02X | %02X %02X %02X |\" % (\n",
    "            self.PC,\n",
    "            # self.fl,\n",
    "            # self.ie,\n",
    "            self.ram_read(self.PC),\n",
    "            self.ram_read(self.PC + 1),\n",
    "            self.ram_read(self.PC + 2)\n",
    "        ), end='')\n",
    "\n",
    "        for i in range(8):\n",
    "            print(\" %02X\" % self.reg[i], end='')\n",
    "        print()\n",
    "\n",
    "    def run(self):\n",
    "        \"\"\"Run the CPU.\"\"\"\n",
    "        self.IR = self.ram_read(self.PC)\n",
    "        operand_a = self.ram_read(self.PC + 1)\n",
    "        operand_b = self.ram_read(self.PC + 2)\n",
    "\n",
    "        prev_time = datetime.now()\n",
    "\n",
    "        while self.IR != HLT:\n",
    "\n",
    "            # Check to see if timer interrupt needs to be set.\n",
    "            new_time = datetime.now()\n",
    "            if (new_time - prev_time).total_seconds() >= 1:\n",
    "                prev_time = new_time\n",
    "                self.reg[IS] = self.reg[IS] | 0b00000001\n",
    "\n",
    "            # Set keyboard interrupt if a key has been pressed.\n",
    "            if msvcrt.kbhit():\n",
    "                self.ram_write(ord(msvcrt.getch()), 0xF4)\n",
    "                self.reg[IS] = self.reg[IS] | 0b00000010\n",
    "\n",
    "            # Check to see if ANY interesting interrupt IS set.\n",
    "            interrupt_happened = False\n",
    "            if self.interrupts_enabled and self.reg[IM] != 0:\n",
    "                masked_interrupts = self.reg[IM] & self.reg[IS]\n",
    "                for i in range(8):\n",
    "                    interrupt_happened = ((masked_interrupts >> i) & 1) == 1\n",
    "                    if interrupt_happened:\n",
    "\n",
    "                        # Disable interrupts.\n",
    "                        self.interrupts_enabled = False\n",
    "\n",
    "                        # Clear the bit in the IS register.\n",
    "                        self.reg[IS] = self.reg[IS] & (0b11111110 << i)\n",
    "\n",
    "                        # Push the PC & FL registers to the stack.\n",
    "                        self.pushi(self.PC)\n",
    "                        self.pushi(self.FL)\n",
    "\n",
    "                        # Push registers R0 - R6 to the stack.\n",
    "                        for j in range(7):\n",
    "                            self.push(j)\n",
    "\n",
    "                        # Set the PC to the interrupt handler address.\n",
    "                        self.PC = self.ram[0xF8 + i]\n",
    "                        self.IR = self.ram_read(self.PC)\n",
    "                        operand_a = self.ram_read(self.PC + 1)\n",
    "                        operand_b = self.ram_read(self.PC + 2)\n",
    "\n",
    "            num_args = (self.IR & 0b11000000) >> 6\n",
    "            pc_set = (self.IR & 0b00010000) >> 4\n",
    "\n",
    "            try:\n",
    "                if num_args == 0:\n",
    "                    self.branch[self.IR]()\n",
    "                elif num_args == 1:\n",
    "                    self.branch[self.IR](operand_a)\n",
    "                else:\n",
    "                    self.branch[self.IR](operand_a, operand_b)\n",
    "            except KeyError:\n",
    "                raise Exception(\"Unsupported operation.\")\n",
    "\n",
    "            if pc_set == 0:\n",
    "                self.PC += num_args + 1\n",
    "\n",
    "            self.IR = self.ram_read(self.PC)\n",
    "            operand_a = self.ram_read(self.PC + 1)\n",
    "            operand_b = self.ram_read(self.PC + 2)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 96,
   "metadata": {},
   "outputs": [
    {
     "ename": "SystemExit",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mSystemExit\u001b[0m                                Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-95-1f5868df4cff>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\n\u001b[1;32m      1\u001b[0m \u001b[0mcpu\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mCPU\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m      2\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m----> 3\u001b[0;31m \u001b[0mcpu\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mload\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m      4\u001b[0m \u001b[0mcpu\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrun\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;32m<ipython-input-94-130fc3d08d9d>\u001b[0m in \u001b[0;36mload\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m    388\u001b[0m         \u001b[0;32mif\u001b[0m \u001b[0mlen\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0msys\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0margv\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;34m!=\u001b[0m \u001b[0;36m2\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    389\u001b[0m             \u001b[0mprint\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\"Usage: ls8.py <filename>\"\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0;32m--> 390\u001b[0;31m             \u001b[0msys\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mexit\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m    391\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m    392\u001b[0m         \u001b[0;32mwith\u001b[0m \u001b[0mopen\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0msys\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0margv\u001b[0m\u001b[0;34m[\u001b[0m\u001b[0;36m1\u001b[0m\u001b[0;34m]\u001b[0m\u001b[0;34m)\u001b[0m \u001b[0;32mas\u001b[0m \u001b[0mfile\u001b[0m\u001b[0;34m:\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mSystemExit\u001b[0m: "
     ]
    },
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Usage: ls8.py <filename>\n"
     ]
    },
    {
     "ename": "SystemExit",
     "evalue": "",
     "output_type": "error",
     "traceback": [
      "An exception has occurred, use %tb to see the full traceback.\n",
      "\u001b[0;31mSystemExit\u001b[0m\n"
     ]
    }
   ],
   "source": [
    "%tb\n",
    "\n",
    "cpu = CPU()\n",
    "\n",
    "cpu.load()\n",
    "cpu.run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "program = [\n",
    "            # From print8.ls8\n",
    "        #    0b10000010, # LDI R0,8\n",
    "        #    0b00000000,\n",
    "        #    0b00001000,\n",
    "        #    0b01000111, # PRN R0\n",
    "        #    0b00000000,\n",
    "        #    0b00000001, # HLT\n",
    "        #]\n",
    "\n",
    "        #for instruction in program:\n",
    "        #    self.ram[address] = instruction\n",
    "        #    address += 1"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 88,
   "metadata": {},
   "outputs": [],
   "source": [
    "class RAM:\n",
    "    memory_start_location = 0x0\n",
    "    memory_end_location =  0xFF\n",
    "    \n",
    "    def __init__(self, size):\n",
    "        self._memory = [0 for cell in range(size)]\n",
    "        \n",
    "    def read(self, address):\n",
    "        return self._memory[address]\n",
    "\n",
    "    def write(self, address, value):\n",
    "        self._memory[address] = value\n",
    "        \n",
    "    def load(self):\n",
    "        pass"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# hardcode ram size? or have options to choose\n",
    "ram = RAM(255)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "ram.write(0, 'Hello, World!')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "ram.read(0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "class ALU:\n",
    "    pass"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 68,
   "metadata": {},
   "outputs": [],
   "source": [
    "class Registers():\n",
    "    def __init__(self):\n",
    "        # 8 general purpose register\n",
    "        self._gp = [0] * 8\n",
    "        # Instruction pointer\n",
    "        self.ip = 0\n",
    "        # Stack pointer\n",
    "        self.sp = 0\n",
    "        \n",
    "    def write(self, register, value):\n",
    "        self._gp[register] = value\n",
    "        \n",
    "    def read(self, register):\n",
    "        return self._gp[register]\n",
    "    \n",
    "    def __str__(self):\n",
    "        return str(self._gp) + f\" IP={self.ip}, SP={self.sp}\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "register = Registers()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "register._gp"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 83,
   "metadata": {},
   "outputs": [],
   "source": [
    "class SimpleCpu:\n",
    "    \"\"\"\n",
    "    Simulates a CPU operating on the bytecode:\n",
    "    \n",
    "    \"\"\"\n",
    "    \n",
    "    def __init__(self):\n",
    "        \"\"\"\n",
    "        Load program and prepare to run it.\n",
    "        \n",
    "        \"\"\"\n",
    "        self.RAM = ram.RAM(2**16)\n",
    "        #self.registers = registers.Registers()  \n",
    "        self.running = True\n",
    "        \n",
    "        "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 84,
   "metadata": {},
   "outputs": [
    {
     "ename": "AttributeError",
     "evalue": "'RAM' object has no attribute 'RAM'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
      "\u001b[0;32m<ipython-input-84-718b5ae93fb2>\u001b[0m in \u001b[0;36m<module>\u001b[0;34m\u001b[0m\n\u001b[0;32m----> 1\u001b[0;31m \u001b[0mcpu\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mSimpleCpu\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m",
      "\u001b[0;32m<ipython-input-83-24c83c721f9d>\u001b[0m in \u001b[0;36m__init__\u001b[0;34m(self)\u001b[0m\n\u001b[1;32m     10\u001b[0m \u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     11\u001b[0m         \"\"\"\n\u001b[0;32m---> 12\u001b[0;31m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mRAM\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0mram\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mRAM\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;36m2\u001b[0m\u001b[0;34m**\u001b[0m\u001b[0;36m16\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[0m\u001b[1;32m     13\u001b[0m         \u001b[0;31m#self.registers = registers.Registers()\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n\u001b[1;32m     14\u001b[0m         \u001b[0mself\u001b[0m\u001b[0;34m.\u001b[0m\u001b[0mrunning\u001b[0m \u001b[0;34m=\u001b[0m \u001b[0;32mTrue\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
      "\u001b[0;31mAttributeError\u001b[0m: 'RAM' object has no attribute 'RAM'"
     ]
    }
   ],
   "source": [
    "cpu = SimpleCpu()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 87,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "255"
      ]
     },
     "execution_count": 87,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    " 0xFF"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 89,
   "metadata": {},
   "outputs": [],
   "source": [
    "reg = bytearray(8)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 98,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "bytearray(b'\\x00\\x00\\x00\\x00\\x00\\x00\\x00\\x00')"
      ]
     },
     "execution_count": 98,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "reg"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 97,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "0"
      ]
     },
     "execution_count": 97,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "reg[0]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "# Too complicated, Keep it simple. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "\"\"\"CPU functionality.\"\"\"\n",
    "\n",
    "import sys\n",
    "\n",
    "# MAIN OPCODES\n",
    "LDI = 0b10000010    # Load immediate\n",
    "HLT = 0b00000001    # Halt cpu and exit emulator\n",
    "PRN = 0b01000111    # print \n",
    "NOP = 0b00000000    # No operation\n",
    "\n",
    "# ALU operations: \n",
    "ADD = 0b10100000    # Addition\n",
    "SUB = 0b10100001    # Subtraction\n",
    "MUL = 0b10100010    # Multiplication\n",
    "CMP = 0b10100111    # Compare\n",
    "MOD = 0b10100100    # modulo\n",
    "SHL = 0b10101100    # shift left\n",
    "SHR = 0b10101101    # shift right\n",
    "AND = 0b10101000    # Bitwise and\n",
    "XOR = 0b10101011    # Bitwise exclusive or\n",
    "OR = 0b10101010     # Bitwise or\n",
    "NOT = 0b01101001    # Bitwise not\n",
    "\n",
    "# Stack\n",
    "SP = 0b00000111     # Stack pointer\n",
    "PUSH = 0b01000101   # Push to stack\n",
    "POP = 0b01000110    # Pop from stack\n",
    "\n",
    "# Subroutines\n",
    "CALL = 0b01010000   # Subroutine call\n",
    "RET = 0b00010001    # Return from subroutine\n",
    "\n",
    "JMP = 0b01010100    # Jump\n",
    "JEQ = 0b01010101    # Jump if equal\n",
    "JNE = 0b01010110    # Jump if not equal\n",
    "\n",
    "class CPU:\n",
    "    \"\"\"Main CPU class.\"\"\"\n",
    "    def __init__(self):\n",
    "        self.ram = [0] * 256     # Ram\n",
    "        self.reg = [0] * 8       # Registers\n",
    "        self.flag_reg = [0] * 8  # Flags \n",
    "        self.pc = 0              # Program counter\n",
    "        self.running = True      # machine state\n",
    "        \n",
    "        self.branch_table = {\n",
    "            NOP : self.NOP,\n",
    "            HLT : self.HLT,\n",
    "            PRN : self.PRN,\n",
    "            LDI : self.LDI,\n",
    "            MUL : self.MUL,\n",
    "            ADD : self.ADD,\n",
    "            SUB : self.SUB,\n",
    "            PUSH : self.PUSH,\n",
    "            POP : self.POP,\n",
    "            CALL : self.CALL,\n",
    "            RET : self.RET,\n",
    "            CMP : self.CMP,\n",
    "            JMP : self.JMP,\n",
    "            JEQ : self.JEQ,\n",
    "            JNE : self.JNE\n",
    "        }\n",
    "\n",
    "    def load(self):\n",
    "        filename = sys.argv[1]\n",
    "        address = 0\n",
    "\n",
    "        with open(filename) as f:\n",
    "            for line in f:\n",
    "                line = line.split('#')[0].strip()\n",
    "                if line == '':\n",
    "                    continue\n",
    "                try:\n",
    "                    v = int(line, 2)\n",
    "                except ValueError:\n",
    "                    continue\n",
    "                self.ram_write(address, v)\n",
    "                address += 1\n",
    "\n",
    "\n",
    "    def alu(self, op, reg_a, reg_b):\n",
    "        \"\"\"ALU operations.\"\"\"\n",
    "\n",
    "        if op == \"ADD\":\n",
    "            self.reg[reg_a] += self.reg[reg_b]\n",
    "        \n",
    "        elif op == \"MUL\":\n",
    "            self.reg[reg_a] *= self.reg[reg_b]\n",
    "        \n",
    "        elif op == \"SUB\":\n",
    "            self.reg[reg_a] -= self.reg[reg_b]\n",
    "        \n",
    "        elif op == \"CMP\":\n",
    "            if reg_a == reg_b:\n",
    "                self.flag_reg[EQ] = 0b00000001\n",
    "            else:\n",
    "                self.flag_reg[EQ] = 0b00000000\n",
    "        \n",
    "        elif op == \"AND\":\n",
    "            self.reg[reg_a] = self.reg[reg_a] & self.reg[reg_b]\n",
    "        \n",
    "        elif op == \"MOD\":\n",
    "            if self.reg[reg_b] == 0:\n",
    "                print(\"Cannot mod by value of 0\")\n",
    "                self.HLT(reg_a, reg_b)\n",
    "            else:\n",
    "                self.reg[reg_a] %= self.reg[reg_b]\n",
    "        \n",
    "        elif op == \"SHL\":\n",
    "            self.reg[reg_a] << self.reg[reg_b]\n",
    "        \n",
    "        elif op == \"SHR\":\n",
    "            self.reg[reg_a] >> self.reg[reg_b]\n",
    "        \n",
    "        elif op == \"OR\":\n",
    "            self.reg[reg_a] = self.reg[reg_a] | self.reg[reg_b]\n",
    "        \n",
    "        elif op == \"NOT\":\n",
    "            self.reg[reg_a] -= 0b11111111\n",
    "        \n",
    "        elif op == \"XOR\":\n",
    "            self.reg[reg_a] = self.reg[reg_a] ^ self.reg[reg_b]\n",
    "        \n",
    "        else:\n",
    "            raise Exception(\"Unsupported ALU operation\")\n",
    "\n",
    "    def trace(self):\n",
    "        \"\"\"\n",
    "        Handy function to print out the CPU state. You might want to call this\n",
    "        from run() if you need help debugging.\n",
    "        \"\"\"\n",
    "\n",
    "        print(f\"TRACE: %02X | %02X %02X %02X |\" % (\n",
    "            self.pc,\n",
    "            #self.fl,\n",
    "            #self.ie,\n",
    "            self.ram_read(self.pc),\n",
    "            self.ram_read(self.pc + 1),\n",
    "            self.ram_read(self.pc + 2)\n",
    "        ), end='')\n",
    "\n",
    "        for i in range(8):\n",
    "            print(\" %02X\" % self.reg[i], end='')\n",
    "\n",
    "        print()\n",
    "\n",
    "    def LDI(self, reg_a, reg_b):\n",
    "        self.reg[reg_a] = reg_b\n",
    "\n",
    "    def HLT(self, reg_a, reg_b):\n",
    "        self.running = False\n",
    "    \n",
    "    def PRN(self, reg_a, reg_b):\n",
    "        print(self.reg[reg_a])\n",
    "    \n",
    "    def MUL(self, reg_a, reg_b):\n",
    "        self.alu(\"MUL\", reg_a, reg_b)\n",
    "\n",
    "    def SUB(self, reg_a, reg_b):\n",
    "        self.alu(\"SUB\", reg_a, reg_b)\n",
    "\n",
    "    def ADD(self, reg_a, reg_b):\n",
    "        self.alu(\"ADD\", reg_a, reg_b)\n",
    "\n",
    "    def NOP(self, reg_a, reg_b):\n",
    "        pass\n",
    "\n",
    "    def PUSH(self, reg_a, reg_b):\n",
    "        reg_num = self.ram[reg_a]\n",
    "        value = self.reg[reg_num]\n",
    "        self.reg[SP] -= 1\n",
    "        top_of_stack_add = self.reg[SP]\n",
    "        self.ram[top_of_stack_add] = value\n",
    "\n",
    "    def POP(self, reg_a, reg_b):\n",
    "        top_of_stack_add = self.reg[SP]\n",
    "        value = self.ram[top_of_stack_add]\n",
    "        reg_num = self.ram[reg_a]\n",
    "        self.reg[reg_num] = value\n",
    "        self.reg[SP] += 1\n",
    "\n",
    "    def CALL(self, reg_a, reg_b):\n",
    "        return_addr = reg_b\n",
    "\n",
    "        self.reg[SP] -= 1\n",
    "        self.ram[self.reg[SP]] = return_addr\n",
    "\n",
    "        reg_num = self.ram[reg_a]\n",
    "        subroutine_addr = self.reg[reg_num]\n",
    "\n",
    "        self.pc = subroutine_addr\n",
    "\n",
    "    def RET(self, reg_a, reg_b):\n",
    "        subroutine_addr = self.ram[self.reg[SP]]\n",
    "        self.reg[SP] += 1\n",
    "        self.pc = subroutine_addr\n",
    "\n",
    "    def CMP(self, reg_a, reg_b):\n",
    "        reg_num1 = self.reg[reg_a]\n",
    "        reg_num2 = self.reg[reg_b]\n",
    "        self.alu(\"CMP\", reg_num1, reg_num2)\n",
    "\n",
    "    def JMP(self, reg_a, reg_b):\n",
    "        self.pc = self.reg[reg_a]\n",
    "\n",
    "    def JEQ(self, reg_a, reg_b):\n",
    "        if self.flag_reg[EQ] == 0b00000001:\n",
    "            self.pc = self.reg[reg_a]\n",
    "        else:\n",
    "            self.pc += 2\n",
    "\n",
    "    def JNE(self, reg_a, reg_b):\n",
    "        if self.flag_reg[EQ] == 0b00000000:\n",
    "            self.pc = self.reg[reg_a]\n",
    "        else:\n",
    "            self.pc += 2\n",
    "    \n",
    "    def ram_read(self, address):\n",
    "        return self.ram[address]\n",
    "    \n",
    "    def ram_write(self, address, value):\n",
    "        self.ram[address] = value\n",
    "    \n",
    "    def run(self):\n",
    "        while self.running:\n",
    "            ir = self.ram_read(self.pc)\n",
    "            pc_flag = (ir & 0b00010000) >> 4\n",
    "            reg_num1 = self.ram[self.pc + 1]\n",
    "            reg_num2 = self.ram[self.pc + 2]\n",
    "            self.branch_table[ir](reg_num1, reg_num2)\n",
    "            if pc_flag == 0:\n",
    "                move = int((ir & 0b11000000) >> 6)\n",
    "                self.pc += move + 1"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "lambda",
   "language": "python",
   "name": "lambda"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.10"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
