#Build: Fabric Compiler 2022.2-SP6.4, Build 146967, Jan 31 01:39 2024
#Install: C:\pango\PDS_2022.2-SP6.4\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-FLDUJ87
Generated by Fabric Compiler (version 2022.2-SP6.4 build 146967) at Mon May 19 14:47:50 2025
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {ad_clk} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {ad_clk} LOC=U22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led_display_seg[0]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[0]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[1]} LOC=AB24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[1]} LOC=AB24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[2]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[2]} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[3]} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[3]} LOC=V14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[4]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[4]} LOC=AC24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[5]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[5]} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[6]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[6]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_seg[7]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_seg[7]} LOC=Y26 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[0]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[0]} LOC=U20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[1]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[1]} LOC=W25 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[2]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[2]} LOC=T20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[3]} LOC=Y23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[3]} LOC=Y23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[4]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[4]} LOC=W21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[5]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[5]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[6]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[6]} LOC=T14 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {led_display_sel[7]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE
Executing : def_port {led_display_sel[7]} LOC=V18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST UNUSED=TRUE successfully
Executing : def_port {ad_data[0]} LOC=AA25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[0]} LOC=AA25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[1]} LOC=Y25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[1]} LOC=Y25 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[2]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[2]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[3]} LOC=U21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[3]} LOC=U21 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[4]} LOC=AC26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[4]} LOC=AC26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[5]} LOC=AB26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[5]} LOC=AB26 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[6]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[6]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {ad_data[7]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {ad_data[7]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {clk} LOC=D18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rstn} LOC=C22 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
Mapping instance GRS_INST/grs_ccs to CCS_87_316.
Mapping instance PLLinst/u_gpll/gpll_inst to GPLL_7_1075.
Phase 1.1 1st GP placement started.
Design Utilization : 4%.
First map gop timing takes 1.66 sec
Worst slack after clock region global placement is 907858
Wirelength after clock region global placement is 12003 and checksum is D99CCAE264D73E5C.
1st GP placement takes 3.58 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_215_624.
Mapping instance clkbufg_1/gopclkbufg to USCM_215_627.
Clock placement takes 0.11 sec.

Wirelength after Pre Global Placement is 12003 and checksum is D99CCAE264D73E5C.
Pre global placement takes 4.16 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ad_clk_obuf/opit_1 on IOLHR_16_162.
Placed fixed group with base inst ad_data_ibuf[0]/opit_1 on IOLHR_16_240.
Placed fixed group with base inst ad_data_ibuf[1]/opit_1 on IOLHR_16_246.
Placed fixed group with base inst ad_data_ibuf[2]/opit_1 on IOLHR_16_138.
Placed fixed group with base inst ad_data_ibuf[3]/opit_1 on IOLHR_16_144.
Placed fixed group with base inst ad_data_ibuf[4]/opit_1 on IOLHR_16_264.
Placed fixed group with base inst ad_data_ibuf[5]/opit_1 on IOLHR_16_270.
Placed fixed group with base inst ad_data_ibuf[6]/opit_1 on IOLHR_16_30.
Placed fixed group with base inst ad_data_ibuf[7]/opit_1 on IOLHR_16_36.
Placed fixed group with base inst clk_ibuf/opit_1 on IOLHR_16_1080.
Placed fixed group with base inst led_display_seg_obuf[0]/opit_1 on IOLHR_16_66.
Placed fixed group with base inst led_display_seg_obuf[1]/opit_1 on IOLHR_16_198.
Placed fixed group with base inst led_display_seg_obuf[2]/opit_1 on IOLHR_16_126.
Placed fixed group with base inst led_display_seg_obuf[3]/opit_1 on IOLHR_16_18.
Placed fixed group with base inst led_display_seg_obuf[4]/opit_1 on IOLHR_16_192.
Placed fixed group with base inst led_display_seg_obuf[5]/opit_1 on IOLHR_16_174.
Placed fixed group with base inst led_display_seg_obuf[6]/opit_1 on IOLHR_16_54.
Placed fixed group with base inst led_display_seg_obuf[7]/opit_1 on IOLHR_16_252.
Placed fixed group with base inst led_display_sel_obuf[0]/opit_1 on IOLHR_16_114.
Placed fixed group with base inst led_display_sel_obuf[1]/opit_1 on IOLHR_16_258.
Placed fixed group with base inst led_display_sel_obuf[2]/opit_1 on IOLHR_16_120.
Placed fixed group with base inst led_display_sel_obuf[3]/opit_1 on IOLHR_16_168.
Placed fixed group with base inst led_display_sel_obuf[4]/opit_1 on IOLHR_16_132.
Placed fixed group with base inst led_display_sel_obuf[5]/opit_1 on IOLHR_16_24.
Placed fixed group with base inst led_display_sel_obuf[6]/opit_1 on IOLHR_16_60.
Placed fixed group with base inst led_display_sel_obuf[7]/opit_1 on IOLHR_16_72.
Placed fixed group with base inst rstn_ibuf/opit_1 on IOLHR_16_990.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_316.
Placed fixed instance PLLinst/u_gpll/gpll_inst on GPLL_7_1075.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_215_624.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_215_627.
Placed fixed instance BKCL_auto_0 on BKCL_1_952.
Placed fixed instance BKCL_auto_1 on BKCL_1_34.
Fixed placement takes 0.11 sec.

Phase 2.2 Process placement started.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.06 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack 869525.
	5 iterations finished.
	Final slack 912424.
Super clustering done.
Design Utilization : 4%.
Worst slack after global placement is 899428
2nd GP placement takes 55.08 sec.

Wirelength after global placement is 27637 and checksum is B88FEDAD1CCD2BAB.
Global placement takes 55.25 sec.

Phase 3 Post global placement started.
Packing LUT6D started.
I: LUT6D pack result: There are 161 LUT6 in collection, pack success:13
Packing LUT6D takes 0.09 sec.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 27704 and checksum is 4EC8226F96A80BE6.
Macro cell placement takes 0.00 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack 869525.
	5 iterations finished.
	Final slack 912424.
Super clustering done.
Design Utilization : 4%.
Worst slack after post global placement is 901008
3rd GP placement takes 59.34 sec.

Wirelength after post global placement is 23829 and checksum is AB4528FD289C5E8.
Packing LUT6D started.
I: LUT6D pack result: There are 135 LUT6 in collection, pack success:0
Packing LUT6D takes 0.12 sec.
Post global placement takes 59.58 sec.

Phase 4 Legalization started.
The average distance in LP is 0.739422.
Wirelength after legalization is 28258 and checksum is 4BC42E0C48121EA.
Legalization takes 0.09 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is 909299.
Replication placement takes 0.14 sec.

Wirelength after replication placement is 28258 and checksum is 4BC42E0C48121EA.
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 909299, TNS before detailed placement is 0. 
Worst slack after detailed placement is 909299, TNS after detailed placement is 0. 
Swapping placement takes 0.08 sec.

Wirelength after detailed placement is 28258 and checksum is 4BC42E0C48121EA.
Timing-driven detailed placement takes 0.22 sec.

Worst slack is 909299, TNS after placement is 0.
Placement done.
Total placement takes 119.81 sec.
Finished placement.

Routing started.
Building routing graph takes 3.25 sec.
Worst slack is 909299, TNS before global route is 0.
Processing design graph takes 0.59 sec.
Total memory for routing:
	218.111033 M.
Total nets for routing : 2983.
Global Routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Global Routing step 2 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 3 processed 1 nets, it takes 0.02 sec.
Unrouted nets 136 at the end of iteration 0.
Unrouted nets 96 at the end of iteration 1.
Unrouted nets 48 at the end of iteration 2.
Unrouted nets 40 at the end of iteration 3.
Unrouted nets 20 at the end of iteration 4.
Unrouted nets 11 at the end of iteration 5.
Unrouted nets 7 at the end of iteration 6.
Unrouted nets 2 at the end of iteration 7.
Unrouted nets 4 at the end of iteration 8.
Unrouted nets 0 at the end of iteration 9.
Global Routing step 4 processed 209 nets, it takes 0.56 sec.
Global routing takes 0.69 sec.
Total 3738 subnets.
    forward max bucket size 395 , backward 147.
        Unrouted nets 2560 at the end of iteration 0.
    route iteration 0, CPU time elapsed 0.437500 sec.
    forward max bucket size 394 , backward 156.
        Unrouted nets 2078 at the end of iteration 1.
    route iteration 1, CPU time elapsed 0.296875 sec.
    forward max bucket size 136 , backward 158.
        Unrouted nets 1728 at the end of iteration 2.
    route iteration 2, CPU time elapsed 0.421875 sec.
    forward max bucket size 135 , backward 168.
        Unrouted nets 1490 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.265625 sec.
    forward max bucket size 118 , backward 138.
        Unrouted nets 1192 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.265625 sec.
    forward max bucket size 122 , backward 168.
        Unrouted nets 895 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.156250 sec.
    forward max bucket size 105 , backward 99.
        Unrouted nets 668 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.125000 sec.
    forward max bucket size 79 , backward 44.
        Unrouted nets 495 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.109375 sec.
    forward max bucket size 96 , backward 110.
        Unrouted nets 369 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.046875 sec.
    forward max bucket size 151 , backward 111.
        Unrouted nets 292 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.078125 sec.
    forward max bucket size 47 , backward 72.
        Unrouted nets 176 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.062500 sec.
    forward max bucket size 47 , backward 92.
        Unrouted nets 115 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.046875 sec.
    forward max bucket size 55 , backward 154.
        Unrouted nets 86 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.031250 sec.
    forward max bucket size 55 , backward 189.
        Unrouted nets 50 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.015625 sec.
    forward max bucket size 92 , backward 24.
        Unrouted nets 27 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.000000 sec.
    forward max bucket size 26 , backward 24.
        Unrouted nets 21 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.031250 sec.
    forward max bucket size 69 , backward 23.
        Unrouted nets 23 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.015625 sec.
    forward max bucket size 31 , backward 27.
        Unrouted nets 16 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.015625 sec.
    forward max bucket size 28 , backward 12.
        Unrouted nets 13 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.000000 sec.
    forward max bucket size 27 , backward 12.
        Unrouted nets 4 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.031250 sec.
    forward max bucket size 18 , backward 12.
        Unrouted nets 2 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.015625 sec.
    forward max bucket size 19 , backward 16.
        Unrouted nets 2 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.015625 sec.
    forward max bucket size 15 , backward 9.
        Unrouted nets 0 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.015625 sec.
Detailed routing takes 22 iterations
I: Design net led_display_driver_inst/u_led_display_selector/N105 is routed by general path.
C: Route-2036: The clock path from led_display_driver_inst/u_led_display_selector/N105_inv/gateop:L6 to led_display_driver_inst/u_led_display_selector/led_display_seg[2]/opit_0:CLK is routed by SRB.
I: Design net ad_pulse is routed by general path.
C: Route-2036: The clock path from pulse_gen_inst/N0/gateop:L6 to cymometer_inst/N57_m1/gopapm:CLK is routed by SRB.
Detailed routing takes 2.62 sec.
Start fix hold violation.
Build tmp routing results takes 0.02 sec.
Timing analysis takes 0.03 sec.
No hold violation.
Hold Violation Fix in router takes 0 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 0.92 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.14 sec.
Used SRB routing arc is 29011.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 9.02 sec.


Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 2        | 240           | 1                  
| Use of BKCL                 | 2        | 6             | 34                 
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 367      | 11675         | 4                  
|   FF                        | 121      | 93400         | 1                  
|   LUT                       | 1323     | 46700         | 3                  
|   LUT-FF pairs              | 61       | 46700         | 1                  
| Use of CLMS                 | 210      | 4975          | 5                  
|   FF                        | 67       | 39800         | 1                  
|   LUT                       | 768      | 19900         | 4                  
|   LUT-FF pairs              | 35       | 19900         | 1                  
|   Distributed RAM           | 0        | 19900         | 0                  
| Use of DDRPHY_CPD           | 0        | 12            | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 6             | 0                  
| Use of DDR_PHY              | 0        | 24            | 0                  
| Use of DRM                  | 0        | 155           | 0                  
| Use of GPLL                 | 1        | 6             | 17                 
| Use of GSEB                 | 0        | 218           | 0                  
| Use of HARD0                | 116      | 10550         | 2                  
| Use of HCKB                 | 4        | 96            | 5                  
|  HCKB dataused              | 0        | 96            | 0                  
| Use of HCKMUX_TEST          | 0        | 8             | 0                  
| Use of HSSTLP               | 0        | 2             | 0                  
| Use of IO                   | 27       | 300           | 9                  
|   IOBD                      | 15       | 144           | 11                 
|   IOBS                      | 12       | 156           | 8                  
| Use of IOCKB                | 0        | 24            | 0                  
| Use of IOCKMUX_TEST         | 0        | 6             | 0                  
| Use of IOLHR                | 27       | 300           | 9                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MFG_TEST             | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 12            | 0                  
| Use of MRCKMUX_TEST         | 0        | 6             | 0                  
| Use of MRPOSTMUX_TEST       | 0        | 6             | 0                  
| Use of PCIE                 | 0        | 1             | 0                  
| Use of PCKMUX_TEST          | 0        | 12            | 0                  
| Use of PLLMRMUX_TEST        | 0        | 6             | 0                  
| Use of PLLREFMUX_TEST       | 0        | 6             | 0                  
| Use of PPLL                 | 0        | 6             | 0                  
| Use of PREGMUXC_TEST        | 0        | 4             | 0                  
| Use of PREGMUXLR_TEST       | 0        | 6             | 0                  
| Use of RCKB                 | 1        | 24            | 5                  
|  RCKB dataused              | 0        | 24            | 0                  
| Use of RCKMUX_TEST          | 0        | 6             | 0                  
| Use of SCANCHAIN            | 0        | 1             | 0                  
| Use of SCKMUX_TEST          | 0        | 12            | 0                  
| Use of SFB                  | 0        | 2225          | 0                  
| Use of SPAD                 | 0        | 8             | 0                  
| Use of TSERDES              | 0        | 48            | 0                  
| Use of USCM                 | 2        | 32            | 7                  
|  USCM dataused              | 0        | 32            | 0                  
| Use of USCMMUX_TEST         | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Finished routing.
Design 'frequency_meter' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:3m:9s
Action pnr: CPU time elapsed is 0h:2m:26s
Action pnr: Process CPU time elapsed is 0h:2m:26s
Current time: Mon May 19 14:50:58 2025
Action pnr: Peak memory pool usage is 1,195 MB
