Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_6yqffvy.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv Line: 48
Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_6yqffvy.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_6yqffvy.sv Line: 49
Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_az2o3ti.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv Line: 48
Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_az2o3ti.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_az2o3ti.sv Line: 49
Info (10281): Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object "BYTE_TO_WORD_SHIFT" differs only in case from object "byte_to_word_shift" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_merlin_burst_adapter_new.sv Line: 139
Info (10281): Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object "addr_incr" differs only in case from object "ADDR_INCR" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_burst_adapter_180/synth/altera_wrap_burst_converter.sv Line: 279
Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_dqbhvfa.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv Line: 48
Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_dqbhvfa.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_dqbhvfa.sv Line: 49
Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_goyglzq.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv Line: 48
Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_goyglzq.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_goyglzq.sv Line: 49
Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_iv666ga.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv Line: 48
Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_iv666ga.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_iv666ga.sv Line: 49
Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_lxmadiq.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv Line: 48
Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_lxmadiq.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_lxmadiq.sv Line: 49
Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_gil3sua.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv Line: 48
Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_gil3sua.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_gil3sua.sv Line: 49
Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_jxs3q3q.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv Line: 48
Info (10281): Verilog HDL Declaration information at audioblade_system_altera_merlin_router_180_jxs3q3q.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: D:/NIH3Repo/simulink_models/models/ur_ear_fpga/hdlsrc/ur_ear_fpga_sim/quartus/audioblade_system/altera_merlin_router_180/synth/audioblade_system_altera_merlin_router_180_jxs3q3q.sv Line: 49
