  **** HLS Build v2025.2 6295257
INFO: [HLS 200-2005] Using work_dir C:/02_work/PDC/PDC_Project/des_crypto/des_crypto 
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/vitis-comp.json
INFO: [HLS 200-10] Creating and opening component 'C:/02_work/PDC/PDC_Project/des_crypto/des_crypto'.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-2174] Applying component config ini file hls_config.cfg
INFO: [HLS 200-1465] Applying config ini 'syn.file=../des.cpp' from hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/02_work/PDC/PDC_Project/des.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.file=../des.h' from hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/02_work/PDC/PDC_Project/des.h' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../des_tb.cpp' from hls_config.cfg(9)
INFO: [HLS 200-10] Adding test bench file 'C:/02_work/PDC/PDC_Project/des_tb.cpp' to the project
INFO: [HLS 200-1465] Applying config ini 'tb.file=../des_tb.h' from hls_config.cfg(10)
INFO: [HLS 200-10] Adding test bench file 'C:/02_work/PDC/PDC_Project/des_tb.h' to the project
INFO: [HLS 200-1465] Applying config ini 'syn.top=des_encrypt' from hls_config.cfg(11)
INFO: [HLS 200-1465] Applying config ini 'flow_target=vivado' from hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying config ini 'part=xc7a100tcsg324-1' from hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-1'
INFO: [HLS 200-1465] Applying config ini 'cosim.wave_debug=0' from hls_config.cfg(12)
INFO: [HLS 200-1465] Applying config ini 'package.output.format=ip_catalog' from hls_config.cfg(5)
INFO: [HLS 200-2176] Writing Vitis IDE component file C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/vitis-comp.json
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.795 seconds; current allocated memory: 136.379 MB.
INFO: [HLS 200-2191] C-Synthesis will use clang-16 as the compiler
INFO: [HLS 200-10] Analyzing design file '../des.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.385 seconds; current allocated memory: 139.340 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 2,472 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,789 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 6,230 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,402 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,402 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 11,959 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,511 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,511 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,511 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,511 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,511 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,511 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,511 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,511 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,512 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 200-1995] There were 3,516 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'left_rotate(ap_uint<28>, int)' into 'generate_subkeys(ap_uint<64>, ap_uint<48>*)' (../des.cpp:164:13)
INFO: [HLS 214-131] Inlining function 'expand(ap_uint<32>)' into 'feistel(ap_uint<32>, ap_uint<48>)' (../des.cpp:109:24)
INFO: [HLS 214-131] Inlining function 'permute_P(ap_uint<32>)' into 'feistel(ap_uint<32>, ap_uint<48>)' (../des.cpp:118:23)
INFO: [HLS 214-131] Inlining function 'sbox_substitute(ap_uint<48>)' into 'feistel(ap_uint<32>, ap_uint<48>)' (../des.cpp:115:26)
INFO: [HLS 214-131] Inlining function 'apply_IP(ap_uint<64>)' into 'des_core(ap_uint<64>, ap_uint<48>*, bool)' (../des.cpp:189:24)
INFO: [HLS 214-131] Inlining function 'apply_FP(ap_uint<64>)' into 'des_core(ap_uint<64>, ap_uint<48>*, bool)' (../des.cpp:215:22)
INFO: [HLS 214-131] Inlining function 'feistel(ap_uint<32>, ap_uint<48>)' into 'des_core(ap_uint<64>, ap_uint<48>*, bool)' (../des.cpp:204:28)
INFO: [HLS 214-186] Unrolling loop 'FP_LOOP' (../des.cpp:30:14) in function 'des_core' completely with a factor of 64 (../des.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'ROUNDS_LOOP' (../des.cpp:196:18) in function 'des_core' completely with a factor of 16 (../des.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'P_LOOP' (../des.cpp:58:13) in function 'des_core' completely with a factor of 32 (../des.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'SBOX_LOOP' (../des.cpp:74:16) in function 'des_core' completely with a factor of 8 (../des.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'E_LOOP' (../des.cpp:44:13) in function 'des_core' completely with a factor of 48 (../des.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'IP_LOOP' (../des.cpp:14:14) in function 'des_core' completely with a factor of 64 (../des.cpp:184:0)
INFO: [HLS 214-186] Unrolling loop 'KEYGEN_LOOP' (../des.cpp:159:18) in function 'generate_subkeys' completely with a factor of 16 (../des.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'PC2_LOOP' (../des.cpp:173:19) in function 'generate_subkeys' completely with a factor of 48 (../des.cpp:141:0)
INFO: [HLS 214-186] Unrolling loop 'PC1_LOOP' (../des.cpp:147:15) in function 'generate_subkeys' completely with a factor of 56 (../des.cpp:141:0)
INFO: [HLS 214-248] Applying array_partition to '_ZL4SBOX': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (../des.h:115:0)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../des.cpp:93:46)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (../des.cpp:93:56)
INFO: [HLS 214-248] Applying array_partition to 'subkeys': Complete partitioning on dimension 1. (../des.cpp:230:13)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 8.471 seconds; current allocated memory: 144.145 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 144.145 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.603 seconds; current allocated memory: 154.930 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.414 seconds; current allocated memory: 160.891 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 8.207 seconds; current allocated memory: 187.090 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.492 seconds; current allocated memory: 213.672 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'des_encrypt' ...
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generate_subkeys' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 217.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 218.578 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'des_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.75 seconds; current allocated memory: 338.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 338.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'des_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.434 seconds; current allocated memory: 338.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.021 seconds; current allocated memory: 338.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generate_subkeys' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'generate_subkeys'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 338.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'des_core' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_4_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_9_2_4_1_1': 128 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'des_core'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.71 seconds; current allocated memory: 363.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'des_encrypt' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'des_encrypt/plaintext' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'des_encrypt/key' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'des_encrypt/ciphertext' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'des_encrypt' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'des_encrypt'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 2.581 seconds; current allocated memory: 435.676 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 435.676 MB.
INFO: [HLS 200-2225] Wrote inferred directives to file C:/02_work/PDC/PDC_Project/des_crypto/des_crypto/hls/syn/inferred_directives.ini
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.33 seconds; current allocated memory: 435.676 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for des_encrypt.
INFO: [VLOG 209-307] Generating Verilog RTL for des_encrypt.
INFO: [HLS 200-789] **** Estimated Fmax: 148.72 MHz
INFO: [HLS 200-112] Total CPU user time: 21 seconds. Total CPU system time: 3 seconds. Total elapsed time: 37.517 seconds; peak allocated memory: 435.676 MB.
INFO: [v++ 60-791] Total elapsed time: 0h 0m 41s
