Starting simulation at Cts 17 May 2025 18:25:09 +03

****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat May 17 18:25:11 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_sim.tcl -notrace
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/deniz/Hornet_Tracer/Hornet_Tracer.gen/sources_1'.
Scanning sources...
Finished scanning sources
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1410.301 ; gain = 0.023 ; free physical = 269 ; free virtual = 7071
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'barebones_top_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/deniz/Hornet_Tracer/Hornet_Tracer.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/deniz/Vivado/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'barebones_top_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/deniz/Hornet_Tracer/Hornet_Tracer.sim/sim_1/behav/xsim/instruction.data'
INFO: [SIM-utils-43] Exported '/home/deniz/Hornet_Tracer/Hornet_Tracer.sim/sim_1/behav/xsim/instruction.data'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/deniz/Hornet_Tracer/Hornet_Tracer.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj barebones_top_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/muldiv/MULDIV_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/muldiv/MULDIV_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_in
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/muldiv/MULDIV_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MULDIV_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/muldiv/MUL_DIV_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIVout
INFO: [VRFC 10-311] analyzing module MULout
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/processor/barebones/barebones_wb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module barebones_wb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/core_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csr_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/peripherals/debug_interface_wb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debug_interface_wb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/div_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/divider_24.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sigDiv
INFO: [VRFC 10-311] analyzing module fpu_div_array
INFO: [VRFC 10-311] analyzing module fpu_div_block
INFO: [VRFC 10-311] analyzing module fpu_div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/muldiv/divider_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider_32
INFO: [VRFC 10-311] analyzing module div_array
INFO: [VRFC 10-311] analyzing module div_block
INFO: [VRFC 10-311] analyzing module div_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/forwarding_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_add_sub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub
INFO: [VRFC 10-311] analyzing module add_sub_normalizer
INFO: [VRFC 10-311] analyzing module lzc4
INFO: [VRFC 10-311] analyzing module lzc8
INFO: [VRFC 10-311] analyzing module lzc27
INFO: [VRFC 10-311] analyzing module lzc3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_add_sub_fast.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_fast
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_add_sub_rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_add_sub_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/fpu_arithmetic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_arithmetic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_classifier.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_classifier
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_compare
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_cvt_to_float.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_float
INFO: [VRFC 10-311] analyzing module lzc32
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_cvt_to_int.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_cvt_to_int
INFO: [VRFC 10-311] analyzing module cvrt_rounder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_div.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_div
INFO: [VRFC 10-311] analyzing module divNormalizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_mds_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_mds_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_mds_top
INFO: [VRFC 10-311] analyzing module preNorm_exp_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_min_max.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fpu_min_max
ERROR: [VRFC 10-4982] syntax error near ';' [/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_min_max.v:34]
ERROR: [VRFC 10-8530] module 'fpu_min_max' is ignored due to previous errors [/home/deniz/HornetRISC-V/core/fpu/fpu_arithmetic/sub_modules/fpu_min_max.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/deniz/Hornet_Tracer/Hornet_Tracer.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

    while executing
"launch_simulation"
    (file "run_sim.tcl" line 13)
INFO: [Common 17-206] Exiting Vivado at Sat May 17 18:25:23 2025...
Simulation completed successfully
