<h4><strong>Step 1:</strong></h4><div class="answer"> <p>Refer to Figure 12.1 for a basic two-stage CMOS operational amplifier configuration in the text book.</p> <p>(a)</p> <p>Determine the value of capacitance at <img src="images/3657-12-8P-i1.png" />.</p> <p> <img src="images/3657-12-8P-i2.png" /> </p> <p>Substitute <img src="images/3657-12-8P-i3.png" />for <img src="images/3657-12-8P-i4.png" /> and <img src="images/3657-12-8P-i5.png" /> for <img src="images/3657-12-8P-i6.png" /> in the equation.</p> <p> <img src="images/3657-12-8P-i7.png" /> </p> <p>Thus, the value of capacitance, <img src="images/3657-12-8P-i8.png" />is <img src="images/3657-12-8P-i9.png" />.</p> </div><h4><strong>Step 2:</strong></h4><div class="answer"> <p>(b)</p> <p>Determine the value of frequency located at pole for which a phase margin of<img src="images/3657-12-8P-i10.png" />.</p> <p> <img src="images/3657-12-8P-i11.png" /> </p> <p>Substitute <img src="images/3657-12-8P-i12.png" />for <img src="images/3657-12-8P-i13.png" /> and <img src="images/3657-12-8P-i14.png" />for <img src="images/3657-12-8P-i15.png" />in the equation.</p> <p> <img src="images/3657-12-8P-i16.png" /> </p> <p> <img src="images/3657-12-8P-i17.png" /> </p> </div><h4><strong>Step 3:</strong></h4><div class="answer"> <p>Determine the maximum allowable value of capacitance, <img src="images/3657-12-8P-i18.png" />.</p> <p> <img src="images/3657-12-8P-i19.png" /> </p> <p>Substitute <img src="images/3657-12-8P-i20.png" />for <img src="images/3657-12-8P-i21.png" /> and <img src="images/3657-12-8P-i22.png" /> for <img src="images/3657-12-8P-i23.png" /> in the equation.</p> <p> <img src="images/3657-12-8P-i24.png" /> </p> <p>Thus, the maximum allowable value of capacitance, <img src="images/3657-12-8P-i25.png" />is<img src="images/3657-12-8P-i26.png" />.</p></div>