// Seed: 1590914719
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  assign module_1.id_9 = 0;
  output wire id_1;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    input wand id_2,
    output wire id_3,
    input tri0 id_4,
    output tri id_5,
    output wand id_6,
    input tri0 id_7,
    output supply0 id_8,
    output tri1 id_9,
    input tri id_10,
    output wor id_11,
    output tri1 id_12,
    input supply1 id_13,
    output tri1 id_14
    , id_17,
    input uwire id_15
);
  assign id_17 = 1;
  xnor primCall (id_3, id_18, id_17, id_7, id_15, id_10, id_13);
  logic id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18
  );
endmodule
