#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Mar  9 22:20:57 2022
# Process ID: 16396
# Current directory: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_3/lab5_2_3.runs/synth_1
# Command line: vivado.exe -log D_flipflop_with_synch_reset.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source D_flipflop_with_synch_reset.tcl
# Log file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_3/lab5_2_3.runs/synth_1/D_flipflop_with_synch_reset.vds
# Journal file: C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_3/lab5_2_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source D_flipflop_with_synch_reset.tcl -notrace
