Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Dec 11 13:38:49 2022
| Host         : EECS-DIGITAL-43 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_timing -file /tmp/tmp.qPn68e/obj/synthrpt_report_timing.rpt
| Design       : top_level
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             5.681ns  (required time - arrival time)
  Source:                 processor/fetch/inst_bank/BRAM_reg_0_12/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            processor/fetch/valid_1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.183ns  (logic 1.851ns (44.252%)  route 2.332ns (55.748%))
  Logic Levels:           4  (LUT4=1 LUT6=2 RAMB36E1=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.803     2.285    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.096     2.381 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=615, unplaced)       0.584     2.965    processor/fetch/inst_bank/buf_clk_100mhz_BUFG
                         RAMB36E1                                     r  processor/fetch/inst_bank/BRAM_reg_0_12/CLKARDCLK
  -------------------------------------------------------------------    -------------------
                         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028     3.993 r  processor/fetch/inst_bank/BRAM_reg_0_12/CASCADEOUTA
                         net (fo=1, unplaced)         0.065     4.058    processor/fetch/inst_bank/BRAM_reg_0_12_n_0
                         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     4.483 r  processor/fetch/inst_bank/BRAM_reg_1_12/DOADO[0]
                         net (fo=3, unplaced)         0.803     5.286    processor/fetch/inst_bank/ram_data[1]
                         LUT4 (Prop_lut4_I2_O)        0.150     5.436 r  processor/fetch/inst_bank/valid_1_i_3/O
                         net (fo=1, unplaced)         0.732     6.168    processor/fetch/inst_bank/valid_1_i_3_n_0
                         LUT6 (Prop_lut6_I1_O)        0.124     6.292 r  processor/fetch/inst_bank/valid_1_i_2/O
                         net (fo=1, unplaced)         0.732     7.024    processor/fetch/inst_bank_n_9
                         LUT6 (Prop_lut6_I0_O)        0.124     7.148 r  processor/fetch/valid_1_i_1/O
                         net (fo=1, unplaced)         0.000     7.148    processor/fetch/valid_1_i_1_n_0
                         FDRE                                         r  processor/fetch/valid_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    10.000    eth_clk_gen/clk_100mhz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  eth_clk_gen/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.763    12.174    buf_clk_100mhz
                         BUFG (Prop_bufg_I_O)         0.091    12.265 r  buf_clk_100mhz_BUFG_inst/O
                         net (fo=615, unplaced)       0.439    12.704    processor/fetch/buf_clk_100mhz_BUFG
                         FDRE                                         r  processor/fetch/valid_1_reg/C
                         clock pessimism              0.116    12.820    
                         clock uncertainty           -0.035    12.784    
                         FDRE (Setup_fdre_C_D)        0.044    12.828    processor/fetch/valid_1_reg
  -------------------------------------------------------------------
                         required time                         12.828    
                         arrival time                          -7.148    
  -------------------------------------------------------------------
                         slack                                  5.681    




