Checking for sequential elements that are not reached by a clock.
No sources.
Clock pin 'i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_0/clk' is not reached by a clock.
Clock pin 'i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_1/clk' is not reached by a clock.
Clock pin 'i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_2/clk' is not reached by a clock.
Clock pin 'i_stap_dfxsecure_plugin/dfxsecure_feature_lch_reg_3/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/bypass_reg_reg/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/reset_pulse0_reg/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/reset_pulse1_reg/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_0/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_1/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_10/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_11/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_12/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_13/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_14/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_15/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_16/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_17/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_18/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_19/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_2/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_20/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_21/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_22/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_23/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_24/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_25/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_26/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_27/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_28/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_29/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_3/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_30/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_31/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_4/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_5/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_6/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_7/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_8/clk' is not reached by a clock.
Clock pin 'i_stap_drreg/slvidcode_reg_reg_9/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_0/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_1/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_10/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_11/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_12/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_13/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_14/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_15/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_2/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_3/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_4/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_5/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_6/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_7/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_8/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/state_ps_reg_9/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/tms_bit_reg_0/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/tms_bit_reg_1/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/tms_bit_reg_2/clk' is not reached by a clock.
Clock pin 'i_stap_fsm/tms_bit_reg_3/clk' is not reached by a clock.
Clock pin 'i_stap_irdecoder/stap_irdecoder_drselect_reg_0/clkb' is not reached by a clock.
Clock pin 'i_stap_irdecoder/stap_irdecoder_drselect_reg_1/clkb' is not reached by a clock.
Clock pin 'i_stap_irreg/shift_reg_reg_0/clk' is not reached by a clock.
Clock pin 'i_stap_irreg/shift_reg_reg_1/clk' is not reached by a clock.
Clock pin 'i_stap_irreg/shift_reg_reg_2/clk' is not reached by a clock.
Clock pin 'i_stap_irreg/shift_reg_reg_3/clk' is not reached by a clock.
Clock pin 'i_stap_irreg/shift_reg_reg_4/clk' is not reached by a clock.
Clock pin 'i_stap_irreg/shift_reg_reg_5/clk' is not reached by a clock.
Clock pin 'i_stap_irreg/shift_reg_reg_6/clk' is not reached by a clock.
Clock pin 'i_stap_irreg/shift_reg_reg_7/clk' is not reached by a clock.
Clock pin 'i_stap_irreg/stap_irreg_ireg_reg_0/clkb' is not reached by a clock.
Clock pin 'i_stap_irreg/stap_irreg_ireg_reg_1/clkb' is not reached by a clock.
Clock pin 'i_stap_irreg/stap_irreg_ireg_reg_2/clkb' is not reached by a clock.
Clock pin 'i_stap_irreg/stap_irreg_ireg_reg_3/clkb' is not reached by a clock.
Clock pin 'i_stap_irreg/stap_irreg_ireg_reg_4/clkb' is not reached by a clock.
Clock pin 'i_stap_irreg/stap_irreg_ireg_reg_5/clkb' is not reached by a clock.
Clock pin 'i_stap_irreg/stap_irreg_ireg_reg_6/clkb' is not reached by a clock.
Clock pin 'i_stap_irreg/stap_irreg_ireg_reg_7/clkb' is not reached by a clock.
Clock pin 'i_stap_tdomux/stap_mux_tdo_int_reg/clkb' is not reached by a clock.
Clock pin 'i_stap_tdomux/stap_tdomux_tdoen_reg/clkb' is not reached by a clock.
Possible missing clock definitions at one or more of these locations:
    fdfx_policy_update
    ftap_tck

  Unclocked sequentials: 79
