.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* DisplayRefresh_TimerHW */
.set DisplayRefresh_TimerHW__CAP0, CYREG_TMR0_CAP0
.set DisplayRefresh_TimerHW__CAP1, CYREG_TMR0_CAP1
.set DisplayRefresh_TimerHW__CFG0, CYREG_TMR0_CFG0
.set DisplayRefresh_TimerHW__CFG1, CYREG_TMR0_CFG1
.set DisplayRefresh_TimerHW__CFG2, CYREG_TMR0_CFG2
.set DisplayRefresh_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set DisplayRefresh_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set DisplayRefresh_TimerHW__PER0, CYREG_TMR0_PER0
.set DisplayRefresh_TimerHW__PER1, CYREG_TMR0_PER1
.set DisplayRefresh_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set DisplayRefresh_TimerHW__PM_ACT_MSK, 0x01
.set DisplayRefresh_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set DisplayRefresh_TimerHW__PM_STBY_MSK, 0x01
.set DisplayRefresh_TimerHW__RT0, CYREG_TMR0_RT0
.set DisplayRefresh_TimerHW__RT1, CYREG_TMR0_RT1
.set DisplayRefresh_TimerHW__SR0, CYREG_TMR0_SR0

/* StopwatchStartFilter */
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__A0_REG, CYREG_B0_UDB11_A0
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__A1_REG, CYREG_B0_UDB11_A1
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__D0_REG, CYREG_B0_UDB11_D0
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__D1_REG, CYREG_B0_UDB11_D1
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__F0_REG, CYREG_B0_UDB11_F0
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__F1_REG, CYREG_B0_UDB11_F1
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set StopwatchStartFilter_genblk2_Counter0_DP_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* SecondTimer_TimerHW */
.set SecondTimer_TimerHW__CAP0, CYREG_TMR1_CAP0
.set SecondTimer_TimerHW__CAP1, CYREG_TMR1_CAP1
.set SecondTimer_TimerHW__CFG0, CYREG_TMR1_CFG0
.set SecondTimer_TimerHW__CFG1, CYREG_TMR1_CFG1
.set SecondTimer_TimerHW__CFG2, CYREG_TMR1_CFG2
.set SecondTimer_TimerHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set SecondTimer_TimerHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set SecondTimer_TimerHW__PER0, CYREG_TMR1_PER0
.set SecondTimer_TimerHW__PER1, CYREG_TMR1_PER1
.set SecondTimer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set SecondTimer_TimerHW__PM_ACT_MSK, 0x02
.set SecondTimer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set SecondTimer_TimerHW__PM_STBY_MSK, 0x02
.set SecondTimer_TimerHW__RT0, CYREG_TMR1_RT0
.set SecondTimer_TimerHW__RT1, CYREG_TMR1_RT1
.set SecondTimer_TimerHW__SR0, CYREG_TMR1_SR0

/* StopwatchStopFilter */
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__A0_REG, CYREG_B0_UDB10_A0
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__A1_REG, CYREG_B0_UDB10_A1
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__D0_REG, CYREG_B0_UDB10_D0
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__D1_REG, CYREG_B0_UDB10_D1
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__F0_REG, CYREG_B0_UDB10_F0
.set StopwatchStopFilter_genblk2_Counter0_DP_u0__F1_REG, CYREG_B0_UDB10_F1

/* Stopwatch_TimerUDB */
.set Stopwatch_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Stopwatch_TimerUDB_rstSts_stsreg__0__POS, 0
.set Stopwatch_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Stopwatch_TimerUDB_rstSts_stsreg__1__POS, 1
.set Stopwatch_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Stopwatch_TimerUDB_rstSts_stsreg__2__POS, 2
.set Stopwatch_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Stopwatch_TimerUDB_rstSts_stsreg__3__POS, 3
.set Stopwatch_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Stopwatch_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB15_MSK
.set Stopwatch_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Stopwatch_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB15_ST
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__MASK, 0x01
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__0__POS, 0
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__MASK, 0x02
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__1__POS, 1
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__MASK, 0x10
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__4__POS, 4
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB14_CTL
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x93
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set Stopwatch_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Stopwatch_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set Stopwatch_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set Stopwatch_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set Stopwatch_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set Stopwatch_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set Stopwatch_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set Stopwatch_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set Stopwatch_TimerUDB_sT32_timerdp_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set Stopwatch_TimerUDB_sT32_timerdp_u0__A0_REG, CYREG_B0_UDB12_A0
.set Stopwatch_TimerUDB_sT32_timerdp_u0__A1_REG, CYREG_B0_UDB12_A1
.set Stopwatch_TimerUDB_sT32_timerdp_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set Stopwatch_TimerUDB_sT32_timerdp_u0__D0_REG, CYREG_B0_UDB12_D0
.set Stopwatch_TimerUDB_sT32_timerdp_u0__D1_REG, CYREG_B0_UDB12_D1
.set Stopwatch_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set Stopwatch_TimerUDB_sT32_timerdp_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set Stopwatch_TimerUDB_sT32_timerdp_u0__F0_REG, CYREG_B0_UDB12_F0
.set Stopwatch_TimerUDB_sT32_timerdp_u0__F1_REG, CYREG_B0_UDB12_F1
.set Stopwatch_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB13_14_A0
.set Stopwatch_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB13_14_A1
.set Stopwatch_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB13_14_D0
.set Stopwatch_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB13_14_D1
.set Stopwatch_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set Stopwatch_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB13_14_F0
.set Stopwatch_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB13_14_F1
.set Stopwatch_TimerUDB_sT32_timerdp_u1__A0_A1_REG, CYREG_B0_UDB13_A0_A1
.set Stopwatch_TimerUDB_sT32_timerdp_u1__A0_REG, CYREG_B0_UDB13_A0
.set Stopwatch_TimerUDB_sT32_timerdp_u1__A1_REG, CYREG_B0_UDB13_A1
.set Stopwatch_TimerUDB_sT32_timerdp_u1__D0_D1_REG, CYREG_B0_UDB13_D0_D1
.set Stopwatch_TimerUDB_sT32_timerdp_u1__D0_REG, CYREG_B0_UDB13_D0
.set Stopwatch_TimerUDB_sT32_timerdp_u1__D1_REG, CYREG_B0_UDB13_D1
.set Stopwatch_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set Stopwatch_TimerUDB_sT32_timerdp_u1__F0_F1_REG, CYREG_B0_UDB13_F0_F1
.set Stopwatch_TimerUDB_sT32_timerdp_u1__F0_REG, CYREG_B0_UDB13_F0
.set Stopwatch_TimerUDB_sT32_timerdp_u1__F1_REG, CYREG_B0_UDB13_F1
.set Stopwatch_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set Stopwatch_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set Stopwatch_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set Stopwatch_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set Stopwatch_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set Stopwatch_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set Stopwatch_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set Stopwatch_TimerUDB_sT32_timerdp_u2__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set Stopwatch_TimerUDB_sT32_timerdp_u2__A0_REG, CYREG_B0_UDB14_A0
.set Stopwatch_TimerUDB_sT32_timerdp_u2__A1_REG, CYREG_B0_UDB14_A1
.set Stopwatch_TimerUDB_sT32_timerdp_u2__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set Stopwatch_TimerUDB_sT32_timerdp_u2__D0_REG, CYREG_B0_UDB14_D0
.set Stopwatch_TimerUDB_sT32_timerdp_u2__D1_REG, CYREG_B0_UDB14_D1
.set Stopwatch_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set Stopwatch_TimerUDB_sT32_timerdp_u2__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set Stopwatch_TimerUDB_sT32_timerdp_u2__F0_REG, CYREG_B0_UDB14_F0
.set Stopwatch_TimerUDB_sT32_timerdp_u2__F1_REG, CYREG_B0_UDB14_F1
.set Stopwatch_TimerUDB_sT32_timerdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Stopwatch_TimerUDB_sT32_timerdp_u2__PER_DP_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set Stopwatch_TimerUDB_sT32_timerdp_u3__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set Stopwatch_TimerUDB_sT32_timerdp_u3__A0_REG, CYREG_B0_UDB15_A0
.set Stopwatch_TimerUDB_sT32_timerdp_u3__A1_REG, CYREG_B0_UDB15_A1
.set Stopwatch_TimerUDB_sT32_timerdp_u3__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set Stopwatch_TimerUDB_sT32_timerdp_u3__D0_REG, CYREG_B0_UDB15_D0
.set Stopwatch_TimerUDB_sT32_timerdp_u3__D1_REG, CYREG_B0_UDB15_D1
.set Stopwatch_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set Stopwatch_TimerUDB_sT32_timerdp_u3__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set Stopwatch_TimerUDB_sT32_timerdp_u3__F0_REG, CYREG_B0_UDB15_F0
.set Stopwatch_TimerUDB_sT32_timerdp_u3__F1_REG, CYREG_B0_UDB15_F1

/* SW2_StopwatchStart */
.set SW2_StopwatchStart__0__MASK, 0x02
.set SW2_StopwatchStart__0__PC, CYREG_PRT6_PC1
.set SW2_StopwatchStart__0__PORT, 6
.set SW2_StopwatchStart__0__SHIFT, 1
.set SW2_StopwatchStart__AG, CYREG_PRT6_AG
.set SW2_StopwatchStart__AMUX, CYREG_PRT6_AMUX
.set SW2_StopwatchStart__BIE, CYREG_PRT6_BIE
.set SW2_StopwatchStart__BIT_MASK, CYREG_PRT6_BIT_MASK
.set SW2_StopwatchStart__BYP, CYREG_PRT6_BYP
.set SW2_StopwatchStart__CTL, CYREG_PRT6_CTL
.set SW2_StopwatchStart__DM0, CYREG_PRT6_DM0
.set SW2_StopwatchStart__DM1, CYREG_PRT6_DM1
.set SW2_StopwatchStart__DM2, CYREG_PRT6_DM2
.set SW2_StopwatchStart__DR, CYREG_PRT6_DR
.set SW2_StopwatchStart__INP_DIS, CYREG_PRT6_INP_DIS
.set SW2_StopwatchStart__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set SW2_StopwatchStart__LCD_EN, CYREG_PRT6_LCD_EN
.set SW2_StopwatchStart__MASK, 0x02
.set SW2_StopwatchStart__PORT, 6
.set SW2_StopwatchStart__PRT, CYREG_PRT6_PRT
.set SW2_StopwatchStart__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set SW2_StopwatchStart__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set SW2_StopwatchStart__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set SW2_StopwatchStart__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set SW2_StopwatchStart__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set SW2_StopwatchStart__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set SW2_StopwatchStart__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set SW2_StopwatchStart__PS, CYREG_PRT6_PS
.set SW2_StopwatchStart__SHIFT, 1
.set SW2_StopwatchStart__SLW, CYREG_PRT6_SLW

/* DisplayRefreshISR */
.set DisplayRefreshISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DisplayRefreshISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DisplayRefreshISR__INTC_MASK, 0x20000
.set DisplayRefreshISR__INTC_NUMBER, 17
.set DisplayRefreshISR__INTC_PRIOR_NUM, 7
.set DisplayRefreshISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set DisplayRefreshISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DisplayRefreshISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SecondTimer_clock */
.set SecondTimer_clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SecondTimer_clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SecondTimer_clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SecondTimer_clock__CFG2_SRC_SEL_MASK, 0x07
.set SecondTimer_clock__INDEX, 0x01
.set SecondTimer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SecondTimer_clock__PM_ACT_MSK, 0x02
.set SecondTimer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SecondTimer_clock__PM_STBY_MSK, 0x02

/* StopwatchStartISR */
.set StopwatchStartISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set StopwatchStartISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set StopwatchStartISR__INTC_MASK, 0x01
.set StopwatchStartISR__INTC_NUMBER, 0
.set StopwatchStartISR__INTC_PRIOR_NUM, 7
.set StopwatchStartISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set StopwatchStartISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set StopwatchStartISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SW3_StopwatchStop */
.set SW3_StopwatchStop__0__MASK, 0x20
.set SW3_StopwatchStop__0__PC, CYREG_IO_PC_PRT15_PC5
.set SW3_StopwatchStop__0__PORT, 15
.set SW3_StopwatchStop__0__SHIFT, 5
.set SW3_StopwatchStop__AG, CYREG_PRT15_AG
.set SW3_StopwatchStop__AMUX, CYREG_PRT15_AMUX
.set SW3_StopwatchStop__BIE, CYREG_PRT15_BIE
.set SW3_StopwatchStop__BIT_MASK, CYREG_PRT15_BIT_MASK
.set SW3_StopwatchStop__BYP, CYREG_PRT15_BYP
.set SW3_StopwatchStop__CTL, CYREG_PRT15_CTL
.set SW3_StopwatchStop__DM0, CYREG_PRT15_DM0
.set SW3_StopwatchStop__DM1, CYREG_PRT15_DM1
.set SW3_StopwatchStop__DM2, CYREG_PRT15_DM2
.set SW3_StopwatchStop__DR, CYREG_PRT15_DR
.set SW3_StopwatchStop__INP_DIS, CYREG_PRT15_INP_DIS
.set SW3_StopwatchStop__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set SW3_StopwatchStop__LCD_EN, CYREG_PRT15_LCD_EN
.set SW3_StopwatchStop__MASK, 0x20
.set SW3_StopwatchStop__PORT, 15
.set SW3_StopwatchStop__PRT, CYREG_PRT15_PRT
.set SW3_StopwatchStop__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set SW3_StopwatchStop__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set SW3_StopwatchStop__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set SW3_StopwatchStop__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set SW3_StopwatchStop__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set SW3_StopwatchStop__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set SW3_StopwatchStop__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set SW3_StopwatchStop__PS, CYREG_PRT15_PS
.set SW3_StopwatchStop__SHIFT, 5
.set SW3_StopwatchStop__SLW, CYREG_PRT15_SLW

/* StopwatchStopISR */
.set StopwatchStopISR__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set StopwatchStopISR__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set StopwatchStopISR__INTC_MASK, 0x02
.set StopwatchStopISR__INTC_NUMBER, 1
.set StopwatchStopISR__INTC_PRIOR_NUM, 7
.set StopwatchStopISR__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set StopwatchStopISR__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set StopwatchStopISR__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Display_LCDPort */
.set Display_LCDPort__0__MASK, 0x01
.set Display_LCDPort__0__PC, CYREG_PRT2_PC0
.set Display_LCDPort__0__PORT, 2
.set Display_LCDPort__0__SHIFT, 0
.set Display_LCDPort__1__MASK, 0x02
.set Display_LCDPort__1__PC, CYREG_PRT2_PC1
.set Display_LCDPort__1__PORT, 2
.set Display_LCDPort__1__SHIFT, 1
.set Display_LCDPort__2__MASK, 0x04
.set Display_LCDPort__2__PC, CYREG_PRT2_PC2
.set Display_LCDPort__2__PORT, 2
.set Display_LCDPort__2__SHIFT, 2
.set Display_LCDPort__3__MASK, 0x08
.set Display_LCDPort__3__PC, CYREG_PRT2_PC3
.set Display_LCDPort__3__PORT, 2
.set Display_LCDPort__3__SHIFT, 3
.set Display_LCDPort__4__MASK, 0x10
.set Display_LCDPort__4__PC, CYREG_PRT2_PC4
.set Display_LCDPort__4__PORT, 2
.set Display_LCDPort__4__SHIFT, 4
.set Display_LCDPort__5__MASK, 0x20
.set Display_LCDPort__5__PC, CYREG_PRT2_PC5
.set Display_LCDPort__5__PORT, 2
.set Display_LCDPort__5__SHIFT, 5
.set Display_LCDPort__6__MASK, 0x40
.set Display_LCDPort__6__PC, CYREG_PRT2_PC6
.set Display_LCDPort__6__PORT, 2
.set Display_LCDPort__6__SHIFT, 6
.set Display_LCDPort__AG, CYREG_PRT2_AG
.set Display_LCDPort__AMUX, CYREG_PRT2_AMUX
.set Display_LCDPort__BIE, CYREG_PRT2_BIE
.set Display_LCDPort__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Display_LCDPort__BYP, CYREG_PRT2_BYP
.set Display_LCDPort__CTL, CYREG_PRT2_CTL
.set Display_LCDPort__DM0, CYREG_PRT2_DM0
.set Display_LCDPort__DM1, CYREG_PRT2_DM1
.set Display_LCDPort__DM2, CYREG_PRT2_DM2
.set Display_LCDPort__DR, CYREG_PRT2_DR
.set Display_LCDPort__INP_DIS, CYREG_PRT2_INP_DIS
.set Display_LCDPort__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Display_LCDPort__LCD_EN, CYREG_PRT2_LCD_EN
.set Display_LCDPort__MASK, 0x7F
.set Display_LCDPort__PORT, 2
.set Display_LCDPort__PRT, CYREG_PRT2_PRT
.set Display_LCDPort__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Display_LCDPort__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Display_LCDPort__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Display_LCDPort__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Display_LCDPort__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Display_LCDPort__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Display_LCDPort__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Display_LCDPort__PS, CYREG_PRT2_PS
.set Display_LCDPort__SHIFT, 0
.set Display_LCDPort__SLW, CYREG_PRT2_SLW

/* Stopwatch_clock */
.set Stopwatch_clock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set Stopwatch_clock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set Stopwatch_clock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set Stopwatch_clock__CFG2_SRC_SEL_MASK, 0x07
.set Stopwatch_clock__INDEX, 0x00
.set Stopwatch_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Stopwatch_clock__PM_ACT_MSK, 0x01
.set Stopwatch_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Stopwatch_clock__PM_STBY_MSK, 0x01

/* StopwatchReset */
.set StopwatchReset_Sync_ctrl_reg__0__MASK, 0x01
.set StopwatchReset_Sync_ctrl_reg__0__POS, 0
.set StopwatchReset_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set StopwatchReset_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set StopwatchReset_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set StopwatchReset_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set StopwatchReset_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set StopwatchReset_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set StopwatchReset_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set StopwatchReset_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set StopwatchReset_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set StopwatchReset_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set StopwatchReset_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set StopwatchReset_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set StopwatchReset_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set StopwatchReset_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set StopwatchReset_Sync_ctrl_reg__MASK, 0x01
.set StopwatchReset_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set StopwatchReset_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set StopwatchReset_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL

/* LED4 */
.set LED4__0__MASK, 0x08
.set LED4__0__PC, CYREG_PRT6_PC3
.set LED4__0__PORT, 6
.set LED4__0__SHIFT, 3
.set LED4__AG, CYREG_PRT6_AG
.set LED4__AMUX, CYREG_PRT6_AMUX
.set LED4__BIE, CYREG_PRT6_BIE
.set LED4__BIT_MASK, CYREG_PRT6_BIT_MASK
.set LED4__BYP, CYREG_PRT6_BYP
.set LED4__CTL, CYREG_PRT6_CTL
.set LED4__DM0, CYREG_PRT6_DM0
.set LED4__DM1, CYREG_PRT6_DM1
.set LED4__DM2, CYREG_PRT6_DM2
.set LED4__DR, CYREG_PRT6_DR
.set LED4__INP_DIS, CYREG_PRT6_INP_DIS
.set LED4__LCD_COM_SEG, CYREG_PRT6_LCD_COM_SEG
.set LED4__LCD_EN, CYREG_PRT6_LCD_EN
.set LED4__MASK, 0x08
.set LED4__PORT, 6
.set LED4__PRT, CYREG_PRT6_PRT
.set LED4__PRTDSI__CAPS_SEL, CYREG_PRT6_CAPS_SEL
.set LED4__PRTDSI__DBL_SYNC_IN, CYREG_PRT6_DBL_SYNC_IN
.set LED4__PRTDSI__OE_SEL0, CYREG_PRT6_OE_SEL0
.set LED4__PRTDSI__OE_SEL1, CYREG_PRT6_OE_SEL1
.set LED4__PRTDSI__OUT_SEL0, CYREG_PRT6_OUT_SEL0
.set LED4__PRTDSI__OUT_SEL1, CYREG_PRT6_OUT_SEL1
.set LED4__PRTDSI__SYNC_OUT, CYREG_PRT6_SYNC_OUT
.set LED4__PS, CYREG_PRT6_PS
.set LED4__SHIFT, 3
.set LED4__SLW, CYREG_PRT6_SLW

/* Miscellaneous */
/* -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release */
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_MEMBER_5B, 4
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_DIE_PSOC5LP, 4
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_DIE_PSOC5LP
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 3
.set CYDEV_CHIP_DIE_PSOC4A, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E123069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 2
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REV_PSOC5LP_PRODUCTION
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000003
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0, 5
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1, 5
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2, 5
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3, 5
.set CYDEV_VIO3_MV, 5000
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
