# single_stage_pipeline_valid_ready
Single-stage pipeline register using valid/ready handshake in SystemVerilog
