[kernel] Parsing out/15_0008/15_merged.c (with preprocessing)
[wp] Running WP plugin...
[wp] Warning: Missing RTE guards
[wp] 12 goals scheduled
[wp] [Timeout] typed_SwitchSSFun_ensures_2 (Qed 13ms) (Z3)
[wp] [Timeout] typed_SwitchSSFun_ensures_5 (Qed 8ms) (Z3)
[wp] [Timeout] typed_main15_call_SwitchSSFun_requires (Qed 0.66ms) (Alt-Ergo)
[wp] Proved goals:    9 / 12
  Qed:             9
  Timeout:         3
------------------------------------------------------------
  Function SwitchSSFun
------------------------------------------------------------

Goal Post-condition (file out/15_0008/15_merged.c, line 19) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (6ms)

------------------------------------------------------------

Goal Post-condition (file out/15_0008/15_merged.c, line 20) in 'SwitchSSFun':
Let a = shiftfield_F2___SwitchSS_flgSP(pIp_0).
Let x = Mint_1[a].
Let x_1 = Mint_0[a].
Let a_1 = shiftfield_F2___SwitchSS_mDSSData(pIp_0).
Let a_2 = shiftfield_F1_TAG_DSS_DATA_stateFlag_A(a_1).
Let x_2 = Mint_0[a_2].
Let x_3 = Mint_1[a_2].
Assume {
  Type: is_sint32(x_1) /\ is_sint32(x) /\ is_sint32(x_2) /\
      is_sint32(Mint_0[shiftfield_F1_TAG_DSS_DATA_stateFlag_B(a_1)]) /\
      is_sint32(x_3).
  (* Heap *)
  Type: (region(pIp_0.base) <= 0) /\ linked(Malloc_0).
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, pIp_0, 3).
  If x = 51
  Then {
    If x_3 = 1
    Then { Have: Mint_1[a_2 <- 0] = Mint_2. }
    Else { Have: Mint_1[a_2 <- 1] = Mint_2. }
    Have: Mint_2[shiftfield_F1_TAG_DSS_DATA_stateFlag_B(a_1) <- 1] = Mint_0.
  }
  Else {
    Have: Mint_1[a_2 <- 0][shiftfield_F1_TAG_DSS_DATA_stateFlag_B(a_1) <- 0] =
        Mint_0.
  }
}
Prove: (x_1 = 51) /\ (x_3 != x_2).
Prover Z3 4.8.12 returns Timeout (Qed:13ms) (8s)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:13ms) (8s)

------------------------------------------------------------

Goal Post-condition (file out/15_0008/15_merged.c, line 21) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (5ms)

------------------------------------------------------------

Goal Post-condition (file out/15_0008/15_merged.c, line 22) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (8ms)

------------------------------------------------------------

Goal Post-condition (file out/15_0008/15_merged.c, line 23) in 'SwitchSSFun':
Let x = Mint_0
          [shiftfield_F1_TAG_DSS_DATA_stateFlag_A(shiftfield_F2___SwitchSS_mDSSData(pIp_0))].
Assume {
  Type: is_sint32(x).
  (* Heap *)
  Type: (region(pIp_0.base) <= 0) /\ linked(Malloc_0).
  (* Residual *)
  When: x != 1.
  (* Residual *)
  When: Mint_0[shiftfield_F2___SwitchSS_flgSP(pIp_0)] = 51.
  (* Pre-condition *)
  Have: valid_rw(Malloc_0, pIp_0, 3).
}
Prove: x = 0.
Prover Z3 4.8.12 returns Timeout (Qed:8ms) (8s)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:8ms) (8s)

------------------------------------------------------------

Goal Post-condition (file out/15_0008/15_merged.c, line 24) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (6ms)

------------------------------------------------------------

Goal Post-condition (file out/15_0008/15_merged.c, line 25) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (6ms)

------------------------------------------------------------

Goal Post-condition (file out/15_0008/15_merged.c, line 26) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (8ms)

------------------------------------------------------------

Goal Post-condition (file out/15_0008/15_merged.c, line 27) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (8ms)

------------------------------------------------------------

Goal Post-condition (file out/15_0008/15_merged.c, line 28) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (8ms)

------------------------------------------------------------

Goal Post-condition (file out/15_0008/15_merged.c, line 29) in 'SwitchSSFun':
Prove: true.
Prover Qed returns Valid (7ms)

------------------------------------------------------------
------------------------------------------------------------
  Function main15
------------------------------------------------------------

Goal Instance of 'Pre-condition (file out/15_0008/15_merged.c, line 18) in 'SwitchSSFun'' in 'main15' at call 'SwitchSSFun' (file out/15_0008/15_merged.c, line 67)
:
Assume { (* Heap *) Type: (region(pIp_0.base) <= 0) /\ linked(Malloc_0). }
Prove: valid_rw(Malloc_0, pIp_0, 3).
Prover Z3 4.8.12 returns Unknown (Qed:0.66ms)
Prover Alt-Ergo 2.5.4 returns Timeout (Qed:0.66ms) (8s)

------------------------------------------------------------
[wp:pedantic-assigns] out/15_0008/15_merged.c:31: Warning: 
  No 'assigns' specification for function 'SwitchSSFun'.
  Callers assumptions might be imprecise.
[wp:pedantic-assigns] out/15_0008/15_merged.c:60: Warning: 
  No 'assigns' specification for function 'main15'.
  Callers assumptions might be imprecise.
