{
  "module_name": "ingenic-ipu.h",
  "hash_id": "f7ef496a314e38970c65c5dc3718bb612acd9d9316db6bb0c3de5fbede58609d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/ingenic/ingenic-ipu.h",
  "human_readable_source": " \n\n\n\n\n\n#ifndef DRIVERS_GPU_DRM_INGENIC_INGENIC_IPU_H\n#define DRIVERS_GPU_DRM_INGENIC_INGENIC_IPU_H\n\n#include <linux/bitops.h>\n\n#define JZ_REG_IPU_CTRL\t\t\t0x00\n#define JZ_REG_IPU_STATUS\t\t0x04\n#define JZ_REG_IPU_D_FMT\t\t0x08\n#define JZ_REG_IPU_Y_ADDR\t\t0x0c\n#define JZ_REG_IPU_U_ADDR\t\t0x10\n#define JZ_REG_IPU_V_ADDR\t\t0x14\n#define JZ_REG_IPU_IN_GS\t\t0x18\n#define JZ_REG_IPU_Y_STRIDE\t\t0x1c\n#define JZ_REG_IPU_UV_STRIDE\t\t0x20\n#define JZ_REG_IPU_OUT_ADDR\t\t0x24\n#define JZ_REG_IPU_OUT_GS\t\t0x28\n#define JZ_REG_IPU_OUT_STRIDE\t\t0x2c\n#define JZ_REG_IPU_RSZ_COEF_INDEX\t0x30\n#define JZ_REG_IPU_CSC_C0_COEF\t\t0x34\n#define JZ_REG_IPU_CSC_C1_COEF\t\t0x38\n#define JZ_REG_IPU_CSC_C2_COEF\t\t0x3c\n#define JZ_REG_IPU_CSC_C3_COEF\t\t0x40\n#define JZ_REG_IPU_CSC_C4_COEF\t\t0x44\n#define JZ_REG_IPU_HRSZ_COEF_LUT\t0x48\n#define JZ_REG_IPU_VRSZ_COEF_LUT\t0x4c\n#define JZ_REG_IPU_CSC_OFFSET\t\t0x50\n#define JZ_REG_IPU_Y_PHY_T_ADDR\t\t0x54\n#define JZ_REG_IPU_U_PHY_T_ADDR\t\t0x58\n#define JZ_REG_IPU_V_PHY_T_ADDR\t\t0x5c\n#define JZ_REG_IPU_OUT_PHY_T_ADDR\t0x60\n\n#define JZ_IPU_CTRL_ADDR_SEL\t\tBIT(20)\n#define JZ_IPU_CTRL_ZOOM_SEL\t\tBIT(18)\n#define JZ_IPU_CTRL_DFIX_SEL\t\tBIT(17)\n#define JZ_IPU_CTRL_LCDC_SEL\t\tBIT(11)\n#define JZ_IPU_CTRL_SPKG_SEL\t\tBIT(10)\n#define JZ_IPU_CTRL_VSCALE\t\tBIT(9)\n#define JZ_IPU_CTRL_HSCALE\t\tBIT(8)\n#define JZ_IPU_CTRL_STOP\t\tBIT(7)\n#define JZ_IPU_CTRL_RST\t\t\tBIT(6)\n#define JZ_IPU_CTRL_FM_IRQ_EN\t\tBIT(5)\n#define JZ_IPU_CTRL_CSC_EN\t\tBIT(4)\n#define JZ_IPU_CTRL_VRSZ_EN\t\tBIT(3)\n#define JZ_IPU_CTRL_HRSZ_EN\t\tBIT(2)\n#define JZ_IPU_CTRL_RUN\t\t\tBIT(1)\n#define JZ_IPU_CTRL_CHIP_EN\t\tBIT(0)\n\n#define JZ_IPU_STATUS_OUT_END\t\tBIT(0)\n\n#define JZ_IPU_IN_GS_H_LSB\t\t0x0\n#define JZ_IPU_IN_GS_W_LSB\t\t0x10\n#define JZ_IPU_OUT_GS_H_LSB\t\t0x0\n#define JZ_IPU_OUT_GS_W_LSB\t\t0x10\n\n#define JZ_IPU_Y_STRIDE_Y_LSB\t\t0\n#define JZ_IPU_UV_STRIDE_U_LSB\t\t16\n#define JZ_IPU_UV_STRIDE_V_LSB\t\t0\n\n#define JZ_IPU_D_FMT_IN_FMT_LSB\t\t0\n#define JZ_IPU_D_FMT_IN_FMT_RGB555\t(0x0 << JZ_IPU_D_FMT_IN_FMT_LSB)\n#define JZ_IPU_D_FMT_IN_FMT_YUV420\t(0x0 << JZ_IPU_D_FMT_IN_FMT_LSB)\n#define JZ_IPU_D_FMT_IN_FMT_YUV422\t(0x1 << JZ_IPU_D_FMT_IN_FMT_LSB)\n#define JZ_IPU_D_FMT_IN_FMT_RGB888\t(0x2 << JZ_IPU_D_FMT_IN_FMT_LSB)\n#define JZ_IPU_D_FMT_IN_FMT_YUV444\t(0x2 << JZ_IPU_D_FMT_IN_FMT_LSB)\n#define JZ_IPU_D_FMT_IN_FMT_RGB565\t(0x3 << JZ_IPU_D_FMT_IN_FMT_LSB)\n\n#define JZ_IPU_D_FMT_YUV_FMT_LSB\t2\n#define JZ_IPU_D_FMT_YUV_Y1UY0V\t\t(0x0 << JZ_IPU_D_FMT_YUV_FMT_LSB)\n#define JZ_IPU_D_FMT_YUV_Y1VY0U\t\t(0x1 << JZ_IPU_D_FMT_YUV_FMT_LSB)\n#define JZ_IPU_D_FMT_YUV_UY1VY0\t\t(0x2 << JZ_IPU_D_FMT_YUV_FMT_LSB)\n#define JZ_IPU_D_FMT_YUV_VY1UY0\t\t(0x3 << JZ_IPU_D_FMT_YUV_FMT_LSB)\n#define JZ_IPU_D_FMT_IN_FMT_YUV411\t(0x3 << JZ_IPU_D_FMT_IN_FMT_LSB)\n\n#define JZ_IPU_D_FMT_OUT_FMT_LSB\t19\n#define JZ_IPU_D_FMT_OUT_FMT_RGB555\t(0x0 << JZ_IPU_D_FMT_OUT_FMT_LSB)\n#define JZ_IPU_D_FMT_OUT_FMT_RGB565\t(0x1 << JZ_IPU_D_FMT_OUT_FMT_LSB)\n#define JZ_IPU_D_FMT_OUT_FMT_RGB888\t(0x2 << JZ_IPU_D_FMT_OUT_FMT_LSB)\n#define JZ_IPU_D_FMT_OUT_FMT_YUV422\t(0x3 << JZ_IPU_D_FMT_OUT_FMT_LSB)\n#define JZ_IPU_D_FMT_OUT_FMT_RGBAAA\t(0x4 << JZ_IPU_D_FMT_OUT_FMT_LSB)\n\n#define JZ_IPU_D_FMT_RGB_OUT_OFT_LSB\t22\n#define JZ_IPU_D_FMT_RGB_OUT_OFT_RGB\t(0x0 << JZ_IPU_D_FMT_RGB_OUT_OFT_LSB)\n#define JZ_IPU_D_FMT_RGB_OUT_OFT_RBG\t(0x1 << JZ_IPU_D_FMT_RGB_OUT_OFT_LSB)\n#define JZ_IPU_D_FMT_RGB_OUT_OFT_GBR\t(0x2 << JZ_IPU_D_FMT_RGB_OUT_OFT_LSB)\n#define JZ_IPU_D_FMT_RGB_OUT_OFT_GRB\t(0x3 << JZ_IPU_D_FMT_RGB_OUT_OFT_LSB)\n#define JZ_IPU_D_FMT_RGB_OUT_OFT_BRG\t(0x4 << JZ_IPU_D_FMT_RGB_OUT_OFT_LSB)\n#define JZ_IPU_D_FMT_RGB_OUT_OFT_BGR\t(0x5 << JZ_IPU_D_FMT_RGB_OUT_OFT_LSB)\n\n#define JZ4725B_IPU_RSZ_LUT_COEF_LSB\t2\n#define JZ4725B_IPU_RSZ_LUT_COEF_MASK\t0x7ff\n#define JZ4725B_IPU_RSZ_LUT_IN_EN\tBIT(1)\n#define JZ4725B_IPU_RSZ_LUT_OUT_EN\tBIT(0)\n\n#define JZ4760_IPU_RSZ_COEF20_LSB\t6\n#define JZ4760_IPU_RSZ_COEF31_LSB\t17\n#define JZ4760_IPU_RSZ_COEF_MASK\t0x7ff\n#define JZ4760_IPU_RSZ_OFFSET_LSB\t1\n#define JZ4760_IPU_RSZ_OFFSET_MASK\t0x1f\n\n#define JZ_IPU_CSC_OFFSET_CHROMA_LSB\t16\n#define JZ_IPU_CSC_OFFSET_LUMA_LSB\t16\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}