<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>intel_iommu.c source code [codebrowser/hw/i386/intel_iommu.c] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'codebrowser/hw/i386/intel_iommu.c'; var root_path = '../../..'; var data_path = '../../../../data';</script>
<script src='../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../..'>codebrowser</a>/<a href='..'>hw</a>/<a href='./'>i386</a>/<a href='intel_iommu.c.html'>intel_iommu.c</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*</i></td></tr>
<tr><th id="2">2</th><td><i> * QEMU emulation of an Intel IOMMU (VT-d)</i></td></tr>
<tr><th id="3">3</th><td><i> *   (DMA Remapping device)</i></td></tr>
<tr><th id="4">4</th><td><i> *</i></td></tr>
<tr><th id="5">5</th><td><i> * Copyright (C) 2013 Knut Omang, Oracle &lt;knut.omang@oracle.com&gt;</i></td></tr>
<tr><th id="6">6</th><td><i> * Copyright (C) 2014 Le Tan, &lt;tamlokveer@gmail.com&gt;</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * This program is free software; you can redistribute it and/or modify</i></td></tr>
<tr><th id="9">9</th><td><i> * it under the terms of the GNU General Public License as published by</i></td></tr>
<tr><th id="10">10</th><td><i> * the Free Software Foundation; either version 2 of the License, or</i></td></tr>
<tr><th id="11">11</th><td><i> * (at your option) any later version.</i></td></tr>
<tr><th id="12">12</th><td><i></i></td></tr>
<tr><th id="13">13</th><td><i> * This program is distributed in the hope that it will be useful,</i></td></tr>
<tr><th id="14">14</th><td><i> * but WITHOUT ANY WARRANTY; without even the implied warranty of</i></td></tr>
<tr><th id="15">15</th><td><i> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</i></td></tr>
<tr><th id="16">16</th><td><i> * GNU General Public License for more details.</i></td></tr>
<tr><th id="17">17</th><td><i></i></td></tr>
<tr><th id="18">18</th><td><i> * You should have received a copy of the GNU General Public License along</i></td></tr>
<tr><th id="19">19</th><td><i> * with this program; if not, see &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.</i></td></tr>
<tr><th id="20">20</th><td><i> */</i></td></tr>
<tr><th id="21">21</th><td></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../include/qemu/osdep.h.html">"qemu/osdep.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../include/qemu/error-report.h.html">"qemu/error-report.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../include/qapi/error.h.html">"qapi/error.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../include/hw/sysbus.h.html">"hw/sysbus.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../include/exec/address-spaces.h.html">"exec/address-spaces.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="intel_iommu_internal.h.html">"intel_iommu_internal.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../include/hw/pci/pci.h.html">"hw/pci/pci.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../include/hw/pci/pci_bus.h.html">"hw/pci/pci_bus.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../include/hw/i386/pc.h.html">"hw/i386/pc.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../include/hw/i386/apic-msidef.h.html">"hw/i386/apic-msidef.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../include/hw/boards.h.html">"hw/boards.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../include/hw/i386/x86-iommu.h.html">"hw/i386/x86-iommu.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../include/hw/pci-host/q35.h.html">"hw/pci-host/q35.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../include/sysemu/kvm.h.html">"sysemu/kvm.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../include/hw/i386/apic_internal.h.html">"hw/i386/apic_internal.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../target/i386/kvm_i386.h.html">"kvm_i386.h"</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="trace.h.html">"trace.h"</a></u></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_define_quad" title='vtd_define_quad' data-type='void vtd_define_quad(IntelIOMMUState * s, hwaddr addr, uint64_t val, uint64_t wmask, uint64_t w1cmask)' data-ref="vtd_define_quad">vtd_define_quad</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col1 decl" id="71s" title='s' data-type='IntelIOMMUState *' data-ref="71s">s</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col2 decl" id="72addr" title='addr' data-type='hwaddr' data-ref="72addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="73val" title='val' data-type='uint64_t' data-ref="73val">val</dfn>,</td></tr>
<tr><th id="41">41</th><td>                            <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="74wmask" title='wmask' data-type='uint64_t' data-ref="74wmask">wmask</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="75w1cmask" title='w1cmask' data-type='uint64_t' data-ref="75w1cmask">w1cmask</dfn>)</td></tr>
<tr><th id="42">42</th><td>{</td></tr>
<tr><th id="43">43</th><td>    <a class="ref" href="../../include/qemu/bswap.h.html#stq_le_p" title='stq_le_p' data-ref="stq_le_p">stq_le_p</a>(&amp;<a class="local col1 ref" href="#71s" title='s' data-ref="71s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>[<a class="local col2 ref" href="#72addr" title='addr' data-ref="72addr">addr</a>], <a class="local col3 ref" href="#73val" title='val' data-ref="73val">val</a>);</td></tr>
<tr><th id="44">44</th><td>    <a class="ref" href="../../include/qemu/bswap.h.html#stq_le_p" title='stq_le_p' data-ref="stq_le_p">stq_le_p</a>(&amp;<a class="local col1 ref" href="#71s" title='s' data-ref="71s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::wmask" title='IntelIOMMUState::wmask' data-ref="IntelIOMMUState::wmask">wmask</a>[<a class="local col2 ref" href="#72addr" title='addr' data-ref="72addr">addr</a>], <a class="local col4 ref" href="#74wmask" title='wmask' data-ref="74wmask">wmask</a>);</td></tr>
<tr><th id="45">45</th><td>    <a class="ref" href="../../include/qemu/bswap.h.html#stq_le_p" title='stq_le_p' data-ref="stq_le_p">stq_le_p</a>(&amp;<a class="local col1 ref" href="#71s" title='s' data-ref="71s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::w1cmask" title='IntelIOMMUState::w1cmask' data-ref="IntelIOMMUState::w1cmask">w1cmask</a>[<a class="local col2 ref" href="#72addr" title='addr' data-ref="72addr">addr</a>], <a class="local col5 ref" href="#75w1cmask" title='w1cmask' data-ref="75w1cmask">w1cmask</a>);</td></tr>
<tr><th id="46">46</th><td>}</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_define_quad_wo" title='vtd_define_quad_wo' data-type='void vtd_define_quad_wo(IntelIOMMUState * s, hwaddr addr, uint64_t mask)' data-ref="vtd_define_quad_wo">vtd_define_quad_wo</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col6 decl" id="76s" title='s' data-type='IntelIOMMUState *' data-ref="76s">s</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col7 decl" id="77addr" title='addr' data-type='hwaddr' data-ref="77addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="78mask" title='mask' data-type='uint64_t' data-ref="78mask">mask</dfn>)</td></tr>
<tr><th id="49">49</th><td>{</td></tr>
<tr><th id="50">50</th><td>    <a class="ref" href="../../include/qemu/bswap.h.html#stq_le_p" title='stq_le_p' data-ref="stq_le_p">stq_le_p</a>(&amp;<a class="local col6 ref" href="#76s" title='s' data-ref="76s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::womask" title='IntelIOMMUState::womask' data-ref="IntelIOMMUState::womask">womask</a>[<a class="local col7 ref" href="#77addr" title='addr' data-ref="77addr">addr</a>], <a class="local col8 ref" href="#78mask" title='mask' data-ref="78mask">mask</a>);</td></tr>
<tr><th id="51">51</th><td>}</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_define_long" title='vtd_define_long' data-type='void vtd_define_long(IntelIOMMUState * s, hwaddr addr, uint32_t val, uint32_t wmask, uint32_t w1cmask)' data-ref="vtd_define_long">vtd_define_long</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col9 decl" id="79s" title='s' data-type='IntelIOMMUState *' data-ref="79s">s</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col0 decl" id="80addr" title='addr' data-type='hwaddr' data-ref="80addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="81val" title='val' data-type='uint32_t' data-ref="81val">val</dfn>,</td></tr>
<tr><th id="54">54</th><td>                            <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="82wmask" title='wmask' data-type='uint32_t' data-ref="82wmask">wmask</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="83w1cmask" title='w1cmask' data-type='uint32_t' data-ref="83w1cmask">w1cmask</dfn>)</td></tr>
<tr><th id="55">55</th><td>{</td></tr>
<tr><th id="56">56</th><td>    <a class="ref" href="../../include/qemu/bswap.h.html#stl_le_p" title='stl_le_p' data-ref="stl_le_p">stl_le_p</a>(&amp;<a class="local col9 ref" href="#79s" title='s' data-ref="79s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>[<a class="local col0 ref" href="#80addr" title='addr' data-ref="80addr">addr</a>], <a class="local col1 ref" href="#81val" title='val' data-ref="81val">val</a>);</td></tr>
<tr><th id="57">57</th><td>    <a class="ref" href="../../include/qemu/bswap.h.html#stl_le_p" title='stl_le_p' data-ref="stl_le_p">stl_le_p</a>(&amp;<a class="local col9 ref" href="#79s" title='s' data-ref="79s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::wmask" title='IntelIOMMUState::wmask' data-ref="IntelIOMMUState::wmask">wmask</a>[<a class="local col0 ref" href="#80addr" title='addr' data-ref="80addr">addr</a>], <a class="local col2 ref" href="#82wmask" title='wmask' data-ref="82wmask">wmask</a>);</td></tr>
<tr><th id="58">58</th><td>    <a class="ref" href="../../include/qemu/bswap.h.html#stl_le_p" title='stl_le_p' data-ref="stl_le_p">stl_le_p</a>(&amp;<a class="local col9 ref" href="#79s" title='s' data-ref="79s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::w1cmask" title='IntelIOMMUState::w1cmask' data-ref="IntelIOMMUState::w1cmask">w1cmask</a>[<a class="local col0 ref" href="#80addr" title='addr' data-ref="80addr">addr</a>], <a class="local col3 ref" href="#83w1cmask" title='w1cmask' data-ref="83w1cmask">w1cmask</a>);</td></tr>
<tr><th id="59">59</th><td>}</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_define_long_wo" title='vtd_define_long_wo' data-type='void vtd_define_long_wo(IntelIOMMUState * s, hwaddr addr, uint32_t mask)' data-ref="vtd_define_long_wo">vtd_define_long_wo</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col4 decl" id="84s" title='s' data-type='IntelIOMMUState *' data-ref="84s">s</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col5 decl" id="85addr" title='addr' data-type='hwaddr' data-ref="85addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="86mask" title='mask' data-type='uint32_t' data-ref="86mask">mask</dfn>)</td></tr>
<tr><th id="62">62</th><td>{</td></tr>
<tr><th id="63">63</th><td>    <a class="ref" href="../../include/qemu/bswap.h.html#stl_le_p" title='stl_le_p' data-ref="stl_le_p">stl_le_p</a>(&amp;<a class="local col4 ref" href="#84s" title='s' data-ref="84s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::womask" title='IntelIOMMUState::womask' data-ref="IntelIOMMUState::womask">womask</a>[<a class="local col5 ref" href="#85addr" title='addr' data-ref="85addr">addr</a>], <a class="local col6 ref" href="#86mask" title='mask' data-ref="86mask">mask</a>);</td></tr>
<tr><th id="64">64</th><td>}</td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><i  data-doc="vtd_set_quad">/* "External" get/set operations */</i></td></tr>
<tr><th id="67">67</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_set_quad" title='vtd_set_quad' data-type='void vtd_set_quad(IntelIOMMUState * s, hwaddr addr, uint64_t val)' data-ref="vtd_set_quad">vtd_set_quad</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col7 decl" id="87s" title='s' data-type='IntelIOMMUState *' data-ref="87s">s</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col8 decl" id="88addr" title='addr' data-type='hwaddr' data-ref="88addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="89val" title='val' data-type='uint64_t' data-ref="89val">val</dfn>)</td></tr>
<tr><th id="68">68</th><td>{</td></tr>
<tr><th id="69">69</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="90oldval" title='oldval' data-type='uint64_t' data-ref="90oldval">oldval</dfn> = <a class="ref" href="../../include/qemu/bswap.h.html#ldq_le_p" title='ldq_le_p' data-ref="ldq_le_p">ldq_le_p</a>(&amp;<a class="local col7 ref" href="#87s" title='s' data-ref="87s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>[<a class="local col8 ref" href="#88addr" title='addr' data-ref="88addr">addr</a>]);</td></tr>
<tr><th id="70">70</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="91wmask" title='wmask' data-type='uint64_t' data-ref="91wmask">wmask</dfn> = <a class="ref" href="../../include/qemu/bswap.h.html#ldq_le_p" title='ldq_le_p' data-ref="ldq_le_p">ldq_le_p</a>(&amp;<a class="local col7 ref" href="#87s" title='s' data-ref="87s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::wmask" title='IntelIOMMUState::wmask' data-ref="IntelIOMMUState::wmask">wmask</a>[<a class="local col8 ref" href="#88addr" title='addr' data-ref="88addr">addr</a>]);</td></tr>
<tr><th id="71">71</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="92w1cmask" title='w1cmask' data-type='uint64_t' data-ref="92w1cmask">w1cmask</dfn> = <a class="ref" href="../../include/qemu/bswap.h.html#ldq_le_p" title='ldq_le_p' data-ref="ldq_le_p">ldq_le_p</a>(&amp;<a class="local col7 ref" href="#87s" title='s' data-ref="87s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::w1cmask" title='IntelIOMMUState::w1cmask' data-ref="IntelIOMMUState::w1cmask">w1cmask</a>[<a class="local col8 ref" href="#88addr" title='addr' data-ref="88addr">addr</a>]);</td></tr>
<tr><th id="72">72</th><td>    <a class="ref" href="../../include/qemu/bswap.h.html#stq_le_p" title='stq_le_p' data-ref="stq_le_p">stq_le_p</a>(&amp;<a class="local col7 ref" href="#87s" title='s' data-ref="87s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>[<a class="local col8 ref" href="#88addr" title='addr' data-ref="88addr">addr</a>],</td></tr>
<tr><th id="73">73</th><td>             ((<a class="local col0 ref" href="#90oldval" title='oldval' data-ref="90oldval">oldval</a> &amp; ~<a class="local col1 ref" href="#91wmask" title='wmask' data-ref="91wmask">wmask</a>) | (<a class="local col9 ref" href="#89val" title='val' data-ref="89val">val</a> &amp; <a class="local col1 ref" href="#91wmask" title='wmask' data-ref="91wmask">wmask</a>)) &amp; ~(<a class="local col2 ref" href="#92w1cmask" title='w1cmask' data-ref="92w1cmask">w1cmask</a> &amp; <a class="local col9 ref" href="#89val" title='val' data-ref="89val">val</a>));</td></tr>
<tr><th id="74">74</th><td>}</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_set_long" title='vtd_set_long' data-type='void vtd_set_long(IntelIOMMUState * s, hwaddr addr, uint32_t val)' data-ref="vtd_set_long">vtd_set_long</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col3 decl" id="93s" title='s' data-type='IntelIOMMUState *' data-ref="93s">s</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col4 decl" id="94addr" title='addr' data-type='hwaddr' data-ref="94addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="95val" title='val' data-type='uint32_t' data-ref="95val">val</dfn>)</td></tr>
<tr><th id="77">77</th><td>{</td></tr>
<tr><th id="78">78</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="96oldval" title='oldval' data-type='uint32_t' data-ref="96oldval">oldval</dfn> = <a class="ref" href="../../include/qemu/bswap.h.html#ldl_le_p" title='ldl_le_p' data-ref="ldl_le_p">ldl_le_p</a>(&amp;<a class="local col3 ref" href="#93s" title='s' data-ref="93s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>[<a class="local col4 ref" href="#94addr" title='addr' data-ref="94addr">addr</a>]);</td></tr>
<tr><th id="79">79</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="97wmask" title='wmask' data-type='uint32_t' data-ref="97wmask">wmask</dfn> = <a class="ref" href="../../include/qemu/bswap.h.html#ldl_le_p" title='ldl_le_p' data-ref="ldl_le_p">ldl_le_p</a>(&amp;<a class="local col3 ref" href="#93s" title='s' data-ref="93s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::wmask" title='IntelIOMMUState::wmask' data-ref="IntelIOMMUState::wmask">wmask</a>[<a class="local col4 ref" href="#94addr" title='addr' data-ref="94addr">addr</a>]);</td></tr>
<tr><th id="80">80</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="98w1cmask" title='w1cmask' data-type='uint32_t' data-ref="98w1cmask">w1cmask</dfn> = <a class="ref" href="../../include/qemu/bswap.h.html#ldl_le_p" title='ldl_le_p' data-ref="ldl_le_p">ldl_le_p</a>(&amp;<a class="local col3 ref" href="#93s" title='s' data-ref="93s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::w1cmask" title='IntelIOMMUState::w1cmask' data-ref="IntelIOMMUState::w1cmask">w1cmask</a>[<a class="local col4 ref" href="#94addr" title='addr' data-ref="94addr">addr</a>]);</td></tr>
<tr><th id="81">81</th><td>    <a class="ref" href="../../include/qemu/bswap.h.html#stl_le_p" title='stl_le_p' data-ref="stl_le_p">stl_le_p</a>(&amp;<a class="local col3 ref" href="#93s" title='s' data-ref="93s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>[<a class="local col4 ref" href="#94addr" title='addr' data-ref="94addr">addr</a>],</td></tr>
<tr><th id="82">82</th><td>             ((<a class="local col6 ref" href="#96oldval" title='oldval' data-ref="96oldval">oldval</a> &amp; ~<a class="local col7 ref" href="#97wmask" title='wmask' data-ref="97wmask">wmask</a>) | (<a class="local col5 ref" href="#95val" title='val' data-ref="95val">val</a> &amp; <a class="local col7 ref" href="#97wmask" title='wmask' data-ref="97wmask">wmask</a>)) &amp; ~(<a class="local col8 ref" href="#98w1cmask" title='w1cmask' data-ref="98w1cmask">w1cmask</a> &amp; <a class="local col5 ref" href="#95val" title='val' data-ref="95val">val</a>));</td></tr>
<tr><th id="83">83</th><td>}</td></tr>
<tr><th id="84">84</th><td></td></tr>
<tr><th id="85">85</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="vtd_get_quad" title='vtd_get_quad' data-type='uint64_t vtd_get_quad(IntelIOMMUState * s, hwaddr addr)' data-ref="vtd_get_quad">vtd_get_quad</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col9 decl" id="99s" title='s' data-type='IntelIOMMUState *' data-ref="99s">s</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col0 decl" id="100addr" title='addr' data-type='hwaddr' data-ref="100addr">addr</dfn>)</td></tr>
<tr><th id="86">86</th><td>{</td></tr>
<tr><th id="87">87</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="101val" title='val' data-type='uint64_t' data-ref="101val">val</dfn> = <a class="ref" href="../../include/qemu/bswap.h.html#ldq_le_p" title='ldq_le_p' data-ref="ldq_le_p">ldq_le_p</a>(&amp;<a class="local col9 ref" href="#99s" title='s' data-ref="99s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>[<a class="local col0 ref" href="#100addr" title='addr' data-ref="100addr">addr</a>]);</td></tr>
<tr><th id="88">88</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="102womask" title='womask' data-type='uint64_t' data-ref="102womask">womask</dfn> = <a class="ref" href="../../include/qemu/bswap.h.html#ldq_le_p" title='ldq_le_p' data-ref="ldq_le_p">ldq_le_p</a>(&amp;<a class="local col9 ref" href="#99s" title='s' data-ref="99s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::womask" title='IntelIOMMUState::womask' data-ref="IntelIOMMUState::womask">womask</a>[<a class="local col0 ref" href="#100addr" title='addr' data-ref="100addr">addr</a>]);</td></tr>
<tr><th id="89">89</th><td>    <b>return</b> <a class="local col1 ref" href="#101val" title='val' data-ref="101val">val</a> &amp; ~<a class="local col2 ref" href="#102womask" title='womask' data-ref="102womask">womask</a>;</td></tr>
<tr><th id="90">90</th><td>}</td></tr>
<tr><th id="91">91</th><td></td></tr>
<tr><th id="92">92</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="vtd_get_long" title='vtd_get_long' data-type='uint32_t vtd_get_long(IntelIOMMUState * s, hwaddr addr)' data-ref="vtd_get_long">vtd_get_long</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col3 decl" id="103s" title='s' data-type='IntelIOMMUState *' data-ref="103s">s</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col4 decl" id="104addr" title='addr' data-type='hwaddr' data-ref="104addr">addr</dfn>)</td></tr>
<tr><th id="93">93</th><td>{</td></tr>
<tr><th id="94">94</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="105val" title='val' data-type='uint32_t' data-ref="105val">val</dfn> = <a class="ref" href="../../include/qemu/bswap.h.html#ldl_le_p" title='ldl_le_p' data-ref="ldl_le_p">ldl_le_p</a>(&amp;<a class="local col3 ref" href="#103s" title='s' data-ref="103s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>[<a class="local col4 ref" href="#104addr" title='addr' data-ref="104addr">addr</a>]);</td></tr>
<tr><th id="95">95</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="106womask" title='womask' data-type='uint32_t' data-ref="106womask">womask</dfn> = <a class="ref" href="../../include/qemu/bswap.h.html#ldl_le_p" title='ldl_le_p' data-ref="ldl_le_p">ldl_le_p</a>(&amp;<a class="local col3 ref" href="#103s" title='s' data-ref="103s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::womask" title='IntelIOMMUState::womask' data-ref="IntelIOMMUState::womask">womask</a>[<a class="local col4 ref" href="#104addr" title='addr' data-ref="104addr">addr</a>]);</td></tr>
<tr><th id="96">96</th><td>    <b>return</b> <a class="local col5 ref" href="#105val" title='val' data-ref="105val">val</a> &amp; ~<a class="local col6 ref" href="#106womask" title='womask' data-ref="106womask">womask</a>;</td></tr>
<tr><th id="97">97</th><td>}</td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i  data-doc="vtd_get_quad_raw">/* "Internal" get/set operations */</i></td></tr>
<tr><th id="100">100</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="vtd_get_quad_raw" title='vtd_get_quad_raw' data-type='uint64_t vtd_get_quad_raw(IntelIOMMUState * s, hwaddr addr)' data-ref="vtd_get_quad_raw">vtd_get_quad_raw</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col7 decl" id="107s" title='s' data-type='IntelIOMMUState *' data-ref="107s">s</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col8 decl" id="108addr" title='addr' data-type='hwaddr' data-ref="108addr">addr</dfn>)</td></tr>
<tr><th id="101">101</th><td>{</td></tr>
<tr><th id="102">102</th><td>    <b>return</b> <a class="ref" href="../../include/qemu/bswap.h.html#ldq_le_p" title='ldq_le_p' data-ref="ldq_le_p">ldq_le_p</a>(&amp;<a class="local col7 ref" href="#107s" title='s' data-ref="107s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>[<a class="local col8 ref" href="#108addr" title='addr' data-ref="108addr">addr</a>]);</td></tr>
<tr><th id="103">103</th><td>}</td></tr>
<tr><th id="104">104</th><td></td></tr>
<tr><th id="105">105</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="vtd_get_long_raw" title='vtd_get_long_raw' data-type='uint32_t vtd_get_long_raw(IntelIOMMUState * s, hwaddr addr)' data-ref="vtd_get_long_raw">vtd_get_long_raw</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col9 decl" id="109s" title='s' data-type='IntelIOMMUState *' data-ref="109s">s</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col0 decl" id="110addr" title='addr' data-type='hwaddr' data-ref="110addr">addr</dfn>)</td></tr>
<tr><th id="106">106</th><td>{</td></tr>
<tr><th id="107">107</th><td>    <b>return</b> <a class="ref" href="../../include/qemu/bswap.h.html#ldl_le_p" title='ldl_le_p' data-ref="ldl_le_p">ldl_le_p</a>(&amp;<a class="local col9 ref" href="#109s" title='s' data-ref="109s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>[<a class="local col0 ref" href="#110addr" title='addr' data-ref="110addr">addr</a>]);</td></tr>
<tr><th id="108">108</th><td>}</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_set_quad_raw" title='vtd_set_quad_raw' data-type='void vtd_set_quad_raw(IntelIOMMUState * s, hwaddr addr, uint64_t val)' data-ref="vtd_set_quad_raw">vtd_set_quad_raw</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col1 decl" id="111s" title='s' data-type='IntelIOMMUState *' data-ref="111s">s</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col2 decl" id="112addr" title='addr' data-type='hwaddr' data-ref="112addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="113val" title='val' data-type='uint64_t' data-ref="113val">val</dfn>)</td></tr>
<tr><th id="111">111</th><td>{</td></tr>
<tr><th id="112">112</th><td>    <a class="ref" href="../../include/qemu/bswap.h.html#stq_le_p" title='stq_le_p' data-ref="stq_le_p">stq_le_p</a>(&amp;<a class="local col1 ref" href="#111s" title='s' data-ref="111s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>[<a class="local col2 ref" href="#112addr" title='addr' data-ref="112addr">addr</a>], <a class="local col3 ref" href="#113val" title='val' data-ref="113val">val</a>);</td></tr>
<tr><th id="113">113</th><td>}</td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-type='uint32_t vtd_set_clear_mask_long(IntelIOMMUState * s, hwaddr addr, uint32_t clear, uint32_t mask)' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col4 decl" id="114s" title='s' data-type='IntelIOMMUState *' data-ref="114s">s</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col5 decl" id="115addr" title='addr' data-type='hwaddr' data-ref="115addr">addr</dfn>,</td></tr>
<tr><th id="116">116</th><td>                                        <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="116clear" title='clear' data-type='uint32_t' data-ref="116clear">clear</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="117mask" title='mask' data-type='uint32_t' data-ref="117mask">mask</dfn>)</td></tr>
<tr><th id="117">117</th><td>{</td></tr>
<tr><th id="118">118</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="118new_val" title='new_val' data-type='uint32_t' data-ref="118new_val">new_val</dfn> = (<a class="ref" href="../../include/qemu/bswap.h.html#ldl_le_p" title='ldl_le_p' data-ref="ldl_le_p">ldl_le_p</a>(&amp;<a class="local col4 ref" href="#114s" title='s' data-ref="114s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>[<a class="local col5 ref" href="#115addr" title='addr' data-ref="115addr">addr</a>]) &amp; ~<a class="local col6 ref" href="#116clear" title='clear' data-ref="116clear">clear</a>) | <a class="local col7 ref" href="#117mask" title='mask' data-ref="117mask">mask</a>;</td></tr>
<tr><th id="119">119</th><td>    <a class="ref" href="../../include/qemu/bswap.h.html#stl_le_p" title='stl_le_p' data-ref="stl_le_p">stl_le_p</a>(&amp;<a class="local col4 ref" href="#114s" title='s' data-ref="114s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>[<a class="local col5 ref" href="#115addr" title='addr' data-ref="115addr">addr</a>], <a class="local col8 ref" href="#118new_val" title='new_val' data-ref="118new_val">new_val</a>);</td></tr>
<tr><th id="120">120</th><td>    <b>return</b> <a class="local col8 ref" href="#118new_val" title='new_val' data-ref="118new_val">new_val</a>;</td></tr>
<tr><th id="121">121</th><td>}</td></tr>
<tr><th id="122">122</th><td></td></tr>
<tr><th id="123">123</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="vtd_set_clear_mask_quad" title='vtd_set_clear_mask_quad' data-type='uint64_t vtd_set_clear_mask_quad(IntelIOMMUState * s, hwaddr addr, uint64_t clear, uint64_t mask)' data-ref="vtd_set_clear_mask_quad">vtd_set_clear_mask_quad</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col9 decl" id="119s" title='s' data-type='IntelIOMMUState *' data-ref="119s">s</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col0 decl" id="120addr" title='addr' data-type='hwaddr' data-ref="120addr">addr</dfn>,</td></tr>
<tr><th id="124">124</th><td>                                        <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="121clear" title='clear' data-type='uint64_t' data-ref="121clear">clear</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="122mask" title='mask' data-type='uint64_t' data-ref="122mask">mask</dfn>)</td></tr>
<tr><th id="125">125</th><td>{</td></tr>
<tr><th id="126">126</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="123new_val" title='new_val' data-type='uint64_t' data-ref="123new_val">new_val</dfn> = (<a class="ref" href="../../include/qemu/bswap.h.html#ldq_le_p" title='ldq_le_p' data-ref="ldq_le_p">ldq_le_p</a>(&amp;<a class="local col9 ref" href="#119s" title='s' data-ref="119s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>[<a class="local col0 ref" href="#120addr" title='addr' data-ref="120addr">addr</a>]) &amp; ~<a class="local col1 ref" href="#121clear" title='clear' data-ref="121clear">clear</a>) | <a class="local col2 ref" href="#122mask" title='mask' data-ref="122mask">mask</a>;</td></tr>
<tr><th id="127">127</th><td>    <a class="ref" href="../../include/qemu/bswap.h.html#stq_le_p" title='stq_le_p' data-ref="stq_le_p">stq_le_p</a>(&amp;<a class="local col9 ref" href="#119s" title='s' data-ref="119s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>[<a class="local col0 ref" href="#120addr" title='addr' data-ref="120addr">addr</a>], <a class="local col3 ref" href="#123new_val" title='new_val' data-ref="123new_val">new_val</a>);</td></tr>
<tr><th id="128">128</th><td>    <b>return</b> <a class="local col3 ref" href="#123new_val" title='new_val' data-ref="123new_val">new_val</a>;</td></tr>
<tr><th id="129">129</th><td>}</td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i  data-doc="vtd_uint64_equal">/* GHashTable functions */</i></td></tr>
<tr><th id="132">132</th><td><em>static</em> <a class="typedef" href="../../../include/glib-2.0/glib/gtypes.h.html#gboolean" title='gboolean' data-type='gint' data-ref="gboolean">gboolean</a> <dfn class="tu decl def" id="vtd_uint64_equal" title='vtd_uint64_equal' data-type='gboolean vtd_uint64_equal(gconstpointer v1, gconstpointer v2)' data-ref="vtd_uint64_equal">vtd_uint64_equal</dfn>(<a class="typedef" href="../../../include/glib-2.0/glib/gtypes.h.html#gconstpointer" title='gconstpointer' data-type='const void *' data-ref="gconstpointer">gconstpointer</a> <dfn class="local col4 decl" id="124v1" title='v1' data-type='gconstpointer' data-ref="124v1">v1</dfn>, <a class="typedef" href="../../../include/glib-2.0/glib/gtypes.h.html#gconstpointer" title='gconstpointer' data-type='const void *' data-ref="gconstpointer">gconstpointer</a> <dfn class="local col5 decl" id="125v2" title='v2' data-type='gconstpointer' data-ref="125v2">v2</dfn>)</td></tr>
<tr><th id="133">133</th><td>{</td></tr>
<tr><th id="134">134</th><td>    <b>return</b> *((<em>const</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> *)<a class="local col4 ref" href="#124v1" title='v1' data-ref="124v1">v1</a>) == *((<em>const</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> *)<a class="local col5 ref" href="#125v2" title='v2' data-ref="125v2">v2</a>);</td></tr>
<tr><th id="135">135</th><td>}</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td><em>static</em> <a class="typedef" href="../../../include/glib-2.0/glib/gtypes.h.html#guint" title='guint' data-type='unsigned int' data-ref="guint">guint</a> <dfn class="tu decl def" id="vtd_uint64_hash" title='vtd_uint64_hash' data-type='guint vtd_uint64_hash(gconstpointer v)' data-ref="vtd_uint64_hash">vtd_uint64_hash</dfn>(<a class="typedef" href="../../../include/glib-2.0/glib/gtypes.h.html#gconstpointer" title='gconstpointer' data-type='const void *' data-ref="gconstpointer">gconstpointer</a> <dfn class="local col6 decl" id="126v" title='v' data-type='gconstpointer' data-ref="126v">v</dfn>)</td></tr>
<tr><th id="138">138</th><td>{</td></tr>
<tr><th id="139">139</th><td>    <b>return</b> (<a class="typedef" href="../../../include/glib-2.0/glib/gtypes.h.html#guint" title='guint' data-type='unsigned int' data-ref="guint">guint</a>)*(<em>const</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> *)<a class="local col6 ref" href="#126v" title='v' data-ref="126v">v</a>;</td></tr>
<tr><th id="140">140</th><td>}</td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><em>static</em> <a class="typedef" href="../../../include/glib-2.0/glib/gtypes.h.html#gboolean" title='gboolean' data-type='gint' data-ref="gboolean">gboolean</a> <dfn class="tu decl def" id="vtd_hash_remove_by_domain" title='vtd_hash_remove_by_domain' data-type='gboolean vtd_hash_remove_by_domain(gpointer key, gpointer value, gpointer user_data)' data-ref="vtd_hash_remove_by_domain">vtd_hash_remove_by_domain</dfn>(<a class="typedef" href="../../../include/glib-2.0/glib/gtypes.h.html#gpointer" title='gpointer' data-type='void *' data-ref="gpointer">gpointer</a> <dfn class="local col7 decl" id="127key" title='key' data-type='gpointer' data-ref="127key">key</dfn>, <a class="typedef" href="../../../include/glib-2.0/glib/gtypes.h.html#gpointer" title='gpointer' data-type='void *' data-ref="gpointer">gpointer</a> <dfn class="local col8 decl" id="128value" title='value' data-type='gpointer' data-ref="128value">value</dfn>,</td></tr>
<tr><th id="143">143</th><td>                                          <a class="typedef" href="../../../include/glib-2.0/glib/gtypes.h.html#gpointer" title='gpointer' data-type='void *' data-ref="gpointer">gpointer</a> <dfn class="local col9 decl" id="129user_data" title='user_data' data-type='gpointer' data-ref="129user_data">user_data</dfn>)</td></tr>
<tr><th id="144">144</th><td>{</td></tr>
<tr><th id="145">145</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry" title='VTDIOTLBEntry' data-type='struct VTDIOTLBEntry' data-ref="VTDIOTLBEntry">VTDIOTLBEntry</a> *<dfn class="local col0 decl" id="130entry" title='entry' data-type='VTDIOTLBEntry *' data-ref="130entry">entry</dfn> = (<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry" title='VTDIOTLBEntry' data-type='struct VTDIOTLBEntry' data-ref="VTDIOTLBEntry">VTDIOTLBEntry</a> *)<a class="local col8 ref" href="#128value" title='value' data-ref="128value">value</a>;</td></tr>
<tr><th id="146">146</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="131domain_id" title='domain_id' data-type='uint16_t' data-ref="131domain_id">domain_id</dfn> = *(<a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> *)<a class="local col9 ref" href="#129user_data" title='user_data' data-ref="129user_data">user_data</a>;</td></tr>
<tr><th id="147">147</th><td>    <b>return</b> <a class="local col0 ref" href="#130entry" title='entry' data-ref="130entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::domain_id" title='VTDIOTLBEntry::domain_id' data-ref="VTDIOTLBEntry::domain_id">domain_id</a> == <a class="local col1 ref" href="#131domain_id" title='domain_id' data-ref="131domain_id">domain_id</a>;</td></tr>
<tr><th id="148">148</th><td>}</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td><i  data-doc="vtd_slpt_level_shift">/* The shift of an addr for a certain level of paging structure */</i></td></tr>
<tr><th id="151">151</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="vtd_slpt_level_shift" title='vtd_slpt_level_shift' data-type='uint32_t vtd_slpt_level_shift(uint32_t level)' data-ref="vtd_slpt_level_shift">vtd_slpt_level_shift</dfn>(<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="132level" title='level' data-type='uint32_t' data-ref="132level">level</dfn>)</td></tr>
<tr><th id="152">152</th><td>{</td></tr>
<tr><th id="153">153</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((level != 0) ? (void) (0) : __assert_fail (&quot;level != 0&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 153, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#132level" title='level' data-ref="132level">level</a> != <var>0</var>);</td></tr>
<tr><th id="154">154</th><td>    <b>return</b> <a class="macro" href="intel_iommu_internal.h.html#389" title="12" data-ref="_M/VTD_PAGE_SHIFT_4K">VTD_PAGE_SHIFT_4K</a> + (<a class="local col2 ref" href="#132level" title='level' data-ref="132level">level</a> - <var>1</var>) * <a class="macro" href="intel_iommu_internal.h.html#430" title="9" data-ref="_M/VTD_SL_LEVEL_BITS">VTD_SL_LEVEL_BITS</a>;</td></tr>
<tr><th id="155">155</th><td>}</td></tr>
<tr><th id="156">156</th><td></td></tr>
<tr><th id="157">157</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="vtd_slpt_level_page_mask" title='vtd_slpt_level_page_mask' data-type='uint64_t vtd_slpt_level_page_mask(uint32_t level)' data-ref="vtd_slpt_level_page_mask">vtd_slpt_level_page_mask</dfn>(<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="133level" title='level' data-type='uint32_t' data-ref="133level">level</dfn>)</td></tr>
<tr><th id="158">158</th><td>{</td></tr>
<tr><th id="159">159</th><td>    <b>return</b> ~((<var>1ULL</var> &lt;&lt; <a class="tu ref" href="#vtd_slpt_level_shift" title='vtd_slpt_level_shift' data-use='c' data-ref="vtd_slpt_level_shift">vtd_slpt_level_shift</a>(<a class="local col3 ref" href="#133level" title='level' data-ref="133level">level</a>)) - <var>1</var>);</td></tr>
<tr><th id="160">160</th><td>}</td></tr>
<tr><th id="161">161</th><td></td></tr>
<tr><th id="162">162</th><td><em>static</em> <a class="typedef" href="../../../include/glib-2.0/glib/gtypes.h.html#gboolean" title='gboolean' data-type='gint' data-ref="gboolean">gboolean</a> <dfn class="tu decl def" id="vtd_hash_remove_by_page" title='vtd_hash_remove_by_page' data-type='gboolean vtd_hash_remove_by_page(gpointer key, gpointer value, gpointer user_data)' data-ref="vtd_hash_remove_by_page">vtd_hash_remove_by_page</dfn>(<a class="typedef" href="../../../include/glib-2.0/glib/gtypes.h.html#gpointer" title='gpointer' data-type='void *' data-ref="gpointer">gpointer</a> <dfn class="local col4 decl" id="134key" title='key' data-type='gpointer' data-ref="134key">key</dfn>, <a class="typedef" href="../../../include/glib-2.0/glib/gtypes.h.html#gpointer" title='gpointer' data-type='void *' data-ref="gpointer">gpointer</a> <dfn class="local col5 decl" id="135value" title='value' data-type='gpointer' data-ref="135value">value</dfn>,</td></tr>
<tr><th id="163">163</th><td>                                        <a class="typedef" href="../../../include/glib-2.0/glib/gtypes.h.html#gpointer" title='gpointer' data-type='void *' data-ref="gpointer">gpointer</a> <dfn class="local col6 decl" id="136user_data" title='user_data' data-type='gpointer' data-ref="136user_data">user_data</dfn>)</td></tr>
<tr><th id="164">164</th><td>{</td></tr>
<tr><th id="165">165</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry" title='VTDIOTLBEntry' data-type='struct VTDIOTLBEntry' data-ref="VTDIOTLBEntry">VTDIOTLBEntry</a> *<dfn class="local col7 decl" id="137entry" title='entry' data-type='VTDIOTLBEntry *' data-ref="137entry">entry</dfn> = (<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry" title='VTDIOTLBEntry' data-type='struct VTDIOTLBEntry' data-ref="VTDIOTLBEntry">VTDIOTLBEntry</a> *)<a class="local col5 ref" href="#135value" title='value' data-ref="135value">value</a>;</td></tr>
<tr><th id="166">166</th><td>    <a class="typedef" href="intel_iommu_internal.h.html#VTDIOTLBPageInvInfo" title='VTDIOTLBPageInvInfo' data-type='struct VTDIOTLBPageInvInfo' data-ref="VTDIOTLBPageInvInfo">VTDIOTLBPageInvInfo</a> *<dfn class="local col8 decl" id="138info" title='info' data-type='VTDIOTLBPageInvInfo *' data-ref="138info">info</dfn> = (<a class="typedef" href="intel_iommu_internal.h.html#VTDIOTLBPageInvInfo" title='VTDIOTLBPageInvInfo' data-type='struct VTDIOTLBPageInvInfo' data-ref="VTDIOTLBPageInvInfo">VTDIOTLBPageInvInfo</a> *)<a class="local col6 ref" href="#136user_data" title='user_data' data-ref="136user_data">user_data</a>;</td></tr>
<tr><th id="167">167</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="139gfn" title='gfn' data-type='uint64_t' data-ref="139gfn">gfn</dfn> = (<a class="local col8 ref" href="#138info" title='info' data-ref="138info">info</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDIOTLBPageInvInfo::addr" title='VTDIOTLBPageInvInfo::addr' data-ref="VTDIOTLBPageInvInfo::addr">addr</a> &gt;&gt; <a class="macro" href="intel_iommu_internal.h.html#389" title="12" data-ref="_M/VTD_PAGE_SHIFT_4K">VTD_PAGE_SHIFT_4K</a>) &amp; <a class="local col8 ref" href="#138info" title='info' data-ref="138info">info</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDIOTLBPageInvInfo::mask" title='VTDIOTLBPageInvInfo::mask' data-ref="VTDIOTLBPageInvInfo::mask">mask</a>;</td></tr>
<tr><th id="168">168</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="140gfn_tlb" title='gfn_tlb' data-type='uint64_t' data-ref="140gfn_tlb">gfn_tlb</dfn> = (<a class="local col8 ref" href="#138info" title='info' data-ref="138info">info</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDIOTLBPageInvInfo::addr" title='VTDIOTLBPageInvInfo::addr' data-ref="VTDIOTLBPageInvInfo::addr">addr</a> &amp; <a class="local col7 ref" href="#137entry" title='entry' data-ref="137entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::mask" title='VTDIOTLBEntry::mask' data-ref="VTDIOTLBEntry::mask">mask</a>) &gt;&gt; <a class="macro" href="intel_iommu_internal.h.html#389" title="12" data-ref="_M/VTD_PAGE_SHIFT_4K">VTD_PAGE_SHIFT_4K</a>;</td></tr>
<tr><th id="169">169</th><td>    <b>return</b> (<a class="local col7 ref" href="#137entry" title='entry' data-ref="137entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::domain_id" title='VTDIOTLBEntry::domain_id' data-ref="VTDIOTLBEntry::domain_id">domain_id</a> == <a class="local col8 ref" href="#138info" title='info' data-ref="138info">info</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDIOTLBPageInvInfo::domain_id" title='VTDIOTLBPageInvInfo::domain_id' data-ref="VTDIOTLBPageInvInfo::domain_id">domain_id</a>) &amp;&amp;</td></tr>
<tr><th id="170">170</th><td>            (((<a class="local col7 ref" href="#137entry" title='entry' data-ref="137entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::gfn" title='VTDIOTLBEntry::gfn' data-ref="VTDIOTLBEntry::gfn">gfn</a> &amp; <a class="local col8 ref" href="#138info" title='info' data-ref="138info">info</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDIOTLBPageInvInfo::mask" title='VTDIOTLBPageInvInfo::mask' data-ref="VTDIOTLBPageInvInfo::mask">mask</a>) == <a class="local col9 ref" href="#139gfn" title='gfn' data-ref="139gfn">gfn</a>) ||</td></tr>
<tr><th id="171">171</th><td>             (<a class="local col7 ref" href="#137entry" title='entry' data-ref="137entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::gfn" title='VTDIOTLBEntry::gfn' data-ref="VTDIOTLBEntry::gfn">gfn</a> == <a class="local col0 ref" href="#140gfn_tlb" title='gfn_tlb' data-ref="140gfn_tlb">gfn_tlb</a>));</td></tr>
<tr><th id="172">172</th><td>}</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td><i  data-doc="vtd_reset_context_cache">/* Reset all the gen of VTDAddressSpace to zero and set the gen of</i></td></tr>
<tr><th id="175">175</th><td><i  data-doc="vtd_reset_context_cache"> * IntelIOMMUState to 1.</i></td></tr>
<tr><th id="176">176</th><td><i  data-doc="vtd_reset_context_cache"> */</i></td></tr>
<tr><th id="177">177</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_reset_context_cache" title='vtd_reset_context_cache' data-type='void vtd_reset_context_cache(IntelIOMMUState * s)' data-ref="vtd_reset_context_cache">vtd_reset_context_cache</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col1 decl" id="141s" title='s' data-type='IntelIOMMUState *' data-ref="141s">s</dfn>)</td></tr>
<tr><th id="178">178</th><td>{</td></tr>
<tr><th id="179">179</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col2 decl" id="142vtd_as" title='vtd_as' data-type='VTDAddressSpace *' data-ref="142vtd_as">vtd_as</dfn>;</td></tr>
<tr><th id="180">180</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDBus" title='VTDBus' data-type='struct VTDBus' data-ref="VTDBus">VTDBus</a> *<dfn class="local col3 decl" id="143vtd_bus" title='vtd_bus' data-type='VTDBus *' data-ref="143vtd_bus">vtd_bus</dfn>;</td></tr>
<tr><th id="181">181</th><td>    <a class="typedef" href="../../../include/glib-2.0/glib/ghash.h.html#GHashTableIter" title='GHashTableIter' data-type='struct _GHashTableIter' data-ref="GHashTableIter">GHashTableIter</a> <dfn class="local col4 decl" id="144bus_it" title='bus_it' data-type='GHashTableIter' data-ref="144bus_it">bus_it</dfn>;</td></tr>
<tr><th id="182">182</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="145devfn_it" title='devfn_it' data-type='uint32_t' data-ref="145devfn_it">devfn_it</dfn>;</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td>    <a class="ref" href="trace.h.html#trace_vtd_context_cache_reset" title='trace_vtd_context_cache_reset' data-ref="trace_vtd_context_cache_reset">trace_vtd_context_cache_reset</a>();</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>    <a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_iter_init" title='g_hash_table_iter_init' data-ref="g_hash_table_iter_init">g_hash_table_iter_init</a>(&amp;<a class="local col4 ref" href="#144bus_it" title='bus_it' data-ref="144bus_it">bus_it</a>, <a class="local col1 ref" href="#141s" title='s' data-ref="141s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::vtd_as_by_busptr" title='IntelIOMMUState::vtd_as_by_busptr' data-ref="IntelIOMMUState::vtd_as_by_busptr">vtd_as_by_busptr</a>);</td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td>    <b>while</b> (<a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_iter_next" title='g_hash_table_iter_next' data-ref="g_hash_table_iter_next">g_hash_table_iter_next</a> (&amp;<a class="local col4 ref" href="#144bus_it" title='bus_it' data-ref="144bus_it">bus_it</a>, <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, (<em>void</em>**)&amp;<a class="local col3 ref" href="#143vtd_bus" title='vtd_bus' data-ref="143vtd_bus">vtd_bus</a>)) {</td></tr>
<tr><th id="189">189</th><td>        <b>for</b> (<a class="local col5 ref" href="#145devfn_it" title='devfn_it' data-ref="145devfn_it">devfn_it</a> = <var>0</var>; <a class="local col5 ref" href="#145devfn_it" title='devfn_it' data-ref="145devfn_it">devfn_it</a> &lt; <a class="macro" href="../../include/hw/i386/x86-iommu.h.html#34" title="256" data-ref="_M/X86_IOMMU_PCI_DEVFN_MAX">X86_IOMMU_PCI_DEVFN_MAX</a>; ++<a class="local col5 ref" href="#145devfn_it" title='devfn_it' data-ref="145devfn_it">devfn_it</a>) {</td></tr>
<tr><th id="190">190</th><td>            <a class="local col2 ref" href="#142vtd_as" title='vtd_as' data-ref="142vtd_as">vtd_as</a> = <a class="local col3 ref" href="#143vtd_bus" title='vtd_bus' data-ref="143vtd_bus">vtd_bus</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDBus::dev_as" title='VTDBus::dev_as' data-ref="VTDBus::dev_as">dev_as</a>[<a class="local col5 ref" href="#145devfn_it" title='devfn_it' data-ref="145devfn_it">devfn_it</a>];</td></tr>
<tr><th id="191">191</th><td>            <b>if</b> (!<a class="local col2 ref" href="#142vtd_as" title='vtd_as' data-ref="142vtd_as">vtd_as</a>) {</td></tr>
<tr><th id="192">192</th><td>                <b>continue</b>;</td></tr>
<tr><th id="193">193</th><td>            }</td></tr>
<tr><th id="194">194</th><td>            <a class="local col2 ref" href="#142vtd_as" title='vtd_as' data-ref="142vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::context_cache_entry" title='VTDAddressSpace::context_cache_entry' data-ref="VTDAddressSpace::context_cache_entry">context_cache_entry</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextCacheEntry::context_cache_gen" title='VTDContextCacheEntry::context_cache_gen' data-ref="VTDContextCacheEntry::context_cache_gen">context_cache_gen</a> = <var>0</var>;</td></tr>
<tr><th id="195">195</th><td>        }</td></tr>
<tr><th id="196">196</th><td>    }</td></tr>
<tr><th id="197">197</th><td>    <a class="local col1 ref" href="#141s" title='s' data-ref="141s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::context_cache_gen" title='IntelIOMMUState::context_cache_gen' data-ref="IntelIOMMUState::context_cache_gen">context_cache_gen</a> = <var>1</var>;</td></tr>
<tr><th id="198">198</th><td>}</td></tr>
<tr><th id="199">199</th><td></td></tr>
<tr><th id="200">200</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_reset_iotlb" title='vtd_reset_iotlb' data-type='void vtd_reset_iotlb(IntelIOMMUState * s)' data-ref="vtd_reset_iotlb">vtd_reset_iotlb</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col6 decl" id="146s" title='s' data-type='IntelIOMMUState *' data-ref="146s">s</dfn>)</td></tr>
<tr><th id="201">201</th><td>{</td></tr>
<tr><th id="202">202</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((s-&gt;iotlb) ? (void) (0) : __assert_fail (&quot;s-&gt;iotlb&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 202, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#146s" title='s' data-ref="146s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iotlb" title='IntelIOMMUState::iotlb' data-ref="IntelIOMMUState::iotlb">iotlb</a>);</td></tr>
<tr><th id="203">203</th><td>    <a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_remove_all" title='g_hash_table_remove_all' data-ref="g_hash_table_remove_all">g_hash_table_remove_all</a>(<a class="local col6 ref" href="#146s" title='s' data-ref="146s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iotlb" title='IntelIOMMUState::iotlb' data-ref="IntelIOMMUState::iotlb">iotlb</a>);</td></tr>
<tr><th id="204">204</th><td>}</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="vtd_get_iotlb_key" title='vtd_get_iotlb_key' data-type='uint64_t vtd_get_iotlb_key(uint64_t gfn, uint16_t source_id, uint32_t level)' data-ref="vtd_get_iotlb_key">vtd_get_iotlb_key</dfn>(<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="147gfn" title='gfn' data-type='uint64_t' data-ref="147gfn">gfn</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="148source_id" title='source_id' data-type='uint16_t' data-ref="148source_id">source_id</dfn>,</td></tr>
<tr><th id="207">207</th><td>                                  <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="149level" title='level' data-type='uint32_t' data-ref="149level">level</dfn>)</td></tr>
<tr><th id="208">208</th><td>{</td></tr>
<tr><th id="209">209</th><td>    <b>return</b> <a class="local col7 ref" href="#147gfn" title='gfn' data-ref="147gfn">gfn</a> | ((<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>)(<a class="local col8 ref" href="#148source_id" title='source_id' data-ref="148source_id">source_id</a>) &lt;&lt; <a class="macro" href="intel_iommu_internal.h.html#117" title="36" data-ref="_M/VTD_IOTLB_SID_SHIFT">VTD_IOTLB_SID_SHIFT</a>) |</td></tr>
<tr><th id="210">210</th><td>           ((<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>)(<a class="local col9 ref" href="#149level" title='level' data-ref="149level">level</a>) &lt;&lt; <a class="macro" href="intel_iommu_internal.h.html#118" title="52" data-ref="_M/VTD_IOTLB_LVL_SHIFT">VTD_IOTLB_LVL_SHIFT</a>);</td></tr>
<tr><th id="211">211</th><td>}</td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="vtd_get_iotlb_gfn" title='vtd_get_iotlb_gfn' data-type='uint64_t vtd_get_iotlb_gfn(hwaddr addr, uint32_t level)' data-ref="vtd_get_iotlb_gfn">vtd_get_iotlb_gfn</dfn>(<a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col0 decl" id="150addr" title='addr' data-type='hwaddr' data-ref="150addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="151level" title='level' data-type='uint32_t' data-ref="151level">level</dfn>)</td></tr>
<tr><th id="214">214</th><td>{</td></tr>
<tr><th id="215">215</th><td>    <b>return</b> (<a class="local col0 ref" href="#150addr" title='addr' data-ref="150addr">addr</a> &amp; <a class="tu ref" href="#vtd_slpt_level_page_mask" title='vtd_slpt_level_page_mask' data-use='c' data-ref="vtd_slpt_level_page_mask">vtd_slpt_level_page_mask</a>(<a class="local col1 ref" href="#151level" title='level' data-ref="151level">level</a>)) &gt;&gt; <a class="macro" href="intel_iommu_internal.h.html#389" title="12" data-ref="_M/VTD_PAGE_SHIFT_4K">VTD_PAGE_SHIFT_4K</a>;</td></tr>
<tr><th id="216">216</th><td>}</td></tr>
<tr><th id="217">217</th><td></td></tr>
<tr><th id="218">218</th><td><em>static</em> <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry" title='VTDIOTLBEntry' data-type='struct VTDIOTLBEntry' data-ref="VTDIOTLBEntry">VTDIOTLBEntry</a> *<dfn class="tu decl def" id="vtd_lookup_iotlb" title='vtd_lookup_iotlb' data-type='VTDIOTLBEntry * vtd_lookup_iotlb(IntelIOMMUState * s, uint16_t source_id, hwaddr addr)' data-ref="vtd_lookup_iotlb">vtd_lookup_iotlb</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col2 decl" id="152s" title='s' data-type='IntelIOMMUState *' data-ref="152s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="153source_id" title='source_id' data-type='uint16_t' data-ref="153source_id">source_id</dfn>,</td></tr>
<tr><th id="219">219</th><td>                                       <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col4 decl" id="154addr" title='addr' data-type='hwaddr' data-ref="154addr">addr</dfn>)</td></tr>
<tr><th id="220">220</th><td>{</td></tr>
<tr><th id="221">221</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry" title='VTDIOTLBEntry' data-type='struct VTDIOTLBEntry' data-ref="VTDIOTLBEntry">VTDIOTLBEntry</a> *<dfn class="local col5 decl" id="155entry" title='entry' data-type='VTDIOTLBEntry *' data-ref="155entry">entry</dfn>;</td></tr>
<tr><th id="222">222</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="156key" title='key' data-type='uint64_t' data-ref="156key">key</dfn>;</td></tr>
<tr><th id="223">223</th><td>    <em>int</em> <dfn class="local col7 decl" id="157level" title='level' data-type='int' data-ref="157level">level</dfn>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>    <b>for</b> (<a class="local col7 ref" href="#157level" title='level' data-ref="157level">level</a> = <a class="macro" href="intel_iommu_internal.h.html#436" title="1" data-ref="_M/VTD_SL_PT_LEVEL">VTD_SL_PT_LEVEL</a>; <a class="local col7 ref" href="#157level" title='level' data-ref="157level">level</a> &lt; <a class="macro" href="intel_iommu_internal.h.html#433" title="4" data-ref="_M/VTD_SL_PML4_LEVEL">VTD_SL_PML4_LEVEL</a>; <a class="local col7 ref" href="#157level" title='level' data-ref="157level">level</a>++) {</td></tr>
<tr><th id="226">226</th><td>        <a class="local col6 ref" href="#156key" title='key' data-ref="156key">key</a> = <a class="tu ref" href="#vtd_get_iotlb_key" title='vtd_get_iotlb_key' data-use='c' data-ref="vtd_get_iotlb_key">vtd_get_iotlb_key</a>(<a class="tu ref" href="#vtd_get_iotlb_gfn" title='vtd_get_iotlb_gfn' data-use='c' data-ref="vtd_get_iotlb_gfn">vtd_get_iotlb_gfn</a>(<a class="local col4 ref" href="#154addr" title='addr' data-ref="154addr">addr</a>, <a class="local col7 ref" href="#157level" title='level' data-ref="157level">level</a>),</td></tr>
<tr><th id="227">227</th><td>                                <a class="local col3 ref" href="#153source_id" title='source_id' data-ref="153source_id">source_id</a>, <a class="local col7 ref" href="#157level" title='level' data-ref="157level">level</a>);</td></tr>
<tr><th id="228">228</th><td>        <a class="local col5 ref" href="#155entry" title='entry' data-ref="155entry">entry</a> = <a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_lookup" title='g_hash_table_lookup' data-ref="g_hash_table_lookup">g_hash_table_lookup</a>(<a class="local col2 ref" href="#152s" title='s' data-ref="152s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iotlb" title='IntelIOMMUState::iotlb' data-ref="IntelIOMMUState::iotlb">iotlb</a>, &amp;<a class="local col6 ref" href="#156key" title='key' data-ref="156key">key</a>);</td></tr>
<tr><th id="229">229</th><td>        <b>if</b> (<a class="local col5 ref" href="#155entry" title='entry' data-ref="155entry">entry</a>) {</td></tr>
<tr><th id="230">230</th><td>            <b>goto</b> <a class="lbl" href="#158out" data-ref="158out">out</a>;</td></tr>
<tr><th id="231">231</th><td>        }</td></tr>
<tr><th id="232">232</th><td>    }</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><dfn class="lbl" id="158out" data-ref="158out">out</dfn>:</td></tr>
<tr><th id="235">235</th><td>    <b>return</b> <a class="local col5 ref" href="#155entry" title='entry' data-ref="155entry">entry</a>;</td></tr>
<tr><th id="236">236</th><td>}</td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_update_iotlb" title='vtd_update_iotlb' data-type='void vtd_update_iotlb(IntelIOMMUState * s, uint16_t source_id, uint16_t domain_id, hwaddr addr, uint64_t slpte, _Bool read_flags, _Bool write_flags, uint32_t level)' data-ref="vtd_update_iotlb">vtd_update_iotlb</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col9 decl" id="159s" title='s' data-type='IntelIOMMUState *' data-ref="159s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="160source_id" title='source_id' data-type='uint16_t' data-ref="160source_id">source_id</dfn>,</td></tr>
<tr><th id="239">239</th><td>                             <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="161domain_id" title='domain_id' data-type='uint16_t' data-ref="161domain_id">domain_id</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col2 decl" id="162addr" title='addr' data-type='hwaddr' data-ref="162addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="163slpte" title='slpte' data-type='uint64_t' data-ref="163slpte">slpte</dfn>,</td></tr>
<tr><th id="240">240</th><td>                             <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col4 decl" id="164read_flags" title='read_flags' data-type='_Bool' data-ref="164read_flags">read_flags</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col5 decl" id="165write_flags" title='write_flags' data-type='_Bool' data-ref="165write_flags">write_flags</dfn>,</td></tr>
<tr><th id="241">241</th><td>                             <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="166level" title='level' data-type='uint32_t' data-ref="166level">level</dfn>)</td></tr>
<tr><th id="242">242</th><td>{</td></tr>
<tr><th id="243">243</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry" title='VTDIOTLBEntry' data-type='struct VTDIOTLBEntry' data-ref="VTDIOTLBEntry">VTDIOTLBEntry</a> *<dfn class="local col7 decl" id="167entry" title='entry' data-type='VTDIOTLBEntry *' data-ref="167entry">entry</dfn> = <a class="ref" href="../../../include/glib-2.0/glib/gmem.h.html#g_malloc" title='g_malloc' data-ref="g_malloc">g_malloc</a>(<b>sizeof</b>(*<a class="local col7 ref" href="#167entry" title='entry' data-ref="167entry">entry</a>));</td></tr>
<tr><th id="244">244</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> *<dfn class="local col8 decl" id="168key" title='key' data-type='uint64_t *' data-ref="168key">key</dfn> = <a class="ref" href="../../../include/glib-2.0/glib/gmem.h.html#g_malloc" title='g_malloc' data-ref="g_malloc">g_malloc</a>(<b>sizeof</b>(*<a class="local col8 ref" href="#168key" title='key' data-ref="168key">key</a>));</td></tr>
<tr><th id="245">245</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="169gfn" title='gfn' data-type='uint64_t' data-ref="169gfn">gfn</dfn> = <a class="tu ref" href="#vtd_get_iotlb_gfn" title='vtd_get_iotlb_gfn' data-use='c' data-ref="vtd_get_iotlb_gfn">vtd_get_iotlb_gfn</a>(<a class="local col2 ref" href="#162addr" title='addr' data-ref="162addr">addr</a>, <a class="local col6 ref" href="#166level" title='level' data-ref="166level">level</a>);</td></tr>
<tr><th id="246">246</th><td></td></tr>
<tr><th id="247">247</th><td>    <a class="ref" href="trace.h.html#trace_vtd_iotlb_page_update" title='trace_vtd_iotlb_page_update' data-ref="trace_vtd_iotlb_page_update">trace_vtd_iotlb_page_update</a>(<a class="local col0 ref" href="#160source_id" title='source_id' data-ref="160source_id">source_id</a>, <a class="local col2 ref" href="#162addr" title='addr' data-ref="162addr">addr</a>, <a class="local col3 ref" href="#163slpte" title='slpte' data-ref="163slpte">slpte</a>, <a class="local col1 ref" href="#161domain_id" title='domain_id' data-ref="161domain_id">domain_id</a>);</td></tr>
<tr><th id="248">248</th><td>    <b>if</b> (<a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_size" title='g_hash_table_size' data-ref="g_hash_table_size">g_hash_table_size</a>(<a class="local col9 ref" href="#159s" title='s' data-ref="159s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iotlb" title='IntelIOMMUState::iotlb' data-ref="IntelIOMMUState::iotlb">iotlb</a>) &gt;= <a class="macro" href="intel_iommu_internal.h.html#119" title="1024" data-ref="_M/VTD_IOTLB_MAX_SIZE">VTD_IOTLB_MAX_SIZE</a>) {</td></tr>
<tr><th id="249">249</th><td>        <a class="ref" href="trace.h.html#trace_vtd_iotlb_reset" title='trace_vtd_iotlb_reset' data-ref="trace_vtd_iotlb_reset">trace_vtd_iotlb_reset</a>(<q>"iotlb exceeds size limit"</q>);</td></tr>
<tr><th id="250">250</th><td>        <a class="tu ref" href="#vtd_reset_iotlb" title='vtd_reset_iotlb' data-use='c' data-ref="vtd_reset_iotlb">vtd_reset_iotlb</a>(<a class="local col9 ref" href="#159s" title='s' data-ref="159s">s</a>);</td></tr>
<tr><th id="251">251</th><td>    }</td></tr>
<tr><th id="252">252</th><td></td></tr>
<tr><th id="253">253</th><td>    <a class="local col7 ref" href="#167entry" title='entry' data-ref="167entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::gfn" title='VTDIOTLBEntry::gfn' data-ref="VTDIOTLBEntry::gfn">gfn</a> = <a class="local col9 ref" href="#169gfn" title='gfn' data-ref="169gfn">gfn</a>;</td></tr>
<tr><th id="254">254</th><td>    <a class="local col7 ref" href="#167entry" title='entry' data-ref="167entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::domain_id" title='VTDIOTLBEntry::domain_id' data-ref="VTDIOTLBEntry::domain_id">domain_id</a> = <a class="local col1 ref" href="#161domain_id" title='domain_id' data-ref="161domain_id">domain_id</a>;</td></tr>
<tr><th id="255">255</th><td>    <a class="local col7 ref" href="#167entry" title='entry' data-ref="167entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::slpte" title='VTDIOTLBEntry::slpte' data-ref="VTDIOTLBEntry::slpte">slpte</a> = <a class="local col3 ref" href="#163slpte" title='slpte' data-ref="163slpte">slpte</a>;</td></tr>
<tr><th id="256">256</th><td>    <a class="local col7 ref" href="#167entry" title='entry' data-ref="167entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::read_flags" title='VTDIOTLBEntry::read_flags' data-ref="VTDIOTLBEntry::read_flags">read_flags</a> = <a class="local col4 ref" href="#164read_flags" title='read_flags' data-ref="164read_flags">read_flags</a>;</td></tr>
<tr><th id="257">257</th><td>    <a class="local col7 ref" href="#167entry" title='entry' data-ref="167entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::write_flags" title='VTDIOTLBEntry::write_flags' data-ref="VTDIOTLBEntry::write_flags">write_flags</a> = <a class="local col5 ref" href="#165write_flags" title='write_flags' data-ref="165write_flags">write_flags</a>;</td></tr>
<tr><th id="258">258</th><td>    <a class="local col7 ref" href="#167entry" title='entry' data-ref="167entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::mask" title='VTDIOTLBEntry::mask' data-ref="VTDIOTLBEntry::mask">mask</a> = <a class="tu ref" href="#vtd_slpt_level_page_mask" title='vtd_slpt_level_page_mask' data-use='c' data-ref="vtd_slpt_level_page_mask">vtd_slpt_level_page_mask</a>(<a class="local col6 ref" href="#166level" title='level' data-ref="166level">level</a>);</td></tr>
<tr><th id="259">259</th><td>    *<a class="local col8 ref" href="#168key" title='key' data-ref="168key">key</a> = <a class="tu ref" href="#vtd_get_iotlb_key" title='vtd_get_iotlb_key' data-use='c' data-ref="vtd_get_iotlb_key">vtd_get_iotlb_key</a>(<a class="local col9 ref" href="#169gfn" title='gfn' data-ref="169gfn">gfn</a>, <a class="local col0 ref" href="#160source_id" title='source_id' data-ref="160source_id">source_id</a>, <a class="local col6 ref" href="#166level" title='level' data-ref="166level">level</a>);</td></tr>
<tr><th id="260">260</th><td>    <a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_replace" title='g_hash_table_replace' data-ref="g_hash_table_replace">g_hash_table_replace</a>(<a class="local col9 ref" href="#159s" title='s' data-ref="159s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iotlb" title='IntelIOMMUState::iotlb' data-ref="IntelIOMMUState::iotlb">iotlb</a>, <a class="local col8 ref" href="#168key" title='key' data-ref="168key">key</a>, <a class="local col7 ref" href="#167entry" title='entry' data-ref="167entry">entry</a>);</td></tr>
<tr><th id="261">261</th><td>}</td></tr>
<tr><th id="262">262</th><td></td></tr>
<tr><th id="263">263</th><td><i  data-doc="vtd_generate_interrupt">/* Given the reg addr of both the message data and address, generate an</i></td></tr>
<tr><th id="264">264</th><td><i  data-doc="vtd_generate_interrupt"> * interrupt via MSI.</i></td></tr>
<tr><th id="265">265</th><td><i  data-doc="vtd_generate_interrupt"> */</i></td></tr>
<tr><th id="266">266</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_generate_interrupt" title='vtd_generate_interrupt' data-type='void vtd_generate_interrupt(IntelIOMMUState * s, hwaddr mesg_addr_reg, hwaddr mesg_data_reg)' data-ref="vtd_generate_interrupt">vtd_generate_interrupt</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col0 decl" id="170s" title='s' data-type='IntelIOMMUState *' data-ref="170s">s</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col1 decl" id="171mesg_addr_reg" title='mesg_addr_reg' data-type='hwaddr' data-ref="171mesg_addr_reg">mesg_addr_reg</dfn>,</td></tr>
<tr><th id="267">267</th><td>                                   <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col2 decl" id="172mesg_data_reg" title='mesg_data_reg' data-type='hwaddr' data-ref="172mesg_data_reg">mesg_data_reg</dfn>)</td></tr>
<tr><th id="268">268</th><td>{</td></tr>
<tr><th id="269">269</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#MSIMessage" title='MSIMessage' data-type='struct MSIMessage' data-ref="MSIMessage">MSIMessage</a> <dfn class="local col3 decl" id="173msi" title='msi' data-type='MSIMessage' data-ref="173msi">msi</dfn>;</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((mesg_data_reg &lt; 0x230) ? (void) (0) : __assert_fail (&quot;mesg_data_reg &lt; DMAR_REG_SIZE&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 271, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#172mesg_data_reg" title='mesg_data_reg' data-ref="172mesg_data_reg">mesg_data_reg</a> &lt; <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#48" title="0x230" data-ref="_M/DMAR_REG_SIZE">DMAR_REG_SIZE</a>);</td></tr>
<tr><th id="272">272</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((mesg_addr_reg &lt; 0x230) ? (void) (0) : __assert_fail (&quot;mesg_addr_reg &lt; DMAR_REG_SIZE&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 272, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#171mesg_addr_reg" title='mesg_addr_reg' data-ref="171mesg_addr_reg">mesg_addr_reg</a> &lt; <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#48" title="0x230" data-ref="_M/DMAR_REG_SIZE">DMAR_REG_SIZE</a>);</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td>    <a class="local col3 ref" href="#173msi" title='msi' data-ref="173msi">msi</a>.<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::address" title='MSIMessage::address' data-ref="MSIMessage::address">address</a> = <a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col0 ref" href="#170s" title='s' data-ref="170s">s</a>, <a class="local col1 ref" href="#171mesg_addr_reg" title='mesg_addr_reg' data-ref="171mesg_addr_reg">mesg_addr_reg</a>);</td></tr>
<tr><th id="275">275</th><td>    <a class="local col3 ref" href="#173msi" title='msi' data-ref="173msi">msi</a>.<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::data" title='MSIMessage::data' data-ref="MSIMessage::data">data</a> = <a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col0 ref" href="#170s" title='s' data-ref="170s">s</a>, <a class="local col2 ref" href="#172mesg_data_reg" title='mesg_data_reg' data-ref="172mesg_data_reg">mesg_data_reg</a>);</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>    <a class="ref" href="trace.h.html#trace_vtd_irq_generate" title='trace_vtd_irq_generate' data-ref="trace_vtd_irq_generate">trace_vtd_irq_generate</a>(<a class="local col3 ref" href="#173msi" title='msi' data-ref="173msi">msi</a>.<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::address" title='MSIMessage::address' data-ref="MSIMessage::address">address</a>, <a class="local col3 ref" href="#173msi" title='msi' data-ref="173msi">msi</a>.<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::data" title='MSIMessage::data' data-ref="MSIMessage::data">data</a>);</td></tr>
<tr><th id="278">278</th><td></td></tr>
<tr><th id="279">279</th><td>    <a class="ref" href="../../include/hw/i386/apic_internal.h.html#apic_get_class" title='apic_get_class' data-ref="apic_get_class">apic_get_class</a>()-&gt;<a class="ref" href="../../include/hw/i386/apic_internal.h.html#APICCommonClass::send_msi" title='APICCommonClass::send_msi' data-ref="APICCommonClass::send_msi">send_msi</a>(&amp;<a class="local col3 ref" href="#173msi" title='msi' data-ref="173msi">msi</a>);</td></tr>
<tr><th id="280">280</th><td>}</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><i  data-doc="vtd_generate_fault_event">/* Generate a fault event to software via MSI if conditions are met.</i></td></tr>
<tr><th id="283">283</th><td><i  data-doc="vtd_generate_fault_event"> * Notice that the value of FSTS_REG being passed to it should be the one</i></td></tr>
<tr><th id="284">284</th><td><i  data-doc="vtd_generate_fault_event"> * before any update.</i></td></tr>
<tr><th id="285">285</th><td><i  data-doc="vtd_generate_fault_event"> */</i></td></tr>
<tr><th id="286">286</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_generate_fault_event" title='vtd_generate_fault_event' data-type='void vtd_generate_fault_event(IntelIOMMUState * s, uint32_t pre_fsts)' data-ref="vtd_generate_fault_event">vtd_generate_fault_event</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col4 decl" id="174s" title='s' data-type='IntelIOMMUState *' data-ref="174s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="175pre_fsts" title='pre_fsts' data-type='uint32_t' data-ref="175pre_fsts">pre_fsts</dfn>)</td></tr>
<tr><th id="287">287</th><td>{</td></tr>
<tr><th id="288">288</th><td>    <b>if</b> (<a class="local col5 ref" href="#175pre_fsts" title='pre_fsts' data-ref="175pre_fsts">pre_fsts</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#240" title="(1UL &lt;&lt; 1)" data-ref="_M/VTD_FSTS_PPF">VTD_FSTS_PPF</a> || <a class="local col5 ref" href="#175pre_fsts" title='pre_fsts' data-ref="175pre_fsts">pre_fsts</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#241" title="1UL" data-ref="_M/VTD_FSTS_PFO">VTD_FSTS_PFO</a> ||</td></tr>
<tr><th id="289">289</th><td>        <a class="local col5 ref" href="#175pre_fsts" title='pre_fsts' data-ref="175pre_fsts">pre_fsts</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#239" title="(1UL &lt;&lt; 4)" data-ref="_M/VTD_FSTS_IQE">VTD_FSTS_IQE</a>) {</td></tr>
<tr><th id="290">290</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"There are previous interrupt conditions "</q></td></tr>
<tr><th id="291">291</th><td>                      <q>"to be serviced by software, fault event "</q></td></tr>
<tr><th id="292">292</th><td>                      <q>"is not generated."</q>);</td></tr>
<tr><th id="293">293</th><td>        <b>return</b>;</td></tr>
<tr><th id="294">294</th><td>    }</td></tr>
<tr><th id="295">295</th><td>    <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col4 ref" href="#174s" title='s' data-ref="174s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#47" title="0x38" data-ref="_M/DMAR_FECTL_REG">DMAR_FECTL_REG</a>, <var>0</var>, <a class="macro" href="intel_iommu_internal.h.html#245" title="(1UL &lt;&lt; 30)" data-ref="_M/VTD_FECTL_IP">VTD_FECTL_IP</a>);</td></tr>
<tr><th id="296">296</th><td>    <b>if</b> (<a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col4 ref" href="#174s" title='s' data-ref="174s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#47" title="0x38" data-ref="_M/DMAR_FECTL_REG">DMAR_FECTL_REG</a>) &amp; <a class="macro" href="intel_iommu_internal.h.html#244" title="(1UL &lt;&lt; 31)" data-ref="_M/VTD_FECTL_IM">VTD_FECTL_IM</a>) {</td></tr>
<tr><th id="297">297</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"Interrupt Mask set, irq is not generated."</q>);</td></tr>
<tr><th id="298">298</th><td>    } <b>else</b> {</td></tr>
<tr><th id="299">299</th><td>        <a class="tu ref" href="#vtd_generate_interrupt" title='vtd_generate_interrupt' data-use='c' data-ref="vtd_generate_interrupt">vtd_generate_interrupt</a>(<a class="local col4 ref" href="#174s" title='s' data-ref="174s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#49" title="0x40" data-ref="_M/DMAR_FEADDR_REG">DMAR_FEADDR_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#48" title="0x3c" data-ref="_M/DMAR_FEDATA_REG">DMAR_FEDATA_REG</a>);</td></tr>
<tr><th id="300">300</th><td>        <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col4 ref" href="#174s" title='s' data-ref="174s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#47" title="0x38" data-ref="_M/DMAR_FECTL_REG">DMAR_FECTL_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#245" title="(1UL &lt;&lt; 30)" data-ref="_M/VTD_FECTL_IP">VTD_FECTL_IP</a>, <var>0</var>);</td></tr>
<tr><th id="301">301</th><td>    }</td></tr>
<tr><th id="302">302</th><td>}</td></tr>
<tr><th id="303">303</th><td></td></tr>
<tr><th id="304">304</th><td><i  data-doc="vtd_is_frcd_set">/* Check if the Fault (F) field of the Fault Recording Register referenced by</i></td></tr>
<tr><th id="305">305</th><td><i  data-doc="vtd_is_frcd_set"> * @index is Set.</i></td></tr>
<tr><th id="306">306</th><td><i  data-doc="vtd_is_frcd_set"> */</i></td></tr>
<tr><th id="307">307</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_is_frcd_set" title='vtd_is_frcd_set' data-type='_Bool vtd_is_frcd_set(IntelIOMMUState * s, uint16_t index)' data-ref="vtd_is_frcd_set">vtd_is_frcd_set</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col6 decl" id="176s" title='s' data-type='IntelIOMMUState *' data-ref="176s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="177index" title='index' data-type='uint16_t' data-ref="177index">index</dfn>)</td></tr>
<tr><th id="308">308</th><td>{</td></tr>
<tr><th id="309">309</th><td>    <i>/* Each reg is 128-bit */</i></td></tr>
<tr><th id="310">310</th><td>    <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col8 decl" id="178addr" title='addr' data-type='hwaddr' data-ref="178addr">addr</dfn> = <a class="macro" href="intel_iommu_internal.h.html#98" title="0x220" data-ref="_M/DMAR_FRCD_REG_OFFSET">DMAR_FRCD_REG_OFFSET</a> + (((<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>)<a class="local col7 ref" href="#177index" title='index' data-ref="177index">index</a>) &lt;&lt; <var>4</var>);</td></tr>
<tr><th id="311">311</th><td>    <a class="local col8 ref" href="#178addr" title='addr' data-ref="178addr">addr</a> += <var>8</var>; <i>/* Access the high 64-bit half */</i></td></tr>
<tr><th id="312">312</th><td></td></tr>
<tr><th id="313">313</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((index &lt; 1ULL) ? (void) (0) : __assert_fail (&quot;index &lt; DMAR_FRCD_REG_NR&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 313, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col7 ref" href="#177index" title='index' data-ref="177index">index</a> &lt; <a class="macro" href="intel_iommu_internal.h.html#103" title="1ULL" data-ref="_M/DMAR_FRCD_REG_NR">DMAR_FRCD_REG_NR</a>);</td></tr>
<tr><th id="314">314</th><td></td></tr>
<tr><th id="315">315</th><td>    <b>return</b> <a class="tu ref" href="#vtd_get_quad_raw" title='vtd_get_quad_raw' data-use='c' data-ref="vtd_get_quad_raw">vtd_get_quad_raw</a>(<a class="local col6 ref" href="#176s" title='s' data-ref="176s">s</a>, <a class="local col8 ref" href="#178addr" title='addr' data-ref="178addr">addr</a>) &amp; <a class="macro" href="intel_iommu_internal.h.html#249" title="(1ULL &lt;&lt; 63)" data-ref="_M/VTD_FRCD_F">VTD_FRCD_F</a>;</td></tr>
<tr><th id="316">316</th><td>}</td></tr>
<tr><th id="317">317</th><td></td></tr>
<tr><th id="318">318</th><td><i  data-doc="vtd_update_fsts_ppf">/* Update the PPF field of Fault Status Register.</i></td></tr>
<tr><th id="319">319</th><td><i  data-doc="vtd_update_fsts_ppf"> * Should be called whenever change the F field of any fault recording</i></td></tr>
<tr><th id="320">320</th><td><i  data-doc="vtd_update_fsts_ppf"> * registers.</i></td></tr>
<tr><th id="321">321</th><td><i  data-doc="vtd_update_fsts_ppf"> */</i></td></tr>
<tr><th id="322">322</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_update_fsts_ppf" title='vtd_update_fsts_ppf' data-type='void vtd_update_fsts_ppf(IntelIOMMUState * s)' data-ref="vtd_update_fsts_ppf">vtd_update_fsts_ppf</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col9 decl" id="179s" title='s' data-type='IntelIOMMUState *' data-ref="179s">s</dfn>)</td></tr>
<tr><th id="323">323</th><td>{</td></tr>
<tr><th id="324">324</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="180i" title='i' data-type='uint32_t' data-ref="180i">i</dfn>;</td></tr>
<tr><th id="325">325</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="181ppf_mask" title='ppf_mask' data-type='uint32_t' data-ref="181ppf_mask">ppf_mask</dfn> = <var>0</var>;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>    <b>for</b> (<a class="local col0 ref" href="#180i" title='i' data-ref="180i">i</a> = <var>0</var>; <a class="local col0 ref" href="#180i" title='i' data-ref="180i">i</a> &lt; <a class="macro" href="intel_iommu_internal.h.html#103" title="1ULL" data-ref="_M/DMAR_FRCD_REG_NR">DMAR_FRCD_REG_NR</a>; <a class="local col0 ref" href="#180i" title='i' data-ref="180i">i</a>++) {</td></tr>
<tr><th id="328">328</th><td>        <b>if</b> (<a class="tu ref" href="#vtd_is_frcd_set" title='vtd_is_frcd_set' data-use='c' data-ref="vtd_is_frcd_set">vtd_is_frcd_set</a>(<a class="local col9 ref" href="#179s" title='s' data-ref="179s">s</a>, <a class="local col0 ref" href="#180i" title='i' data-ref="180i">i</a>)) {</td></tr>
<tr><th id="329">329</th><td>            <a class="local col1 ref" href="#181ppf_mask" title='ppf_mask' data-ref="181ppf_mask">ppf_mask</a> = <a class="macro" href="intel_iommu_internal.h.html#240" title="(1UL &lt;&lt; 1)" data-ref="_M/VTD_FSTS_PPF">VTD_FSTS_PPF</a>;</td></tr>
<tr><th id="330">330</th><td>            <b>break</b>;</td></tr>
<tr><th id="331">331</th><td>        }</td></tr>
<tr><th id="332">332</th><td>    }</td></tr>
<tr><th id="333">333</th><td>    <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col9 ref" href="#179s" title='s' data-ref="179s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#46" title="0x34" data-ref="_M/DMAR_FSTS_REG">DMAR_FSTS_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#240" title="(1UL &lt;&lt; 1)" data-ref="_M/VTD_FSTS_PPF">VTD_FSTS_PPF</a>, <a class="local col1 ref" href="#181ppf_mask" title='ppf_mask' data-ref="181ppf_mask">ppf_mask</a>);</td></tr>
<tr><th id="334">334</th><td>    <a class="ref" href="trace.h.html#trace_vtd_fsts_ppf" title='trace_vtd_fsts_ppf' data-ref="trace_vtd_fsts_ppf">trace_vtd_fsts_ppf</a>(!!<a class="local col1 ref" href="#181ppf_mask" title='ppf_mask' data-ref="181ppf_mask">ppf_mask</a>);</td></tr>
<tr><th id="335">335</th><td>}</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_set_frcd_and_update_ppf" title='vtd_set_frcd_and_update_ppf' data-type='void vtd_set_frcd_and_update_ppf(IntelIOMMUState * s, uint16_t index)' data-ref="vtd_set_frcd_and_update_ppf">vtd_set_frcd_and_update_ppf</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col2 decl" id="182s" title='s' data-type='IntelIOMMUState *' data-ref="182s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="183index" title='index' data-type='uint16_t' data-ref="183index">index</dfn>)</td></tr>
<tr><th id="338">338</th><td>{</td></tr>
<tr><th id="339">339</th><td>    <i>/* Each reg is 128-bit */</i></td></tr>
<tr><th id="340">340</th><td>    <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col4 decl" id="184addr" title='addr' data-type='hwaddr' data-ref="184addr">addr</dfn> = <a class="macro" href="intel_iommu_internal.h.html#98" title="0x220" data-ref="_M/DMAR_FRCD_REG_OFFSET">DMAR_FRCD_REG_OFFSET</a> + (((<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>)<a class="local col3 ref" href="#183index" title='index' data-ref="183index">index</a>) &lt;&lt; <var>4</var>);</td></tr>
<tr><th id="341">341</th><td>    <a class="local col4 ref" href="#184addr" title='addr' data-ref="184addr">addr</a> += <var>8</var>; <i>/* Access the high 64-bit half */</i></td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((index &lt; 1ULL) ? (void) (0) : __assert_fail (&quot;index &lt; DMAR_FRCD_REG_NR&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 343, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#183index" title='index' data-ref="183index">index</a> &lt; <a class="macro" href="intel_iommu_internal.h.html#103" title="1ULL" data-ref="_M/DMAR_FRCD_REG_NR">DMAR_FRCD_REG_NR</a>);</td></tr>
<tr><th id="344">344</th><td></td></tr>
<tr><th id="345">345</th><td>    <a class="tu ref" href="#vtd_set_clear_mask_quad" title='vtd_set_clear_mask_quad' data-use='c' data-ref="vtd_set_clear_mask_quad">vtd_set_clear_mask_quad</a>(<a class="local col2 ref" href="#182s" title='s' data-ref="182s">s</a>, <a class="local col4 ref" href="#184addr" title='addr' data-ref="184addr">addr</a>, <var>0</var>, <a class="macro" href="intel_iommu_internal.h.html#249" title="(1ULL &lt;&lt; 63)" data-ref="_M/VTD_FRCD_F">VTD_FRCD_F</a>);</td></tr>
<tr><th id="346">346</th><td>    <a class="tu ref" href="#vtd_update_fsts_ppf" title='vtd_update_fsts_ppf' data-use='c' data-ref="vtd_update_fsts_ppf">vtd_update_fsts_ppf</a>(<a class="local col2 ref" href="#182s" title='s' data-ref="182s">s</a>);</td></tr>
<tr><th id="347">347</th><td>}</td></tr>
<tr><th id="348">348</th><td></td></tr>
<tr><th id="349">349</th><td><i  data-doc="vtd_record_frcd">/* Must not update F field now, should be done later */</i></td></tr>
<tr><th id="350">350</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_record_frcd" title='vtd_record_frcd' data-type='void vtd_record_frcd(IntelIOMMUState * s, uint16_t index, uint16_t source_id, hwaddr addr, VTDFaultReason fault, _Bool is_write)' data-ref="vtd_record_frcd">vtd_record_frcd</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col5 decl" id="185s" title='s' data-type='IntelIOMMUState *' data-ref="185s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="186index" title='index' data-type='uint16_t' data-ref="186index">index</dfn>,</td></tr>
<tr><th id="351">351</th><td>                            <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="187source_id" title='source_id' data-type='uint16_t' data-ref="187source_id">source_id</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col8 decl" id="188addr" title='addr' data-type='hwaddr' data-ref="188addr">addr</dfn>,</td></tr>
<tr><th id="352">352</th><td>                            <a class="typedef" href="intel_iommu_internal.h.html#VTDFaultReason" title='VTDFaultReason' data-type='enum VTDFaultReason' data-ref="VTDFaultReason">VTDFaultReason</a> <dfn class="local col9 decl" id="189fault" title='fault' data-type='VTDFaultReason' data-ref="189fault">fault</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col0 decl" id="190is_write" title='is_write' data-type='_Bool' data-ref="190is_write">is_write</dfn>)</td></tr>
<tr><th id="353">353</th><td>{</td></tr>
<tr><th id="354">354</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="191hi" title='hi' data-type='uint64_t' data-ref="191hi">hi</dfn> = <var>0</var>, <dfn class="local col2 decl" id="192lo" title='lo' data-type='uint64_t' data-ref="192lo">lo</dfn>;</td></tr>
<tr><th id="355">355</th><td>    <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col3 decl" id="193frcd_reg_addr" title='frcd_reg_addr' data-type='hwaddr' data-ref="193frcd_reg_addr">frcd_reg_addr</dfn> = <a class="macro" href="intel_iommu_internal.h.html#98" title="0x220" data-ref="_M/DMAR_FRCD_REG_OFFSET">DMAR_FRCD_REG_OFFSET</a> + (((<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>)<a class="local col6 ref" href="#186index" title='index' data-ref="186index">index</a>) &lt;&lt; <var>4</var>);</td></tr>
<tr><th id="356">356</th><td></td></tr>
<tr><th id="357">357</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((index &lt; 1ULL) ? (void) (0) : __assert_fail (&quot;index &lt; DMAR_FRCD_REG_NR&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 357, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col6 ref" href="#186index" title='index' data-ref="186index">index</a> &lt; <a class="macro" href="intel_iommu_internal.h.html#103" title="1ULL" data-ref="_M/DMAR_FRCD_REG_NR">DMAR_FRCD_REG_NR</a>);</td></tr>
<tr><th id="358">358</th><td></td></tr>
<tr><th id="359">359</th><td>    <a class="local col2 ref" href="#192lo" title='lo' data-ref="192lo">lo</a> = <a class="macro" href="intel_iommu_internal.h.html#255" title="((addr) &amp; (((1ULL &lt;&lt; 39) - 1) ^ 0xfffULL))" data-ref="_M/VTD_FRCD_FI">VTD_FRCD_FI</a>(<a class="local col8 ref" href="#188addr" title='addr' data-ref="188addr">addr</a>);</td></tr>
<tr><th id="360">360</th><td>    <a class="local col1 ref" href="#191hi" title='hi' data-ref="191hi">hi</a> = <a class="macro" href="intel_iommu_internal.h.html#253" title="((source_id) &amp; 0xffffULL)" data-ref="_M/VTD_FRCD_SID">VTD_FRCD_SID</a>(<a class="local col7 ref" href="#187source_id" title='source_id' data-ref="187source_id">source_id</a>) | <a class="macro" href="intel_iommu_internal.h.html#251" title="(((fault) &amp; 0xffULL) &lt;&lt; 32)" data-ref="_M/VTD_FRCD_FR">VTD_FRCD_FR</a>(<a class="local col9 ref" href="#189fault" title='fault' data-ref="189fault">fault</a>);</td></tr>
<tr><th id="361">361</th><td>    <b>if</b> (!<a class="local col0 ref" href="#190is_write" title='is_write' data-ref="190is_write">is_write</a>) {</td></tr>
<tr><th id="362">362</th><td>        <a class="local col1 ref" href="#191hi" title='hi' data-ref="191hi">hi</a> |= <a class="macro" href="intel_iommu_internal.h.html#250" title="(1ULL &lt;&lt; 62)" data-ref="_M/VTD_FRCD_T">VTD_FRCD_T</a>;</td></tr>
<tr><th id="363">363</th><td>    }</td></tr>
<tr><th id="364">364</th><td>    <a class="tu ref" href="#vtd_set_quad_raw" title='vtd_set_quad_raw' data-use='c' data-ref="vtd_set_quad_raw">vtd_set_quad_raw</a>(<a class="local col5 ref" href="#185s" title='s' data-ref="185s">s</a>, <a class="local col3 ref" href="#193frcd_reg_addr" title='frcd_reg_addr' data-ref="193frcd_reg_addr">frcd_reg_addr</a>, <a class="local col2 ref" href="#192lo" title='lo' data-ref="192lo">lo</a>);</td></tr>
<tr><th id="365">365</th><td>    <a class="tu ref" href="#vtd_set_quad_raw" title='vtd_set_quad_raw' data-use='c' data-ref="vtd_set_quad_raw">vtd_set_quad_raw</a>(<a class="local col5 ref" href="#185s" title='s' data-ref="185s">s</a>, <a class="local col3 ref" href="#193frcd_reg_addr" title='frcd_reg_addr' data-ref="193frcd_reg_addr">frcd_reg_addr</a> + <var>8</var>, <a class="local col1 ref" href="#191hi" title='hi' data-ref="191hi">hi</a>);</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>    <a class="ref" href="trace.h.html#trace_vtd_frr_new" title='trace_vtd_frr_new' data-ref="trace_vtd_frr_new">trace_vtd_frr_new</a>(<a class="local col6 ref" href="#186index" title='index' data-ref="186index">index</a>, <a class="local col1 ref" href="#191hi" title='hi' data-ref="191hi">hi</a>, <a class="local col2 ref" href="#192lo" title='lo' data-ref="192lo">lo</a>);</td></tr>
<tr><th id="368">368</th><td>}</td></tr>
<tr><th id="369">369</th><td></td></tr>
<tr><th id="370">370</th><td><i  data-doc="vtd_try_collapse_fault">/* Try to collapse multiple pending faults from the same requester */</i></td></tr>
<tr><th id="371">371</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_try_collapse_fault" title='vtd_try_collapse_fault' data-type='_Bool vtd_try_collapse_fault(IntelIOMMUState * s, uint16_t source_id)' data-ref="vtd_try_collapse_fault">vtd_try_collapse_fault</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col4 decl" id="194s" title='s' data-type='IntelIOMMUState *' data-ref="194s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="195source_id" title='source_id' data-type='uint16_t' data-ref="195source_id">source_id</dfn>)</td></tr>
<tr><th id="372">372</th><td>{</td></tr>
<tr><th id="373">373</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="196i" title='i' data-type='uint32_t' data-ref="196i">i</dfn>;</td></tr>
<tr><th id="374">374</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="197frcd_reg" title='frcd_reg' data-type='uint64_t' data-ref="197frcd_reg">frcd_reg</dfn>;</td></tr>
<tr><th id="375">375</th><td>    <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col8 decl" id="198addr" title='addr' data-type='hwaddr' data-ref="198addr">addr</dfn> = <a class="macro" href="intel_iommu_internal.h.html#98" title="0x220" data-ref="_M/DMAR_FRCD_REG_OFFSET">DMAR_FRCD_REG_OFFSET</a> + <var>8</var>; <i>/* The high 64-bit half */</i></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td>    <b>for</b> (<a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a> = <var>0</var>; <a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a> &lt; <a class="macro" href="intel_iommu_internal.h.html#103" title="1ULL" data-ref="_M/DMAR_FRCD_REG_NR">DMAR_FRCD_REG_NR</a>; <a class="local col6 ref" href="#196i" title='i' data-ref="196i">i</a>++) {</td></tr>
<tr><th id="378">378</th><td>        <a class="local col7 ref" href="#197frcd_reg" title='frcd_reg' data-ref="197frcd_reg">frcd_reg</a> = <a class="tu ref" href="#vtd_get_quad_raw" title='vtd_get_quad_raw' data-use='c' data-ref="vtd_get_quad_raw">vtd_get_quad_raw</a>(<a class="local col4 ref" href="#194s" title='s' data-ref="194s">s</a>, <a class="local col8 ref" href="#198addr" title='addr' data-ref="198addr">addr</a>);</td></tr>
<tr><th id="379">379</th><td>        <b>if</b> ((<a class="local col7 ref" href="#197frcd_reg" title='frcd_reg' data-ref="197frcd_reg">frcd_reg</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#249" title="(1ULL &lt;&lt; 63)" data-ref="_M/VTD_FRCD_F">VTD_FRCD_F</a>) &amp;&amp;</td></tr>
<tr><th id="380">380</th><td>            ((<a class="local col7 ref" href="#197frcd_reg" title='frcd_reg' data-ref="197frcd_reg">frcd_reg</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#252" title="0xffffULL" data-ref="_M/VTD_FRCD_SID_MASK">VTD_FRCD_SID_MASK</a>) == <a class="local col5 ref" href="#195source_id" title='source_id' data-ref="195source_id">source_id</a>)) {</td></tr>
<tr><th id="381">381</th><td>            <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="382">382</th><td>        }</td></tr>
<tr><th id="383">383</th><td>        <a class="local col8 ref" href="#198addr" title='addr' data-ref="198addr">addr</a> += <var>16</var>; <i>/* 128-bit for each */</i></td></tr>
<tr><th id="384">384</th><td>    }</td></tr>
<tr><th id="385">385</th><td>    <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="386">386</th><td>}</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><i  data-doc="vtd_report_dmar_fault">/* Log and report an DMAR (address translation) fault to software */</i></td></tr>
<tr><th id="389">389</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_report_dmar_fault" title='vtd_report_dmar_fault' data-type='void vtd_report_dmar_fault(IntelIOMMUState * s, uint16_t source_id, hwaddr addr, VTDFaultReason fault, _Bool is_write)' data-ref="vtd_report_dmar_fault">vtd_report_dmar_fault</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col9 decl" id="199s" title='s' data-type='IntelIOMMUState *' data-ref="199s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="200source_id" title='source_id' data-type='uint16_t' data-ref="200source_id">source_id</dfn>,</td></tr>
<tr><th id="390">390</th><td>                                  <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col1 decl" id="201addr" title='addr' data-type='hwaddr' data-ref="201addr">addr</dfn>, <a class="typedef" href="intel_iommu_internal.h.html#VTDFaultReason" title='VTDFaultReason' data-type='enum VTDFaultReason' data-ref="VTDFaultReason">VTDFaultReason</a> <dfn class="local col2 decl" id="202fault" title='fault' data-type='VTDFaultReason' data-ref="202fault">fault</dfn>,</td></tr>
<tr><th id="391">391</th><td>                                  <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col3 decl" id="203is_write" title='is_write' data-type='_Bool' data-ref="203is_write">is_write</dfn>)</td></tr>
<tr><th id="392">392</th><td>{</td></tr>
<tr><th id="393">393</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="204fsts_reg" title='fsts_reg' data-type='uint32_t' data-ref="204fsts_reg">fsts_reg</dfn> = <a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#46" title="0x34" data-ref="_M/DMAR_FSTS_REG">DMAR_FSTS_REG</a>);</td></tr>
<tr><th id="394">394</th><td></td></tr>
<tr><th id="395">395</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((fault &lt; VTD_FR_MAX) ? (void) (0) : __assert_fail (&quot;fault &lt; VTD_FR_MAX&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 395, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#202fault" title='fault' data-ref="202fault">fault</a> &lt; <a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_MAX" title='VTDFaultReason::VTD_FR_MAX' data-ref="VTDFaultReason::VTD_FR_MAX">VTD_FR_MAX</a>);</td></tr>
<tr><th id="396">396</th><td></td></tr>
<tr><th id="397">397</th><td>    <b>if</b> (<a class="local col2 ref" href="#202fault" title='fault' data-ref="202fault">fault</a> == <a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_RESERVED_ERR" title='VTDFaultReason::VTD_FR_RESERVED_ERR' data-ref="VTDFaultReason::VTD_FR_RESERVED_ERR">VTD_FR_RESERVED_ERR</a>) {</td></tr>
<tr><th id="398">398</th><td>        <i>/* This is not a normal fault reason case. Drop it. */</i></td></tr>
<tr><th id="399">399</th><td>        <b>return</b>;</td></tr>
<tr><th id="400">400</th><td>    }</td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td>    <a class="ref" href="trace.h.html#trace_vtd_dmar_fault" title='trace_vtd_dmar_fault' data-ref="trace_vtd_dmar_fault">trace_vtd_dmar_fault</a>(<a class="local col0 ref" href="#200source_id" title='source_id' data-ref="200source_id">source_id</a>, <a class="local col2 ref" href="#202fault" title='fault' data-ref="202fault">fault</a>, <a class="local col1 ref" href="#201addr" title='addr' data-ref="201addr">addr</a>, <a class="local col3 ref" href="#203is_write" title='is_write' data-ref="203is_write">is_write</a>);</td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td>    <b>if</b> (<a class="local col4 ref" href="#204fsts_reg" title='fsts_reg' data-ref="204fsts_reg">fsts_reg</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#241" title="1UL" data-ref="_M/VTD_FSTS_PFO">VTD_FSTS_PFO</a>) {</td></tr>
<tr><th id="405">405</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"New fault is not recorded due to "</q></td></tr>
<tr><th id="406">406</th><td>                      <q>"Primary Fault Overflow."</q>);</td></tr>
<tr><th id="407">407</th><td>        <b>return</b>;</td></tr>
<tr><th id="408">408</th><td>    }</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>    <b>if</b> (<a class="tu ref" href="#vtd_try_collapse_fault" title='vtd_try_collapse_fault' data-use='c' data-ref="vtd_try_collapse_fault">vtd_try_collapse_fault</a>(<a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>, <a class="local col0 ref" href="#200source_id" title='source_id' data-ref="200source_id">source_id</a>)) {</td></tr>
<tr><th id="411">411</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"New fault is not recorded due to "</q></td></tr>
<tr><th id="412">412</th><td>                      <q>"compression of faults."</q>);</td></tr>
<tr><th id="413">413</th><td>        <b>return</b>;</td></tr>
<tr><th id="414">414</th><td>    }</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>    <b>if</b> (<a class="tu ref" href="#vtd_is_frcd_set" title='vtd_is_frcd_set' data-use='c' data-ref="vtd_is_frcd_set">vtd_is_frcd_set</a>(<a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>, <a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::next_frcd_reg" title='IntelIOMMUState::next_frcd_reg' data-ref="IntelIOMMUState::next_frcd_reg">next_frcd_reg</a>)) {</td></tr>
<tr><th id="417">417</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"Next Fault Recording Reg is used, "</q></td></tr>
<tr><th id="418">418</th><td>                      <q>"new fault is not recorded, set PFO field."</q>);</td></tr>
<tr><th id="419">419</th><td>        <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#46" title="0x34" data-ref="_M/DMAR_FSTS_REG">DMAR_FSTS_REG</a>, <var>0</var>, <a class="macro" href="intel_iommu_internal.h.html#241" title="1UL" data-ref="_M/VTD_FSTS_PFO">VTD_FSTS_PFO</a>);</td></tr>
<tr><th id="420">420</th><td>        <b>return</b>;</td></tr>
<tr><th id="421">421</th><td>    }</td></tr>
<tr><th id="422">422</th><td></td></tr>
<tr><th id="423">423</th><td>    <a class="tu ref" href="#vtd_record_frcd" title='vtd_record_frcd' data-use='c' data-ref="vtd_record_frcd">vtd_record_frcd</a>(<a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>, <a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::next_frcd_reg" title='IntelIOMMUState::next_frcd_reg' data-ref="IntelIOMMUState::next_frcd_reg">next_frcd_reg</a>, <a class="local col0 ref" href="#200source_id" title='source_id' data-ref="200source_id">source_id</a>, <a class="local col1 ref" href="#201addr" title='addr' data-ref="201addr">addr</a>, <a class="local col2 ref" href="#202fault" title='fault' data-ref="202fault">fault</a>, <a class="local col3 ref" href="#203is_write" title='is_write' data-ref="203is_write">is_write</a>);</td></tr>
<tr><th id="424">424</th><td></td></tr>
<tr><th id="425">425</th><td>    <b>if</b> (<a class="local col4 ref" href="#204fsts_reg" title='fsts_reg' data-ref="204fsts_reg">fsts_reg</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#240" title="(1UL &lt;&lt; 1)" data-ref="_M/VTD_FSTS_PPF">VTD_FSTS_PPF</a>) {</td></tr>
<tr><th id="426">426</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"There are pending faults already, "</q></td></tr>
<tr><th id="427">427</th><td>                      <q>"fault event is not generated."</q>);</td></tr>
<tr><th id="428">428</th><td>        <a class="tu ref" href="#vtd_set_frcd_and_update_ppf" title='vtd_set_frcd_and_update_ppf' data-use='c' data-ref="vtd_set_frcd_and_update_ppf">vtd_set_frcd_and_update_ppf</a>(<a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>, <a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::next_frcd_reg" title='IntelIOMMUState::next_frcd_reg' data-ref="IntelIOMMUState::next_frcd_reg">next_frcd_reg</a>);</td></tr>
<tr><th id="429">429</th><td>        <a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::next_frcd_reg" title='IntelIOMMUState::next_frcd_reg' data-ref="IntelIOMMUState::next_frcd_reg">next_frcd_reg</a>++;</td></tr>
<tr><th id="430">430</th><td>        <b>if</b> (<a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::next_frcd_reg" title='IntelIOMMUState::next_frcd_reg' data-ref="IntelIOMMUState::next_frcd_reg">next_frcd_reg</a> == <a class="macro" href="intel_iommu_internal.h.html#103" title="1ULL" data-ref="_M/DMAR_FRCD_REG_NR">DMAR_FRCD_REG_NR</a>) {</td></tr>
<tr><th id="431">431</th><td>            <a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::next_frcd_reg" title='IntelIOMMUState::next_frcd_reg' data-ref="IntelIOMMUState::next_frcd_reg">next_frcd_reg</a> = <var>0</var>;</td></tr>
<tr><th id="432">432</th><td>        }</td></tr>
<tr><th id="433">433</th><td>    } <b>else</b> {</td></tr>
<tr><th id="434">434</th><td>        <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#46" title="0x34" data-ref="_M/DMAR_FSTS_REG">DMAR_FSTS_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#237" title="0xff00UL" data-ref="_M/VTD_FSTS_FRI_MASK">VTD_FSTS_FRI_MASK</a>,</td></tr>
<tr><th id="435">435</th><td>                                <a class="macro" href="intel_iommu_internal.h.html#238" title="((((uint32_t)(s-&gt;next_frcd_reg)) &lt;&lt; 8) &amp; 0xff00UL)" data-ref="_M/VTD_FSTS_FRI">VTD_FSTS_FRI</a>(<a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::next_frcd_reg" title='IntelIOMMUState::next_frcd_reg' data-ref="IntelIOMMUState::next_frcd_reg">next_frcd_reg</a>));</td></tr>
<tr><th id="436">436</th><td>        <a class="tu ref" href="#vtd_set_frcd_and_update_ppf" title='vtd_set_frcd_and_update_ppf' data-use='c' data-ref="vtd_set_frcd_and_update_ppf">vtd_set_frcd_and_update_ppf</a>(<a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>, <a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::next_frcd_reg" title='IntelIOMMUState::next_frcd_reg' data-ref="IntelIOMMUState::next_frcd_reg">next_frcd_reg</a>); <i>/* Will set PPF */</i></td></tr>
<tr><th id="437">437</th><td>        <a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::next_frcd_reg" title='IntelIOMMUState::next_frcd_reg' data-ref="IntelIOMMUState::next_frcd_reg">next_frcd_reg</a>++;</td></tr>
<tr><th id="438">438</th><td>        <b>if</b> (<a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::next_frcd_reg" title='IntelIOMMUState::next_frcd_reg' data-ref="IntelIOMMUState::next_frcd_reg">next_frcd_reg</a> == <a class="macro" href="intel_iommu_internal.h.html#103" title="1ULL" data-ref="_M/DMAR_FRCD_REG_NR">DMAR_FRCD_REG_NR</a>) {</td></tr>
<tr><th id="439">439</th><td>            <a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::next_frcd_reg" title='IntelIOMMUState::next_frcd_reg' data-ref="IntelIOMMUState::next_frcd_reg">next_frcd_reg</a> = <var>0</var>;</td></tr>
<tr><th id="440">440</th><td>        }</td></tr>
<tr><th id="441">441</th><td>        <i>/* This case actually cause the PPF to be Set.</i></td></tr>
<tr><th id="442">442</th><td><i>         * So generate fault event (interrupt).</i></td></tr>
<tr><th id="443">443</th><td><i>         */</i></td></tr>
<tr><th id="444">444</th><td>         <a class="tu ref" href="#vtd_generate_fault_event" title='vtd_generate_fault_event' data-use='c' data-ref="vtd_generate_fault_event">vtd_generate_fault_event</a>(<a class="local col9 ref" href="#199s" title='s' data-ref="199s">s</a>, <a class="local col4 ref" href="#204fsts_reg" title='fsts_reg' data-ref="204fsts_reg">fsts_reg</a>);</td></tr>
<tr><th id="445">445</th><td>    }</td></tr>
<tr><th id="446">446</th><td>}</td></tr>
<tr><th id="447">447</th><td></td></tr>
<tr><th id="448">448</th><td><i  data-doc="vtd_handle_inv_queue_error">/* Handle Invalidation Queue Errors of queued invalidation interface error</i></td></tr>
<tr><th id="449">449</th><td><i  data-doc="vtd_handle_inv_queue_error"> * conditions.</i></td></tr>
<tr><th id="450">450</th><td><i  data-doc="vtd_handle_inv_queue_error"> */</i></td></tr>
<tr><th id="451">451</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_handle_inv_queue_error" title='vtd_handle_inv_queue_error' data-type='void vtd_handle_inv_queue_error(IntelIOMMUState * s)' data-ref="vtd_handle_inv_queue_error">vtd_handle_inv_queue_error</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col5 decl" id="205s" title='s' data-type='IntelIOMMUState *' data-ref="205s">s</dfn>)</td></tr>
<tr><th id="452">452</th><td>{</td></tr>
<tr><th id="453">453</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="206fsts_reg" title='fsts_reg' data-type='uint32_t' data-ref="206fsts_reg">fsts_reg</dfn> = <a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col5 ref" href="#205s" title='s' data-ref="205s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#46" title="0x34" data-ref="_M/DMAR_FSTS_REG">DMAR_FSTS_REG</a>);</td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td>    <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col5 ref" href="#205s" title='s' data-ref="205s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#46" title="0x34" data-ref="_M/DMAR_FSTS_REG">DMAR_FSTS_REG</a>, <var>0</var>, <a class="macro" href="intel_iommu_internal.h.html#239" title="(1UL &lt;&lt; 4)" data-ref="_M/VTD_FSTS_IQE">VTD_FSTS_IQE</a>);</td></tr>
<tr><th id="456">456</th><td>    <a class="tu ref" href="#vtd_generate_fault_event" title='vtd_generate_fault_event' data-use='c' data-ref="vtd_generate_fault_event">vtd_generate_fault_event</a>(<a class="local col5 ref" href="#205s" title='s' data-ref="205s">s</a>, <a class="local col6 ref" href="#206fsts_reg" title='fsts_reg' data-ref="206fsts_reg">fsts_reg</a>);</td></tr>
<tr><th id="457">457</th><td>}</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td><i  data-doc="vtd_generate_completion_event">/* Set the IWC field and try to generate an invalidation completion interrupt */</i></td></tr>
<tr><th id="460">460</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_generate_completion_event" title='vtd_generate_completion_event' data-type='void vtd_generate_completion_event(IntelIOMMUState * s)' data-ref="vtd_generate_completion_event">vtd_generate_completion_event</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col7 decl" id="207s" title='s' data-type='IntelIOMMUState *' data-ref="207s">s</dfn>)</td></tr>
<tr><th id="461">461</th><td>{</td></tr>
<tr><th id="462">462</th><td>    <b>if</b> (<a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col7 ref" href="#207s" title='s' data-ref="207s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#66" title="0x9c" data-ref="_M/DMAR_ICS_REG">DMAR_ICS_REG</a>) &amp; <a class="macro" href="intel_iommu_internal.h.html#230" title="1UL" data-ref="_M/VTD_ICS_IWC">VTD_ICS_IWC</a>) {</td></tr>
<tr><th id="463">463</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc_wait_irq" title='trace_vtd_inv_desc_wait_irq' data-ref="trace_vtd_inv_desc_wait_irq">trace_vtd_inv_desc_wait_irq</a>(<q>"One pending, skip current"</q>);</td></tr>
<tr><th id="464">464</th><td>        <b>return</b>;</td></tr>
<tr><th id="465">465</th><td>    }</td></tr>
<tr><th id="466">466</th><td>    <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col7 ref" href="#207s" title='s' data-ref="207s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#66" title="0x9c" data-ref="_M/DMAR_ICS_REG">DMAR_ICS_REG</a>, <var>0</var>, <a class="macro" href="intel_iommu_internal.h.html#230" title="1UL" data-ref="_M/VTD_ICS_IWC">VTD_ICS_IWC</a>);</td></tr>
<tr><th id="467">467</th><td>    <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col7 ref" href="#207s" title='s' data-ref="207s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#69" title="0xa0" data-ref="_M/DMAR_IECTL_REG">DMAR_IECTL_REG</a>, <var>0</var>, <a class="macro" href="intel_iommu_internal.h.html#234" title="(1UL &lt;&lt; 30)" data-ref="_M/VTD_IECTL_IP">VTD_IECTL_IP</a>);</td></tr>
<tr><th id="468">468</th><td>    <b>if</b> (<a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col7 ref" href="#207s" title='s' data-ref="207s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#69" title="0xa0" data-ref="_M/DMAR_IECTL_REG">DMAR_IECTL_REG</a>) &amp; <a class="macro" href="intel_iommu_internal.h.html#233" title="(1UL &lt;&lt; 31)" data-ref="_M/VTD_IECTL_IM">VTD_IECTL_IM</a>) {</td></tr>
<tr><th id="469">469</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc_wait_irq" title='trace_vtd_inv_desc_wait_irq' data-ref="trace_vtd_inv_desc_wait_irq">trace_vtd_inv_desc_wait_irq</a>(<q>"IM in IECTL_REG is set, "</q></td></tr>
<tr><th id="470">470</th><td>                                    <q>"new event not generated"</q>);</td></tr>
<tr><th id="471">471</th><td>        <b>return</b>;</td></tr>
<tr><th id="472">472</th><td>    } <b>else</b> {</td></tr>
<tr><th id="473">473</th><td>        <i>/* Generate the interrupt event */</i></td></tr>
<tr><th id="474">474</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc_wait_irq" title='trace_vtd_inv_desc_wait_irq' data-ref="trace_vtd_inv_desc_wait_irq">trace_vtd_inv_desc_wait_irq</a>(<q>"Generating complete event"</q>);</td></tr>
<tr><th id="475">475</th><td>        <a class="tu ref" href="#vtd_generate_interrupt" title='vtd_generate_interrupt' data-use='c' data-ref="vtd_generate_interrupt">vtd_generate_interrupt</a>(<a class="local col7 ref" href="#207s" title='s' data-ref="207s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#71" title="0xa8" data-ref="_M/DMAR_IEADDR_REG">DMAR_IEADDR_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#70" title="0xa4" data-ref="_M/DMAR_IEDATA_REG">DMAR_IEDATA_REG</a>);</td></tr>
<tr><th id="476">476</th><td>        <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col7 ref" href="#207s" title='s' data-ref="207s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#69" title="0xa0" data-ref="_M/DMAR_IECTL_REG">DMAR_IECTL_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#234" title="(1UL &lt;&lt; 30)" data-ref="_M/VTD_IECTL_IP">VTD_IECTL_IP</a>, <var>0</var>);</td></tr>
<tr><th id="477">477</th><td>    }</td></tr>
<tr><th id="478">478</th><td>}</td></tr>
<tr><th id="479">479</th><td></td></tr>
<tr><th id="480">480</th><td><em>static</em> <b>inline</b> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_root_entry_present" title='vtd_root_entry_present' data-type='_Bool vtd_root_entry_present(VTDRootEntry * root)' data-ref="vtd_root_entry_present">vtd_root_entry_present</dfn>(<a class="typedef" href="intel_iommu_internal.h.html#VTDRootEntry" title='VTDRootEntry' data-type='struct VTDRootEntry' data-ref="VTDRootEntry">VTDRootEntry</a> *<dfn class="local col8 decl" id="208root" title='root' data-type='VTDRootEntry *' data-ref="208root">root</dfn>)</td></tr>
<tr><th id="481">481</th><td>{</td></tr>
<tr><th id="482">482</th><td>    <b>return</b> <a class="local col8 ref" href="#208root" title='root' data-ref="208root">root</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDRootEntry::val" title='VTDRootEntry::val' data-ref="VTDRootEntry::val">val</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#403" title="1ULL" data-ref="_M/VTD_ROOT_ENTRY_P">VTD_ROOT_ENTRY_P</a>;</td></tr>
<tr><th id="483">483</th><td>}</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="vtd_get_root_entry" title='vtd_get_root_entry' data-type='int vtd_get_root_entry(IntelIOMMUState * s, uint8_t index, VTDRootEntry * re)' data-ref="vtd_get_root_entry">vtd_get_root_entry</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col9 decl" id="209s" title='s' data-type='IntelIOMMUState *' data-ref="209s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col0 decl" id="210index" title='index' data-type='uint8_t' data-ref="210index">index</dfn>,</td></tr>
<tr><th id="486">486</th><td>                              <a class="typedef" href="intel_iommu_internal.h.html#VTDRootEntry" title='VTDRootEntry' data-type='struct VTDRootEntry' data-ref="VTDRootEntry">VTDRootEntry</a> *<dfn class="local col1 decl" id="211re" title='re' data-type='VTDRootEntry *' data-ref="211re">re</dfn>)</td></tr>
<tr><th id="487">487</th><td>{</td></tr>
<tr><th id="488">488</th><td>    <a class="typedef" href="../../include/sysemu/dma.h.html#dma_addr_t" title='dma_addr_t' data-type='uint64_t' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="local col2 decl" id="212addr" title='addr' data-type='dma_addr_t' data-ref="212addr">addr</dfn>;</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>    <a class="local col2 ref" href="#212addr" title='addr' data-ref="212addr">addr</a> = <a class="local col9 ref" href="#209s" title='s' data-ref="209s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::root" title='IntelIOMMUState::root' data-ref="IntelIOMMUState::root">root</a> + <a class="local col0 ref" href="#210index" title='index' data-ref="210index">index</a> * <b>sizeof</b>(*<a class="local col1 ref" href="#211re" title='re' data-ref="211re">re</a>);</td></tr>
<tr><th id="491">491</th><td>    <b>if</b> (<a class="ref" href="../../include/sysemu/dma.h.html#dma_memory_read" title='dma_memory_read' data-ref="dma_memory_read">dma_memory_read</a>(&amp;<a class="ref" href="../../include/exec/address-spaces.h.html#address_space_memory" title='address_space_memory' data-ref="address_space_memory">address_space_memory</a>, <a class="local col2 ref" href="#212addr" title='addr' data-ref="212addr">addr</a>, <a class="local col1 ref" href="#211re" title='re' data-ref="211re">re</a>, <b>sizeof</b>(*<a class="local col1 ref" href="#211re" title='re' data-ref="211re">re</a>))) {</td></tr>
<tr><th id="492">492</th><td>        <a class="ref" href="trace.h.html#trace_vtd_re_invalid" title='trace_vtd_re_invalid' data-ref="trace_vtd_re_invalid">trace_vtd_re_invalid</a>(<a class="local col1 ref" href="#211re" title='re' data-ref="211re">re</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDRootEntry::rsvd" title='VTDRootEntry::rsvd' data-ref="VTDRootEntry::rsvd">rsvd</a>, <a class="local col1 ref" href="#211re" title='re' data-ref="211re">re</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDRootEntry::val" title='VTDRootEntry::val' data-ref="VTDRootEntry::val">val</a>);</td></tr>
<tr><th id="493">493</th><td>        <a class="local col1 ref" href="#211re" title='re' data-ref="211re">re</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDRootEntry::val" title='VTDRootEntry::val' data-ref="VTDRootEntry::val">val</a> = <var>0</var>;</td></tr>
<tr><th id="494">494</th><td>        <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_ROOT_TABLE_INV" title='VTDFaultReason::VTD_FR_ROOT_TABLE_INV' data-ref="VTDFaultReason::VTD_FR_ROOT_TABLE_INV">VTD_FR_ROOT_TABLE_INV</a>;</td></tr>
<tr><th id="495">495</th><td>    }</td></tr>
<tr><th id="496">496</th><td>    <a class="local col1 ref" href="#211re" title='re' data-ref="211re">re</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDRootEntry::val" title='VTDRootEntry::val' data-ref="VTDRootEntry::val">val</a> = <a class="ref" href="../../include/qemu/bswap.h.html#168" title='le64_to_cpu' data-ref="le64_to_cpu">le64_to_cpu</a>(<a class="local col1 ref" href="#211re" title='re' data-ref="211re">re</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDRootEntry::val" title='VTDRootEntry::val' data-ref="VTDRootEntry::val">val</a>);</td></tr>
<tr><th id="497">497</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="498">498</th><td>}</td></tr>
<tr><th id="499">499</th><td></td></tr>
<tr><th id="500">500</th><td><em>static</em> <b>inline</b> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_ce_present" title='vtd_ce_present' data-type='_Bool vtd_ce_present(VTDContextEntry * context)' data-ref="vtd_ce_present">vtd_ce_present</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> *<dfn class="local col3 decl" id="213context" title='context' data-type='VTDContextEntry *' data-ref="213context">context</dfn>)</td></tr>
<tr><th id="501">501</th><td>{</td></tr>
<tr><th id="502">502</th><td>    <b>return</b> <a class="local col3 ref" href="#213context" title='context' data-ref="213context">context</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::lo" title='VTDContextEntry::lo' data-ref="VTDContextEntry::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#411" title="(1ULL &lt;&lt; 0)" data-ref="_M/VTD_CONTEXT_ENTRY_P">VTD_CONTEXT_ENTRY_P</a>;</td></tr>
<tr><th id="503">503</th><td>}</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="vtd_get_context_entry_from_root" title='vtd_get_context_entry_from_root' data-type='int vtd_get_context_entry_from_root(VTDRootEntry * root, uint8_t index, VTDContextEntry * ce)' data-ref="vtd_get_context_entry_from_root">vtd_get_context_entry_from_root</dfn>(<a class="typedef" href="intel_iommu_internal.h.html#VTDRootEntry" title='VTDRootEntry' data-type='struct VTDRootEntry' data-ref="VTDRootEntry">VTDRootEntry</a> *<dfn class="local col4 decl" id="214root" title='root' data-type='VTDRootEntry *' data-ref="214root">root</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col5 decl" id="215index" title='index' data-type='uint8_t' data-ref="215index">index</dfn>,</td></tr>
<tr><th id="506">506</th><td>                                           <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> *<dfn class="local col6 decl" id="216ce" title='ce' data-type='VTDContextEntry *' data-ref="216ce">ce</dfn>)</td></tr>
<tr><th id="507">507</th><td>{</td></tr>
<tr><th id="508">508</th><td>    <a class="typedef" href="../../include/sysemu/dma.h.html#dma_addr_t" title='dma_addr_t' data-type='uint64_t' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="local col7 decl" id="217addr" title='addr' data-type='dma_addr_t' data-ref="217addr">addr</dfn>;</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>    <i>/* we have checked that root entry is present */</i></td></tr>
<tr><th id="511">511</th><td>    <a class="local col7 ref" href="#217addr" title='addr' data-ref="217addr">addr</a> = (<a class="local col4 ref" href="#214root" title='root' data-ref="214root">root</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDRootEntry::val" title='VTDRootEntry::val' data-ref="VTDRootEntry::val">val</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#404" title="(~0xfffULL)" data-ref="_M/VTD_ROOT_ENTRY_CTP">VTD_ROOT_ENTRY_CTP</a>) + <a class="local col5 ref" href="#215index" title='index' data-ref="215index">index</a> * <b>sizeof</b>(*<a class="local col6 ref" href="#216ce" title='ce' data-ref="216ce">ce</a>);</td></tr>
<tr><th id="512">512</th><td>    <b>if</b> (<a class="ref" href="../../include/sysemu/dma.h.html#dma_memory_read" title='dma_memory_read' data-ref="dma_memory_read">dma_memory_read</a>(&amp;<a class="ref" href="../../include/exec/address-spaces.h.html#address_space_memory" title='address_space_memory' data-ref="address_space_memory">address_space_memory</a>, <a class="local col7 ref" href="#217addr" title='addr' data-ref="217addr">addr</a>, <a class="local col6 ref" href="#216ce" title='ce' data-ref="216ce">ce</a>, <b>sizeof</b>(*<a class="local col6 ref" href="#216ce" title='ce' data-ref="216ce">ce</a>))) {</td></tr>
<tr><th id="513">513</th><td>        <a class="ref" href="trace.h.html#trace_vtd_re_invalid" title='trace_vtd_re_invalid' data-ref="trace_vtd_re_invalid">trace_vtd_re_invalid</a>(<a class="local col4 ref" href="#214root" title='root' data-ref="214root">root</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDRootEntry::rsvd" title='VTDRootEntry::rsvd' data-ref="VTDRootEntry::rsvd">rsvd</a>, <a class="local col4 ref" href="#214root" title='root' data-ref="214root">root</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDRootEntry::val" title='VTDRootEntry::val' data-ref="VTDRootEntry::val">val</a>);</td></tr>
<tr><th id="514">514</th><td>        <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_CONTEXT_TABLE_INV" title='VTDFaultReason::VTD_FR_CONTEXT_TABLE_INV' data-ref="VTDFaultReason::VTD_FR_CONTEXT_TABLE_INV">VTD_FR_CONTEXT_TABLE_INV</a>;</td></tr>
<tr><th id="515">515</th><td>    }</td></tr>
<tr><th id="516">516</th><td>    <a class="local col6 ref" href="#216ce" title='ce' data-ref="216ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::lo" title='VTDContextEntry::lo' data-ref="VTDContextEntry::lo">lo</a> = <a class="ref" href="../../include/qemu/bswap.h.html#168" title='le64_to_cpu' data-ref="le64_to_cpu">le64_to_cpu</a>(<a class="local col6 ref" href="#216ce" title='ce' data-ref="216ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::lo" title='VTDContextEntry::lo' data-ref="VTDContextEntry::lo">lo</a>);</td></tr>
<tr><th id="517">517</th><td>    <a class="local col6 ref" href="#216ce" title='ce' data-ref="216ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::hi" title='VTDContextEntry::hi' data-ref="VTDContextEntry::hi">hi</a> = <a class="ref" href="../../include/qemu/bswap.h.html#168" title='le64_to_cpu' data-ref="le64_to_cpu">le64_to_cpu</a>(<a class="local col6 ref" href="#216ce" title='ce' data-ref="216ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::hi" title='VTDContextEntry::hi' data-ref="VTDContextEntry::hi">hi</a>);</td></tr>
<tr><th id="518">518</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="519">519</th><td>}</td></tr>
<tr><th id="520">520</th><td></td></tr>
<tr><th id="521">521</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../include/sysemu/dma.h.html#dma_addr_t" title='dma_addr_t' data-type='uint64_t' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="tu decl def" id="vtd_ce_get_slpt_base" title='vtd_ce_get_slpt_base' data-type='dma_addr_t vtd_ce_get_slpt_base(VTDContextEntry * ce)' data-ref="vtd_ce_get_slpt_base">vtd_ce_get_slpt_base</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> *<dfn class="local col8 decl" id="218ce" title='ce' data-type='VTDContextEntry *' data-ref="218ce">ce</dfn>)</td></tr>
<tr><th id="522">522</th><td>{</td></tr>
<tr><th id="523">523</th><td>    <b>return</b> <a class="local col8 ref" href="#218ce" title='ce' data-ref="218ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::lo" title='VTDContextEntry::lo' data-ref="VTDContextEntry::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#418" title="(~0xfffULL)" data-ref="_M/VTD_CONTEXT_ENTRY_SLPTPTR">VTD_CONTEXT_ENTRY_SLPTPTR</a>;</td></tr>
<tr><th id="524">524</th><td>}</td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="vtd_get_slpte_addr" title='vtd_get_slpte_addr' data-type='uint64_t vtd_get_slpte_addr(uint64_t slpte)' data-ref="vtd_get_slpte_addr">vtd_get_slpte_addr</dfn>(<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="219slpte" title='slpte' data-type='uint64_t' data-ref="219slpte">slpte</dfn>)</td></tr>
<tr><th id="527">527</th><td>{</td></tr>
<tr><th id="528">528</th><td>    <b>return</b> <a class="local col9 ref" href="#219slpte" title='slpte' data-ref="219slpte">slpte</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#443" title="(~((1ULL &lt;&lt; 12) - 1) &amp; ((1ULL &lt;&lt; 39) - 1))" data-ref="_M/VTD_SL_PT_BASE_ADDR_MASK">VTD_SL_PT_BASE_ADDR_MASK</a>;</td></tr>
<tr><th id="529">529</th><td>}</td></tr>
<tr><th id="530">530</th><td></td></tr>
<tr><th id="531">531</th><td><i  data-doc="vtd_is_last_slpte">/* Whether the pte indicates the address of the page frame */</i></td></tr>
<tr><th id="532">532</th><td><em>static</em> <b>inline</b> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_is_last_slpte" title='vtd_is_last_slpte' data-type='_Bool vtd_is_last_slpte(uint64_t slpte, uint32_t level)' data-ref="vtd_is_last_slpte">vtd_is_last_slpte</dfn>(<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="220slpte" title='slpte' data-type='uint64_t' data-ref="220slpte">slpte</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="221level" title='level' data-type='uint32_t' data-ref="221level">level</dfn>)</td></tr>
<tr><th id="533">533</th><td>{</td></tr>
<tr><th id="534">534</th><td>    <b>return</b> <a class="local col1 ref" href="#221level" title='level' data-ref="221level">level</a> == <a class="macro" href="intel_iommu_internal.h.html#436" title="1" data-ref="_M/VTD_SL_PT_LEVEL">VTD_SL_PT_LEVEL</a> || (<a class="local col0 ref" href="#220slpte" title='slpte' data-ref="220slpte">slpte</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#428" title="(1ULL &lt;&lt; 7)" data-ref="_M/VTD_SL_PT_PAGE_SIZE_MASK">VTD_SL_PT_PAGE_SIZE_MASK</a>);</td></tr>
<tr><th id="535">535</th><td>}</td></tr>
<tr><th id="536">536</th><td></td></tr>
<tr><th id="537">537</th><td><i  data-doc="vtd_get_slpte">/* Get the content of a spte located in @base_addr[@index] */</i></td></tr>
<tr><th id="538">538</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="vtd_get_slpte" title='vtd_get_slpte' data-type='uint64_t vtd_get_slpte(dma_addr_t base_addr, uint32_t index)' data-ref="vtd_get_slpte">vtd_get_slpte</dfn>(<a class="typedef" href="../../include/sysemu/dma.h.html#dma_addr_t" title='dma_addr_t' data-type='uint64_t' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="local col2 decl" id="222base_addr" title='base_addr' data-type='dma_addr_t' data-ref="222base_addr">base_addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="223index" title='index' data-type='uint32_t' data-ref="223index">index</dfn>)</td></tr>
<tr><th id="539">539</th><td>{</td></tr>
<tr><th id="540">540</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="224slpte" title='slpte' data-type='uint64_t' data-ref="224slpte">slpte</dfn>;</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((index &lt; 512) ? (void) (0) : __assert_fail (&quot;index &lt; VTD_SL_PT_ENTRY_NR&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 542, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#223index" title='index' data-ref="223index">index</a> &lt; <a class="macro" href="intel_iommu_internal.h.html#437" title="512" data-ref="_M/VTD_SL_PT_ENTRY_NR">VTD_SL_PT_ENTRY_NR</a>);</td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td>    <b>if</b> (<a class="ref" href="../../include/sysemu/dma.h.html#dma_memory_read" title='dma_memory_read' data-ref="dma_memory_read">dma_memory_read</a>(&amp;<a class="ref" href="../../include/exec/address-spaces.h.html#address_space_memory" title='address_space_memory' data-ref="address_space_memory">address_space_memory</a>,</td></tr>
<tr><th id="545">545</th><td>                        <a class="local col2 ref" href="#222base_addr" title='base_addr' data-ref="222base_addr">base_addr</a> + <a class="local col3 ref" href="#223index" title='index' data-ref="223index">index</a> * <b>sizeof</b>(<a class="local col4 ref" href="#224slpte" title='slpte' data-ref="224slpte">slpte</a>), &amp;<a class="local col4 ref" href="#224slpte" title='slpte' data-ref="224slpte">slpte</a>,</td></tr>
<tr><th id="546">546</th><td>                        <b>sizeof</b>(<a class="local col4 ref" href="#224slpte" title='slpte' data-ref="224slpte">slpte</a>))) {</td></tr>
<tr><th id="547">547</th><td>        <a class="local col4 ref" href="#224slpte" title='slpte' data-ref="224slpte">slpte</a> = (<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>)-<var>1</var>;</td></tr>
<tr><th id="548">548</th><td>        <b>return</b> <a class="local col4 ref" href="#224slpte" title='slpte' data-ref="224slpte">slpte</a>;</td></tr>
<tr><th id="549">549</th><td>    }</td></tr>
<tr><th id="550">550</th><td>    <a class="local col4 ref" href="#224slpte" title='slpte' data-ref="224slpte">slpte</a> = <a class="ref" href="../../include/qemu/bswap.h.html#168" title='le64_to_cpu' data-ref="le64_to_cpu">le64_to_cpu</a>(<a class="local col4 ref" href="#224slpte" title='slpte' data-ref="224slpte">slpte</a>);</td></tr>
<tr><th id="551">551</th><td>    <b>return</b> <a class="local col4 ref" href="#224slpte" title='slpte' data-ref="224slpte">slpte</a>;</td></tr>
<tr><th id="552">552</th><td>}</td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><i  data-doc="vtd_iova_level_offset">/* Given an iova and the level of paging structure, return the offset</i></td></tr>
<tr><th id="555">555</th><td><i  data-doc="vtd_iova_level_offset"> * of current level.</i></td></tr>
<tr><th id="556">556</th><td><i  data-doc="vtd_iova_level_offset"> */</i></td></tr>
<tr><th id="557">557</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="vtd_iova_level_offset" title='vtd_iova_level_offset' data-type='uint32_t vtd_iova_level_offset(uint64_t iova, uint32_t level)' data-ref="vtd_iova_level_offset">vtd_iova_level_offset</dfn>(<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="225iova" title='iova' data-type='uint64_t' data-ref="225iova">iova</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="226level" title='level' data-type='uint32_t' data-ref="226level">level</dfn>)</td></tr>
<tr><th id="558">558</th><td>{</td></tr>
<tr><th id="559">559</th><td>    <b>return</b> (<a class="local col5 ref" href="#225iova" title='iova' data-ref="225iova">iova</a> &gt;&gt; <a class="tu ref" href="#vtd_slpt_level_shift" title='vtd_slpt_level_shift' data-use='c' data-ref="vtd_slpt_level_shift">vtd_slpt_level_shift</a>(<a class="local col6 ref" href="#226level" title='level' data-ref="226level">level</a>)) &amp;</td></tr>
<tr><th id="560">560</th><td>            ((<var>1ULL</var> &lt;&lt; <a class="macro" href="intel_iommu_internal.h.html#430" title="9" data-ref="_M/VTD_SL_LEVEL_BITS">VTD_SL_LEVEL_BITS</a>) - <var>1</var>);</td></tr>
<tr><th id="561">561</th><td>}</td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><i  data-doc="vtd_is_level_supported">/* Check Capability Register to see if the @level of page-table is supported */</i></td></tr>
<tr><th id="564">564</th><td><em>static</em> <b>inline</b> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_is_level_supported" title='vtd_is_level_supported' data-type='_Bool vtd_is_level_supported(IntelIOMMUState * s, uint32_t level)' data-ref="vtd_is_level_supported">vtd_is_level_supported</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col7 decl" id="227s" title='s' data-type='IntelIOMMUState *' data-ref="227s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="228level" title='level' data-type='uint32_t' data-ref="228level">level</dfn>)</td></tr>
<tr><th id="565">565</th><td>{</td></tr>
<tr><th id="566">566</th><td>    <b>return</b> <a class="macro" href="intel_iommu_internal.h.html#211" title="(0x1fULL &lt;&lt; 8)" data-ref="_M/VTD_CAP_SAGAW_MASK">VTD_CAP_SAGAW_MASK</a> &amp; <a class="local col7 ref" href="#227s" title='s' data-ref="227s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::cap" title='IntelIOMMUState::cap' data-ref="IntelIOMMUState::cap">cap</a> &amp;</td></tr>
<tr><th id="567">567</th><td>           (<var>1ULL</var> &lt;&lt; (<a class="local col8 ref" href="#228level" title='level' data-ref="228level">level</a> - <var>2</var> + <a class="macro" href="intel_iommu_internal.h.html#210" title="8" data-ref="_M/VTD_CAP_SAGAW_SHIFT">VTD_CAP_SAGAW_SHIFT</a>));</td></tr>
<tr><th id="568">568</th><td>}</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td><i  data-doc="vtd_ce_get_level">/* Get the page-table level that hardware should use for the second-level</i></td></tr>
<tr><th id="571">571</th><td><i  data-doc="vtd_ce_get_level"> * page-table walk from the Address Width field of context-entry.</i></td></tr>
<tr><th id="572">572</th><td><i  data-doc="vtd_ce_get_level"> */</i></td></tr>
<tr><th id="573">573</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="vtd_ce_get_level" title='vtd_ce_get_level' data-type='uint32_t vtd_ce_get_level(VTDContextEntry * ce)' data-ref="vtd_ce_get_level">vtd_ce_get_level</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> *<dfn class="local col9 decl" id="229ce" title='ce' data-type='VTDContextEntry *' data-ref="229ce">ce</dfn>)</td></tr>
<tr><th id="574">574</th><td>{</td></tr>
<tr><th id="575">575</th><td>    <b>return</b> <var>2</var> + (<a class="local col9 ref" href="#229ce" title='ce' data-ref="229ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::hi" title='VTDContextEntry::hi' data-ref="VTDContextEntry::hi">hi</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#421" title="7ULL" data-ref="_M/VTD_CONTEXT_ENTRY_AW">VTD_CONTEXT_ENTRY_AW</a>);</td></tr>
<tr><th id="576">576</th><td>}</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="vtd_ce_get_agaw" title='vtd_ce_get_agaw' data-type='uint32_t vtd_ce_get_agaw(VTDContextEntry * ce)' data-ref="vtd_ce_get_agaw">vtd_ce_get_agaw</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> *<dfn class="local col0 decl" id="230ce" title='ce' data-type='VTDContextEntry *' data-ref="230ce">ce</dfn>)</td></tr>
<tr><th id="579">579</th><td>{</td></tr>
<tr><th id="580">580</th><td>    <b>return</b> <var>30</var> + (<a class="local col0 ref" href="#230ce" title='ce' data-ref="230ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::hi" title='VTDContextEntry::hi' data-ref="VTDContextEntry::hi">hi</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#421" title="7ULL" data-ref="_M/VTD_CONTEXT_ENTRY_AW">VTD_CONTEXT_ENTRY_AW</a>) * <var>9</var>;</td></tr>
<tr><th id="581">581</th><td>}</td></tr>
<tr><th id="582">582</th><td></td></tr>
<tr><th id="583">583</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="tu decl def" id="vtd_ce_get_type" title='vtd_ce_get_type' data-type='uint32_t vtd_ce_get_type(VTDContextEntry * ce)' data-ref="vtd_ce_get_type">vtd_ce_get_type</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> *<dfn class="local col1 decl" id="231ce" title='ce' data-type='VTDContextEntry *' data-ref="231ce">ce</dfn>)</td></tr>
<tr><th id="584">584</th><td>{</td></tr>
<tr><th id="585">585</th><td>    <b>return</b> <a class="local col1 ref" href="#231ce" title='ce' data-ref="231ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::lo" title='VTDContextEntry::lo' data-ref="VTDContextEntry::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#413" title="(3ULL &lt;&lt; 2)" data-ref="_M/VTD_CONTEXT_ENTRY_TT">VTD_CONTEXT_ENTRY_TT</a>;</td></tr>
<tr><th id="586">586</th><td>}</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td><i  data-doc="vtd_ce_type_check">/* Return true if check passed, otherwise false */</i></td></tr>
<tr><th id="589">589</th><td><em>static</em> <b>inline</b> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_ce_type_check" title='vtd_ce_type_check' data-type='_Bool vtd_ce_type_check(X86IOMMUState * x86_iommu, VTDContextEntry * ce)' data-ref="vtd_ce_type_check">vtd_ce_type_check</dfn>(<a class="typedef" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUState" title='X86IOMMUState' data-type='struct X86IOMMUState' data-ref="X86IOMMUState">X86IOMMUState</a> *<dfn class="local col2 decl" id="232x86_iommu" title='x86_iommu' data-type='X86IOMMUState *' data-ref="232x86_iommu">x86_iommu</dfn>,</td></tr>
<tr><th id="590">590</th><td>                                     <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> *<dfn class="local col3 decl" id="233ce" title='ce' data-type='VTDContextEntry *' data-ref="233ce">ce</dfn>)</td></tr>
<tr><th id="591">591</th><td>{</td></tr>
<tr><th id="592">592</th><td>    <b>switch</b> (<a class="tu ref" href="#vtd_ce_get_type" title='vtd_ce_get_type' data-use='c' data-ref="vtd_ce_get_type">vtd_ce_get_type</a>(<a class="local col3 ref" href="#233ce" title='ce' data-ref="233ce">ce</a>)) {</td></tr>
<tr><th id="593">593</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#414" title="0" data-ref="_M/VTD_CONTEXT_TT_MULTI_LEVEL">VTD_CONTEXT_TT_MULTI_LEVEL</a>:</td></tr>
<tr><th id="594">594</th><td>        <i>/* Always supported */</i></td></tr>
<tr><th id="595">595</th><td>        <b>break</b>;</td></tr>
<tr><th id="596">596</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#415" title="(1ULL &lt;&lt; 2)" data-ref="_M/VTD_CONTEXT_TT_DEV_IOTLB">VTD_CONTEXT_TT_DEV_IOTLB</a>:</td></tr>
<tr><th id="597">597</th><td>        <b>if</b> (!<a class="local col2 ref" href="#232x86_iommu" title='x86_iommu' data-ref="232x86_iommu">x86_iommu</a>-&gt;<a class="ref" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUState::dt_supported" title='X86IOMMUState::dt_supported' data-ref="X86IOMMUState::dt_supported">dt_supported</a>) {</td></tr>
<tr><th id="598">598</th><td>            <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="599">599</th><td>        }</td></tr>
<tr><th id="600">600</th><td>        <b>break</b>;</td></tr>
<tr><th id="601">601</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#416" title="(2ULL &lt;&lt; 2)" data-ref="_M/VTD_CONTEXT_TT_PASS_THROUGH">VTD_CONTEXT_TT_PASS_THROUGH</a>:</td></tr>
<tr><th id="602">602</th><td>        <b>if</b> (!<a class="local col2 ref" href="#232x86_iommu" title='x86_iommu' data-ref="232x86_iommu">x86_iommu</a>-&gt;<a class="ref" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUState::pt_supported" title='X86IOMMUState::pt_supported' data-ref="X86IOMMUState::pt_supported">pt_supported</a>) {</td></tr>
<tr><th id="603">603</th><td>            <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="604">604</th><td>        }</td></tr>
<tr><th id="605">605</th><td>        <b>break</b>;</td></tr>
<tr><th id="606">606</th><td>    <b>default</b>:</td></tr>
<tr><th id="607">607</th><td>        <i>/* Unknwon type */</i></td></tr>
<tr><th id="608">608</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="609">609</th><td>    }</td></tr>
<tr><th id="610">610</th><td>    <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="611">611</th><td>}</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="vtd_iova_limit" title='vtd_iova_limit' data-type='uint64_t vtd_iova_limit(VTDContextEntry * ce)' data-ref="vtd_iova_limit">vtd_iova_limit</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> *<dfn class="local col4 decl" id="234ce" title='ce' data-type='VTDContextEntry *' data-ref="234ce">ce</dfn>)</td></tr>
<tr><th id="614">614</th><td>{</td></tr>
<tr><th id="615">615</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="235ce_agaw" title='ce_agaw' data-type='uint32_t' data-ref="235ce_agaw">ce_agaw</dfn> = <a class="tu ref" href="#vtd_ce_get_agaw" title='vtd_ce_get_agaw' data-use='c' data-ref="vtd_ce_get_agaw">vtd_ce_get_agaw</a>(<a class="local col4 ref" href="#234ce" title='ce' data-ref="234ce">ce</a>);</td></tr>
<tr><th id="616">616</th><td>    <b>return</b> <var>1ULL</var> &lt;&lt; <a class="macro" href="../../../include/glib-2.0/glib/gmacros.h.html#291" title="(((ce_agaw) &lt; (39)) ? (ce_agaw) : (39))" data-ref="_M/MIN">MIN</a>(<a class="local col5 ref" href="#235ce_agaw" title='ce_agaw' data-ref="235ce_agaw">ce_agaw</a>, <a class="macro" href="intel_iommu_internal.h.html#200" title="39" data-ref="_M/VTD_MGAW">VTD_MGAW</a>);</td></tr>
<tr><th id="617">617</th><td>}</td></tr>
<tr><th id="618">618</th><td></td></tr>
<tr><th id="619">619</th><td><i  data-doc="vtd_iova_range_check">/* Return true if IOVA passes range check, otherwise false. */</i></td></tr>
<tr><th id="620">620</th><td><em>static</em> <b>inline</b> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_iova_range_check" title='vtd_iova_range_check' data-type='_Bool vtd_iova_range_check(uint64_t iova, VTDContextEntry * ce)' data-ref="vtd_iova_range_check">vtd_iova_range_check</dfn>(<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="236iova" title='iova' data-type='uint64_t' data-ref="236iova">iova</dfn>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> *<dfn class="local col7 decl" id="237ce" title='ce' data-type='VTDContextEntry *' data-ref="237ce">ce</dfn>)</td></tr>
<tr><th id="621">621</th><td>{</td></tr>
<tr><th id="622">622</th><td>    <i>/*</i></td></tr>
<tr><th id="623">623</th><td><i>     * Check if @iova is above 2^X-1, where X is the minimum of MGAW</i></td></tr>
<tr><th id="624">624</th><td><i>     * in CAP_REG and AW in context-entry.</i></td></tr>
<tr><th id="625">625</th><td><i>     */</i></td></tr>
<tr><th id="626">626</th><td>    <b>return</b> !(<a class="local col6 ref" href="#236iova" title='iova' data-ref="236iova">iova</a> &amp; ~(<a class="tu ref" href="#vtd_iova_limit" title='vtd_iova_limit' data-use='c' data-ref="vtd_iova_limit">vtd_iova_limit</a>(<a class="local col7 ref" href="#237ce" title='ce' data-ref="237ce">ce</a>) - <var>1</var>));</td></tr>
<tr><th id="627">627</th><td>}</td></tr>
<tr><th id="628">628</th><td></td></tr>
<tr><th id="629">629</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="vtd_paging_entry_rsvd_field" title='vtd_paging_entry_rsvd_field' data-type='const uint64_t [9]' data-ref="vtd_paging_entry_rsvd_field">vtd_paging_entry_rsvd_field</dfn>[] = {</td></tr>
<tr><th id="630">630</th><td>    [<var>0</var>] = ~<var>0ULL</var>,</td></tr>
<tr><th id="631">631</th><td>    <i>/* For not large page */</i></td></tr>
<tr><th id="632">632</th><td>    [<var>1</var>] = <var>0x800ULL</var> | ~(<a class="macro" href="../../include/hw/i386/intel_iommu.h.html#50" title="((1ULL &lt;&lt; 39) - 1)" data-ref="_M/VTD_HAW_MASK">VTD_HAW_MASK</a> | <a class="macro" href="intel_iommu_internal.h.html#444" title="0xbff0000000000000ULL" data-ref="_M/VTD_SL_IGN_COM">VTD_SL_IGN_COM</a>),</td></tr>
<tr><th id="633">633</th><td>    [<var>2</var>] = <var>0x800ULL</var> | ~(<a class="macro" href="../../include/hw/i386/intel_iommu.h.html#50" title="((1ULL &lt;&lt; 39) - 1)" data-ref="_M/VTD_HAW_MASK">VTD_HAW_MASK</a> | <a class="macro" href="intel_iommu_internal.h.html#444" title="0xbff0000000000000ULL" data-ref="_M/VTD_SL_IGN_COM">VTD_SL_IGN_COM</a>),</td></tr>
<tr><th id="634">634</th><td>    [<var>3</var>] = <var>0x800ULL</var> | ~(<a class="macro" href="../../include/hw/i386/intel_iommu.h.html#50" title="((1ULL &lt;&lt; 39) - 1)" data-ref="_M/VTD_HAW_MASK">VTD_HAW_MASK</a> | <a class="macro" href="intel_iommu_internal.h.html#444" title="0xbff0000000000000ULL" data-ref="_M/VTD_SL_IGN_COM">VTD_SL_IGN_COM</a>),</td></tr>
<tr><th id="635">635</th><td>    [<var>4</var>] = <var>0x880ULL</var> | ~(<a class="macro" href="../../include/hw/i386/intel_iommu.h.html#50" title="((1ULL &lt;&lt; 39) - 1)" data-ref="_M/VTD_HAW_MASK">VTD_HAW_MASK</a> | <a class="macro" href="intel_iommu_internal.h.html#444" title="0xbff0000000000000ULL" data-ref="_M/VTD_SL_IGN_COM">VTD_SL_IGN_COM</a>),</td></tr>
<tr><th id="636">636</th><td>    <i>/* For large page */</i></td></tr>
<tr><th id="637">637</th><td>    [<var>5</var>] = <var>0x800ULL</var> | ~(<a class="macro" href="../../include/hw/i386/intel_iommu.h.html#50" title="((1ULL &lt;&lt; 39) - 1)" data-ref="_M/VTD_HAW_MASK">VTD_HAW_MASK</a> | <a class="macro" href="intel_iommu_internal.h.html#444" title="0xbff0000000000000ULL" data-ref="_M/VTD_SL_IGN_COM">VTD_SL_IGN_COM</a>),</td></tr>
<tr><th id="638">638</th><td>    [<var>6</var>] = <var>0x1ff800ULL</var> | ~(<a class="macro" href="../../include/hw/i386/intel_iommu.h.html#50" title="((1ULL &lt;&lt; 39) - 1)" data-ref="_M/VTD_HAW_MASK">VTD_HAW_MASK</a> | <a class="macro" href="intel_iommu_internal.h.html#444" title="0xbff0000000000000ULL" data-ref="_M/VTD_SL_IGN_COM">VTD_SL_IGN_COM</a>),</td></tr>
<tr><th id="639">639</th><td>    [<var>7</var>] = <var>0x3ffff800ULL</var> | ~(<a class="macro" href="../../include/hw/i386/intel_iommu.h.html#50" title="((1ULL &lt;&lt; 39) - 1)" data-ref="_M/VTD_HAW_MASK">VTD_HAW_MASK</a> | <a class="macro" href="intel_iommu_internal.h.html#444" title="0xbff0000000000000ULL" data-ref="_M/VTD_SL_IGN_COM">VTD_SL_IGN_COM</a>),</td></tr>
<tr><th id="640">640</th><td>    [<var>8</var>] = <var>0x880ULL</var> | ~(<a class="macro" href="../../include/hw/i386/intel_iommu.h.html#50" title="((1ULL &lt;&lt; 39) - 1)" data-ref="_M/VTD_HAW_MASK">VTD_HAW_MASK</a> | <a class="macro" href="intel_iommu_internal.h.html#444" title="0xbff0000000000000ULL" data-ref="_M/VTD_SL_IGN_COM">VTD_SL_IGN_COM</a>),</td></tr>
<tr><th id="641">641</th><td>};</td></tr>
<tr><th id="642">642</th><td></td></tr>
<tr><th id="643">643</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_slpte_nonzero_rsvd" title='vtd_slpte_nonzero_rsvd' data-type='_Bool vtd_slpte_nonzero_rsvd(uint64_t slpte, uint32_t level)' data-ref="vtd_slpte_nonzero_rsvd">vtd_slpte_nonzero_rsvd</dfn>(<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="238slpte" title='slpte' data-type='uint64_t' data-ref="238slpte">slpte</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="239level" title='level' data-type='uint32_t' data-ref="239level">level</dfn>)</td></tr>
<tr><th id="644">644</th><td>{</td></tr>
<tr><th id="645">645</th><td>    <b>if</b> (<a class="local col8 ref" href="#238slpte" title='slpte' data-ref="238slpte">slpte</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#428" title="(1ULL &lt;&lt; 7)" data-ref="_M/VTD_SL_PT_PAGE_SIZE_MASK">VTD_SL_PT_PAGE_SIZE_MASK</a>) {</td></tr>
<tr><th id="646">646</th><td>        <i>/* Maybe large page */</i></td></tr>
<tr><th id="647">647</th><td>        <b>return</b> <a class="local col8 ref" href="#238slpte" title='slpte' data-ref="238slpte">slpte</a> &amp; <a class="tu ref" href="#vtd_paging_entry_rsvd_field" title='vtd_paging_entry_rsvd_field' data-use='r' data-ref="vtd_paging_entry_rsvd_field">vtd_paging_entry_rsvd_field</a>[<a class="local col9 ref" href="#239level" title='level' data-ref="239level">level</a> + <var>4</var>];</td></tr>
<tr><th id="648">648</th><td>    } <b>else</b> {</td></tr>
<tr><th id="649">649</th><td>        <b>return</b> <a class="local col8 ref" href="#238slpte" title='slpte' data-ref="238slpte">slpte</a> &amp; <a class="tu ref" href="#vtd_paging_entry_rsvd_field" title='vtd_paging_entry_rsvd_field' data-use='r' data-ref="vtd_paging_entry_rsvd_field">vtd_paging_entry_rsvd_field</a>[<a class="local col9 ref" href="#239level" title='level' data-ref="239level">level</a>];</td></tr>
<tr><th id="650">650</th><td>    }</td></tr>
<tr><th id="651">651</th><td>}</td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><i  data-doc="vtd_find_as_from_bus_num">/* Find the VTD address space associated with a given bus number */</i></td></tr>
<tr><th id="654">654</th><td><em>static</em> <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDBus" title='VTDBus' data-type='struct VTDBus' data-ref="VTDBus">VTDBus</a> *<dfn class="tu decl def" id="vtd_find_as_from_bus_num" title='vtd_find_as_from_bus_num' data-type='VTDBus * vtd_find_as_from_bus_num(IntelIOMMUState * s, uint8_t bus_num)' data-ref="vtd_find_as_from_bus_num">vtd_find_as_from_bus_num</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col0 decl" id="240s" title='s' data-type='IntelIOMMUState *' data-ref="240s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="241bus_num" title='bus_num' data-type='uint8_t' data-ref="241bus_num">bus_num</dfn>)</td></tr>
<tr><th id="655">655</th><td>{</td></tr>
<tr><th id="656">656</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDBus" title='VTDBus' data-type='struct VTDBus' data-ref="VTDBus">VTDBus</a> *<dfn class="local col2 decl" id="242vtd_bus" title='vtd_bus' data-type='VTDBus *' data-ref="242vtd_bus">vtd_bus</dfn> = <a class="local col0 ref" href="#240s" title='s' data-ref="240s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::vtd_as_by_bus_num" title='IntelIOMMUState::vtd_as_by_bus_num' data-ref="IntelIOMMUState::vtd_as_by_bus_num">vtd_as_by_bus_num</a>[<a class="local col1 ref" href="#241bus_num" title='bus_num' data-ref="241bus_num">bus_num</a>];</td></tr>
<tr><th id="657">657</th><td>    <b>if</b> (!<a class="local col2 ref" href="#242vtd_bus" title='vtd_bus' data-ref="242vtd_bus">vtd_bus</a>) {</td></tr>
<tr><th id="658">658</th><td>        <i>/*</i></td></tr>
<tr><th id="659">659</th><td><i>         * Iterate over the registered buses to find the one which</i></td></tr>
<tr><th id="660">660</th><td><i>         * currently hold this bus number, and update the bus_num</i></td></tr>
<tr><th id="661">661</th><td><i>         * lookup table:</i></td></tr>
<tr><th id="662">662</th><td><i>         */</i></td></tr>
<tr><th id="663">663</th><td>        <a class="typedef" href="../../../include/glib-2.0/glib/ghash.h.html#GHashTableIter" title='GHashTableIter' data-type='struct _GHashTableIter' data-ref="GHashTableIter">GHashTableIter</a> <dfn class="local col3 decl" id="243iter" title='iter' data-type='GHashTableIter' data-ref="243iter">iter</dfn>;</td></tr>
<tr><th id="664">664</th><td></td></tr>
<tr><th id="665">665</th><td>        <a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_iter_init" title='g_hash_table_iter_init' data-ref="g_hash_table_iter_init">g_hash_table_iter_init</a>(&amp;<a class="local col3 ref" href="#243iter" title='iter' data-ref="243iter">iter</a>, <a class="local col0 ref" href="#240s" title='s' data-ref="240s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::vtd_as_by_busptr" title='IntelIOMMUState::vtd_as_by_busptr' data-ref="IntelIOMMUState::vtd_as_by_busptr">vtd_as_by_busptr</a>);</td></tr>
<tr><th id="666">666</th><td>        <b>while</b> (<a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_iter_next" title='g_hash_table_iter_next' data-ref="g_hash_table_iter_next">g_hash_table_iter_next</a>(&amp;<a class="local col3 ref" href="#243iter" title='iter' data-ref="243iter">iter</a>, <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, (<em>void</em> **)&amp;<a class="local col2 ref" href="#242vtd_bus" title='vtd_bus' data-ref="242vtd_bus">vtd_bus</a>)) {</td></tr>
<tr><th id="667">667</th><td>            <b>if</b> (<a class="ref" href="../../include/hw/pci/pci.h.html#pci_bus_num" title='pci_bus_num' data-ref="pci_bus_num">pci_bus_num</a>(<a class="local col2 ref" href="#242vtd_bus" title='vtd_bus' data-ref="242vtd_bus">vtd_bus</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDBus::bus" title='VTDBus::bus' data-ref="VTDBus::bus">bus</a>) == <a class="local col1 ref" href="#241bus_num" title='bus_num' data-ref="241bus_num">bus_num</a>) {</td></tr>
<tr><th id="668">668</th><td>                <a class="local col0 ref" href="#240s" title='s' data-ref="240s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::vtd_as_by_bus_num" title='IntelIOMMUState::vtd_as_by_bus_num' data-ref="IntelIOMMUState::vtd_as_by_bus_num">vtd_as_by_bus_num</a>[<a class="local col1 ref" href="#241bus_num" title='bus_num' data-ref="241bus_num">bus_num</a>] = <a class="local col2 ref" href="#242vtd_bus" title='vtd_bus' data-ref="242vtd_bus">vtd_bus</a>;</td></tr>
<tr><th id="669">669</th><td>                <b>return</b> <a class="local col2 ref" href="#242vtd_bus" title='vtd_bus' data-ref="242vtd_bus">vtd_bus</a>;</td></tr>
<tr><th id="670">670</th><td>            }</td></tr>
<tr><th id="671">671</th><td>        }</td></tr>
<tr><th id="672">672</th><td>    }</td></tr>
<tr><th id="673">673</th><td>    <b>return</b> <a class="local col2 ref" href="#242vtd_bus" title='vtd_bus' data-ref="242vtd_bus">vtd_bus</a>;</td></tr>
<tr><th id="674">674</th><td>}</td></tr>
<tr><th id="675">675</th><td></td></tr>
<tr><th id="676">676</th><td><i  data-doc="vtd_iova_to_slpte">/* Given the @iova, get relevant @slptep. @slpte_level will be the last level</i></td></tr>
<tr><th id="677">677</th><td><i  data-doc="vtd_iova_to_slpte"> * of the translation, can be used for deciding the size of large page.</i></td></tr>
<tr><th id="678">678</th><td><i  data-doc="vtd_iova_to_slpte"> */</i></td></tr>
<tr><th id="679">679</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="vtd_iova_to_slpte" title='vtd_iova_to_slpte' data-type='int vtd_iova_to_slpte(VTDContextEntry * ce, uint64_t iova, _Bool is_write, uint64_t * slptep, uint32_t * slpte_level, _Bool * reads, _Bool * writes)' data-ref="vtd_iova_to_slpte">vtd_iova_to_slpte</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> *<dfn class="local col4 decl" id="244ce" title='ce' data-type='VTDContextEntry *' data-ref="244ce">ce</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="245iova" title='iova' data-type='uint64_t' data-ref="245iova">iova</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col6 decl" id="246is_write" title='is_write' data-type='_Bool' data-ref="246is_write">is_write</dfn>,</td></tr>
<tr><th id="680">680</th><td>                             <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> *<dfn class="local col7 decl" id="247slptep" title='slptep' data-type='uint64_t *' data-ref="247slptep">slptep</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> *<dfn class="local col8 decl" id="248slpte_level" title='slpte_level' data-type='uint32_t *' data-ref="248slpte_level">slpte_level</dfn>,</td></tr>
<tr><th id="681">681</th><td>                             <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> *<dfn class="local col9 decl" id="249reads" title='reads' data-type='_Bool *' data-ref="249reads">reads</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> *<dfn class="local col0 decl" id="250writes" title='writes' data-type='_Bool *' data-ref="250writes">writes</dfn>)</td></tr>
<tr><th id="682">682</th><td>{</td></tr>
<tr><th id="683">683</th><td>    <a class="typedef" href="../../include/sysemu/dma.h.html#dma_addr_t" title='dma_addr_t' data-type='uint64_t' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="local col1 decl" id="251addr" title='addr' data-type='dma_addr_t' data-ref="251addr">addr</dfn> = <a class="tu ref" href="#vtd_ce_get_slpt_base" title='vtd_ce_get_slpt_base' data-use='c' data-ref="vtd_ce_get_slpt_base">vtd_ce_get_slpt_base</a>(<a class="local col4 ref" href="#244ce" title='ce' data-ref="244ce">ce</a>);</td></tr>
<tr><th id="684">684</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="252level" title='level' data-type='uint32_t' data-ref="252level">level</dfn> = <a class="tu ref" href="#vtd_ce_get_level" title='vtd_ce_get_level' data-use='c' data-ref="vtd_ce_get_level">vtd_ce_get_level</a>(<a class="local col4 ref" href="#244ce" title='ce' data-ref="244ce">ce</a>);</td></tr>
<tr><th id="685">685</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="253offset" title='offset' data-type='uint32_t' data-ref="253offset">offset</dfn>;</td></tr>
<tr><th id="686">686</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="254slpte" title='slpte' data-type='uint64_t' data-ref="254slpte">slpte</dfn>;</td></tr>
<tr><th id="687">687</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="255access_right_check" title='access_right_check' data-type='uint64_t' data-ref="255access_right_check">access_right_check</dfn>;</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td>    <b>if</b> (!<a class="tu ref" href="#vtd_iova_range_check" title='vtd_iova_range_check' data-use='c' data-ref="vtd_iova_range_check">vtd_iova_range_check</a>(<a class="local col5 ref" href="#245iova" title='iova' data-ref="245iova">iova</a>, <a class="local col4 ref" href="#244ce" title='ce' data-ref="244ce">ce</a>)) {</td></tr>
<tr><th id="690">690</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err_dmar_iova_overflow" title='trace_vtd_err_dmar_iova_overflow' data-ref="trace_vtd_err_dmar_iova_overflow">trace_vtd_err_dmar_iova_overflow</a>(<a class="local col5 ref" href="#245iova" title='iova' data-ref="245iova">iova</a>);</td></tr>
<tr><th id="691">691</th><td>        <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_ADDR_BEYOND_MGAW" title='VTDFaultReason::VTD_FR_ADDR_BEYOND_MGAW' data-ref="VTDFaultReason::VTD_FR_ADDR_BEYOND_MGAW">VTD_FR_ADDR_BEYOND_MGAW</a>;</td></tr>
<tr><th id="692">692</th><td>    }</td></tr>
<tr><th id="693">693</th><td></td></tr>
<tr><th id="694">694</th><td>    <i>/* FIXME: what is the Atomics request here? */</i></td></tr>
<tr><th id="695">695</th><td>    <a class="local col5 ref" href="#255access_right_check" title='access_right_check' data-ref="255access_right_check">access_right_check</a> = <a class="local col6 ref" href="#246is_write" title='is_write' data-ref="246is_write">is_write</a> ? <a class="macro" href="intel_iommu_internal.h.html#442" title="(1ULL &lt;&lt; 1)" data-ref="_M/VTD_SL_W">VTD_SL_W</a> : <a class="macro" href="intel_iommu_internal.h.html#441" title="1ULL" data-ref="_M/VTD_SL_R">VTD_SL_R</a>;</td></tr>
<tr><th id="696">696</th><td></td></tr>
<tr><th id="697">697</th><td>    <b>while</b> (<span class="macro" title="1" data-ref="_M/true">true</span>) {</td></tr>
<tr><th id="698">698</th><td>        <a class="local col3 ref" href="#253offset" title='offset' data-ref="253offset">offset</a> = <a class="tu ref" href="#vtd_iova_level_offset" title='vtd_iova_level_offset' data-use='c' data-ref="vtd_iova_level_offset">vtd_iova_level_offset</a>(<a class="local col5 ref" href="#245iova" title='iova' data-ref="245iova">iova</a>, <a class="local col2 ref" href="#252level" title='level' data-ref="252level">level</a>);</td></tr>
<tr><th id="699">699</th><td>        <a class="local col4 ref" href="#254slpte" title='slpte' data-ref="254slpte">slpte</a> = <a class="tu ref" href="#vtd_get_slpte" title='vtd_get_slpte' data-use='c' data-ref="vtd_get_slpte">vtd_get_slpte</a>(<a class="local col1 ref" href="#251addr" title='addr' data-ref="251addr">addr</a>, <a class="local col3 ref" href="#253offset" title='offset' data-ref="253offset">offset</a>);</td></tr>
<tr><th id="700">700</th><td></td></tr>
<tr><th id="701">701</th><td>        <b>if</b> (<a class="local col4 ref" href="#254slpte" title='slpte' data-ref="254slpte">slpte</a> == (<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>)-<var>1</var>) {</td></tr>
<tr><th id="702">702</th><td>            <a class="ref" href="trace.h.html#trace_vtd_err_dmar_slpte_read_error" title='trace_vtd_err_dmar_slpte_read_error' data-ref="trace_vtd_err_dmar_slpte_read_error">trace_vtd_err_dmar_slpte_read_error</a>(<a class="local col5 ref" href="#245iova" title='iova' data-ref="245iova">iova</a>, <a class="local col2 ref" href="#252level" title='level' data-ref="252level">level</a>);</td></tr>
<tr><th id="703">703</th><td>            <b>if</b> (<a class="local col2 ref" href="#252level" title='level' data-ref="252level">level</a> == <a class="tu ref" href="#vtd_ce_get_level" title='vtd_ce_get_level' data-use='c' data-ref="vtd_ce_get_level">vtd_ce_get_level</a>(<a class="local col4 ref" href="#244ce" title='ce' data-ref="244ce">ce</a>)) {</td></tr>
<tr><th id="704">704</th><td>                <i>/* Invalid programming of context-entry */</i></td></tr>
<tr><th id="705">705</th><td>                <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_CONTEXT_ENTRY_INV" title='VTDFaultReason::VTD_FR_CONTEXT_ENTRY_INV' data-ref="VTDFaultReason::VTD_FR_CONTEXT_ENTRY_INV">VTD_FR_CONTEXT_ENTRY_INV</a>;</td></tr>
<tr><th id="706">706</th><td>            } <b>else</b> {</td></tr>
<tr><th id="707">707</th><td>                <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_PAGING_ENTRY_INV" title='VTDFaultReason::VTD_FR_PAGING_ENTRY_INV' data-ref="VTDFaultReason::VTD_FR_PAGING_ENTRY_INV">VTD_FR_PAGING_ENTRY_INV</a>;</td></tr>
<tr><th id="708">708</th><td>            }</td></tr>
<tr><th id="709">709</th><td>        }</td></tr>
<tr><th id="710">710</th><td>        *<a class="local col9 ref" href="#249reads" title='reads' data-ref="249reads">reads</a> = (*<a class="local col9 ref" href="#249reads" title='reads' data-ref="249reads">reads</a>) &amp;&amp; (<a class="local col4 ref" href="#254slpte" title='slpte' data-ref="254slpte">slpte</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#441" title="1ULL" data-ref="_M/VTD_SL_R">VTD_SL_R</a>);</td></tr>
<tr><th id="711">711</th><td>        *<a class="local col0 ref" href="#250writes" title='writes' data-ref="250writes">writes</a> = (*<a class="local col0 ref" href="#250writes" title='writes' data-ref="250writes">writes</a>) &amp;&amp; (<a class="local col4 ref" href="#254slpte" title='slpte' data-ref="254slpte">slpte</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#442" title="(1ULL &lt;&lt; 1)" data-ref="_M/VTD_SL_W">VTD_SL_W</a>);</td></tr>
<tr><th id="712">712</th><td>        <b>if</b> (!(<a class="local col4 ref" href="#254slpte" title='slpte' data-ref="254slpte">slpte</a> &amp; <a class="local col5 ref" href="#255access_right_check" title='access_right_check' data-ref="255access_right_check">access_right_check</a>)) {</td></tr>
<tr><th id="713">713</th><td>            <a class="ref" href="trace.h.html#trace_vtd_err_dmar_slpte_perm_error" title='trace_vtd_err_dmar_slpte_perm_error' data-ref="trace_vtd_err_dmar_slpte_perm_error">trace_vtd_err_dmar_slpte_perm_error</a>(<a class="local col5 ref" href="#245iova" title='iova' data-ref="245iova">iova</a>, <a class="local col2 ref" href="#252level" title='level' data-ref="252level">level</a>, <a class="local col4 ref" href="#254slpte" title='slpte' data-ref="254slpte">slpte</a>, <a class="local col6 ref" href="#246is_write" title='is_write' data-ref="246is_write">is_write</a>);</td></tr>
<tr><th id="714">714</th><td>            <b>return</b> <a class="local col6 ref" href="#246is_write" title='is_write' data-ref="246is_write">is_write</a> ? -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_WRITE" title='VTDFaultReason::VTD_FR_WRITE' data-ref="VTDFaultReason::VTD_FR_WRITE">VTD_FR_WRITE</a> : -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_READ" title='VTDFaultReason::VTD_FR_READ' data-ref="VTDFaultReason::VTD_FR_READ">VTD_FR_READ</a>;</td></tr>
<tr><th id="715">715</th><td>        }</td></tr>
<tr><th id="716">716</th><td>        <b>if</b> (<a class="tu ref" href="#vtd_slpte_nonzero_rsvd" title='vtd_slpte_nonzero_rsvd' data-use='c' data-ref="vtd_slpte_nonzero_rsvd">vtd_slpte_nonzero_rsvd</a>(<a class="local col4 ref" href="#254slpte" title='slpte' data-ref="254slpte">slpte</a>, <a class="local col2 ref" href="#252level" title='level' data-ref="252level">level</a>)) {</td></tr>
<tr><th id="717">717</th><td>            <a class="ref" href="trace.h.html#trace_vtd_err_dmar_slpte_resv_error" title='trace_vtd_err_dmar_slpte_resv_error' data-ref="trace_vtd_err_dmar_slpte_resv_error">trace_vtd_err_dmar_slpte_resv_error</a>(<a class="local col5 ref" href="#245iova" title='iova' data-ref="245iova">iova</a>, <a class="local col2 ref" href="#252level" title='level' data-ref="252level">level</a>, <a class="local col4 ref" href="#254slpte" title='slpte' data-ref="254slpte">slpte</a>);</td></tr>
<tr><th id="718">718</th><td>            <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_PAGING_ENTRY_RSVD" title='VTDFaultReason::VTD_FR_PAGING_ENTRY_RSVD' data-ref="VTDFaultReason::VTD_FR_PAGING_ENTRY_RSVD">VTD_FR_PAGING_ENTRY_RSVD</a>;</td></tr>
<tr><th id="719">719</th><td>        }</td></tr>
<tr><th id="720">720</th><td></td></tr>
<tr><th id="721">721</th><td>        <b>if</b> (<a class="tu ref" href="#vtd_is_last_slpte" title='vtd_is_last_slpte' data-use='c' data-ref="vtd_is_last_slpte">vtd_is_last_slpte</a>(<a class="local col4 ref" href="#254slpte" title='slpte' data-ref="254slpte">slpte</a>, <a class="local col2 ref" href="#252level" title='level' data-ref="252level">level</a>)) {</td></tr>
<tr><th id="722">722</th><td>            *<a class="local col7 ref" href="#247slptep" title='slptep' data-ref="247slptep">slptep</a> = <a class="local col4 ref" href="#254slpte" title='slpte' data-ref="254slpte">slpte</a>;</td></tr>
<tr><th id="723">723</th><td>            *<a class="local col8 ref" href="#248slpte_level" title='slpte_level' data-ref="248slpte_level">slpte_level</a> = <a class="local col2 ref" href="#252level" title='level' data-ref="252level">level</a>;</td></tr>
<tr><th id="724">724</th><td>            <b>return</b> <var>0</var>;</td></tr>
<tr><th id="725">725</th><td>        }</td></tr>
<tr><th id="726">726</th><td>        <a class="local col1 ref" href="#251addr" title='addr' data-ref="251addr">addr</a> = <a class="tu ref" href="#vtd_get_slpte_addr" title='vtd_get_slpte_addr' data-use='c' data-ref="vtd_get_slpte_addr">vtd_get_slpte_addr</a>(<a class="local col4 ref" href="#254slpte" title='slpte' data-ref="254slpte">slpte</a>);</td></tr>
<tr><th id="727">727</th><td>        <a class="local col2 ref" href="#252level" title='level' data-ref="252level">level</a>--;</td></tr>
<tr><th id="728">728</th><td>    }</td></tr>
<tr><th id="729">729</th><td>}</td></tr>
<tr><th id="730">730</th><td></td></tr>
<tr><th id="731">731</th><td><b>typedef</b> <em>int</em> (*<dfn class="typedef" id="vtd_page_walk_hook" title='vtd_page_walk_hook' data-type='int (*)(IOMMUTLBEntry *, void *)' data-ref="vtd_page_walk_hook">vtd_page_walk_hook</dfn>)(<a class="typedef" href="../../include/exec/memory.h.html#IOMMUTLBEntry" title='IOMMUTLBEntry' data-type='struct IOMMUTLBEntry' data-ref="IOMMUTLBEntry">IOMMUTLBEntry</a> *<dfn class="local col6 decl" id="256entry" title='entry' data-type='IOMMUTLBEntry *' data-ref="256entry">entry</dfn>, <em>void</em> *<dfn class="local col7 decl" id="257private" title='private' data-type='void *' data-ref="257private">private</dfn>);</td></tr>
<tr><th id="732">732</th><td></td></tr>
<tr><th id="733">733</th><td><i class="doc" data-doc="vtd_page_walk_level">/**</i></td></tr>
<tr><th id="734">734</th><td><i class="doc" data-doc="vtd_page_walk_level"> * vtd_page_walk_level - walk over specific level for IOVA range</i></td></tr>
<tr><th id="735">735</th><td><i class="doc" data-doc="vtd_page_walk_level"> *</i></td></tr>
<tr><th id="736">736</th><td><i class="doc" data-doc="vtd_page_walk_level"> *<span class="command"> @addr</span>: base GPA addr to start the walk</i></td></tr>
<tr><th id="737">737</th><td><i class="doc" data-doc="vtd_page_walk_level"> *<span class="command"> @start</span>: IOVA range start address</i></td></tr>
<tr><th id="738">738</th><td><i class="doc" data-doc="vtd_page_walk_level"> *<span class="command"> @end</span>: IOVA range end address (start &lt;= addr &lt; end)</i></td></tr>
<tr><th id="739">739</th><td><i class="doc" data-doc="vtd_page_walk_level"> *<span class="command"> @hook</span>_fn: hook func to be called when detected page</i></td></tr>
<tr><th id="740">740</th><td><i class="doc" data-doc="vtd_page_walk_level"> *<span class="command"> @private</span>: private data to be passed into hook func</i></td></tr>
<tr><th id="741">741</th><td><i class="doc" data-doc="vtd_page_walk_level"> *<span class="command"> @read</span>: whether parent level has read permission</i></td></tr>
<tr><th id="742">742</th><td><i class="doc" data-doc="vtd_page_walk_level"> *<span class="command"> @write</span>: whether parent level has write permission</i></td></tr>
<tr><th id="743">743</th><td><i class="doc" data-doc="vtd_page_walk_level"> *<span class="command"> @notify</span>_unmap: whether we should notify invalid entries</i></td></tr>
<tr><th id="744">744</th><td><i class="doc" data-doc="vtd_page_walk_level"> */</i></td></tr>
<tr><th id="745">745</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="vtd_page_walk_level" title='vtd_page_walk_level' data-type='int vtd_page_walk_level(dma_addr_t addr, uint64_t start, uint64_t end, vtd_page_walk_hook hook_fn, void * private, uint32_t level, _Bool read, _Bool write, _Bool notify_unmap)' data-ref="vtd_page_walk_level">vtd_page_walk_level</dfn>(<a class="typedef" href="../../include/sysemu/dma.h.html#dma_addr_t" title='dma_addr_t' data-type='uint64_t' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="local col8 decl" id="258addr" title='addr' data-type='dma_addr_t' data-ref="258addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="259start" title='start' data-type='uint64_t' data-ref="259start">start</dfn>,</td></tr>
<tr><th id="746">746</th><td>                               <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="260end" title='end' data-type='uint64_t' data-ref="260end">end</dfn>, <a class="typedef" href="#vtd_page_walk_hook" title='vtd_page_walk_hook' data-type='int (*)(IOMMUTLBEntry *, void *)' data-ref="vtd_page_walk_hook">vtd_page_walk_hook</a> <dfn class="local col1 decl" id="261hook_fn" title='hook_fn' data-type='vtd_page_walk_hook' data-ref="261hook_fn">hook_fn</dfn>,</td></tr>
<tr><th id="747">747</th><td>                               <em>void</em> *<dfn class="local col2 decl" id="262private" title='private' data-type='void *' data-ref="262private">private</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="263level" title='level' data-type='uint32_t' data-ref="263level">level</dfn>,</td></tr>
<tr><th id="748">748</th><td>                               <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col4 decl" id="264read" title='read' data-type='_Bool' data-ref="264read">read</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col5 decl" id="265write" title='write' data-type='_Bool' data-ref="265write">write</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col6 decl" id="266notify_unmap" title='notify_unmap' data-type='_Bool' data-ref="266notify_unmap">notify_unmap</dfn>)</td></tr>
<tr><th id="749">749</th><td>{</td></tr>
<tr><th id="750">750</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col7 decl" id="267read_cur" title='read_cur' data-type='_Bool' data-ref="267read_cur">read_cur</dfn>, <dfn class="local col8 decl" id="268write_cur" title='write_cur' data-type='_Bool' data-ref="268write_cur">write_cur</dfn>, <dfn class="local col9 decl" id="269entry_valid" title='entry_valid' data-type='_Bool' data-ref="269entry_valid">entry_valid</dfn>;</td></tr>
<tr><th id="751">751</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="270offset" title='offset' data-type='uint32_t' data-ref="270offset">offset</dfn>;</td></tr>
<tr><th id="752">752</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="271slpte" title='slpte' data-type='uint64_t' data-ref="271slpte">slpte</dfn>;</td></tr>
<tr><th id="753">753</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="272subpage_size" title='subpage_size' data-type='uint64_t' data-ref="272subpage_size">subpage_size</dfn>, <dfn class="local col3 decl" id="273subpage_mask" title='subpage_mask' data-type='uint64_t' data-ref="273subpage_mask">subpage_mask</dfn>;</td></tr>
<tr><th id="754">754</th><td>    <a class="typedef" href="../../include/exec/memory.h.html#IOMMUTLBEntry" title='IOMMUTLBEntry' data-type='struct IOMMUTLBEntry' data-ref="IOMMUTLBEntry">IOMMUTLBEntry</a> <dfn class="local col4 decl" id="274entry" title='entry' data-type='IOMMUTLBEntry' data-ref="274entry">entry</dfn>;</td></tr>
<tr><th id="755">755</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="275iova" title='iova' data-type='uint64_t' data-ref="275iova">iova</dfn> = <a class="local col9 ref" href="#259start" title='start' data-ref="259start">start</a>;</td></tr>
<tr><th id="756">756</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="276iova_next" title='iova_next' data-type='uint64_t' data-ref="276iova_next">iova_next</dfn>;</td></tr>
<tr><th id="757">757</th><td>    <em>int</em> <dfn class="local col7 decl" id="277ret" title='ret' data-type='int' data-ref="277ret">ret</dfn> = <var>0</var>;</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>    <a class="ref" href="trace.h.html#trace_vtd_page_walk_level" title='trace_vtd_page_walk_level' data-ref="trace_vtd_page_walk_level">trace_vtd_page_walk_level</a>(<a class="local col8 ref" href="#258addr" title='addr' data-ref="258addr">addr</a>, <a class="local col3 ref" href="#263level" title='level' data-ref="263level">level</a>, <a class="local col9 ref" href="#259start" title='start' data-ref="259start">start</a>, <a class="local col0 ref" href="#260end" title='end' data-ref="260end">end</a>);</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td>    <a class="local col2 ref" href="#272subpage_size" title='subpage_size' data-ref="272subpage_size">subpage_size</a> = <var>1ULL</var> &lt;&lt; <a class="tu ref" href="#vtd_slpt_level_shift" title='vtd_slpt_level_shift' data-use='c' data-ref="vtd_slpt_level_shift">vtd_slpt_level_shift</a>(<a class="local col3 ref" href="#263level" title='level' data-ref="263level">level</a>);</td></tr>
<tr><th id="762">762</th><td>    <a class="local col3 ref" href="#273subpage_mask" title='subpage_mask' data-ref="273subpage_mask">subpage_mask</a> = <a class="tu ref" href="#vtd_slpt_level_page_mask" title='vtd_slpt_level_page_mask' data-use='c' data-ref="vtd_slpt_level_page_mask">vtd_slpt_level_page_mask</a>(<a class="local col3 ref" href="#263level" title='level' data-ref="263level">level</a>);</td></tr>
<tr><th id="763">763</th><td></td></tr>
<tr><th id="764">764</th><td>    <b>while</b> (<a class="local col5 ref" href="#275iova" title='iova' data-ref="275iova">iova</a> &lt; <a class="local col0 ref" href="#260end" title='end' data-ref="260end">end</a>) {</td></tr>
<tr><th id="765">765</th><td>        <a class="local col6 ref" href="#276iova_next" title='iova_next' data-ref="276iova_next">iova_next</a> = (<a class="local col5 ref" href="#275iova" title='iova' data-ref="275iova">iova</a> &amp; <a class="local col3 ref" href="#273subpage_mask" title='subpage_mask' data-ref="273subpage_mask">subpage_mask</a>) + <a class="local col2 ref" href="#272subpage_size" title='subpage_size' data-ref="272subpage_size">subpage_size</a>;</td></tr>
<tr><th id="766">766</th><td></td></tr>
<tr><th id="767">767</th><td>        <a class="local col0 ref" href="#270offset" title='offset' data-ref="270offset">offset</a> = <a class="tu ref" href="#vtd_iova_level_offset" title='vtd_iova_level_offset' data-use='c' data-ref="vtd_iova_level_offset">vtd_iova_level_offset</a>(<a class="local col5 ref" href="#275iova" title='iova' data-ref="275iova">iova</a>, <a class="local col3 ref" href="#263level" title='level' data-ref="263level">level</a>);</td></tr>
<tr><th id="768">768</th><td>        <a class="local col1 ref" href="#271slpte" title='slpte' data-ref="271slpte">slpte</a> = <a class="tu ref" href="#vtd_get_slpte" title='vtd_get_slpte' data-use='c' data-ref="vtd_get_slpte">vtd_get_slpte</a>(<a class="local col8 ref" href="#258addr" title='addr' data-ref="258addr">addr</a>, <a class="local col0 ref" href="#270offset" title='offset' data-ref="270offset">offset</a>);</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>        <b>if</b> (<a class="local col1 ref" href="#271slpte" title='slpte' data-ref="271slpte">slpte</a> == (<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>)-<var>1</var>) {</td></tr>
<tr><th id="771">771</th><td>            <a class="ref" href="trace.h.html#trace_vtd_page_walk_skip_read" title='trace_vtd_page_walk_skip_read' data-ref="trace_vtd_page_walk_skip_read">trace_vtd_page_walk_skip_read</a>(<a class="local col5 ref" href="#275iova" title='iova' data-ref="275iova">iova</a>, <a class="local col6 ref" href="#276iova_next" title='iova_next' data-ref="276iova_next">iova_next</a>);</td></tr>
<tr><th id="772">772</th><td>            <b>goto</b> <a class="lbl" href="#278next" data-ref="278next">next</a>;</td></tr>
<tr><th id="773">773</th><td>        }</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>        <b>if</b> (<a class="tu ref" href="#vtd_slpte_nonzero_rsvd" title='vtd_slpte_nonzero_rsvd' data-use='c' data-ref="vtd_slpte_nonzero_rsvd">vtd_slpte_nonzero_rsvd</a>(<a class="local col1 ref" href="#271slpte" title='slpte' data-ref="271slpte">slpte</a>, <a class="local col3 ref" href="#263level" title='level' data-ref="263level">level</a>)) {</td></tr>
<tr><th id="776">776</th><td>            <a class="ref" href="trace.h.html#trace_vtd_page_walk_skip_reserve" title='trace_vtd_page_walk_skip_reserve' data-ref="trace_vtd_page_walk_skip_reserve">trace_vtd_page_walk_skip_reserve</a>(<a class="local col5 ref" href="#275iova" title='iova' data-ref="275iova">iova</a>, <a class="local col6 ref" href="#276iova_next" title='iova_next' data-ref="276iova_next">iova_next</a>);</td></tr>
<tr><th id="777">777</th><td>            <b>goto</b> <a class="lbl" href="#278next" data-ref="278next">next</a>;</td></tr>
<tr><th id="778">778</th><td>        }</td></tr>
<tr><th id="779">779</th><td></td></tr>
<tr><th id="780">780</th><td>        <i>/* Permissions are stacked with parents' */</i></td></tr>
<tr><th id="781">781</th><td>        <a class="local col7 ref" href="#267read_cur" title='read_cur' data-ref="267read_cur">read_cur</a> = <a class="local col4 ref" href="#264read" title='read' data-ref="264read">read</a> &amp;&amp; (<a class="local col1 ref" href="#271slpte" title='slpte' data-ref="271slpte">slpte</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#441" title="1ULL" data-ref="_M/VTD_SL_R">VTD_SL_R</a>);</td></tr>
<tr><th id="782">782</th><td>        <a class="local col8 ref" href="#268write_cur" title='write_cur' data-ref="268write_cur">write_cur</a> = <a class="local col5 ref" href="#265write" title='write' data-ref="265write">write</a> &amp;&amp; (<a class="local col1 ref" href="#271slpte" title='slpte' data-ref="271slpte">slpte</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#442" title="(1ULL &lt;&lt; 1)" data-ref="_M/VTD_SL_W">VTD_SL_W</a>);</td></tr>
<tr><th id="783">783</th><td></td></tr>
<tr><th id="784">784</th><td>        <i>/*</i></td></tr>
<tr><th id="785">785</th><td><i>         * As long as we have either read/write permission, this is a</i></td></tr>
<tr><th id="786">786</th><td><i>         * valid entry. The rule works for both page entries and page</i></td></tr>
<tr><th id="787">787</th><td><i>         * table entries.</i></td></tr>
<tr><th id="788">788</th><td><i>         */</i></td></tr>
<tr><th id="789">789</th><td>        <a class="local col9 ref" href="#269entry_valid" title='entry_valid' data-ref="269entry_valid">entry_valid</a> = <a class="local col7 ref" href="#267read_cur" title='read_cur' data-ref="267read_cur">read_cur</a> | <a class="local col8 ref" href="#268write_cur" title='write_cur' data-ref="268write_cur">write_cur</a>;</td></tr>
<tr><th id="790">790</th><td></td></tr>
<tr><th id="791">791</th><td>        <b>if</b> (<a class="tu ref" href="#vtd_is_last_slpte" title='vtd_is_last_slpte' data-use='c' data-ref="vtd_is_last_slpte">vtd_is_last_slpte</a>(<a class="local col1 ref" href="#271slpte" title='slpte' data-ref="271slpte">slpte</a>, <a class="local col3 ref" href="#263level" title='level' data-ref="263level">level</a>)) {</td></tr>
<tr><th id="792">792</th><td>            <a class="local col4 ref" href="#274entry" title='entry' data-ref="274entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::target_as" title='IOMMUTLBEntry::target_as' data-ref="IOMMUTLBEntry::target_as">target_as</a> = &amp;<a class="ref" href="../../include/exec/address-spaces.h.html#address_space_memory" title='address_space_memory' data-ref="address_space_memory">address_space_memory</a>;</td></tr>
<tr><th id="793">793</th><td>            <a class="local col4 ref" href="#274entry" title='entry' data-ref="274entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::iova" title='IOMMUTLBEntry::iova' data-ref="IOMMUTLBEntry::iova">iova</a> = <a class="local col5 ref" href="#275iova" title='iova' data-ref="275iova">iova</a> &amp; <a class="local col3 ref" href="#273subpage_mask" title='subpage_mask' data-ref="273subpage_mask">subpage_mask</a>;</td></tr>
<tr><th id="794">794</th><td>            <i>/* NOTE: this is only meaningful if entry_valid == true */</i></td></tr>
<tr><th id="795">795</th><td>            <a class="local col4 ref" href="#274entry" title='entry' data-ref="274entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::translated_addr" title='IOMMUTLBEntry::translated_addr' data-ref="IOMMUTLBEntry::translated_addr">translated_addr</a> = <a class="tu ref" href="#vtd_get_slpte_addr" title='vtd_get_slpte_addr' data-use='c' data-ref="vtd_get_slpte_addr">vtd_get_slpte_addr</a>(<a class="local col1 ref" href="#271slpte" title='slpte' data-ref="271slpte">slpte</a>);</td></tr>
<tr><th id="796">796</th><td>            <a class="local col4 ref" href="#274entry" title='entry' data-ref="274entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::addr_mask" title='IOMMUTLBEntry::addr_mask' data-ref="IOMMUTLBEntry::addr_mask">addr_mask</a> = ~<a class="local col3 ref" href="#273subpage_mask" title='subpage_mask' data-ref="273subpage_mask">subpage_mask</a>;</td></tr>
<tr><th id="797">797</th><td>            <a class="local col4 ref" href="#274entry" title='entry' data-ref="274entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::perm" title='IOMMUTLBEntry::perm' data-ref="IOMMUTLBEntry::perm">perm</a> = <a class="macro" href="../../include/exec/memory.h.html#67" title="(((read_cur) ? IOMMU_RO : 0) | ((write_cur) ? IOMMU_WO : 0))" data-ref="_M/IOMMU_ACCESS_FLAG">IOMMU_ACCESS_FLAG</a>(<a class="local col7 ref" href="#267read_cur" title='read_cur' data-ref="267read_cur">read_cur</a>, <a class="local col8 ref" href="#268write_cur" title='write_cur' data-ref="268write_cur">write_cur</a>);</td></tr>
<tr><th id="798">798</th><td>            <b>if</b> (!<a class="local col9 ref" href="#269entry_valid" title='entry_valid' data-ref="269entry_valid">entry_valid</a> &amp;&amp; !<a class="local col6 ref" href="#266notify_unmap" title='notify_unmap' data-ref="266notify_unmap">notify_unmap</a>) {</td></tr>
<tr><th id="799">799</th><td>                <a class="ref" href="trace.h.html#trace_vtd_page_walk_skip_perm" title='trace_vtd_page_walk_skip_perm' data-ref="trace_vtd_page_walk_skip_perm">trace_vtd_page_walk_skip_perm</a>(<a class="local col5 ref" href="#275iova" title='iova' data-ref="275iova">iova</a>, <a class="local col6 ref" href="#276iova_next" title='iova_next' data-ref="276iova_next">iova_next</a>);</td></tr>
<tr><th id="800">800</th><td>                <b>goto</b> <a class="lbl" href="#278next" data-ref="278next">next</a>;</td></tr>
<tr><th id="801">801</th><td>            }</td></tr>
<tr><th id="802">802</th><td>            <a class="ref" href="trace.h.html#trace_vtd_page_walk_one" title='trace_vtd_page_walk_one' data-ref="trace_vtd_page_walk_one">trace_vtd_page_walk_one</a>(<a class="local col3 ref" href="#263level" title='level' data-ref="263level">level</a>, <a class="local col4 ref" href="#274entry" title='entry' data-ref="274entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::iova" title='IOMMUTLBEntry::iova' data-ref="IOMMUTLBEntry::iova">iova</a>, <a class="local col4 ref" href="#274entry" title='entry' data-ref="274entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::translated_addr" title='IOMMUTLBEntry::translated_addr' data-ref="IOMMUTLBEntry::translated_addr">translated_addr</a>,</td></tr>
<tr><th id="803">803</th><td>                                    <a class="local col4 ref" href="#274entry" title='entry' data-ref="274entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::addr_mask" title='IOMMUTLBEntry::addr_mask' data-ref="IOMMUTLBEntry::addr_mask">addr_mask</a>, <a class="local col4 ref" href="#274entry" title='entry' data-ref="274entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::perm" title='IOMMUTLBEntry::perm' data-ref="IOMMUTLBEntry::perm">perm</a>);</td></tr>
<tr><th id="804">804</th><td>            <b>if</b> (<a class="local col1 ref" href="#261hook_fn" title='hook_fn' data-ref="261hook_fn">hook_fn</a>) {</td></tr>
<tr><th id="805">805</th><td>                <a class="local col7 ref" href="#277ret" title='ret' data-ref="277ret">ret</a> = <a class="local col1 ref" href="#261hook_fn" title='hook_fn' data-ref="261hook_fn">hook_fn</a>(&amp;<a class="local col4 ref" href="#274entry" title='entry' data-ref="274entry">entry</a>, <a class="local col2 ref" href="#262private" title='private' data-ref="262private">private</a>);</td></tr>
<tr><th id="806">806</th><td>                <b>if</b> (<a class="local col7 ref" href="#277ret" title='ret' data-ref="277ret">ret</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="807">807</th><td>                    <b>return</b> <a class="local col7 ref" href="#277ret" title='ret' data-ref="277ret">ret</a>;</td></tr>
<tr><th id="808">808</th><td>                }</td></tr>
<tr><th id="809">809</th><td>            }</td></tr>
<tr><th id="810">810</th><td>        } <b>else</b> {</td></tr>
<tr><th id="811">811</th><td>            <b>if</b> (!<a class="local col9 ref" href="#269entry_valid" title='entry_valid' data-ref="269entry_valid">entry_valid</a>) {</td></tr>
<tr><th id="812">812</th><td>                <a class="ref" href="trace.h.html#trace_vtd_page_walk_skip_perm" title='trace_vtd_page_walk_skip_perm' data-ref="trace_vtd_page_walk_skip_perm">trace_vtd_page_walk_skip_perm</a>(<a class="local col5 ref" href="#275iova" title='iova' data-ref="275iova">iova</a>, <a class="local col6 ref" href="#276iova_next" title='iova_next' data-ref="276iova_next">iova_next</a>);</td></tr>
<tr><th id="813">813</th><td>                <b>goto</b> <a class="lbl" href="#278next" data-ref="278next">next</a>;</td></tr>
<tr><th id="814">814</th><td>            }</td></tr>
<tr><th id="815">815</th><td>            <a class="local col7 ref" href="#277ret" title='ret' data-ref="277ret">ret</a> = <a class="tu ref" href="#vtd_page_walk_level" title='vtd_page_walk_level' data-use='c' data-ref="vtd_page_walk_level">vtd_page_walk_level</a>(<a class="tu ref" href="#vtd_get_slpte_addr" title='vtd_get_slpte_addr' data-use='c' data-ref="vtd_get_slpte_addr">vtd_get_slpte_addr</a>(<a class="local col1 ref" href="#271slpte" title='slpte' data-ref="271slpte">slpte</a>), <a class="local col5 ref" href="#275iova" title='iova' data-ref="275iova">iova</a>,</td></tr>
<tr><th id="816">816</th><td>                                      <a class="macro" href="../../../include/glib-2.0/glib/gmacros.h.html#291" title="(((iova_next) &lt; (end)) ? (iova_next) : (end))" data-ref="_M/MIN">MIN</a>(<a class="local col6 ref" href="#276iova_next" title='iova_next' data-ref="276iova_next">iova_next</a>, <a class="local col0 ref" href="#260end" title='end' data-ref="260end">end</a>), <a class="local col1 ref" href="#261hook_fn" title='hook_fn' data-ref="261hook_fn">hook_fn</a>, <a class="local col2 ref" href="#262private" title='private' data-ref="262private">private</a>,</td></tr>
<tr><th id="817">817</th><td>                                      <a class="local col3 ref" href="#263level" title='level' data-ref="263level">level</a> - <var>1</var>, <a class="local col7 ref" href="#267read_cur" title='read_cur' data-ref="267read_cur">read_cur</a>, <a class="local col8 ref" href="#268write_cur" title='write_cur' data-ref="268write_cur">write_cur</a>,</td></tr>
<tr><th id="818">818</th><td>                                      <a class="local col6 ref" href="#266notify_unmap" title='notify_unmap' data-ref="266notify_unmap">notify_unmap</a>);</td></tr>
<tr><th id="819">819</th><td>            <b>if</b> (<a class="local col7 ref" href="#277ret" title='ret' data-ref="277ret">ret</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="820">820</th><td>                <b>return</b> <a class="local col7 ref" href="#277ret" title='ret' data-ref="277ret">ret</a>;</td></tr>
<tr><th id="821">821</th><td>            }</td></tr>
<tr><th id="822">822</th><td>        }</td></tr>
<tr><th id="823">823</th><td></td></tr>
<tr><th id="824">824</th><td><dfn class="lbl" id="278next" data-ref="278next">next</dfn>:</td></tr>
<tr><th id="825">825</th><td>        <a class="local col5 ref" href="#275iova" title='iova' data-ref="275iova">iova</a> = <a class="local col6 ref" href="#276iova_next" title='iova_next' data-ref="276iova_next">iova_next</a>;</td></tr>
<tr><th id="826">826</th><td>    }</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="829">829</th><td>}</td></tr>
<tr><th id="830">830</th><td></td></tr>
<tr><th id="831">831</th><td><i class="doc" data-doc="vtd_page_walk">/**</i></td></tr>
<tr><th id="832">832</th><td><i class="doc" data-doc="vtd_page_walk"> * vtd_page_walk - walk specific IOVA range, and call the hook</i></td></tr>
<tr><th id="833">833</th><td><i class="doc" data-doc="vtd_page_walk"> *</i></td></tr>
<tr><th id="834">834</th><td><i class="doc" data-doc="vtd_page_walk"> *<span class="command"> @ce</span>: context entry to walk upon</i></td></tr>
<tr><th id="835">835</th><td><i class="doc" data-doc="vtd_page_walk"> *<span class="command"> @start</span>: IOVA address to start the walk</i></td></tr>
<tr><th id="836">836</th><td><i class="doc" data-doc="vtd_page_walk"> *<span class="command"> @end</span>: IOVA range end address (start &lt;= addr &lt; end)</i></td></tr>
<tr><th id="837">837</th><td><i class="doc" data-doc="vtd_page_walk"> *<span class="command"> @hook</span>_fn: the hook that to be called for each detected area</i></td></tr>
<tr><th id="838">838</th><td><i class="doc" data-doc="vtd_page_walk"> *<span class="command"> @private</span>: private data for the hook function</i></td></tr>
<tr><th id="839">839</th><td><i class="doc" data-doc="vtd_page_walk"> */</i></td></tr>
<tr><th id="840">840</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="vtd_page_walk" title='vtd_page_walk' data-type='int vtd_page_walk(VTDContextEntry * ce, uint64_t start, uint64_t end, vtd_page_walk_hook hook_fn, void * private, _Bool notify_unmap)' data-ref="vtd_page_walk">vtd_page_walk</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> *<dfn class="local col9 decl" id="279ce" title='ce' data-type='VTDContextEntry *' data-ref="279ce">ce</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="280start" title='start' data-type='uint64_t' data-ref="280start">start</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="281end" title='end' data-type='uint64_t' data-ref="281end">end</dfn>,</td></tr>
<tr><th id="841">841</th><td>                         <a class="typedef" href="#vtd_page_walk_hook" title='vtd_page_walk_hook' data-type='int (*)(IOMMUTLBEntry *, void *)' data-ref="vtd_page_walk_hook">vtd_page_walk_hook</a> <dfn class="local col2 decl" id="282hook_fn" title='hook_fn' data-type='vtd_page_walk_hook' data-ref="282hook_fn">hook_fn</dfn>, <em>void</em> *<dfn class="local col3 decl" id="283private" title='private' data-type='void *' data-ref="283private">private</dfn>,</td></tr>
<tr><th id="842">842</th><td>                         <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col4 decl" id="284notify_unmap" title='notify_unmap' data-type='_Bool' data-ref="284notify_unmap">notify_unmap</dfn>)</td></tr>
<tr><th id="843">843</th><td>{</td></tr>
<tr><th id="844">844</th><td>    <a class="typedef" href="../../include/sysemu/dma.h.html#dma_addr_t" title='dma_addr_t' data-type='uint64_t' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="local col5 decl" id="285addr" title='addr' data-type='dma_addr_t' data-ref="285addr">addr</dfn> = <a class="tu ref" href="#vtd_ce_get_slpt_base" title='vtd_ce_get_slpt_base' data-use='c' data-ref="vtd_ce_get_slpt_base">vtd_ce_get_slpt_base</a>(<a class="local col9 ref" href="#279ce" title='ce' data-ref="279ce">ce</a>);</td></tr>
<tr><th id="845">845</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="286level" title='level' data-type='uint32_t' data-ref="286level">level</dfn> = <a class="tu ref" href="#vtd_ce_get_level" title='vtd_ce_get_level' data-use='c' data-ref="vtd_ce_get_level">vtd_ce_get_level</a>(<a class="local col9 ref" href="#279ce" title='ce' data-ref="279ce">ce</a>);</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td>    <b>if</b> (!<a class="tu ref" href="#vtd_iova_range_check" title='vtd_iova_range_check' data-use='c' data-ref="vtd_iova_range_check">vtd_iova_range_check</a>(<a class="local col0 ref" href="#280start" title='start' data-ref="280start">start</a>, <a class="local col9 ref" href="#279ce" title='ce' data-ref="279ce">ce</a>)) {</td></tr>
<tr><th id="848">848</th><td>        <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_ADDR_BEYOND_MGAW" title='VTDFaultReason::VTD_FR_ADDR_BEYOND_MGAW' data-ref="VTDFaultReason::VTD_FR_ADDR_BEYOND_MGAW">VTD_FR_ADDR_BEYOND_MGAW</a>;</td></tr>
<tr><th id="849">849</th><td>    }</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td>    <b>if</b> (!<a class="tu ref" href="#vtd_iova_range_check" title='vtd_iova_range_check' data-use='c' data-ref="vtd_iova_range_check">vtd_iova_range_check</a>(<a class="local col1 ref" href="#281end" title='end' data-ref="281end">end</a>, <a class="local col9 ref" href="#279ce" title='ce' data-ref="279ce">ce</a>)) {</td></tr>
<tr><th id="852">852</th><td>        <i>/* Fix end so that it reaches the maximum */</i></td></tr>
<tr><th id="853">853</th><td>        <a class="local col1 ref" href="#281end" title='end' data-ref="281end">end</a> = <a class="tu ref" href="#vtd_iova_limit" title='vtd_iova_limit' data-use='c' data-ref="vtd_iova_limit">vtd_iova_limit</a>(<a class="local col9 ref" href="#279ce" title='ce' data-ref="279ce">ce</a>);</td></tr>
<tr><th id="854">854</th><td>    }</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>    <b>return</b> <a class="tu ref" href="#vtd_page_walk_level" title='vtd_page_walk_level' data-use='c' data-ref="vtd_page_walk_level">vtd_page_walk_level</a>(<a class="local col5 ref" href="#285addr" title='addr' data-ref="285addr">addr</a>, <a class="local col0 ref" href="#280start" title='start' data-ref="280start">start</a>, <a class="local col1 ref" href="#281end" title='end' data-ref="281end">end</a>, <a class="local col2 ref" href="#282hook_fn" title='hook_fn' data-ref="282hook_fn">hook_fn</a>, <a class="local col3 ref" href="#283private" title='private' data-ref="283private">private</a>,</td></tr>
<tr><th id="857">857</th><td>                               <a class="local col6 ref" href="#286level" title='level' data-ref="286level">level</a>, <span class="macro" title="1" data-ref="_M/true">true</span>, <span class="macro" title="1" data-ref="_M/true">true</span>, <a class="local col4 ref" href="#284notify_unmap" title='notify_unmap' data-ref="284notify_unmap">notify_unmap</a>);</td></tr>
<tr><th id="858">858</th><td>}</td></tr>
<tr><th id="859">859</th><td></td></tr>
<tr><th id="860">860</th><td><i  data-doc="vtd_dev_to_context_entry">/* Map a device to its corresponding domain (context-entry) */</i></td></tr>
<tr><th id="861">861</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="vtd_dev_to_context_entry" title='vtd_dev_to_context_entry' data-type='int vtd_dev_to_context_entry(IntelIOMMUState * s, uint8_t bus_num, uint8_t devfn, VTDContextEntry * ce)' data-ref="vtd_dev_to_context_entry">vtd_dev_to_context_entry</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col7 decl" id="287s" title='s' data-type='IntelIOMMUState *' data-ref="287s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="288bus_num" title='bus_num' data-type='uint8_t' data-ref="288bus_num">bus_num</dfn>,</td></tr>
<tr><th id="862">862</th><td>                                    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="289devfn" title='devfn' data-type='uint8_t' data-ref="289devfn">devfn</dfn>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> *<dfn class="local col0 decl" id="290ce" title='ce' data-type='VTDContextEntry *' data-ref="290ce">ce</dfn>)</td></tr>
<tr><th id="863">863</th><td>{</td></tr>
<tr><th id="864">864</th><td>    <a class="typedef" href="intel_iommu_internal.h.html#VTDRootEntry" title='VTDRootEntry' data-type='struct VTDRootEntry' data-ref="VTDRootEntry">VTDRootEntry</a> <dfn class="local col1 decl" id="291re" title='re' data-type='VTDRootEntry' data-ref="291re">re</dfn>;</td></tr>
<tr><th id="865">865</th><td>    <em>int</em> <dfn class="local col2 decl" id="292ret_fr" title='ret_fr' data-type='int' data-ref="292ret_fr">ret_fr</dfn>;</td></tr>
<tr><th id="866">866</th><td>    <a class="typedef" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUState" title='X86IOMMUState' data-type='struct X86IOMMUState' data-ref="X86IOMMUState">X86IOMMUState</a> *<dfn class="local col3 decl" id="293x86_iommu" title='x86_iommu' data-type='X86IOMMUState *' data-ref="293x86_iommu">x86_iommu</dfn> = <a class="macro" href="../../include/hw/i386/x86-iommu.h.html#27" title="((X86IOMMUState *)object_dynamic_cast_assert(((Object *)((s))), ((&quot;x86-iommu&quot;)), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 866, __func__))" data-ref="_M/X86_IOMMU_DEVICE">X86_IOMMU_DEVICE</a>(<a class="local col7 ref" href="#287s" title='s' data-ref="287s">s</a>);</td></tr>
<tr><th id="867">867</th><td></td></tr>
<tr><th id="868">868</th><td>    <a class="local col2 ref" href="#292ret_fr" title='ret_fr' data-ref="292ret_fr">ret_fr</a> = <a class="tu ref" href="#vtd_get_root_entry" title='vtd_get_root_entry' data-use='c' data-ref="vtd_get_root_entry">vtd_get_root_entry</a>(<a class="local col7 ref" href="#287s" title='s' data-ref="287s">s</a>, <a class="local col8 ref" href="#288bus_num" title='bus_num' data-ref="288bus_num">bus_num</a>, &amp;<a class="local col1 ref" href="#291re" title='re' data-ref="291re">re</a>);</td></tr>
<tr><th id="869">869</th><td>    <b>if</b> (<a class="local col2 ref" href="#292ret_fr" title='ret_fr' data-ref="292ret_fr">ret_fr</a>) {</td></tr>
<tr><th id="870">870</th><td>        <b>return</b> <a class="local col2 ref" href="#292ret_fr" title='ret_fr' data-ref="292ret_fr">ret_fr</a>;</td></tr>
<tr><th id="871">871</th><td>    }</td></tr>
<tr><th id="872">872</th><td></td></tr>
<tr><th id="873">873</th><td>    <b>if</b> (!<a class="tu ref" href="#vtd_root_entry_present" title='vtd_root_entry_present' data-use='c' data-ref="vtd_root_entry_present">vtd_root_entry_present</a>(&amp;<a class="local col1 ref" href="#291re" title='re' data-ref="291re">re</a>)) {</td></tr>
<tr><th id="874">874</th><td>        <i>/* Not error - it's okay we don't have root entry. */</i></td></tr>
<tr><th id="875">875</th><td>        <a class="ref" href="trace.h.html#trace_vtd_re_not_present" title='trace_vtd_re_not_present' data-ref="trace_vtd_re_not_present">trace_vtd_re_not_present</a>(<a class="local col8 ref" href="#288bus_num" title='bus_num' data-ref="288bus_num">bus_num</a>);</td></tr>
<tr><th id="876">876</th><td>        <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_ROOT_ENTRY_P" title='VTDFaultReason::VTD_FR_ROOT_ENTRY_P' data-ref="VTDFaultReason::VTD_FR_ROOT_ENTRY_P">VTD_FR_ROOT_ENTRY_P</a>;</td></tr>
<tr><th id="877">877</th><td>    }</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>    <b>if</b> (<a class="local col1 ref" href="#291re" title='re' data-ref="291re">re</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDRootEntry::rsvd" title='VTDRootEntry::rsvd' data-ref="VTDRootEntry::rsvd">rsvd</a> || (<a class="local col1 ref" href="#291re" title='re' data-ref="291re">re</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDRootEntry::val" title='VTDRootEntry::val' data-ref="VTDRootEntry::val">val</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#407" title="(0xffeULL | ~((1ULL &lt;&lt; 39) - 1))" data-ref="_M/VTD_ROOT_ENTRY_RSVD">VTD_ROOT_ENTRY_RSVD</a>)) {</td></tr>
<tr><th id="880">880</th><td>        <a class="ref" href="trace.h.html#trace_vtd_re_invalid" title='trace_vtd_re_invalid' data-ref="trace_vtd_re_invalid">trace_vtd_re_invalid</a>(<a class="local col1 ref" href="#291re" title='re' data-ref="291re">re</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDRootEntry::rsvd" title='VTDRootEntry::rsvd' data-ref="VTDRootEntry::rsvd">rsvd</a>, <a class="local col1 ref" href="#291re" title='re' data-ref="291re">re</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDRootEntry::val" title='VTDRootEntry::val' data-ref="VTDRootEntry::val">val</a>);</td></tr>
<tr><th id="881">881</th><td>        <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_ROOT_ENTRY_RSVD" title='VTDFaultReason::VTD_FR_ROOT_ENTRY_RSVD' data-ref="VTDFaultReason::VTD_FR_ROOT_ENTRY_RSVD">VTD_FR_ROOT_ENTRY_RSVD</a>;</td></tr>
<tr><th id="882">882</th><td>    }</td></tr>
<tr><th id="883">883</th><td></td></tr>
<tr><th id="884">884</th><td>    <a class="local col2 ref" href="#292ret_fr" title='ret_fr' data-ref="292ret_fr">ret_fr</a> = <a class="tu ref" href="#vtd_get_context_entry_from_root" title='vtd_get_context_entry_from_root' data-use='c' data-ref="vtd_get_context_entry_from_root">vtd_get_context_entry_from_root</a>(&amp;<a class="local col1 ref" href="#291re" title='re' data-ref="291re">re</a>, <a class="local col9 ref" href="#289devfn" title='devfn' data-ref="289devfn">devfn</a>, <a class="local col0 ref" href="#290ce" title='ce' data-ref="290ce">ce</a>);</td></tr>
<tr><th id="885">885</th><td>    <b>if</b> (<a class="local col2 ref" href="#292ret_fr" title='ret_fr' data-ref="292ret_fr">ret_fr</a>) {</td></tr>
<tr><th id="886">886</th><td>        <b>return</b> <a class="local col2 ref" href="#292ret_fr" title='ret_fr' data-ref="292ret_fr">ret_fr</a>;</td></tr>
<tr><th id="887">887</th><td>    }</td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td>    <b>if</b> (!<a class="tu ref" href="#vtd_ce_present" title='vtd_ce_present' data-use='c' data-ref="vtd_ce_present">vtd_ce_present</a>(<a class="local col0 ref" href="#290ce" title='ce' data-ref="290ce">ce</a>)) {</td></tr>
<tr><th id="890">890</th><td>        <i>/* Not error - it's okay we don't have context entry. */</i></td></tr>
<tr><th id="891">891</th><td>        <a class="ref" href="trace.h.html#trace_vtd_ce_not_present" title='trace_vtd_ce_not_present' data-ref="trace_vtd_ce_not_present">trace_vtd_ce_not_present</a>(<a class="local col8 ref" href="#288bus_num" title='bus_num' data-ref="288bus_num">bus_num</a>, <a class="local col9 ref" href="#289devfn" title='devfn' data-ref="289devfn">devfn</a>);</td></tr>
<tr><th id="892">892</th><td>        <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_CONTEXT_ENTRY_P" title='VTDFaultReason::VTD_FR_CONTEXT_ENTRY_P' data-ref="VTDFaultReason::VTD_FR_CONTEXT_ENTRY_P">VTD_FR_CONTEXT_ENTRY_P</a>;</td></tr>
<tr><th id="893">893</th><td>    }</td></tr>
<tr><th id="894">894</th><td></td></tr>
<tr><th id="895">895</th><td>    <b>if</b> ((<a class="local col0 ref" href="#290ce" title='ce' data-ref="290ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::hi" title='VTDContextEntry::hi' data-ref="VTDContextEntry::hi">hi</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#423" title="0xffffffffff000080ULL" data-ref="_M/VTD_CONTEXT_ENTRY_RSVD_HI">VTD_CONTEXT_ENTRY_RSVD_HI</a>) ||</td></tr>
<tr><th id="896">896</th><td>        (<a class="local col0 ref" href="#290ce" title='ce' data-ref="290ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::lo" title='VTDContextEntry::lo' data-ref="VTDContextEntry::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#419" title="(0xff0ULL | ~((1ULL &lt;&lt; 39) - 1))" data-ref="_M/VTD_CONTEXT_ENTRY_RSVD_LO">VTD_CONTEXT_ENTRY_RSVD_LO</a>)) {</td></tr>
<tr><th id="897">897</th><td>        <a class="ref" href="trace.h.html#trace_vtd_ce_invalid" title='trace_vtd_ce_invalid' data-ref="trace_vtd_ce_invalid">trace_vtd_ce_invalid</a>(<a class="local col0 ref" href="#290ce" title='ce' data-ref="290ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::hi" title='VTDContextEntry::hi' data-ref="VTDContextEntry::hi">hi</a>, <a class="local col0 ref" href="#290ce" title='ce' data-ref="290ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::lo" title='VTDContextEntry::lo' data-ref="VTDContextEntry::lo">lo</a>);</td></tr>
<tr><th id="898">898</th><td>        <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_CONTEXT_ENTRY_RSVD" title='VTDFaultReason::VTD_FR_CONTEXT_ENTRY_RSVD' data-ref="VTDFaultReason::VTD_FR_CONTEXT_ENTRY_RSVD">VTD_FR_CONTEXT_ENTRY_RSVD</a>;</td></tr>
<tr><th id="899">899</th><td>    }</td></tr>
<tr><th id="900">900</th><td></td></tr>
<tr><th id="901">901</th><td>    <i>/* Check if the programming of context-entry is valid */</i></td></tr>
<tr><th id="902">902</th><td>    <b>if</b> (!<a class="tu ref" href="#vtd_is_level_supported" title='vtd_is_level_supported' data-use='c' data-ref="vtd_is_level_supported">vtd_is_level_supported</a>(<a class="local col7 ref" href="#287s" title='s' data-ref="287s">s</a>, <a class="tu ref" href="#vtd_ce_get_level" title='vtd_ce_get_level' data-use='c' data-ref="vtd_ce_get_level">vtd_ce_get_level</a>(<a class="local col0 ref" href="#290ce" title='ce' data-ref="290ce">ce</a>))) {</td></tr>
<tr><th id="903">903</th><td>        <a class="ref" href="trace.h.html#trace_vtd_ce_invalid" title='trace_vtd_ce_invalid' data-ref="trace_vtd_ce_invalid">trace_vtd_ce_invalid</a>(<a class="local col0 ref" href="#290ce" title='ce' data-ref="290ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::hi" title='VTDContextEntry::hi' data-ref="VTDContextEntry::hi">hi</a>, <a class="local col0 ref" href="#290ce" title='ce' data-ref="290ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::lo" title='VTDContextEntry::lo' data-ref="VTDContextEntry::lo">lo</a>);</td></tr>
<tr><th id="904">904</th><td>        <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_CONTEXT_ENTRY_INV" title='VTDFaultReason::VTD_FR_CONTEXT_ENTRY_INV' data-ref="VTDFaultReason::VTD_FR_CONTEXT_ENTRY_INV">VTD_FR_CONTEXT_ENTRY_INV</a>;</td></tr>
<tr><th id="905">905</th><td>    }</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>    <i>/* Do translation type check */</i></td></tr>
<tr><th id="908">908</th><td>    <b>if</b> (!<a class="tu ref" href="#vtd_ce_type_check" title='vtd_ce_type_check' data-use='c' data-ref="vtd_ce_type_check">vtd_ce_type_check</a>(<a class="local col3 ref" href="#293x86_iommu" title='x86_iommu' data-ref="293x86_iommu">x86_iommu</a>, <a class="local col0 ref" href="#290ce" title='ce' data-ref="290ce">ce</a>)) {</td></tr>
<tr><th id="909">909</th><td>        <a class="ref" href="trace.h.html#trace_vtd_ce_invalid" title='trace_vtd_ce_invalid' data-ref="trace_vtd_ce_invalid">trace_vtd_ce_invalid</a>(<a class="local col0 ref" href="#290ce" title='ce' data-ref="290ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::hi" title='VTDContextEntry::hi' data-ref="VTDContextEntry::hi">hi</a>, <a class="local col0 ref" href="#290ce" title='ce' data-ref="290ce">ce</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::lo" title='VTDContextEntry::lo' data-ref="VTDContextEntry::lo">lo</a>);</td></tr>
<tr><th id="910">910</th><td>        <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_CONTEXT_ENTRY_INV" title='VTDFaultReason::VTD_FR_CONTEXT_ENTRY_INV' data-ref="VTDFaultReason::VTD_FR_CONTEXT_ENTRY_INV">VTD_FR_CONTEXT_ENTRY_INV</a>;</td></tr>
<tr><th id="911">911</th><td>    }</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="914">914</th><td>}</td></tr>
<tr><th id="915">915</th><td></td></tr>
<tr><th id="916">916</th><td><i  data-doc="vtd_dev_get_trans_type">/*</i></td></tr>
<tr><th id="917">917</th><td><i  data-doc="vtd_dev_get_trans_type"> * Fetch translation type for specific device. Returns &lt;0 if error</i></td></tr>
<tr><th id="918">918</th><td><i  data-doc="vtd_dev_get_trans_type"> * happens, otherwise return the shifted type to check against</i></td></tr>
<tr><th id="919">919</th><td><i  data-doc="vtd_dev_get_trans_type"> * VTD_CONTEXT_TT_*.</i></td></tr>
<tr><th id="920">920</th><td><i  data-doc="vtd_dev_get_trans_type"> */</i></td></tr>
<tr><th id="921">921</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="vtd_dev_get_trans_type" title='vtd_dev_get_trans_type' data-type='int vtd_dev_get_trans_type(VTDAddressSpace * as)' data-ref="vtd_dev_get_trans_type">vtd_dev_get_trans_type</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col4 decl" id="294as" title='as' data-type='VTDAddressSpace *' data-ref="294as">as</dfn>)</td></tr>
<tr><th id="922">922</th><td>{</td></tr>
<tr><th id="923">923</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col5 decl" id="295s" title='s' data-type='IntelIOMMUState *' data-ref="295s">s</dfn>;</td></tr>
<tr><th id="924">924</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> <dfn class="local col6 decl" id="296ce" title='ce' data-type='VTDContextEntry' data-ref="296ce">ce</dfn>;</td></tr>
<tr><th id="925">925</th><td>    <em>int</em> <dfn class="local col7 decl" id="297ret" title='ret' data-type='int' data-ref="297ret">ret</dfn>;</td></tr>
<tr><th id="926">926</th><td></td></tr>
<tr><th id="927">927</th><td>    <a class="local col5 ref" href="#295s" title='s' data-ref="295s">s</a> = <a class="local col4 ref" href="#294as" title='as' data-ref="294as">as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu_state" title='VTDAddressSpace::iommu_state' data-ref="VTDAddressSpace::iommu_state">iommu_state</a>;</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>    <a class="local col7 ref" href="#297ret" title='ret' data-ref="297ret">ret</a> = <a class="tu ref" href="#vtd_dev_to_context_entry" title='vtd_dev_to_context_entry' data-use='c' data-ref="vtd_dev_to_context_entry">vtd_dev_to_context_entry</a>(<a class="local col5 ref" href="#295s" title='s' data-ref="295s">s</a>, <a class="ref" href="../../include/hw/pci/pci.h.html#pci_bus_num" title='pci_bus_num' data-ref="pci_bus_num">pci_bus_num</a>(<a class="local col4 ref" href="#294as" title='as' data-ref="294as">as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::bus" title='VTDAddressSpace::bus' data-ref="VTDAddressSpace::bus">bus</a>),</td></tr>
<tr><th id="930">930</th><td>                                   <a class="local col4 ref" href="#294as" title='as' data-ref="294as">as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>, &amp;<a class="local col6 ref" href="#296ce" title='ce' data-ref="296ce">ce</a>);</td></tr>
<tr><th id="931">931</th><td>    <b>if</b> (<a class="local col7 ref" href="#297ret" title='ret' data-ref="297ret">ret</a>) {</td></tr>
<tr><th id="932">932</th><td>        <b>return</b> <a class="local col7 ref" href="#297ret" title='ret' data-ref="297ret">ret</a>;</td></tr>
<tr><th id="933">933</th><td>    }</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>    <b>return</b> <a class="tu ref" href="#vtd_ce_get_type" title='vtd_ce_get_type' data-use='c' data-ref="vtd_ce_get_type">vtd_ce_get_type</a>(&amp;<a class="local col6 ref" href="#296ce" title='ce' data-ref="296ce">ce</a>);</td></tr>
<tr><th id="936">936</th><td>}</td></tr>
<tr><th id="937">937</th><td></td></tr>
<tr><th id="938">938</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_dev_pt_enabled" title='vtd_dev_pt_enabled' data-type='_Bool vtd_dev_pt_enabled(VTDAddressSpace * as)' data-ref="vtd_dev_pt_enabled">vtd_dev_pt_enabled</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col8 decl" id="298as" title='as' data-type='VTDAddressSpace *' data-ref="298as">as</dfn>)</td></tr>
<tr><th id="939">939</th><td>{</td></tr>
<tr><th id="940">940</th><td>    <em>int</em> <dfn class="local col9 decl" id="299ret" title='ret' data-type='int' data-ref="299ret">ret</dfn>;</td></tr>
<tr><th id="941">941</th><td></td></tr>
<tr><th id="942">942</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((as) ? (void) (0) : __assert_fail (&quot;as&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 942, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#298as" title='as' data-ref="298as">as</a>);</td></tr>
<tr><th id="943">943</th><td></td></tr>
<tr><th id="944">944</th><td>    <a class="local col9 ref" href="#299ret" title='ret' data-ref="299ret">ret</a> = <a class="tu ref" href="#vtd_dev_get_trans_type" title='vtd_dev_get_trans_type' data-use='c' data-ref="vtd_dev_get_trans_type">vtd_dev_get_trans_type</a>(<a class="local col8 ref" href="#298as" title='as' data-ref="298as">as</a>);</td></tr>
<tr><th id="945">945</th><td>    <b>if</b> (<a class="local col9 ref" href="#299ret" title='ret' data-ref="299ret">ret</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="946">946</th><td>        <i>/*</i></td></tr>
<tr><th id="947">947</th><td><i>         * Possibly failed to parse the context entry for some reason</i></td></tr>
<tr><th id="948">948</th><td><i>         * (e.g., during init, or any guest configuration errors on</i></td></tr>
<tr><th id="949">949</th><td><i>         * context entries). We should assume PT not enabled for</i></td></tr>
<tr><th id="950">950</th><td><i>         * safety.</i></td></tr>
<tr><th id="951">951</th><td><i>         */</i></td></tr>
<tr><th id="952">952</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="953">953</th><td>    }</td></tr>
<tr><th id="954">954</th><td></td></tr>
<tr><th id="955">955</th><td>    <b>return</b> <a class="local col9 ref" href="#299ret" title='ret' data-ref="299ret">ret</a> == <a class="macro" href="intel_iommu_internal.h.html#416" title="(2ULL &lt;&lt; 2)" data-ref="_M/VTD_CONTEXT_TT_PASS_THROUGH">VTD_CONTEXT_TT_PASS_THROUGH</a>;</td></tr>
<tr><th id="956">956</th><td>}</td></tr>
<tr><th id="957">957</th><td></td></tr>
<tr><th id="958">958</th><td><i  data-doc="vtd_switch_address_space">/* Return whether the device is using IOMMU translation. */</i></td></tr>
<tr><th id="959">959</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_switch_address_space" title='vtd_switch_address_space' data-type='_Bool vtd_switch_address_space(VTDAddressSpace * as)' data-ref="vtd_switch_address_space">vtd_switch_address_space</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col0 decl" id="300as" title='as' data-type='VTDAddressSpace *' data-ref="300as">as</dfn>)</td></tr>
<tr><th id="960">960</th><td>{</td></tr>
<tr><th id="961">961</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col1 decl" id="301use_iommu" title='use_iommu' data-type='_Bool' data-ref="301use_iommu">use_iommu</dfn>;</td></tr>
<tr><th id="962">962</th><td></td></tr>
<tr><th id="963">963</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((as) ? (void) (0) : __assert_fail (&quot;as&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 963, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#300as" title='as' data-ref="300as">as</a>);</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>    <a class="local col1 ref" href="#301use_iommu" title='use_iommu' data-ref="301use_iommu">use_iommu</a> = <a class="local col0 ref" href="#300as" title='as' data-ref="300as">as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu_state" title='VTDAddressSpace::iommu_state' data-ref="VTDAddressSpace::iommu_state">iommu_state</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::dmar_enabled" title='IntelIOMMUState::dmar_enabled' data-ref="IntelIOMMUState::dmar_enabled">dmar_enabled</a> &amp; !<a class="tu ref" href="#vtd_dev_pt_enabled" title='vtd_dev_pt_enabled' data-use='c' data-ref="vtd_dev_pt_enabled">vtd_dev_pt_enabled</a>(<a class="local col0 ref" href="#300as" title='as' data-ref="300as">as</a>);</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td>    <a class="ref" href="trace.h.html#trace_vtd_switch_address_space" title='trace_vtd_switch_address_space' data-ref="trace_vtd_switch_address_space">trace_vtd_switch_address_space</a>(<a class="ref" href="../../include/hw/pci/pci.h.html#pci_bus_num" title='pci_bus_num' data-ref="pci_bus_num">pci_bus_num</a>(<a class="local col0 ref" href="#300as" title='as' data-ref="300as">as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::bus" title='VTDAddressSpace::bus' data-ref="VTDAddressSpace::bus">bus</a>),</td></tr>
<tr><th id="968">968</th><td>                                   <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#43" title="(((as-&gt;devfn) &gt;&gt; 3) &amp; 0x1f)" data-ref="_M/VTD_PCI_SLOT">VTD_PCI_SLOT</a>(<a class="local col0 ref" href="#300as" title='as' data-ref="300as">as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>),</td></tr>
<tr><th id="969">969</th><td>                                   <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#44" title="((as-&gt;devfn) &amp; 0x07)" data-ref="_M/VTD_PCI_FUNC">VTD_PCI_FUNC</a>(<a class="local col0 ref" href="#300as" title='as' data-ref="300as">as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>),</td></tr>
<tr><th id="970">970</th><td>                                   <a class="local col1 ref" href="#301use_iommu" title='use_iommu' data-ref="301use_iommu">use_iommu</a>);</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td>    <i>/* Turn off first then on the other */</i></td></tr>
<tr><th id="973">973</th><td>    <b>if</b> (<a class="local col1 ref" href="#301use_iommu" title='use_iommu' data-ref="301use_iommu">use_iommu</a>) {</td></tr>
<tr><th id="974">974</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_enabled" title='memory_region_set_enabled' data-ref="memory_region_set_enabled">memory_region_set_enabled</a>(&amp;<a class="local col0 ref" href="#300as" title='as' data-ref="300as">as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::sys_alias" title='VTDAddressSpace::sys_alias' data-ref="VTDAddressSpace::sys_alias">sys_alias</a>, <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="975">975</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_enabled" title='memory_region_set_enabled' data-ref="memory_region_set_enabled">memory_region_set_enabled</a>(<a class="macro" href="../../include/exec/memory.h.html#36" title="((MemoryRegion *)object_dynamic_cast_assert(((Object *)((&amp;as-&gt;iommu))), (&quot;qemu:memory-region&quot;), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 975, __func__))" data-ref="_M/MEMORY_REGION">MEMORY_REGION</a>(&amp;<a class="local col0 ref" href="#300as" title='as' data-ref="300as">as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu" title='VTDAddressSpace::iommu' data-ref="VTDAddressSpace::iommu">iommu</a>), <span class="macro" title="1" data-ref="_M/true">true</span>);</td></tr>
<tr><th id="976">976</th><td>    } <b>else</b> {</td></tr>
<tr><th id="977">977</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_enabled" title='memory_region_set_enabled' data-ref="memory_region_set_enabled">memory_region_set_enabled</a>(<a class="macro" href="../../include/exec/memory.h.html#36" title="((MemoryRegion *)object_dynamic_cast_assert(((Object *)((&amp;as-&gt;iommu))), (&quot;qemu:memory-region&quot;), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 977, __func__))" data-ref="_M/MEMORY_REGION">MEMORY_REGION</a>(&amp;<a class="local col0 ref" href="#300as" title='as' data-ref="300as">as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu" title='VTDAddressSpace::iommu' data-ref="VTDAddressSpace::iommu">iommu</a>), <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="978">978</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_set_enabled" title='memory_region_set_enabled' data-ref="memory_region_set_enabled">memory_region_set_enabled</a>(&amp;<a class="local col0 ref" href="#300as" title='as' data-ref="300as">as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::sys_alias" title='VTDAddressSpace::sys_alias' data-ref="VTDAddressSpace::sys_alias">sys_alias</a>, <span class="macro" title="1" data-ref="_M/true">true</span>);</td></tr>
<tr><th id="979">979</th><td>    }</td></tr>
<tr><th id="980">980</th><td></td></tr>
<tr><th id="981">981</th><td>    <b>return</b> <a class="local col1 ref" href="#301use_iommu" title='use_iommu' data-ref="301use_iommu">use_iommu</a>;</td></tr>
<tr><th id="982">982</th><td>}</td></tr>
<tr><th id="983">983</th><td></td></tr>
<tr><th id="984">984</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_switch_address_space_all" title='vtd_switch_address_space_all' data-type='void vtd_switch_address_space_all(IntelIOMMUState * s)' data-ref="vtd_switch_address_space_all">vtd_switch_address_space_all</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col2 decl" id="302s" title='s' data-type='IntelIOMMUState *' data-ref="302s">s</dfn>)</td></tr>
<tr><th id="985">985</th><td>{</td></tr>
<tr><th id="986">986</th><td>    <a class="typedef" href="../../../include/glib-2.0/glib/ghash.h.html#GHashTableIter" title='GHashTableIter' data-type='struct _GHashTableIter' data-ref="GHashTableIter">GHashTableIter</a> <dfn class="local col3 decl" id="303iter" title='iter' data-type='GHashTableIter' data-ref="303iter">iter</dfn>;</td></tr>
<tr><th id="987">987</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDBus" title='VTDBus' data-type='struct VTDBus' data-ref="VTDBus">VTDBus</a> *<dfn class="local col4 decl" id="304vtd_bus" title='vtd_bus' data-type='VTDBus *' data-ref="304vtd_bus">vtd_bus</dfn>;</td></tr>
<tr><th id="988">988</th><td>    <em>int</em> <dfn class="local col5 decl" id="305i" title='i' data-type='int' data-ref="305i">i</dfn>;</td></tr>
<tr><th id="989">989</th><td></td></tr>
<tr><th id="990">990</th><td>    <a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_iter_init" title='g_hash_table_iter_init' data-ref="g_hash_table_iter_init">g_hash_table_iter_init</a>(&amp;<a class="local col3 ref" href="#303iter" title='iter' data-ref="303iter">iter</a>, <a class="local col2 ref" href="#302s" title='s' data-ref="302s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::vtd_as_by_busptr" title='IntelIOMMUState::vtd_as_by_busptr' data-ref="IntelIOMMUState::vtd_as_by_busptr">vtd_as_by_busptr</a>);</td></tr>
<tr><th id="991">991</th><td>    <b>while</b> (<a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_iter_next" title='g_hash_table_iter_next' data-ref="g_hash_table_iter_next">g_hash_table_iter_next</a>(&amp;<a class="local col3 ref" href="#303iter" title='iter' data-ref="303iter">iter</a>, <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>, (<em>void</em> **)&amp;<a class="local col4 ref" href="#304vtd_bus" title='vtd_bus' data-ref="304vtd_bus">vtd_bus</a>)) {</td></tr>
<tr><th id="992">992</th><td>        <b>for</b> (<a class="local col5 ref" href="#305i" title='i' data-ref="305i">i</a> = <var>0</var>; <a class="local col5 ref" href="#305i" title='i' data-ref="305i">i</a> &lt; <a class="macro" href="../../include/hw/i386/x86-iommu.h.html#34" title="256" data-ref="_M/X86_IOMMU_PCI_DEVFN_MAX">X86_IOMMU_PCI_DEVFN_MAX</a>; <a class="local col5 ref" href="#305i" title='i' data-ref="305i">i</a>++) {</td></tr>
<tr><th id="993">993</th><td>            <b>if</b> (!<a class="local col4 ref" href="#304vtd_bus" title='vtd_bus' data-ref="304vtd_bus">vtd_bus</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDBus::dev_as" title='VTDBus::dev_as' data-ref="VTDBus::dev_as">dev_as</a>[<a class="local col5 ref" href="#305i" title='i' data-ref="305i">i</a>]) {</td></tr>
<tr><th id="994">994</th><td>                <b>continue</b>;</td></tr>
<tr><th id="995">995</th><td>            }</td></tr>
<tr><th id="996">996</th><td>            <a class="tu ref" href="#vtd_switch_address_space" title='vtd_switch_address_space' data-use='c' data-ref="vtd_switch_address_space">vtd_switch_address_space</a>(<a class="local col4 ref" href="#304vtd_bus" title='vtd_bus' data-ref="304vtd_bus">vtd_bus</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDBus::dev_as" title='VTDBus::dev_as' data-ref="VTDBus::dev_as">dev_as</a>[<a class="local col5 ref" href="#305i" title='i' data-ref="305i">i</a>]);</td></tr>
<tr><th id="997">997</th><td>        }</td></tr>
<tr><th id="998">998</th><td>    }</td></tr>
<tr><th id="999">999</th><td>}</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td><em>static</em> <b>inline</b> <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl def" id="vtd_make_source_id" title='vtd_make_source_id' data-type='uint16_t vtd_make_source_id(uint8_t bus_num, uint8_t devfn)' data-ref="vtd_make_source_id">vtd_make_source_id</dfn>(<a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="306bus_num" title='bus_num' data-type='uint8_t' data-ref="306bus_num">bus_num</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col7 decl" id="307devfn" title='devfn' data-type='uint8_t' data-ref="307devfn">devfn</dfn>)</td></tr>
<tr><th id="1002">1002</th><td>{</td></tr>
<tr><th id="1003">1003</th><td>    <b>return</b> ((<a class="local col6 ref" href="#306bus_num" title='bus_num' data-ref="306bus_num">bus_num</a> &amp; <var>0xffUL</var>) &lt;&lt; <var>8</var>) | (<a class="local col7 ref" href="#307devfn" title='devfn' data-ref="307devfn">devfn</a> &amp; <var>0xffUL</var>);</td></tr>
<tr><th id="1004">1004</th><td>}</td></tr>
<tr><th id="1005">1005</th><td></td></tr>
<tr><th id="1006">1006</th><td><em>static</em> <em>const</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_qualified_faults" title='vtd_qualified_faults' data-type='const _Bool [41]' data-ref="vtd_qualified_faults">vtd_qualified_faults</dfn>[] = {</td></tr>
<tr><th id="1007">1007</th><td>    [<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_RESERVED" title='VTDFaultReason::VTD_FR_RESERVED' data-ref="VTDFaultReason::VTD_FR_RESERVED">VTD_FR_RESERVED</a>] = <span class="macro" title="0" data-ref="_M/false">false</span>,</td></tr>
<tr><th id="1008">1008</th><td>    [<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_ROOT_ENTRY_P" title='VTDFaultReason::VTD_FR_ROOT_ENTRY_P' data-ref="VTDFaultReason::VTD_FR_ROOT_ENTRY_P">VTD_FR_ROOT_ENTRY_P</a>] = <span class="macro" title="0" data-ref="_M/false">false</span>,</td></tr>
<tr><th id="1009">1009</th><td>    [<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_CONTEXT_ENTRY_P" title='VTDFaultReason::VTD_FR_CONTEXT_ENTRY_P' data-ref="VTDFaultReason::VTD_FR_CONTEXT_ENTRY_P">VTD_FR_CONTEXT_ENTRY_P</a>] = <span class="macro" title="1" data-ref="_M/true">true</span>,</td></tr>
<tr><th id="1010">1010</th><td>    [<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_CONTEXT_ENTRY_INV" title='VTDFaultReason::VTD_FR_CONTEXT_ENTRY_INV' data-ref="VTDFaultReason::VTD_FR_CONTEXT_ENTRY_INV">VTD_FR_CONTEXT_ENTRY_INV</a>] = <span class="macro" title="1" data-ref="_M/true">true</span>,</td></tr>
<tr><th id="1011">1011</th><td>    [<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_ADDR_BEYOND_MGAW" title='VTDFaultReason::VTD_FR_ADDR_BEYOND_MGAW' data-ref="VTDFaultReason::VTD_FR_ADDR_BEYOND_MGAW">VTD_FR_ADDR_BEYOND_MGAW</a>] = <span class="macro" title="1" data-ref="_M/true">true</span>,</td></tr>
<tr><th id="1012">1012</th><td>    [<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_WRITE" title='VTDFaultReason::VTD_FR_WRITE' data-ref="VTDFaultReason::VTD_FR_WRITE">VTD_FR_WRITE</a>] = <span class="macro" title="1" data-ref="_M/true">true</span>,</td></tr>
<tr><th id="1013">1013</th><td>    [<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_READ" title='VTDFaultReason::VTD_FR_READ' data-ref="VTDFaultReason::VTD_FR_READ">VTD_FR_READ</a>] = <span class="macro" title="1" data-ref="_M/true">true</span>,</td></tr>
<tr><th id="1014">1014</th><td>    [<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_PAGING_ENTRY_INV" title='VTDFaultReason::VTD_FR_PAGING_ENTRY_INV' data-ref="VTDFaultReason::VTD_FR_PAGING_ENTRY_INV">VTD_FR_PAGING_ENTRY_INV</a>] = <span class="macro" title="1" data-ref="_M/true">true</span>,</td></tr>
<tr><th id="1015">1015</th><td>    [<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_ROOT_TABLE_INV" title='VTDFaultReason::VTD_FR_ROOT_TABLE_INV' data-ref="VTDFaultReason::VTD_FR_ROOT_TABLE_INV">VTD_FR_ROOT_TABLE_INV</a>] = <span class="macro" title="0" data-ref="_M/false">false</span>,</td></tr>
<tr><th id="1016">1016</th><td>    [<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_CONTEXT_TABLE_INV" title='VTDFaultReason::VTD_FR_CONTEXT_TABLE_INV' data-ref="VTDFaultReason::VTD_FR_CONTEXT_TABLE_INV">VTD_FR_CONTEXT_TABLE_INV</a>] = <span class="macro" title="0" data-ref="_M/false">false</span>,</td></tr>
<tr><th id="1017">1017</th><td>    [<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_ROOT_ENTRY_RSVD" title='VTDFaultReason::VTD_FR_ROOT_ENTRY_RSVD' data-ref="VTDFaultReason::VTD_FR_ROOT_ENTRY_RSVD">VTD_FR_ROOT_ENTRY_RSVD</a>] = <span class="macro" title="0" data-ref="_M/false">false</span>,</td></tr>
<tr><th id="1018">1018</th><td>    [<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_PAGING_ENTRY_RSVD" title='VTDFaultReason::VTD_FR_PAGING_ENTRY_RSVD' data-ref="VTDFaultReason::VTD_FR_PAGING_ENTRY_RSVD">VTD_FR_PAGING_ENTRY_RSVD</a>] = <span class="macro" title="1" data-ref="_M/true">true</span>,</td></tr>
<tr><th id="1019">1019</th><td>    [<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_CONTEXT_ENTRY_TT" title='VTDFaultReason::VTD_FR_CONTEXT_ENTRY_TT' data-ref="VTDFaultReason::VTD_FR_CONTEXT_ENTRY_TT">VTD_FR_CONTEXT_ENTRY_TT</a>] = <span class="macro" title="1" data-ref="_M/true">true</span>,</td></tr>
<tr><th id="1020">1020</th><td>    [<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_RESERVED_ERR" title='VTDFaultReason::VTD_FR_RESERVED_ERR' data-ref="VTDFaultReason::VTD_FR_RESERVED_ERR">VTD_FR_RESERVED_ERR</a>] = <span class="macro" title="0" data-ref="_M/false">false</span>,</td></tr>
<tr><th id="1021">1021</th><td>    [<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_MAX" title='VTDFaultReason::VTD_FR_MAX' data-ref="VTDFaultReason::VTD_FR_MAX">VTD_FR_MAX</a>] = <span class="macro" title="0" data-ref="_M/false">false</span>,</td></tr>
<tr><th id="1022">1022</th><td>};</td></tr>
<tr><th id="1023">1023</th><td></td></tr>
<tr><th id="1024">1024</th><td><i  data-doc="vtd_is_qualified_fault">/* To see if a fault condition is "qualified", which is reported to software</i></td></tr>
<tr><th id="1025">1025</th><td><i  data-doc="vtd_is_qualified_fault"> * only if the FPD field in the context-entry used to process the faulting</i></td></tr>
<tr><th id="1026">1026</th><td><i  data-doc="vtd_is_qualified_fault"> * request is 0.</i></td></tr>
<tr><th id="1027">1027</th><td><i  data-doc="vtd_is_qualified_fault"> */</i></td></tr>
<tr><th id="1028">1028</th><td><em>static</em> <b>inline</b> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_is_qualified_fault" title='vtd_is_qualified_fault' data-type='_Bool vtd_is_qualified_fault(VTDFaultReason fault)' data-ref="vtd_is_qualified_fault">vtd_is_qualified_fault</dfn>(<a class="typedef" href="intel_iommu_internal.h.html#VTDFaultReason" title='VTDFaultReason' data-type='enum VTDFaultReason' data-ref="VTDFaultReason">VTDFaultReason</a> <dfn class="local col8 decl" id="308fault" title='fault' data-type='VTDFaultReason' data-ref="308fault">fault</dfn>)</td></tr>
<tr><th id="1029">1029</th><td>{</td></tr>
<tr><th id="1030">1030</th><td>    <b>return</b> <a class="tu ref" href="#vtd_qualified_faults" title='vtd_qualified_faults' data-use='r' data-ref="vtd_qualified_faults">vtd_qualified_faults</a>[<a class="local col8 ref" href="#308fault" title='fault' data-ref="308fault">fault</a>];</td></tr>
<tr><th id="1031">1031</th><td>}</td></tr>
<tr><th id="1032">1032</th><td></td></tr>
<tr><th id="1033">1033</th><td><em>static</em> <b>inline</b> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_is_interrupt_addr" title='vtd_is_interrupt_addr' data-type='_Bool vtd_is_interrupt_addr(hwaddr addr)' data-ref="vtd_is_interrupt_addr">vtd_is_interrupt_addr</dfn>(<a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col9 decl" id="309addr" title='addr' data-type='hwaddr' data-ref="309addr">addr</dfn>)</td></tr>
<tr><th id="1034">1034</th><td>{</td></tr>
<tr><th id="1035">1035</th><td>    <b>return</b> <a class="macro" href="intel_iommu_internal.h.html#111" title="0xfee00000ULL" data-ref="_M/VTD_INTERRUPT_ADDR_FIRST">VTD_INTERRUPT_ADDR_FIRST</a> &lt;= <a class="local col9 ref" href="#309addr" title='addr' data-ref="309addr">addr</a> &amp;&amp; <a class="local col9 ref" href="#309addr" title='addr' data-ref="309addr">addr</a> &lt;= <a class="macro" href="intel_iommu_internal.h.html#112" title="0xfeefffffULL" data-ref="_M/VTD_INTERRUPT_ADDR_LAST">VTD_INTERRUPT_ADDR_LAST</a>;</td></tr>
<tr><th id="1036">1036</th><td>}</td></tr>
<tr><th id="1037">1037</th><td></td></tr>
<tr><th id="1038">1038</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_pt_enable_fast_path" title='vtd_pt_enable_fast_path' data-type='void vtd_pt_enable_fast_path(IntelIOMMUState * s, uint16_t source_id)' data-ref="vtd_pt_enable_fast_path">vtd_pt_enable_fast_path</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col0 decl" id="310s" title='s' data-type='IntelIOMMUState *' data-ref="310s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col1 decl" id="311source_id" title='source_id' data-type='uint16_t' data-ref="311source_id">source_id</dfn>)</td></tr>
<tr><th id="1039">1039</th><td>{</td></tr>
<tr><th id="1040">1040</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDBus" title='VTDBus' data-type='struct VTDBus' data-ref="VTDBus">VTDBus</a> *<dfn class="local col2 decl" id="312vtd_bus" title='vtd_bus' data-type='VTDBus *' data-ref="312vtd_bus">vtd_bus</dfn>;</td></tr>
<tr><th id="1041">1041</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col3 decl" id="313vtd_as" title='vtd_as' data-type='VTDAddressSpace *' data-ref="313vtd_as">vtd_as</dfn>;</td></tr>
<tr><th id="1042">1042</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col4 decl" id="314success" title='success' data-type='_Bool' data-ref="314success">success</dfn> = <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1043">1043</th><td></td></tr>
<tr><th id="1044">1044</th><td>    <a class="local col2 ref" href="#312vtd_bus" title='vtd_bus' data-ref="312vtd_bus">vtd_bus</a> = <a class="tu ref" href="#vtd_find_as_from_bus_num" title='vtd_find_as_from_bus_num' data-use='c' data-ref="vtd_find_as_from_bus_num">vtd_find_as_from_bus_num</a>(<a class="local col0 ref" href="#310s" title='s' data-ref="310s">s</a>, <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#45" title="(((source_id) &gt;&gt; 8) &amp; 0xff)" data-ref="_M/VTD_SID_TO_BUS">VTD_SID_TO_BUS</a>(<a class="local col1 ref" href="#311source_id" title='source_id' data-ref="311source_id">source_id</a>));</td></tr>
<tr><th id="1045">1045</th><td>    <b>if</b> (!<a class="local col2 ref" href="#312vtd_bus" title='vtd_bus' data-ref="312vtd_bus">vtd_bus</a>) {</td></tr>
<tr><th id="1046">1046</th><td>        <b>goto</b> <a class="lbl" href="#315out" data-ref="315out">out</a>;</td></tr>
<tr><th id="1047">1047</th><td>    }</td></tr>
<tr><th id="1048">1048</th><td></td></tr>
<tr><th id="1049">1049</th><td>    <a class="local col3 ref" href="#313vtd_as" title='vtd_as' data-ref="313vtd_as">vtd_as</a> = <a class="local col2 ref" href="#312vtd_bus" title='vtd_bus' data-ref="312vtd_bus">vtd_bus</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDBus::dev_as" title='VTDBus::dev_as' data-ref="VTDBus::dev_as">dev_as</a>[<a class="macro" href="../../include/hw/i386/intel_iommu.h.html#46" title="((source_id) &amp; 0xff)" data-ref="_M/VTD_SID_TO_DEVFN">VTD_SID_TO_DEVFN</a>(<a class="local col1 ref" href="#311source_id" title='source_id' data-ref="311source_id">source_id</a>)];</td></tr>
<tr><th id="1050">1050</th><td>    <b>if</b> (!<a class="local col3 ref" href="#313vtd_as" title='vtd_as' data-ref="313vtd_as">vtd_as</a>) {</td></tr>
<tr><th id="1051">1051</th><td>        <b>goto</b> <a class="lbl" href="#315out" data-ref="315out">out</a>;</td></tr>
<tr><th id="1052">1052</th><td>    }</td></tr>
<tr><th id="1053">1053</th><td></td></tr>
<tr><th id="1054">1054</th><td>    <b>if</b> (<a class="tu ref" href="#vtd_switch_address_space" title='vtd_switch_address_space' data-use='c' data-ref="vtd_switch_address_space">vtd_switch_address_space</a>(<a class="local col3 ref" href="#313vtd_as" title='vtd_as' data-ref="313vtd_as">vtd_as</a>) == <span class="macro" title="0" data-ref="_M/false">false</span>) {</td></tr>
<tr><th id="1055">1055</th><td>        <i>/* We switched off IOMMU region successfully. */</i></td></tr>
<tr><th id="1056">1056</th><td>        <a class="local col4 ref" href="#314success" title='success' data-ref="314success">success</a> = <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="1057">1057</th><td>    }</td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td><dfn class="lbl" id="315out" data-ref="315out">out</dfn>:</td></tr>
<tr><th id="1060">1060</th><td>    <a class="ref" href="trace.h.html#trace_vtd_pt_enable_fast_path" title='trace_vtd_pt_enable_fast_path' data-ref="trace_vtd_pt_enable_fast_path">trace_vtd_pt_enable_fast_path</a>(<a class="local col1 ref" href="#311source_id" title='source_id' data-ref="311source_id">source_id</a>, <a class="local col4 ref" href="#314success" title='success' data-ref="314success">success</a>);</td></tr>
<tr><th id="1061">1061</th><td>}</td></tr>
<tr><th id="1062">1062</th><td></td></tr>
<tr><th id="1063">1063</th><td><i  data-doc="vtd_do_iommu_translate">/* Map dev to context-entry then do a paging-structures walk to do a iommu</i></td></tr>
<tr><th id="1064">1064</th><td><i  data-doc="vtd_do_iommu_translate"> * translation.</i></td></tr>
<tr><th id="1065">1065</th><td><i  data-doc="vtd_do_iommu_translate"> *</i></td></tr>
<tr><th id="1066">1066</th><td><i  data-doc="vtd_do_iommu_translate"> * Called from RCU critical section.</i></td></tr>
<tr><th id="1067">1067</th><td><i  data-doc="vtd_do_iommu_translate"> *</i></td></tr>
<tr><th id="1068">1068</th><td><i  data-doc="vtd_do_iommu_translate"> * @bus_num: The bus number</i></td></tr>
<tr><th id="1069">1069</th><td><i  data-doc="vtd_do_iommu_translate"> * @devfn: The devfn, which is the  combined of device and function number</i></td></tr>
<tr><th id="1070">1070</th><td><i  data-doc="vtd_do_iommu_translate"> * @is_write: The access is a write operation</i></td></tr>
<tr><th id="1071">1071</th><td><i  data-doc="vtd_do_iommu_translate"> * @entry: IOMMUTLBEntry that contain the addr to be translated and result</i></td></tr>
<tr><th id="1072">1072</th><td><i  data-doc="vtd_do_iommu_translate"> *</i></td></tr>
<tr><th id="1073">1073</th><td><i  data-doc="vtd_do_iommu_translate"> * Returns true if translation is successful, otherwise false.</i></td></tr>
<tr><th id="1074">1074</th><td><i  data-doc="vtd_do_iommu_translate"> */</i></td></tr>
<tr><th id="1075">1075</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_do_iommu_translate" title='vtd_do_iommu_translate' data-type='_Bool vtd_do_iommu_translate(VTDAddressSpace * vtd_as, PCIBus * bus, uint8_t devfn, hwaddr addr, _Bool is_write, IOMMUTLBEntry * entry)' data-ref="vtd_do_iommu_translate">vtd_do_iommu_translate</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col6 decl" id="316vtd_as" title='vtd_as' data-type='VTDAddressSpace *' data-ref="316vtd_as">vtd_as</dfn>, <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIBus" title='PCIBus' data-type='struct PCIBus' data-ref="PCIBus">PCIBus</a> *<dfn class="local col7 decl" id="317bus" title='bus' data-type='PCIBus *' data-ref="317bus">bus</dfn>,</td></tr>
<tr><th id="1076">1076</th><td>                                   <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="318devfn" title='devfn' data-type='uint8_t' data-ref="318devfn">devfn</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col9 decl" id="319addr" title='addr' data-type='hwaddr' data-ref="319addr">addr</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col0 decl" id="320is_write" title='is_write' data-type='_Bool' data-ref="320is_write">is_write</dfn>,</td></tr>
<tr><th id="1077">1077</th><td>                                   <a class="typedef" href="../../include/exec/memory.h.html#IOMMUTLBEntry" title='IOMMUTLBEntry' data-type='struct IOMMUTLBEntry' data-ref="IOMMUTLBEntry">IOMMUTLBEntry</a> *<dfn class="local col1 decl" id="321entry" title='entry' data-type='IOMMUTLBEntry *' data-ref="321entry">entry</dfn>)</td></tr>
<tr><th id="1078">1078</th><td>{</td></tr>
<tr><th id="1079">1079</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col2 decl" id="322s" title='s' data-type='IntelIOMMUState *' data-ref="322s">s</dfn> = <a class="local col6 ref" href="#316vtd_as" title='vtd_as' data-ref="316vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu_state" title='VTDAddressSpace::iommu_state' data-ref="VTDAddressSpace::iommu_state">iommu_state</a>;</td></tr>
<tr><th id="1080">1080</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> <dfn class="local col3 decl" id="323ce" title='ce' data-type='VTDContextEntry' data-ref="323ce">ce</dfn>;</td></tr>
<tr><th id="1081">1081</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="324bus_num" title='bus_num' data-type='uint8_t' data-ref="324bus_num">bus_num</dfn> = <a class="ref" href="../../include/hw/pci/pci.h.html#pci_bus_num" title='pci_bus_num' data-ref="pci_bus_num">pci_bus_num</a>(<a class="local col7 ref" href="#317bus" title='bus' data-ref="317bus">bus</a>);</td></tr>
<tr><th id="1082">1082</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextCacheEntry" title='VTDContextCacheEntry' data-type='struct VTDContextCacheEntry' data-ref="VTDContextCacheEntry">VTDContextCacheEntry</a> *<dfn class="local col5 decl" id="325cc_entry" title='cc_entry' data-type='VTDContextCacheEntry *' data-ref="325cc_entry">cc_entry</dfn> = &amp;<a class="local col6 ref" href="#316vtd_as" title='vtd_as' data-ref="316vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::context_cache_entry" title='VTDAddressSpace::context_cache_entry' data-ref="VTDAddressSpace::context_cache_entry">context_cache_entry</a>;</td></tr>
<tr><th id="1083">1083</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="326slpte" title='slpte' data-type='uint64_t' data-ref="326slpte">slpte</dfn>, <dfn class="local col7 decl" id="327page_mask" title='page_mask' data-type='uint64_t' data-ref="327page_mask">page_mask</dfn>;</td></tr>
<tr><th id="1084">1084</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="328level" title='level' data-type='uint32_t' data-ref="328level">level</dfn>;</td></tr>
<tr><th id="1085">1085</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="329source_id" title='source_id' data-type='uint16_t' data-ref="329source_id">source_id</dfn> = <a class="tu ref" href="#vtd_make_source_id" title='vtd_make_source_id' data-use='c' data-ref="vtd_make_source_id">vtd_make_source_id</a>(<a class="local col4 ref" href="#324bus_num" title='bus_num' data-ref="324bus_num">bus_num</a>, <a class="local col8 ref" href="#318devfn" title='devfn' data-ref="318devfn">devfn</a>);</td></tr>
<tr><th id="1086">1086</th><td>    <em>int</em> <dfn class="local col0 decl" id="330ret_fr" title='ret_fr' data-type='int' data-ref="330ret_fr">ret_fr</dfn>;</td></tr>
<tr><th id="1087">1087</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col1 decl" id="331is_fpd_set" title='is_fpd_set' data-type='_Bool' data-ref="331is_fpd_set">is_fpd_set</dfn> = <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1088">1088</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col2 decl" id="332reads" title='reads' data-type='_Bool' data-ref="332reads">reads</dfn> = <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="1089">1089</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col3 decl" id="333writes" title='writes' data-type='_Bool' data-ref="333writes">writes</dfn> = <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="1090">1090</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry" title='VTDIOTLBEntry' data-type='struct VTDIOTLBEntry' data-ref="VTDIOTLBEntry">VTDIOTLBEntry</a> *<dfn class="local col4 decl" id="334iotlb_entry" title='iotlb_entry' data-type='VTDIOTLBEntry *' data-ref="334iotlb_entry">iotlb_entry</dfn>;</td></tr>
<tr><th id="1091">1091</th><td></td></tr>
<tr><th id="1092">1092</th><td>    <i>/*</i></td></tr>
<tr><th id="1093">1093</th><td><i>     * We have standalone memory region for interrupt addresses, we</i></td></tr>
<tr><th id="1094">1094</th><td><i>     * should never receive translation requests in this region.</i></td></tr>
<tr><th id="1095">1095</th><td><i>     */</i></td></tr>
<tr><th id="1096">1096</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((!vtd_is_interrupt_addr(addr)) ? (void) (0) : __assert_fail (&quot;!vtd_is_interrupt_addr(addr)&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 1096, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu ref" href="#vtd_is_interrupt_addr" title='vtd_is_interrupt_addr' data-use='c' data-ref="vtd_is_interrupt_addr">vtd_is_interrupt_addr</a>(<a class="local col9 ref" href="#319addr" title='addr' data-ref="319addr">addr</a>));</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td>    <i>/* Try to fetch slpte form IOTLB */</i></td></tr>
<tr><th id="1099">1099</th><td>    <a class="local col4 ref" href="#334iotlb_entry" title='iotlb_entry' data-ref="334iotlb_entry">iotlb_entry</a> = <a class="tu ref" href="#vtd_lookup_iotlb" title='vtd_lookup_iotlb' data-use='c' data-ref="vtd_lookup_iotlb">vtd_lookup_iotlb</a>(<a class="local col2 ref" href="#322s" title='s' data-ref="322s">s</a>, <a class="local col9 ref" href="#329source_id" title='source_id' data-ref="329source_id">source_id</a>, <a class="local col9 ref" href="#319addr" title='addr' data-ref="319addr">addr</a>);</td></tr>
<tr><th id="1100">1100</th><td>    <b>if</b> (<a class="local col4 ref" href="#334iotlb_entry" title='iotlb_entry' data-ref="334iotlb_entry">iotlb_entry</a>) {</td></tr>
<tr><th id="1101">1101</th><td>        <a class="ref" href="trace.h.html#trace_vtd_iotlb_page_hit" title='trace_vtd_iotlb_page_hit' data-ref="trace_vtd_iotlb_page_hit">trace_vtd_iotlb_page_hit</a>(<a class="local col9 ref" href="#329source_id" title='source_id' data-ref="329source_id">source_id</a>, <a class="local col9 ref" href="#319addr" title='addr' data-ref="319addr">addr</a>, <a class="local col4 ref" href="#334iotlb_entry" title='iotlb_entry' data-ref="334iotlb_entry">iotlb_entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::slpte" title='VTDIOTLBEntry::slpte' data-ref="VTDIOTLBEntry::slpte">slpte</a>,</td></tr>
<tr><th id="1102">1102</th><td>                                 <a class="local col4 ref" href="#334iotlb_entry" title='iotlb_entry' data-ref="334iotlb_entry">iotlb_entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::domain_id" title='VTDIOTLBEntry::domain_id' data-ref="VTDIOTLBEntry::domain_id">domain_id</a>);</td></tr>
<tr><th id="1103">1103</th><td>        <a class="local col6 ref" href="#326slpte" title='slpte' data-ref="326slpte">slpte</a> = <a class="local col4 ref" href="#334iotlb_entry" title='iotlb_entry' data-ref="334iotlb_entry">iotlb_entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::slpte" title='VTDIOTLBEntry::slpte' data-ref="VTDIOTLBEntry::slpte">slpte</a>;</td></tr>
<tr><th id="1104">1104</th><td>        <a class="local col2 ref" href="#332reads" title='reads' data-ref="332reads">reads</a> = <a class="local col4 ref" href="#334iotlb_entry" title='iotlb_entry' data-ref="334iotlb_entry">iotlb_entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::read_flags" title='VTDIOTLBEntry::read_flags' data-ref="VTDIOTLBEntry::read_flags">read_flags</a>;</td></tr>
<tr><th id="1105">1105</th><td>        <a class="local col3 ref" href="#333writes" title='writes' data-ref="333writes">writes</a> = <a class="local col4 ref" href="#334iotlb_entry" title='iotlb_entry' data-ref="334iotlb_entry">iotlb_entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::write_flags" title='VTDIOTLBEntry::write_flags' data-ref="VTDIOTLBEntry::write_flags">write_flags</a>;</td></tr>
<tr><th id="1106">1106</th><td>        <a class="local col7 ref" href="#327page_mask" title='page_mask' data-ref="327page_mask">page_mask</a> = <a class="local col4 ref" href="#334iotlb_entry" title='iotlb_entry' data-ref="334iotlb_entry">iotlb_entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIOTLBEntry::mask" title='VTDIOTLBEntry::mask' data-ref="VTDIOTLBEntry::mask">mask</a>;</td></tr>
<tr><th id="1107">1107</th><td>        <b>goto</b> <a class="lbl" href="#335out" data-ref="335out">out</a>;</td></tr>
<tr><th id="1108">1108</th><td>    }</td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td>    <i>/* Try to fetch context-entry from cache first */</i></td></tr>
<tr><th id="1111">1111</th><td>    <b>if</b> (<a class="local col5 ref" href="#325cc_entry" title='cc_entry' data-ref="325cc_entry">cc_entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextCacheEntry::context_cache_gen" title='VTDContextCacheEntry::context_cache_gen' data-ref="VTDContextCacheEntry::context_cache_gen">context_cache_gen</a> == <a class="local col2 ref" href="#322s" title='s' data-ref="322s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::context_cache_gen" title='IntelIOMMUState::context_cache_gen' data-ref="IntelIOMMUState::context_cache_gen">context_cache_gen</a>) {</td></tr>
<tr><th id="1112">1112</th><td>        <a class="ref" href="trace.h.html#trace_vtd_iotlb_cc_hit" title='trace_vtd_iotlb_cc_hit' data-ref="trace_vtd_iotlb_cc_hit">trace_vtd_iotlb_cc_hit</a>(<a class="local col4 ref" href="#324bus_num" title='bus_num' data-ref="324bus_num">bus_num</a>, <a class="local col8 ref" href="#318devfn" title='devfn' data-ref="318devfn">devfn</a>, <a class="local col5 ref" href="#325cc_entry" title='cc_entry' data-ref="325cc_entry">cc_entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextCacheEntry::context_entry" title='VTDContextCacheEntry::context_entry' data-ref="VTDContextCacheEntry::context_entry">context_entry</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::hi" title='VTDContextEntry::hi' data-ref="VTDContextEntry::hi">hi</a>,</td></tr>
<tr><th id="1113">1113</th><td>                               <a class="local col5 ref" href="#325cc_entry" title='cc_entry' data-ref="325cc_entry">cc_entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextCacheEntry::context_entry" title='VTDContextCacheEntry::context_entry' data-ref="VTDContextCacheEntry::context_entry">context_entry</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::lo" title='VTDContextEntry::lo' data-ref="VTDContextEntry::lo">lo</a>,</td></tr>
<tr><th id="1114">1114</th><td>                               <a class="local col5 ref" href="#325cc_entry" title='cc_entry' data-ref="325cc_entry">cc_entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextCacheEntry::context_cache_gen" title='VTDContextCacheEntry::context_cache_gen' data-ref="VTDContextCacheEntry::context_cache_gen">context_cache_gen</a>);</td></tr>
<tr><th id="1115">1115</th><td>        <a class="local col3 ref" href="#323ce" title='ce' data-ref="323ce">ce</a> = <a class="local col5 ref" href="#325cc_entry" title='cc_entry' data-ref="325cc_entry">cc_entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextCacheEntry::context_entry" title='VTDContextCacheEntry::context_entry' data-ref="VTDContextCacheEntry::context_entry">context_entry</a>;</td></tr>
<tr><th id="1116">1116</th><td>        <a class="local col1 ref" href="#331is_fpd_set" title='is_fpd_set' data-ref="331is_fpd_set">is_fpd_set</a> = <a class="local col3 ref" href="#323ce" title='ce' data-ref="323ce">ce</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::lo" title='VTDContextEntry::lo' data-ref="VTDContextEntry::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#412" title="(1ULL &lt;&lt; 1)" data-ref="_M/VTD_CONTEXT_ENTRY_FPD">VTD_CONTEXT_ENTRY_FPD</a>;</td></tr>
<tr><th id="1117">1117</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1118">1118</th><td>        <a class="local col0 ref" href="#330ret_fr" title='ret_fr' data-ref="330ret_fr">ret_fr</a> = <a class="tu ref" href="#vtd_dev_to_context_entry" title='vtd_dev_to_context_entry' data-use='c' data-ref="vtd_dev_to_context_entry">vtd_dev_to_context_entry</a>(<a class="local col2 ref" href="#322s" title='s' data-ref="322s">s</a>, <a class="local col4 ref" href="#324bus_num" title='bus_num' data-ref="324bus_num">bus_num</a>, <a class="local col8 ref" href="#318devfn" title='devfn' data-ref="318devfn">devfn</a>, &amp;<a class="local col3 ref" href="#323ce" title='ce' data-ref="323ce">ce</a>);</td></tr>
<tr><th id="1119">1119</th><td>        <a class="local col1 ref" href="#331is_fpd_set" title='is_fpd_set' data-ref="331is_fpd_set">is_fpd_set</a> = <a class="local col3 ref" href="#323ce" title='ce' data-ref="323ce">ce</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::lo" title='VTDContextEntry::lo' data-ref="VTDContextEntry::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#412" title="(1ULL &lt;&lt; 1)" data-ref="_M/VTD_CONTEXT_ENTRY_FPD">VTD_CONTEXT_ENTRY_FPD</a>;</td></tr>
<tr><th id="1120">1120</th><td>        <b>if</b> (<a class="local col0 ref" href="#330ret_fr" title='ret_fr' data-ref="330ret_fr">ret_fr</a>) {</td></tr>
<tr><th id="1121">1121</th><td>            <a class="local col0 ref" href="#330ret_fr" title='ret_fr' data-ref="330ret_fr">ret_fr</a> = -<a class="local col0 ref" href="#330ret_fr" title='ret_fr' data-ref="330ret_fr">ret_fr</a>;</td></tr>
<tr><th id="1122">1122</th><td>            <b>if</b> (<a class="local col1 ref" href="#331is_fpd_set" title='is_fpd_set' data-ref="331is_fpd_set">is_fpd_set</a> &amp;&amp; <a class="tu ref" href="#vtd_is_qualified_fault" title='vtd_is_qualified_fault' data-use='c' data-ref="vtd_is_qualified_fault">vtd_is_qualified_fault</a>(<a class="local col0 ref" href="#330ret_fr" title='ret_fr' data-ref="330ret_fr">ret_fr</a>)) {</td></tr>
<tr><th id="1123">1123</th><td>                <a class="ref" href="trace.h.html#trace_vtd_fault_disabled" title='trace_vtd_fault_disabled' data-ref="trace_vtd_fault_disabled">trace_vtd_fault_disabled</a>();</td></tr>
<tr><th id="1124">1124</th><td>            } <b>else</b> {</td></tr>
<tr><th id="1125">1125</th><td>                <a class="tu ref" href="#vtd_report_dmar_fault" title='vtd_report_dmar_fault' data-use='c' data-ref="vtd_report_dmar_fault">vtd_report_dmar_fault</a>(<a class="local col2 ref" href="#322s" title='s' data-ref="322s">s</a>, <a class="local col9 ref" href="#329source_id" title='source_id' data-ref="329source_id">source_id</a>, <a class="local col9 ref" href="#319addr" title='addr' data-ref="319addr">addr</a>, <a class="local col0 ref" href="#330ret_fr" title='ret_fr' data-ref="330ret_fr">ret_fr</a>, <a class="local col0 ref" href="#320is_write" title='is_write' data-ref="320is_write">is_write</a>);</td></tr>
<tr><th id="1126">1126</th><td>            }</td></tr>
<tr><th id="1127">1127</th><td>            <b>goto</b> <a class="lbl" href="#336error" data-ref="336error">error</a>;</td></tr>
<tr><th id="1128">1128</th><td>        }</td></tr>
<tr><th id="1129">1129</th><td>        <i>/* Update context-cache */</i></td></tr>
<tr><th id="1130">1130</th><td>        <a class="ref" href="trace.h.html#trace_vtd_iotlb_cc_update" title='trace_vtd_iotlb_cc_update' data-ref="trace_vtd_iotlb_cc_update">trace_vtd_iotlb_cc_update</a>(<a class="local col4 ref" href="#324bus_num" title='bus_num' data-ref="324bus_num">bus_num</a>, <a class="local col8 ref" href="#318devfn" title='devfn' data-ref="318devfn">devfn</a>, <a class="local col3 ref" href="#323ce" title='ce' data-ref="323ce">ce</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::hi" title='VTDContextEntry::hi' data-ref="VTDContextEntry::hi">hi</a>, <a class="local col3 ref" href="#323ce" title='ce' data-ref="323ce">ce</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::lo" title='VTDContextEntry::lo' data-ref="VTDContextEntry::lo">lo</a>,</td></tr>
<tr><th id="1131">1131</th><td>                                  <a class="local col5 ref" href="#325cc_entry" title='cc_entry' data-ref="325cc_entry">cc_entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextCacheEntry::context_cache_gen" title='VTDContextCacheEntry::context_cache_gen' data-ref="VTDContextCacheEntry::context_cache_gen">context_cache_gen</a>,</td></tr>
<tr><th id="1132">1132</th><td>                                  <a class="local col2 ref" href="#322s" title='s' data-ref="322s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::context_cache_gen" title='IntelIOMMUState::context_cache_gen' data-ref="IntelIOMMUState::context_cache_gen">context_cache_gen</a>);</td></tr>
<tr><th id="1133">1133</th><td>        <a class="local col5 ref" href="#325cc_entry" title='cc_entry' data-ref="325cc_entry">cc_entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextCacheEntry::context_entry" title='VTDContextCacheEntry::context_entry' data-ref="VTDContextCacheEntry::context_entry">context_entry</a> = <a class="local col3 ref" href="#323ce" title='ce' data-ref="323ce">ce</a>;</td></tr>
<tr><th id="1134">1134</th><td>        <a class="local col5 ref" href="#325cc_entry" title='cc_entry' data-ref="325cc_entry">cc_entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextCacheEntry::context_cache_gen" title='VTDContextCacheEntry::context_cache_gen' data-ref="VTDContextCacheEntry::context_cache_gen">context_cache_gen</a> = <a class="local col2 ref" href="#322s" title='s' data-ref="322s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::context_cache_gen" title='IntelIOMMUState::context_cache_gen' data-ref="IntelIOMMUState::context_cache_gen">context_cache_gen</a>;</td></tr>
<tr><th id="1135">1135</th><td>    }</td></tr>
<tr><th id="1136">1136</th><td></td></tr>
<tr><th id="1137">1137</th><td>    <i>/*</i></td></tr>
<tr><th id="1138">1138</th><td><i>     * We don't need to translate for pass-through context entries.</i></td></tr>
<tr><th id="1139">1139</th><td><i>     * Also, let's ignore IOTLB caching as well for PT devices.</i></td></tr>
<tr><th id="1140">1140</th><td><i>     */</i></td></tr>
<tr><th id="1141">1141</th><td>    <b>if</b> (<a class="tu ref" href="#vtd_ce_get_type" title='vtd_ce_get_type' data-use='c' data-ref="vtd_ce_get_type">vtd_ce_get_type</a>(&amp;<a class="local col3 ref" href="#323ce" title='ce' data-ref="323ce">ce</a>) == <a class="macro" href="intel_iommu_internal.h.html#416" title="(2ULL &lt;&lt; 2)" data-ref="_M/VTD_CONTEXT_TT_PASS_THROUGH">VTD_CONTEXT_TT_PASS_THROUGH</a>) {</td></tr>
<tr><th id="1142">1142</th><td>        <a class="local col1 ref" href="#321entry" title='entry' data-ref="321entry">entry</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::iova" title='IOMMUTLBEntry::iova' data-ref="IOMMUTLBEntry::iova">iova</a> = <a class="local col9 ref" href="#319addr" title='addr' data-ref="319addr">addr</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#387" title="((1ULL &lt;&lt; 12) - 1)" data-ref="_M/VTD_PAGE_MASK">VTD_PAGE_MASK</a>;</td></tr>
<tr><th id="1143">1143</th><td>        <a class="local col1 ref" href="#321entry" title='entry' data-ref="321entry">entry</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::translated_addr" title='IOMMUTLBEntry::translated_addr' data-ref="IOMMUTLBEntry::translated_addr">translated_addr</a> = <a class="local col1 ref" href="#321entry" title='entry' data-ref="321entry">entry</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::iova" title='IOMMUTLBEntry::iova' data-ref="IOMMUTLBEntry::iova">iova</a>;</td></tr>
<tr><th id="1144">1144</th><td>        <a class="local col1 ref" href="#321entry" title='entry' data-ref="321entry">entry</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::addr_mask" title='IOMMUTLBEntry::addr_mask' data-ref="IOMMUTLBEntry::addr_mask">addr_mask</a> = <a class="macro" href="intel_iommu_internal.h.html#387" title="((1ULL &lt;&lt; 12) - 1)" data-ref="_M/VTD_PAGE_MASK">VTD_PAGE_MASK</a>;</td></tr>
<tr><th id="1145">1145</th><td>        <a class="local col1 ref" href="#321entry" title='entry' data-ref="321entry">entry</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::perm" title='IOMMUTLBEntry::perm' data-ref="IOMMUTLBEntry::perm">perm</a> = <a class="enum" href="../../include/exec/memory.h.html#IOMMU_RW" title='IOMMU_RW' data-ref="IOMMU_RW">IOMMU_RW</a>;</td></tr>
<tr><th id="1146">1146</th><td>        <a class="ref" href="trace.h.html#trace_vtd_translate_pt" title='trace_vtd_translate_pt' data-ref="trace_vtd_translate_pt">trace_vtd_translate_pt</a>(<a class="local col9 ref" href="#329source_id" title='source_id' data-ref="329source_id">source_id</a>, <a class="local col1 ref" href="#321entry" title='entry' data-ref="321entry">entry</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::iova" title='IOMMUTLBEntry::iova' data-ref="IOMMUTLBEntry::iova">iova</a>);</td></tr>
<tr><th id="1147">1147</th><td></td></tr>
<tr><th id="1148">1148</th><td>        <i>/*</i></td></tr>
<tr><th id="1149">1149</th><td><i>         * When this happens, it means firstly caching-mode is not</i></td></tr>
<tr><th id="1150">1150</th><td><i>         * enabled, and this is the first passthrough translation for</i></td></tr>
<tr><th id="1151">1151</th><td><i>         * the device. Let's enable the fast path for passthrough.</i></td></tr>
<tr><th id="1152">1152</th><td><i>         *</i></td></tr>
<tr><th id="1153">1153</th><td><i>         * When passthrough is disabled again for the device, we can</i></td></tr>
<tr><th id="1154">1154</th><td><i>         * capture it via the context entry invalidation, then the</i></td></tr>
<tr><th id="1155">1155</th><td><i>         * IOMMU region can be swapped back.</i></td></tr>
<tr><th id="1156">1156</th><td><i>         */</i></td></tr>
<tr><th id="1157">1157</th><td>        <a class="tu ref" href="#vtd_pt_enable_fast_path" title='vtd_pt_enable_fast_path' data-use='c' data-ref="vtd_pt_enable_fast_path">vtd_pt_enable_fast_path</a>(<a class="local col2 ref" href="#322s" title='s' data-ref="322s">s</a>, <a class="local col9 ref" href="#329source_id" title='source_id' data-ref="329source_id">source_id</a>);</td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td>        <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="1160">1160</th><td>    }</td></tr>
<tr><th id="1161">1161</th><td></td></tr>
<tr><th id="1162">1162</th><td>    <a class="local col0 ref" href="#330ret_fr" title='ret_fr' data-ref="330ret_fr">ret_fr</a> = <a class="tu ref" href="#vtd_iova_to_slpte" title='vtd_iova_to_slpte' data-use='c' data-ref="vtd_iova_to_slpte">vtd_iova_to_slpte</a>(&amp;<a class="local col3 ref" href="#323ce" title='ce' data-ref="323ce">ce</a>, <a class="local col9 ref" href="#319addr" title='addr' data-ref="319addr">addr</a>, <a class="local col0 ref" href="#320is_write" title='is_write' data-ref="320is_write">is_write</a>, &amp;<a class="local col6 ref" href="#326slpte" title='slpte' data-ref="326slpte">slpte</a>, &amp;<a class="local col8 ref" href="#328level" title='level' data-ref="328level">level</a>,</td></tr>
<tr><th id="1163">1163</th><td>                               &amp;<a class="local col2 ref" href="#332reads" title='reads' data-ref="332reads">reads</a>, &amp;<a class="local col3 ref" href="#333writes" title='writes' data-ref="333writes">writes</a>);</td></tr>
<tr><th id="1164">1164</th><td>    <b>if</b> (<a class="local col0 ref" href="#330ret_fr" title='ret_fr' data-ref="330ret_fr">ret_fr</a>) {</td></tr>
<tr><th id="1165">1165</th><td>        <a class="local col0 ref" href="#330ret_fr" title='ret_fr' data-ref="330ret_fr">ret_fr</a> = -<a class="local col0 ref" href="#330ret_fr" title='ret_fr' data-ref="330ret_fr">ret_fr</a>;</td></tr>
<tr><th id="1166">1166</th><td>        <b>if</b> (<a class="local col1 ref" href="#331is_fpd_set" title='is_fpd_set' data-ref="331is_fpd_set">is_fpd_set</a> &amp;&amp; <a class="tu ref" href="#vtd_is_qualified_fault" title='vtd_is_qualified_fault' data-use='c' data-ref="vtd_is_qualified_fault">vtd_is_qualified_fault</a>(<a class="local col0 ref" href="#330ret_fr" title='ret_fr' data-ref="330ret_fr">ret_fr</a>)) {</td></tr>
<tr><th id="1167">1167</th><td>            <a class="ref" href="trace.h.html#trace_vtd_fault_disabled" title='trace_vtd_fault_disabled' data-ref="trace_vtd_fault_disabled">trace_vtd_fault_disabled</a>();</td></tr>
<tr><th id="1168">1168</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1169">1169</th><td>            <a class="tu ref" href="#vtd_report_dmar_fault" title='vtd_report_dmar_fault' data-use='c' data-ref="vtd_report_dmar_fault">vtd_report_dmar_fault</a>(<a class="local col2 ref" href="#322s" title='s' data-ref="322s">s</a>, <a class="local col9 ref" href="#329source_id" title='source_id' data-ref="329source_id">source_id</a>, <a class="local col9 ref" href="#319addr" title='addr' data-ref="319addr">addr</a>, <a class="local col0 ref" href="#330ret_fr" title='ret_fr' data-ref="330ret_fr">ret_fr</a>, <a class="local col0 ref" href="#320is_write" title='is_write' data-ref="320is_write">is_write</a>);</td></tr>
<tr><th id="1170">1170</th><td>        }</td></tr>
<tr><th id="1171">1171</th><td>        <b>goto</b> <a class="lbl" href="#336error" data-ref="336error">error</a>;</td></tr>
<tr><th id="1172">1172</th><td>    }</td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td>    <a class="local col7 ref" href="#327page_mask" title='page_mask' data-ref="327page_mask">page_mask</a> = <a class="tu ref" href="#vtd_slpt_level_page_mask" title='vtd_slpt_level_page_mask' data-use='c' data-ref="vtd_slpt_level_page_mask">vtd_slpt_level_page_mask</a>(<a class="local col8 ref" href="#328level" title='level' data-ref="328level">level</a>);</td></tr>
<tr><th id="1175">1175</th><td>    <a class="tu ref" href="#vtd_update_iotlb" title='vtd_update_iotlb' data-use='c' data-ref="vtd_update_iotlb">vtd_update_iotlb</a>(<a class="local col2 ref" href="#322s" title='s' data-ref="322s">s</a>, <a class="local col9 ref" href="#329source_id" title='source_id' data-ref="329source_id">source_id</a>, <a class="macro" href="intel_iommu_internal.h.html#422" title="(((ce.hi) &gt;&gt; 8) &amp; ((1UL &lt;&lt; 16) - 1))" data-ref="_M/VTD_CONTEXT_ENTRY_DID">VTD_CONTEXT_ENTRY_DID</a>(<a class="local col3 ref" href="#323ce" title='ce' data-ref="323ce">ce</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::hi" title='VTDContextEntry::hi' data-ref="VTDContextEntry::hi">hi</a>), <a class="local col9 ref" href="#319addr" title='addr' data-ref="319addr">addr</a>, <a class="local col6 ref" href="#326slpte" title='slpte' data-ref="326slpte">slpte</a>,</td></tr>
<tr><th id="1176">1176</th><td>                     <a class="local col2 ref" href="#332reads" title='reads' data-ref="332reads">reads</a>, <a class="local col3 ref" href="#333writes" title='writes' data-ref="333writes">writes</a>, <a class="local col8 ref" href="#328level" title='level' data-ref="328level">level</a>);</td></tr>
<tr><th id="1177">1177</th><td><dfn class="lbl" id="335out" data-ref="335out">out</dfn>:</td></tr>
<tr><th id="1178">1178</th><td>    <a class="local col1 ref" href="#321entry" title='entry' data-ref="321entry">entry</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::iova" title='IOMMUTLBEntry::iova' data-ref="IOMMUTLBEntry::iova">iova</a> = <a class="local col9 ref" href="#319addr" title='addr' data-ref="319addr">addr</a> &amp; <a class="local col7 ref" href="#327page_mask" title='page_mask' data-ref="327page_mask">page_mask</a>;</td></tr>
<tr><th id="1179">1179</th><td>    <a class="local col1 ref" href="#321entry" title='entry' data-ref="321entry">entry</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::translated_addr" title='IOMMUTLBEntry::translated_addr' data-ref="IOMMUTLBEntry::translated_addr">translated_addr</a> = <a class="tu ref" href="#vtd_get_slpte_addr" title='vtd_get_slpte_addr' data-use='c' data-ref="vtd_get_slpte_addr">vtd_get_slpte_addr</a>(<a class="local col6 ref" href="#326slpte" title='slpte' data-ref="326slpte">slpte</a>) &amp; <a class="local col7 ref" href="#327page_mask" title='page_mask' data-ref="327page_mask">page_mask</a>;</td></tr>
<tr><th id="1180">1180</th><td>    <a class="local col1 ref" href="#321entry" title='entry' data-ref="321entry">entry</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::addr_mask" title='IOMMUTLBEntry::addr_mask' data-ref="IOMMUTLBEntry::addr_mask">addr_mask</a> = ~<a class="local col7 ref" href="#327page_mask" title='page_mask' data-ref="327page_mask">page_mask</a>;</td></tr>
<tr><th id="1181">1181</th><td>    <a class="local col1 ref" href="#321entry" title='entry' data-ref="321entry">entry</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::perm" title='IOMMUTLBEntry::perm' data-ref="IOMMUTLBEntry::perm">perm</a> = <a class="macro" href="../../include/exec/memory.h.html#67" title="(((reads) ? IOMMU_RO : 0) | ((writes) ? IOMMU_WO : 0))" data-ref="_M/IOMMU_ACCESS_FLAG">IOMMU_ACCESS_FLAG</a>(<a class="local col2 ref" href="#332reads" title='reads' data-ref="332reads">reads</a>, <a class="local col3 ref" href="#333writes" title='writes' data-ref="333writes">writes</a>);</td></tr>
<tr><th id="1182">1182</th><td>    <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="1183">1183</th><td></td></tr>
<tr><th id="1184">1184</th><td><dfn class="lbl" id="336error" data-ref="336error">error</dfn>:</td></tr>
<tr><th id="1185">1185</th><td>    <a class="local col1 ref" href="#321entry" title='entry' data-ref="321entry">entry</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::iova" title='IOMMUTLBEntry::iova' data-ref="IOMMUTLBEntry::iova">iova</a> = <var>0</var>;</td></tr>
<tr><th id="1186">1186</th><td>    <a class="local col1 ref" href="#321entry" title='entry' data-ref="321entry">entry</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::translated_addr" title='IOMMUTLBEntry::translated_addr' data-ref="IOMMUTLBEntry::translated_addr">translated_addr</a> = <var>0</var>;</td></tr>
<tr><th id="1187">1187</th><td>    <a class="local col1 ref" href="#321entry" title='entry' data-ref="321entry">entry</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::addr_mask" title='IOMMUTLBEntry::addr_mask' data-ref="IOMMUTLBEntry::addr_mask">addr_mask</a> = <var>0</var>;</td></tr>
<tr><th id="1188">1188</th><td>    <a class="local col1 ref" href="#321entry" title='entry' data-ref="321entry">entry</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::perm" title='IOMMUTLBEntry::perm' data-ref="IOMMUTLBEntry::perm">perm</a> = <a class="enum" href="../../include/exec/memory.h.html#IOMMU_NONE" title='IOMMU_NONE' data-ref="IOMMU_NONE">IOMMU_NONE</a>;</td></tr>
<tr><th id="1189">1189</th><td>    <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1190">1190</th><td>}</td></tr>
<tr><th id="1191">1191</th><td></td></tr>
<tr><th id="1192">1192</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_root_table_setup" title='vtd_root_table_setup' data-type='void vtd_root_table_setup(IntelIOMMUState * s)' data-ref="vtd_root_table_setup">vtd_root_table_setup</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col7 decl" id="337s" title='s' data-type='IntelIOMMUState *' data-ref="337s">s</dfn>)</td></tr>
<tr><th id="1193">1193</th><td>{</td></tr>
<tr><th id="1194">1194</th><td>    <a class="local col7 ref" href="#337s" title='s' data-ref="337s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::root" title='IntelIOMMUState::root' data-ref="IntelIOMMUState::root">root</a> = <a class="tu ref" href="#vtd_get_quad_raw" title='vtd_get_quad_raw' data-use='c' data-ref="vtd_get_quad_raw">vtd_get_quad_raw</a>(<a class="local col7 ref" href="#337s" title='s' data-ref="337s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#42" title="0x20" data-ref="_M/DMAR_RTADDR_REG">DMAR_RTADDR_REG</a>);</td></tr>
<tr><th id="1195">1195</th><td>    <a class="local col7 ref" href="#337s" title='s' data-ref="337s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::root_extended" title='IntelIOMMUState::root_extended' data-ref="IntelIOMMUState::root_extended">root_extended</a> = <a class="local col7 ref" href="#337s" title='s' data-ref="337s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::root" title='IntelIOMMUState::root' data-ref="IntelIOMMUState::root">root</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#174" title="(1ULL &lt;&lt; 11)" data-ref="_M/VTD_RTADDR_RTT">VTD_RTADDR_RTT</a>;</td></tr>
<tr><th id="1196">1196</th><td>    <a class="local col7 ref" href="#337s" title='s' data-ref="337s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::root" title='IntelIOMMUState::root' data-ref="IntelIOMMUState::root">root</a> &amp;= <a class="macro" href="intel_iommu_internal.h.html#175" title="(((1ULL &lt;&lt; 39) - 1) ^ 0xfffULL)" data-ref="_M/VTD_RTADDR_ADDR_MASK">VTD_RTADDR_ADDR_MASK</a>;</td></tr>
<tr><th id="1197">1197</th><td></td></tr>
<tr><th id="1198">1198</th><td>    <a class="ref" href="trace.h.html#trace_vtd_reg_dmar_root" title='trace_vtd_reg_dmar_root' data-ref="trace_vtd_reg_dmar_root">trace_vtd_reg_dmar_root</a>(<a class="local col7 ref" href="#337s" title='s' data-ref="337s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::root" title='IntelIOMMUState::root' data-ref="IntelIOMMUState::root">root</a>, <a class="local col7 ref" href="#337s" title='s' data-ref="337s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::root_extended" title='IntelIOMMUState::root_extended' data-ref="IntelIOMMUState::root_extended">root_extended</a>);</td></tr>
<tr><th id="1199">1199</th><td>}</td></tr>
<tr><th id="1200">1200</th><td></td></tr>
<tr><th id="1201">1201</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_iec_notify_all" title='vtd_iec_notify_all' data-type='void vtd_iec_notify_all(IntelIOMMUState * s, _Bool global, uint32_t index, uint32_t mask)' data-ref="vtd_iec_notify_all">vtd_iec_notify_all</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col8 decl" id="338s" title='s' data-type='IntelIOMMUState *' data-ref="338s">s</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col9 decl" id="339global" title='global' data-type='_Bool' data-ref="339global">global</dfn>,</td></tr>
<tr><th id="1202">1202</th><td>                               <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="340index" title='index' data-type='uint32_t' data-ref="340index">index</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="341mask" title='mask' data-type='uint32_t' data-ref="341mask">mask</dfn>)</td></tr>
<tr><th id="1203">1203</th><td>{</td></tr>
<tr><th id="1204">1204</th><td>    <a class="ref" href="../../include/hw/i386/x86-iommu.h.html#x86_iommu_iec_notify_all" title='x86_iommu_iec_notify_all' data-ref="x86_iommu_iec_notify_all">x86_iommu_iec_notify_all</a>(<a class="macro" href="../../include/hw/i386/x86-iommu.h.html#27" title="((X86IOMMUState *)object_dynamic_cast_assert(((Object *)((s))), ((&quot;x86-iommu&quot;)), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 1204, __func__))" data-ref="_M/X86_IOMMU_DEVICE">X86_IOMMU_DEVICE</a>(<a class="local col8 ref" href="#338s" title='s' data-ref="338s">s</a>), <a class="local col9 ref" href="#339global" title='global' data-ref="339global">global</a>, <a class="local col0 ref" href="#340index" title='index' data-ref="340index">index</a>, <a class="local col1 ref" href="#341mask" title='mask' data-ref="341mask">mask</a>);</td></tr>
<tr><th id="1205">1205</th><td>}</td></tr>
<tr><th id="1206">1206</th><td></td></tr>
<tr><th id="1207">1207</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_interrupt_remap_table_setup" title='vtd_interrupt_remap_table_setup' data-type='void vtd_interrupt_remap_table_setup(IntelIOMMUState * s)' data-ref="vtd_interrupt_remap_table_setup">vtd_interrupt_remap_table_setup</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col2 decl" id="342s" title='s' data-type='IntelIOMMUState *' data-ref="342s">s</dfn>)</td></tr>
<tr><th id="1208">1208</th><td>{</td></tr>
<tr><th id="1209">1209</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="343value" title='value' data-type='uint64_t' data-ref="343value">value</dfn> = <var>0</var>;</td></tr>
<tr><th id="1210">1210</th><td>    <a class="local col3 ref" href="#343value" title='value' data-ref="343value">value</a> = <a class="tu ref" href="#vtd_get_quad_raw" title='vtd_get_quad_raw' data-use='c' data-ref="vtd_get_quad_raw">vtd_get_quad_raw</a>(<a class="local col2 ref" href="#342s" title='s' data-ref="342s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#67" title="0xb8" data-ref="_M/DMAR_IRTA_REG">DMAR_IRTA_REG</a>);</td></tr>
<tr><th id="1211">1211</th><td>    <a class="local col2 ref" href="#342s" title='s' data-ref="342s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_size" title='IntelIOMMUState::intr_size' data-ref="IntelIOMMUState::intr_size">intr_size</a> = <var>1UL</var> &lt;&lt; ((<a class="local col3 ref" href="#343value" title='value' data-ref="343value">value</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#180" title="(0xfULL)" data-ref="_M/VTD_IRTA_SIZE_MASK">VTD_IRTA_SIZE_MASK</a>) + <var>1</var>);</td></tr>
<tr><th id="1212">1212</th><td>    <a class="local col2 ref" href="#342s" title='s' data-ref="342s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_root" title='IntelIOMMUState::intr_root' data-ref="IntelIOMMUState::intr_root">intr_root</a> = <a class="local col3 ref" href="#343value" title='value' data-ref="343value">value</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#178" title="(((1ULL &lt;&lt; 39) - 1) ^ 0xfffULL)" data-ref="_M/VTD_IRTA_ADDR_MASK">VTD_IRTA_ADDR_MASK</a>;</td></tr>
<tr><th id="1213">1213</th><td>    <a class="local col2 ref" href="#342s" title='s' data-ref="342s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_eime" title='IntelIOMMUState::intr_eime' data-ref="IntelIOMMUState::intr_eime">intr_eime</a> = <a class="local col3 ref" href="#343value" title='value' data-ref="343value">value</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#179" title="(1ULL &lt;&lt; 11)" data-ref="_M/VTD_IRTA_EIME">VTD_IRTA_EIME</a>;</td></tr>
<tr><th id="1214">1214</th><td></td></tr>
<tr><th id="1215">1215</th><td>    <i>/* Notify global invalidation */</i></td></tr>
<tr><th id="1216">1216</th><td>    <a class="tu ref" href="#vtd_iec_notify_all" title='vtd_iec_notify_all' data-use='c' data-ref="vtd_iec_notify_all">vtd_iec_notify_all</a>(<a class="local col2 ref" href="#342s" title='s' data-ref="342s">s</a>, <span class="macro" title="1" data-ref="_M/true">true</span>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="1217">1217</th><td></td></tr>
<tr><th id="1218">1218</th><td>    <a class="ref" href="trace.h.html#trace_vtd_reg_ir_root" title='trace_vtd_reg_ir_root' data-ref="trace_vtd_reg_ir_root">trace_vtd_reg_ir_root</a>(<a class="local col2 ref" href="#342s" title='s' data-ref="342s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_root" title='IntelIOMMUState::intr_root' data-ref="IntelIOMMUState::intr_root">intr_root</a>, <a class="local col2 ref" href="#342s" title='s' data-ref="342s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_size" title='IntelIOMMUState::intr_size' data-ref="IntelIOMMUState::intr_size">intr_size</a>);</td></tr>
<tr><th id="1219">1219</th><td>}</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_iommu_replay_all" title='vtd_iommu_replay_all' data-type='void vtd_iommu_replay_all(IntelIOMMUState * s)' data-ref="vtd_iommu_replay_all">vtd_iommu_replay_all</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col4 decl" id="344s" title='s' data-type='IntelIOMMUState *' data-ref="344s">s</dfn>)</td></tr>
<tr><th id="1222">1222</th><td>{</td></tr>
<tr><th id="1223">1223</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode" title='IntelIOMMUNotifierNode' data-type='struct IntelIOMMUNotifierNode' data-ref="IntelIOMMUNotifierNode">IntelIOMMUNotifierNode</a> *<dfn class="local col5 decl" id="345node" title='node' data-type='IntelIOMMUNotifierNode *' data-ref="345node">node</dfn>;</td></tr>
<tr><th id="1224">1224</th><td></td></tr>
<tr><th id="1225">1225</th><td>    <a class="macro" href="../../include/qemu/queue.h.html#149" title="for ((node) = ((&amp;s-&gt;notifiers_list)-&gt;lh_first); (node); (node) = ((node)-&gt;next.le_next))" data-ref="_M/QLIST_FOREACH">QLIST_FOREACH</a>(<a class="local col5 ref" href="#345node" title='node' data-ref="345node">node</a>, &amp;<a class="local col4 ref" href="#344s" title='s' data-ref="344s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::notifiers_list" title='IntelIOMMUState::notifiers_list' data-ref="IntelIOMMUState::notifiers_list">notifiers_list</a>, <a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode::next" title='IntelIOMMUNotifierNode::next' data-ref="IntelIOMMUNotifierNode::next">next</a>) {</td></tr>
<tr><th id="1226">1226</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_iommu_replay_all" title='memory_region_iommu_replay_all' data-ref="memory_region_iommu_replay_all">memory_region_iommu_replay_all</a>(&amp;<a class="local col5 ref" href="#345node" title='node' data-ref="345node">node</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode::vtd_as" title='IntelIOMMUNotifierNode::vtd_as' data-ref="IntelIOMMUNotifierNode::vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu" title='VTDAddressSpace::iommu' data-ref="VTDAddressSpace::iommu">iommu</a>);</td></tr>
<tr><th id="1227">1227</th><td>    }</td></tr>
<tr><th id="1228">1228</th><td>}</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_context_global_invalidate" title='vtd_context_global_invalidate' data-type='void vtd_context_global_invalidate(IntelIOMMUState * s)' data-ref="vtd_context_global_invalidate">vtd_context_global_invalidate</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col6 decl" id="346s" title='s' data-type='IntelIOMMUState *' data-ref="346s">s</dfn>)</td></tr>
<tr><th id="1231">1231</th><td>{</td></tr>
<tr><th id="1232">1232</th><td>    <a class="ref" href="trace.h.html#trace_vtd_inv_desc_cc_global" title='trace_vtd_inv_desc_cc_global' data-ref="trace_vtd_inv_desc_cc_global">trace_vtd_inv_desc_cc_global</a>();</td></tr>
<tr><th id="1233">1233</th><td>    <a class="local col6 ref" href="#346s" title='s' data-ref="346s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::context_cache_gen" title='IntelIOMMUState::context_cache_gen' data-ref="IntelIOMMUState::context_cache_gen">context_cache_gen</a>++;</td></tr>
<tr><th id="1234">1234</th><td>    <b>if</b> (<a class="local col6 ref" href="#346s" title='s' data-ref="346s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::context_cache_gen" title='IntelIOMMUState::context_cache_gen' data-ref="IntelIOMMUState::context_cache_gen">context_cache_gen</a> == <a class="macro" href="intel_iommu_internal.h.html#304" title="0xffffffffUL" data-ref="_M/VTD_CONTEXT_CACHE_GEN_MAX">VTD_CONTEXT_CACHE_GEN_MAX</a>) {</td></tr>
<tr><th id="1235">1235</th><td>        <a class="tu ref" href="#vtd_reset_context_cache" title='vtd_reset_context_cache' data-use='c' data-ref="vtd_reset_context_cache">vtd_reset_context_cache</a>(<a class="local col6 ref" href="#346s" title='s' data-ref="346s">s</a>);</td></tr>
<tr><th id="1236">1236</th><td>    }</td></tr>
<tr><th id="1237">1237</th><td>    <a class="tu ref" href="#vtd_switch_address_space_all" title='vtd_switch_address_space_all' data-use='c' data-ref="vtd_switch_address_space_all">vtd_switch_address_space_all</a>(<a class="local col6 ref" href="#346s" title='s' data-ref="346s">s</a>);</td></tr>
<tr><th id="1238">1238</th><td>    <i>/*</i></td></tr>
<tr><th id="1239">1239</th><td><i>     * From VT-d spec 6.5.2.1, a global context entry invalidation</i></td></tr>
<tr><th id="1240">1240</th><td><i>     * should be followed by a IOTLB global invalidation, so we should</i></td></tr>
<tr><th id="1241">1241</th><td><i>     * be safe even without this. Hoewever, let's replay the region as</i></td></tr>
<tr><th id="1242">1242</th><td><i>     * well to be safer, and go back here when we need finer tunes for</i></td></tr>
<tr><th id="1243">1243</th><td><i>     * VT-d emulation codes.</i></td></tr>
<tr><th id="1244">1244</th><td><i>     */</i></td></tr>
<tr><th id="1245">1245</th><td>    <a class="tu ref" href="#vtd_iommu_replay_all" title='vtd_iommu_replay_all' data-use='c' data-ref="vtd_iommu_replay_all">vtd_iommu_replay_all</a>(<a class="local col6 ref" href="#346s" title='s' data-ref="346s">s</a>);</td></tr>
<tr><th id="1246">1246</th><td>}</td></tr>
<tr><th id="1247">1247</th><td></td></tr>
<tr><th id="1248">1248</th><td><i  data-doc="vtd_context_device_invalidate">/* Do a context-cache device-selective invalidation.</i></td></tr>
<tr><th id="1249">1249</th><td><i  data-doc="vtd_context_device_invalidate"> * @func_mask: FM field after shifting</i></td></tr>
<tr><th id="1250">1250</th><td><i  data-doc="vtd_context_device_invalidate"> */</i></td></tr>
<tr><th id="1251">1251</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_context_device_invalidate" title='vtd_context_device_invalidate' data-type='void vtd_context_device_invalidate(IntelIOMMUState * s, uint16_t source_id, uint16_t func_mask)' data-ref="vtd_context_device_invalidate">vtd_context_device_invalidate</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col7 decl" id="347s" title='s' data-type='IntelIOMMUState *' data-ref="347s">s</dfn>,</td></tr>
<tr><th id="1252">1252</th><td>                                          <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="348source_id" title='source_id' data-type='uint16_t' data-ref="348source_id">source_id</dfn>,</td></tr>
<tr><th id="1253">1253</th><td>                                          <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="349func_mask" title='func_mask' data-type='uint16_t' data-ref="349func_mask">func_mask</dfn>)</td></tr>
<tr><th id="1254">1254</th><td>{</td></tr>
<tr><th id="1255">1255</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="350mask" title='mask' data-type='uint16_t' data-ref="350mask">mask</dfn>;</td></tr>
<tr><th id="1256">1256</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDBus" title='VTDBus' data-type='struct VTDBus' data-ref="VTDBus">VTDBus</a> *<dfn class="local col1 decl" id="351vtd_bus" title='vtd_bus' data-type='VTDBus *' data-ref="351vtd_bus">vtd_bus</dfn>;</td></tr>
<tr><th id="1257">1257</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col2 decl" id="352vtd_as" title='vtd_as' data-type='VTDAddressSpace *' data-ref="352vtd_as">vtd_as</dfn>;</td></tr>
<tr><th id="1258">1258</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col3 decl" id="353bus_n" title='bus_n' data-type='uint8_t' data-ref="353bus_n">bus_n</dfn>, <dfn class="local col4 decl" id="354devfn" title='devfn' data-type='uint8_t' data-ref="354devfn">devfn</dfn>;</td></tr>
<tr><th id="1259">1259</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="355devfn_it" title='devfn_it' data-type='uint16_t' data-ref="355devfn_it">devfn_it</dfn>;</td></tr>
<tr><th id="1260">1260</th><td></td></tr>
<tr><th id="1261">1261</th><td>    <a class="ref" href="trace.h.html#trace_vtd_inv_desc_cc_devices" title='trace_vtd_inv_desc_cc_devices' data-ref="trace_vtd_inv_desc_cc_devices">trace_vtd_inv_desc_cc_devices</a>(<a class="local col8 ref" href="#348source_id" title='source_id' data-ref="348source_id">source_id</a>, <a class="local col9 ref" href="#349func_mask" title='func_mask' data-ref="349func_mask">func_mask</a>);</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td>    <b>switch</b> (<a class="local col9 ref" href="#349func_mask" title='func_mask' data-ref="349func_mask">func_mask</a> &amp; <var>3</var>) {</td></tr>
<tr><th id="1264">1264</th><td>    <b>case</b> <var>0</var>:</td></tr>
<tr><th id="1265">1265</th><td>        <a class="local col0 ref" href="#350mask" title='mask' data-ref="350mask">mask</a> = <var>0</var>;   <i>/* No bits in the SID field masked */</i></td></tr>
<tr><th id="1266">1266</th><td>        <b>break</b>;</td></tr>
<tr><th id="1267">1267</th><td>    <b>case</b> <var>1</var>:</td></tr>
<tr><th id="1268">1268</th><td>        <a class="local col0 ref" href="#350mask" title='mask' data-ref="350mask">mask</a> = <var>4</var>;   <i>/* Mask bit 2 in the SID field */</i></td></tr>
<tr><th id="1269">1269</th><td>        <b>break</b>;</td></tr>
<tr><th id="1270">1270</th><td>    <b>case</b> <var>2</var>:</td></tr>
<tr><th id="1271">1271</th><td>        <a class="local col0 ref" href="#350mask" title='mask' data-ref="350mask">mask</a> = <var>6</var>;   <i>/* Mask bit 2:1 in the SID field */</i></td></tr>
<tr><th id="1272">1272</th><td>        <b>break</b>;</td></tr>
<tr><th id="1273">1273</th><td>    <b>case</b> <var>3</var>:</td></tr>
<tr><th id="1274">1274</th><td>        <a class="local col0 ref" href="#350mask" title='mask' data-ref="350mask">mask</a> = <var>7</var>;   <i>/* Mask bit 2:0 in the SID field */</i></td></tr>
<tr><th id="1275">1275</th><td>        <b>break</b>;</td></tr>
<tr><th id="1276">1276</th><td>    }</td></tr>
<tr><th id="1277">1277</th><td>    <a class="local col0 ref" href="#350mask" title='mask' data-ref="350mask">mask</a> = ~<a class="local col0 ref" href="#350mask" title='mask' data-ref="350mask">mask</a>;</td></tr>
<tr><th id="1278">1278</th><td></td></tr>
<tr><th id="1279">1279</th><td>    <a class="local col3 ref" href="#353bus_n" title='bus_n' data-ref="353bus_n">bus_n</a> = <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#45" title="(((source_id) &gt;&gt; 8) &amp; 0xff)" data-ref="_M/VTD_SID_TO_BUS">VTD_SID_TO_BUS</a>(<a class="local col8 ref" href="#348source_id" title='source_id' data-ref="348source_id">source_id</a>);</td></tr>
<tr><th id="1280">1280</th><td>    <a class="local col1 ref" href="#351vtd_bus" title='vtd_bus' data-ref="351vtd_bus">vtd_bus</a> = <a class="tu ref" href="#vtd_find_as_from_bus_num" title='vtd_find_as_from_bus_num' data-use='c' data-ref="vtd_find_as_from_bus_num">vtd_find_as_from_bus_num</a>(<a class="local col7 ref" href="#347s" title='s' data-ref="347s">s</a>, <a class="local col3 ref" href="#353bus_n" title='bus_n' data-ref="353bus_n">bus_n</a>);</td></tr>
<tr><th id="1281">1281</th><td>    <b>if</b> (<a class="local col1 ref" href="#351vtd_bus" title='vtd_bus' data-ref="351vtd_bus">vtd_bus</a>) {</td></tr>
<tr><th id="1282">1282</th><td>        <a class="local col4 ref" href="#354devfn" title='devfn' data-ref="354devfn">devfn</a> = <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#46" title="((source_id) &amp; 0xff)" data-ref="_M/VTD_SID_TO_DEVFN">VTD_SID_TO_DEVFN</a>(<a class="local col8 ref" href="#348source_id" title='source_id' data-ref="348source_id">source_id</a>);</td></tr>
<tr><th id="1283">1283</th><td>        <b>for</b> (<a class="local col5 ref" href="#355devfn_it" title='devfn_it' data-ref="355devfn_it">devfn_it</a> = <var>0</var>; <a class="local col5 ref" href="#355devfn_it" title='devfn_it' data-ref="355devfn_it">devfn_it</a> &lt; <a class="macro" href="../../include/hw/i386/x86-iommu.h.html#34" title="256" data-ref="_M/X86_IOMMU_PCI_DEVFN_MAX">X86_IOMMU_PCI_DEVFN_MAX</a>; ++<a class="local col5 ref" href="#355devfn_it" title='devfn_it' data-ref="355devfn_it">devfn_it</a>) {</td></tr>
<tr><th id="1284">1284</th><td>            <a class="local col2 ref" href="#352vtd_as" title='vtd_as' data-ref="352vtd_as">vtd_as</a> = <a class="local col1 ref" href="#351vtd_bus" title='vtd_bus' data-ref="351vtd_bus">vtd_bus</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDBus::dev_as" title='VTDBus::dev_as' data-ref="VTDBus::dev_as">dev_as</a>[<a class="local col5 ref" href="#355devfn_it" title='devfn_it' data-ref="355devfn_it">devfn_it</a>];</td></tr>
<tr><th id="1285">1285</th><td>            <b>if</b> (<a class="local col2 ref" href="#352vtd_as" title='vtd_as' data-ref="352vtd_as">vtd_as</a> &amp;&amp; ((<a class="local col5 ref" href="#355devfn_it" title='devfn_it' data-ref="355devfn_it">devfn_it</a> &amp; <a class="local col0 ref" href="#350mask" title='mask' data-ref="350mask">mask</a>) == (<a class="local col4 ref" href="#354devfn" title='devfn' data-ref="354devfn">devfn</a> &amp; <a class="local col0 ref" href="#350mask" title='mask' data-ref="350mask">mask</a>))) {</td></tr>
<tr><th id="1286">1286</th><td>                <a class="ref" href="trace.h.html#trace_vtd_inv_desc_cc_device" title='trace_vtd_inv_desc_cc_device' data-ref="trace_vtd_inv_desc_cc_device">trace_vtd_inv_desc_cc_device</a>(<a class="local col3 ref" href="#353bus_n" title='bus_n' data-ref="353bus_n">bus_n</a>, <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#43" title="(((devfn_it) &gt;&gt; 3) &amp; 0x1f)" data-ref="_M/VTD_PCI_SLOT">VTD_PCI_SLOT</a>(<a class="local col5 ref" href="#355devfn_it" title='devfn_it' data-ref="355devfn_it">devfn_it</a>),</td></tr>
<tr><th id="1287">1287</th><td>                                             <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#44" title="((devfn_it) &amp; 0x07)" data-ref="_M/VTD_PCI_FUNC">VTD_PCI_FUNC</a>(<a class="local col5 ref" href="#355devfn_it" title='devfn_it' data-ref="355devfn_it">devfn_it</a>));</td></tr>
<tr><th id="1288">1288</th><td>                <a class="local col2 ref" href="#352vtd_as" title='vtd_as' data-ref="352vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::context_cache_entry" title='VTDAddressSpace::context_cache_entry' data-ref="VTDAddressSpace::context_cache_entry">context_cache_entry</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextCacheEntry::context_cache_gen" title='VTDContextCacheEntry::context_cache_gen' data-ref="VTDContextCacheEntry::context_cache_gen">context_cache_gen</a> = <var>0</var>;</td></tr>
<tr><th id="1289">1289</th><td>                <i>/*</i></td></tr>
<tr><th id="1290">1290</th><td><i>                 * Do switch address space when needed, in case if the</i></td></tr>
<tr><th id="1291">1291</th><td><i>                 * device passthrough bit is switched.</i></td></tr>
<tr><th id="1292">1292</th><td><i>                 */</i></td></tr>
<tr><th id="1293">1293</th><td>                <a class="tu ref" href="#vtd_switch_address_space" title='vtd_switch_address_space' data-use='c' data-ref="vtd_switch_address_space">vtd_switch_address_space</a>(<a class="local col2 ref" href="#352vtd_as" title='vtd_as' data-ref="352vtd_as">vtd_as</a>);</td></tr>
<tr><th id="1294">1294</th><td>                <i>/*</i></td></tr>
<tr><th id="1295">1295</th><td><i>                 * So a device is moving out of (or moving into) a</i></td></tr>
<tr><th id="1296">1296</th><td><i>                 * domain, a replay() suites here to notify all the</i></td></tr>
<tr><th id="1297">1297</th><td><i>                 * IOMMU_NOTIFIER_MAP registers about this change.</i></td></tr>
<tr><th id="1298">1298</th><td><i>                 * This won't bring bad even if we have no such</i></td></tr>
<tr><th id="1299">1299</th><td><i>                 * notifier registered - the IOMMU notification</i></td></tr>
<tr><th id="1300">1300</th><td><i>                 * framework will skip MAP notifications if that</i></td></tr>
<tr><th id="1301">1301</th><td><i>                 * happened.</i></td></tr>
<tr><th id="1302">1302</th><td><i>                 */</i></td></tr>
<tr><th id="1303">1303</th><td>                <a class="ref" href="../../include/exec/memory.h.html#memory_region_iommu_replay_all" title='memory_region_iommu_replay_all' data-ref="memory_region_iommu_replay_all">memory_region_iommu_replay_all</a>(&amp;<a class="local col2 ref" href="#352vtd_as" title='vtd_as' data-ref="352vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu" title='VTDAddressSpace::iommu' data-ref="VTDAddressSpace::iommu">iommu</a>);</td></tr>
<tr><th id="1304">1304</th><td>            }</td></tr>
<tr><th id="1305">1305</th><td>        }</td></tr>
<tr><th id="1306">1306</th><td>    }</td></tr>
<tr><th id="1307">1307</th><td>}</td></tr>
<tr><th id="1308">1308</th><td></td></tr>
<tr><th id="1309">1309</th><td><i  data-doc="vtd_context_cache_invalidate">/* Context-cache invalidation</i></td></tr>
<tr><th id="1310">1310</th><td><i  data-doc="vtd_context_cache_invalidate"> * Returns the Context Actual Invalidation Granularity.</i></td></tr>
<tr><th id="1311">1311</th><td><i  data-doc="vtd_context_cache_invalidate"> * @val: the content of the CCMD_REG</i></td></tr>
<tr><th id="1312">1312</th><td><i  data-doc="vtd_context_cache_invalidate"> */</i></td></tr>
<tr><th id="1313">1313</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="vtd_context_cache_invalidate" title='vtd_context_cache_invalidate' data-type='uint64_t vtd_context_cache_invalidate(IntelIOMMUState * s, uint64_t val)' data-ref="vtd_context_cache_invalidate">vtd_context_cache_invalidate</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col6 decl" id="356s" title='s' data-type='IntelIOMMUState *' data-ref="356s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="357val" title='val' data-type='uint64_t' data-ref="357val">val</dfn>)</td></tr>
<tr><th id="1314">1314</th><td>{</td></tr>
<tr><th id="1315">1315</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="358caig" title='caig' data-type='uint64_t' data-ref="358caig">caig</dfn>;</td></tr>
<tr><th id="1316">1316</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="359type" title='type' data-type='uint64_t' data-ref="359type">type</dfn> = <a class="local col7 ref" href="#357val" title='val' data-ref="357val">val</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#164" title="(3ULL &lt;&lt; 61)" data-ref="_M/VTD_CCMD_CIRG_MASK">VTD_CCMD_CIRG_MASK</a>;</td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td>    <b>switch</b> (<a class="local col9 ref" href="#359type" title='type' data-ref="359type">type</a>) {</td></tr>
<tr><th id="1319">1319</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#162" title="(2ULL &lt;&lt; 61)" data-ref="_M/VTD_CCMD_DOMAIN_INVL">VTD_CCMD_DOMAIN_INVL</a>:</td></tr>
<tr><th id="1320">1320</th><td>        <i>/* Fall through */</i></td></tr>
<tr><th id="1321">1321</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#161" title="(1ULL &lt;&lt; 61)" data-ref="_M/VTD_CCMD_GLOBAL_INVL">VTD_CCMD_GLOBAL_INVL</a>:</td></tr>
<tr><th id="1322">1322</th><td>        <a class="local col8 ref" href="#358caig" title='caig' data-ref="358caig">caig</a> = <a class="macro" href="intel_iommu_internal.h.html#165" title="(1ULL &lt;&lt; 59)" data-ref="_M/VTD_CCMD_GLOBAL_INVL_A">VTD_CCMD_GLOBAL_INVL_A</a>;</td></tr>
<tr><th id="1323">1323</th><td>        <a class="tu ref" href="#vtd_context_global_invalidate" title='vtd_context_global_invalidate' data-use='c' data-ref="vtd_context_global_invalidate">vtd_context_global_invalidate</a>(<a class="local col6 ref" href="#356s" title='s' data-ref="356s">s</a>);</td></tr>
<tr><th id="1324">1324</th><td>        <b>break</b>;</td></tr>
<tr><th id="1325">1325</th><td></td></tr>
<tr><th id="1326">1326</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#163" title="(3ULL &lt;&lt; 61)" data-ref="_M/VTD_CCMD_DEVICE_INVL">VTD_CCMD_DEVICE_INVL</a>:</td></tr>
<tr><th id="1327">1327</th><td>        <a class="local col8 ref" href="#358caig" title='caig' data-ref="358caig">caig</a> = <a class="macro" href="intel_iommu_internal.h.html#167" title="(3ULL &lt;&lt; 59)" data-ref="_M/VTD_CCMD_DEVICE_INVL_A">VTD_CCMD_DEVICE_INVL_A</a>;</td></tr>
<tr><th id="1328">1328</th><td>        <a class="tu ref" href="#vtd_context_device_invalidate" title='vtd_context_device_invalidate' data-use='c' data-ref="vtd_context_device_invalidate">vtd_context_device_invalidate</a>(<a class="local col6 ref" href="#356s" title='s' data-ref="356s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#170" title="(((val) &gt;&gt; 16) &amp; 0xffffULL)" data-ref="_M/VTD_CCMD_SID">VTD_CCMD_SID</a>(<a class="local col7 ref" href="#357val" title='val' data-ref="357val">val</a>), <a class="macro" href="intel_iommu_internal.h.html#171" title="(((val) &gt;&gt; 32) &amp; 3ULL)" data-ref="_M/VTD_CCMD_FM">VTD_CCMD_FM</a>(<a class="local col7 ref" href="#357val" title='val' data-ref="357val">val</a>));</td></tr>
<tr><th id="1329">1329</th><td>        <b>break</b>;</td></tr>
<tr><th id="1330">1330</th><td></td></tr>
<tr><th id="1331">1331</th><td>    <b>default</b>:</td></tr>
<tr><th id="1332">1332</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"Context cache invalidate type error."</q>);</td></tr>
<tr><th id="1333">1333</th><td>        <a class="local col8 ref" href="#358caig" title='caig' data-ref="358caig">caig</a> = <var>0</var>;</td></tr>
<tr><th id="1334">1334</th><td>    }</td></tr>
<tr><th id="1335">1335</th><td>    <b>return</b> <a class="local col8 ref" href="#358caig" title='caig' data-ref="358caig">caig</a>;</td></tr>
<tr><th id="1336">1336</th><td>}</td></tr>
<tr><th id="1337">1337</th><td></td></tr>
<tr><th id="1338">1338</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_iotlb_global_invalidate" title='vtd_iotlb_global_invalidate' data-type='void vtd_iotlb_global_invalidate(IntelIOMMUState * s)' data-ref="vtd_iotlb_global_invalidate">vtd_iotlb_global_invalidate</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col0 decl" id="360s" title='s' data-type='IntelIOMMUState *' data-ref="360s">s</dfn>)</td></tr>
<tr><th id="1339">1339</th><td>{</td></tr>
<tr><th id="1340">1340</th><td>    <a class="ref" href="trace.h.html#trace_vtd_inv_desc_iotlb_global" title='trace_vtd_inv_desc_iotlb_global' data-ref="trace_vtd_inv_desc_iotlb_global">trace_vtd_inv_desc_iotlb_global</a>();</td></tr>
<tr><th id="1341">1341</th><td>    <a class="tu ref" href="#vtd_reset_iotlb" title='vtd_reset_iotlb' data-use='c' data-ref="vtd_reset_iotlb">vtd_reset_iotlb</a>(<a class="local col0 ref" href="#360s" title='s' data-ref="360s">s</a>);</td></tr>
<tr><th id="1342">1342</th><td>    <a class="tu ref" href="#vtd_iommu_replay_all" title='vtd_iommu_replay_all' data-use='c' data-ref="vtd_iommu_replay_all">vtd_iommu_replay_all</a>(<a class="local col0 ref" href="#360s" title='s' data-ref="360s">s</a>);</td></tr>
<tr><th id="1343">1343</th><td>}</td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_iotlb_domain_invalidate" title='vtd_iotlb_domain_invalidate' data-type='void vtd_iotlb_domain_invalidate(IntelIOMMUState * s, uint16_t domain_id)' data-ref="vtd_iotlb_domain_invalidate">vtd_iotlb_domain_invalidate</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col1 decl" id="361s" title='s' data-type='IntelIOMMUState *' data-ref="361s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="362domain_id" title='domain_id' data-type='uint16_t' data-ref="362domain_id">domain_id</dfn>)</td></tr>
<tr><th id="1346">1346</th><td>{</td></tr>
<tr><th id="1347">1347</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode" title='IntelIOMMUNotifierNode' data-type='struct IntelIOMMUNotifierNode' data-ref="IntelIOMMUNotifierNode">IntelIOMMUNotifierNode</a> *<dfn class="local col3 decl" id="363node" title='node' data-type='IntelIOMMUNotifierNode *' data-ref="363node">node</dfn>;</td></tr>
<tr><th id="1348">1348</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> <dfn class="local col4 decl" id="364ce" title='ce' data-type='VTDContextEntry' data-ref="364ce">ce</dfn>;</td></tr>
<tr><th id="1349">1349</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col5 decl" id="365vtd_as" title='vtd_as' data-type='VTDAddressSpace *' data-ref="365vtd_as">vtd_as</dfn>;</td></tr>
<tr><th id="1350">1350</th><td></td></tr>
<tr><th id="1351">1351</th><td>    <a class="ref" href="trace.h.html#trace_vtd_inv_desc_iotlb_domain" title='trace_vtd_inv_desc_iotlb_domain' data-ref="trace_vtd_inv_desc_iotlb_domain">trace_vtd_inv_desc_iotlb_domain</a>(<a class="local col2 ref" href="#362domain_id" title='domain_id' data-ref="362domain_id">domain_id</a>);</td></tr>
<tr><th id="1352">1352</th><td></td></tr>
<tr><th id="1353">1353</th><td>    <a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_foreach_remove" title='g_hash_table_foreach_remove' data-ref="g_hash_table_foreach_remove">g_hash_table_foreach_remove</a>(<a class="local col1 ref" href="#361s" title='s' data-ref="361s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iotlb" title='IntelIOMMUState::iotlb' data-ref="IntelIOMMUState::iotlb">iotlb</a>, <a class="tu ref" href="#vtd_hash_remove_by_domain" title='vtd_hash_remove_by_domain' data-use='r' data-ref="vtd_hash_remove_by_domain">vtd_hash_remove_by_domain</a>,</td></tr>
<tr><th id="1354">1354</th><td>                                &amp;<a class="local col2 ref" href="#362domain_id" title='domain_id' data-ref="362domain_id">domain_id</a>);</td></tr>
<tr><th id="1355">1355</th><td></td></tr>
<tr><th id="1356">1356</th><td>    <a class="macro" href="../../include/qemu/queue.h.html#149" title="for ((node) = ((&amp;s-&gt;notifiers_list)-&gt;lh_first); (node); (node) = ((node)-&gt;next.le_next))" data-ref="_M/QLIST_FOREACH">QLIST_FOREACH</a>(<a class="local col3 ref" href="#363node" title='node' data-ref="363node">node</a>, &amp;<a class="local col1 ref" href="#361s" title='s' data-ref="361s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::notifiers_list" title='IntelIOMMUState::notifiers_list' data-ref="IntelIOMMUState::notifiers_list">notifiers_list</a>, <a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode::next" title='IntelIOMMUNotifierNode::next' data-ref="IntelIOMMUNotifierNode::next">next</a>) {</td></tr>
<tr><th id="1357">1357</th><td>        <a class="local col5 ref" href="#365vtd_as" title='vtd_as' data-ref="365vtd_as">vtd_as</a> = <a class="local col3 ref" href="#363node" title='node' data-ref="363node">node</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode::vtd_as" title='IntelIOMMUNotifierNode::vtd_as' data-ref="IntelIOMMUNotifierNode::vtd_as">vtd_as</a>;</td></tr>
<tr><th id="1358">1358</th><td>        <b>if</b> (!<a class="tu ref" href="#vtd_dev_to_context_entry" title='vtd_dev_to_context_entry' data-use='c' data-ref="vtd_dev_to_context_entry">vtd_dev_to_context_entry</a>(<a class="local col1 ref" href="#361s" title='s' data-ref="361s">s</a>, <a class="ref" href="../../include/hw/pci/pci.h.html#pci_bus_num" title='pci_bus_num' data-ref="pci_bus_num">pci_bus_num</a>(<a class="local col5 ref" href="#365vtd_as" title='vtd_as' data-ref="365vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::bus" title='VTDAddressSpace::bus' data-ref="VTDAddressSpace::bus">bus</a>),</td></tr>
<tr><th id="1359">1359</th><td>                                      <a class="local col5 ref" href="#365vtd_as" title='vtd_as' data-ref="365vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>, &amp;<a class="local col4 ref" href="#364ce" title='ce' data-ref="364ce">ce</a>) &amp;&amp;</td></tr>
<tr><th id="1360">1360</th><td>            <a class="local col2 ref" href="#362domain_id" title='domain_id' data-ref="362domain_id">domain_id</a> == <a class="macro" href="intel_iommu_internal.h.html#422" title="(((ce.hi) &gt;&gt; 8) &amp; ((1UL &lt;&lt; 16) - 1))" data-ref="_M/VTD_CONTEXT_ENTRY_DID">VTD_CONTEXT_ENTRY_DID</a>(<a class="local col4 ref" href="#364ce" title='ce' data-ref="364ce">ce</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::hi" title='VTDContextEntry::hi' data-ref="VTDContextEntry::hi">hi</a>)) {</td></tr>
<tr><th id="1361">1361</th><td>            <a class="ref" href="../../include/exec/memory.h.html#memory_region_iommu_replay_all" title='memory_region_iommu_replay_all' data-ref="memory_region_iommu_replay_all">memory_region_iommu_replay_all</a>(&amp;<a class="local col5 ref" href="#365vtd_as" title='vtd_as' data-ref="365vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu" title='VTDAddressSpace::iommu' data-ref="VTDAddressSpace::iommu">iommu</a>);</td></tr>
<tr><th id="1362">1362</th><td>        }</td></tr>
<tr><th id="1363">1363</th><td>    }</td></tr>
<tr><th id="1364">1364</th><td>}</td></tr>
<tr><th id="1365">1365</th><td></td></tr>
<tr><th id="1366">1366</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="vtd_page_invalidate_notify_hook" title='vtd_page_invalidate_notify_hook' data-type='int vtd_page_invalidate_notify_hook(IOMMUTLBEntry * entry, void * private)' data-ref="vtd_page_invalidate_notify_hook">vtd_page_invalidate_notify_hook</dfn>(<a class="typedef" href="../../include/exec/memory.h.html#IOMMUTLBEntry" title='IOMMUTLBEntry' data-type='struct IOMMUTLBEntry' data-ref="IOMMUTLBEntry">IOMMUTLBEntry</a> *<dfn class="local col6 decl" id="366entry" title='entry' data-type='IOMMUTLBEntry *' data-ref="366entry">entry</dfn>,</td></tr>
<tr><th id="1367">1367</th><td>                                           <em>void</em> *<dfn class="local col7 decl" id="367private" title='private' data-type='void *' data-ref="367private">private</dfn>)</td></tr>
<tr><th id="1368">1368</th><td>{</td></tr>
<tr><th id="1369">1369</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_notify_iommu" title='memory_region_notify_iommu' data-ref="memory_region_notify_iommu">memory_region_notify_iommu</a>((<a class="typedef" href="../../include/qemu/typedefs.h.html#IOMMUMemoryRegion" title='IOMMUMemoryRegion' data-type='struct IOMMUMemoryRegion' data-ref="IOMMUMemoryRegion">IOMMUMemoryRegion</a> *)<a class="local col7 ref" href="#367private" title='private' data-ref="367private">private</a>, *<a class="local col6 ref" href="#366entry" title='entry' data-ref="366entry">entry</a>);</td></tr>
<tr><th id="1370">1370</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="1371">1371</th><td>}</td></tr>
<tr><th id="1372">1372</th><td></td></tr>
<tr><th id="1373">1373</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_iotlb_page_invalidate_notify" title='vtd_iotlb_page_invalidate_notify' data-type='void vtd_iotlb_page_invalidate_notify(IntelIOMMUState * s, uint16_t domain_id, hwaddr addr, uint8_t am)' data-ref="vtd_iotlb_page_invalidate_notify">vtd_iotlb_page_invalidate_notify</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col8 decl" id="368s" title='s' data-type='IntelIOMMUState *' data-ref="368s">s</dfn>,</td></tr>
<tr><th id="1374">1374</th><td>                                           <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="369domain_id" title='domain_id' data-type='uint16_t' data-ref="369domain_id">domain_id</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col0 decl" id="370addr" title='addr' data-type='hwaddr' data-ref="370addr">addr</dfn>,</td></tr>
<tr><th id="1375">1375</th><td>                                           <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="371am" title='am' data-type='uint8_t' data-ref="371am">am</dfn>)</td></tr>
<tr><th id="1376">1376</th><td>{</td></tr>
<tr><th id="1377">1377</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode" title='IntelIOMMUNotifierNode' data-type='struct IntelIOMMUNotifierNode' data-ref="IntelIOMMUNotifierNode">IntelIOMMUNotifierNode</a> *<dfn class="local col2 decl" id="372node" title='node' data-type='IntelIOMMUNotifierNode *' data-ref="372node">node</dfn>;</td></tr>
<tr><th id="1378">1378</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> <dfn class="local col3 decl" id="373ce" title='ce' data-type='VTDContextEntry' data-ref="373ce">ce</dfn>;</td></tr>
<tr><th id="1379">1379</th><td>    <em>int</em> <dfn class="local col4 decl" id="374ret" title='ret' data-type='int' data-ref="374ret">ret</dfn>;</td></tr>
<tr><th id="1380">1380</th><td></td></tr>
<tr><th id="1381">1381</th><td>    <a class="macro" href="../../include/qemu/queue.h.html#149" title="for ((node) = ((&amp;(s-&gt;notifiers_list))-&gt;lh_first); (node); (node) = ((node)-&gt;next.le_next))" data-ref="_M/QLIST_FOREACH">QLIST_FOREACH</a>(<a class="local col2 ref" href="#372node" title='node' data-ref="372node">node</a>, &amp;(<a class="local col8 ref" href="#368s" title='s' data-ref="368s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::notifiers_list" title='IntelIOMMUState::notifiers_list' data-ref="IntelIOMMUState::notifiers_list">notifiers_list</a>), <a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode::next" title='IntelIOMMUNotifierNode::next' data-ref="IntelIOMMUNotifierNode::next">next</a>) {</td></tr>
<tr><th id="1382">1382</th><td>        <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col5 decl" id="375vtd_as" title='vtd_as' data-type='VTDAddressSpace *' data-ref="375vtd_as">vtd_as</dfn> = <a class="local col2 ref" href="#372node" title='node' data-ref="372node">node</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode::vtd_as" title='IntelIOMMUNotifierNode::vtd_as' data-ref="IntelIOMMUNotifierNode::vtd_as">vtd_as</a>;</td></tr>
<tr><th id="1383">1383</th><td>        <a class="local col4 ref" href="#374ret" title='ret' data-ref="374ret">ret</a> = <a class="tu ref" href="#vtd_dev_to_context_entry" title='vtd_dev_to_context_entry' data-use='c' data-ref="vtd_dev_to_context_entry">vtd_dev_to_context_entry</a>(<a class="local col8 ref" href="#368s" title='s' data-ref="368s">s</a>, <a class="ref" href="../../include/hw/pci/pci.h.html#pci_bus_num" title='pci_bus_num' data-ref="pci_bus_num">pci_bus_num</a>(<a class="local col5 ref" href="#375vtd_as" title='vtd_as' data-ref="375vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::bus" title='VTDAddressSpace::bus' data-ref="VTDAddressSpace::bus">bus</a>),</td></tr>
<tr><th id="1384">1384</th><td>                                       <a class="local col5 ref" href="#375vtd_as" title='vtd_as' data-ref="375vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>, &amp;<a class="local col3 ref" href="#373ce" title='ce' data-ref="373ce">ce</a>);</td></tr>
<tr><th id="1385">1385</th><td>        <b>if</b> (!<a class="local col4 ref" href="#374ret" title='ret' data-ref="374ret">ret</a> &amp;&amp; <a class="local col9 ref" href="#369domain_id" title='domain_id' data-ref="369domain_id">domain_id</a> == <a class="macro" href="intel_iommu_internal.h.html#422" title="(((ce.hi) &gt;&gt; 8) &amp; ((1UL &lt;&lt; 16) - 1))" data-ref="_M/VTD_CONTEXT_ENTRY_DID">VTD_CONTEXT_ENTRY_DID</a>(<a class="local col3 ref" href="#373ce" title='ce' data-ref="373ce">ce</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::hi" title='VTDContextEntry::hi' data-ref="VTDContextEntry::hi">hi</a>)) {</td></tr>
<tr><th id="1386">1386</th><td>            <a class="tu ref" href="#vtd_page_walk" title='vtd_page_walk' data-use='c' data-ref="vtd_page_walk">vtd_page_walk</a>(&amp;<a class="local col3 ref" href="#373ce" title='ce' data-ref="373ce">ce</a>, <a class="local col0 ref" href="#370addr" title='addr' data-ref="370addr">addr</a>, <a class="local col0 ref" href="#370addr" title='addr' data-ref="370addr">addr</a> + (<var>1</var> &lt;&lt; <a class="local col1 ref" href="#371am" title='am' data-ref="371am">am</a>) * <a class="macro" href="intel_iommu_internal.h.html#386" title="(1ULL &lt;&lt; 12)" data-ref="_M/VTD_PAGE_SIZE">VTD_PAGE_SIZE</a>,</td></tr>
<tr><th id="1387">1387</th><td>                          <a class="tu ref" href="#vtd_page_invalidate_notify_hook" title='vtd_page_invalidate_notify_hook' data-use='r' data-ref="vtd_page_invalidate_notify_hook">vtd_page_invalidate_notify_hook</a>,</td></tr>
<tr><th id="1388">1388</th><td>                          (<em>void</em> *)&amp;<a class="local col5 ref" href="#375vtd_as" title='vtd_as' data-ref="375vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu" title='VTDAddressSpace::iommu' data-ref="VTDAddressSpace::iommu">iommu</a>, <span class="macro" title="1" data-ref="_M/true">true</span>);</td></tr>
<tr><th id="1389">1389</th><td>        }</td></tr>
<tr><th id="1390">1390</th><td>    }</td></tr>
<tr><th id="1391">1391</th><td>}</td></tr>
<tr><th id="1392">1392</th><td></td></tr>
<tr><th id="1393">1393</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_iotlb_page_invalidate" title='vtd_iotlb_page_invalidate' data-type='void vtd_iotlb_page_invalidate(IntelIOMMUState * s, uint16_t domain_id, hwaddr addr, uint8_t am)' data-ref="vtd_iotlb_page_invalidate">vtd_iotlb_page_invalidate</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col6 decl" id="376s" title='s' data-type='IntelIOMMUState *' data-ref="376s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="377domain_id" title='domain_id' data-type='uint16_t' data-ref="377domain_id">domain_id</dfn>,</td></tr>
<tr><th id="1394">1394</th><td>                                      <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col8 decl" id="378addr" title='addr' data-type='hwaddr' data-ref="378addr">addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="379am" title='am' data-type='uint8_t' data-ref="379am">am</dfn>)</td></tr>
<tr><th id="1395">1395</th><td>{</td></tr>
<tr><th id="1396">1396</th><td>    <a class="typedef" href="intel_iommu_internal.h.html#VTDIOTLBPageInvInfo" title='VTDIOTLBPageInvInfo' data-type='struct VTDIOTLBPageInvInfo' data-ref="VTDIOTLBPageInvInfo">VTDIOTLBPageInvInfo</a> <dfn class="local col0 decl" id="380info" title='info' data-type='VTDIOTLBPageInvInfo' data-ref="380info">info</dfn>;</td></tr>
<tr><th id="1397">1397</th><td></td></tr>
<tr><th id="1398">1398</th><td>    <a class="ref" href="trace.h.html#trace_vtd_inv_desc_iotlb_pages" title='trace_vtd_inv_desc_iotlb_pages' data-ref="trace_vtd_inv_desc_iotlb_pages">trace_vtd_inv_desc_iotlb_pages</a>(<a class="local col7 ref" href="#377domain_id" title='domain_id' data-ref="377domain_id">domain_id</a>, <a class="local col8 ref" href="#378addr" title='addr' data-ref="378addr">addr</a>, <a class="local col9 ref" href="#379am" title='am' data-ref="379am">am</a>);</td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((am &lt;= 18ULL) ? (void) (0) : __assert_fail (&quot;am &lt;= VTD_MAMV&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 1400, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#379am" title='am' data-ref="379am">am</a> &lt;= <a class="macro" href="intel_iommu_internal.h.html#203" title="18ULL" data-ref="_M/VTD_MAMV">VTD_MAMV</a>);</td></tr>
<tr><th id="1401">1401</th><td>    <a class="local col0 ref" href="#380info" title='info' data-ref="380info">info</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDIOTLBPageInvInfo::domain_id" title='VTDIOTLBPageInvInfo::domain_id' data-ref="VTDIOTLBPageInvInfo::domain_id">domain_id</a> = <a class="local col7 ref" href="#377domain_id" title='domain_id' data-ref="377domain_id">domain_id</a>;</td></tr>
<tr><th id="1402">1402</th><td>    <a class="local col0 ref" href="#380info" title='info' data-ref="380info">info</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDIOTLBPageInvInfo::addr" title='VTDIOTLBPageInvInfo::addr' data-ref="VTDIOTLBPageInvInfo::addr">addr</a> = <a class="local col8 ref" href="#378addr" title='addr' data-ref="378addr">addr</a>;</td></tr>
<tr><th id="1403">1403</th><td>    <a class="local col0 ref" href="#380info" title='info' data-ref="380info">info</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDIOTLBPageInvInfo::mask" title='VTDIOTLBPageInvInfo::mask' data-ref="VTDIOTLBPageInvInfo::mask">mask</a> = ~((<var>1</var> &lt;&lt; <a class="local col9 ref" href="#379am" title='am' data-ref="379am">am</a>) - <var>1</var>);</td></tr>
<tr><th id="1404">1404</th><td>    <a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_foreach_remove" title='g_hash_table_foreach_remove' data-ref="g_hash_table_foreach_remove">g_hash_table_foreach_remove</a>(<a class="local col6 ref" href="#376s" title='s' data-ref="376s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iotlb" title='IntelIOMMUState::iotlb' data-ref="IntelIOMMUState::iotlb">iotlb</a>, <a class="tu ref" href="#vtd_hash_remove_by_page" title='vtd_hash_remove_by_page' data-use='r' data-ref="vtd_hash_remove_by_page">vtd_hash_remove_by_page</a>, &amp;<a class="local col0 ref" href="#380info" title='info' data-ref="380info">info</a>);</td></tr>
<tr><th id="1405">1405</th><td>    <a class="tu ref" href="#vtd_iotlb_page_invalidate_notify" title='vtd_iotlb_page_invalidate_notify' data-use='c' data-ref="vtd_iotlb_page_invalidate_notify">vtd_iotlb_page_invalidate_notify</a>(<a class="local col6 ref" href="#376s" title='s' data-ref="376s">s</a>, <a class="local col7 ref" href="#377domain_id" title='domain_id' data-ref="377domain_id">domain_id</a>, <a class="local col8 ref" href="#378addr" title='addr' data-ref="378addr">addr</a>, <a class="local col9 ref" href="#379am" title='am' data-ref="379am">am</a>);</td></tr>
<tr><th id="1406">1406</th><td>}</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td><i  data-doc="vtd_iotlb_flush">/* Flush IOTLB</i></td></tr>
<tr><th id="1409">1409</th><td><i  data-doc="vtd_iotlb_flush"> * Returns the IOTLB Actual Invalidation Granularity.</i></td></tr>
<tr><th id="1410">1410</th><td><i  data-doc="vtd_iotlb_flush"> * @val: the content of the IOTLB_REG</i></td></tr>
<tr><th id="1411">1411</th><td><i  data-doc="vtd_iotlb_flush"> */</i></td></tr>
<tr><th id="1412">1412</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="vtd_iotlb_flush" title='vtd_iotlb_flush' data-type='uint64_t vtd_iotlb_flush(IntelIOMMUState * s, uint64_t val)' data-ref="vtd_iotlb_flush">vtd_iotlb_flush</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col1 decl" id="381s" title='s' data-type='IntelIOMMUState *' data-ref="381s">s</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="382val" title='val' data-type='uint64_t' data-ref="382val">val</dfn>)</td></tr>
<tr><th id="1413">1413</th><td>{</td></tr>
<tr><th id="1414">1414</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col3 decl" id="383iaig" title='iaig' data-type='uint64_t' data-ref="383iaig">iaig</dfn>;</td></tr>
<tr><th id="1415">1415</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="384type" title='type' data-type='uint64_t' data-ref="384type">type</dfn> = <a class="local col2 ref" href="#382val" title='val' data-ref="382val">val</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#125" title="(3ULL &lt;&lt; 60)" data-ref="_M/VTD_TLB_FLUSH_GRANU_MASK">VTD_TLB_FLUSH_GRANU_MASK</a>;</td></tr>
<tr><th id="1416">1416</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="385domain_id" title='domain_id' data-type='uint16_t' data-ref="385domain_id">domain_id</dfn>;</td></tr>
<tr><th id="1417">1417</th><td>    <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col6 decl" id="386addr" title='addr' data-type='hwaddr' data-ref="386addr">addr</dfn>;</td></tr>
<tr><th id="1418">1418</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col7 decl" id="387am" title='am' data-type='uint8_t' data-ref="387am">am</dfn>;</td></tr>
<tr><th id="1419">1419</th><td></td></tr>
<tr><th id="1420">1420</th><td>    <b>switch</b> (<a class="local col4 ref" href="#384type" title='type' data-ref="384type">type</a>) {</td></tr>
<tr><th id="1421">1421</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#122" title="(1ULL &lt;&lt; 60)" data-ref="_M/VTD_TLB_GLOBAL_FLUSH">VTD_TLB_GLOBAL_FLUSH</a>:</td></tr>
<tr><th id="1422">1422</th><td>        <a class="local col3 ref" href="#383iaig" title='iaig' data-ref="383iaig">iaig</a> = <a class="macro" href="intel_iommu_internal.h.html#126" title="(1ULL &lt;&lt; 57)" data-ref="_M/VTD_TLB_GLOBAL_FLUSH_A">VTD_TLB_GLOBAL_FLUSH_A</a>;</td></tr>
<tr><th id="1423">1423</th><td>        <a class="tu ref" href="#vtd_iotlb_global_invalidate" title='vtd_iotlb_global_invalidate' data-use='c' data-ref="vtd_iotlb_global_invalidate">vtd_iotlb_global_invalidate</a>(<a class="local col1 ref" href="#381s" title='s' data-ref="381s">s</a>);</td></tr>
<tr><th id="1424">1424</th><td>        <b>break</b>;</td></tr>
<tr><th id="1425">1425</th><td></td></tr>
<tr><th id="1426">1426</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#123" title="(2ULL &lt;&lt; 60)" data-ref="_M/VTD_TLB_DSI_FLUSH">VTD_TLB_DSI_FLUSH</a>:</td></tr>
<tr><th id="1427">1427</th><td>        <a class="local col5 ref" href="#385domain_id" title='domain_id' data-ref="385domain_id">domain_id</a> = <a class="macro" href="intel_iommu_internal.h.html#131" title="(((val) &gt;&gt; 32) &amp; ((1UL &lt;&lt; 16) - 1))" data-ref="_M/VTD_TLB_DID">VTD_TLB_DID</a>(<a class="local col2 ref" href="#382val" title='val' data-ref="382val">val</a>);</td></tr>
<tr><th id="1428">1428</th><td>        <a class="local col3 ref" href="#383iaig" title='iaig' data-ref="383iaig">iaig</a> = <a class="macro" href="intel_iommu_internal.h.html#127" title="(2ULL &lt;&lt; 57)" data-ref="_M/VTD_TLB_DSI_FLUSH_A">VTD_TLB_DSI_FLUSH_A</a>;</td></tr>
<tr><th id="1429">1429</th><td>        <a class="tu ref" href="#vtd_iotlb_domain_invalidate" title='vtd_iotlb_domain_invalidate' data-use='c' data-ref="vtd_iotlb_domain_invalidate">vtd_iotlb_domain_invalidate</a>(<a class="local col1 ref" href="#381s" title='s' data-ref="381s">s</a>, <a class="local col5 ref" href="#385domain_id" title='domain_id' data-ref="385domain_id">domain_id</a>);</td></tr>
<tr><th id="1430">1430</th><td>        <b>break</b>;</td></tr>
<tr><th id="1431">1431</th><td></td></tr>
<tr><th id="1432">1432</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#124" title="(3ULL &lt;&lt; 60)" data-ref="_M/VTD_TLB_PSI_FLUSH">VTD_TLB_PSI_FLUSH</a>:</td></tr>
<tr><th id="1433">1433</th><td>        <a class="local col5 ref" href="#385domain_id" title='domain_id' data-ref="385domain_id">domain_id</a> = <a class="macro" href="intel_iommu_internal.h.html#131" title="(((val) &gt;&gt; 32) &amp; ((1UL &lt;&lt; 16) - 1))" data-ref="_M/VTD_TLB_DID">VTD_TLB_DID</a>(<a class="local col2 ref" href="#382val" title='val' data-ref="382val">val</a>);</td></tr>
<tr><th id="1434">1434</th><td>        <a class="local col6 ref" href="#386addr" title='addr' data-ref="386addr">addr</a> = <a class="tu ref" href="#vtd_get_quad_raw" title='vtd_get_quad_raw' data-use='c' data-ref="vtd_get_quad_raw">vtd_get_quad_raw</a>(<a class="local col1 ref" href="#381s" title='s' data-ref="381s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#91" title="0xf0" data-ref="_M/DMAR_IVA_REG">DMAR_IVA_REG</a>);</td></tr>
<tr><th id="1435">1435</th><td>        <a class="local col7 ref" href="#387am" title='am' data-ref="387am">am</a> = <a class="macro" href="intel_iommu_internal.h.html#135" title="((addr) &amp; 0x3fULL)" data-ref="_M/VTD_IVA_AM">VTD_IVA_AM</a>(<a class="local col6 ref" href="#386addr" title='addr' data-ref="386addr">addr</a>);</td></tr>
<tr><th id="1436">1436</th><td>        <a class="local col6 ref" href="#386addr" title='addr' data-ref="386addr">addr</a> = <a class="macro" href="intel_iommu_internal.h.html#134" title="((addr) &amp; ~0xfffULL &amp; ((1ULL &lt;&lt; 39) - 1))" data-ref="_M/VTD_IVA_ADDR">VTD_IVA_ADDR</a>(<a class="local col6 ref" href="#386addr" title='addr' data-ref="386addr">addr</a>);</td></tr>
<tr><th id="1437">1437</th><td>        <b>if</b> (<a class="local col7 ref" href="#387am" title='am' data-ref="387am">am</a> &gt; <a class="macro" href="intel_iommu_internal.h.html#203" title="18ULL" data-ref="_M/VTD_MAMV">VTD_MAMV</a>) {</td></tr>
<tr><th id="1438">1438</th><td>            <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"IOTLB PSI flush: address mask overflow."</q>);</td></tr>
<tr><th id="1439">1439</th><td>            <a class="local col3 ref" href="#383iaig" title='iaig' data-ref="383iaig">iaig</a> = <var>0</var>;</td></tr>
<tr><th id="1440">1440</th><td>            <b>break</b>;</td></tr>
<tr><th id="1441">1441</th><td>        }</td></tr>
<tr><th id="1442">1442</th><td>        <a class="local col3 ref" href="#383iaig" title='iaig' data-ref="383iaig">iaig</a> = <a class="macro" href="intel_iommu_internal.h.html#128" title="(3ULL &lt;&lt; 57)" data-ref="_M/VTD_TLB_PSI_FLUSH_A">VTD_TLB_PSI_FLUSH_A</a>;</td></tr>
<tr><th id="1443">1443</th><td>        <a class="tu ref" href="#vtd_iotlb_page_invalidate" title='vtd_iotlb_page_invalidate' data-use='c' data-ref="vtd_iotlb_page_invalidate">vtd_iotlb_page_invalidate</a>(<a class="local col1 ref" href="#381s" title='s' data-ref="381s">s</a>, <a class="local col5 ref" href="#385domain_id" title='domain_id' data-ref="385domain_id">domain_id</a>, <a class="local col6 ref" href="#386addr" title='addr' data-ref="386addr">addr</a>, <a class="local col7 ref" href="#387am" title='am' data-ref="387am">am</a>);</td></tr>
<tr><th id="1444">1444</th><td>        <b>break</b>;</td></tr>
<tr><th id="1445">1445</th><td></td></tr>
<tr><th id="1446">1446</th><td>    <b>default</b>:</td></tr>
<tr><th id="1447">1447</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"IOTLB flush: invalid granularity."</q>);</td></tr>
<tr><th id="1448">1448</th><td>        <a class="local col3 ref" href="#383iaig" title='iaig' data-ref="383iaig">iaig</a> = <var>0</var>;</td></tr>
<tr><th id="1449">1449</th><td>    }</td></tr>
<tr><th id="1450">1450</th><td>    <b>return</b> <a class="local col3 ref" href="#383iaig" title='iaig' data-ref="383iaig">iaig</a>;</td></tr>
<tr><th id="1451">1451</th><td>}</td></tr>
<tr><th id="1452">1452</th><td></td></tr>
<tr><th id="1453">1453</th><td><em>static</em> <em>void</em> <a class="tu decl" href="#vtd_fetch_inv_desc" title='vtd_fetch_inv_desc' data-type='void vtd_fetch_inv_desc(IntelIOMMUState * s)' data-ref="vtd_fetch_inv_desc">vtd_fetch_inv_desc</a>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col8 decl" id="388s" title='s' data-type='IntelIOMMUState *' data-ref="388s">s</dfn>);</td></tr>
<tr><th id="1454">1454</th><td></td></tr>
<tr><th id="1455">1455</th><td><em>static</em> <b>inline</b> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_queued_inv_disable_check" title='vtd_queued_inv_disable_check' data-type='_Bool vtd_queued_inv_disable_check(IntelIOMMUState * s)' data-ref="vtd_queued_inv_disable_check">vtd_queued_inv_disable_check</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col9 decl" id="389s" title='s' data-type='IntelIOMMUState *' data-ref="389s">s</dfn>)</td></tr>
<tr><th id="1456">1456</th><td>{</td></tr>
<tr><th id="1457">1457</th><td>    <b>return</b> <a class="local col9 ref" href="#389s" title='s' data-ref="389s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::qi_enabled" title='IntelIOMMUState::qi_enabled' data-ref="IntelIOMMUState::qi_enabled">qi_enabled</a> &amp;&amp; (<a class="local col9 ref" href="#389s" title='s' data-ref="389s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_tail" title='IntelIOMMUState::iq_tail' data-ref="IntelIOMMUState::iq_tail">iq_tail</a> == <a class="local col9 ref" href="#389s" title='s' data-ref="389s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_head" title='IntelIOMMUState::iq_head' data-ref="IntelIOMMUState::iq_head">iq_head</a>) &amp;&amp;</td></tr>
<tr><th id="1458">1458</th><td>           (<a class="local col9 ref" href="#389s" title='s' data-ref="389s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_last_desc_type" title='IntelIOMMUState::iq_last_desc_type' data-ref="IntelIOMMUState::iq_last_desc_type">iq_last_desc_type</a> == <a class="macro" href="intel_iommu_internal.h.html#336" title="0x5" data-ref="_M/VTD_INV_DESC_WAIT">VTD_INV_DESC_WAIT</a>);</td></tr>
<tr><th id="1459">1459</th><td>}</td></tr>
<tr><th id="1460">1460</th><td></td></tr>
<tr><th id="1461">1461</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_handle_gcmd_qie" title='vtd_handle_gcmd_qie' data-type='void vtd_handle_gcmd_qie(IntelIOMMUState * s, _Bool en)' data-ref="vtd_handle_gcmd_qie">vtd_handle_gcmd_qie</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col0 decl" id="390s" title='s' data-type='IntelIOMMUState *' data-ref="390s">s</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col1 decl" id="391en" title='en' data-type='_Bool' data-ref="391en">en</dfn>)</td></tr>
<tr><th id="1462">1462</th><td>{</td></tr>
<tr><th id="1463">1463</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="392iqa_val" title='iqa_val' data-type='uint64_t' data-ref="392iqa_val">iqa_val</dfn> = <a class="tu ref" href="#vtd_get_quad_raw" title='vtd_get_quad_raw' data-use='c' data-ref="vtd_get_quad_raw">vtd_get_quad_raw</a>(<a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#64" title="0x90" data-ref="_M/DMAR_IQA_REG">DMAR_IQA_REG</a>);</td></tr>
<tr><th id="1464">1464</th><td></td></tr>
<tr><th id="1465">1465</th><td>    <a class="ref" href="trace.h.html#trace_vtd_inv_qi_enable" title='trace_vtd_inv_qi_enable' data-ref="trace_vtd_inv_qi_enable">trace_vtd_inv_qi_enable</a>(<a class="local col1 ref" href="#391en" title='en' data-ref="391en">en</a>);</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td>    <b>if</b> (<a class="local col1 ref" href="#391en" title='en' data-ref="391en">en</a>) {</td></tr>
<tr><th id="1468">1468</th><td>        <a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq" title='IntelIOMMUState::iq' data-ref="IntelIOMMUState::iq">iq</a> = <a class="local col2 ref" href="#392iqa_val" title='iqa_val' data-ref="392iqa_val">iqa_val</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#222" title="(((1ULL &lt;&lt; 39) - 1) ^ 0xfffULL)" data-ref="_M/VTD_IQA_IQA_MASK">VTD_IQA_IQA_MASK</a>;</td></tr>
<tr><th id="1469">1469</th><td>        <i>/* 2^(x+8) entries */</i></td></tr>
<tr><th id="1470">1470</th><td>        <a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_size" title='IntelIOMMUState::iq_size' data-ref="IntelIOMMUState::iq_size">iq_size</a> = <var>1UL</var> &lt;&lt; ((<a class="local col2 ref" href="#392iqa_val" title='iqa_val' data-ref="392iqa_val">iqa_val</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#223" title="0x7ULL" data-ref="_M/VTD_IQA_QS">VTD_IQA_QS</a>) + <var>8</var>);</td></tr>
<tr><th id="1471">1471</th><td>        <a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::qi_enabled" title='IntelIOMMUState::qi_enabled' data-ref="IntelIOMMUState::qi_enabled">qi_enabled</a> = <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="1472">1472</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_qi_setup" title='trace_vtd_inv_qi_setup' data-ref="trace_vtd_inv_qi_setup">trace_vtd_inv_qi_setup</a>(<a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq" title='IntelIOMMUState::iq' data-ref="IntelIOMMUState::iq">iq</a>, <a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_size" title='IntelIOMMUState::iq_size' data-ref="IntelIOMMUState::iq_size">iq_size</a>);</td></tr>
<tr><th id="1473">1473</th><td>        <i>/* Ok - report back to driver */</i></td></tr>
<tr><th id="1474">1474</th><td>        <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#41" title="0x1c" data-ref="_M/DMAR_GSTS_REG">DMAR_GSTS_REG</a>, <var>0</var>, <a class="macro" href="intel_iommu_internal.h.html#154" title="(1UL &lt;&lt; 26)" data-ref="_M/VTD_GSTS_QIES">VTD_GSTS_QIES</a>);</td></tr>
<tr><th id="1475">1475</th><td></td></tr>
<tr><th id="1476">1476</th><td>        <b>if</b> (<a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_tail" title='IntelIOMMUState::iq_tail' data-ref="IntelIOMMUState::iq_tail">iq_tail</a> != <var>0</var>) {</td></tr>
<tr><th id="1477">1477</th><td>            <i>/*</i></td></tr>
<tr><th id="1478">1478</th><td><i>             * This is a spec violation but Windows guests are known to set up</i></td></tr>
<tr><th id="1479">1479</th><td><i>             * Queued Invalidation this way so we allow the write and process</i></td></tr>
<tr><th id="1480">1480</th><td><i>             * Invalidation Descriptors right away.</i></td></tr>
<tr><th id="1481">1481</th><td><i>             */</i></td></tr>
<tr><th id="1482">1482</th><td>            <a class="ref" href="trace.h.html#trace_vtd_warn_invalid_qi_tail" title='trace_vtd_warn_invalid_qi_tail' data-ref="trace_vtd_warn_invalid_qi_tail">trace_vtd_warn_invalid_qi_tail</a>(<a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_tail" title='IntelIOMMUState::iq_tail' data-ref="IntelIOMMUState::iq_tail">iq_tail</a>);</td></tr>
<tr><th id="1483">1483</th><td>            <b>if</b> (!(<a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#46" title="0x34" data-ref="_M/DMAR_FSTS_REG">DMAR_FSTS_REG</a>) &amp; <a class="macro" href="intel_iommu_internal.h.html#239" title="(1UL &lt;&lt; 4)" data-ref="_M/VTD_FSTS_IQE">VTD_FSTS_IQE</a>)) {</td></tr>
<tr><th id="1484">1484</th><td>                <a class="tu ref" href="#vtd_fetch_inv_desc" title='vtd_fetch_inv_desc' data-use='c' data-ref="vtd_fetch_inv_desc">vtd_fetch_inv_desc</a>(<a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>);</td></tr>
<tr><th id="1485">1485</th><td>            }</td></tr>
<tr><th id="1486">1486</th><td>        }</td></tr>
<tr><th id="1487">1487</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1488">1488</th><td>        <b>if</b> (<a class="tu ref" href="#vtd_queued_inv_disable_check" title='vtd_queued_inv_disable_check' data-use='c' data-ref="vtd_queued_inv_disable_check">vtd_queued_inv_disable_check</a>(<a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>)) {</td></tr>
<tr><th id="1489">1489</th><td>            <i>/* disable Queued Invalidation */</i></td></tr>
<tr><th id="1490">1490</th><td>            <a class="tu ref" href="#vtd_set_quad_raw" title='vtd_set_quad_raw' data-use='c' data-ref="vtd_set_quad_raw">vtd_set_quad_raw</a>(<a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#60" title="0x80" data-ref="_M/DMAR_IQH_REG">DMAR_IQH_REG</a>, <var>0</var>);</td></tr>
<tr><th id="1491">1491</th><td>            <a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_head" title='IntelIOMMUState::iq_head' data-ref="IntelIOMMUState::iq_head">iq_head</a> = <var>0</var>;</td></tr>
<tr><th id="1492">1492</th><td>            <a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::qi_enabled" title='IntelIOMMUState::qi_enabled' data-ref="IntelIOMMUState::qi_enabled">qi_enabled</a> = <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1493">1493</th><td>            <i>/* Ok - report back to driver */</i></td></tr>
<tr><th id="1494">1494</th><td>            <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#41" title="0x1c" data-ref="_M/DMAR_GSTS_REG">DMAR_GSTS_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#154" title="(1UL &lt;&lt; 26)" data-ref="_M/VTD_GSTS_QIES">VTD_GSTS_QIES</a>, <var>0</var>);</td></tr>
<tr><th id="1495">1495</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1496">1496</th><td>            <a class="ref" href="trace.h.html#trace_vtd_err_qi_disable" title='trace_vtd_err_qi_disable' data-ref="trace_vtd_err_qi_disable">trace_vtd_err_qi_disable</a>(<a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_head" title='IntelIOMMUState::iq_head' data-ref="IntelIOMMUState::iq_head">iq_head</a>, <a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_tail" title='IntelIOMMUState::iq_tail' data-ref="IntelIOMMUState::iq_tail">iq_tail</a>, <a class="local col0 ref" href="#390s" title='s' data-ref="390s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_last_desc_type" title='IntelIOMMUState::iq_last_desc_type' data-ref="IntelIOMMUState::iq_last_desc_type">iq_last_desc_type</a>);</td></tr>
<tr><th id="1497">1497</th><td>        }</td></tr>
<tr><th id="1498">1498</th><td>    }</td></tr>
<tr><th id="1499">1499</th><td>}</td></tr>
<tr><th id="1500">1500</th><td></td></tr>
<tr><th id="1501">1501</th><td><i  data-doc="vtd_handle_gcmd_srtp">/* Set Root Table Pointer */</i></td></tr>
<tr><th id="1502">1502</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_handle_gcmd_srtp" title='vtd_handle_gcmd_srtp' data-type='void vtd_handle_gcmd_srtp(IntelIOMMUState * s)' data-ref="vtd_handle_gcmd_srtp">vtd_handle_gcmd_srtp</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col3 decl" id="393s" title='s' data-type='IntelIOMMUState *' data-ref="393s">s</dfn>)</td></tr>
<tr><th id="1503">1503</th><td>{</td></tr>
<tr><th id="1504">1504</th><td>    <a class="tu ref" href="#vtd_root_table_setup" title='vtd_root_table_setup' data-use='c' data-ref="vtd_root_table_setup">vtd_root_table_setup</a>(<a class="local col3 ref" href="#393s" title='s' data-ref="393s">s</a>);</td></tr>
<tr><th id="1505">1505</th><td>    <i>/* Ok - report back to driver */</i></td></tr>
<tr><th id="1506">1506</th><td>    <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col3 ref" href="#393s" title='s' data-ref="393s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#41" title="0x1c" data-ref="_M/DMAR_GSTS_REG">DMAR_GSTS_REG</a>, <var>0</var>, <a class="macro" href="intel_iommu_internal.h.html#150" title="(1UL &lt;&lt; 30)" data-ref="_M/VTD_GSTS_RTPS">VTD_GSTS_RTPS</a>);</td></tr>
<tr><th id="1507">1507</th><td>}</td></tr>
<tr><th id="1508">1508</th><td></td></tr>
<tr><th id="1509">1509</th><td><i  data-doc="vtd_handle_gcmd_sirtp">/* Set Interrupt Remap Table Pointer */</i></td></tr>
<tr><th id="1510">1510</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_handle_gcmd_sirtp" title='vtd_handle_gcmd_sirtp' data-type='void vtd_handle_gcmd_sirtp(IntelIOMMUState * s)' data-ref="vtd_handle_gcmd_sirtp">vtd_handle_gcmd_sirtp</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col4 decl" id="394s" title='s' data-type='IntelIOMMUState *' data-ref="394s">s</dfn>)</td></tr>
<tr><th id="1511">1511</th><td>{</td></tr>
<tr><th id="1512">1512</th><td>    <a class="tu ref" href="#vtd_interrupt_remap_table_setup" title='vtd_interrupt_remap_table_setup' data-use='c' data-ref="vtd_interrupt_remap_table_setup">vtd_interrupt_remap_table_setup</a>(<a class="local col4 ref" href="#394s" title='s' data-ref="394s">s</a>);</td></tr>
<tr><th id="1513">1513</th><td>    <i>/* Ok - report back to driver */</i></td></tr>
<tr><th id="1514">1514</th><td>    <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col4 ref" href="#394s" title='s' data-ref="394s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#41" title="0x1c" data-ref="_M/DMAR_GSTS_REG">DMAR_GSTS_REG</a>, <var>0</var>, <a class="macro" href="intel_iommu_internal.h.html#156" title="(1UL &lt;&lt; 24)" data-ref="_M/VTD_GSTS_IRTPS">VTD_GSTS_IRTPS</a>);</td></tr>
<tr><th id="1515">1515</th><td>}</td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td><i  data-doc="vtd_handle_gcmd_te">/* Handle Translation Enable/Disable */</i></td></tr>
<tr><th id="1518">1518</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_handle_gcmd_te" title='vtd_handle_gcmd_te' data-type='void vtd_handle_gcmd_te(IntelIOMMUState * s, _Bool en)' data-ref="vtd_handle_gcmd_te">vtd_handle_gcmd_te</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col5 decl" id="395s" title='s' data-type='IntelIOMMUState *' data-ref="395s">s</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col6 decl" id="396en" title='en' data-type='_Bool' data-ref="396en">en</dfn>)</td></tr>
<tr><th id="1519">1519</th><td>{</td></tr>
<tr><th id="1520">1520</th><td>    <b>if</b> (<a class="local col5 ref" href="#395s" title='s' data-ref="395s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::dmar_enabled" title='IntelIOMMUState::dmar_enabled' data-ref="IntelIOMMUState::dmar_enabled">dmar_enabled</a> == <a class="local col6 ref" href="#396en" title='en' data-ref="396en">en</a>) {</td></tr>
<tr><th id="1521">1521</th><td>        <b>return</b>;</td></tr>
<tr><th id="1522">1522</th><td>    }</td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>    <a class="ref" href="trace.h.html#trace_vtd_dmar_enable" title='trace_vtd_dmar_enable' data-ref="trace_vtd_dmar_enable">trace_vtd_dmar_enable</a>(<a class="local col6 ref" href="#396en" title='en' data-ref="396en">en</a>);</td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td>    <b>if</b> (<a class="local col6 ref" href="#396en" title='en' data-ref="396en">en</a>) {</td></tr>
<tr><th id="1527">1527</th><td>        <a class="local col5 ref" href="#395s" title='s' data-ref="395s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::dmar_enabled" title='IntelIOMMUState::dmar_enabled' data-ref="IntelIOMMUState::dmar_enabled">dmar_enabled</a> = <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="1528">1528</th><td>        <i>/* Ok - report back to driver */</i></td></tr>
<tr><th id="1529">1529</th><td>        <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col5 ref" href="#395s" title='s' data-ref="395s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#41" title="0x1c" data-ref="_M/DMAR_GSTS_REG">DMAR_GSTS_REG</a>, <var>0</var>, <a class="macro" href="intel_iommu_internal.h.html#149" title="(1UL &lt;&lt; 31)" data-ref="_M/VTD_GSTS_TES">VTD_GSTS_TES</a>);</td></tr>
<tr><th id="1530">1530</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1531">1531</th><td>        <a class="local col5 ref" href="#395s" title='s' data-ref="395s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::dmar_enabled" title='IntelIOMMUState::dmar_enabled' data-ref="IntelIOMMUState::dmar_enabled">dmar_enabled</a> = <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1532">1532</th><td></td></tr>
<tr><th id="1533">1533</th><td>        <i>/* Clear the index of Fault Recording Register */</i></td></tr>
<tr><th id="1534">1534</th><td>        <a class="local col5 ref" href="#395s" title='s' data-ref="395s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::next_frcd_reg" title='IntelIOMMUState::next_frcd_reg' data-ref="IntelIOMMUState::next_frcd_reg">next_frcd_reg</a> = <var>0</var>;</td></tr>
<tr><th id="1535">1535</th><td>        <i>/* Ok - report back to driver */</i></td></tr>
<tr><th id="1536">1536</th><td>        <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col5 ref" href="#395s" title='s' data-ref="395s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#41" title="0x1c" data-ref="_M/DMAR_GSTS_REG">DMAR_GSTS_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#149" title="(1UL &lt;&lt; 31)" data-ref="_M/VTD_GSTS_TES">VTD_GSTS_TES</a>, <var>0</var>);</td></tr>
<tr><th id="1537">1537</th><td>    }</td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td>    <a class="tu ref" href="#vtd_switch_address_space_all" title='vtd_switch_address_space_all' data-use='c' data-ref="vtd_switch_address_space_all">vtd_switch_address_space_all</a>(<a class="local col5 ref" href="#395s" title='s' data-ref="395s">s</a>);</td></tr>
<tr><th id="1540">1540</th><td>}</td></tr>
<tr><th id="1541">1541</th><td></td></tr>
<tr><th id="1542">1542</th><td><i  data-doc="vtd_handle_gcmd_ire">/* Handle Interrupt Remap Enable/Disable */</i></td></tr>
<tr><th id="1543">1543</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_handle_gcmd_ire" title='vtd_handle_gcmd_ire' data-type='void vtd_handle_gcmd_ire(IntelIOMMUState * s, _Bool en)' data-ref="vtd_handle_gcmd_ire">vtd_handle_gcmd_ire</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col7 decl" id="397s" title='s' data-type='IntelIOMMUState *' data-ref="397s">s</dfn>, <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col8 decl" id="398en" title='en' data-type='_Bool' data-ref="398en">en</dfn>)</td></tr>
<tr><th id="1544">1544</th><td>{</td></tr>
<tr><th id="1545">1545</th><td>    <a class="ref" href="trace.h.html#trace_vtd_ir_enable" title='trace_vtd_ir_enable' data-ref="trace_vtd_ir_enable">trace_vtd_ir_enable</a>(<a class="local col8 ref" href="#398en" title='en' data-ref="398en">en</a>);</td></tr>
<tr><th id="1546">1546</th><td></td></tr>
<tr><th id="1547">1547</th><td>    <b>if</b> (<a class="local col8 ref" href="#398en" title='en' data-ref="398en">en</a>) {</td></tr>
<tr><th id="1548">1548</th><td>        <a class="local col7 ref" href="#397s" title='s' data-ref="397s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_enabled" title='IntelIOMMUState::intr_enabled' data-ref="IntelIOMMUState::intr_enabled">intr_enabled</a> = <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="1549">1549</th><td>        <i>/* Ok - report back to driver */</i></td></tr>
<tr><th id="1550">1550</th><td>        <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col7 ref" href="#397s" title='s' data-ref="397s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#41" title="0x1c" data-ref="_M/DMAR_GSTS_REG">DMAR_GSTS_REG</a>, <var>0</var>, <a class="macro" href="intel_iommu_internal.h.html#155" title="(1UL &lt;&lt; 25)" data-ref="_M/VTD_GSTS_IRES">VTD_GSTS_IRES</a>);</td></tr>
<tr><th id="1551">1551</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1552">1552</th><td>        <a class="local col7 ref" href="#397s" title='s' data-ref="397s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_enabled" title='IntelIOMMUState::intr_enabled' data-ref="IntelIOMMUState::intr_enabled">intr_enabled</a> = <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1553">1553</th><td>        <i>/* Ok - report back to driver */</i></td></tr>
<tr><th id="1554">1554</th><td>        <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col7 ref" href="#397s" title='s' data-ref="397s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#41" title="0x1c" data-ref="_M/DMAR_GSTS_REG">DMAR_GSTS_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#155" title="(1UL &lt;&lt; 25)" data-ref="_M/VTD_GSTS_IRES">VTD_GSTS_IRES</a>, <var>0</var>);</td></tr>
<tr><th id="1555">1555</th><td>    }</td></tr>
<tr><th id="1556">1556</th><td>}</td></tr>
<tr><th id="1557">1557</th><td></td></tr>
<tr><th id="1558">1558</th><td><i  data-doc="vtd_handle_gcmd_write">/* Handle write to Global Command Register */</i></td></tr>
<tr><th id="1559">1559</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_handle_gcmd_write" title='vtd_handle_gcmd_write' data-type='void vtd_handle_gcmd_write(IntelIOMMUState * s)' data-ref="vtd_handle_gcmd_write">vtd_handle_gcmd_write</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col9 decl" id="399s" title='s' data-type='IntelIOMMUState *' data-ref="399s">s</dfn>)</td></tr>
<tr><th id="1560">1560</th><td>{</td></tr>
<tr><th id="1561">1561</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="400status" title='status' data-type='uint32_t' data-ref="400status">status</dfn> = <a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col9 ref" href="#399s" title='s' data-ref="399s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#41" title="0x1c" data-ref="_M/DMAR_GSTS_REG">DMAR_GSTS_REG</a>);</td></tr>
<tr><th id="1562">1562</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="401val" title='val' data-type='uint32_t' data-ref="401val">val</dfn> = <a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col9 ref" href="#399s" title='s' data-ref="399s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#40" title="0x18" data-ref="_M/DMAR_GCMD_REG">DMAR_GCMD_REG</a>);</td></tr>
<tr><th id="1563">1563</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col2 decl" id="402changed" title='changed' data-type='uint32_t' data-ref="402changed">changed</dfn> = <a class="local col0 ref" href="#400status" title='status' data-ref="400status">status</a> ^ <a class="local col1 ref" href="#401val" title='val' data-ref="401val">val</a>;</td></tr>
<tr><th id="1564">1564</th><td></td></tr>
<tr><th id="1565">1565</th><td>    <a class="ref" href="trace.h.html#trace_vtd_reg_write_gcmd" title='trace_vtd_reg_write_gcmd' data-ref="trace_vtd_reg_write_gcmd">trace_vtd_reg_write_gcmd</a>(<a class="local col0 ref" href="#400status" title='status' data-ref="400status">status</a>, <a class="local col1 ref" href="#401val" title='val' data-ref="401val">val</a>);</td></tr>
<tr><th id="1566">1566</th><td>    <b>if</b> (<a class="local col2 ref" href="#402changed" title='changed' data-ref="402changed">changed</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#138" title="(1UL &lt;&lt; 31)" data-ref="_M/VTD_GCMD_TE">VTD_GCMD_TE</a>) {</td></tr>
<tr><th id="1567">1567</th><td>        <i>/* Translation enable/disable */</i></td></tr>
<tr><th id="1568">1568</th><td>        <a class="tu ref" href="#vtd_handle_gcmd_te" title='vtd_handle_gcmd_te' data-use='c' data-ref="vtd_handle_gcmd_te">vtd_handle_gcmd_te</a>(<a class="local col9 ref" href="#399s" title='s' data-ref="399s">s</a>, <a class="local col1 ref" href="#401val" title='val' data-ref="401val">val</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#138" title="(1UL &lt;&lt; 31)" data-ref="_M/VTD_GCMD_TE">VTD_GCMD_TE</a>);</td></tr>
<tr><th id="1569">1569</th><td>    }</td></tr>
<tr><th id="1570">1570</th><td>    <b>if</b> (<a class="local col1 ref" href="#401val" title='val' data-ref="401val">val</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#139" title="(1UL &lt;&lt; 30)" data-ref="_M/VTD_GCMD_SRTP">VTD_GCMD_SRTP</a>) {</td></tr>
<tr><th id="1571">1571</th><td>        <i>/* Set/update the root-table pointer */</i></td></tr>
<tr><th id="1572">1572</th><td>        <a class="tu ref" href="#vtd_handle_gcmd_srtp" title='vtd_handle_gcmd_srtp' data-use='c' data-ref="vtd_handle_gcmd_srtp">vtd_handle_gcmd_srtp</a>(<a class="local col9 ref" href="#399s" title='s' data-ref="399s">s</a>);</td></tr>
<tr><th id="1573">1573</th><td>    }</td></tr>
<tr><th id="1574">1574</th><td>    <b>if</b> (<a class="local col2 ref" href="#402changed" title='changed' data-ref="402changed">changed</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#143" title="(1UL &lt;&lt; 26)" data-ref="_M/VTD_GCMD_QIE">VTD_GCMD_QIE</a>) {</td></tr>
<tr><th id="1575">1575</th><td>        <i>/* Queued Invalidation Enable */</i></td></tr>
<tr><th id="1576">1576</th><td>        <a class="tu ref" href="#vtd_handle_gcmd_qie" title='vtd_handle_gcmd_qie' data-use='c' data-ref="vtd_handle_gcmd_qie">vtd_handle_gcmd_qie</a>(<a class="local col9 ref" href="#399s" title='s' data-ref="399s">s</a>, <a class="local col1 ref" href="#401val" title='val' data-ref="401val">val</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#143" title="(1UL &lt;&lt; 26)" data-ref="_M/VTD_GCMD_QIE">VTD_GCMD_QIE</a>);</td></tr>
<tr><th id="1577">1577</th><td>    }</td></tr>
<tr><th id="1578">1578</th><td>    <b>if</b> (<a class="local col1 ref" href="#401val" title='val' data-ref="401val">val</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#145" title="(1UL &lt;&lt; 24)" data-ref="_M/VTD_GCMD_SIRTP">VTD_GCMD_SIRTP</a>) {</td></tr>
<tr><th id="1579">1579</th><td>        <i>/* Set/update the interrupt remapping root-table pointer */</i></td></tr>
<tr><th id="1580">1580</th><td>        <a class="tu ref" href="#vtd_handle_gcmd_sirtp" title='vtd_handle_gcmd_sirtp' data-use='c' data-ref="vtd_handle_gcmd_sirtp">vtd_handle_gcmd_sirtp</a>(<a class="local col9 ref" href="#399s" title='s' data-ref="399s">s</a>);</td></tr>
<tr><th id="1581">1581</th><td>    }</td></tr>
<tr><th id="1582">1582</th><td>    <b>if</b> (<a class="local col2 ref" href="#402changed" title='changed' data-ref="402changed">changed</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#144" title="(1UL &lt;&lt; 25)" data-ref="_M/VTD_GCMD_IRE">VTD_GCMD_IRE</a>) {</td></tr>
<tr><th id="1583">1583</th><td>        <i>/* Interrupt remap enable/disable */</i></td></tr>
<tr><th id="1584">1584</th><td>        <a class="tu ref" href="#vtd_handle_gcmd_ire" title='vtd_handle_gcmd_ire' data-use='c' data-ref="vtd_handle_gcmd_ire">vtd_handle_gcmd_ire</a>(<a class="local col9 ref" href="#399s" title='s' data-ref="399s">s</a>, <a class="local col1 ref" href="#401val" title='val' data-ref="401val">val</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#144" title="(1UL &lt;&lt; 25)" data-ref="_M/VTD_GCMD_IRE">VTD_GCMD_IRE</a>);</td></tr>
<tr><th id="1585">1585</th><td>    }</td></tr>
<tr><th id="1586">1586</th><td>}</td></tr>
<tr><th id="1587">1587</th><td></td></tr>
<tr><th id="1588">1588</th><td><i  data-doc="vtd_handle_ccmd_write">/* Handle write to Context Command Register */</i></td></tr>
<tr><th id="1589">1589</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_handle_ccmd_write" title='vtd_handle_ccmd_write' data-type='void vtd_handle_ccmd_write(IntelIOMMUState * s)' data-ref="vtd_handle_ccmd_write">vtd_handle_ccmd_write</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col3 decl" id="403s" title='s' data-type='IntelIOMMUState *' data-ref="403s">s</dfn>)</td></tr>
<tr><th id="1590">1590</th><td>{</td></tr>
<tr><th id="1591">1591</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="404ret" title='ret' data-type='uint64_t' data-ref="404ret">ret</dfn>;</td></tr>
<tr><th id="1592">1592</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="405val" title='val' data-type='uint64_t' data-ref="405val">val</dfn> = <a class="tu ref" href="#vtd_get_quad_raw" title='vtd_get_quad_raw' data-use='c' data-ref="vtd_get_quad_raw">vtd_get_quad_raw</a>(<a class="local col3 ref" href="#403s" title='s' data-ref="403s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#44" title="0x28" data-ref="_M/DMAR_CCMD_REG">DMAR_CCMD_REG</a>);</td></tr>
<tr><th id="1593">1593</th><td></td></tr>
<tr><th id="1594">1594</th><td>    <i>/* Context-cache invalidation request */</i></td></tr>
<tr><th id="1595">1595</th><td>    <b>if</b> (<a class="local col5 ref" href="#405val" title='val' data-ref="405val">val</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#160" title="(1ULL &lt;&lt; 63)" data-ref="_M/VTD_CCMD_ICC">VTD_CCMD_ICC</a>) {</td></tr>
<tr><th id="1596">1596</th><td>        <b>if</b> (<a class="local col3 ref" href="#403s" title='s' data-ref="403s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::qi_enabled" title='IntelIOMMUState::qi_enabled' data-ref="IntelIOMMUState::qi_enabled">qi_enabled</a>) {</td></tr>
<tr><th id="1597">1597</th><td>            <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"Queued Invalidation enabled, "</q></td></tr>
<tr><th id="1598">1598</th><td>                          <q>"should not use register-based invalidation"</q>);</td></tr>
<tr><th id="1599">1599</th><td>            <b>return</b>;</td></tr>
<tr><th id="1600">1600</th><td>        }</td></tr>
<tr><th id="1601">1601</th><td>        <a class="local col4 ref" href="#404ret" title='ret' data-ref="404ret">ret</a> = <a class="tu ref" href="#vtd_context_cache_invalidate" title='vtd_context_cache_invalidate' data-use='c' data-ref="vtd_context_cache_invalidate">vtd_context_cache_invalidate</a>(<a class="local col3 ref" href="#403s" title='s' data-ref="403s">s</a>, <a class="local col5 ref" href="#405val" title='val' data-ref="405val">val</a>);</td></tr>
<tr><th id="1602">1602</th><td>        <i>/* Invalidation completed. Change something to show */</i></td></tr>
<tr><th id="1603">1603</th><td>        <a class="tu ref" href="#vtd_set_clear_mask_quad" title='vtd_set_clear_mask_quad' data-use='c' data-ref="vtd_set_clear_mask_quad">vtd_set_clear_mask_quad</a>(<a class="local col3 ref" href="#403s" title='s' data-ref="403s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#44" title="0x28" data-ref="_M/DMAR_CCMD_REG">DMAR_CCMD_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#160" title="(1ULL &lt;&lt; 63)" data-ref="_M/VTD_CCMD_ICC">VTD_CCMD_ICC</a>, <var>0ULL</var>);</td></tr>
<tr><th id="1604">1604</th><td>        <a class="local col4 ref" href="#404ret" title='ret' data-ref="404ret">ret</a> = <a class="tu ref" href="#vtd_set_clear_mask_quad" title='vtd_set_clear_mask_quad' data-use='c' data-ref="vtd_set_clear_mask_quad">vtd_set_clear_mask_quad</a>(<a class="local col3 ref" href="#403s" title='s' data-ref="403s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#44" title="0x28" data-ref="_M/DMAR_CCMD_REG">DMAR_CCMD_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#168" title="(3ULL &lt;&lt; 59)" data-ref="_M/VTD_CCMD_CAIG_MASK">VTD_CCMD_CAIG_MASK</a>,</td></tr>
<tr><th id="1605">1605</th><td>                                      <a class="local col4 ref" href="#404ret" title='ret' data-ref="404ret">ret</a>);</td></tr>
<tr><th id="1606">1606</th><td>    }</td></tr>
<tr><th id="1607">1607</th><td>}</td></tr>
<tr><th id="1608">1608</th><td></td></tr>
<tr><th id="1609">1609</th><td><i  data-doc="vtd_handle_iotlb_write">/* Handle write to IOTLB Invalidation Register */</i></td></tr>
<tr><th id="1610">1610</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_handle_iotlb_write" title='vtd_handle_iotlb_write' data-type='void vtd_handle_iotlb_write(IntelIOMMUState * s)' data-ref="vtd_handle_iotlb_write">vtd_handle_iotlb_write</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col6 decl" id="406s" title='s' data-type='IntelIOMMUState *' data-ref="406s">s</dfn>)</td></tr>
<tr><th id="1611">1611</th><td>{</td></tr>
<tr><th id="1612">1612</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="407ret" title='ret' data-type='uint64_t' data-ref="407ret">ret</dfn>;</td></tr>
<tr><th id="1613">1613</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="408val" title='val' data-type='uint64_t' data-ref="408val">val</dfn> = <a class="tu ref" href="#vtd_get_quad_raw" title='vtd_get_quad_raw' data-use='c' data-ref="vtd_get_quad_raw">vtd_get_quad_raw</a>(<a class="local col6 ref" href="#406s" title='s' data-ref="406s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#94" title="(0xf0 + 0x8)" data-ref="_M/DMAR_IOTLB_REG">DMAR_IOTLB_REG</a>);</td></tr>
<tr><th id="1614">1614</th><td></td></tr>
<tr><th id="1615">1615</th><td>    <i>/* IOTLB invalidation request */</i></td></tr>
<tr><th id="1616">1616</th><td>    <b>if</b> (<a class="local col8 ref" href="#408val" title='val' data-ref="408val">val</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#130" title="(1ULL &lt;&lt; 63)" data-ref="_M/VTD_TLB_IVT">VTD_TLB_IVT</a>) {</td></tr>
<tr><th id="1617">1617</th><td>        <b>if</b> (<a class="local col6 ref" href="#406s" title='s' data-ref="406s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::qi_enabled" title='IntelIOMMUState::qi_enabled' data-ref="IntelIOMMUState::qi_enabled">qi_enabled</a>) {</td></tr>
<tr><th id="1618">1618</th><td>            <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"Queued Invalidation enabled, "</q></td></tr>
<tr><th id="1619">1619</th><td>                          <q>"should not use register-based invalidation."</q>);</td></tr>
<tr><th id="1620">1620</th><td>            <b>return</b>;</td></tr>
<tr><th id="1621">1621</th><td>        }</td></tr>
<tr><th id="1622">1622</th><td>        <a class="local col7 ref" href="#407ret" title='ret' data-ref="407ret">ret</a> = <a class="tu ref" href="#vtd_iotlb_flush" title='vtd_iotlb_flush' data-use='c' data-ref="vtd_iotlb_flush">vtd_iotlb_flush</a>(<a class="local col6 ref" href="#406s" title='s' data-ref="406s">s</a>, <a class="local col8 ref" href="#408val" title='val' data-ref="408val">val</a>);</td></tr>
<tr><th id="1623">1623</th><td>        <i>/* Invalidation completed. Change something to show */</i></td></tr>
<tr><th id="1624">1624</th><td>        <a class="tu ref" href="#vtd_set_clear_mask_quad" title='vtd_set_clear_mask_quad' data-use='c' data-ref="vtd_set_clear_mask_quad">vtd_set_clear_mask_quad</a>(<a class="local col6 ref" href="#406s" title='s' data-ref="406s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#94" title="(0xf0 + 0x8)" data-ref="_M/DMAR_IOTLB_REG">DMAR_IOTLB_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#130" title="(1ULL &lt;&lt; 63)" data-ref="_M/VTD_TLB_IVT">VTD_TLB_IVT</a>, <var>0ULL</var>);</td></tr>
<tr><th id="1625">1625</th><td>        <a class="local col7 ref" href="#407ret" title='ret' data-ref="407ret">ret</a> = <a class="tu ref" href="#vtd_set_clear_mask_quad" title='vtd_set_clear_mask_quad' data-use='c' data-ref="vtd_set_clear_mask_quad">vtd_set_clear_mask_quad</a>(<a class="local col6 ref" href="#406s" title='s' data-ref="406s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#94" title="(0xf0 + 0x8)" data-ref="_M/DMAR_IOTLB_REG">DMAR_IOTLB_REG</a>,</td></tr>
<tr><th id="1626">1626</th><td>                                      <a class="macro" href="intel_iommu_internal.h.html#129" title="(3ULL &lt;&lt; 57)" data-ref="_M/VTD_TLB_FLUSH_GRANU_MASK_A">VTD_TLB_FLUSH_GRANU_MASK_A</a>, <a class="local col7 ref" href="#407ret" title='ret' data-ref="407ret">ret</a>);</td></tr>
<tr><th id="1627">1627</th><td>    }</td></tr>
<tr><th id="1628">1628</th><td>}</td></tr>
<tr><th id="1629">1629</th><td></td></tr>
<tr><th id="1630">1630</th><td><i  data-doc="vtd_get_inv_desc">/* Fetch an Invalidation Descriptor from the Invalidation Queue */</i></td></tr>
<tr><th id="1631">1631</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_get_inv_desc" title='vtd_get_inv_desc' data-type='_Bool vtd_get_inv_desc(dma_addr_t base_addr, uint32_t offset, VTDInvDesc * inv_desc)' data-ref="vtd_get_inv_desc">vtd_get_inv_desc</dfn>(<a class="typedef" href="../../include/sysemu/dma.h.html#dma_addr_t" title='dma_addr_t' data-type='uint64_t' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="local col9 decl" id="409base_addr" title='base_addr' data-type='dma_addr_t' data-ref="409base_addr">base_addr</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col0 decl" id="410offset" title='offset' data-type='uint32_t' data-ref="410offset">offset</dfn>,</td></tr>
<tr><th id="1632">1632</th><td>                             <a class="typedef" href="intel_iommu_internal.h.html#VTDInvDesc" title='VTDInvDesc' data-type='union VTDInvDesc' data-ref="VTDInvDesc">VTDInvDesc</a> *<dfn class="local col1 decl" id="411inv_desc" title='inv_desc' data-type='VTDInvDesc *' data-ref="411inv_desc">inv_desc</dfn>)</td></tr>
<tr><th id="1633">1633</th><td>{</td></tr>
<tr><th id="1634">1634</th><td>    <a class="typedef" href="../../include/sysemu/dma.h.html#dma_addr_t" title='dma_addr_t' data-type='uint64_t' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="local col2 decl" id="412addr" title='addr' data-type='dma_addr_t' data-ref="412addr">addr</dfn> = <a class="local col9 ref" href="#409base_addr" title='base_addr' data-ref="409base_addr">base_addr</a> + <a class="local col0 ref" href="#410offset" title='offset' data-ref="410offset">offset</a> * <b>sizeof</b>(*<a class="local col1 ref" href="#411inv_desc" title='inv_desc' data-ref="411inv_desc">inv_desc</a>);</td></tr>
<tr><th id="1635">1635</th><td>    <b>if</b> (<a class="ref" href="../../include/sysemu/dma.h.html#dma_memory_read" title='dma_memory_read' data-ref="dma_memory_read">dma_memory_read</a>(&amp;<a class="ref" href="../../include/exec/address-spaces.h.html#address_space_memory" title='address_space_memory' data-ref="address_space_memory">address_space_memory</a>, <a class="local col2 ref" href="#412addr" title='addr' data-ref="412addr">addr</a>, <a class="local col1 ref" href="#411inv_desc" title='inv_desc' data-ref="411inv_desc">inv_desc</a>,</td></tr>
<tr><th id="1636">1636</th><td>        <b>sizeof</b>(*<a class="local col1 ref" href="#411inv_desc" title='inv_desc' data-ref="411inv_desc">inv_desc</a>))) {</td></tr>
<tr><th id="1637">1637</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"Read INV DESC failed."</q>);</td></tr>
<tr><th id="1638">1638</th><td>        <a class="local col1 ref" href="#411inv_desc" title='inv_desc' data-ref="411inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a> = <var>0</var>;</td></tr>
<tr><th id="1639">1639</th><td>        <a class="local col1 ref" href="#411inv_desc" title='inv_desc' data-ref="411inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a> = <var>0</var>;</td></tr>
<tr><th id="1640">1640</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1641">1641</th><td>    }</td></tr>
<tr><th id="1642">1642</th><td>    <a class="local col1 ref" href="#411inv_desc" title='inv_desc' data-ref="411inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a> = <a class="ref" href="../../include/qemu/bswap.h.html#168" title='le64_to_cpu' data-ref="le64_to_cpu">le64_to_cpu</a>(<a class="local col1 ref" href="#411inv_desc" title='inv_desc' data-ref="411inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1643">1643</th><td>    <a class="local col1 ref" href="#411inv_desc" title='inv_desc' data-ref="411inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a> = <a class="ref" href="../../include/qemu/bswap.h.html#168" title='le64_to_cpu' data-ref="le64_to_cpu">le64_to_cpu</a>(<a class="local col1 ref" href="#411inv_desc" title='inv_desc' data-ref="411inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>);</td></tr>
<tr><th id="1644">1644</th><td>    <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="1645">1645</th><td>}</td></tr>
<tr><th id="1646">1646</th><td></td></tr>
<tr><th id="1647">1647</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_process_wait_desc" title='vtd_process_wait_desc' data-type='_Bool vtd_process_wait_desc(IntelIOMMUState * s, VTDInvDesc * inv_desc)' data-ref="vtd_process_wait_desc">vtd_process_wait_desc</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col3 decl" id="413s" title='s' data-type='IntelIOMMUState *' data-ref="413s">s</dfn>, <a class="typedef" href="intel_iommu_internal.h.html#VTDInvDesc" title='VTDInvDesc' data-type='union VTDInvDesc' data-ref="VTDInvDesc">VTDInvDesc</a> *<dfn class="local col4 decl" id="414inv_desc" title='inv_desc' data-type='VTDInvDesc *' data-ref="414inv_desc">inv_desc</dfn>)</td></tr>
<tr><th id="1648">1648</th><td>{</td></tr>
<tr><th id="1649">1649</th><td>    <b>if</b> ((<a class="local col4 ref" href="#414inv_desc" title='inv_desc' data-ref="414inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#345" title="3ULL" data-ref="_M/VTD_INV_DESC_WAIT_RSVD_HI">VTD_INV_DESC_WAIT_RSVD_HI</a>) ||</td></tr>
<tr><th id="1650">1650</th><td>        (<a class="local col4 ref" href="#414inv_desc" title='inv_desc' data-ref="414inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#344" title="0Xffffff80ULL" data-ref="_M/VTD_INV_DESC_WAIT_RSVD_LO">VTD_INV_DESC_WAIT_RSVD_LO</a>)) {</td></tr>
<tr><th id="1651">1651</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc_wait_invalid" title='trace_vtd_inv_desc_wait_invalid' data-ref="trace_vtd_inv_desc_wait_invalid">trace_vtd_inv_desc_wait_invalid</a>(<a class="local col4 ref" href="#414inv_desc" title='inv_desc' data-ref="414inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>, <a class="local col4 ref" href="#414inv_desc" title='inv_desc' data-ref="414inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1652">1652</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1653">1653</th><td>    }</td></tr>
<tr><th id="1654">1654</th><td>    <b>if</b> (<a class="local col4 ref" href="#414inv_desc" title='inv_desc' data-ref="414inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#340" title="(1ULL &lt;&lt; 5)" data-ref="_M/VTD_INV_DESC_WAIT_SW">VTD_INV_DESC_WAIT_SW</a>) {</td></tr>
<tr><th id="1655">1655</th><td>        <i>/* Status Write */</i></td></tr>
<tr><th id="1656">1656</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col5 decl" id="415status_data" title='status_data' data-type='uint32_t' data-ref="415status_data">status_data</dfn> = (<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a>)(<a class="local col4 ref" href="#414inv_desc" title='inv_desc' data-ref="414inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a> &gt;&gt;</td></tr>
<tr><th id="1657">1657</th><td>                               <a class="macro" href="intel_iommu_internal.h.html#343" title="32" data-ref="_M/VTD_INV_DESC_WAIT_DATA_SHIFT">VTD_INV_DESC_WAIT_DATA_SHIFT</a>);</td></tr>
<tr><th id="1658">1658</th><td></td></tr>
<tr><th id="1659">1659</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((!(inv_desc-&gt;lo &amp; (1ULL &lt;&lt; 4))) ? (void) (0) : __assert_fail (&quot;!(inv_desc-&gt;lo &amp; VTD_INV_DESC_WAIT_IF)&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 1659, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col4 ref" href="#414inv_desc" title='inv_desc' data-ref="414inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#341" title="(1ULL &lt;&lt; 4)" data-ref="_M/VTD_INV_DESC_WAIT_IF">VTD_INV_DESC_WAIT_IF</a>));</td></tr>
<tr><th id="1660">1660</th><td></td></tr>
<tr><th id="1661">1661</th><td>        <i>/* FIXME: need to be masked with HAW? */</i></td></tr>
<tr><th id="1662">1662</th><td>        <a class="typedef" href="../../include/sysemu/dma.h.html#dma_addr_t" title='dma_addr_t' data-type='uint64_t' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="local col6 decl" id="416status_addr" title='status_addr' data-type='dma_addr_t' data-ref="416status_addr">status_addr</dfn> = <a class="local col4 ref" href="#414inv_desc" title='inv_desc' data-ref="414inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>;</td></tr>
<tr><th id="1663">1663</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc_wait_sw" title='trace_vtd_inv_desc_wait_sw' data-ref="trace_vtd_inv_desc_wait_sw">trace_vtd_inv_desc_wait_sw</a>(<a class="local col6 ref" href="#416status_addr" title='status_addr' data-ref="416status_addr">status_addr</a>, <a class="local col5 ref" href="#415status_data" title='status_data' data-ref="415status_data">status_data</a>);</td></tr>
<tr><th id="1664">1664</th><td>        <a class="local col5 ref" href="#415status_data" title='status_data' data-ref="415status_data">status_data</a> = <a class="ref" href="../../include/qemu/bswap.h.html#167" title='cpu_to_le32' data-ref="cpu_to_le32">cpu_to_le32</a>(<a class="local col5 ref" href="#415status_data" title='status_data' data-ref="415status_data">status_data</a>);</td></tr>
<tr><th id="1665">1665</th><td>        <b>if</b> (<a class="ref" href="../../include/sysemu/dma.h.html#dma_memory_write" title='dma_memory_write' data-ref="dma_memory_write">dma_memory_write</a>(&amp;<a class="ref" href="../../include/exec/address-spaces.h.html#address_space_memory" title='address_space_memory' data-ref="address_space_memory">address_space_memory</a>, <a class="local col6 ref" href="#416status_addr" title='status_addr' data-ref="416status_addr">status_addr</a>, &amp;<a class="local col5 ref" href="#415status_data" title='status_data' data-ref="415status_data">status_data</a>,</td></tr>
<tr><th id="1666">1666</th><td>                             <b>sizeof</b>(<a class="local col5 ref" href="#415status_data" title='status_data' data-ref="415status_data">status_data</a>))) {</td></tr>
<tr><th id="1667">1667</th><td>            <a class="ref" href="trace.h.html#trace_vtd_inv_desc_wait_write_fail" title='trace_vtd_inv_desc_wait_write_fail' data-ref="trace_vtd_inv_desc_wait_write_fail">trace_vtd_inv_desc_wait_write_fail</a>(<a class="local col4 ref" href="#414inv_desc" title='inv_desc' data-ref="414inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>, <a class="local col4 ref" href="#414inv_desc" title='inv_desc' data-ref="414inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1668">1668</th><td>            <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1669">1669</th><td>        }</td></tr>
<tr><th id="1670">1670</th><td>    } <b>else</b> <b>if</b> (<a class="local col4 ref" href="#414inv_desc" title='inv_desc' data-ref="414inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#341" title="(1ULL &lt;&lt; 4)" data-ref="_M/VTD_INV_DESC_WAIT_IF">VTD_INV_DESC_WAIT_IF</a>) {</td></tr>
<tr><th id="1671">1671</th><td>        <i>/* Interrupt flag */</i></td></tr>
<tr><th id="1672">1672</th><td>        <a class="tu ref" href="#vtd_generate_completion_event" title='vtd_generate_completion_event' data-use='c' data-ref="vtd_generate_completion_event">vtd_generate_completion_event</a>(<a class="local col3 ref" href="#413s" title='s' data-ref="413s">s</a>);</td></tr>
<tr><th id="1673">1673</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1674">1674</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc_wait_invalid" title='trace_vtd_inv_desc_wait_invalid' data-ref="trace_vtd_inv_desc_wait_invalid">trace_vtd_inv_desc_wait_invalid</a>(<a class="local col4 ref" href="#414inv_desc" title='inv_desc' data-ref="414inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>, <a class="local col4 ref" href="#414inv_desc" title='inv_desc' data-ref="414inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1675">1675</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1676">1676</th><td>    }</td></tr>
<tr><th id="1677">1677</th><td>    <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="1678">1678</th><td>}</td></tr>
<tr><th id="1679">1679</th><td></td></tr>
<tr><th id="1680">1680</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_process_context_cache_desc" title='vtd_process_context_cache_desc' data-type='_Bool vtd_process_context_cache_desc(IntelIOMMUState * s, VTDInvDesc * inv_desc)' data-ref="vtd_process_context_cache_desc">vtd_process_context_cache_desc</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col7 decl" id="417s" title='s' data-type='IntelIOMMUState *' data-ref="417s">s</dfn>,</td></tr>
<tr><th id="1681">1681</th><td>                                           <a class="typedef" href="intel_iommu_internal.h.html#VTDInvDesc" title='VTDInvDesc' data-type='union VTDInvDesc' data-ref="VTDInvDesc">VTDInvDesc</a> *<dfn class="local col8 decl" id="418inv_desc" title='inv_desc' data-type='VTDInvDesc *' data-ref="418inv_desc">inv_desc</dfn>)</td></tr>
<tr><th id="1682">1682</th><td>{</td></tr>
<tr><th id="1683">1683</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col9 decl" id="419sid" title='sid' data-type='uint16_t' data-ref="419sid">sid</dfn>, <dfn class="local col0 decl" id="420fmask" title='fmask' data-type='uint16_t' data-ref="420fmask">fmask</dfn>;</td></tr>
<tr><th id="1684">1684</th><td></td></tr>
<tr><th id="1685">1685</th><td>    <b>if</b> ((<a class="local col8 ref" href="#418inv_desc" title='inv_desc' data-ref="418inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#355" title="0xfffc00000000ffc0ULL" data-ref="_M/VTD_INV_DESC_CC_RSVD">VTD_INV_DESC_CC_RSVD</a>) || <a class="local col8 ref" href="#418inv_desc" title='inv_desc' data-ref="418inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>) {</td></tr>
<tr><th id="1686">1686</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc_cc_invalid" title='trace_vtd_inv_desc_cc_invalid' data-ref="trace_vtd_inv_desc_cc_invalid">trace_vtd_inv_desc_cc_invalid</a>(<a class="local col8 ref" href="#418inv_desc" title='inv_desc' data-ref="418inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>, <a class="local col8 ref" href="#418inv_desc" title='inv_desc' data-ref="418inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1687">1687</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1688">1688</th><td>    }</td></tr>
<tr><th id="1689">1689</th><td>    <b>switch</b> (<a class="local col8 ref" href="#418inv_desc" title='inv_desc' data-ref="418inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#348" title="(3ULL &lt;&lt; 4)" data-ref="_M/VTD_INV_DESC_CC_G">VTD_INV_DESC_CC_G</a>) {</td></tr>
<tr><th id="1690">1690</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#350" title="(2ULL &lt;&lt; 4)" data-ref="_M/VTD_INV_DESC_CC_DOMAIN">VTD_INV_DESC_CC_DOMAIN</a>:</td></tr>
<tr><th id="1691">1691</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc_cc_domain" title='trace_vtd_inv_desc_cc_domain' data-ref="trace_vtd_inv_desc_cc_domain">trace_vtd_inv_desc_cc_domain</a>(</td></tr>
<tr><th id="1692">1692</th><td>            (<a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a>)<a class="macro" href="intel_iommu_internal.h.html#352" title="(((inv_desc-&gt;lo) &gt;&gt; 16) &amp; ((1UL &lt;&lt; 16) - 1))" data-ref="_M/VTD_INV_DESC_CC_DID">VTD_INV_DESC_CC_DID</a>(<a class="local col8 ref" href="#418inv_desc" title='inv_desc' data-ref="418inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>));</td></tr>
<tr><th id="1693">1693</th><td>        <i>/* Fall through */</i></td></tr>
<tr><th id="1694">1694</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#349" title="(1ULL &lt;&lt; 4)" data-ref="_M/VTD_INV_DESC_CC_GLOBAL">VTD_INV_DESC_CC_GLOBAL</a>:</td></tr>
<tr><th id="1695">1695</th><td>        <a class="tu ref" href="#vtd_context_global_invalidate" title='vtd_context_global_invalidate' data-use='c' data-ref="vtd_context_global_invalidate">vtd_context_global_invalidate</a>(<a class="local col7 ref" href="#417s" title='s' data-ref="417s">s</a>);</td></tr>
<tr><th id="1696">1696</th><td>        <b>break</b>;</td></tr>
<tr><th id="1697">1697</th><td></td></tr>
<tr><th id="1698">1698</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#351" title="(3ULL &lt;&lt; 4)" data-ref="_M/VTD_INV_DESC_CC_DEVICE">VTD_INV_DESC_CC_DEVICE</a>:</td></tr>
<tr><th id="1699">1699</th><td>        <a class="local col9 ref" href="#419sid" title='sid' data-ref="419sid">sid</a> = <a class="macro" href="intel_iommu_internal.h.html#353" title="(((inv_desc-&gt;lo) &gt;&gt; 32) &amp; 0xffffUL)" data-ref="_M/VTD_INV_DESC_CC_SID">VTD_INV_DESC_CC_SID</a>(<a class="local col8 ref" href="#418inv_desc" title='inv_desc' data-ref="418inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1700">1700</th><td>        <a class="local col0 ref" href="#420fmask" title='fmask' data-ref="420fmask">fmask</a> = <a class="macro" href="intel_iommu_internal.h.html#354" title="(((inv_desc-&gt;lo) &gt;&gt; 48) &amp; 3UL)" data-ref="_M/VTD_INV_DESC_CC_FM">VTD_INV_DESC_CC_FM</a>(<a class="local col8 ref" href="#418inv_desc" title='inv_desc' data-ref="418inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1701">1701</th><td>        <a class="tu ref" href="#vtd_context_device_invalidate" title='vtd_context_device_invalidate' data-use='c' data-ref="vtd_context_device_invalidate">vtd_context_device_invalidate</a>(<a class="local col7 ref" href="#417s" title='s' data-ref="417s">s</a>, <a class="local col9 ref" href="#419sid" title='sid' data-ref="419sid">sid</a>, <a class="local col0 ref" href="#420fmask" title='fmask' data-ref="420fmask">fmask</a>);</td></tr>
<tr><th id="1702">1702</th><td>        <b>break</b>;</td></tr>
<tr><th id="1703">1703</th><td></td></tr>
<tr><th id="1704">1704</th><td>    <b>default</b>:</td></tr>
<tr><th id="1705">1705</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc_cc_invalid" title='trace_vtd_inv_desc_cc_invalid' data-ref="trace_vtd_inv_desc_cc_invalid">trace_vtd_inv_desc_cc_invalid</a>(<a class="local col8 ref" href="#418inv_desc" title='inv_desc' data-ref="418inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>, <a class="local col8 ref" href="#418inv_desc" title='inv_desc' data-ref="418inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1706">1706</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1707">1707</th><td>    }</td></tr>
<tr><th id="1708">1708</th><td>    <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="1709">1709</th><td>}</td></tr>
<tr><th id="1710">1710</th><td></td></tr>
<tr><th id="1711">1711</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_process_iotlb_desc" title='vtd_process_iotlb_desc' data-type='_Bool vtd_process_iotlb_desc(IntelIOMMUState * s, VTDInvDesc * inv_desc)' data-ref="vtd_process_iotlb_desc">vtd_process_iotlb_desc</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col1 decl" id="421s" title='s' data-type='IntelIOMMUState *' data-ref="421s">s</dfn>, <a class="typedef" href="intel_iommu_internal.h.html#VTDInvDesc" title='VTDInvDesc' data-type='union VTDInvDesc' data-ref="VTDInvDesc">VTDInvDesc</a> *<dfn class="local col2 decl" id="422inv_desc" title='inv_desc' data-type='VTDInvDesc *' data-ref="422inv_desc">inv_desc</dfn>)</td></tr>
<tr><th id="1712">1712</th><td>{</td></tr>
<tr><th id="1713">1713</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col3 decl" id="423domain_id" title='domain_id' data-type='uint16_t' data-ref="423domain_id">domain_id</dfn>;</td></tr>
<tr><th id="1714">1714</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="424am" title='am' data-type='uint8_t' data-ref="424am">am</dfn>;</td></tr>
<tr><th id="1715">1715</th><td>    <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col5 decl" id="425addr" title='addr' data-type='hwaddr' data-ref="425addr">addr</dfn>;</td></tr>
<tr><th id="1716">1716</th><td></td></tr>
<tr><th id="1717">1717</th><td>    <b>if</b> ((<a class="local col2 ref" href="#422inv_desc" title='inv_desc' data-ref="422inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#366" title="0xffffffff0000ff00ULL" data-ref="_M/VTD_INV_DESC_IOTLB_RSVD_LO">VTD_INV_DESC_IOTLB_RSVD_LO</a>) ||</td></tr>
<tr><th id="1718">1718</th><td>        (<a class="local col2 ref" href="#422inv_desc" title='inv_desc' data-ref="422inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#367" title="0xf80ULL" data-ref="_M/VTD_INV_DESC_IOTLB_RSVD_HI">VTD_INV_DESC_IOTLB_RSVD_HI</a>)) {</td></tr>
<tr><th id="1719">1719</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc_iotlb_invalid" title='trace_vtd_inv_desc_iotlb_invalid' data-ref="trace_vtd_inv_desc_iotlb_invalid">trace_vtd_inv_desc_iotlb_invalid</a>(<a class="local col2 ref" href="#422inv_desc" title='inv_desc' data-ref="422inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>, <a class="local col2 ref" href="#422inv_desc" title='inv_desc' data-ref="422inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1720">1720</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1721">1721</th><td>    }</td></tr>
<tr><th id="1722">1722</th><td></td></tr>
<tr><th id="1723">1723</th><td>    <b>switch</b> (<a class="local col2 ref" href="#422inv_desc" title='inv_desc' data-ref="422inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#358" title="(3ULL &lt;&lt; 4)" data-ref="_M/VTD_INV_DESC_IOTLB_G">VTD_INV_DESC_IOTLB_G</a>) {</td></tr>
<tr><th id="1724">1724</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#359" title="(1ULL &lt;&lt; 4)" data-ref="_M/VTD_INV_DESC_IOTLB_GLOBAL">VTD_INV_DESC_IOTLB_GLOBAL</a>:</td></tr>
<tr><th id="1725">1725</th><td>        <a class="tu ref" href="#vtd_iotlb_global_invalidate" title='vtd_iotlb_global_invalidate' data-use='c' data-ref="vtd_iotlb_global_invalidate">vtd_iotlb_global_invalidate</a>(<a class="local col1 ref" href="#421s" title='s' data-ref="421s">s</a>);</td></tr>
<tr><th id="1726">1726</th><td>        <b>break</b>;</td></tr>
<tr><th id="1727">1727</th><td></td></tr>
<tr><th id="1728">1728</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#360" title="(2ULL &lt;&lt; 4)" data-ref="_M/VTD_INV_DESC_IOTLB_DOMAIN">VTD_INV_DESC_IOTLB_DOMAIN</a>:</td></tr>
<tr><th id="1729">1729</th><td>        <a class="local col3 ref" href="#423domain_id" title='domain_id' data-ref="423domain_id">domain_id</a> = <a class="macro" href="intel_iommu_internal.h.html#362" title="(((inv_desc-&gt;lo) &gt;&gt; 16) &amp; ((1UL &lt;&lt; 16) - 1))" data-ref="_M/VTD_INV_DESC_IOTLB_DID">VTD_INV_DESC_IOTLB_DID</a>(<a class="local col2 ref" href="#422inv_desc" title='inv_desc' data-ref="422inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1730">1730</th><td>        <a class="tu ref" href="#vtd_iotlb_domain_invalidate" title='vtd_iotlb_domain_invalidate' data-use='c' data-ref="vtd_iotlb_domain_invalidate">vtd_iotlb_domain_invalidate</a>(<a class="local col1 ref" href="#421s" title='s' data-ref="421s">s</a>, <a class="local col3 ref" href="#423domain_id" title='domain_id' data-ref="423domain_id">domain_id</a>);</td></tr>
<tr><th id="1731">1731</th><td>        <b>break</b>;</td></tr>
<tr><th id="1732">1732</th><td></td></tr>
<tr><th id="1733">1733</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#361" title="(3ULL &lt;&lt; 4)" data-ref="_M/VTD_INV_DESC_IOTLB_PAGE">VTD_INV_DESC_IOTLB_PAGE</a>:</td></tr>
<tr><th id="1734">1734</th><td>        <a class="local col3 ref" href="#423domain_id" title='domain_id' data-ref="423domain_id">domain_id</a> = <a class="macro" href="intel_iommu_internal.h.html#362" title="(((inv_desc-&gt;lo) &gt;&gt; 16) &amp; ((1UL &lt;&lt; 16) - 1))" data-ref="_M/VTD_INV_DESC_IOTLB_DID">VTD_INV_DESC_IOTLB_DID</a>(<a class="local col2 ref" href="#422inv_desc" title='inv_desc' data-ref="422inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1735">1735</th><td>        <a class="local col5 ref" href="#425addr" title='addr' data-ref="425addr">addr</a> = <a class="macro" href="intel_iommu_internal.h.html#363" title="((inv_desc-&gt;hi) &amp; ~0xfffULL &amp; ((1ULL &lt;&lt; 39) - 1))" data-ref="_M/VTD_INV_DESC_IOTLB_ADDR">VTD_INV_DESC_IOTLB_ADDR</a>(<a class="local col2 ref" href="#422inv_desc" title='inv_desc' data-ref="422inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>);</td></tr>
<tr><th id="1736">1736</th><td>        <a class="local col4 ref" href="#424am" title='am' data-ref="424am">am</a> = <a class="macro" href="intel_iommu_internal.h.html#365" title="((inv_desc-&gt;hi) &amp; 0x3fULL)" data-ref="_M/VTD_INV_DESC_IOTLB_AM">VTD_INV_DESC_IOTLB_AM</a>(<a class="local col2 ref" href="#422inv_desc" title='inv_desc' data-ref="422inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>);</td></tr>
<tr><th id="1737">1737</th><td>        <b>if</b> (<a class="local col4 ref" href="#424am" title='am' data-ref="424am">am</a> &gt; <a class="macro" href="intel_iommu_internal.h.html#203" title="18ULL" data-ref="_M/VTD_MAMV">VTD_MAMV</a>) {</td></tr>
<tr><th id="1738">1738</th><td>            <a class="ref" href="trace.h.html#trace_vtd_inv_desc_iotlb_invalid" title='trace_vtd_inv_desc_iotlb_invalid' data-ref="trace_vtd_inv_desc_iotlb_invalid">trace_vtd_inv_desc_iotlb_invalid</a>(<a class="local col2 ref" href="#422inv_desc" title='inv_desc' data-ref="422inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>, <a class="local col2 ref" href="#422inv_desc" title='inv_desc' data-ref="422inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1739">1739</th><td>            <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1740">1740</th><td>        }</td></tr>
<tr><th id="1741">1741</th><td>        <a class="tu ref" href="#vtd_iotlb_page_invalidate" title='vtd_iotlb_page_invalidate' data-use='c' data-ref="vtd_iotlb_page_invalidate">vtd_iotlb_page_invalidate</a>(<a class="local col1 ref" href="#421s" title='s' data-ref="421s">s</a>, <a class="local col3 ref" href="#423domain_id" title='domain_id' data-ref="423domain_id">domain_id</a>, <a class="local col5 ref" href="#425addr" title='addr' data-ref="425addr">addr</a>, <a class="local col4 ref" href="#424am" title='am' data-ref="424am">am</a>);</td></tr>
<tr><th id="1742">1742</th><td>        <b>break</b>;</td></tr>
<tr><th id="1743">1743</th><td></td></tr>
<tr><th id="1744">1744</th><td>    <b>default</b>:</td></tr>
<tr><th id="1745">1745</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc_iotlb_invalid" title='trace_vtd_inv_desc_iotlb_invalid' data-ref="trace_vtd_inv_desc_iotlb_invalid">trace_vtd_inv_desc_iotlb_invalid</a>(<a class="local col2 ref" href="#422inv_desc" title='inv_desc' data-ref="422inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>, <a class="local col2 ref" href="#422inv_desc" title='inv_desc' data-ref="422inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1746">1746</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1747">1747</th><td>    }</td></tr>
<tr><th id="1748">1748</th><td>    <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="1749">1749</th><td>}</td></tr>
<tr><th id="1750">1750</th><td></td></tr>
<tr><th id="1751">1751</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_process_inv_iec_desc" title='vtd_process_inv_iec_desc' data-type='_Bool vtd_process_inv_iec_desc(IntelIOMMUState * s, VTDInvDesc * inv_desc)' data-ref="vtd_process_inv_iec_desc">vtd_process_inv_iec_desc</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col6 decl" id="426s" title='s' data-type='IntelIOMMUState *' data-ref="426s">s</dfn>,</td></tr>
<tr><th id="1752">1752</th><td>                                     <a class="typedef" href="intel_iommu_internal.h.html#VTDInvDesc" title='VTDInvDesc' data-type='union VTDInvDesc' data-ref="VTDInvDesc">VTDInvDesc</a> *<dfn class="local col7 decl" id="427inv_desc" title='inv_desc' data-type='VTDInvDesc *' data-ref="427inv_desc">inv_desc</dfn>)</td></tr>
<tr><th id="1753">1753</th><td>{</td></tr>
<tr><th id="1754">1754</th><td>    <a class="ref" href="trace.h.html#trace_vtd_inv_desc_iec" title='trace_vtd_inv_desc_iec' data-ref="trace_vtd_inv_desc_iec">trace_vtd_inv_desc_iec</a>(<a class="local col7 ref" href="#427inv_desc" title='inv_desc' data-ref="427inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::iec" title='VTDInvDesc::(anonymous union)::iec' data-ref="VTDInvDesc::(anonymous)::iec">iec</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDescIEC::granularity" title='VTDInvDescIEC::granularity' data-ref="VTDInvDescIEC::granularity">granularity</a>,</td></tr>
<tr><th id="1755">1755</th><td>                           <a class="local col7 ref" href="#427inv_desc" title='inv_desc' data-ref="427inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::iec" title='VTDInvDesc::(anonymous union)::iec' data-ref="VTDInvDesc::(anonymous)::iec">iec</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDescIEC::index" title='VTDInvDescIEC::index' data-ref="VTDInvDescIEC::index">index</a>,</td></tr>
<tr><th id="1756">1756</th><td>                           <a class="local col7 ref" href="#427inv_desc" title='inv_desc' data-ref="427inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::iec" title='VTDInvDesc::(anonymous union)::iec' data-ref="VTDInvDesc::(anonymous)::iec">iec</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDescIEC::index_mask" title='VTDInvDescIEC::index_mask' data-ref="VTDInvDescIEC::index_mask">index_mask</a>);</td></tr>
<tr><th id="1757">1757</th><td></td></tr>
<tr><th id="1758">1758</th><td>    <a class="tu ref" href="#vtd_iec_notify_all" title='vtd_iec_notify_all' data-use='c' data-ref="vtd_iec_notify_all">vtd_iec_notify_all</a>(<a class="local col6 ref" href="#426s" title='s' data-ref="426s">s</a>, !<a class="local col7 ref" href="#427inv_desc" title='inv_desc' data-ref="427inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::iec" title='VTDInvDesc::(anonymous union)::iec' data-ref="VTDInvDesc::(anonymous)::iec">iec</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDescIEC::granularity" title='VTDInvDescIEC::granularity' data-ref="VTDInvDescIEC::granularity">granularity</a>,</td></tr>
<tr><th id="1759">1759</th><td>                       <a class="local col7 ref" href="#427inv_desc" title='inv_desc' data-ref="427inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::iec" title='VTDInvDesc::(anonymous union)::iec' data-ref="VTDInvDesc::(anonymous)::iec">iec</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDescIEC::index" title='VTDInvDescIEC::index' data-ref="VTDInvDescIEC::index">index</a>,</td></tr>
<tr><th id="1760">1760</th><td>                       <a class="local col7 ref" href="#427inv_desc" title='inv_desc' data-ref="427inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::iec" title='VTDInvDesc::(anonymous union)::iec' data-ref="VTDInvDesc::(anonymous)::iec">iec</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDescIEC::index_mask" title='VTDInvDescIEC::index_mask' data-ref="VTDInvDescIEC::index_mask">index_mask</a>);</td></tr>
<tr><th id="1761">1761</th><td>    <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="1762">1762</th><td>}</td></tr>
<tr><th id="1763">1763</th><td></td></tr>
<tr><th id="1764">1764</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_process_device_iotlb_desc" title='vtd_process_device_iotlb_desc' data-type='_Bool vtd_process_device_iotlb_desc(IntelIOMMUState * s, VTDInvDesc * inv_desc)' data-ref="vtd_process_device_iotlb_desc">vtd_process_device_iotlb_desc</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col8 decl" id="428s" title='s' data-type='IntelIOMMUState *' data-ref="428s">s</dfn>,</td></tr>
<tr><th id="1765">1765</th><td>                                          <a class="typedef" href="intel_iommu_internal.h.html#VTDInvDesc" title='VTDInvDesc' data-type='union VTDInvDesc' data-ref="VTDInvDesc">VTDInvDesc</a> *<dfn class="local col9 decl" id="429inv_desc" title='inv_desc' data-type='VTDInvDesc *' data-ref="429inv_desc">inv_desc</dfn>)</td></tr>
<tr><th id="1766">1766</th><td>{</td></tr>
<tr><th id="1767">1767</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col0 decl" id="430vtd_dev_as" title='vtd_dev_as' data-type='VTDAddressSpace *' data-ref="430vtd_dev_as">vtd_dev_as</dfn>;</td></tr>
<tr><th id="1768">1768</th><td>    <a class="typedef" href="../../include/exec/memory.h.html#IOMMUTLBEntry" title='IOMMUTLBEntry' data-type='struct IOMMUTLBEntry' data-ref="IOMMUTLBEntry">IOMMUTLBEntry</a> <dfn class="local col1 decl" id="431entry" title='entry' data-type='IOMMUTLBEntry' data-ref="431entry">entry</dfn>;</td></tr>
<tr><th id="1769">1769</th><td>    <b>struct</b> <a class="type" href="../../include/hw/i386/intel_iommu.h.html#VTDBus" title='VTDBus' data-ref="VTDBus">VTDBus</a> *<dfn class="local col2 decl" id="432vtd_bus" title='vtd_bus' data-type='struct VTDBus *' data-ref="432vtd_bus">vtd_bus</dfn>;</td></tr>
<tr><th id="1770">1770</th><td>    <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col3 decl" id="433addr" title='addr' data-type='hwaddr' data-ref="433addr">addr</dfn>;</td></tr>
<tr><th id="1771">1771</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="434sz" title='sz' data-type='uint64_t' data-ref="434sz">sz</dfn>;</td></tr>
<tr><th id="1772">1772</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="435sid" title='sid' data-type='uint16_t' data-ref="435sid">sid</dfn>;</td></tr>
<tr><th id="1773">1773</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="436devfn" title='devfn' data-type='uint8_t' data-ref="436devfn">devfn</dfn>;</td></tr>
<tr><th id="1774">1774</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col7 decl" id="437size" title='size' data-type='_Bool' data-ref="437size">size</dfn>;</td></tr>
<tr><th id="1775">1775</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="438bus_num" title='bus_num' data-type='uint8_t' data-ref="438bus_num">bus_num</dfn>;</td></tr>
<tr><th id="1776">1776</th><td></td></tr>
<tr><th id="1777">1777</th><td>    <a class="local col3 ref" href="#433addr" title='addr' data-ref="433addr">addr</a> = <a class="macro" href="intel_iommu_internal.h.html#370" title="((inv_desc-&gt;hi) &amp; 0xfffffffffffff000ULL)" data-ref="_M/VTD_INV_DESC_DEVICE_IOTLB_ADDR">VTD_INV_DESC_DEVICE_IOTLB_ADDR</a>(<a class="local col9 ref" href="#429inv_desc" title='inv_desc' data-ref="429inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>);</td></tr>
<tr><th id="1778">1778</th><td>    <a class="local col5 ref" href="#435sid" title='sid' data-ref="435sid">sid</a> = <a class="macro" href="intel_iommu_internal.h.html#372" title="(((inv_desc-&gt;lo) &gt;&gt; 32) &amp; 0xFFFFULL)" data-ref="_M/VTD_INV_DESC_DEVICE_IOTLB_SID">VTD_INV_DESC_DEVICE_IOTLB_SID</a>(<a class="local col9 ref" href="#429inv_desc" title='inv_desc' data-ref="429inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1779">1779</th><td>    <a class="local col6 ref" href="#436devfn" title='devfn' data-ref="436devfn">devfn</a> = <a class="local col5 ref" href="#435sid" title='sid' data-ref="435sid">sid</a> &amp; <var>0xff</var>;</td></tr>
<tr><th id="1780">1780</th><td>    <a class="local col8 ref" href="#438bus_num" title='bus_num' data-ref="438bus_num">bus_num</a> = <a class="local col5 ref" href="#435sid" title='sid' data-ref="435sid">sid</a> &gt;&gt; <var>8</var>;</td></tr>
<tr><th id="1781">1781</th><td>    <a class="local col7 ref" href="#437size" title='size' data-ref="437size">size</a> = <a class="macro" href="intel_iommu_internal.h.html#371" title="((inv_desc-&gt;hi) &amp; 0x1)" data-ref="_M/VTD_INV_DESC_DEVICE_IOTLB_SIZE">VTD_INV_DESC_DEVICE_IOTLB_SIZE</a>(<a class="local col9 ref" href="#429inv_desc" title='inv_desc' data-ref="429inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>);</td></tr>
<tr><th id="1782">1782</th><td></td></tr>
<tr><th id="1783">1783</th><td>    <b>if</b> ((<a class="local col9 ref" href="#429inv_desc" title='inv_desc' data-ref="429inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#374" title="0xffff0000ffe0fff8" data-ref="_M/VTD_INV_DESC_DEVICE_IOTLB_RSVD_LO">VTD_INV_DESC_DEVICE_IOTLB_RSVD_LO</a>) ||</td></tr>
<tr><th id="1784">1784</th><td>        (<a class="local col9 ref" href="#429inv_desc" title='inv_desc' data-ref="429inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#373" title="0xffeULL" data-ref="_M/VTD_INV_DESC_DEVICE_IOTLB_RSVD_HI">VTD_INV_DESC_DEVICE_IOTLB_RSVD_HI</a>)) {</td></tr>
<tr><th id="1785">1785</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc_iotlb_invalid" title='trace_vtd_inv_desc_iotlb_invalid' data-ref="trace_vtd_inv_desc_iotlb_invalid">trace_vtd_inv_desc_iotlb_invalid</a>(<a class="local col9 ref" href="#429inv_desc" title='inv_desc' data-ref="429inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>, <a class="local col9 ref" href="#429inv_desc" title='inv_desc' data-ref="429inv_desc">inv_desc</a>-&gt;<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1786">1786</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1787">1787</th><td>    }</td></tr>
<tr><th id="1788">1788</th><td></td></tr>
<tr><th id="1789">1789</th><td>    <a class="local col2 ref" href="#432vtd_bus" title='vtd_bus' data-ref="432vtd_bus">vtd_bus</a> = <a class="tu ref" href="#vtd_find_as_from_bus_num" title='vtd_find_as_from_bus_num' data-use='c' data-ref="vtd_find_as_from_bus_num">vtd_find_as_from_bus_num</a>(<a class="local col8 ref" href="#428s" title='s' data-ref="428s">s</a>, <a class="local col8 ref" href="#438bus_num" title='bus_num' data-ref="438bus_num">bus_num</a>);</td></tr>
<tr><th id="1790">1790</th><td>    <b>if</b> (!<a class="local col2 ref" href="#432vtd_bus" title='vtd_bus' data-ref="432vtd_bus">vtd_bus</a>) {</td></tr>
<tr><th id="1791">1791</th><td>        <b>goto</b> <a class="lbl" href="#439done" data-ref="439done">done</a>;</td></tr>
<tr><th id="1792">1792</th><td>    }</td></tr>
<tr><th id="1793">1793</th><td></td></tr>
<tr><th id="1794">1794</th><td>    <a class="local col0 ref" href="#430vtd_dev_as" title='vtd_dev_as' data-ref="430vtd_dev_as">vtd_dev_as</a> = <a class="local col2 ref" href="#432vtd_bus" title='vtd_bus' data-ref="432vtd_bus">vtd_bus</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDBus::dev_as" title='VTDBus::dev_as' data-ref="VTDBus::dev_as">dev_as</a>[<a class="local col6 ref" href="#436devfn" title='devfn' data-ref="436devfn">devfn</a>];</td></tr>
<tr><th id="1795">1795</th><td>    <b>if</b> (!<a class="local col0 ref" href="#430vtd_dev_as" title='vtd_dev_as' data-ref="430vtd_dev_as">vtd_dev_as</a>) {</td></tr>
<tr><th id="1796">1796</th><td>        <b>goto</b> <a class="lbl" href="#439done" data-ref="439done">done</a>;</td></tr>
<tr><th id="1797">1797</th><td>    }</td></tr>
<tr><th id="1798">1798</th><td></td></tr>
<tr><th id="1799">1799</th><td>    <i>/* According to ATS spec table 2.4:</i></td></tr>
<tr><th id="1800">1800</th><td><i>     * S = 0, bits 15:12 = xxxx     range size: 4K</i></td></tr>
<tr><th id="1801">1801</th><td><i>     * S = 1, bits 15:12 = xxx0     range size: 8K</i></td></tr>
<tr><th id="1802">1802</th><td><i>     * S = 1, bits 15:12 = xx01     range size: 16K</i></td></tr>
<tr><th id="1803">1803</th><td><i>     * S = 1, bits 15:12 = x011     range size: 32K</i></td></tr>
<tr><th id="1804">1804</th><td><i>     * S = 1, bits 15:12 = 0111     range size: 64K</i></td></tr>
<tr><th id="1805">1805</th><td><i>     * ...</i></td></tr>
<tr><th id="1806">1806</th><td><i>     */</i></td></tr>
<tr><th id="1807">1807</th><td>    <b>if</b> (<a class="local col7 ref" href="#437size" title='size' data-ref="437size">size</a>) {</td></tr>
<tr><th id="1808">1808</th><td>        <a class="local col4 ref" href="#434sz" title='sz' data-ref="434sz">sz</a> = (<a class="macro" href="intel_iommu_internal.h.html#386" title="(1ULL &lt;&lt; 12)" data-ref="_M/VTD_PAGE_SIZE">VTD_PAGE_SIZE</a> * <var>2</var>) &lt;&lt; <a class="ref" href="../../include/qemu/host-utils.h.html#cto64" title='cto64' data-ref="cto64">cto64</a>(<a class="local col3 ref" href="#433addr" title='addr' data-ref="433addr">addr</a> &gt;&gt; <a class="macro" href="intel_iommu_internal.h.html#385" title="12" data-ref="_M/VTD_PAGE_SHIFT">VTD_PAGE_SHIFT</a>);</td></tr>
<tr><th id="1809">1809</th><td>        <a class="local col3 ref" href="#433addr" title='addr' data-ref="433addr">addr</a> &amp;= ~(<a class="local col4 ref" href="#434sz" title='sz' data-ref="434sz">sz</a> - <var>1</var>);</td></tr>
<tr><th id="1810">1810</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1811">1811</th><td>        <a class="local col4 ref" href="#434sz" title='sz' data-ref="434sz">sz</a> = <a class="macro" href="intel_iommu_internal.h.html#386" title="(1ULL &lt;&lt; 12)" data-ref="_M/VTD_PAGE_SIZE">VTD_PAGE_SIZE</a>;</td></tr>
<tr><th id="1812">1812</th><td>    }</td></tr>
<tr><th id="1813">1813</th><td></td></tr>
<tr><th id="1814">1814</th><td>    <a class="local col1 ref" href="#431entry" title='entry' data-ref="431entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::target_as" title='IOMMUTLBEntry::target_as' data-ref="IOMMUTLBEntry::target_as">target_as</a> = &amp;<a class="local col0 ref" href="#430vtd_dev_as" title='vtd_dev_as' data-ref="430vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::as" title='VTDAddressSpace::as' data-ref="VTDAddressSpace::as">as</a>;</td></tr>
<tr><th id="1815">1815</th><td>    <a class="local col1 ref" href="#431entry" title='entry' data-ref="431entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::addr_mask" title='IOMMUTLBEntry::addr_mask' data-ref="IOMMUTLBEntry::addr_mask">addr_mask</a> = <a class="local col4 ref" href="#434sz" title='sz' data-ref="434sz">sz</a> - <var>1</var>;</td></tr>
<tr><th id="1816">1816</th><td>    <a class="local col1 ref" href="#431entry" title='entry' data-ref="431entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::iova" title='IOMMUTLBEntry::iova' data-ref="IOMMUTLBEntry::iova">iova</a> = <a class="local col3 ref" href="#433addr" title='addr' data-ref="433addr">addr</a>;</td></tr>
<tr><th id="1817">1817</th><td>    <a class="local col1 ref" href="#431entry" title='entry' data-ref="431entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::perm" title='IOMMUTLBEntry::perm' data-ref="IOMMUTLBEntry::perm">perm</a> = <a class="enum" href="../../include/exec/memory.h.html#IOMMU_NONE" title='IOMMU_NONE' data-ref="IOMMU_NONE">IOMMU_NONE</a>;</td></tr>
<tr><th id="1818">1818</th><td>    <a class="local col1 ref" href="#431entry" title='entry' data-ref="431entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::translated_addr" title='IOMMUTLBEntry::translated_addr' data-ref="IOMMUTLBEntry::translated_addr">translated_addr</a> = <var>0</var>;</td></tr>
<tr><th id="1819">1819</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_notify_iommu" title='memory_region_notify_iommu' data-ref="memory_region_notify_iommu">memory_region_notify_iommu</a>(&amp;<a class="local col0 ref" href="#430vtd_dev_as" title='vtd_dev_as' data-ref="430vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu" title='VTDAddressSpace::iommu' data-ref="VTDAddressSpace::iommu">iommu</a>, <a class="local col1 ref" href="#431entry" title='entry' data-ref="431entry">entry</a>);</td></tr>
<tr><th id="1820">1820</th><td></td></tr>
<tr><th id="1821">1821</th><td><dfn class="lbl" id="439done" data-ref="439done">done</dfn>:</td></tr>
<tr><th id="1822">1822</th><td>    <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="1823">1823</th><td>}</td></tr>
<tr><th id="1824">1824</th><td></td></tr>
<tr><th id="1825">1825</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_process_inv_desc" title='vtd_process_inv_desc' data-type='_Bool vtd_process_inv_desc(IntelIOMMUState * s)' data-ref="vtd_process_inv_desc">vtd_process_inv_desc</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col0 decl" id="440s" title='s' data-type='IntelIOMMUState *' data-ref="440s">s</dfn>)</td></tr>
<tr><th id="1826">1826</th><td>{</td></tr>
<tr><th id="1827">1827</th><td>    <a class="typedef" href="intel_iommu_internal.h.html#VTDInvDesc" title='VTDInvDesc' data-type='union VTDInvDesc' data-ref="VTDInvDesc">VTDInvDesc</a> <dfn class="local col1 decl" id="441inv_desc" title='inv_desc' data-type='VTDInvDesc' data-ref="441inv_desc">inv_desc</dfn>;</td></tr>
<tr><th id="1828">1828</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="442desc_type" title='desc_type' data-type='uint8_t' data-ref="442desc_type">desc_type</dfn>;</td></tr>
<tr><th id="1829">1829</th><td></td></tr>
<tr><th id="1830">1830</th><td>    <a class="ref" href="trace.h.html#trace_vtd_inv_qi_head" title='trace_vtd_inv_qi_head' data-ref="trace_vtd_inv_qi_head">trace_vtd_inv_qi_head</a>(<a class="local col0 ref" href="#440s" title='s' data-ref="440s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_head" title='IntelIOMMUState::iq_head' data-ref="IntelIOMMUState::iq_head">iq_head</a>);</td></tr>
<tr><th id="1831">1831</th><td>    <b>if</b> (!<a class="tu ref" href="#vtd_get_inv_desc" title='vtd_get_inv_desc' data-use='c' data-ref="vtd_get_inv_desc">vtd_get_inv_desc</a>(<a class="local col0 ref" href="#440s" title='s' data-ref="440s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq" title='IntelIOMMUState::iq' data-ref="IntelIOMMUState::iq">iq</a>, <a class="local col0 ref" href="#440s" title='s' data-ref="440s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_head" title='IntelIOMMUState::iq_head' data-ref="IntelIOMMUState::iq_head">iq_head</a>, &amp;<a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>)) {</td></tr>
<tr><th id="1832">1832</th><td>        <a class="local col0 ref" href="#440s" title='s' data-ref="440s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_last_desc_type" title='IntelIOMMUState::iq_last_desc_type' data-ref="IntelIOMMUState::iq_last_desc_type">iq_last_desc_type</a> = <a class="macro" href="intel_iommu_internal.h.html#337" title="0" data-ref="_M/VTD_INV_DESC_NONE">VTD_INV_DESC_NONE</a>;</td></tr>
<tr><th id="1833">1833</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1834">1834</th><td>    }</td></tr>
<tr><th id="1835">1835</th><td>    <a class="local col2 ref" href="#442desc_type" title='desc_type' data-ref="442desc_type">desc_type</a> = <a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#330" title="0xf" data-ref="_M/VTD_INV_DESC_TYPE">VTD_INV_DESC_TYPE</a>;</td></tr>
<tr><th id="1836">1836</th><td>    <i>/* FIXME: should update at first or at last? */</i></td></tr>
<tr><th id="1837">1837</th><td>    <a class="local col0 ref" href="#440s" title='s' data-ref="440s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_last_desc_type" title='IntelIOMMUState::iq_last_desc_type' data-ref="IntelIOMMUState::iq_last_desc_type">iq_last_desc_type</a> = <a class="local col2 ref" href="#442desc_type" title='desc_type' data-ref="442desc_type">desc_type</a>;</td></tr>
<tr><th id="1838">1838</th><td></td></tr>
<tr><th id="1839">1839</th><td>    <b>switch</b> (<a class="local col2 ref" href="#442desc_type" title='desc_type' data-ref="442desc_type">desc_type</a>) {</td></tr>
<tr><th id="1840">1840</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#331" title="0x1" data-ref="_M/VTD_INV_DESC_CC">VTD_INV_DESC_CC</a>:</td></tr>
<tr><th id="1841">1841</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc" title='trace_vtd_inv_desc' data-ref="trace_vtd_inv_desc">trace_vtd_inv_desc</a>(<q>"context-cache"</q>, <a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>, <a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1842">1842</th><td>        <b>if</b> (!<a class="tu ref" href="#vtd_process_context_cache_desc" title='vtd_process_context_cache_desc' data-use='c' data-ref="vtd_process_context_cache_desc">vtd_process_context_cache_desc</a>(<a class="local col0 ref" href="#440s" title='s' data-ref="440s">s</a>, &amp;<a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>)) {</td></tr>
<tr><th id="1843">1843</th><td>            <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1844">1844</th><td>        }</td></tr>
<tr><th id="1845">1845</th><td>        <b>break</b>;</td></tr>
<tr><th id="1846">1846</th><td></td></tr>
<tr><th id="1847">1847</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#332" title="0x2" data-ref="_M/VTD_INV_DESC_IOTLB">VTD_INV_DESC_IOTLB</a>:</td></tr>
<tr><th id="1848">1848</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc" title='trace_vtd_inv_desc' data-ref="trace_vtd_inv_desc">trace_vtd_inv_desc</a>(<q>"iotlb"</q>, <a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>, <a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1849">1849</th><td>        <b>if</b> (!<a class="tu ref" href="#vtd_process_iotlb_desc" title='vtd_process_iotlb_desc' data-use='c' data-ref="vtd_process_iotlb_desc">vtd_process_iotlb_desc</a>(<a class="local col0 ref" href="#440s" title='s' data-ref="440s">s</a>, &amp;<a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>)) {</td></tr>
<tr><th id="1850">1850</th><td>            <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1851">1851</th><td>        }</td></tr>
<tr><th id="1852">1852</th><td>        <b>break</b>;</td></tr>
<tr><th id="1853">1853</th><td></td></tr>
<tr><th id="1854">1854</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#336" title="0x5" data-ref="_M/VTD_INV_DESC_WAIT">VTD_INV_DESC_WAIT</a>:</td></tr>
<tr><th id="1855">1855</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc" title='trace_vtd_inv_desc' data-ref="trace_vtd_inv_desc">trace_vtd_inv_desc</a>(<q>"wait"</q>, <a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>, <a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1856">1856</th><td>        <b>if</b> (!<a class="tu ref" href="#vtd_process_wait_desc" title='vtd_process_wait_desc' data-use='c' data-ref="vtd_process_wait_desc">vtd_process_wait_desc</a>(<a class="local col0 ref" href="#440s" title='s' data-ref="440s">s</a>, &amp;<a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>)) {</td></tr>
<tr><th id="1857">1857</th><td>            <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1858">1858</th><td>        }</td></tr>
<tr><th id="1859">1859</th><td>        <b>break</b>;</td></tr>
<tr><th id="1860">1860</th><td></td></tr>
<tr><th id="1861">1861</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#334" title="0x4" data-ref="_M/VTD_INV_DESC_IEC">VTD_INV_DESC_IEC</a>:</td></tr>
<tr><th id="1862">1862</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc" title='trace_vtd_inv_desc' data-ref="trace_vtd_inv_desc">trace_vtd_inv_desc</a>(<q>"iec"</q>, <a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>, <a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1863">1863</th><td>        <b>if</b> (!<a class="tu ref" href="#vtd_process_inv_iec_desc" title='vtd_process_inv_iec_desc' data-use='c' data-ref="vtd_process_inv_iec_desc">vtd_process_inv_iec_desc</a>(<a class="local col0 ref" href="#440s" title='s' data-ref="440s">s</a>, &amp;<a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>)) {</td></tr>
<tr><th id="1864">1864</th><td>            <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1865">1865</th><td>        }</td></tr>
<tr><th id="1866">1866</th><td>        <b>break</b>;</td></tr>
<tr><th id="1867">1867</th><td></td></tr>
<tr><th id="1868">1868</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#333" title="0x3" data-ref="_M/VTD_INV_DESC_DEVICE">VTD_INV_DESC_DEVICE</a>:</td></tr>
<tr><th id="1869">1869</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc" title='trace_vtd_inv_desc' data-ref="trace_vtd_inv_desc">trace_vtd_inv_desc</a>(<q>"device"</q>, <a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>, <a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1870">1870</th><td>        <b>if</b> (!<a class="tu ref" href="#vtd_process_device_iotlb_desc" title='vtd_process_device_iotlb_desc' data-use='c' data-ref="vtd_process_device_iotlb_desc">vtd_process_device_iotlb_desc</a>(<a class="local col0 ref" href="#440s" title='s' data-ref="440s">s</a>, &amp;<a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>)) {</td></tr>
<tr><th id="1871">1871</th><td>            <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1872">1872</th><td>        }</td></tr>
<tr><th id="1873">1873</th><td>        <b>break</b>;</td></tr>
<tr><th id="1874">1874</th><td></td></tr>
<tr><th id="1875">1875</th><td>    <b>default</b>:</td></tr>
<tr><th id="1876">1876</th><td>        <a class="ref" href="trace.h.html#trace_vtd_inv_desc_invalid" title='trace_vtd_inv_desc_invalid' data-ref="trace_vtd_inv_desc_invalid">trace_vtd_inv_desc_invalid</a>(<a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::hi" title='VTDInvDesc::(anonymous struct)::hi' data-ref="VTDInvDesc::(anonymous)::hi">hi</a>, <a class="local col1 ref" href="#441inv_desc" title='inv_desc' data-ref="441inv_desc">inv_desc</a>.<a class="ref" href="intel_iommu_internal.h.html#VTDInvDesc::(anonymous)::lo" title='VTDInvDesc::(anonymous struct)::lo' data-ref="VTDInvDesc::(anonymous)::lo">lo</a>);</td></tr>
<tr><th id="1877">1877</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="1878">1878</th><td>    }</td></tr>
<tr><th id="1879">1879</th><td>    <a class="local col0 ref" href="#440s" title='s' data-ref="440s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_head" title='IntelIOMMUState::iq_head' data-ref="IntelIOMMUState::iq_head">iq_head</a>++;</td></tr>
<tr><th id="1880">1880</th><td>    <b>if</b> (<a class="local col0 ref" href="#440s" title='s' data-ref="440s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_head" title='IntelIOMMUState::iq_head' data-ref="IntelIOMMUState::iq_head">iq_head</a> == <a class="local col0 ref" href="#440s" title='s' data-ref="440s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_size" title='IntelIOMMUState::iq_size' data-ref="IntelIOMMUState::iq_size">iq_size</a>) {</td></tr>
<tr><th id="1881">1881</th><td>        <a class="local col0 ref" href="#440s" title='s' data-ref="440s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_head" title='IntelIOMMUState::iq_head' data-ref="IntelIOMMUState::iq_head">iq_head</a> = <var>0</var>;</td></tr>
<tr><th id="1882">1882</th><td>    }</td></tr>
<tr><th id="1883">1883</th><td>    <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="1884">1884</th><td>}</td></tr>
<tr><th id="1885">1885</th><td></td></tr>
<tr><th id="1886">1886</th><td><i  data-doc="vtd_fetch_inv_desc">/* Try to fetch and process more Invalidation Descriptors */</i></td></tr>
<tr><th id="1887">1887</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_fetch_inv_desc" title='vtd_fetch_inv_desc' data-type='void vtd_fetch_inv_desc(IntelIOMMUState * s)' data-ref="vtd_fetch_inv_desc">vtd_fetch_inv_desc</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col3 decl" id="443s" title='s' data-type='IntelIOMMUState *' data-ref="443s">s</dfn>)</td></tr>
<tr><th id="1888">1888</th><td>{</td></tr>
<tr><th id="1889">1889</th><td>    <a class="ref" href="trace.h.html#trace_vtd_inv_qi_fetch" title='trace_vtd_inv_qi_fetch' data-ref="trace_vtd_inv_qi_fetch">trace_vtd_inv_qi_fetch</a>();</td></tr>
<tr><th id="1890">1890</th><td></td></tr>
<tr><th id="1891">1891</th><td>    <b>if</b> (<a class="local col3 ref" href="#443s" title='s' data-ref="443s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_tail" title='IntelIOMMUState::iq_tail' data-ref="IntelIOMMUState::iq_tail">iq_tail</a> &gt;= <a class="local col3 ref" href="#443s" title='s' data-ref="443s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_size" title='IntelIOMMUState::iq_size' data-ref="IntelIOMMUState::iq_size">iq_size</a>) {</td></tr>
<tr><th id="1892">1892</th><td>        <i>/* Detects an invalid Tail pointer */</i></td></tr>
<tr><th id="1893">1893</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err_qi_tail" title='trace_vtd_err_qi_tail' data-ref="trace_vtd_err_qi_tail">trace_vtd_err_qi_tail</a>(<a class="local col3 ref" href="#443s" title='s' data-ref="443s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_tail" title='IntelIOMMUState::iq_tail' data-ref="IntelIOMMUState::iq_tail">iq_tail</a>, <a class="local col3 ref" href="#443s" title='s' data-ref="443s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_size" title='IntelIOMMUState::iq_size' data-ref="IntelIOMMUState::iq_size">iq_size</a>);</td></tr>
<tr><th id="1894">1894</th><td>        <a class="tu ref" href="#vtd_handle_inv_queue_error" title='vtd_handle_inv_queue_error' data-use='c' data-ref="vtd_handle_inv_queue_error">vtd_handle_inv_queue_error</a>(<a class="local col3 ref" href="#443s" title='s' data-ref="443s">s</a>);</td></tr>
<tr><th id="1895">1895</th><td>        <b>return</b>;</td></tr>
<tr><th id="1896">1896</th><td>    }</td></tr>
<tr><th id="1897">1897</th><td>    <b>while</b> (<a class="local col3 ref" href="#443s" title='s' data-ref="443s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_head" title='IntelIOMMUState::iq_head' data-ref="IntelIOMMUState::iq_head">iq_head</a> != <a class="local col3 ref" href="#443s" title='s' data-ref="443s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_tail" title='IntelIOMMUState::iq_tail' data-ref="IntelIOMMUState::iq_tail">iq_tail</a>) {</td></tr>
<tr><th id="1898">1898</th><td>        <b>if</b> (!<a class="tu ref" href="#vtd_process_inv_desc" title='vtd_process_inv_desc' data-use='c' data-ref="vtd_process_inv_desc">vtd_process_inv_desc</a>(<a class="local col3 ref" href="#443s" title='s' data-ref="443s">s</a>)) {</td></tr>
<tr><th id="1899">1899</th><td>            <i>/* Invalidation Queue Errors */</i></td></tr>
<tr><th id="1900">1900</th><td>            <a class="tu ref" href="#vtd_handle_inv_queue_error" title='vtd_handle_inv_queue_error' data-use='c' data-ref="vtd_handle_inv_queue_error">vtd_handle_inv_queue_error</a>(<a class="local col3 ref" href="#443s" title='s' data-ref="443s">s</a>);</td></tr>
<tr><th id="1901">1901</th><td>            <b>break</b>;</td></tr>
<tr><th id="1902">1902</th><td>        }</td></tr>
<tr><th id="1903">1903</th><td>        <i>/* Must update the IQH_REG in time */</i></td></tr>
<tr><th id="1904">1904</th><td>        <a class="tu ref" href="#vtd_set_quad_raw" title='vtd_set_quad_raw' data-use='c' data-ref="vtd_set_quad_raw">vtd_set_quad_raw</a>(<a class="local col3 ref" href="#443s" title='s' data-ref="443s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#60" title="0x80" data-ref="_M/DMAR_IQH_REG">DMAR_IQH_REG</a>,</td></tr>
<tr><th id="1905">1905</th><td>                         (((<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>)(<a class="local col3 ref" href="#443s" title='s' data-ref="443s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_head" title='IntelIOMMUState::iq_head' data-ref="IntelIOMMUState::iq_head">iq_head</a>)) &lt;&lt; <a class="macro" href="intel_iommu_internal.h.html#226" title="4" data-ref="_M/VTD_IQH_QH_SHIFT">VTD_IQH_QH_SHIFT</a>) &amp;</td></tr>
<tr><th id="1906">1906</th><td>                         <a class="macro" href="intel_iommu_internal.h.html#227" title="0x7fff0ULL" data-ref="_M/VTD_IQH_QH_MASK">VTD_IQH_QH_MASK</a>);</td></tr>
<tr><th id="1907">1907</th><td>    }</td></tr>
<tr><th id="1908">1908</th><td>}</td></tr>
<tr><th id="1909">1909</th><td></td></tr>
<tr><th id="1910">1910</th><td><i  data-doc="vtd_handle_iqt_write">/* Handle write to Invalidation Queue Tail Register */</i></td></tr>
<tr><th id="1911">1911</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_handle_iqt_write" title='vtd_handle_iqt_write' data-type='void vtd_handle_iqt_write(IntelIOMMUState * s)' data-ref="vtd_handle_iqt_write">vtd_handle_iqt_write</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col4 decl" id="444s" title='s' data-type='IntelIOMMUState *' data-ref="444s">s</dfn>)</td></tr>
<tr><th id="1912">1912</th><td>{</td></tr>
<tr><th id="1913">1913</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="445val" title='val' data-type='uint64_t' data-ref="445val">val</dfn> = <a class="tu ref" href="#vtd_get_quad_raw" title='vtd_get_quad_raw' data-use='c' data-ref="vtd_get_quad_raw">vtd_get_quad_raw</a>(<a class="local col4 ref" href="#444s" title='s' data-ref="444s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#62" title="0x88" data-ref="_M/DMAR_IQT_REG">DMAR_IQT_REG</a>);</td></tr>
<tr><th id="1914">1914</th><td></td></tr>
<tr><th id="1915">1915</th><td>    <a class="local col4 ref" href="#444s" title='s' data-ref="444s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_tail" title='IntelIOMMUState::iq_tail' data-ref="IntelIOMMUState::iq_tail">iq_tail</a> = <a class="macro" href="intel_iommu_internal.h.html#219" title="(((val) &gt;&gt; 4) &amp; 0x7fffULL)" data-ref="_M/VTD_IQT_QT">VTD_IQT_QT</a>(<a class="local col5 ref" href="#445val" title='val' data-ref="445val">val</a>);</td></tr>
<tr><th id="1916">1916</th><td>    <a class="ref" href="trace.h.html#trace_vtd_inv_qi_tail" title='trace_vtd_inv_qi_tail' data-ref="trace_vtd_inv_qi_tail">trace_vtd_inv_qi_tail</a>(<a class="local col4 ref" href="#444s" title='s' data-ref="444s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_tail" title='IntelIOMMUState::iq_tail' data-ref="IntelIOMMUState::iq_tail">iq_tail</a>);</td></tr>
<tr><th id="1917">1917</th><td></td></tr>
<tr><th id="1918">1918</th><td>    <b>if</b> (<a class="local col4 ref" href="#444s" title='s' data-ref="444s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::qi_enabled" title='IntelIOMMUState::qi_enabled' data-ref="IntelIOMMUState::qi_enabled">qi_enabled</a> &amp;&amp; !(<a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col4 ref" href="#444s" title='s' data-ref="444s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#46" title="0x34" data-ref="_M/DMAR_FSTS_REG">DMAR_FSTS_REG</a>) &amp; <a class="macro" href="intel_iommu_internal.h.html#239" title="(1UL &lt;&lt; 4)" data-ref="_M/VTD_FSTS_IQE">VTD_FSTS_IQE</a>)) {</td></tr>
<tr><th id="1919">1919</th><td>        <i>/* Process Invalidation Queue here */</i></td></tr>
<tr><th id="1920">1920</th><td>        <a class="tu ref" href="#vtd_fetch_inv_desc" title='vtd_fetch_inv_desc' data-use='c' data-ref="vtd_fetch_inv_desc">vtd_fetch_inv_desc</a>(<a class="local col4 ref" href="#444s" title='s' data-ref="444s">s</a>);</td></tr>
<tr><th id="1921">1921</th><td>    }</td></tr>
<tr><th id="1922">1922</th><td>}</td></tr>
<tr><th id="1923">1923</th><td></td></tr>
<tr><th id="1924">1924</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_handle_fsts_write" title='vtd_handle_fsts_write' data-type='void vtd_handle_fsts_write(IntelIOMMUState * s)' data-ref="vtd_handle_fsts_write">vtd_handle_fsts_write</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col6 decl" id="446s" title='s' data-type='IntelIOMMUState *' data-ref="446s">s</dfn>)</td></tr>
<tr><th id="1925">1925</th><td>{</td></tr>
<tr><th id="1926">1926</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col7 decl" id="447fsts_reg" title='fsts_reg' data-type='uint32_t' data-ref="447fsts_reg">fsts_reg</dfn> = <a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col6 ref" href="#446s" title='s' data-ref="446s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#46" title="0x34" data-ref="_M/DMAR_FSTS_REG">DMAR_FSTS_REG</a>);</td></tr>
<tr><th id="1927">1927</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col8 decl" id="448fectl_reg" title='fectl_reg' data-type='uint32_t' data-ref="448fectl_reg">fectl_reg</dfn> = <a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col6 ref" href="#446s" title='s' data-ref="446s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#47" title="0x38" data-ref="_M/DMAR_FECTL_REG">DMAR_FECTL_REG</a>);</td></tr>
<tr><th id="1928">1928</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col9 decl" id="449status_fields" title='status_fields' data-type='uint32_t' data-ref="449status_fields">status_fields</dfn> = <a class="macro" href="intel_iommu_internal.h.html#241" title="1UL" data-ref="_M/VTD_FSTS_PFO">VTD_FSTS_PFO</a> | <a class="macro" href="intel_iommu_internal.h.html#240" title="(1UL &lt;&lt; 1)" data-ref="_M/VTD_FSTS_PPF">VTD_FSTS_PPF</a> | <a class="macro" href="intel_iommu_internal.h.html#239" title="(1UL &lt;&lt; 4)" data-ref="_M/VTD_FSTS_IQE">VTD_FSTS_IQE</a>;</td></tr>
<tr><th id="1929">1929</th><td></td></tr>
<tr><th id="1930">1930</th><td>    <b>if</b> ((<a class="local col8 ref" href="#448fectl_reg" title='fectl_reg' data-ref="448fectl_reg">fectl_reg</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#245" title="(1UL &lt;&lt; 30)" data-ref="_M/VTD_FECTL_IP">VTD_FECTL_IP</a>) &amp;&amp; !(<a class="local col7 ref" href="#447fsts_reg" title='fsts_reg' data-ref="447fsts_reg">fsts_reg</a> &amp; <a class="local col9 ref" href="#449status_fields" title='status_fields' data-ref="449status_fields">status_fields</a>)) {</td></tr>
<tr><th id="1931">1931</th><td>        <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col6 ref" href="#446s" title='s' data-ref="446s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#47" title="0x38" data-ref="_M/DMAR_FECTL_REG">DMAR_FECTL_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#245" title="(1UL &lt;&lt; 30)" data-ref="_M/VTD_FECTL_IP">VTD_FECTL_IP</a>, <var>0</var>);</td></tr>
<tr><th id="1932">1932</th><td>        <a class="ref" href="trace.h.html#trace_vtd_fsts_clear_ip" title='trace_vtd_fsts_clear_ip' data-ref="trace_vtd_fsts_clear_ip">trace_vtd_fsts_clear_ip</a>();</td></tr>
<tr><th id="1933">1933</th><td>    }</td></tr>
<tr><th id="1934">1934</th><td>    <i>/* FIXME: when IQE is Clear, should we try to fetch some Invalidation</i></td></tr>
<tr><th id="1935">1935</th><td><i>     * Descriptors if there are any when Queued Invalidation is enabled?</i></td></tr>
<tr><th id="1936">1936</th><td><i>     */</i></td></tr>
<tr><th id="1937">1937</th><td>}</td></tr>
<tr><th id="1938">1938</th><td></td></tr>
<tr><th id="1939">1939</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_handle_fectl_write" title='vtd_handle_fectl_write' data-type='void vtd_handle_fectl_write(IntelIOMMUState * s)' data-ref="vtd_handle_fectl_write">vtd_handle_fectl_write</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col0 decl" id="450s" title='s' data-type='IntelIOMMUState *' data-ref="450s">s</dfn>)</td></tr>
<tr><th id="1940">1940</th><td>{</td></tr>
<tr><th id="1941">1941</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col1 decl" id="451fectl_reg" title='fectl_reg' data-type='uint32_t' data-ref="451fectl_reg">fectl_reg</dfn>;</td></tr>
<tr><th id="1942">1942</th><td>    <i>/* FIXME: when software clears the IM field, check the IP field. But do we</i></td></tr>
<tr><th id="1943">1943</th><td><i>     * need to compare the old value and the new value to conclude that</i></td></tr>
<tr><th id="1944">1944</th><td><i>     * software clears the IM field? Or just check if the IM field is zero?</i></td></tr>
<tr><th id="1945">1945</th><td><i>     */</i></td></tr>
<tr><th id="1946">1946</th><td>    <a class="local col1 ref" href="#451fectl_reg" title='fectl_reg' data-ref="451fectl_reg">fectl_reg</a> = <a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col0 ref" href="#450s" title='s' data-ref="450s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#47" title="0x38" data-ref="_M/DMAR_FECTL_REG">DMAR_FECTL_REG</a>);</td></tr>
<tr><th id="1947">1947</th><td></td></tr>
<tr><th id="1948">1948</th><td>    <a class="ref" href="trace.h.html#trace_vtd_reg_write_fectl" title='trace_vtd_reg_write_fectl' data-ref="trace_vtd_reg_write_fectl">trace_vtd_reg_write_fectl</a>(<a class="local col1 ref" href="#451fectl_reg" title='fectl_reg' data-ref="451fectl_reg">fectl_reg</a>);</td></tr>
<tr><th id="1949">1949</th><td></td></tr>
<tr><th id="1950">1950</th><td>    <b>if</b> ((<a class="local col1 ref" href="#451fectl_reg" title='fectl_reg' data-ref="451fectl_reg">fectl_reg</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#245" title="(1UL &lt;&lt; 30)" data-ref="_M/VTD_FECTL_IP">VTD_FECTL_IP</a>) &amp;&amp; !(<a class="local col1 ref" href="#451fectl_reg" title='fectl_reg' data-ref="451fectl_reg">fectl_reg</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#244" title="(1UL &lt;&lt; 31)" data-ref="_M/VTD_FECTL_IM">VTD_FECTL_IM</a>)) {</td></tr>
<tr><th id="1951">1951</th><td>        <a class="tu ref" href="#vtd_generate_interrupt" title='vtd_generate_interrupt' data-use='c' data-ref="vtd_generate_interrupt">vtd_generate_interrupt</a>(<a class="local col0 ref" href="#450s" title='s' data-ref="450s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#49" title="0x40" data-ref="_M/DMAR_FEADDR_REG">DMAR_FEADDR_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#48" title="0x3c" data-ref="_M/DMAR_FEDATA_REG">DMAR_FEDATA_REG</a>);</td></tr>
<tr><th id="1952">1952</th><td>        <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col0 ref" href="#450s" title='s' data-ref="450s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#47" title="0x38" data-ref="_M/DMAR_FECTL_REG">DMAR_FECTL_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#245" title="(1UL &lt;&lt; 30)" data-ref="_M/VTD_FECTL_IP">VTD_FECTL_IP</a>, <var>0</var>);</td></tr>
<tr><th id="1953">1953</th><td>    }</td></tr>
<tr><th id="1954">1954</th><td>}</td></tr>
<tr><th id="1955">1955</th><td></td></tr>
<tr><th id="1956">1956</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_handle_ics_write" title='vtd_handle_ics_write' data-type='void vtd_handle_ics_write(IntelIOMMUState * s)' data-ref="vtd_handle_ics_write">vtd_handle_ics_write</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col2 decl" id="452s" title='s' data-type='IntelIOMMUState *' data-ref="452s">s</dfn>)</td></tr>
<tr><th id="1957">1957</th><td>{</td></tr>
<tr><th id="1958">1958</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col3 decl" id="453ics_reg" title='ics_reg' data-type='uint32_t' data-ref="453ics_reg">ics_reg</dfn> = <a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col2 ref" href="#452s" title='s' data-ref="452s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#66" title="0x9c" data-ref="_M/DMAR_ICS_REG">DMAR_ICS_REG</a>);</td></tr>
<tr><th id="1959">1959</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col4 decl" id="454iectl_reg" title='iectl_reg' data-type='uint32_t' data-ref="454iectl_reg">iectl_reg</dfn> = <a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col2 ref" href="#452s" title='s' data-ref="452s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#69" title="0xa0" data-ref="_M/DMAR_IECTL_REG">DMAR_IECTL_REG</a>);</td></tr>
<tr><th id="1960">1960</th><td></td></tr>
<tr><th id="1961">1961</th><td>    <b>if</b> ((<a class="local col4 ref" href="#454iectl_reg" title='iectl_reg' data-ref="454iectl_reg">iectl_reg</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#234" title="(1UL &lt;&lt; 30)" data-ref="_M/VTD_IECTL_IP">VTD_IECTL_IP</a>) &amp;&amp; !(<a class="local col3 ref" href="#453ics_reg" title='ics_reg' data-ref="453ics_reg">ics_reg</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#230" title="1UL" data-ref="_M/VTD_ICS_IWC">VTD_ICS_IWC</a>)) {</td></tr>
<tr><th id="1962">1962</th><td>        <a class="ref" href="trace.h.html#trace_vtd_reg_ics_clear_ip" title='trace_vtd_reg_ics_clear_ip' data-ref="trace_vtd_reg_ics_clear_ip">trace_vtd_reg_ics_clear_ip</a>();</td></tr>
<tr><th id="1963">1963</th><td>        <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col2 ref" href="#452s" title='s' data-ref="452s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#69" title="0xa0" data-ref="_M/DMAR_IECTL_REG">DMAR_IECTL_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#234" title="(1UL &lt;&lt; 30)" data-ref="_M/VTD_IECTL_IP">VTD_IECTL_IP</a>, <var>0</var>);</td></tr>
<tr><th id="1964">1964</th><td>    }</td></tr>
<tr><th id="1965">1965</th><td>}</td></tr>
<tr><th id="1966">1966</th><td></td></tr>
<tr><th id="1967">1967</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_handle_iectl_write" title='vtd_handle_iectl_write' data-type='void vtd_handle_iectl_write(IntelIOMMUState * s)' data-ref="vtd_handle_iectl_write">vtd_handle_iectl_write</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col5 decl" id="455s" title='s' data-type='IntelIOMMUState *' data-ref="455s">s</dfn>)</td></tr>
<tr><th id="1968">1968</th><td>{</td></tr>
<tr><th id="1969">1969</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a> <dfn class="local col6 decl" id="456iectl_reg" title='iectl_reg' data-type='uint32_t' data-ref="456iectl_reg">iectl_reg</dfn>;</td></tr>
<tr><th id="1970">1970</th><td>    <i>/* FIXME: when software clears the IM field, check the IP field. But do we</i></td></tr>
<tr><th id="1971">1971</th><td><i>     * need to compare the old value and the new value to conclude that</i></td></tr>
<tr><th id="1972">1972</th><td><i>     * software clears the IM field? Or just check if the IM field is zero?</i></td></tr>
<tr><th id="1973">1973</th><td><i>     */</i></td></tr>
<tr><th id="1974">1974</th><td>    <a class="local col6 ref" href="#456iectl_reg" title='iectl_reg' data-ref="456iectl_reg">iectl_reg</a> = <a class="tu ref" href="#vtd_get_long_raw" title='vtd_get_long_raw' data-use='c' data-ref="vtd_get_long_raw">vtd_get_long_raw</a>(<a class="local col5 ref" href="#455s" title='s' data-ref="455s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#69" title="0xa0" data-ref="_M/DMAR_IECTL_REG">DMAR_IECTL_REG</a>);</td></tr>
<tr><th id="1975">1975</th><td></td></tr>
<tr><th id="1976">1976</th><td>    <a class="ref" href="trace.h.html#trace_vtd_reg_write_iectl" title='trace_vtd_reg_write_iectl' data-ref="trace_vtd_reg_write_iectl">trace_vtd_reg_write_iectl</a>(<a class="local col6 ref" href="#456iectl_reg" title='iectl_reg' data-ref="456iectl_reg">iectl_reg</a>);</td></tr>
<tr><th id="1977">1977</th><td></td></tr>
<tr><th id="1978">1978</th><td>    <b>if</b> ((<a class="local col6 ref" href="#456iectl_reg" title='iectl_reg' data-ref="456iectl_reg">iectl_reg</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#234" title="(1UL &lt;&lt; 30)" data-ref="_M/VTD_IECTL_IP">VTD_IECTL_IP</a>) &amp;&amp; !(<a class="local col6 ref" href="#456iectl_reg" title='iectl_reg' data-ref="456iectl_reg">iectl_reg</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#233" title="(1UL &lt;&lt; 31)" data-ref="_M/VTD_IECTL_IM">VTD_IECTL_IM</a>)) {</td></tr>
<tr><th id="1979">1979</th><td>        <a class="tu ref" href="#vtd_generate_interrupt" title='vtd_generate_interrupt' data-use='c' data-ref="vtd_generate_interrupt">vtd_generate_interrupt</a>(<a class="local col5 ref" href="#455s" title='s' data-ref="455s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#71" title="0xa8" data-ref="_M/DMAR_IEADDR_REG">DMAR_IEADDR_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#70" title="0xa4" data-ref="_M/DMAR_IEDATA_REG">DMAR_IEDATA_REG</a>);</td></tr>
<tr><th id="1980">1980</th><td>        <a class="tu ref" href="#vtd_set_clear_mask_long" title='vtd_set_clear_mask_long' data-use='c' data-ref="vtd_set_clear_mask_long">vtd_set_clear_mask_long</a>(<a class="local col5 ref" href="#455s" title='s' data-ref="455s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#69" title="0xa0" data-ref="_M/DMAR_IECTL_REG">DMAR_IECTL_REG</a>, <a class="macro" href="intel_iommu_internal.h.html#234" title="(1UL &lt;&lt; 30)" data-ref="_M/VTD_IECTL_IP">VTD_IECTL_IP</a>, <var>0</var>);</td></tr>
<tr><th id="1981">1981</th><td>    }</td></tr>
<tr><th id="1982">1982</th><td>}</td></tr>
<tr><th id="1983">1983</th><td></td></tr>
<tr><th id="1984">1984</th><td><em>static</em> <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="tu decl def" id="vtd_mem_read" title='vtd_mem_read' data-type='uint64_t vtd_mem_read(void * opaque, hwaddr addr, unsigned int size)' data-ref="vtd_mem_read">vtd_mem_read</dfn>(<em>void</em> *<dfn class="local col7 decl" id="457opaque" title='opaque' data-type='void *' data-ref="457opaque">opaque</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col8 decl" id="458addr" title='addr' data-type='hwaddr' data-ref="458addr">addr</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="459size" title='size' data-type='unsigned int' data-ref="459size">size</dfn>)</td></tr>
<tr><th id="1985">1985</th><td>{</td></tr>
<tr><th id="1986">1986</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col0 decl" id="460s" title='s' data-type='IntelIOMMUState *' data-ref="460s">s</dfn> = <a class="local col7 ref" href="#457opaque" title='opaque' data-ref="457opaque">opaque</a>;</td></tr>
<tr><th id="1987">1987</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="461val" title='val' data-type='uint64_t' data-ref="461val">val</dfn>;</td></tr>
<tr><th id="1988">1988</th><td></td></tr>
<tr><th id="1989">1989</th><td>    <a class="ref" href="trace.h.html#trace_vtd_reg_read" title='trace_vtd_reg_read' data-ref="trace_vtd_reg_read">trace_vtd_reg_read</a>(<a class="local col8 ref" href="#458addr" title='addr' data-ref="458addr">addr</a>, <a class="local col9 ref" href="#459size" title='size' data-ref="459size">size</a>);</td></tr>
<tr><th id="1990">1990</th><td></td></tr>
<tr><th id="1991">1991</th><td>    <b>if</b> (<a class="local col8 ref" href="#458addr" title='addr' data-ref="458addr">addr</a> + <a class="local col9 ref" href="#459size" title='size' data-ref="459size">size</a> &gt; <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#48" title="0x230" data-ref="_M/DMAR_REG_SIZE">DMAR_REG_SIZE</a>) {</td></tr>
<tr><th id="1992">1992</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"Read MMIO over range."</q>);</td></tr>
<tr><th id="1993">1993</th><td>        <b>return</b> (<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>)-<var>1</var>;</td></tr>
<tr><th id="1994">1994</th><td>    }</td></tr>
<tr><th id="1995">1995</th><td></td></tr>
<tr><th id="1996">1996</th><td>    <b>switch</b> (<a class="local col8 ref" href="#458addr" title='addr' data-ref="458addr">addr</a>) {</td></tr>
<tr><th id="1997">1997</th><td>    <i>/* Root Table Address Register, 64-bit */</i></td></tr>
<tr><th id="1998">1998</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#42" title="0x20" data-ref="_M/DMAR_RTADDR_REG">DMAR_RTADDR_REG</a>:</td></tr>
<tr><th id="1999">1999</th><td>        <b>if</b> (<a class="local col9 ref" href="#459size" title='size' data-ref="459size">size</a> == <var>4</var>) {</td></tr>
<tr><th id="2000">2000</th><td>            <a class="local col1 ref" href="#461val" title='val' data-ref="461val">val</a> = <a class="local col0 ref" href="#460s" title='s' data-ref="460s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::root" title='IntelIOMMUState::root' data-ref="IntelIOMMUState::root">root</a> &amp; ((<var>1ULL</var> &lt;&lt; <var>32</var>) - <var>1</var>);</td></tr>
<tr><th id="2001">2001</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2002">2002</th><td>            <a class="local col1 ref" href="#461val" title='val' data-ref="461val">val</a> = <a class="local col0 ref" href="#460s" title='s' data-ref="460s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::root" title='IntelIOMMUState::root' data-ref="IntelIOMMUState::root">root</a>;</td></tr>
<tr><th id="2003">2003</th><td>        }</td></tr>
<tr><th id="2004">2004</th><td>        <b>break</b>;</td></tr>
<tr><th id="2005">2005</th><td></td></tr>
<tr><th id="2006">2006</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#43" title="0X24" data-ref="_M/DMAR_RTADDR_REG_HI">DMAR_RTADDR_REG_HI</a>:</td></tr>
<tr><th id="2007">2007</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2007, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#459size" title='size' data-ref="459size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2008">2008</th><td>        <a class="local col1 ref" href="#461val" title='val' data-ref="461val">val</a> = <a class="local col0 ref" href="#460s" title='s' data-ref="460s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::root" title='IntelIOMMUState::root' data-ref="IntelIOMMUState::root">root</a> &gt;&gt; <var>32</var>;</td></tr>
<tr><th id="2009">2009</th><td>        <b>break</b>;</td></tr>
<tr><th id="2010">2010</th><td></td></tr>
<tr><th id="2011">2011</th><td>    <i>/* Invalidation Queue Address Register, 64-bit */</i></td></tr>
<tr><th id="2012">2012</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#64" title="0x90" data-ref="_M/DMAR_IQA_REG">DMAR_IQA_REG</a>:</td></tr>
<tr><th id="2013">2013</th><td>        <a class="local col1 ref" href="#461val" title='val' data-ref="461val">val</a> = <a class="local col0 ref" href="#460s" title='s' data-ref="460s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq" title='IntelIOMMUState::iq' data-ref="IntelIOMMUState::iq">iq</a> | (<a class="tu ref" href="#vtd_get_quad" title='vtd_get_quad' data-use='c' data-ref="vtd_get_quad">vtd_get_quad</a>(<a class="local col0 ref" href="#460s" title='s' data-ref="460s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#64" title="0x90" data-ref="_M/DMAR_IQA_REG">DMAR_IQA_REG</a>) &amp; <a class="macro" href="intel_iommu_internal.h.html#223" title="0x7ULL" data-ref="_M/VTD_IQA_QS">VTD_IQA_QS</a>);</td></tr>
<tr><th id="2014">2014</th><td>        <b>if</b> (<a class="local col9 ref" href="#459size" title='size' data-ref="459size">size</a> == <var>4</var>) {</td></tr>
<tr><th id="2015">2015</th><td>            <a class="local col1 ref" href="#461val" title='val' data-ref="461val">val</a> = <a class="local col1 ref" href="#461val" title='val' data-ref="461val">val</a> &amp; ((<var>1ULL</var> &lt;&lt; <var>32</var>) - <var>1</var>);</td></tr>
<tr><th id="2016">2016</th><td>        }</td></tr>
<tr><th id="2017">2017</th><td>        <b>break</b>;</td></tr>
<tr><th id="2018">2018</th><td></td></tr>
<tr><th id="2019">2019</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#65" title="0x94" data-ref="_M/DMAR_IQA_REG_HI">DMAR_IQA_REG_HI</a>:</td></tr>
<tr><th id="2020">2020</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2020, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col9 ref" href="#459size" title='size' data-ref="459size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2021">2021</th><td>        <a class="local col1 ref" href="#461val" title='val' data-ref="461val">val</a> = <a class="local col0 ref" href="#460s" title='s' data-ref="460s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq" title='IntelIOMMUState::iq' data-ref="IntelIOMMUState::iq">iq</a> &gt;&gt; <var>32</var>;</td></tr>
<tr><th id="2022">2022</th><td>        <b>break</b>;</td></tr>
<tr><th id="2023">2023</th><td></td></tr>
<tr><th id="2024">2024</th><td>    <b>default</b>:</td></tr>
<tr><th id="2025">2025</th><td>        <b>if</b> (<a class="local col9 ref" href="#459size" title='size' data-ref="459size">size</a> == <var>4</var>) {</td></tr>
<tr><th id="2026">2026</th><td>            <a class="local col1 ref" href="#461val" title='val' data-ref="461val">val</a> = <a class="tu ref" href="#vtd_get_long" title='vtd_get_long' data-use='c' data-ref="vtd_get_long">vtd_get_long</a>(<a class="local col0 ref" href="#460s" title='s' data-ref="460s">s</a>, <a class="local col8 ref" href="#458addr" title='addr' data-ref="458addr">addr</a>);</td></tr>
<tr><th id="2027">2027</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2028">2028</th><td>            <a class="local col1 ref" href="#461val" title='val' data-ref="461val">val</a> = <a class="tu ref" href="#vtd_get_quad" title='vtd_get_quad' data-use='c' data-ref="vtd_get_quad">vtd_get_quad</a>(<a class="local col0 ref" href="#460s" title='s' data-ref="460s">s</a>, <a class="local col8 ref" href="#458addr" title='addr' data-ref="458addr">addr</a>);</td></tr>
<tr><th id="2029">2029</th><td>        }</td></tr>
<tr><th id="2030">2030</th><td>    }</td></tr>
<tr><th id="2031">2031</th><td></td></tr>
<tr><th id="2032">2032</th><td>    <b>return</b> <a class="local col1 ref" href="#461val" title='val' data-ref="461val">val</a>;</td></tr>
<tr><th id="2033">2033</th><td>}</td></tr>
<tr><th id="2034">2034</th><td></td></tr>
<tr><th id="2035">2035</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_mem_write" title='vtd_mem_write' data-type='void vtd_mem_write(void * opaque, hwaddr addr, uint64_t val, unsigned int size)' data-ref="vtd_mem_write">vtd_mem_write</dfn>(<em>void</em> *<dfn class="local col2 decl" id="462opaque" title='opaque' data-type='void *' data-ref="462opaque">opaque</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col3 decl" id="463addr" title='addr' data-type='hwaddr' data-ref="463addr">addr</dfn>,</td></tr>
<tr><th id="2036">2036</th><td>                          <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="464val" title='val' data-type='uint64_t' data-ref="464val">val</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="465size" title='size' data-type='unsigned int' data-ref="465size">size</dfn>)</td></tr>
<tr><th id="2037">2037</th><td>{</td></tr>
<tr><th id="2038">2038</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col6 decl" id="466s" title='s' data-type='IntelIOMMUState *' data-ref="466s">s</dfn> = <a class="local col2 ref" href="#462opaque" title='opaque' data-ref="462opaque">opaque</a>;</td></tr>
<tr><th id="2039">2039</th><td></td></tr>
<tr><th id="2040">2040</th><td>    <a class="ref" href="trace.h.html#trace_vtd_reg_write" title='trace_vtd_reg_write' data-ref="trace_vtd_reg_write">trace_vtd_reg_write</a>(<a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2041">2041</th><td></td></tr>
<tr><th id="2042">2042</th><td>    <b>if</b> (<a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a> + <a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> &gt; <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#48" title="0x230" data-ref="_M/DMAR_REG_SIZE">DMAR_REG_SIZE</a>) {</td></tr>
<tr><th id="2043">2043</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"Write MMIO over range."</q>);</td></tr>
<tr><th id="2044">2044</th><td>        <b>return</b>;</td></tr>
<tr><th id="2045">2045</th><td>    }</td></tr>
<tr><th id="2046">2046</th><td></td></tr>
<tr><th id="2047">2047</th><td>    <b>switch</b> (<a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>) {</td></tr>
<tr><th id="2048">2048</th><td>    <i>/* Global Command Register, 32-bit */</i></td></tr>
<tr><th id="2049">2049</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#40" title="0x18" data-ref="_M/DMAR_GCMD_REG">DMAR_GCMD_REG</a>:</td></tr>
<tr><th id="2050">2050</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2051">2051</th><td>        <a class="tu ref" href="#vtd_handle_gcmd_write" title='vtd_handle_gcmd_write' data-use='c' data-ref="vtd_handle_gcmd_write">vtd_handle_gcmd_write</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>);</td></tr>
<tr><th id="2052">2052</th><td>        <b>break</b>;</td></tr>
<tr><th id="2053">2053</th><td></td></tr>
<tr><th id="2054">2054</th><td>    <i>/* Context Command Register, 64-bit */</i></td></tr>
<tr><th id="2055">2055</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#44" title="0x28" data-ref="_M/DMAR_CCMD_REG">DMAR_CCMD_REG</a>:</td></tr>
<tr><th id="2056">2056</th><td>        <b>if</b> (<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>) {</td></tr>
<tr><th id="2057">2057</th><td>            <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2058">2058</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2059">2059</th><td>            <a class="tu ref" href="#vtd_set_quad" title='vtd_set_quad' data-use='c' data-ref="vtd_set_quad">vtd_set_quad</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2060">2060</th><td>            <a class="tu ref" href="#vtd_handle_ccmd_write" title='vtd_handle_ccmd_write' data-use='c' data-ref="vtd_handle_ccmd_write">vtd_handle_ccmd_write</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>);</td></tr>
<tr><th id="2061">2061</th><td>        }</td></tr>
<tr><th id="2062">2062</th><td>        <b>break</b>;</td></tr>
<tr><th id="2063">2063</th><td></td></tr>
<tr><th id="2064">2064</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#45" title="0x2c" data-ref="_M/DMAR_CCMD_REG_HI">DMAR_CCMD_REG_HI</a>:</td></tr>
<tr><th id="2065">2065</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2065, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2066">2066</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2067">2067</th><td>        <a class="tu ref" href="#vtd_handle_ccmd_write" title='vtd_handle_ccmd_write' data-use='c' data-ref="vtd_handle_ccmd_write">vtd_handle_ccmd_write</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>);</td></tr>
<tr><th id="2068">2068</th><td>        <b>break</b>;</td></tr>
<tr><th id="2069">2069</th><td></td></tr>
<tr><th id="2070">2070</th><td>    <i>/* IOTLB Invalidation Register, 64-bit */</i></td></tr>
<tr><th id="2071">2071</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#94" title="(0xf0 + 0x8)" data-ref="_M/DMAR_IOTLB_REG">DMAR_IOTLB_REG</a>:</td></tr>
<tr><th id="2072">2072</th><td>        <b>if</b> (<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>) {</td></tr>
<tr><th id="2073">2073</th><td>            <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2074">2074</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2075">2075</th><td>            <a class="tu ref" href="#vtd_set_quad" title='vtd_set_quad' data-use='c' data-ref="vtd_set_quad">vtd_set_quad</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2076">2076</th><td>            <a class="tu ref" href="#vtd_handle_iotlb_write" title='vtd_handle_iotlb_write' data-use='c' data-ref="vtd_handle_iotlb_write">vtd_handle_iotlb_write</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>);</td></tr>
<tr><th id="2077">2077</th><td>        }</td></tr>
<tr><th id="2078">2078</th><td>        <b>break</b>;</td></tr>
<tr><th id="2079">2079</th><td></td></tr>
<tr><th id="2080">2080</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#95" title="((0xf0 + 0x8) + 4)" data-ref="_M/DMAR_IOTLB_REG_HI">DMAR_IOTLB_REG_HI</a>:</td></tr>
<tr><th id="2081">2081</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2081, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2082">2082</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2083">2083</th><td>        <a class="tu ref" href="#vtd_handle_iotlb_write" title='vtd_handle_iotlb_write' data-use='c' data-ref="vtd_handle_iotlb_write">vtd_handle_iotlb_write</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>);</td></tr>
<tr><th id="2084">2084</th><td>        <b>break</b>;</td></tr>
<tr><th id="2085">2085</th><td></td></tr>
<tr><th id="2086">2086</th><td>    <i>/* Invalidate Address Register, 64-bit */</i></td></tr>
<tr><th id="2087">2087</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#91" title="0xf0" data-ref="_M/DMAR_IVA_REG">DMAR_IVA_REG</a>:</td></tr>
<tr><th id="2088">2088</th><td>        <b>if</b> (<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>) {</td></tr>
<tr><th id="2089">2089</th><td>            <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2090">2090</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2091">2091</th><td>            <a class="tu ref" href="#vtd_set_quad" title='vtd_set_quad' data-use='c' data-ref="vtd_set_quad">vtd_set_quad</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2092">2092</th><td>        }</td></tr>
<tr><th id="2093">2093</th><td>        <b>break</b>;</td></tr>
<tr><th id="2094">2094</th><td></td></tr>
<tr><th id="2095">2095</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#92" title="(0xf0 + 4)" data-ref="_M/DMAR_IVA_REG_HI">DMAR_IVA_REG_HI</a>:</td></tr>
<tr><th id="2096">2096</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2096, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2097">2097</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2098">2098</th><td>        <b>break</b>;</td></tr>
<tr><th id="2099">2099</th><td></td></tr>
<tr><th id="2100">2100</th><td>    <i>/* Fault Status Register, 32-bit */</i></td></tr>
<tr><th id="2101">2101</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#46" title="0x34" data-ref="_M/DMAR_FSTS_REG">DMAR_FSTS_REG</a>:</td></tr>
<tr><th id="2102">2102</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2102, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2103">2103</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2104">2104</th><td>        <a class="tu ref" href="#vtd_handle_fsts_write" title='vtd_handle_fsts_write' data-use='c' data-ref="vtd_handle_fsts_write">vtd_handle_fsts_write</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>);</td></tr>
<tr><th id="2105">2105</th><td>        <b>break</b>;</td></tr>
<tr><th id="2106">2106</th><td></td></tr>
<tr><th id="2107">2107</th><td>    <i>/* Fault Event Control Register, 32-bit */</i></td></tr>
<tr><th id="2108">2108</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#47" title="0x38" data-ref="_M/DMAR_FECTL_REG">DMAR_FECTL_REG</a>:</td></tr>
<tr><th id="2109">2109</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2109, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2110">2110</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2111">2111</th><td>        <a class="tu ref" href="#vtd_handle_fectl_write" title='vtd_handle_fectl_write' data-use='c' data-ref="vtd_handle_fectl_write">vtd_handle_fectl_write</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>);</td></tr>
<tr><th id="2112">2112</th><td>        <b>break</b>;</td></tr>
<tr><th id="2113">2113</th><td></td></tr>
<tr><th id="2114">2114</th><td>    <i>/* Fault Event Data Register, 32-bit */</i></td></tr>
<tr><th id="2115">2115</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#48" title="0x3c" data-ref="_M/DMAR_FEDATA_REG">DMAR_FEDATA_REG</a>:</td></tr>
<tr><th id="2116">2116</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2116, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2117">2117</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2118">2118</th><td>        <b>break</b>;</td></tr>
<tr><th id="2119">2119</th><td></td></tr>
<tr><th id="2120">2120</th><td>    <i>/* Fault Event Address Register, 32-bit */</i></td></tr>
<tr><th id="2121">2121</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#49" title="0x40" data-ref="_M/DMAR_FEADDR_REG">DMAR_FEADDR_REG</a>:</td></tr>
<tr><th id="2122">2122</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2122, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2123">2123</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2124">2124</th><td>        <b>break</b>;</td></tr>
<tr><th id="2125">2125</th><td></td></tr>
<tr><th id="2126">2126</th><td>    <i>/* Fault Event Upper Address Register, 32-bit */</i></td></tr>
<tr><th id="2127">2127</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#50" title="0x44" data-ref="_M/DMAR_FEUADDR_REG">DMAR_FEUADDR_REG</a>:</td></tr>
<tr><th id="2128">2128</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2128, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2129">2129</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2130">2130</th><td>        <b>break</b>;</td></tr>
<tr><th id="2131">2131</th><td></td></tr>
<tr><th id="2132">2132</th><td>    <i>/* Protected Memory Enable Register, 32-bit */</i></td></tr>
<tr><th id="2133">2133</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#53" title="0x64" data-ref="_M/DMAR_PMEN_REG">DMAR_PMEN_REG</a>:</td></tr>
<tr><th id="2134">2134</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2134, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2135">2135</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2136">2136</th><td>        <b>break</b>;</td></tr>
<tr><th id="2137">2137</th><td></td></tr>
<tr><th id="2138">2138</th><td>    <i>/* Root Table Address Register, 64-bit */</i></td></tr>
<tr><th id="2139">2139</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#42" title="0x20" data-ref="_M/DMAR_RTADDR_REG">DMAR_RTADDR_REG</a>:</td></tr>
<tr><th id="2140">2140</th><td>        <b>if</b> (<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>) {</td></tr>
<tr><th id="2141">2141</th><td>            <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2142">2142</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2143">2143</th><td>            <a class="tu ref" href="#vtd_set_quad" title='vtd_set_quad' data-use='c' data-ref="vtd_set_quad">vtd_set_quad</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2144">2144</th><td>        }</td></tr>
<tr><th id="2145">2145</th><td>        <b>break</b>;</td></tr>
<tr><th id="2146">2146</th><td></td></tr>
<tr><th id="2147">2147</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#43" title="0X24" data-ref="_M/DMAR_RTADDR_REG_HI">DMAR_RTADDR_REG_HI</a>:</td></tr>
<tr><th id="2148">2148</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2148, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2149">2149</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2150">2150</th><td>        <b>break</b>;</td></tr>
<tr><th id="2151">2151</th><td></td></tr>
<tr><th id="2152">2152</th><td>    <i>/* Invalidation Queue Tail Register, 64-bit */</i></td></tr>
<tr><th id="2153">2153</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#62" title="0x88" data-ref="_M/DMAR_IQT_REG">DMAR_IQT_REG</a>:</td></tr>
<tr><th id="2154">2154</th><td>        <b>if</b> (<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>) {</td></tr>
<tr><th id="2155">2155</th><td>            <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2156">2156</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2157">2157</th><td>            <a class="tu ref" href="#vtd_set_quad" title='vtd_set_quad' data-use='c' data-ref="vtd_set_quad">vtd_set_quad</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2158">2158</th><td>        }</td></tr>
<tr><th id="2159">2159</th><td>        <a class="tu ref" href="#vtd_handle_iqt_write" title='vtd_handle_iqt_write' data-use='c' data-ref="vtd_handle_iqt_write">vtd_handle_iqt_write</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>);</td></tr>
<tr><th id="2160">2160</th><td>        <b>break</b>;</td></tr>
<tr><th id="2161">2161</th><td></td></tr>
<tr><th id="2162">2162</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#63" title="0X8c" data-ref="_M/DMAR_IQT_REG_HI">DMAR_IQT_REG_HI</a>:</td></tr>
<tr><th id="2163">2163</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2163, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2164">2164</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2165">2165</th><td>        <i>/* 19:63 of IQT_REG is RsvdZ, do nothing here */</i></td></tr>
<tr><th id="2166">2166</th><td>        <b>break</b>;</td></tr>
<tr><th id="2167">2167</th><td></td></tr>
<tr><th id="2168">2168</th><td>    <i>/* Invalidation Queue Address Register, 64-bit */</i></td></tr>
<tr><th id="2169">2169</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#64" title="0x90" data-ref="_M/DMAR_IQA_REG">DMAR_IQA_REG</a>:</td></tr>
<tr><th id="2170">2170</th><td>        <b>if</b> (<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>) {</td></tr>
<tr><th id="2171">2171</th><td>            <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2172">2172</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2173">2173</th><td>            <a class="tu ref" href="#vtd_set_quad" title='vtd_set_quad' data-use='c' data-ref="vtd_set_quad">vtd_set_quad</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2174">2174</th><td>        }</td></tr>
<tr><th id="2175">2175</th><td>        <b>break</b>;</td></tr>
<tr><th id="2176">2176</th><td></td></tr>
<tr><th id="2177">2177</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#65" title="0x94" data-ref="_M/DMAR_IQA_REG_HI">DMAR_IQA_REG_HI</a>:</td></tr>
<tr><th id="2178">2178</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2178, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2179">2179</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2180">2180</th><td>        <b>break</b>;</td></tr>
<tr><th id="2181">2181</th><td></td></tr>
<tr><th id="2182">2182</th><td>    <i>/* Invalidation Completion Status Register, 32-bit */</i></td></tr>
<tr><th id="2183">2183</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#66" title="0x9c" data-ref="_M/DMAR_ICS_REG">DMAR_ICS_REG</a>:</td></tr>
<tr><th id="2184">2184</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2184, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2185">2185</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2186">2186</th><td>        <a class="tu ref" href="#vtd_handle_ics_write" title='vtd_handle_ics_write' data-use='c' data-ref="vtd_handle_ics_write">vtd_handle_ics_write</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>);</td></tr>
<tr><th id="2187">2187</th><td>        <b>break</b>;</td></tr>
<tr><th id="2188">2188</th><td></td></tr>
<tr><th id="2189">2189</th><td>    <i>/* Invalidation Event Control Register, 32-bit */</i></td></tr>
<tr><th id="2190">2190</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#69" title="0xa0" data-ref="_M/DMAR_IECTL_REG">DMAR_IECTL_REG</a>:</td></tr>
<tr><th id="2191">2191</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2191, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2192">2192</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2193">2193</th><td>        <a class="tu ref" href="#vtd_handle_iectl_write" title='vtd_handle_iectl_write' data-use='c' data-ref="vtd_handle_iectl_write">vtd_handle_iectl_write</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>);</td></tr>
<tr><th id="2194">2194</th><td>        <b>break</b>;</td></tr>
<tr><th id="2195">2195</th><td></td></tr>
<tr><th id="2196">2196</th><td>    <i>/* Invalidation Event Data Register, 32-bit */</i></td></tr>
<tr><th id="2197">2197</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#70" title="0xa4" data-ref="_M/DMAR_IEDATA_REG">DMAR_IEDATA_REG</a>:</td></tr>
<tr><th id="2198">2198</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2198, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2199">2199</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2200">2200</th><td>        <b>break</b>;</td></tr>
<tr><th id="2201">2201</th><td></td></tr>
<tr><th id="2202">2202</th><td>    <i>/* Invalidation Event Address Register, 32-bit */</i></td></tr>
<tr><th id="2203">2203</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#71" title="0xa8" data-ref="_M/DMAR_IEADDR_REG">DMAR_IEADDR_REG</a>:</td></tr>
<tr><th id="2204">2204</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2204, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2205">2205</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2206">2206</th><td>        <b>break</b>;</td></tr>
<tr><th id="2207">2207</th><td></td></tr>
<tr><th id="2208">2208</th><td>    <i>/* Invalidation Event Upper Address Register, 32-bit */</i></td></tr>
<tr><th id="2209">2209</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#72" title="0xac" data-ref="_M/DMAR_IEUADDR_REG">DMAR_IEUADDR_REG</a>:</td></tr>
<tr><th id="2210">2210</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2210, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2211">2211</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2212">2212</th><td>        <b>break</b>;</td></tr>
<tr><th id="2213">2213</th><td></td></tr>
<tr><th id="2214">2214</th><td>    <i>/* Fault Recording Registers, 128-bit */</i></td></tr>
<tr><th id="2215">2215</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#105" title="0x220" data-ref="_M/DMAR_FRCD_REG_0_0">DMAR_FRCD_REG_0_0</a>:</td></tr>
<tr><th id="2216">2216</th><td>        <b>if</b> (<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>) {</td></tr>
<tr><th id="2217">2217</th><td>            <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2218">2218</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2219">2219</th><td>            <a class="tu ref" href="#vtd_set_quad" title='vtd_set_quad' data-use='c' data-ref="vtd_set_quad">vtd_set_quad</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2220">2220</th><td>        }</td></tr>
<tr><th id="2221">2221</th><td>        <b>break</b>;</td></tr>
<tr><th id="2222">2222</th><td></td></tr>
<tr><th id="2223">2223</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#106" title="0x224" data-ref="_M/DMAR_FRCD_REG_0_1">DMAR_FRCD_REG_0_1</a>:</td></tr>
<tr><th id="2224">2224</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2224, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2225">2225</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2226">2226</th><td>        <b>break</b>;</td></tr>
<tr><th id="2227">2227</th><td></td></tr>
<tr><th id="2228">2228</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#107" title="0x228" data-ref="_M/DMAR_FRCD_REG_0_2">DMAR_FRCD_REG_0_2</a>:</td></tr>
<tr><th id="2229">2229</th><td>        <b>if</b> (<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>) {</td></tr>
<tr><th id="2230">2230</th><td>            <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2231">2231</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2232">2232</th><td>            <a class="tu ref" href="#vtd_set_quad" title='vtd_set_quad' data-use='c' data-ref="vtd_set_quad">vtd_set_quad</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2233">2233</th><td>            <i>/* May clear bit 127 (Fault), update PPF */</i></td></tr>
<tr><th id="2234">2234</th><td>            <a class="tu ref" href="#vtd_update_fsts_ppf" title='vtd_update_fsts_ppf' data-use='c' data-ref="vtd_update_fsts_ppf">vtd_update_fsts_ppf</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>);</td></tr>
<tr><th id="2235">2235</th><td>        }</td></tr>
<tr><th id="2236">2236</th><td>        <b>break</b>;</td></tr>
<tr><th id="2237">2237</th><td></td></tr>
<tr><th id="2238">2238</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#108" title="0x22c" data-ref="_M/DMAR_FRCD_REG_0_3">DMAR_FRCD_REG_0_3</a>:</td></tr>
<tr><th id="2239">2239</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2239, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2240">2240</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2241">2241</th><td>        <i>/* May clear bit 127 (Fault), update PPF */</i></td></tr>
<tr><th id="2242">2242</th><td>        <a class="tu ref" href="#vtd_update_fsts_ppf" title='vtd_update_fsts_ppf' data-use='c' data-ref="vtd_update_fsts_ppf">vtd_update_fsts_ppf</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>);</td></tr>
<tr><th id="2243">2243</th><td>        <b>break</b>;</td></tr>
<tr><th id="2244">2244</th><td></td></tr>
<tr><th id="2245">2245</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#67" title="0xb8" data-ref="_M/DMAR_IRTA_REG">DMAR_IRTA_REG</a>:</td></tr>
<tr><th id="2246">2246</th><td>        <b>if</b> (<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>) {</td></tr>
<tr><th id="2247">2247</th><td>            <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2248">2248</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2249">2249</th><td>            <a class="tu ref" href="#vtd_set_quad" title='vtd_set_quad' data-use='c' data-ref="vtd_set_quad">vtd_set_quad</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2250">2250</th><td>        }</td></tr>
<tr><th id="2251">2251</th><td>        <b>break</b>;</td></tr>
<tr><th id="2252">2252</th><td></td></tr>
<tr><th id="2253">2253</th><td>    <b>case</b> <a class="macro" href="intel_iommu_internal.h.html#68" title="0xbc" data-ref="_M/DMAR_IRTA_REG_HI">DMAR_IRTA_REG_HI</a>:</td></tr>
<tr><th id="2254">2254</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((size == 4) ? (void) (0) : __assert_fail (&quot;size == 4&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2254, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>);</td></tr>
<tr><th id="2255">2255</th><td>        <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2256">2256</th><td>        <b>break</b>;</td></tr>
<tr><th id="2257">2257</th><td></td></tr>
<tr><th id="2258">2258</th><td>    <b>default</b>:</td></tr>
<tr><th id="2259">2259</th><td>        <b>if</b> (<a class="local col5 ref" href="#465size" title='size' data-ref="465size">size</a> == <var>4</var>) {</td></tr>
<tr><th id="2260">2260</th><td>            <a class="tu ref" href="#vtd_set_long" title='vtd_set_long' data-use='c' data-ref="vtd_set_long">vtd_set_long</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2261">2261</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2262">2262</th><td>            <a class="tu ref" href="#vtd_set_quad" title='vtd_set_quad' data-use='c' data-ref="vtd_set_quad">vtd_set_quad</a>(<a class="local col6 ref" href="#466s" title='s' data-ref="466s">s</a>, <a class="local col3 ref" href="#463addr" title='addr' data-ref="463addr">addr</a>, <a class="local col4 ref" href="#464val" title='val' data-ref="464val">val</a>);</td></tr>
<tr><th id="2263">2263</th><td>        }</td></tr>
<tr><th id="2264">2264</th><td>    }</td></tr>
<tr><th id="2265">2265</th><td>}</td></tr>
<tr><th id="2266">2266</th><td></td></tr>
<tr><th id="2267">2267</th><td><em>static</em> <a class="typedef" href="../../include/exec/memory.h.html#IOMMUTLBEntry" title='IOMMUTLBEntry' data-type='struct IOMMUTLBEntry' data-ref="IOMMUTLBEntry">IOMMUTLBEntry</a> <dfn class="tu decl def" id="vtd_iommu_translate" title='vtd_iommu_translate' data-type='IOMMUTLBEntry vtd_iommu_translate(IOMMUMemoryRegion * iommu, hwaddr addr, IOMMUAccessFlags flag)' data-ref="vtd_iommu_translate">vtd_iommu_translate</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#IOMMUMemoryRegion" title='IOMMUMemoryRegion' data-type='struct IOMMUMemoryRegion' data-ref="IOMMUMemoryRegion">IOMMUMemoryRegion</a> *<dfn class="local col7 decl" id="467iommu" title='iommu' data-type='IOMMUMemoryRegion *' data-ref="467iommu">iommu</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col8 decl" id="468addr" title='addr' data-type='hwaddr' data-ref="468addr">addr</dfn>,</td></tr>
<tr><th id="2268">2268</th><td>                                         <a class="typedef" href="../../include/exec/memory.h.html#IOMMUAccessFlags" title='IOMMUAccessFlags' data-type='enum IOMMUAccessFlags' data-ref="IOMMUAccessFlags">IOMMUAccessFlags</a> <dfn class="local col9 decl" id="469flag" title='flag' data-type='IOMMUAccessFlags' data-ref="469flag">flag</dfn>)</td></tr>
<tr><th id="2269">2269</th><td>{</td></tr>
<tr><th id="2270">2270</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col0 decl" id="470vtd_as" title='vtd_as' data-type='VTDAddressSpace *' data-ref="470vtd_as">vtd_as</dfn> = <a class="macro" href="../../include/qemu/compiler.h.html#62" title="({ const typeof(((VTDAddressSpace *) 0)-&gt;iommu) *__mptr = (iommu); (VTDAddressSpace *) ((char *) __mptr - __builtin_offsetof(VTDAddressSpace, iommu));})" data-ref="_M/container_of">container_of</a>(<a class="local col7 ref" href="#467iommu" title='iommu' data-ref="467iommu">iommu</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a>, <a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu" title='VTDAddressSpace::iommu' data-ref="VTDAddressSpace::iommu">iommu</a>);</td></tr>
<tr><th id="2271">2271</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col1 decl" id="471s" title='s' data-type='IntelIOMMUState *' data-ref="471s">s</dfn> = <a class="local col0 ref" href="#470vtd_as" title='vtd_as' data-ref="470vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu_state" title='VTDAddressSpace::iommu_state' data-ref="VTDAddressSpace::iommu_state">iommu_state</a>;</td></tr>
<tr><th id="2272">2272</th><td>    <a class="typedef" href="../../include/exec/memory.h.html#IOMMUTLBEntry" title='IOMMUTLBEntry' data-type='struct IOMMUTLBEntry' data-ref="IOMMUTLBEntry">IOMMUTLBEntry</a> <dfn class="local col2 decl" id="472iotlb" title='iotlb' data-type='IOMMUTLBEntry' data-ref="472iotlb">iotlb</dfn> = {</td></tr>
<tr><th id="2273">2273</th><td>        <i>/* We'll fill in the rest later. */</i></td></tr>
<tr><th id="2274">2274</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::target_as" title='IOMMUTLBEntry::target_as' data-ref="IOMMUTLBEntry::target_as">target_as</a> = &amp;<a class="ref" href="../../include/exec/address-spaces.h.html#address_space_memory" title='address_space_memory' data-ref="address_space_memory">address_space_memory</a>,</td></tr>
<tr><th id="2275">2275</th><td>    };</td></tr>
<tr><th id="2276">2276</th><td>    <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="local col3 decl" id="473success" title='success' data-type='_Bool' data-ref="473success">success</dfn>;</td></tr>
<tr><th id="2277">2277</th><td></td></tr>
<tr><th id="2278">2278</th><td>    <b>if</b> (<a class="macro" href="../../include/qemu/compiler.h.html#57" title="__builtin_expect(!!(s-&gt;dmar_enabled), 1)" data-ref="_M/likely">likely</a>(<a class="local col1 ref" href="#471s" title='s' data-ref="471s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::dmar_enabled" title='IntelIOMMUState::dmar_enabled' data-ref="IntelIOMMUState::dmar_enabled">dmar_enabled</a>)) {</td></tr>
<tr><th id="2279">2279</th><td>        <a class="local col3 ref" href="#473success" title='success' data-ref="473success">success</a> = <a class="tu ref" href="#vtd_do_iommu_translate" title='vtd_do_iommu_translate' data-use='c' data-ref="vtd_do_iommu_translate">vtd_do_iommu_translate</a>(<a class="local col0 ref" href="#470vtd_as" title='vtd_as' data-ref="470vtd_as">vtd_as</a>, <a class="local col0 ref" href="#470vtd_as" title='vtd_as' data-ref="470vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::bus" title='VTDAddressSpace::bus' data-ref="VTDAddressSpace::bus">bus</a>, <a class="local col0 ref" href="#470vtd_as" title='vtd_as' data-ref="470vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>,</td></tr>
<tr><th id="2280">2280</th><td>                                         <a class="local col8 ref" href="#468addr" title='addr' data-ref="468addr">addr</a>, <a class="local col9 ref" href="#469flag" title='flag' data-ref="469flag">flag</a> &amp; <a class="enum" href="../../include/exec/memory.h.html#IOMMU_WO" title='IOMMU_WO' data-ref="IOMMU_WO">IOMMU_WO</a>, &amp;<a class="local col2 ref" href="#472iotlb" title='iotlb' data-ref="472iotlb">iotlb</a>);</td></tr>
<tr><th id="2281">2281</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2282">2282</th><td>        <i>/* DMAR disabled, passthrough, use 4k-page*/</i></td></tr>
<tr><th id="2283">2283</th><td>        <a class="local col2 ref" href="#472iotlb" title='iotlb' data-ref="472iotlb">iotlb</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::iova" title='IOMMUTLBEntry::iova' data-ref="IOMMUTLBEntry::iova">iova</a> = <a class="local col8 ref" href="#468addr" title='addr' data-ref="468addr">addr</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#390" title="(~((1ULL &lt;&lt; 12) - 1))" data-ref="_M/VTD_PAGE_MASK_4K">VTD_PAGE_MASK_4K</a>;</td></tr>
<tr><th id="2284">2284</th><td>        <a class="local col2 ref" href="#472iotlb" title='iotlb' data-ref="472iotlb">iotlb</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::translated_addr" title='IOMMUTLBEntry::translated_addr' data-ref="IOMMUTLBEntry::translated_addr">translated_addr</a> = <a class="local col8 ref" href="#468addr" title='addr' data-ref="468addr">addr</a> &amp; <a class="macro" href="intel_iommu_internal.h.html#390" title="(~((1ULL &lt;&lt; 12) - 1))" data-ref="_M/VTD_PAGE_MASK_4K">VTD_PAGE_MASK_4K</a>;</td></tr>
<tr><th id="2285">2285</th><td>        <a class="local col2 ref" href="#472iotlb" title='iotlb' data-ref="472iotlb">iotlb</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::addr_mask" title='IOMMUTLBEntry::addr_mask' data-ref="IOMMUTLBEntry::addr_mask">addr_mask</a> = ~<a class="macro" href="intel_iommu_internal.h.html#390" title="(~((1ULL &lt;&lt; 12) - 1))" data-ref="_M/VTD_PAGE_MASK_4K">VTD_PAGE_MASK_4K</a>;</td></tr>
<tr><th id="2286">2286</th><td>        <a class="local col2 ref" href="#472iotlb" title='iotlb' data-ref="472iotlb">iotlb</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::perm" title='IOMMUTLBEntry::perm' data-ref="IOMMUTLBEntry::perm">perm</a> = <a class="enum" href="../../include/exec/memory.h.html#IOMMU_RW" title='IOMMU_RW' data-ref="IOMMU_RW">IOMMU_RW</a>;</td></tr>
<tr><th id="2287">2287</th><td>        <a class="local col3 ref" href="#473success" title='success' data-ref="473success">success</a> = <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="2288">2288</th><td>    }</td></tr>
<tr><th id="2289">2289</th><td></td></tr>
<tr><th id="2290">2290</th><td>    <b>if</b> (<a class="macro" href="../../include/qemu/compiler.h.html#57" title="__builtin_expect(!!(success), 1)" data-ref="_M/likely">likely</a>(<a class="local col3 ref" href="#473success" title='success' data-ref="473success">success</a>)) {</td></tr>
<tr><th id="2291">2291</th><td>        <a class="ref" href="trace.h.html#trace_vtd_dmar_translate" title='trace_vtd_dmar_translate' data-ref="trace_vtd_dmar_translate">trace_vtd_dmar_translate</a>(<a class="ref" href="../../include/hw/pci/pci.h.html#pci_bus_num" title='pci_bus_num' data-ref="pci_bus_num">pci_bus_num</a>(<a class="local col0 ref" href="#470vtd_as" title='vtd_as' data-ref="470vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::bus" title='VTDAddressSpace::bus' data-ref="VTDAddressSpace::bus">bus</a>),</td></tr>
<tr><th id="2292">2292</th><td>                                 <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#43" title="(((vtd_as-&gt;devfn) &gt;&gt; 3) &amp; 0x1f)" data-ref="_M/VTD_PCI_SLOT">VTD_PCI_SLOT</a>(<a class="local col0 ref" href="#470vtd_as" title='vtd_as' data-ref="470vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>),</td></tr>
<tr><th id="2293">2293</th><td>                                 <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#44" title="((vtd_as-&gt;devfn) &amp; 0x07)" data-ref="_M/VTD_PCI_FUNC">VTD_PCI_FUNC</a>(<a class="local col0 ref" href="#470vtd_as" title='vtd_as' data-ref="470vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>),</td></tr>
<tr><th id="2294">2294</th><td>                                 <a class="local col2 ref" href="#472iotlb" title='iotlb' data-ref="472iotlb">iotlb</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::iova" title='IOMMUTLBEntry::iova' data-ref="IOMMUTLBEntry::iova">iova</a>, <a class="local col2 ref" href="#472iotlb" title='iotlb' data-ref="472iotlb">iotlb</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::translated_addr" title='IOMMUTLBEntry::translated_addr' data-ref="IOMMUTLBEntry::translated_addr">translated_addr</a>,</td></tr>
<tr><th id="2295">2295</th><td>                                 <a class="local col2 ref" href="#472iotlb" title='iotlb' data-ref="472iotlb">iotlb</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::addr_mask" title='IOMMUTLBEntry::addr_mask' data-ref="IOMMUTLBEntry::addr_mask">addr_mask</a>);</td></tr>
<tr><th id="2296">2296</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2297">2297</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err_dmar_translate" title='trace_vtd_err_dmar_translate' data-ref="trace_vtd_err_dmar_translate">trace_vtd_err_dmar_translate</a>(<a class="ref" href="../../include/hw/pci/pci.h.html#pci_bus_num" title='pci_bus_num' data-ref="pci_bus_num">pci_bus_num</a>(<a class="local col0 ref" href="#470vtd_as" title='vtd_as' data-ref="470vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::bus" title='VTDAddressSpace::bus' data-ref="VTDAddressSpace::bus">bus</a>),</td></tr>
<tr><th id="2298">2298</th><td>                                     <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#43" title="(((vtd_as-&gt;devfn) &gt;&gt; 3) &amp; 0x1f)" data-ref="_M/VTD_PCI_SLOT">VTD_PCI_SLOT</a>(<a class="local col0 ref" href="#470vtd_as" title='vtd_as' data-ref="470vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>),</td></tr>
<tr><th id="2299">2299</th><td>                                     <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#44" title="((vtd_as-&gt;devfn) &amp; 0x07)" data-ref="_M/VTD_PCI_FUNC">VTD_PCI_FUNC</a>(<a class="local col0 ref" href="#470vtd_as" title='vtd_as' data-ref="470vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>),</td></tr>
<tr><th id="2300">2300</th><td>                                     <a class="local col2 ref" href="#472iotlb" title='iotlb' data-ref="472iotlb">iotlb</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::iova" title='IOMMUTLBEntry::iova' data-ref="IOMMUTLBEntry::iova">iova</a>);</td></tr>
<tr><th id="2301">2301</th><td>    }</td></tr>
<tr><th id="2302">2302</th><td></td></tr>
<tr><th id="2303">2303</th><td>    <b>return</b> <a class="local col2 ref" href="#472iotlb" title='iotlb' data-ref="472iotlb">iotlb</a>;</td></tr>
<tr><th id="2304">2304</th><td>}</td></tr>
<tr><th id="2305">2305</th><td></td></tr>
<tr><th id="2306">2306</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_iommu_notify_flag_changed" title='vtd_iommu_notify_flag_changed' data-type='void vtd_iommu_notify_flag_changed(IOMMUMemoryRegion * iommu, IOMMUNotifierFlag old, IOMMUNotifierFlag new)' data-ref="vtd_iommu_notify_flag_changed">vtd_iommu_notify_flag_changed</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#IOMMUMemoryRegion" title='IOMMUMemoryRegion' data-type='struct IOMMUMemoryRegion' data-ref="IOMMUMemoryRegion">IOMMUMemoryRegion</a> *<dfn class="local col4 decl" id="474iommu" title='iommu' data-type='IOMMUMemoryRegion *' data-ref="474iommu">iommu</dfn>,</td></tr>
<tr><th id="2307">2307</th><td>                                          <a class="typedef" href="../../include/exec/memory.h.html#IOMMUNotifierFlag" title='IOMMUNotifierFlag' data-type='enum IOMMUNotifierFlag' data-ref="IOMMUNotifierFlag">IOMMUNotifierFlag</a> <dfn class="local col5 decl" id="475old" title='old' data-type='IOMMUNotifierFlag' data-ref="475old">old</dfn>,</td></tr>
<tr><th id="2308">2308</th><td>                                          <a class="typedef" href="../../include/exec/memory.h.html#IOMMUNotifierFlag" title='IOMMUNotifierFlag' data-type='enum IOMMUNotifierFlag' data-ref="IOMMUNotifierFlag">IOMMUNotifierFlag</a> <dfn class="local col6 decl" id="476new" title='new' data-type='IOMMUNotifierFlag' data-ref="476new">new</dfn>)</td></tr>
<tr><th id="2309">2309</th><td>{</td></tr>
<tr><th id="2310">2310</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col7 decl" id="477vtd_as" title='vtd_as' data-type='VTDAddressSpace *' data-ref="477vtd_as">vtd_as</dfn> = <a class="macro" href="../../include/qemu/compiler.h.html#62" title="({ const typeof(((VTDAddressSpace *) 0)-&gt;iommu) *__mptr = (iommu); (VTDAddressSpace *) ((char *) __mptr - __builtin_offsetof(VTDAddressSpace, iommu));})" data-ref="_M/container_of">container_of</a>(<a class="local col4 ref" href="#474iommu" title='iommu' data-ref="474iommu">iommu</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a>, <a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu" title='VTDAddressSpace::iommu' data-ref="VTDAddressSpace::iommu">iommu</a>);</td></tr>
<tr><th id="2311">2311</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col8 decl" id="478s" title='s' data-type='IntelIOMMUState *' data-ref="478s">s</dfn> = <a class="local col7 ref" href="#477vtd_as" title='vtd_as' data-ref="477vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu_state" title='VTDAddressSpace::iommu_state' data-ref="VTDAddressSpace::iommu_state">iommu_state</a>;</td></tr>
<tr><th id="2312">2312</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode" title='IntelIOMMUNotifierNode' data-type='struct IntelIOMMUNotifierNode' data-ref="IntelIOMMUNotifierNode">IntelIOMMUNotifierNode</a> *<dfn class="local col9 decl" id="479node" title='node' data-type='IntelIOMMUNotifierNode *' data-ref="479node">node</dfn> = <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>;</td></tr>
<tr><th id="2313">2313</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode" title='IntelIOMMUNotifierNode' data-type='struct IntelIOMMUNotifierNode' data-ref="IntelIOMMUNotifierNode">IntelIOMMUNotifierNode</a> *<dfn class="local col0 decl" id="480next_node" title='next_node' data-type='IntelIOMMUNotifierNode *' data-ref="480next_node">next_node</dfn> = <span class="macro" title="((void*)0)" data-ref="_M/NULL">NULL</span>;</td></tr>
<tr><th id="2314">2314</th><td></td></tr>
<tr><th id="2315">2315</th><td>    <b>if</b> (!<a class="local col8 ref" href="#478s" title='s' data-ref="478s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::caching_mode" title='IntelIOMMUState::caching_mode' data-ref="IntelIOMMUState::caching_mode">caching_mode</a> &amp;&amp; <a class="local col6 ref" href="#476new" title='new' data-ref="476new">new</a> &amp; <a class="enum" href="../../include/exec/memory.h.html#IOMMU_NOTIFIER_MAP" title='IOMMU_NOTIFIER_MAP' data-ref="IOMMU_NOTIFIER_MAP">IOMMU_NOTIFIER_MAP</a>) {</td></tr>
<tr><th id="2316">2316</th><td>        <a class="ref" href="../../include/qemu/error-report.h.html#error_report" title='error_report' data-ref="error_report">error_report</a>(<q>"We need to set cache_mode=1 for intel-iommu to enable "</q></td></tr>
<tr><th id="2317">2317</th><td>                     <q>"device assignment with IOMMU protection."</q>);</td></tr>
<tr><th id="2318">2318</th><td>        <a class="ref" href="../../../include/stdlib.h.html#exit" title='exit' data-ref="exit">exit</a>(<var>1</var>);</td></tr>
<tr><th id="2319">2319</th><td>    }</td></tr>
<tr><th id="2320">2320</th><td></td></tr>
<tr><th id="2321">2321</th><td>    <b>if</b> (<a class="local col5 ref" href="#475old" title='old' data-ref="475old">old</a> == <a class="enum" href="../../include/exec/memory.h.html#IOMMU_NOTIFIER_NONE" title='IOMMU_NOTIFIER_NONE' data-ref="IOMMU_NOTIFIER_NONE">IOMMU_NOTIFIER_NONE</a>) {</td></tr>
<tr><th id="2322">2322</th><td>        <a class="local col9 ref" href="#479node" title='node' data-ref="479node">node</a> = <a class="ref" href="../../../include/glib-2.0/glib/gmem.h.html#g_malloc0" title='g_malloc0' data-ref="g_malloc0">g_malloc0</a>(<b>sizeof</b>(*<a class="local col9 ref" href="#479node" title='node' data-ref="479node">node</a>));</td></tr>
<tr><th id="2323">2323</th><td>        <a class="local col9 ref" href="#479node" title='node' data-ref="479node">node</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode::vtd_as" title='IntelIOMMUNotifierNode::vtd_as' data-ref="IntelIOMMUNotifierNode::vtd_as">vtd_as</a> = <a class="local col7 ref" href="#477vtd_as" title='vtd_as' data-ref="477vtd_as">vtd_as</a>;</td></tr>
<tr><th id="2324">2324</th><td>        <a class="macro" href="../../include/qemu/queue.h.html#135" title="do { if (((node)-&gt;next.le_next = (&amp;s-&gt;notifiers_list)-&gt;lh_first) != ((void*)0)) (&amp;s-&gt;notifiers_list)-&gt;lh_first-&gt;next.le_prev = &amp;(node)-&gt;next.le_next; (&amp;s-&gt;notifiers_list)-&gt;lh_first = (node); (node)-&gt;next.le_prev = &amp;(&amp;s-&gt;notifiers_list)-&gt;lh_first; } while ( 0)" data-ref="_M/QLIST_INSERT_HEAD">QLIST_INSERT_HEAD</a>(&amp;<a class="local col8 ref" href="#478s" title='s' data-ref="478s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::notifiers_list" title='IntelIOMMUState::notifiers_list' data-ref="IntelIOMMUState::notifiers_list">notifiers_list</a>, <a class="local col9 ref" href="#479node" title='node' data-ref="479node">node</a>, <a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode::next" title='IntelIOMMUNotifierNode::next' data-ref="IntelIOMMUNotifierNode::next">next</a>);</td></tr>
<tr><th id="2325">2325</th><td>        <b>return</b>;</td></tr>
<tr><th id="2326">2326</th><td>    }</td></tr>
<tr><th id="2327">2327</th><td></td></tr>
<tr><th id="2328">2328</th><td>    <i>/* update notifier node with new flags */</i></td></tr>
<tr><th id="2329">2329</th><td>    <a class="macro" href="../../include/qemu/queue.h.html#154" title="for ((node) = ((&amp;s-&gt;notifiers_list)-&gt;lh_first); (node) &amp;&amp; ((next_node) = ((node)-&gt;next.le_next), 1); (node) = (next_node))" data-ref="_M/QLIST_FOREACH_SAFE">QLIST_FOREACH_SAFE</a>(<a class="local col9 ref" href="#479node" title='node' data-ref="479node">node</a>, &amp;<a class="local col8 ref" href="#478s" title='s' data-ref="478s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::notifiers_list" title='IntelIOMMUState::notifiers_list' data-ref="IntelIOMMUState::notifiers_list">notifiers_list</a>, <a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode::next" title='IntelIOMMUNotifierNode::next' data-ref="IntelIOMMUNotifierNode::next">next</a>, <a class="local col0 ref" href="#480next_node" title='next_node' data-ref="480next_node">next_node</a>) {</td></tr>
<tr><th id="2330">2330</th><td>        <b>if</b> (<a class="local col9 ref" href="#479node" title='node' data-ref="479node">node</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode::vtd_as" title='IntelIOMMUNotifierNode::vtd_as' data-ref="IntelIOMMUNotifierNode::vtd_as">vtd_as</a> == <a class="local col7 ref" href="#477vtd_as" title='vtd_as' data-ref="477vtd_as">vtd_as</a>) {</td></tr>
<tr><th id="2331">2331</th><td>            <b>if</b> (<a class="local col6 ref" href="#476new" title='new' data-ref="476new">new</a> == <a class="enum" href="../../include/exec/memory.h.html#IOMMU_NOTIFIER_NONE" title='IOMMU_NOTIFIER_NONE' data-ref="IOMMU_NOTIFIER_NONE">IOMMU_NOTIFIER_NONE</a>) {</td></tr>
<tr><th id="2332">2332</th><td>                <a class="macro" href="../../include/qemu/queue.h.html#142" title="do { if ((node)-&gt;next.le_next != ((void*)0)) (node)-&gt;next.le_next-&gt;next.le_prev = (node)-&gt;next.le_prev; *(node)-&gt;next.le_prev = (node)-&gt;next.le_next; } while ( 0)" data-ref="_M/QLIST_REMOVE">QLIST_REMOVE</a>(<a class="local col9 ref" href="#479node" title='node' data-ref="479node">node</a>, <a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode::next" title='IntelIOMMUNotifierNode::next' data-ref="IntelIOMMUNotifierNode::next">next</a>);</td></tr>
<tr><th id="2333">2333</th><td>                <a class="ref" href="../../../include/glib-2.0/glib/gmem.h.html#g_free" title='g_free' data-ref="g_free">g_free</a>(<a class="local col9 ref" href="#479node" title='node' data-ref="479node">node</a>);</td></tr>
<tr><th id="2334">2334</th><td>            }</td></tr>
<tr><th id="2335">2335</th><td>            <b>return</b>;</td></tr>
<tr><th id="2336">2336</th><td>        }</td></tr>
<tr><th id="2337">2337</th><td>    }</td></tr>
<tr><th id="2338">2338</th><td>}</td></tr>
<tr><th id="2339">2339</th><td></td></tr>
<tr><th id="2340">2340</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="vtd_post_load" title='vtd_post_load' data-type='int vtd_post_load(void * opaque, int version_id)' data-ref="vtd_post_load">vtd_post_load</dfn>(<em>void</em> *<dfn class="local col1 decl" id="481opaque" title='opaque' data-type='void *' data-ref="481opaque">opaque</dfn>, <em>int</em> <dfn class="local col2 decl" id="482version_id" title='version_id' data-type='int' data-ref="482version_id">version_id</dfn>)</td></tr>
<tr><th id="2341">2341</th><td>{</td></tr>
<tr><th id="2342">2342</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col3 decl" id="483iommu" title='iommu' data-type='IntelIOMMUState *' data-ref="483iommu">iommu</dfn> = <a class="local col1 ref" href="#481opaque" title='opaque' data-ref="481opaque">opaque</a>;</td></tr>
<tr><th id="2343">2343</th><td></td></tr>
<tr><th id="2344">2344</th><td>    <i>/*</i></td></tr>
<tr><th id="2345">2345</th><td><i>     * Memory regions are dynamically turned on/off depending on</i></td></tr>
<tr><th id="2346">2346</th><td><i>     * context entry configurations from the guest. After migration,</i></td></tr>
<tr><th id="2347">2347</th><td><i>     * we need to make sure the memory regions are still correct.</i></td></tr>
<tr><th id="2348">2348</th><td><i>     */</i></td></tr>
<tr><th id="2349">2349</th><td>    <a class="tu ref" href="#vtd_switch_address_space_all" title='vtd_switch_address_space_all' data-use='c' data-ref="vtd_switch_address_space_all">vtd_switch_address_space_all</a>(<a class="local col3 ref" href="#483iommu" title='iommu' data-ref="483iommu">iommu</a>);</td></tr>
<tr><th id="2350">2350</th><td></td></tr>
<tr><th id="2351">2351</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2352">2352</th><td>}</td></tr>
<tr><th id="2353">2353</th><td></td></tr>
<tr><th id="2354">2354</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/migration/vmstate.h.html#VMStateDescription" title='VMStateDescription' data-type='struct VMStateDescription' data-ref="VMStateDescription">VMStateDescription</a> <dfn class="tu decl def" id="vtd_vmstate" title='vtd_vmstate' data-type='const VMStateDescription' data-ref="vtd_vmstate">vtd_vmstate</dfn> = {</td></tr>
<tr><th id="2355">2355</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::name" title='VMStateDescription::name' data-ref="VMStateDescription::name">name</a> = <q>"iommu-intel"</q>,</td></tr>
<tr><th id="2356">2356</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::version_id" title='VMStateDescription::version_id' data-ref="VMStateDescription::version_id">version_id</a> = <var>1</var>,</td></tr>
<tr><th id="2357">2357</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::minimum_version_id" title='VMStateDescription::minimum_version_id' data-ref="VMStateDescription::minimum_version_id">minimum_version_id</a> = <var>1</var>,</td></tr>
<tr><th id="2358">2358</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::priority" title='VMStateDescription::priority' data-ref="VMStateDescription::priority">priority</a> = <a class="enum" href="../../include/migration/vmstate.h.html#MIG_PRI_IOMMU" title='MIG_PRI_IOMMU' data-ref="MIG_PRI_IOMMU">MIG_PRI_IOMMU</a>,</td></tr>
<tr><th id="2359">2359</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::post_load" title='VMStateDescription::post_load' data-ref="VMStateDescription::post_load">post_load</a> = <a class="tu ref" href="#vtd_post_load" title='vtd_post_load' data-ref="vtd_post_load">vtd_post_load</a>,</td></tr>
<tr><th id="2360">2360</th><td>    .<a class="ref" href="../../include/migration/vmstate.h.html#VMStateDescription::fields" title='VMStateDescription::fields' data-ref="VMStateDescription::fields">fields</a> = (<a class="typedef" href="../../include/migration/vmstate.h.html#VMStateField" title='VMStateField' data-type='struct VMStateField' data-ref="VMStateField">VMStateField</a>[]) {</td></tr>
<tr><th id="2361">2361</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#775" title="{ .name = (&quot;root&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint64_t), .info = &amp;(vmstate_info_uint64), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(IntelIOMMUState, root) + ((uint64_t*)0 - (typeof(((IntelIOMMUState *)0)-&gt;root)*)0)), }" data-ref="_M/VMSTATE_UINT64">VMSTATE_UINT64</a>(<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::root" title='IntelIOMMUState::root' data-ref="IntelIOMMUState::root">root</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>),</td></tr>
<tr><th id="2362">2362</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#775" title="{ .name = (&quot;intr_root&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint64_t), .info = &amp;(vmstate_info_uint64), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(IntelIOMMUState, intr_root) + ((uint64_t*)0 - (typeof(((IntelIOMMUState *)0)-&gt;intr_root)*)0)), }" data-ref="_M/VMSTATE_UINT64">VMSTATE_UINT64</a>(<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_root" title='IntelIOMMUState::intr_root' data-ref="IntelIOMMUState::intr_root">intr_root</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>),</td></tr>
<tr><th id="2363">2363</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#775" title="{ .name = (&quot;iq&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint64_t), .info = &amp;(vmstate_info_uint64), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(IntelIOMMUState, iq) + ((uint64_t*)0 - (typeof(((IntelIOMMUState *)0)-&gt;iq)*)0)), }" data-ref="_M/VMSTATE_UINT64">VMSTATE_UINT64</a>(<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq" title='IntelIOMMUState::iq' data-ref="IntelIOMMUState::iq">iq</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>),</td></tr>
<tr><th id="2364">2364</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#773" title="{ .name = (&quot;intr_size&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint32_t), .info = &amp;(vmstate_info_uint32), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(IntelIOMMUState, intr_size) + ((uint32_t*)0 - (typeof(((IntelIOMMUState *)0)-&gt;intr_size)*)0)), }" data-ref="_M/VMSTATE_UINT32">VMSTATE_UINT32</a>(<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_size" title='IntelIOMMUState::intr_size' data-ref="IntelIOMMUState::intr_size">intr_size</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>),</td></tr>
<tr><th id="2365">2365</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#771" title="{ .name = (&quot;iq_head&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint16_t), .info = &amp;(vmstate_info_uint16), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(IntelIOMMUState, iq_head) + ((uint16_t*)0 - (typeof(((IntelIOMMUState *)0)-&gt;iq_head)*)0)), }" data-ref="_M/VMSTATE_UINT16">VMSTATE_UINT16</a>(<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_head" title='IntelIOMMUState::iq_head' data-ref="IntelIOMMUState::iq_head">iq_head</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>),</td></tr>
<tr><th id="2366">2366</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#771" title="{ .name = (&quot;iq_tail&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint16_t), .info = &amp;(vmstate_info_uint16), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(IntelIOMMUState, iq_tail) + ((uint16_t*)0 - (typeof(((IntelIOMMUState *)0)-&gt;iq_tail)*)0)), }" data-ref="_M/VMSTATE_UINT16">VMSTATE_UINT16</a>(<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_tail" title='IntelIOMMUState::iq_tail' data-ref="IntelIOMMUState::iq_tail">iq_tail</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>),</td></tr>
<tr><th id="2367">2367</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#771" title="{ .name = (&quot;iq_size&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint16_t), .info = &amp;(vmstate_info_uint16), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(IntelIOMMUState, iq_size) + ((uint16_t*)0 - (typeof(((IntelIOMMUState *)0)-&gt;iq_size)*)0)), }" data-ref="_M/VMSTATE_UINT16">VMSTATE_UINT16</a>(<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_size" title='IntelIOMMUState::iq_size' data-ref="IntelIOMMUState::iq_size">iq_size</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>),</td></tr>
<tr><th id="2368">2368</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#771" title="{ .name = (&quot;next_frcd_reg&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint16_t), .info = &amp;(vmstate_info_uint16), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(IntelIOMMUState, next_frcd_reg) + ((uint16_t*)0 - (typeof(((IntelIOMMUState *)0)-&gt;next_frcd_reg)*)0)), }" data-ref="_M/VMSTATE_UINT16">VMSTATE_UINT16</a>(<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::next_frcd_reg" title='IntelIOMMUState::next_frcd_reg' data-ref="IntelIOMMUState::next_frcd_reg">next_frcd_reg</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>),</td></tr>
<tr><th id="2369">2369</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#890" title="{ .name = (&quot;csr&quot;), .version_id = (0), .num = (0x230), .info = &amp;(vmstate_info_uint8), .size = sizeof(uint8_t), .flags = VMS_ARRAY, .offset = (__builtin_offsetof(IntelIOMMUState, csr) + ((uint8_t(*)[0x230])0 - (typeof(((IntelIOMMUState *)0)-&gt;csr)*)0)), }" data-ref="_M/VMSTATE_UINT8_ARRAY">VMSTATE_UINT8_ARRAY</a>(<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>, <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#48" title="0x230" data-ref="_M/DMAR_REG_SIZE">DMAR_REG_SIZE</a>),</td></tr>
<tr><th id="2370">2370</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#769" title="{ .name = (&quot;iq_last_desc_type&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(uint8_t), .info = &amp;(vmstate_info_uint8), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(IntelIOMMUState, iq_last_desc_type) + ((uint8_t*)0 - (typeof(((IntelIOMMUState *)0)-&gt;iq_last_desc_type)*)0)), }" data-ref="_M/VMSTATE_UINT8">VMSTATE_UINT8</a>(<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_last_desc_type" title='IntelIOMMUState::iq_last_desc_type' data-ref="IntelIOMMUState::iq_last_desc_type">iq_last_desc_type</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>),</td></tr>
<tr><th id="2371">2371</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#757" title="{ .name = (&quot;root_extended&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(_Bool), .info = &amp;(vmstate_info_bool), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(IntelIOMMUState, root_extended) + ((_Bool*)0 - (typeof(((IntelIOMMUState *)0)-&gt;root_extended)*)0)), }" data-ref="_M/VMSTATE_BOOL">VMSTATE_BOOL</a>(<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::root_extended" title='IntelIOMMUState::root_extended' data-ref="IntelIOMMUState::root_extended">root_extended</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>),</td></tr>
<tr><th id="2372">2372</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#757" title="{ .name = (&quot;dmar_enabled&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(_Bool), .info = &amp;(vmstate_info_bool), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(IntelIOMMUState, dmar_enabled) + ((_Bool*)0 - (typeof(((IntelIOMMUState *)0)-&gt;dmar_enabled)*)0)), }" data-ref="_M/VMSTATE_BOOL">VMSTATE_BOOL</a>(<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::dmar_enabled" title='IntelIOMMUState::dmar_enabled' data-ref="IntelIOMMUState::dmar_enabled">dmar_enabled</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>),</td></tr>
<tr><th id="2373">2373</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#757" title="{ .name = (&quot;qi_enabled&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(_Bool), .info = &amp;(vmstate_info_bool), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(IntelIOMMUState, qi_enabled) + ((_Bool*)0 - (typeof(((IntelIOMMUState *)0)-&gt;qi_enabled)*)0)), }" data-ref="_M/VMSTATE_BOOL">VMSTATE_BOOL</a>(<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::qi_enabled" title='IntelIOMMUState::qi_enabled' data-ref="IntelIOMMUState::qi_enabled">qi_enabled</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>),</td></tr>
<tr><th id="2374">2374</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#757" title="{ .name = (&quot;intr_enabled&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(_Bool), .info = &amp;(vmstate_info_bool), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(IntelIOMMUState, intr_enabled) + ((_Bool*)0 - (typeof(((IntelIOMMUState *)0)-&gt;intr_enabled)*)0)), }" data-ref="_M/VMSTATE_BOOL">VMSTATE_BOOL</a>(<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_enabled" title='IntelIOMMUState::intr_enabled' data-ref="IntelIOMMUState::intr_enabled">intr_enabled</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>),</td></tr>
<tr><th id="2375">2375</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#757" title="{ .name = (&quot;intr_eime&quot;), .version_id = (0), .field_exists = (((void*)0)), .size = sizeof(_Bool), .info = &amp;(vmstate_info_bool), .flags = VMS_SINGLE, .offset = (__builtin_offsetof(IntelIOMMUState, intr_eime) + ((_Bool*)0 - (typeof(((IntelIOMMUState *)0)-&gt;intr_eime)*)0)), }" data-ref="_M/VMSTATE_BOOL">VMSTATE_BOOL</a>(<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_eime" title='IntelIOMMUState::intr_eime' data-ref="IntelIOMMUState::intr_eime">intr_eime</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>),</td></tr>
<tr><th id="2376">2376</th><td>        <a class="macro" href="../../include/migration/vmstate.h.html#992" title="{}" data-ref="_M/VMSTATE_END_OF_LIST">VMSTATE_END_OF_LIST</a>()</td></tr>
<tr><th id="2377">2377</th><td>    }</td></tr>
<tr><th id="2378">2378</th><td>};</td></tr>
<tr><th id="2379">2379</th><td></td></tr>
<tr><th id="2380">2380</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/exec/memory.h.html#MemoryRegionOps" title='MemoryRegionOps' data-type='struct MemoryRegionOps' data-ref="MemoryRegionOps">MemoryRegionOps</a> <dfn class="tu decl def" id="vtd_mem_ops" title='vtd_mem_ops' data-type='const MemoryRegionOps' data-ref="vtd_mem_ops">vtd_mem_ops</dfn> = {</td></tr>
<tr><th id="2381">2381</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::read" title='MemoryRegionOps::read' data-ref="MemoryRegionOps::read">read</a> = <a class="tu ref" href="#vtd_mem_read" title='vtd_mem_read' data-ref="vtd_mem_read">vtd_mem_read</a>,</td></tr>
<tr><th id="2382">2382</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::write" title='MemoryRegionOps::write' data-ref="MemoryRegionOps::write">write</a> = <a class="tu ref" href="#vtd_mem_write" title='vtd_mem_write' data-ref="vtd_mem_write">vtd_mem_write</a>,</td></tr>
<tr><th id="2383">2383</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::endianness" title='MemoryRegionOps::endianness' data-ref="MemoryRegionOps::endianness">endianness</a> = <a class="enum" href="../../include/exec/cpu-common.h.html#device_endian::DEVICE_LITTLE_ENDIAN" title='device_endian::DEVICE_LITTLE_ENDIAN' data-ref="device_endian::DEVICE_LITTLE_ENDIAN">DEVICE_LITTLE_ENDIAN</a>,</td></tr>
<tr><th id="2384">2384</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::impl" title='MemoryRegionOps::impl' data-ref="MemoryRegionOps::impl">impl</a> = {</td></tr>
<tr><th id="2385">2385</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::min_access_size" title='MemoryRegionOps::(anonymous struct)::min_access_size' data-ref="MemoryRegionOps::(anonymous)::min_access_size">min_access_size</a> = <var>4</var>,</td></tr>
<tr><th id="2386">2386</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::max_access_size" title='MemoryRegionOps::(anonymous struct)::max_access_size' data-ref="MemoryRegionOps::(anonymous)::max_access_size">max_access_size</a> = <var>8</var>,</td></tr>
<tr><th id="2387">2387</th><td>    },</td></tr>
<tr><th id="2388">2388</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::valid" title='MemoryRegionOps::valid' data-ref="MemoryRegionOps::valid">valid</a> = {</td></tr>
<tr><th id="2389">2389</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::min_access_size" title='MemoryRegionOps::(anonymous struct)::min_access_size' data-ref="MemoryRegionOps::(anonymous)::min_access_size">min_access_size</a> = <var>4</var>,</td></tr>
<tr><th id="2390">2390</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::max_access_size" title='MemoryRegionOps::(anonymous struct)::max_access_size' data-ref="MemoryRegionOps::(anonymous)::max_access_size">max_access_size</a> = <var>8</var>,</td></tr>
<tr><th id="2391">2391</th><td>    },</td></tr>
<tr><th id="2392">2392</th><td>};</td></tr>
<tr><th id="2393">2393</th><td></td></tr>
<tr><th id="2394">2394</th><td><em>static</em> <a class="typedef" href="../../include/qemu/typedefs.h.html#Property" title='Property' data-type='struct Property' data-ref="Property">Property</a> <dfn class="tu decl def" id="vtd_properties" title='vtd_properties' data-type='Property [5]' data-ref="vtd_properties">vtd_properties</dfn>[] = {</td></tr>
<tr><th id="2395">2395</th><td>    <a class="macro" href="../../include/hw/qdev-properties.h.html#155" title="{ .name = (&quot;version&quot;), .info = &amp;(qdev_prop_uint32), .offset = __builtin_offsetof(IntelIOMMUState, version) + ((uint32_t*)0 - (typeof(((IntelIOMMUState *)0)-&gt;version)*)0), .set_default = 1, .defval.u = (uint32_t)0, }" data-ref="_M/DEFINE_PROP_UINT32">DEFINE_PROP_UINT32</a>(<q>"version"</q>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>, <a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::version" title='IntelIOMMUState::version' data-ref="IntelIOMMUState::version">version</a>, <var>0</var>),</td></tr>
<tr><th id="2396">2396</th><td>    <a class="macro" href="../../include/hw/qdev-properties.h.html#199" title="{ .name = (&quot;eim&quot;), .info = &amp;(qdev_prop_on_off_auto), .offset = __builtin_offsetof(IntelIOMMUState, intr_eim) + ((OnOffAuto*)0 - (typeof(((IntelIOMMUState *)0)-&gt;intr_eim)*)0), .set_default = 1, .defval.i = (OnOffAuto)ON_OFF_AUTO_AUTO, }" data-ref="_M/DEFINE_PROP_ON_OFF_AUTO">DEFINE_PROP_ON_OFF_AUTO</a>(<q>"eim"</q>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>, <a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_eim" title='IntelIOMMUState::intr_eim' data-ref="IntelIOMMUState::intr_eim">intr_eim</a>,</td></tr>
<tr><th id="2397">2397</th><td>                            <a class="enum" href="../../qapi-types.h.html#OnOffAuto::ON_OFF_AUTO_AUTO" title='OnOffAuto::ON_OFF_AUTO_AUTO' data-ref="OnOffAuto::ON_OFF_AUTO_AUTO">ON_OFF_AUTO_AUTO</a>),</td></tr>
<tr><th id="2398">2398</th><td>    <a class="macro" href="../../include/hw/qdev-properties.h.html#95" title="{ .name = (&quot;x-buggy-eim&quot;), .info = &amp;(qdev_prop_bool), .offset = __builtin_offsetof(IntelIOMMUState, buggy_eim) + ((_Bool*)0 - (typeof(((IntelIOMMUState *)0)-&gt;buggy_eim)*)0), .set_default = 1, .defval.u = (_Bool)0, }" data-ref="_M/DEFINE_PROP_BOOL">DEFINE_PROP_BOOL</a>(<q>"x-buggy-eim"</q>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>, <a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::buggy_eim" title='IntelIOMMUState::buggy_eim' data-ref="IntelIOMMUState::buggy_eim">buggy_eim</a>, <span class="macro" title="0" data-ref="_M/false">false</span>),</td></tr>
<tr><th id="2399">2399</th><td>    <a class="macro" href="../../include/hw/qdev-properties.h.html#95" title="{ .name = (&quot;caching-mode&quot;), .info = &amp;(qdev_prop_bool), .offset = __builtin_offsetof(IntelIOMMUState, caching_mode) + ((_Bool*)0 - (typeof(((IntelIOMMUState *)0)-&gt;caching_mode)*)0), .set_default = 1, .defval.u = (_Bool)(0), }" data-ref="_M/DEFINE_PROP_BOOL">DEFINE_PROP_BOOL</a>(<q>"caching-mode"</q>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>, <a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::caching_mode" title='IntelIOMMUState::caching_mode' data-ref="IntelIOMMUState::caching_mode">caching_mode</a>, <a class="macro" href="../../../include/glib-2.0/glib/gmacros.h.html#280" title="(0)" data-ref="_M/FALSE">FALSE</a>),</td></tr>
<tr><th id="2400">2400</th><td>    <a class="macro" href="../../include/hw/qdev-properties.h.html#216" title="{}" data-ref="_M/DEFINE_PROP_END_OF_LIST">DEFINE_PROP_END_OF_LIST</a>(),</td></tr>
<tr><th id="2401">2401</th><td>};</td></tr>
<tr><th id="2402">2402</th><td></td></tr>
<tr><th id="2403">2403</th><td><i  data-doc="vtd_irte_get">/* Read IRTE entry with specific index */</i></td></tr>
<tr><th id="2404">2404</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="vtd_irte_get" title='vtd_irte_get' data-type='int vtd_irte_get(IntelIOMMUState * iommu, uint16_t index, VTD_IR_TableEntry * entry, uint16_t sid)' data-ref="vtd_irte_get">vtd_irte_get</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col4 decl" id="484iommu" title='iommu' data-type='IntelIOMMUState *' data-ref="484iommu">iommu</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col5 decl" id="485index" title='index' data-type='uint16_t' data-ref="485index">index</dfn>,</td></tr>
<tr><th id="2405">2405</th><td>                        <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry" title='VTD_IR_TableEntry' data-type='union VTD_IR_TableEntry' data-ref="VTD_IR_TableEntry">VTD_IR_TableEntry</a> *<dfn class="local col6 decl" id="486entry" title='entry' data-type='VTD_IR_TableEntry *' data-ref="486entry">entry</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="487sid" title='sid' data-type='uint16_t' data-ref="487sid">sid</dfn>)</td></tr>
<tr><th id="2406">2406</th><td>{</td></tr>
<tr><th id="2407">2407</th><td>    <em>static</em> <em>const</em> <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="488vtd_svt_mask" title='vtd_svt_mask' data-type='const uint16_t [4]' data-ref="488vtd_svt_mask">vtd_svt_mask</dfn>[<a class="enum" href="../../include/hw/i386/intel_iommu.h.html#VTD_SQ_MAX" title='VTD_SQ_MAX' data-ref="VTD_SQ_MAX">VTD_SQ_MAX</a>] = \</td></tr>
<tr><th id="2408">2408</th><td>        {<var>0xffff</var>, <var>0xfffb</var>, <var>0xfff9</var>, <var>0xfff8</var>};</td></tr>
<tr><th id="2409">2409</th><td>    <a class="typedef" href="../../include/sysemu/dma.h.html#dma_addr_t" title='dma_addr_t' data-type='uint64_t' data-ref="dma_addr_t">dma_addr_t</a> <dfn class="local col9 decl" id="489addr" title='addr' data-type='dma_addr_t' data-ref="489addr">addr</dfn> = <var>0x00</var>;</td></tr>
<tr><th id="2410">2410</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="490mask" title='mask' data-type='uint16_t' data-ref="490mask">mask</dfn>, <dfn class="local col1 decl" id="491source_id" title='source_id' data-type='uint16_t' data-ref="491source_id">source_id</dfn>;</td></tr>
<tr><th id="2411">2411</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="492bus" title='bus' data-type='uint8_t' data-ref="492bus">bus</dfn>, <dfn class="local col3 decl" id="493bus_max" title='bus_max' data-type='uint8_t' data-ref="493bus_max">bus_max</dfn>, <dfn class="local col4 decl" id="494bus_min" title='bus_min' data-type='uint8_t' data-ref="494bus_min">bus_min</dfn>;</td></tr>
<tr><th id="2412">2412</th><td></td></tr>
<tr><th id="2413">2413</th><td>    <a class="local col9 ref" href="#489addr" title='addr' data-ref="489addr">addr</a> = <a class="local col4 ref" href="#484iommu" title='iommu' data-ref="484iommu">iommu</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_root" title='IntelIOMMUState::intr_root' data-ref="IntelIOMMUState::intr_root">intr_root</a> + <a class="local col5 ref" href="#485index" title='index' data-ref="485index">index</a> * <b>sizeof</b>(*<a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>);</td></tr>
<tr><th id="2414">2414</th><td>    <b>if</b> (<a class="ref" href="../../include/sysemu/dma.h.html#dma_memory_read" title='dma_memory_read' data-ref="dma_memory_read">dma_memory_read</a>(&amp;<a class="ref" href="../../include/exec/address-spaces.h.html#address_space_memory" title='address_space_memory' data-ref="address_space_memory">address_space_memory</a>, <a class="local col9 ref" href="#489addr" title='addr' data-ref="489addr">addr</a>, <a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>,</td></tr>
<tr><th id="2415">2415</th><td>                        <b>sizeof</b>(*<a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>))) {</td></tr>
<tr><th id="2416">2416</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"Memory read failed for IRTE."</q>);</td></tr>
<tr><th id="2417">2417</th><td>        <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_IR_ROOT_INVAL" title='VTDFaultReason::VTD_FR_IR_ROOT_INVAL' data-ref="VTDFaultReason::VTD_FR_IR_ROOT_INVAL">VTD_FR_IR_ROOT_INVAL</a>;</td></tr>
<tr><th id="2418">2418</th><td>    }</td></tr>
<tr><th id="2419">2419</th><td></td></tr>
<tr><th id="2420">2420</th><td>    <a class="ref" href="trace.h.html#trace_vtd_ir_irte_get" title='trace_vtd_ir_irte_get' data-ref="trace_vtd_ir_irte_get">trace_vtd_ir_irte_get</a>(<a class="local col5 ref" href="#485index" title='index' data-ref="485index">index</a>, <a class="ref" href="../../include/qemu/bswap.h.html#168" title='le64_to_cpu' data-ref="le64_to_cpu">le64_to_cpu</a>(<a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::data" title='VTD_IR_TableEntry::data' data-ref="VTD_IR_TableEntry::data">data</a>[<var>1</var>]),</td></tr>
<tr><th id="2421">2421</th><td>                          <a class="ref" href="../../include/qemu/bswap.h.html#168" title='le64_to_cpu' data-ref="le64_to_cpu">le64_to_cpu</a>(<a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::data" title='VTD_IR_TableEntry::data' data-ref="VTD_IR_TableEntry::data">data</a>[<var>0</var>]));</td></tr>
<tr><th id="2422">2422</th><td></td></tr>
<tr><th id="2423">2423</th><td>    <b>if</b> (!<a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::irte" title='VTD_IR_TableEntry::irte' data-ref="VTD_IR_TableEntry::irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::(anonymous)::present" title='VTD_IR_TableEntry::(anonymous struct)::present' data-ref="VTD_IR_TableEntry::(anonymous)::present">present</a>) {</td></tr>
<tr><th id="2424">2424</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err_irte" title='trace_vtd_err_irte' data-ref="trace_vtd_err_irte">trace_vtd_err_irte</a>(<a class="local col5 ref" href="#485index" title='index' data-ref="485index">index</a>, <a class="ref" href="../../include/qemu/bswap.h.html#168" title='le64_to_cpu' data-ref="le64_to_cpu">le64_to_cpu</a>(<a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::data" title='VTD_IR_TableEntry::data' data-ref="VTD_IR_TableEntry::data">data</a>[<var>1</var>]),</td></tr>
<tr><th id="2425">2425</th><td>                           <a class="ref" href="../../include/qemu/bswap.h.html#168" title='le64_to_cpu' data-ref="le64_to_cpu">le64_to_cpu</a>(<a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::data" title='VTD_IR_TableEntry::data' data-ref="VTD_IR_TableEntry::data">data</a>[<var>0</var>]));</td></tr>
<tr><th id="2426">2426</th><td>        <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_IR_ENTRY_P" title='VTDFaultReason::VTD_FR_IR_ENTRY_P' data-ref="VTDFaultReason::VTD_FR_IR_ENTRY_P">VTD_FR_IR_ENTRY_P</a>;</td></tr>
<tr><th id="2427">2427</th><td>    }</td></tr>
<tr><th id="2428">2428</th><td></td></tr>
<tr><th id="2429">2429</th><td>    <b>if</b> (<a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::irte" title='VTD_IR_TableEntry::irte' data-ref="VTD_IR_TableEntry::irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::(anonymous)::__reserved_0" title='VTD_IR_TableEntry::(anonymous struct)::__reserved_0' data-ref="VTD_IR_TableEntry::(anonymous)::__reserved_0">__reserved_0</a> || <a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::irte" title='VTD_IR_TableEntry::irte' data-ref="VTD_IR_TableEntry::irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::(anonymous)::__reserved_1" title='VTD_IR_TableEntry::(anonymous struct)::__reserved_1' data-ref="VTD_IR_TableEntry::(anonymous)::__reserved_1">__reserved_1</a> ||</td></tr>
<tr><th id="2430">2430</th><td>        <a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::irte" title='VTD_IR_TableEntry::irte' data-ref="VTD_IR_TableEntry::irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::(anonymous)::__reserved_2" title='VTD_IR_TableEntry::(anonymous struct)::__reserved_2' data-ref="VTD_IR_TableEntry::(anonymous)::__reserved_2">__reserved_2</a>) {</td></tr>
<tr><th id="2431">2431</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err_irte" title='trace_vtd_err_irte' data-ref="trace_vtd_err_irte">trace_vtd_err_irte</a>(<a class="local col5 ref" href="#485index" title='index' data-ref="485index">index</a>, <a class="ref" href="../../include/qemu/bswap.h.html#168" title='le64_to_cpu' data-ref="le64_to_cpu">le64_to_cpu</a>(<a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::data" title='VTD_IR_TableEntry::data' data-ref="VTD_IR_TableEntry::data">data</a>[<var>1</var>]),</td></tr>
<tr><th id="2432">2432</th><td>                           <a class="ref" href="../../include/qemu/bswap.h.html#168" title='le64_to_cpu' data-ref="le64_to_cpu">le64_to_cpu</a>(<a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::data" title='VTD_IR_TableEntry::data' data-ref="VTD_IR_TableEntry::data">data</a>[<var>0</var>]));</td></tr>
<tr><th id="2433">2433</th><td>        <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_IR_IRTE_RSVD" title='VTDFaultReason::VTD_FR_IR_IRTE_RSVD' data-ref="VTDFaultReason::VTD_FR_IR_IRTE_RSVD">VTD_FR_IR_IRTE_RSVD</a>;</td></tr>
<tr><th id="2434">2434</th><td>    }</td></tr>
<tr><th id="2435">2435</th><td></td></tr>
<tr><th id="2436">2436</th><td>    <b>if</b> (<a class="local col7 ref" href="#487sid" title='sid' data-ref="487sid">sid</a> != <a class="macro" href="../../include/hw/i386/x86-iommu.h.html#35" title="(0xffff)" data-ref="_M/X86_IOMMU_SID_INVALID">X86_IOMMU_SID_INVALID</a>) {</td></tr>
<tr><th id="2437">2437</th><td>        <i>/* Validate IRTE SID */</i></td></tr>
<tr><th id="2438">2438</th><td>        <a class="local col1 ref" href="#491source_id" title='source_id' data-ref="491source_id">source_id</a> = <a class="ref" href="../../include/qemu/bswap.h.html#167" title='le32_to_cpu' data-ref="le32_to_cpu">le32_to_cpu</a>(<a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::irte" title='VTD_IR_TableEntry::irte' data-ref="VTD_IR_TableEntry::irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::(anonymous)::source_id" title='VTD_IR_TableEntry::(anonymous struct)::source_id' data-ref="VTD_IR_TableEntry::(anonymous)::source_id">source_id</a>);</td></tr>
<tr><th id="2439">2439</th><td>        <b>switch</b> (<a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::irte" title='VTD_IR_TableEntry::irte' data-ref="VTD_IR_TableEntry::irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::(anonymous)::sid_vtype" title='VTD_IR_TableEntry::(anonymous struct)::sid_vtype' data-ref="VTD_IR_TableEntry::(anonymous)::sid_vtype">sid_vtype</a>) {</td></tr>
<tr><th id="2440">2440</th><td>        <b>case</b> <a class="enum" href="../../include/hw/i386/intel_iommu.h.html#VTD_SVT_NONE" title='VTD_SVT_NONE' data-ref="VTD_SVT_NONE">VTD_SVT_NONE</a>:</td></tr>
<tr><th id="2441">2441</th><td>            <b>break</b>;</td></tr>
<tr><th id="2442">2442</th><td></td></tr>
<tr><th id="2443">2443</th><td>        <b>case</b> <a class="enum" href="../../include/hw/i386/intel_iommu.h.html#VTD_SVT_ALL" title='VTD_SVT_ALL' data-ref="VTD_SVT_ALL">VTD_SVT_ALL</a>:</td></tr>
<tr><th id="2444">2444</th><td>            <a class="local col0 ref" href="#490mask" title='mask' data-ref="490mask">mask</a> = <a class="local col8 ref" href="#488vtd_svt_mask" title='vtd_svt_mask' data-ref="488vtd_svt_mask">vtd_svt_mask</a>[<a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::irte" title='VTD_IR_TableEntry::irte' data-ref="VTD_IR_TableEntry::irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::(anonymous)::sid_q" title='VTD_IR_TableEntry::(anonymous struct)::sid_q' data-ref="VTD_IR_TableEntry::(anonymous)::sid_q">sid_q</a>];</td></tr>
<tr><th id="2445">2445</th><td>            <b>if</b> ((<a class="local col1 ref" href="#491source_id" title='source_id' data-ref="491source_id">source_id</a> &amp; <a class="local col0 ref" href="#490mask" title='mask' data-ref="490mask">mask</a>) != (<a class="local col7 ref" href="#487sid" title='sid' data-ref="487sid">sid</a> &amp; <a class="local col0 ref" href="#490mask" title='mask' data-ref="490mask">mask</a>)) {</td></tr>
<tr><th id="2446">2446</th><td>                <a class="ref" href="trace.h.html#trace_vtd_err_irte_sid" title='trace_vtd_err_irte_sid' data-ref="trace_vtd_err_irte_sid">trace_vtd_err_irte_sid</a>(<a class="local col5 ref" href="#485index" title='index' data-ref="485index">index</a>, <a class="local col7 ref" href="#487sid" title='sid' data-ref="487sid">sid</a>, <a class="local col1 ref" href="#491source_id" title='source_id' data-ref="491source_id">source_id</a>);</td></tr>
<tr><th id="2447">2447</th><td>                <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_IR_SID_ERR" title='VTDFaultReason::VTD_FR_IR_SID_ERR' data-ref="VTDFaultReason::VTD_FR_IR_SID_ERR">VTD_FR_IR_SID_ERR</a>;</td></tr>
<tr><th id="2448">2448</th><td>            }</td></tr>
<tr><th id="2449">2449</th><td>            <b>break</b>;</td></tr>
<tr><th id="2450">2450</th><td></td></tr>
<tr><th id="2451">2451</th><td>        <b>case</b> <a class="enum" href="../../include/hw/i386/intel_iommu.h.html#VTD_SVT_BUS" title='VTD_SVT_BUS' data-ref="VTD_SVT_BUS">VTD_SVT_BUS</a>:</td></tr>
<tr><th id="2452">2452</th><td>            <a class="local col3 ref" href="#493bus_max" title='bus_max' data-ref="493bus_max">bus_max</a> = <a class="local col1 ref" href="#491source_id" title='source_id' data-ref="491source_id">source_id</a> &gt;&gt; <var>8</var>;</td></tr>
<tr><th id="2453">2453</th><td>            <a class="local col4 ref" href="#494bus_min" title='bus_min' data-ref="494bus_min">bus_min</a> = <a class="local col1 ref" href="#491source_id" title='source_id' data-ref="491source_id">source_id</a> &amp; <var>0xff</var>;</td></tr>
<tr><th id="2454">2454</th><td>            <a class="local col2 ref" href="#492bus" title='bus' data-ref="492bus">bus</a> = <a class="local col7 ref" href="#487sid" title='sid' data-ref="487sid">sid</a> &gt;&gt; <var>8</var>;</td></tr>
<tr><th id="2455">2455</th><td>            <b>if</b> (<a class="local col2 ref" href="#492bus" title='bus' data-ref="492bus">bus</a> &gt; <a class="local col3 ref" href="#493bus_max" title='bus_max' data-ref="493bus_max">bus_max</a> || <a class="local col2 ref" href="#492bus" title='bus' data-ref="492bus">bus</a> &lt; <a class="local col4 ref" href="#494bus_min" title='bus_min' data-ref="494bus_min">bus_min</a>) {</td></tr>
<tr><th id="2456">2456</th><td>                <a class="ref" href="trace.h.html#trace_vtd_err_irte_sid_bus" title='trace_vtd_err_irte_sid_bus' data-ref="trace_vtd_err_irte_sid_bus">trace_vtd_err_irte_sid_bus</a>(<a class="local col5 ref" href="#485index" title='index' data-ref="485index">index</a>, <a class="local col2 ref" href="#492bus" title='bus' data-ref="492bus">bus</a>, <a class="local col4 ref" href="#494bus_min" title='bus_min' data-ref="494bus_min">bus_min</a>, <a class="local col3 ref" href="#493bus_max" title='bus_max' data-ref="493bus_max">bus_max</a>);</td></tr>
<tr><th id="2457">2457</th><td>                <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_IR_SID_ERR" title='VTDFaultReason::VTD_FR_IR_SID_ERR' data-ref="VTDFaultReason::VTD_FR_IR_SID_ERR">VTD_FR_IR_SID_ERR</a>;</td></tr>
<tr><th id="2458">2458</th><td>            }</td></tr>
<tr><th id="2459">2459</th><td>            <b>break</b>;</td></tr>
<tr><th id="2460">2460</th><td></td></tr>
<tr><th id="2461">2461</th><td>        <b>default</b>:</td></tr>
<tr><th id="2462">2462</th><td>            <a class="ref" href="trace.h.html#trace_vtd_err_irte_svt" title='trace_vtd_err_irte_svt' data-ref="trace_vtd_err_irte_svt">trace_vtd_err_irte_svt</a>(<a class="local col5 ref" href="#485index" title='index' data-ref="485index">index</a>, <a class="local col6 ref" href="#486entry" title='entry' data-ref="486entry">entry</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::irte" title='VTD_IR_TableEntry::irte' data-ref="VTD_IR_TableEntry::irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::(anonymous)::sid_vtype" title='VTD_IR_TableEntry::(anonymous struct)::sid_vtype' data-ref="VTD_IR_TableEntry::(anonymous)::sid_vtype">sid_vtype</a>);</td></tr>
<tr><th id="2463">2463</th><td>            <i>/* Take this as verification failure. */</i></td></tr>
<tr><th id="2464">2464</th><td>            <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_IR_SID_ERR" title='VTDFaultReason::VTD_FR_IR_SID_ERR' data-ref="VTDFaultReason::VTD_FR_IR_SID_ERR">VTD_FR_IR_SID_ERR</a>;</td></tr>
<tr><th id="2465">2465</th><td>            <b>break</b>;</td></tr>
<tr><th id="2466">2466</th><td>        }</td></tr>
<tr><th id="2467">2467</th><td>    }</td></tr>
<tr><th id="2468">2468</th><td></td></tr>
<tr><th id="2469">2469</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2470">2470</th><td>}</td></tr>
<tr><th id="2471">2471</th><td></td></tr>
<tr><th id="2472">2472</th><td><i  data-doc="vtd_remap_irq_get">/* Fetch IRQ information of specific IR index */</i></td></tr>
<tr><th id="2473">2473</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="vtd_remap_irq_get" title='vtd_remap_irq_get' data-type='int vtd_remap_irq_get(IntelIOMMUState * iommu, uint16_t index, VTDIrq * irq, uint16_t sid)' data-ref="vtd_remap_irq_get">vtd_remap_irq_get</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col5 decl" id="495iommu" title='iommu' data-type='IntelIOMMUState *' data-ref="495iommu">iommu</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col6 decl" id="496index" title='index' data-type='uint16_t' data-ref="496index">index</dfn>,</td></tr>
<tr><th id="2474">2474</th><td>                             <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq" title='VTDIrq' data-type='struct VTDIrq' data-ref="VTDIrq">VTDIrq</a> *<dfn class="local col7 decl" id="497irq" title='irq' data-type='VTDIrq *' data-ref="497irq">irq</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="498sid" title='sid' data-type='uint16_t' data-ref="498sid">sid</dfn>)</td></tr>
<tr><th id="2475">2475</th><td>{</td></tr>
<tr><th id="2476">2476</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry" title='VTD_IR_TableEntry' data-type='union VTD_IR_TableEntry' data-ref="VTD_IR_TableEntry">VTD_IR_TableEntry</a> <dfn class="local col9 decl" id="499irte" title='irte' data-type='VTD_IR_TableEntry' data-ref="499irte">irte</dfn> = {};</td></tr>
<tr><th id="2477">2477</th><td>    <em>int</em> <dfn class="local col0 decl" id="500ret" title='ret' data-type='int' data-ref="500ret">ret</dfn> = <var>0</var>;</td></tr>
<tr><th id="2478">2478</th><td></td></tr>
<tr><th id="2479">2479</th><td>    <a class="local col0 ref" href="#500ret" title='ret' data-ref="500ret">ret</a> = <a class="tu ref" href="#vtd_irte_get" title='vtd_irte_get' data-use='c' data-ref="vtd_irte_get">vtd_irte_get</a>(<a class="local col5 ref" href="#495iommu" title='iommu' data-ref="495iommu">iommu</a>, <a class="local col6 ref" href="#496index" title='index' data-ref="496index">index</a>, &amp;<a class="local col9 ref" href="#499irte" title='irte' data-ref="499irte">irte</a>, <a class="local col8 ref" href="#498sid" title='sid' data-ref="498sid">sid</a>);</td></tr>
<tr><th id="2480">2480</th><td>    <b>if</b> (<a class="local col0 ref" href="#500ret" title='ret' data-ref="500ret">ret</a>) {</td></tr>
<tr><th id="2481">2481</th><td>        <b>return</b> <a class="local col0 ref" href="#500ret" title='ret' data-ref="500ret">ret</a>;</td></tr>
<tr><th id="2482">2482</th><td>    }</td></tr>
<tr><th id="2483">2483</th><td></td></tr>
<tr><th id="2484">2484</th><td>    <a class="local col7 ref" href="#497irq" title='irq' data-ref="497irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::trigger_mode" title='VTDIrq::trigger_mode' data-ref="VTDIrq::trigger_mode">trigger_mode</a> = <a class="local col9 ref" href="#499irte" title='irte' data-ref="499irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::irte" title='VTD_IR_TableEntry::irte' data-ref="VTD_IR_TableEntry::irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::(anonymous)::trigger_mode" title='VTD_IR_TableEntry::(anonymous struct)::trigger_mode' data-ref="VTD_IR_TableEntry::(anonymous)::trigger_mode">trigger_mode</a>;</td></tr>
<tr><th id="2485">2485</th><td>    <a class="local col7 ref" href="#497irq" title='irq' data-ref="497irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::vector" title='VTDIrq::vector' data-ref="VTDIrq::vector">vector</a> = <a class="local col9 ref" href="#499irte" title='irte' data-ref="499irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::irte" title='VTD_IR_TableEntry::irte' data-ref="VTD_IR_TableEntry::irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::(anonymous)::vector" title='VTD_IR_TableEntry::(anonymous struct)::vector' data-ref="VTD_IR_TableEntry::(anonymous)::vector">vector</a>;</td></tr>
<tr><th id="2486">2486</th><td>    <a class="local col7 ref" href="#497irq" title='irq' data-ref="497irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::delivery_mode" title='VTDIrq::delivery_mode' data-ref="VTDIrq::delivery_mode">delivery_mode</a> = <a class="local col9 ref" href="#499irte" title='irte' data-ref="499irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::irte" title='VTD_IR_TableEntry::irte' data-ref="VTD_IR_TableEntry::irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::(anonymous)::delivery_mode" title='VTD_IR_TableEntry::(anonymous struct)::delivery_mode' data-ref="VTD_IR_TableEntry::(anonymous)::delivery_mode">delivery_mode</a>;</td></tr>
<tr><th id="2487">2487</th><td>    <a class="local col7 ref" href="#497irq" title='irq' data-ref="497irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::dest" title='VTDIrq::dest' data-ref="VTDIrq::dest">dest</a> = <a class="ref" href="../../include/qemu/bswap.h.html#167" title='le32_to_cpu' data-ref="le32_to_cpu">le32_to_cpu</a>(<a class="local col9 ref" href="#499irte" title='irte' data-ref="499irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::irte" title='VTD_IR_TableEntry::irte' data-ref="VTD_IR_TableEntry::irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::(anonymous)::dest_id" title='VTD_IR_TableEntry::(anonymous struct)::dest_id' data-ref="VTD_IR_TableEntry::(anonymous)::dest_id">dest_id</a>);</td></tr>
<tr><th id="2488">2488</th><td>    <b>if</b> (!<a class="local col5 ref" href="#495iommu" title='iommu' data-ref="495iommu">iommu</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_eime" title='IntelIOMMUState::intr_eime' data-ref="IntelIOMMUState::intr_eime">intr_eime</a>) {</td></tr>
<tr><th id="2489">2489</th><td><u>#define  <dfn class="macro" id="_M/VTD_IR_APIC_DEST_MASK" data-ref="_M/VTD_IR_APIC_DEST_MASK">VTD_IR_APIC_DEST_MASK</dfn>         (0xff00ULL)</u></td></tr>
<tr><th id="2490">2490</th><td><u>#define  <dfn class="macro" id="_M/VTD_IR_APIC_DEST_SHIFT" data-ref="_M/VTD_IR_APIC_DEST_SHIFT">VTD_IR_APIC_DEST_SHIFT</dfn>        (8)</u></td></tr>
<tr><th id="2491">2491</th><td>        <a class="local col7 ref" href="#497irq" title='irq' data-ref="497irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::dest" title='VTDIrq::dest' data-ref="VTDIrq::dest">dest</a> = (<a class="local col7 ref" href="#497irq" title='irq' data-ref="497irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::dest" title='VTDIrq::dest' data-ref="VTDIrq::dest">dest</a> &amp; <a class="macro" href="#2489" title="(0xff00ULL)" data-ref="_M/VTD_IR_APIC_DEST_MASK">VTD_IR_APIC_DEST_MASK</a>) &gt;&gt;</td></tr>
<tr><th id="2492">2492</th><td>            <a class="macro" href="#2490" title="(8)" data-ref="_M/VTD_IR_APIC_DEST_SHIFT">VTD_IR_APIC_DEST_SHIFT</a>;</td></tr>
<tr><th id="2493">2493</th><td>    }</td></tr>
<tr><th id="2494">2494</th><td>    <a class="local col7 ref" href="#497irq" title='irq' data-ref="497irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::dest_mode" title='VTDIrq::dest_mode' data-ref="VTDIrq::dest_mode">dest_mode</a> = <a class="local col9 ref" href="#499irte" title='irte' data-ref="499irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::irte" title='VTD_IR_TableEntry::irte' data-ref="VTD_IR_TableEntry::irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::(anonymous)::dest_mode" title='VTD_IR_TableEntry::(anonymous struct)::dest_mode' data-ref="VTD_IR_TableEntry::(anonymous)::dest_mode">dest_mode</a>;</td></tr>
<tr><th id="2495">2495</th><td>    <a class="local col7 ref" href="#497irq" title='irq' data-ref="497irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::redir_hint" title='VTDIrq::redir_hint' data-ref="VTDIrq::redir_hint">redir_hint</a> = <a class="local col9 ref" href="#499irte" title='irte' data-ref="499irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::irte" title='VTD_IR_TableEntry::irte' data-ref="VTD_IR_TableEntry::irte">irte</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_TableEntry::(anonymous)::redir_hint" title='VTD_IR_TableEntry::(anonymous struct)::redir_hint' data-ref="VTD_IR_TableEntry::(anonymous)::redir_hint">redir_hint</a>;</td></tr>
<tr><th id="2496">2496</th><td></td></tr>
<tr><th id="2497">2497</th><td>    <a class="ref" href="trace.h.html#trace_vtd_ir_remap" title='trace_vtd_ir_remap' data-ref="trace_vtd_ir_remap">trace_vtd_ir_remap</a>(<a class="local col6 ref" href="#496index" title='index' data-ref="496index">index</a>, <a class="local col7 ref" href="#497irq" title='irq' data-ref="497irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::trigger_mode" title='VTDIrq::trigger_mode' data-ref="VTDIrq::trigger_mode">trigger_mode</a>, <a class="local col7 ref" href="#497irq" title='irq' data-ref="497irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::vector" title='VTDIrq::vector' data-ref="VTDIrq::vector">vector</a>,</td></tr>
<tr><th id="2498">2498</th><td>                       <a class="local col7 ref" href="#497irq" title='irq' data-ref="497irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::delivery_mode" title='VTDIrq::delivery_mode' data-ref="VTDIrq::delivery_mode">delivery_mode</a>, <a class="local col7 ref" href="#497irq" title='irq' data-ref="497irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::dest" title='VTDIrq::dest' data-ref="VTDIrq::dest">dest</a>, <a class="local col7 ref" href="#497irq" title='irq' data-ref="497irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::dest_mode" title='VTDIrq::dest_mode' data-ref="VTDIrq::dest_mode">dest_mode</a>);</td></tr>
<tr><th id="2499">2499</th><td></td></tr>
<tr><th id="2500">2500</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2501">2501</th><td>}</td></tr>
<tr><th id="2502">2502</th><td></td></tr>
<tr><th id="2503">2503</th><td><i  data-doc="vtd_generate_msi_message">/* Generate one MSI message from VTDIrq info */</i></td></tr>
<tr><th id="2504">2504</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_generate_msi_message" title='vtd_generate_msi_message' data-type='void vtd_generate_msi_message(VTDIrq * irq, MSIMessage * msg_out)' data-ref="vtd_generate_msi_message">vtd_generate_msi_message</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq" title='VTDIrq' data-type='struct VTDIrq' data-ref="VTDIrq">VTDIrq</a> *<dfn class="local col1 decl" id="501irq" title='irq' data-type='VTDIrq *' data-ref="501irq">irq</dfn>, <a class="typedef" href="../../include/qemu/typedefs.h.html#MSIMessage" title='MSIMessage' data-type='struct MSIMessage' data-ref="MSIMessage">MSIMessage</a> *<dfn class="local col2 decl" id="502msg_out" title='msg_out' data-type='MSIMessage *' data-ref="502msg_out">msg_out</dfn>)</td></tr>
<tr><th id="2505">2505</th><td>{</td></tr>
<tr><th id="2506">2506</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTD_MSIMessage" title='VTD_MSIMessage' data-type='struct VTD_MSIMessage' data-ref="VTD_MSIMessage">VTD_MSIMessage</a> <dfn class="local col3 decl" id="503msg" title='msg' data-type='VTD_MSIMessage' data-ref="503msg">msg</dfn> = {};</td></tr>
<tr><th id="2507">2507</th><td></td></tr>
<tr><th id="2508">2508</th><td>    <i>/* Generate address bits */</i></td></tr>
<tr><th id="2509">2509</th><td>    <a class="local col3 ref" href="#503msg" title='msg' data-ref="503msg">msg</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_MSIMessage::(anonymousunion)::(anonymous)::dest_mode" title='VTD_MSIMessage::(anonymous union)::(anonymous struct)::dest_mode' data-ref="VTD_MSIMessage::(anonymousunion)::(anonymous)::dest_mode">dest_mode</a> = <a class="local col1 ref" href="#501irq" title='irq' data-ref="501irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::dest_mode" title='VTDIrq::dest_mode' data-ref="VTDIrq::dest_mode">dest_mode</a>;</td></tr>
<tr><th id="2510">2510</th><td>    <a class="local col3 ref" href="#503msg" title='msg' data-ref="503msg">msg</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_MSIMessage::(anonymousunion)::(anonymous)::redir_hint" title='VTD_MSIMessage::(anonymous union)::(anonymous struct)::redir_hint' data-ref="VTD_MSIMessage::(anonymousunion)::(anonymous)::redir_hint">redir_hint</a> = <a class="local col1 ref" href="#501irq" title='irq' data-ref="501irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::redir_hint" title='VTDIrq::redir_hint' data-ref="VTDIrq::redir_hint">redir_hint</a>;</td></tr>
<tr><th id="2511">2511</th><td>    <a class="local col3 ref" href="#503msg" title='msg' data-ref="503msg">msg</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_MSIMessage::(anonymousunion)::(anonymous)::dest" title='VTD_MSIMessage::(anonymous union)::(anonymous struct)::dest' data-ref="VTD_MSIMessage::(anonymousunion)::(anonymous)::dest">dest</a> = <a class="local col1 ref" href="#501irq" title='irq' data-ref="501irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::dest" title='VTDIrq::dest' data-ref="VTDIrq::dest">dest</a>;</td></tr>
<tr><th id="2512">2512</th><td>    <a class="local col3 ref" href="#503msg" title='msg' data-ref="503msg">msg</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_MSIMessage::(anonymousunion)::(anonymous)::__addr_hi" title='VTD_MSIMessage::(anonymous union)::(anonymous struct)::__addr_hi' data-ref="VTD_MSIMessage::(anonymousunion)::(anonymous)::__addr_hi">__addr_hi</a> = <a class="local col1 ref" href="#501irq" title='irq' data-ref="501irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::dest" title='VTDIrq::dest' data-ref="VTDIrq::dest">dest</a> &amp; <var>0xffffff00</var>;</td></tr>
<tr><th id="2513">2513</th><td>    <a class="local col3 ref" href="#503msg" title='msg' data-ref="503msg">msg</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_MSIMessage::(anonymousunion)::(anonymous)::__addr_head" title='VTD_MSIMessage::(anonymous union)::(anonymous struct)::__addr_head' data-ref="VTD_MSIMessage::(anonymousunion)::(anonymous)::__addr_head">__addr_head</a> = <a class="ref" href="../../include/qemu/bswap.h.html#167" title='cpu_to_le32' data-ref="cpu_to_le32">cpu_to_le32</a>(<var>0xfee</var>);</td></tr>
<tr><th id="2514">2514</th><td>    <i>/* Keep this from original MSI address bits */</i></td></tr>
<tr><th id="2515">2515</th><td>    <a class="local col3 ref" href="#503msg" title='msg' data-ref="503msg">msg</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_MSIMessage::(anonymousunion)::(anonymous)::__not_used" title='VTD_MSIMessage::(anonymous union)::(anonymous struct)::__not_used' data-ref="VTD_MSIMessage::(anonymousunion)::(anonymous)::__not_used">__not_used</a> = <a class="local col1 ref" href="#501irq" title='irq' data-ref="501irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::msi_addr_last_bits" title='VTDIrq::msi_addr_last_bits' data-ref="VTDIrq::msi_addr_last_bits">msi_addr_last_bits</a>;</td></tr>
<tr><th id="2516">2516</th><td></td></tr>
<tr><th id="2517">2517</th><td>    <i>/* Generate data bits */</i></td></tr>
<tr><th id="2518">2518</th><td>    <a class="local col3 ref" href="#503msg" title='msg' data-ref="503msg">msg</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_MSIMessage::(anonymousunion)::(anonymous)::vector" title='VTD_MSIMessage::(anonymous union)::(anonymous struct)::vector' data-ref="VTD_MSIMessage::(anonymousunion)::(anonymous)::vector">vector</a> = <a class="local col1 ref" href="#501irq" title='irq' data-ref="501irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::vector" title='VTDIrq::vector' data-ref="VTDIrq::vector">vector</a>;</td></tr>
<tr><th id="2519">2519</th><td>    <a class="local col3 ref" href="#503msg" title='msg' data-ref="503msg">msg</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_MSIMessage::(anonymousunion)::(anonymous)::delivery_mode" title='VTD_MSIMessage::(anonymous union)::(anonymous struct)::delivery_mode' data-ref="VTD_MSIMessage::(anonymousunion)::(anonymous)::delivery_mode">delivery_mode</a> = <a class="local col1 ref" href="#501irq" title='irq' data-ref="501irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::delivery_mode" title='VTDIrq::delivery_mode' data-ref="VTDIrq::delivery_mode">delivery_mode</a>;</td></tr>
<tr><th id="2520">2520</th><td>    <a class="local col3 ref" href="#503msg" title='msg' data-ref="503msg">msg</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_MSIMessage::(anonymousunion)::(anonymous)::level" title='VTD_MSIMessage::(anonymous union)::(anonymous struct)::level' data-ref="VTD_MSIMessage::(anonymousunion)::(anonymous)::level">level</a> = <var>1</var>;</td></tr>
<tr><th id="2521">2521</th><td>    <a class="local col3 ref" href="#503msg" title='msg' data-ref="503msg">msg</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_MSIMessage::(anonymousunion)::(anonymous)::trigger_mode" title='VTD_MSIMessage::(anonymous union)::(anonymous struct)::trigger_mode' data-ref="VTD_MSIMessage::(anonymousunion)::(anonymous)::trigger_mode">trigger_mode</a> = <a class="local col1 ref" href="#501irq" title='irq' data-ref="501irq">irq</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::trigger_mode" title='VTDIrq::trigger_mode' data-ref="VTDIrq::trigger_mode">trigger_mode</a>;</td></tr>
<tr><th id="2522">2522</th><td></td></tr>
<tr><th id="2523">2523</th><td>    <a class="local col2 ref" href="#502msg_out" title='msg_out' data-ref="502msg_out">msg_out</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::address" title='MSIMessage::address' data-ref="MSIMessage::address">address</a> = <a class="local col3 ref" href="#503msg" title='msg' data-ref="503msg">msg</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_MSIMessage::(anonymous)::msi_addr" title='VTD_MSIMessage::(anonymous union)::msi_addr' data-ref="VTD_MSIMessage::(anonymous)::msi_addr">msi_addr</a>;</td></tr>
<tr><th id="2524">2524</th><td>    <a class="local col2 ref" href="#502msg_out" title='msg_out' data-ref="502msg_out">msg_out</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::data" title='MSIMessage::data' data-ref="MSIMessage::data">data</a> = <a class="local col3 ref" href="#503msg" title='msg' data-ref="503msg">msg</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_MSIMessage::(anonymous)::msi_data" title='VTD_MSIMessage::(anonymous union)::msi_data' data-ref="VTD_MSIMessage::(anonymous)::msi_data">msi_data</a>;</td></tr>
<tr><th id="2525">2525</th><td>}</td></tr>
<tr><th id="2526">2526</th><td></td></tr>
<tr><th id="2527">2527</th><td><i  data-doc="vtd_interrupt_remap_msi">/* Interrupt remapping for MSI/MSI-X entry */</i></td></tr>
<tr><th id="2528">2528</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="vtd_interrupt_remap_msi" title='vtd_interrupt_remap_msi' data-type='int vtd_interrupt_remap_msi(IntelIOMMUState * iommu, MSIMessage * origin, MSIMessage * translated, uint16_t sid)' data-ref="vtd_interrupt_remap_msi">vtd_interrupt_remap_msi</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col4 decl" id="504iommu" title='iommu' data-type='IntelIOMMUState *' data-ref="504iommu">iommu</dfn>,</td></tr>
<tr><th id="2529">2529</th><td>                                   <a class="typedef" href="../../include/qemu/typedefs.h.html#MSIMessage" title='MSIMessage' data-type='struct MSIMessage' data-ref="MSIMessage">MSIMessage</a> *<dfn class="local col5 decl" id="505origin" title='origin' data-type='MSIMessage *' data-ref="505origin">origin</dfn>,</td></tr>
<tr><th id="2530">2530</th><td>                                   <a class="typedef" href="../../include/qemu/typedefs.h.html#MSIMessage" title='MSIMessage' data-type='struct MSIMessage' data-ref="MSIMessage">MSIMessage</a> *<dfn class="local col6 decl" id="506translated" title='translated' data-type='MSIMessage *' data-ref="506translated">translated</dfn>,</td></tr>
<tr><th id="2531">2531</th><td>                                   <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col7 decl" id="507sid" title='sid' data-type='uint16_t' data-ref="507sid">sid</dfn>)</td></tr>
<tr><th id="2532">2532</th><td>{</td></tr>
<tr><th id="2533">2533</th><td>    <em>int</em> <dfn class="local col8 decl" id="508ret" title='ret' data-type='int' data-ref="508ret">ret</dfn> = <var>0</var>;</td></tr>
<tr><th id="2534">2534</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress" title='VTD_IR_MSIAddress' data-type='union VTD_IR_MSIAddress' data-ref="VTD_IR_MSIAddress">VTD_IR_MSIAddress</a> <dfn class="local col9 decl" id="509addr" title='addr' data-type='VTD_IR_MSIAddress' data-ref="509addr">addr</dfn>;</td></tr>
<tr><th id="2535">2535</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col0 decl" id="510index" title='index' data-type='uint16_t' data-ref="510index">index</dfn>;</td></tr>
<tr><th id="2536">2536</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq" title='VTDIrq' data-type='struct VTDIrq' data-ref="VTDIrq">VTDIrq</a> <dfn class="local col1 decl" id="511irq" title='irq' data-type='VTDIrq' data-ref="511irq">irq</dfn> = {};</td></tr>
<tr><th id="2537">2537</th><td></td></tr>
<tr><th id="2538">2538</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((origin &amp;&amp; translated) ? (void) (0) : __assert_fail (&quot;origin &amp;&amp; translated&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2538, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a> &amp;&amp; <a class="local col6 ref" href="#506translated" title='translated' data-ref="506translated">translated</a>);</td></tr>
<tr><th id="2539">2539</th><td></td></tr>
<tr><th id="2540">2540</th><td>    <a class="ref" href="trace.h.html#trace_vtd_ir_remap_msi_req" title='trace_vtd_ir_remap_msi_req' data-ref="trace_vtd_ir_remap_msi_req">trace_vtd_ir_remap_msi_req</a>(<a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::address" title='MSIMessage::address' data-ref="MSIMessage::address">address</a>, <a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::data" title='MSIMessage::data' data-ref="MSIMessage::data">data</a>);</td></tr>
<tr><th id="2541">2541</th><td></td></tr>
<tr><th id="2542">2542</th><td>    <b>if</b> (!<a class="local col4 ref" href="#504iommu" title='iommu' data-ref="504iommu">iommu</a> || !<a class="local col4 ref" href="#504iommu" title='iommu' data-ref="504iommu">iommu</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_enabled" title='IntelIOMMUState::intr_enabled' data-ref="IntelIOMMUState::intr_enabled">intr_enabled</a>) {</td></tr>
<tr><th id="2543">2543</th><td>        <a class="ref" href="../../../include/string.h.html#memcpy" title='memcpy' data-ref="memcpy">memcpy</a>(<a class="local col6 ref" href="#506translated" title='translated' data-ref="506translated">translated</a>, <a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>, <b>sizeof</b>(*<a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>));</td></tr>
<tr><th id="2544">2544</th><td>        <b>goto</b> <a class="lbl" href="#512out" data-ref="512out">out</a>;</td></tr>
<tr><th id="2545">2545</th><td>    }</td></tr>
<tr><th id="2546">2546</th><td></td></tr>
<tr><th id="2547">2547</th><td>    <b>if</b> (<a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::address" title='MSIMessage::address' data-ref="MSIMessage::address">address</a> &amp; <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#54" title="(0xffffffff00000000ULL)" data-ref="_M/VTD_MSI_ADDR_HI_MASK">VTD_MSI_ADDR_HI_MASK</a>) {</td></tr>
<tr><th id="2548">2548</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"MSI address high 32 bits non-zero when "</q></td></tr>
<tr><th id="2549">2549</th><td>                      <q>"Interrupt Remapping enabled."</q>);</td></tr>
<tr><th id="2550">2550</th><td>        <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_IR_REQ_RSVD" title='VTDFaultReason::VTD_FR_IR_REQ_RSVD' data-ref="VTDFaultReason::VTD_FR_IR_REQ_RSVD">VTD_FR_IR_REQ_RSVD</a>;</td></tr>
<tr><th id="2551">2551</th><td>    }</td></tr>
<tr><th id="2552">2552</th><td></td></tr>
<tr><th id="2553">2553</th><td>    <a class="local col9 ref" href="#509addr" title='addr' data-ref="509addr">addr</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress::data" title='VTD_IR_MSIAddress::data' data-ref="VTD_IR_MSIAddress::data">data</a> = <a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::address" title='MSIMessage::address' data-ref="MSIMessage::address">address</a> &amp; <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#56" title="(0x00000000ffffffffULL)" data-ref="_M/VTD_MSI_ADDR_LO_MASK">VTD_MSI_ADDR_LO_MASK</a>;</td></tr>
<tr><th id="2554">2554</th><td>    <b>if</b> (<a class="local col9 ref" href="#509addr" title='addr' data-ref="509addr">addr</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress::addr" title='VTD_IR_MSIAddress::addr' data-ref="VTD_IR_MSIAddress::addr">addr</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress::(anonymous)::__head" title='VTD_IR_MSIAddress::(anonymous struct)::__head' data-ref="VTD_IR_MSIAddress::(anonymous)::__head">__head</a> != <var>0xfee</var>) {</td></tr>
<tr><th id="2555">2555</th><td>        <a class="ref" href="trace.h.html#trace_vtd_err" title='trace_vtd_err' data-ref="trace_vtd_err">trace_vtd_err</a>(<q>"MSI addr low 32 bit invalid."</q>);</td></tr>
<tr><th id="2556">2556</th><td>        <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_IR_REQ_RSVD" title='VTDFaultReason::VTD_FR_IR_REQ_RSVD' data-ref="VTDFaultReason::VTD_FR_IR_REQ_RSVD">VTD_FR_IR_REQ_RSVD</a>;</td></tr>
<tr><th id="2557">2557</th><td>    }</td></tr>
<tr><th id="2558">2558</th><td></td></tr>
<tr><th id="2559">2559</th><td>    <i>/* This is compatible mode. */</i></td></tr>
<tr><th id="2560">2560</th><td>    <b>if</b> (<a class="local col9 ref" href="#509addr" title='addr' data-ref="509addr">addr</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress::addr" title='VTD_IR_MSIAddress::addr' data-ref="VTD_IR_MSIAddress::addr">addr</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress::(anonymous)::int_mode" title='VTD_IR_MSIAddress::(anonymous struct)::int_mode' data-ref="VTD_IR_MSIAddress::(anonymous)::int_mode">int_mode</a> != <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#171" title="(1)" data-ref="_M/VTD_IR_INT_FORMAT_REMAP">VTD_IR_INT_FORMAT_REMAP</a>) {</td></tr>
<tr><th id="2561">2561</th><td>        <a class="ref" href="../../../include/string.h.html#memcpy" title='memcpy' data-ref="memcpy">memcpy</a>(<a class="local col6 ref" href="#506translated" title='translated' data-ref="506translated">translated</a>, <a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>, <b>sizeof</b>(*<a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>));</td></tr>
<tr><th id="2562">2562</th><td>        <b>goto</b> <a class="lbl" href="#512out" data-ref="512out">out</a>;</td></tr>
<tr><th id="2563">2563</th><td>    }</td></tr>
<tr><th id="2564">2564</th><td></td></tr>
<tr><th id="2565">2565</th><td>    <a class="local col0 ref" href="#510index" title='index' data-ref="510index">index</a> = <a class="local col9 ref" href="#509addr" title='addr' data-ref="509addr">addr</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress::addr" title='VTD_IR_MSIAddress::addr' data-ref="VTD_IR_MSIAddress::addr">addr</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress::(anonymous)::index_h" title='VTD_IR_MSIAddress::(anonymous struct)::index_h' data-ref="VTD_IR_MSIAddress::(anonymous)::index_h">index_h</a> &lt;&lt; <var>15</var> | <a class="ref" href="../../include/qemu/bswap.h.html#166" title='le16_to_cpu' data-ref="le16_to_cpu">le16_to_cpu</a>(<a class="local col9 ref" href="#509addr" title='addr' data-ref="509addr">addr</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress::addr" title='VTD_IR_MSIAddress::addr' data-ref="VTD_IR_MSIAddress::addr">addr</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress::(anonymous)::index_l" title='VTD_IR_MSIAddress::(anonymous struct)::index_l' data-ref="VTD_IR_MSIAddress::(anonymous)::index_l">index_l</a>);</td></tr>
<tr><th id="2566">2566</th><td></td></tr>
<tr><th id="2567">2567</th><td><u>#define  <dfn class="macro" id="_M/VTD_IR_MSI_DATA_SUBHANDLE" data-ref="_M/VTD_IR_MSI_DATA_SUBHANDLE">VTD_IR_MSI_DATA_SUBHANDLE</dfn>       (0x0000ffff)</u></td></tr>
<tr><th id="2568">2568</th><td><u>#define  <dfn class="macro" id="_M/VTD_IR_MSI_DATA_RESERVED" data-ref="_M/VTD_IR_MSI_DATA_RESERVED">VTD_IR_MSI_DATA_RESERVED</dfn>        (0xffff0000)</u></td></tr>
<tr><th id="2569">2569</th><td></td></tr>
<tr><th id="2570">2570</th><td>    <b>if</b> (<a class="local col9 ref" href="#509addr" title='addr' data-ref="509addr">addr</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress::addr" title='VTD_IR_MSIAddress::addr' data-ref="VTD_IR_MSIAddress::addr">addr</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress::(anonymous)::sub_valid" title='VTD_IR_MSIAddress::(anonymous struct)::sub_valid' data-ref="VTD_IR_MSIAddress::(anonymous)::sub_valid">sub_valid</a>) {</td></tr>
<tr><th id="2571">2571</th><td>        <i>/* See VT-d spec 5.1.2.2 and 5.1.3 on subhandle */</i></td></tr>
<tr><th id="2572">2572</th><td>        <a class="local col0 ref" href="#510index" title='index' data-ref="510index">index</a> += <a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::data" title='MSIMessage::data' data-ref="MSIMessage::data">data</a> &amp; <a class="macro" href="#2567" title="(0x0000ffff)" data-ref="_M/VTD_IR_MSI_DATA_SUBHANDLE">VTD_IR_MSI_DATA_SUBHANDLE</a>;</td></tr>
<tr><th id="2573">2573</th><td>    }</td></tr>
<tr><th id="2574">2574</th><td></td></tr>
<tr><th id="2575">2575</th><td>    <a class="local col8 ref" href="#508ret" title='ret' data-ref="508ret">ret</a> = <a class="tu ref" href="#vtd_remap_irq_get" title='vtd_remap_irq_get' data-use='c' data-ref="vtd_remap_irq_get">vtd_remap_irq_get</a>(<a class="local col4 ref" href="#504iommu" title='iommu' data-ref="504iommu">iommu</a>, <a class="local col0 ref" href="#510index" title='index' data-ref="510index">index</a>, &amp;<a class="local col1 ref" href="#511irq" title='irq' data-ref="511irq">irq</a>, <a class="local col7 ref" href="#507sid" title='sid' data-ref="507sid">sid</a>);</td></tr>
<tr><th id="2576">2576</th><td>    <b>if</b> (<a class="local col8 ref" href="#508ret" title='ret' data-ref="508ret">ret</a>) {</td></tr>
<tr><th id="2577">2577</th><td>        <b>return</b> <a class="local col8 ref" href="#508ret" title='ret' data-ref="508ret">ret</a>;</td></tr>
<tr><th id="2578">2578</th><td>    }</td></tr>
<tr><th id="2579">2579</th><td></td></tr>
<tr><th id="2580">2580</th><td>    <b>if</b> (<a class="local col9 ref" href="#509addr" title='addr' data-ref="509addr">addr</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress::addr" title='VTD_IR_MSIAddress::addr' data-ref="VTD_IR_MSIAddress::addr">addr</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress::(anonymous)::sub_valid" title='VTD_IR_MSIAddress::(anonymous struct)::sub_valid' data-ref="VTD_IR_MSIAddress::(anonymous)::sub_valid">sub_valid</a>) {</td></tr>
<tr><th id="2581">2581</th><td>        <a class="ref" href="trace.h.html#trace_vtd_ir_remap_type" title='trace_vtd_ir_remap_type' data-ref="trace_vtd_ir_remap_type">trace_vtd_ir_remap_type</a>(<q>"MSI"</q>);</td></tr>
<tr><th id="2582">2582</th><td>        <b>if</b> (<a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::data" title='MSIMessage::data' data-ref="MSIMessage::data">data</a> &amp; <a class="macro" href="#2568" title="(0xffff0000)" data-ref="_M/VTD_IR_MSI_DATA_RESERVED">VTD_IR_MSI_DATA_RESERVED</a>) {</td></tr>
<tr><th id="2583">2583</th><td>            <a class="ref" href="trace.h.html#trace_vtd_err_ir_msi_invalid" title='trace_vtd_err_ir_msi_invalid' data-ref="trace_vtd_err_ir_msi_invalid">trace_vtd_err_ir_msi_invalid</a>(<a class="local col7 ref" href="#507sid" title='sid' data-ref="507sid">sid</a>, <a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::address" title='MSIMessage::address' data-ref="MSIMessage::address">address</a>, <a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::data" title='MSIMessage::data' data-ref="MSIMessage::data">data</a>);</td></tr>
<tr><th id="2584">2584</th><td>            <b>return</b> -<a class="enum" href="intel_iommu_internal.h.html#VTDFaultReason::VTD_FR_IR_REQ_RSVD" title='VTDFaultReason::VTD_FR_IR_REQ_RSVD' data-ref="VTDFaultReason::VTD_FR_IR_REQ_RSVD">VTD_FR_IR_REQ_RSVD</a>;</td></tr>
<tr><th id="2585">2585</th><td>        }</td></tr>
<tr><th id="2586">2586</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2587">2587</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col3 decl" id="513vector" title='vector' data-type='uint8_t' data-ref="513vector">vector</dfn> = <a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::data" title='MSIMessage::data' data-ref="MSIMessage::data">data</a> &amp; <var>0xff</var>;</td></tr>
<tr><th id="2588">2588</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="514trigger_mode" title='trigger_mode' data-type='uint8_t' data-ref="514trigger_mode">trigger_mode</dfn> = (<a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::data" title='MSIMessage::data' data-ref="MSIMessage::data">data</a> &gt;&gt; <a class="macro" href="../../include/hw/i386/apic-msidef.h.html#17" title="15" data-ref="_M/MSI_DATA_TRIGGER_SHIFT">MSI_DATA_TRIGGER_SHIFT</a>) &amp; <var>0x1</var>;</td></tr>
<tr><th id="2589">2589</th><td></td></tr>
<tr><th id="2590">2590</th><td>        <a class="ref" href="trace.h.html#trace_vtd_ir_remap_type" title='trace_vtd_ir_remap_type' data-ref="trace_vtd_ir_remap_type">trace_vtd_ir_remap_type</a>(<q>"IOAPIC"</q>);</td></tr>
<tr><th id="2591">2591</th><td>        <i>/* IOAPIC entry vector should be aligned with IRTE vector</i></td></tr>
<tr><th id="2592">2592</th><td><i>         * (see vt-d spec 5.1.5.1). */</i></td></tr>
<tr><th id="2593">2593</th><td>        <b>if</b> (<a class="local col3 ref" href="#513vector" title='vector' data-ref="513vector">vector</a> != <a class="local col1 ref" href="#511irq" title='irq' data-ref="511irq">irq</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::vector" title='VTDIrq::vector' data-ref="VTDIrq::vector">vector</a>) {</td></tr>
<tr><th id="2594">2594</th><td>            <a class="ref" href="trace.h.html#trace_vtd_warn_ir_vector" title='trace_vtd_warn_ir_vector' data-ref="trace_vtd_warn_ir_vector">trace_vtd_warn_ir_vector</a>(<a class="local col7 ref" href="#507sid" title='sid' data-ref="507sid">sid</a>, <a class="local col0 ref" href="#510index" title='index' data-ref="510index">index</a>, <a class="local col3 ref" href="#513vector" title='vector' data-ref="513vector">vector</a>, <a class="local col1 ref" href="#511irq" title='irq' data-ref="511irq">irq</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::vector" title='VTDIrq::vector' data-ref="VTDIrq::vector">vector</a>);</td></tr>
<tr><th id="2595">2595</th><td>        }</td></tr>
<tr><th id="2596">2596</th><td></td></tr>
<tr><th id="2597">2597</th><td>        <i>/* The Trigger Mode field must match the Trigger Mode in the IRTE.</i></td></tr>
<tr><th id="2598">2598</th><td><i>         * (see vt-d spec 5.1.5.1). */</i></td></tr>
<tr><th id="2599">2599</th><td>        <b>if</b> (<a class="local col4 ref" href="#514trigger_mode" title='trigger_mode' data-ref="514trigger_mode">trigger_mode</a> != <a class="local col1 ref" href="#511irq" title='irq' data-ref="511irq">irq</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::trigger_mode" title='VTDIrq::trigger_mode' data-ref="VTDIrq::trigger_mode">trigger_mode</a>) {</td></tr>
<tr><th id="2600">2600</th><td>            <a class="ref" href="trace.h.html#trace_vtd_warn_ir_trigger" title='trace_vtd_warn_ir_trigger' data-ref="trace_vtd_warn_ir_trigger">trace_vtd_warn_ir_trigger</a>(<a class="local col7 ref" href="#507sid" title='sid' data-ref="507sid">sid</a>, <a class="local col0 ref" href="#510index" title='index' data-ref="510index">index</a>, <a class="local col4 ref" href="#514trigger_mode" title='trigger_mode' data-ref="514trigger_mode">trigger_mode</a>,</td></tr>
<tr><th id="2601">2601</th><td>                                      <a class="local col1 ref" href="#511irq" title='irq' data-ref="511irq">irq</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::trigger_mode" title='VTDIrq::trigger_mode' data-ref="VTDIrq::trigger_mode">trigger_mode</a>);</td></tr>
<tr><th id="2602">2602</th><td>        }</td></tr>
<tr><th id="2603">2603</th><td>    }</td></tr>
<tr><th id="2604">2604</th><td></td></tr>
<tr><th id="2605">2605</th><td>    <i>/*</i></td></tr>
<tr><th id="2606">2606</th><td><i>     * We'd better keep the last two bits, assuming that guest OS</i></td></tr>
<tr><th id="2607">2607</th><td><i>     * might modify it. Keep it does not hurt after all.</i></td></tr>
<tr><th id="2608">2608</th><td><i>     */</i></td></tr>
<tr><th id="2609">2609</th><td>    <a class="local col1 ref" href="#511irq" title='irq' data-ref="511irq">irq</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDIrq::msi_addr_last_bits" title='VTDIrq::msi_addr_last_bits' data-ref="VTDIrq::msi_addr_last_bits">msi_addr_last_bits</a> = <a class="local col9 ref" href="#509addr" title='addr' data-ref="509addr">addr</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress::addr" title='VTD_IR_MSIAddress::addr' data-ref="VTD_IR_MSIAddress::addr">addr</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTD_IR_MSIAddress::(anonymous)::__not_care" title='VTD_IR_MSIAddress::(anonymous struct)::__not_care' data-ref="VTD_IR_MSIAddress::(anonymous)::__not_care">__not_care</a>;</td></tr>
<tr><th id="2610">2610</th><td></td></tr>
<tr><th id="2611">2611</th><td>    <i>/* Translate VTDIrq to MSI message */</i></td></tr>
<tr><th id="2612">2612</th><td>    <a class="tu ref" href="#vtd_generate_msi_message" title='vtd_generate_msi_message' data-use='c' data-ref="vtd_generate_msi_message">vtd_generate_msi_message</a>(&amp;<a class="local col1 ref" href="#511irq" title='irq' data-ref="511irq">irq</a>, <a class="local col6 ref" href="#506translated" title='translated' data-ref="506translated">translated</a>);</td></tr>
<tr><th id="2613">2613</th><td></td></tr>
<tr><th id="2614">2614</th><td><dfn class="lbl" id="512out" data-ref="512out">out</dfn>:</td></tr>
<tr><th id="2615">2615</th><td>    <a class="ref" href="trace.h.html#trace_vtd_ir_remap_msi" title='trace_vtd_ir_remap_msi' data-ref="trace_vtd_ir_remap_msi">trace_vtd_ir_remap_msi</a>(<a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::address" title='MSIMessage::address' data-ref="MSIMessage::address">address</a>, <a class="local col5 ref" href="#505origin" title='origin' data-ref="505origin">origin</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::data" title='MSIMessage::data' data-ref="MSIMessage::data">data</a>,</td></tr>
<tr><th id="2616">2616</th><td>                           <a class="local col6 ref" href="#506translated" title='translated' data-ref="506translated">translated</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::address" title='MSIMessage::address' data-ref="MSIMessage::address">address</a>, <a class="local col6 ref" href="#506translated" title='translated' data-ref="506translated">translated</a>-&gt;<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::data" title='MSIMessage::data' data-ref="MSIMessage::data">data</a>);</td></tr>
<tr><th id="2617">2617</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2618">2618</th><td>}</td></tr>
<tr><th id="2619">2619</th><td></td></tr>
<tr><th id="2620">2620</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="vtd_int_remap" title='vtd_int_remap' data-type='int vtd_int_remap(X86IOMMUState * iommu, MSIMessage * src, MSIMessage * dst, uint16_t sid)' data-ref="vtd_int_remap">vtd_int_remap</dfn>(<a class="typedef" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUState" title='X86IOMMUState' data-type='struct X86IOMMUState' data-ref="X86IOMMUState">X86IOMMUState</a> *<dfn class="local col5 decl" id="515iommu" title='iommu' data-type='X86IOMMUState *' data-ref="515iommu">iommu</dfn>, <a class="typedef" href="../../include/qemu/typedefs.h.html#MSIMessage" title='MSIMessage' data-type='struct MSIMessage' data-ref="MSIMessage">MSIMessage</a> *<dfn class="local col6 decl" id="516src" title='src' data-type='MSIMessage *' data-ref="516src">src</dfn>,</td></tr>
<tr><th id="2621">2621</th><td>                         <a class="typedef" href="../../include/qemu/typedefs.h.html#MSIMessage" title='MSIMessage' data-type='struct MSIMessage' data-ref="MSIMessage">MSIMessage</a> *<dfn class="local col7 decl" id="517dst" title='dst' data-type='MSIMessage *' data-ref="517dst">dst</dfn>, <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col8 decl" id="518sid" title='sid' data-type='uint16_t' data-ref="518sid">sid</dfn>)</td></tr>
<tr><th id="2622">2622</th><td>{</td></tr>
<tr><th id="2623">2623</th><td>    <b>return</b> <a class="tu ref" href="#vtd_interrupt_remap_msi" title='vtd_interrupt_remap_msi' data-use='c' data-ref="vtd_interrupt_remap_msi">vtd_interrupt_remap_msi</a>(<a class="macro" href="../../include/hw/i386/intel_iommu.h.html#32" title="((IntelIOMMUState *)object_dynamic_cast_assert(((Object *)((iommu))), (&quot;intel-iommu&quot;), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2623, __func__))" data-ref="_M/INTEL_IOMMU_DEVICE">INTEL_IOMMU_DEVICE</a>(<a class="local col5 ref" href="#515iommu" title='iommu' data-ref="515iommu">iommu</a>),</td></tr>
<tr><th id="2624">2624</th><td>                                   <a class="local col6 ref" href="#516src" title='src' data-ref="516src">src</a>, <a class="local col7 ref" href="#517dst" title='dst' data-ref="517dst">dst</a>, <a class="local col8 ref" href="#518sid" title='sid' data-ref="518sid">sid</a>);</td></tr>
<tr><th id="2625">2625</th><td>}</td></tr>
<tr><th id="2626">2626</th><td></td></tr>
<tr><th id="2627">2627</th><td><em>static</em> <a class="typedef" href="../../include/exec/memory.h.html#MemTxResult" title='MemTxResult' data-type='uint32_t' data-ref="MemTxResult">MemTxResult</a> <dfn class="tu decl def" id="vtd_mem_ir_read" title='vtd_mem_ir_read' data-type='MemTxResult vtd_mem_ir_read(void * opaque, hwaddr addr, uint64_t * data, unsigned int size, MemTxAttrs attrs)' data-ref="vtd_mem_ir_read">vtd_mem_ir_read</dfn>(<em>void</em> *<dfn class="local col9 decl" id="519opaque" title='opaque' data-type='void *' data-ref="519opaque">opaque</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col0 decl" id="520addr" title='addr' data-type='hwaddr' data-ref="520addr">addr</dfn>,</td></tr>
<tr><th id="2628">2628</th><td>                                   <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> *<dfn class="local col1 decl" id="521data" title='data' data-type='uint64_t *' data-ref="521data">data</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="522size" title='size' data-type='unsigned int' data-ref="522size">size</dfn>,</td></tr>
<tr><th id="2629">2629</th><td>                                   <a class="typedef" href="../../include/exec/memattrs.h.html#MemTxAttrs" title='MemTxAttrs' data-type='struct MemTxAttrs' data-ref="MemTxAttrs">MemTxAttrs</a> <dfn class="local col3 decl" id="523attrs" title='attrs' data-type='MemTxAttrs' data-ref="523attrs">attrs</dfn>)</td></tr>
<tr><th id="2630">2630</th><td>{</td></tr>
<tr><th id="2631">2631</th><td>    <b>return</b> <a class="macro" href="../../include/exec/memory.h.html#120" title="0" data-ref="_M/MEMTX_OK">MEMTX_OK</a>;</td></tr>
<tr><th id="2632">2632</th><td>}</td></tr>
<tr><th id="2633">2633</th><td></td></tr>
<tr><th id="2634">2634</th><td><em>static</em> <a class="typedef" href="../../include/exec/memory.h.html#MemTxResult" title='MemTxResult' data-type='uint32_t' data-ref="MemTxResult">MemTxResult</a> <dfn class="tu decl def" id="vtd_mem_ir_write" title='vtd_mem_ir_write' data-type='MemTxResult vtd_mem_ir_write(void * opaque, hwaddr addr, uint64_t value, unsigned int size, MemTxAttrs attrs)' data-ref="vtd_mem_ir_write">vtd_mem_ir_write</dfn>(<em>void</em> *<dfn class="local col4 decl" id="524opaque" title='opaque' data-type='void *' data-ref="524opaque">opaque</dfn>, <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col5 decl" id="525addr" title='addr' data-type='hwaddr' data-ref="525addr">addr</dfn>,</td></tr>
<tr><th id="2635">2635</th><td>                                    <a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="526value" title='value' data-type='uint64_t' data-ref="526value">value</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="527size" title='size' data-type='unsigned int' data-ref="527size">size</dfn>,</td></tr>
<tr><th id="2636">2636</th><td>                                    <a class="typedef" href="../../include/exec/memattrs.h.html#MemTxAttrs" title='MemTxAttrs' data-type='struct MemTxAttrs' data-ref="MemTxAttrs">MemTxAttrs</a> <dfn class="local col8 decl" id="528attrs" title='attrs' data-type='MemTxAttrs' data-ref="528attrs">attrs</dfn>)</td></tr>
<tr><th id="2637">2637</th><td>{</td></tr>
<tr><th id="2638">2638</th><td>    <em>int</em> <dfn class="local col9 decl" id="529ret" title='ret' data-type='int' data-ref="529ret">ret</dfn> = <var>0</var>;</td></tr>
<tr><th id="2639">2639</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#MSIMessage" title='MSIMessage' data-type='struct MSIMessage' data-ref="MSIMessage">MSIMessage</a> <dfn class="local col0 decl" id="530from" title='from' data-type='MSIMessage' data-ref="530from">from</dfn> = {}, <dfn class="local col1 decl" id="531to" title='to' data-type='MSIMessage' data-ref="531to">to</dfn> = {};</td></tr>
<tr><th id="2640">2640</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint16_t" title='uint16_t' data-type='unsigned short' data-ref="uint16_t">uint16_t</a> <dfn class="local col2 decl" id="532sid" title='sid' data-type='uint16_t' data-ref="532sid">sid</dfn> = <a class="macro" href="../../include/hw/i386/x86-iommu.h.html#35" title="(0xffff)" data-ref="_M/X86_IOMMU_SID_INVALID">X86_IOMMU_SID_INVALID</a>;</td></tr>
<tr><th id="2641">2641</th><td></td></tr>
<tr><th id="2642">2642</th><td>    <a class="local col0 ref" href="#530from" title='from' data-ref="530from">from</a>.<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::address" title='MSIMessage::address' data-ref="MSIMessage::address">address</a> = (<a class="typedef" href="../../../include/stdint.h.html#uint64_t" title='uint64_t' data-type='unsigned long' data-ref="uint64_t">uint64_t</a>) <a class="local col5 ref" href="#525addr" title='addr' data-ref="525addr">addr</a> + <a class="macro" href="intel_iommu_internal.h.html#111" title="0xfee00000ULL" data-ref="_M/VTD_INTERRUPT_ADDR_FIRST">VTD_INTERRUPT_ADDR_FIRST</a>;</td></tr>
<tr><th id="2643">2643</th><td>    <a class="local col0 ref" href="#530from" title='from' data-ref="530from">from</a>.<a class="ref" href="../../include/hw/pci/msi.h.html#MSIMessage::data" title='MSIMessage::data' data-ref="MSIMessage::data">data</a> = (<a class="typedef" href="../../../include/stdint.h.html#uint32_t" title='uint32_t' data-type='unsigned int' data-ref="uint32_t">uint32_t</a>) <a class="local col6 ref" href="#526value" title='value' data-ref="526value">value</a>;</td></tr>
<tr><th id="2644">2644</th><td></td></tr>
<tr><th id="2645">2645</th><td>    <b>if</b> (!<a class="local col8 ref" href="#528attrs" title='attrs' data-ref="528attrs">attrs</a>.<a class="ref" href="../../include/exec/memattrs.h.html#MemTxAttrs::unspecified" title='MemTxAttrs::unspecified' data-ref="MemTxAttrs::unspecified">unspecified</a>) {</td></tr>
<tr><th id="2646">2646</th><td>        <i>/* We have explicit Source ID */</i></td></tr>
<tr><th id="2647">2647</th><td>        <a class="local col2 ref" href="#532sid" title='sid' data-ref="532sid">sid</a> = <a class="local col8 ref" href="#528attrs" title='attrs' data-ref="528attrs">attrs</a>.<a class="ref" href="../../include/exec/memattrs.h.html#MemTxAttrs::requester_id" title='MemTxAttrs::requester_id' data-ref="MemTxAttrs::requester_id">requester_id</a>;</td></tr>
<tr><th id="2648">2648</th><td>    }</td></tr>
<tr><th id="2649">2649</th><td></td></tr>
<tr><th id="2650">2650</th><td>    <a class="local col9 ref" href="#529ret" title='ret' data-ref="529ret">ret</a> = <a class="tu ref" href="#vtd_interrupt_remap_msi" title='vtd_interrupt_remap_msi' data-use='c' data-ref="vtd_interrupt_remap_msi">vtd_interrupt_remap_msi</a>(<a class="local col4 ref" href="#524opaque" title='opaque' data-ref="524opaque">opaque</a>, &amp;<a class="local col0 ref" href="#530from" title='from' data-ref="530from">from</a>, &amp;<a class="local col1 ref" href="#531to" title='to' data-ref="531to">to</a>, <a class="local col2 ref" href="#532sid" title='sid' data-ref="532sid">sid</a>);</td></tr>
<tr><th id="2651">2651</th><td>    <b>if</b> (<a class="local col9 ref" href="#529ret" title='ret' data-ref="529ret">ret</a>) {</td></tr>
<tr><th id="2652">2652</th><td>        <i>/* TODO: report error */</i></td></tr>
<tr><th id="2653">2653</th><td>        <i>/* Drop this interrupt */</i></td></tr>
<tr><th id="2654">2654</th><td>        <b>return</b> <a class="macro" href="../../include/exec/memory.h.html#121" title="(1U &lt;&lt; 0)" data-ref="_M/MEMTX_ERROR">MEMTX_ERROR</a>;</td></tr>
<tr><th id="2655">2655</th><td>    }</td></tr>
<tr><th id="2656">2656</th><td></td></tr>
<tr><th id="2657">2657</th><td>    <a class="ref" href="../../include/hw/i386/apic_internal.h.html#apic_get_class" title='apic_get_class' data-ref="apic_get_class">apic_get_class</a>()-&gt;<a class="ref" href="../../include/hw/i386/apic_internal.h.html#APICCommonClass::send_msi" title='APICCommonClass::send_msi' data-ref="APICCommonClass::send_msi">send_msi</a>(&amp;<a class="local col1 ref" href="#531to" title='to' data-ref="531to">to</a>);</td></tr>
<tr><th id="2658">2658</th><td></td></tr>
<tr><th id="2659">2659</th><td>    <b>return</b> <a class="macro" href="../../include/exec/memory.h.html#120" title="0" data-ref="_M/MEMTX_OK">MEMTX_OK</a>;</td></tr>
<tr><th id="2660">2660</th><td>}</td></tr>
<tr><th id="2661">2661</th><td></td></tr>
<tr><th id="2662">2662</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/exec/memory.h.html#MemoryRegionOps" title='MemoryRegionOps' data-type='struct MemoryRegionOps' data-ref="MemoryRegionOps">MemoryRegionOps</a> <dfn class="tu decl def" id="vtd_mem_ir_ops" title='vtd_mem_ir_ops' data-type='const MemoryRegionOps' data-ref="vtd_mem_ir_ops">vtd_mem_ir_ops</dfn> = {</td></tr>
<tr><th id="2663">2663</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::read_with_attrs" title='MemoryRegionOps::read_with_attrs' data-ref="MemoryRegionOps::read_with_attrs">read_with_attrs</a> = <a class="tu ref" href="#vtd_mem_ir_read" title='vtd_mem_ir_read' data-ref="vtd_mem_ir_read">vtd_mem_ir_read</a>,</td></tr>
<tr><th id="2664">2664</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::write_with_attrs" title='MemoryRegionOps::write_with_attrs' data-ref="MemoryRegionOps::write_with_attrs">write_with_attrs</a> = <a class="tu ref" href="#vtd_mem_ir_write" title='vtd_mem_ir_write' data-ref="vtd_mem_ir_write">vtd_mem_ir_write</a>,</td></tr>
<tr><th id="2665">2665</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::endianness" title='MemoryRegionOps::endianness' data-ref="MemoryRegionOps::endianness">endianness</a> = <a class="enum" href="../../include/exec/cpu-common.h.html#device_endian::DEVICE_LITTLE_ENDIAN" title='device_endian::DEVICE_LITTLE_ENDIAN' data-ref="device_endian::DEVICE_LITTLE_ENDIAN">DEVICE_LITTLE_ENDIAN</a>,</td></tr>
<tr><th id="2666">2666</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::impl" title='MemoryRegionOps::impl' data-ref="MemoryRegionOps::impl">impl</a> = {</td></tr>
<tr><th id="2667">2667</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::min_access_size" title='MemoryRegionOps::(anonymous struct)::min_access_size' data-ref="MemoryRegionOps::(anonymous)::min_access_size">min_access_size</a> = <var>4</var>,</td></tr>
<tr><th id="2668">2668</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::max_access_size" title='MemoryRegionOps::(anonymous struct)::max_access_size' data-ref="MemoryRegionOps::(anonymous)::max_access_size">max_access_size</a> = <var>4</var>,</td></tr>
<tr><th id="2669">2669</th><td>    },</td></tr>
<tr><th id="2670">2670</th><td>    .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::valid" title='MemoryRegionOps::valid' data-ref="MemoryRegionOps::valid">valid</a> = {</td></tr>
<tr><th id="2671">2671</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::min_access_size" title='MemoryRegionOps::(anonymous struct)::min_access_size' data-ref="MemoryRegionOps::(anonymous)::min_access_size">min_access_size</a> = <var>4</var>,</td></tr>
<tr><th id="2672">2672</th><td>        .<a class="ref" href="../../include/exec/memory.h.html#MemoryRegionOps::(anonymous)::max_access_size" title='MemoryRegionOps::(anonymous struct)::max_access_size' data-ref="MemoryRegionOps::(anonymous)::max_access_size">max_access_size</a> = <var>4</var>,</td></tr>
<tr><th id="2673">2673</th><td>    },</td></tr>
<tr><th id="2674">2674</th><td>};</td></tr>
<tr><th id="2675">2675</th><td></td></tr>
<tr><th id="2676">2676</th><td><a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="decl def" id="vtd_find_add_as" title='vtd_find_add_as' data-ref="vtd_find_add_as">vtd_find_add_as</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col3 decl" id="533s" title='s' data-type='IntelIOMMUState *' data-ref="533s">s</dfn>, <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIBus" title='PCIBus' data-type='struct PCIBus' data-ref="PCIBus">PCIBus</a> *<dfn class="local col4 decl" id="534bus" title='bus' data-type='PCIBus *' data-ref="534bus">bus</dfn>, <em>int</em> <dfn class="local col5 decl" id="535devfn" title='devfn' data-type='int' data-ref="535devfn">devfn</dfn>)</td></tr>
<tr><th id="2677">2677</th><td>{</td></tr>
<tr><th id="2678">2678</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uintptr_t" title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t">uintptr_t</a> <dfn class="local col6 decl" id="536key" title='key' data-type='uintptr_t' data-ref="536key">key</dfn> = (<a class="typedef" href="../../../include/stdint.h.html#uintptr_t" title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t">uintptr_t</a>)<a class="local col4 ref" href="#534bus" title='bus' data-ref="534bus">bus</a>;</td></tr>
<tr><th id="2679">2679</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDBus" title='VTDBus' data-type='struct VTDBus' data-ref="VTDBus">VTDBus</a> *<dfn class="local col7 decl" id="537vtd_bus" title='vtd_bus' data-type='VTDBus *' data-ref="537vtd_bus">vtd_bus</dfn> = <a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_lookup" title='g_hash_table_lookup' data-ref="g_hash_table_lookup">g_hash_table_lookup</a>(<a class="local col3 ref" href="#533s" title='s' data-ref="533s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::vtd_as_by_busptr" title='IntelIOMMUState::vtd_as_by_busptr' data-ref="IntelIOMMUState::vtd_as_by_busptr">vtd_as_by_busptr</a>, &amp;<a class="local col6 ref" href="#536key" title='key' data-ref="536key">key</a>);</td></tr>
<tr><th id="2680">2680</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col8 decl" id="538vtd_dev_as" title='vtd_dev_as' data-type='VTDAddressSpace *' data-ref="538vtd_dev_as">vtd_dev_as</dfn>;</td></tr>
<tr><th id="2681">2681</th><td>    <em>char</em> <dfn class="local col9 decl" id="539name" title='name' data-type='char [128]' data-ref="539name">name</dfn>[<var>128</var>];</td></tr>
<tr><th id="2682">2682</th><td></td></tr>
<tr><th id="2683">2683</th><td>    <b>if</b> (!<a class="local col7 ref" href="#537vtd_bus" title='vtd_bus' data-ref="537vtd_bus">vtd_bus</a>) {</td></tr>
<tr><th id="2684">2684</th><td>        <a class="typedef" href="../../../include/stdint.h.html#uintptr_t" title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t">uintptr_t</a> *<dfn class="local col0 decl" id="540new_key" title='new_key' data-type='uintptr_t *' data-ref="540new_key">new_key</dfn> = <a class="ref" href="../../../include/glib-2.0/glib/gmem.h.html#g_malloc" title='g_malloc' data-ref="g_malloc">g_malloc</a>(<b>sizeof</b>(*<a class="local col0 ref" href="#540new_key" title='new_key' data-ref="540new_key">new_key</a>));</td></tr>
<tr><th id="2685">2685</th><td>        *<a class="local col0 ref" href="#540new_key" title='new_key' data-ref="540new_key">new_key</a> = (<a class="typedef" href="../../../include/stdint.h.html#uintptr_t" title='uintptr_t' data-type='unsigned long' data-ref="uintptr_t">uintptr_t</a>)<a class="local col4 ref" href="#534bus" title='bus' data-ref="534bus">bus</a>;</td></tr>
<tr><th id="2686">2686</th><td>        <i>/* No corresponding free() */</i></td></tr>
<tr><th id="2687">2687</th><td>        <a class="local col7 ref" href="#537vtd_bus" title='vtd_bus' data-ref="537vtd_bus">vtd_bus</a> = <a class="ref" href="../../../include/glib-2.0/glib/gmem.h.html#g_malloc0" title='g_malloc0' data-ref="g_malloc0">g_malloc0</a>(<b>sizeof</b>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDBus" title='VTDBus' data-type='struct VTDBus' data-ref="VTDBus">VTDBus</a>) + <b>sizeof</b>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *) * \</td></tr>
<tr><th id="2688">2688</th><td>                            <a class="macro" href="../../include/hw/i386/x86-iommu.h.html#34" title="256" data-ref="_M/X86_IOMMU_PCI_DEVFN_MAX">X86_IOMMU_PCI_DEVFN_MAX</a>);</td></tr>
<tr><th id="2689">2689</th><td>        <a class="local col7 ref" href="#537vtd_bus" title='vtd_bus' data-ref="537vtd_bus">vtd_bus</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDBus::bus" title='VTDBus::bus' data-ref="VTDBus::bus">bus</a> = <a class="local col4 ref" href="#534bus" title='bus' data-ref="534bus">bus</a>;</td></tr>
<tr><th id="2690">2690</th><td>        <a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_insert" title='g_hash_table_insert' data-ref="g_hash_table_insert">g_hash_table_insert</a>(<a class="local col3 ref" href="#533s" title='s' data-ref="533s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::vtd_as_by_busptr" title='IntelIOMMUState::vtd_as_by_busptr' data-ref="IntelIOMMUState::vtd_as_by_busptr">vtd_as_by_busptr</a>, <a class="local col0 ref" href="#540new_key" title='new_key' data-ref="540new_key">new_key</a>, <a class="local col7 ref" href="#537vtd_bus" title='vtd_bus' data-ref="537vtd_bus">vtd_bus</a>);</td></tr>
<tr><th id="2691">2691</th><td>    }</td></tr>
<tr><th id="2692">2692</th><td></td></tr>
<tr><th id="2693">2693</th><td>    <a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a> = <a class="local col7 ref" href="#537vtd_bus" title='vtd_bus' data-ref="537vtd_bus">vtd_bus</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDBus::dev_as" title='VTDBus::dev_as' data-ref="VTDBus::dev_as">dev_as</a>[<a class="local col5 ref" href="#535devfn" title='devfn' data-ref="535devfn">devfn</a>];</td></tr>
<tr><th id="2694">2694</th><td></td></tr>
<tr><th id="2695">2695</th><td>    <b>if</b> (!<a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>) {</td></tr>
<tr><th id="2696">2696</th><td>        <a class="ref" href="../../../include/stdio.h.html#snprintf" title='snprintf' data-ref="snprintf">snprintf</a>(<a class="local col9 ref" href="#539name" title='name' data-ref="539name">name</a>, <b>sizeof</b>(<a class="local col9 ref" href="#539name" title='name' data-ref="539name">name</a>), <q>"intel_iommu_devfn_%d"</q>, <a class="local col5 ref" href="#535devfn" title='devfn' data-ref="535devfn">devfn</a>);</td></tr>
<tr><th id="2697">2697</th><td>        <a class="local col7 ref" href="#537vtd_bus" title='vtd_bus' data-ref="537vtd_bus">vtd_bus</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDBus::dev_as" title='VTDBus::dev_as' data-ref="VTDBus::dev_as">dev_as</a>[<a class="local col5 ref" href="#535devfn" title='devfn' data-ref="535devfn">devfn</a>] = <a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a> = <a class="ref" href="../../../include/glib-2.0/glib/gmem.h.html#g_malloc0" title='g_malloc0' data-ref="g_malloc0">g_malloc0</a>(<b>sizeof</b>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a>));</td></tr>
<tr><th id="2698">2698</th><td></td></tr>
<tr><th id="2699">2699</th><td>        <a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::bus" title='VTDAddressSpace::bus' data-ref="VTDAddressSpace::bus">bus</a> = <a class="local col4 ref" href="#534bus" title='bus' data-ref="534bus">bus</a>;</td></tr>
<tr><th id="2700">2700</th><td>        <a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a> = (<a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a>)<a class="local col5 ref" href="#535devfn" title='devfn' data-ref="535devfn">devfn</a>;</td></tr>
<tr><th id="2701">2701</th><td>        <a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu_state" title='VTDAddressSpace::iommu_state' data-ref="VTDAddressSpace::iommu_state">iommu_state</a> = <a class="local col3 ref" href="#533s" title='s' data-ref="533s">s</a>;</td></tr>
<tr><th id="2702">2702</th><td>        <a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::context_cache_entry" title='VTDAddressSpace::context_cache_entry' data-ref="VTDAddressSpace::context_cache_entry">context_cache_entry</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextCacheEntry::context_cache_gen" title='VTDContextCacheEntry::context_cache_gen' data-ref="VTDContextCacheEntry::context_cache_gen">context_cache_gen</a> = <var>0</var>;</td></tr>
<tr><th id="2703">2703</th><td></td></tr>
<tr><th id="2704">2704</th><td>        <i>/*</i></td></tr>
<tr><th id="2705">2705</th><td><i>         * Memory region relationships looks like (Address range shows</i></td></tr>
<tr><th id="2706">2706</th><td><i>         * only lower 32 bits to make it short in length...):</i></td></tr>
<tr><th id="2707">2707</th><td><i>         *</i></td></tr>
<tr><th id="2708">2708</th><td><i>         * |-----------------+-------------------+----------|</i></td></tr>
<tr><th id="2709">2709</th><td><i>         * | Name            | Address range     | Priority |</i></td></tr>
<tr><th id="2710">2710</th><td><i>         * |-----------------+-------------------+----------+</i></td></tr>
<tr><th id="2711">2711</th><td><i>         * | vtd_root        | 00000000-ffffffff |        0 |</i></td></tr>
<tr><th id="2712">2712</th><td><i>         * |  intel_iommu    | 00000000-ffffffff |        1 |</i></td></tr>
<tr><th id="2713">2713</th><td><i>         * |  vtd_sys_alias  | 00000000-ffffffff |        1 |</i></td></tr>
<tr><th id="2714">2714</th><td><i>         * |  intel_iommu_ir | fee00000-feefffff |       64 |</i></td></tr>
<tr><th id="2715">2715</th><td><i>         * |-----------------+-------------------+----------|</i></td></tr>
<tr><th id="2716">2716</th><td><i>         *</i></td></tr>
<tr><th id="2717">2717</th><td><i>         * We enable/disable DMAR by switching enablement for</i></td></tr>
<tr><th id="2718">2718</th><td><i>         * vtd_sys_alias and intel_iommu regions. IR region is always</i></td></tr>
<tr><th id="2719">2719</th><td><i>         * enabled.</i></td></tr>
<tr><th id="2720">2720</th><td><i>         */</i></td></tr>
<tr><th id="2721">2721</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_init_iommu" title='memory_region_init_iommu' data-ref="memory_region_init_iommu">memory_region_init_iommu</a>(&amp;<a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu" title='VTDAddressSpace::iommu' data-ref="VTDAddressSpace::iommu">iommu</a>, <b>sizeof</b>(<a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu" title='VTDAddressSpace::iommu' data-ref="VTDAddressSpace::iommu">iommu</a>),</td></tr>
<tr><th id="2722">2722</th><td>                                 <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#35" title="&quot;intel-iommu-iommu-memory-region&quot;" data-ref="_M/TYPE_INTEL_IOMMU_MEMORY_REGION">TYPE_INTEL_IOMMU_MEMORY_REGION</a>, <a class="macro" href="../../include/qom/object.h.html#473" title="((Object *)(s))" data-ref="_M/OBJECT">OBJECT</a>(<a class="local col3 ref" href="#533s" title='s' data-ref="533s">s</a>),</td></tr>
<tr><th id="2723">2723</th><td>                                 <q>"intel_iommu_dmar"</q>,</td></tr>
<tr><th id="2724">2724</th><td>                                 <a class="macro" href="../../../include/stdint.h.html#169" title="(18446744073709551615UL)" data-ref="_M/UINT64_MAX">UINT64_MAX</a>);</td></tr>
<tr><th id="2725">2725</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_init_alias" title='memory_region_init_alias' data-ref="memory_region_init_alias">memory_region_init_alias</a>(&amp;<a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::sys_alias" title='VTDAddressSpace::sys_alias' data-ref="VTDAddressSpace::sys_alias">sys_alias</a>, <a class="macro" href="../../include/qom/object.h.html#473" title="((Object *)(s))" data-ref="_M/OBJECT">OBJECT</a>(<a class="local col3 ref" href="#533s" title='s' data-ref="533s">s</a>),</td></tr>
<tr><th id="2726">2726</th><td>                                 <q>"vtd_sys_alias"</q>, <a class="ref" href="../../include/exec/address-spaces.h.html#get_system_memory" title='get_system_memory' data-ref="get_system_memory">get_system_memory</a>(),</td></tr>
<tr><th id="2727">2727</th><td>                                 <var>0</var>, <a class="ref" href="../../include/exec/memory.h.html#memory_region_size" title='memory_region_size' data-ref="memory_region_size">memory_region_size</a>(<a class="ref" href="../../include/exec/address-spaces.h.html#get_system_memory" title='get_system_memory' data-ref="get_system_memory">get_system_memory</a>()));</td></tr>
<tr><th id="2728">2728</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_init_io" title='memory_region_init_io' data-ref="memory_region_init_io">memory_region_init_io</a>(&amp;<a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu_ir" title='VTDAddressSpace::iommu_ir' data-ref="VTDAddressSpace::iommu_ir">iommu_ir</a>, <a class="macro" href="../../include/qom/object.h.html#473" title="((Object *)(s))" data-ref="_M/OBJECT">OBJECT</a>(<a class="local col3 ref" href="#533s" title='s' data-ref="533s">s</a>),</td></tr>
<tr><th id="2729">2729</th><td>                              &amp;<a class="tu ref" href="#vtd_mem_ir_ops" title='vtd_mem_ir_ops' data-use='a' data-ref="vtd_mem_ir_ops">vtd_mem_ir_ops</a>, <a class="local col3 ref" href="#533s" title='s' data-ref="533s">s</a>, <q>"intel_iommu_ir"</q>,</td></tr>
<tr><th id="2730">2730</th><td>                              <a class="macro" href="intel_iommu_internal.h.html#113" title="(0xfeefffffULL - 0xfee00000ULL + 1)" data-ref="_M/VTD_INTERRUPT_ADDR_SIZE">VTD_INTERRUPT_ADDR_SIZE</a>);</td></tr>
<tr><th id="2731">2731</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_init" title='memory_region_init' data-ref="memory_region_init">memory_region_init</a>(&amp;<a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::root" title='VTDAddressSpace::root' data-ref="VTDAddressSpace::root">root</a>, <a class="macro" href="../../include/qom/object.h.html#473" title="((Object *)(s))" data-ref="_M/OBJECT">OBJECT</a>(<a class="local col3 ref" href="#533s" title='s' data-ref="533s">s</a>),</td></tr>
<tr><th id="2732">2732</th><td>                           <q>"vtd_root"</q>, <a class="macro" href="../../../include/stdint.h.html#169" title="(18446744073709551615UL)" data-ref="_M/UINT64_MAX">UINT64_MAX</a>);</td></tr>
<tr><th id="2733">2733</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_add_subregion_overlap" title='memory_region_add_subregion_overlap' data-ref="memory_region_add_subregion_overlap">memory_region_add_subregion_overlap</a>(&amp;<a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::root" title='VTDAddressSpace::root' data-ref="VTDAddressSpace::root">root</a>,</td></tr>
<tr><th id="2734">2734</th><td>                                            <a class="macro" href="intel_iommu_internal.h.html#111" title="0xfee00000ULL" data-ref="_M/VTD_INTERRUPT_ADDR_FIRST">VTD_INTERRUPT_ADDR_FIRST</a>,</td></tr>
<tr><th id="2735">2735</th><td>                                            &amp;<a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu_ir" title='VTDAddressSpace::iommu_ir' data-ref="VTDAddressSpace::iommu_ir">iommu_ir</a>, <var>64</var>);</td></tr>
<tr><th id="2736">2736</th><td>        <a class="ref" href="../../include/exec/memory.h.html#address_space_init" title='address_space_init' data-ref="address_space_init">address_space_init</a>(&amp;<a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::as" title='VTDAddressSpace::as' data-ref="VTDAddressSpace::as">as</a>, &amp;<a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::root" title='VTDAddressSpace::root' data-ref="VTDAddressSpace::root">root</a>, <a class="local col9 ref" href="#539name" title='name' data-ref="539name">name</a>);</td></tr>
<tr><th id="2737">2737</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_add_subregion_overlap" title='memory_region_add_subregion_overlap' data-ref="memory_region_add_subregion_overlap">memory_region_add_subregion_overlap</a>(&amp;<a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::root" title='VTDAddressSpace::root' data-ref="VTDAddressSpace::root">root</a>, <var>0</var>,</td></tr>
<tr><th id="2738">2738</th><td>                                            &amp;<a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::sys_alias" title='VTDAddressSpace::sys_alias' data-ref="VTDAddressSpace::sys_alias">sys_alias</a>, <var>1</var>);</td></tr>
<tr><th id="2739">2739</th><td>        <a class="ref" href="../../include/exec/memory.h.html#memory_region_add_subregion_overlap" title='memory_region_add_subregion_overlap' data-ref="memory_region_add_subregion_overlap">memory_region_add_subregion_overlap</a>(&amp;<a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::root" title='VTDAddressSpace::root' data-ref="VTDAddressSpace::root">root</a>, <var>0</var>,</td></tr>
<tr><th id="2740">2740</th><td>                                            <a class="macro" href="../../include/exec/memory.h.html#36" title="((MemoryRegion *)object_dynamic_cast_assert(((Object *)((&amp;vtd_dev_as-&gt;iommu))), (&quot;qemu:memory-region&quot;), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2740, __func__))" data-ref="_M/MEMORY_REGION">MEMORY_REGION</a>(&amp;<a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu" title='VTDAddressSpace::iommu' data-ref="VTDAddressSpace::iommu">iommu</a>),</td></tr>
<tr><th id="2741">2741</th><td>                                            <var>1</var>);</td></tr>
<tr><th id="2742">2742</th><td>        <a class="tu ref" href="#vtd_switch_address_space" title='vtd_switch_address_space' data-use='c' data-ref="vtd_switch_address_space">vtd_switch_address_space</a>(<a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>);</td></tr>
<tr><th id="2743">2743</th><td>    }</td></tr>
<tr><th id="2744">2744</th><td>    <b>return</b> <a class="local col8 ref" href="#538vtd_dev_as" title='vtd_dev_as' data-ref="538vtd_dev_as">vtd_dev_as</a>;</td></tr>
<tr><th id="2745">2745</th><td>}</td></tr>
<tr><th id="2746">2746</th><td></td></tr>
<tr><th id="2747">2747</th><td><i  data-doc="vtd_address_space_unmap">/* Unmap the whole range in the notifier's scope. */</i></td></tr>
<tr><th id="2748">2748</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_address_space_unmap" title='vtd_address_space_unmap' data-type='void vtd_address_space_unmap(VTDAddressSpace * as, IOMMUNotifier * n)' data-ref="vtd_address_space_unmap">vtd_address_space_unmap</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col1 decl" id="541as" title='as' data-type='VTDAddressSpace *' data-ref="541as">as</dfn>, <a class="typedef" href="../../include/exec/memory.h.html#IOMMUNotifier" title='IOMMUNotifier' data-type='struct IOMMUNotifier' data-ref="IOMMUNotifier">IOMMUNotifier</a> *<dfn class="local col2 decl" id="542n" title='n' data-type='IOMMUNotifier *' data-ref="542n">n</dfn>)</td></tr>
<tr><th id="2749">2749</th><td>{</td></tr>
<tr><th id="2750">2750</th><td>    <a class="typedef" href="../../include/exec/memory.h.html#IOMMUTLBEntry" title='IOMMUTLBEntry' data-type='struct IOMMUTLBEntry' data-ref="IOMMUTLBEntry">IOMMUTLBEntry</a> <dfn class="local col3 decl" id="543entry" title='entry' data-type='IOMMUTLBEntry' data-ref="543entry">entry</dfn>;</td></tr>
<tr><th id="2751">2751</th><td>    <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col4 decl" id="544size" title='size' data-type='hwaddr' data-ref="544size">size</dfn>;</td></tr>
<tr><th id="2752">2752</th><td>    <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col5 decl" id="545start" title='start' data-type='hwaddr' data-ref="545start">start</dfn> = <a class="local col2 ref" href="#542n" title='n' data-ref="542n">n</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUNotifier::start" title='IOMMUNotifier::start' data-ref="IOMMUNotifier::start">start</a>;</td></tr>
<tr><th id="2753">2753</th><td>    <a class="typedef" href="../../include/exec/hwaddr.h.html#hwaddr" title='hwaddr' data-type='uint64_t' data-ref="hwaddr">hwaddr</a> <dfn class="local col6 decl" id="546end" title='end' data-type='hwaddr' data-ref="546end">end</dfn> = <a class="local col2 ref" href="#542n" title='n' data-ref="542n">n</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUNotifier::end" title='IOMMUNotifier::end' data-ref="IOMMUNotifier::end">end</a>;</td></tr>
<tr><th id="2754">2754</th><td></td></tr>
<tr><th id="2755">2755</th><td>    <i>/*</i></td></tr>
<tr><th id="2756">2756</th><td><i>     * Note: all the codes in this function has a assumption that IOVA</i></td></tr>
<tr><th id="2757">2757</th><td><i>     * bits are no more than VTD_MGAW bits (which is restricted by</i></td></tr>
<tr><th id="2758">2758</th><td><i>     * VT-d spec), otherwise we need to consider overflow of 64 bits.</i></td></tr>
<tr><th id="2759">2759</th><td><i>     */</i></td></tr>
<tr><th id="2760">2760</th><td></td></tr>
<tr><th id="2761">2761</th><td>    <b>if</b> (<a class="local col6 ref" href="#546end" title='end' data-ref="546end">end</a> &gt; <a class="macro" href="intel_iommu_internal.h.html#201" title="(1ULL &lt;&lt; 39)" data-ref="_M/VTD_ADDRESS_SIZE">VTD_ADDRESS_SIZE</a>) {</td></tr>
<tr><th id="2762">2762</th><td>        <i>/*</i></td></tr>
<tr><th id="2763">2763</th><td><i>         * Don't need to unmap regions that is bigger than the whole</i></td></tr>
<tr><th id="2764">2764</th><td><i>         * VT-d supported address space size</i></td></tr>
<tr><th id="2765">2765</th><td><i>         */</i></td></tr>
<tr><th id="2766">2766</th><td>        <a class="local col6 ref" href="#546end" title='end' data-ref="546end">end</a> = <a class="macro" href="intel_iommu_internal.h.html#201" title="(1ULL &lt;&lt; 39)" data-ref="_M/VTD_ADDRESS_SIZE">VTD_ADDRESS_SIZE</a>;</td></tr>
<tr><th id="2767">2767</th><td>    }</td></tr>
<tr><th id="2768">2768</th><td></td></tr>
<tr><th id="2769">2769</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((start &lt;= end) ? (void) (0) : __assert_fail (&quot;start &lt;= end&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2769, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#545start" title='start' data-ref="545start">start</a> &lt;= <a class="local col6 ref" href="#546end" title='end' data-ref="546end">end</a>);</td></tr>
<tr><th id="2770">2770</th><td>    <a class="local col4 ref" href="#544size" title='size' data-ref="544size">size</a> = <a class="local col6 ref" href="#546end" title='end' data-ref="546end">end</a> - <a class="local col5 ref" href="#545start" title='start' data-ref="545start">start</a>;</td></tr>
<tr><th id="2771">2771</th><td></td></tr>
<tr><th id="2772">2772</th><td>    <b>if</b> (<a class="ref" href="../../include/qemu/host-utils.h.html#ctpop64" title='ctpop64' data-ref="ctpop64">ctpop64</a>(<a class="local col4 ref" href="#544size" title='size' data-ref="544size">size</a>) != <var>1</var>) {</td></tr>
<tr><th id="2773">2773</th><td>        <i>/*</i></td></tr>
<tr><th id="2774">2774</th><td><i>         * This size cannot format a correct mask. Let's enlarge it to</i></td></tr>
<tr><th id="2775">2775</th><td><i>         * suite the minimum available mask.</i></td></tr>
<tr><th id="2776">2776</th><td><i>         */</i></td></tr>
<tr><th id="2777">2777</th><td>        <em>int</em> <dfn class="local col7 decl" id="547n" title='n' data-type='int' data-ref="547n">n</dfn> = <var>64</var> - <a class="ref" href="../../include/qemu/host-utils.h.html#clz64" title='clz64' data-ref="clz64">clz64</a>(<a class="local col4 ref" href="#544size" title='size' data-ref="544size">size</a>);</td></tr>
<tr><th id="2778">2778</th><td>        <b>if</b> (<a class="local col7 ref" href="#547n" title='n' data-ref="547n">n</a> &gt; <a class="macro" href="intel_iommu_internal.h.html#200" title="39" data-ref="_M/VTD_MGAW">VTD_MGAW</a>) {</td></tr>
<tr><th id="2779">2779</th><td>            <i>/* should not happen, but in case it happens, limit it */</i></td></tr>
<tr><th id="2780">2780</th><td>            <a class="local col7 ref" href="#547n" title='n' data-ref="547n">n</a> = <a class="macro" href="intel_iommu_internal.h.html#200" title="39" data-ref="_M/VTD_MGAW">VTD_MGAW</a>;</td></tr>
<tr><th id="2781">2781</th><td>        }</td></tr>
<tr><th id="2782">2782</th><td>        <a class="local col4 ref" href="#544size" title='size' data-ref="544size">size</a> = <var>1ULL</var> &lt;&lt; <a class="local col7 ref" href="#547n" title='n' data-ref="547n">n</a>;</td></tr>
<tr><th id="2783">2783</th><td>    }</td></tr>
<tr><th id="2784">2784</th><td></td></tr>
<tr><th id="2785">2785</th><td>    <a class="local col3 ref" href="#543entry" title='entry' data-ref="543entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::target_as" title='IOMMUTLBEntry::target_as' data-ref="IOMMUTLBEntry::target_as">target_as</a> = &amp;<a class="ref" href="../../include/exec/address-spaces.h.html#address_space_memory" title='address_space_memory' data-ref="address_space_memory">address_space_memory</a>;</td></tr>
<tr><th id="2786">2786</th><td>    <i>/* Adjust iova for the size */</i></td></tr>
<tr><th id="2787">2787</th><td>    <a class="local col3 ref" href="#543entry" title='entry' data-ref="543entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::iova" title='IOMMUTLBEntry::iova' data-ref="IOMMUTLBEntry::iova">iova</a> = <a class="local col2 ref" href="#542n" title='n' data-ref="542n">n</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUNotifier::start" title='IOMMUNotifier::start' data-ref="IOMMUNotifier::start">start</a> &amp; ~(<a class="local col4 ref" href="#544size" title='size' data-ref="544size">size</a> - <var>1</var>);</td></tr>
<tr><th id="2788">2788</th><td>    <i>/* This field is meaningless for unmap */</i></td></tr>
<tr><th id="2789">2789</th><td>    <a class="local col3 ref" href="#543entry" title='entry' data-ref="543entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::translated_addr" title='IOMMUTLBEntry::translated_addr' data-ref="IOMMUTLBEntry::translated_addr">translated_addr</a> = <var>0</var>;</td></tr>
<tr><th id="2790">2790</th><td>    <a class="local col3 ref" href="#543entry" title='entry' data-ref="543entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::perm" title='IOMMUTLBEntry::perm' data-ref="IOMMUTLBEntry::perm">perm</a> = <a class="enum" href="../../include/exec/memory.h.html#IOMMU_NONE" title='IOMMU_NONE' data-ref="IOMMU_NONE">IOMMU_NONE</a>;</td></tr>
<tr><th id="2791">2791</th><td>    <a class="local col3 ref" href="#543entry" title='entry' data-ref="543entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::addr_mask" title='IOMMUTLBEntry::addr_mask' data-ref="IOMMUTLBEntry::addr_mask">addr_mask</a> = <a class="local col4 ref" href="#544size" title='size' data-ref="544size">size</a> - <var>1</var>;</td></tr>
<tr><th id="2792">2792</th><td></td></tr>
<tr><th id="2793">2793</th><td>    <a class="ref" href="trace.h.html#trace_vtd_as_unmap_whole" title='trace_vtd_as_unmap_whole' data-ref="trace_vtd_as_unmap_whole">trace_vtd_as_unmap_whole</a>(<a class="ref" href="../../include/hw/pci/pci.h.html#pci_bus_num" title='pci_bus_num' data-ref="pci_bus_num">pci_bus_num</a>(<a class="local col1 ref" href="#541as" title='as' data-ref="541as">as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::bus" title='VTDAddressSpace::bus' data-ref="VTDAddressSpace::bus">bus</a>),</td></tr>
<tr><th id="2794">2794</th><td>                             <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#43" title="(((as-&gt;devfn) &gt;&gt; 3) &amp; 0x1f)" data-ref="_M/VTD_PCI_SLOT">VTD_PCI_SLOT</a>(<a class="local col1 ref" href="#541as" title='as' data-ref="541as">as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>),</td></tr>
<tr><th id="2795">2795</th><td>                             <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#44" title="((as-&gt;devfn) &amp; 0x07)" data-ref="_M/VTD_PCI_FUNC">VTD_PCI_FUNC</a>(<a class="local col1 ref" href="#541as" title='as' data-ref="541as">as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>),</td></tr>
<tr><th id="2796">2796</th><td>                             <a class="local col3 ref" href="#543entry" title='entry' data-ref="543entry">entry</a>.<a class="ref" href="../../include/exec/memory.h.html#IOMMUTLBEntry::iova" title='IOMMUTLBEntry::iova' data-ref="IOMMUTLBEntry::iova">iova</a>, <a class="local col4 ref" href="#544size" title='size' data-ref="544size">size</a>);</td></tr>
<tr><th id="2797">2797</th><td></td></tr>
<tr><th id="2798">2798</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_notify_one" title='memory_region_notify_one' data-ref="memory_region_notify_one">memory_region_notify_one</a>(<a class="local col2 ref" href="#542n" title='n' data-ref="542n">n</a>, &amp;<a class="local col3 ref" href="#543entry" title='entry' data-ref="543entry">entry</a>);</td></tr>
<tr><th id="2799">2799</th><td>}</td></tr>
<tr><th id="2800">2800</th><td></td></tr>
<tr><th id="2801">2801</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_address_space_unmap_all" title='vtd_address_space_unmap_all' data-type='void vtd_address_space_unmap_all(IntelIOMMUState * s)' data-ref="vtd_address_space_unmap_all">vtd_address_space_unmap_all</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col8 decl" id="548s" title='s' data-type='IntelIOMMUState *' data-ref="548s">s</dfn>)</td></tr>
<tr><th id="2802">2802</th><td>{</td></tr>
<tr><th id="2803">2803</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode" title='IntelIOMMUNotifierNode' data-type='struct IntelIOMMUNotifierNode' data-ref="IntelIOMMUNotifierNode">IntelIOMMUNotifierNode</a> *<dfn class="local col9 decl" id="549node" title='node' data-type='IntelIOMMUNotifierNode *' data-ref="549node">node</dfn>;</td></tr>
<tr><th id="2804">2804</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col0 decl" id="550vtd_as" title='vtd_as' data-type='VTDAddressSpace *' data-ref="550vtd_as">vtd_as</dfn>;</td></tr>
<tr><th id="2805">2805</th><td>    <a class="typedef" href="../../include/exec/memory.h.html#IOMMUNotifier" title='IOMMUNotifier' data-type='struct IOMMUNotifier' data-ref="IOMMUNotifier">IOMMUNotifier</a> *<dfn class="local col1 decl" id="551n" title='n' data-type='IOMMUNotifier *' data-ref="551n">n</dfn>;</td></tr>
<tr><th id="2806">2806</th><td></td></tr>
<tr><th id="2807">2807</th><td>    <a class="macro" href="../../include/qemu/queue.h.html#149" title="for ((node) = ((&amp;s-&gt;notifiers_list)-&gt;lh_first); (node); (node) = ((node)-&gt;next.le_next))" data-ref="_M/QLIST_FOREACH">QLIST_FOREACH</a>(<a class="local col9 ref" href="#549node" title='node' data-ref="549node">node</a>, &amp;<a class="local col8 ref" href="#548s" title='s' data-ref="548s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::notifiers_list" title='IntelIOMMUState::notifiers_list' data-ref="IntelIOMMUState::notifiers_list">notifiers_list</a>, <a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode::next" title='IntelIOMMUNotifierNode::next' data-ref="IntelIOMMUNotifierNode::next">next</a>) {</td></tr>
<tr><th id="2808">2808</th><td>        <a class="local col0 ref" href="#550vtd_as" title='vtd_as' data-ref="550vtd_as">vtd_as</a> = <a class="local col9 ref" href="#549node" title='node' data-ref="549node">node</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUNotifierNode::vtd_as" title='IntelIOMMUNotifierNode::vtd_as' data-ref="IntelIOMMUNotifierNode::vtd_as">vtd_as</a>;</td></tr>
<tr><th id="2809">2809</th><td>        <a class="macro" href="../../include/exec/memory.h.html#276" title="for (((n)) = ((&amp;(&amp;vtd_as-&gt;iommu)-&gt;iommu_notify)-&gt;lh_first); ((n)); ((n)) = (((n))-&gt;node.le_next))" data-ref="_M/IOMMU_NOTIFIER_FOREACH">IOMMU_NOTIFIER_FOREACH</a>(<a class="local col1 ref" href="#551n" title='n' data-ref="551n">n</a>, &amp;<a class="local col0 ref" href="#550vtd_as" title='vtd_as' data-ref="550vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu" title='VTDAddressSpace::iommu' data-ref="VTDAddressSpace::iommu">iommu</a>) {</td></tr>
<tr><th id="2810">2810</th><td>            <a class="tu ref" href="#vtd_address_space_unmap" title='vtd_address_space_unmap' data-use='c' data-ref="vtd_address_space_unmap">vtd_address_space_unmap</a>(<a class="local col0 ref" href="#550vtd_as" title='vtd_as' data-ref="550vtd_as">vtd_as</a>, <a class="local col1 ref" href="#551n" title='n' data-ref="551n">n</a>);</td></tr>
<tr><th id="2811">2811</th><td>        }</td></tr>
<tr><th id="2812">2812</th><td>    }</td></tr>
<tr><th id="2813">2813</th><td>}</td></tr>
<tr><th id="2814">2814</th><td></td></tr>
<tr><th id="2815">2815</th><td><em>static</em> <em>int</em> <dfn class="tu decl def" id="vtd_replay_hook" title='vtd_replay_hook' data-type='int vtd_replay_hook(IOMMUTLBEntry * entry, void * private)' data-ref="vtd_replay_hook">vtd_replay_hook</dfn>(<a class="typedef" href="../../include/exec/memory.h.html#IOMMUTLBEntry" title='IOMMUTLBEntry' data-type='struct IOMMUTLBEntry' data-ref="IOMMUTLBEntry">IOMMUTLBEntry</a> *<dfn class="local col2 decl" id="552entry" title='entry' data-type='IOMMUTLBEntry *' data-ref="552entry">entry</dfn>, <em>void</em> *<dfn class="local col3 decl" id="553private" title='private' data-type='void *' data-ref="553private">private</dfn>)</td></tr>
<tr><th id="2816">2816</th><td>{</td></tr>
<tr><th id="2817">2817</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_notify_one" title='memory_region_notify_one' data-ref="memory_region_notify_one">memory_region_notify_one</a>((<a class="typedef" href="../../include/exec/memory.h.html#IOMMUNotifier" title='IOMMUNotifier' data-type='struct IOMMUNotifier' data-ref="IOMMUNotifier">IOMMUNotifier</a> *)<a class="local col3 ref" href="#553private" title='private' data-ref="553private">private</a>, <a class="local col2 ref" href="#552entry" title='entry' data-ref="552entry">entry</a>);</td></tr>
<tr><th id="2818">2818</th><td>    <b>return</b> <var>0</var>;</td></tr>
<tr><th id="2819">2819</th><td>}</td></tr>
<tr><th id="2820">2820</th><td></td></tr>
<tr><th id="2821">2821</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_iommu_replay" title='vtd_iommu_replay' data-type='void vtd_iommu_replay(IOMMUMemoryRegion * iommu_mr, IOMMUNotifier * n)' data-ref="vtd_iommu_replay">vtd_iommu_replay</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#IOMMUMemoryRegion" title='IOMMUMemoryRegion' data-type='struct IOMMUMemoryRegion' data-ref="IOMMUMemoryRegion">IOMMUMemoryRegion</a> *<dfn class="local col4 decl" id="554iommu_mr" title='iommu_mr' data-type='IOMMUMemoryRegion *' data-ref="554iommu_mr">iommu_mr</dfn>, <a class="typedef" href="../../include/exec/memory.h.html#IOMMUNotifier" title='IOMMUNotifier' data-type='struct IOMMUNotifier' data-ref="IOMMUNotifier">IOMMUNotifier</a> *<dfn class="local col5 decl" id="555n" title='n' data-type='IOMMUNotifier *' data-ref="555n">n</dfn>)</td></tr>
<tr><th id="2822">2822</th><td>{</td></tr>
<tr><th id="2823">2823</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col6 decl" id="556vtd_as" title='vtd_as' data-type='VTDAddressSpace *' data-ref="556vtd_as">vtd_as</dfn> = <a class="macro" href="../../include/qemu/compiler.h.html#62" title="({ const typeof(((VTDAddressSpace *) 0)-&gt;iommu) *__mptr = (iommu_mr); (VTDAddressSpace *) ((char *) __mptr - __builtin_offsetof(VTDAddressSpace, iommu));})" data-ref="_M/container_of">container_of</a>(<a class="local col4 ref" href="#554iommu_mr" title='iommu_mr' data-ref="554iommu_mr">iommu_mr</a>, <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a>, <a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu" title='VTDAddressSpace::iommu' data-ref="VTDAddressSpace::iommu">iommu</a>);</td></tr>
<tr><th id="2824">2824</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col7 decl" id="557s" title='s' data-type='IntelIOMMUState *' data-ref="557s">s</dfn> = <a class="local col6 ref" href="#556vtd_as" title='vtd_as' data-ref="556vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::iommu_state" title='VTDAddressSpace::iommu_state' data-ref="VTDAddressSpace::iommu_state">iommu_state</a>;</td></tr>
<tr><th id="2825">2825</th><td>    <a class="typedef" href="../../../include/stdint.h.html#uint8_t" title='uint8_t' data-type='unsigned char' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="558bus_n" title='bus_n' data-type='uint8_t' data-ref="558bus_n">bus_n</dfn> = <a class="ref" href="../../include/hw/pci/pci.h.html#pci_bus_num" title='pci_bus_num' data-ref="pci_bus_num">pci_bus_num</a>(<a class="local col6 ref" href="#556vtd_as" title='vtd_as' data-ref="556vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::bus" title='VTDAddressSpace::bus' data-ref="VTDAddressSpace::bus">bus</a>);</td></tr>
<tr><th id="2826">2826</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry" title='VTDContextEntry' data-type='struct VTDContextEntry' data-ref="VTDContextEntry">VTDContextEntry</a> <dfn class="local col9 decl" id="559ce" title='ce' data-type='VTDContextEntry' data-ref="559ce">ce</dfn>;</td></tr>
<tr><th id="2827">2827</th><td></td></tr>
<tr><th id="2828">2828</th><td>    <i>/*</i></td></tr>
<tr><th id="2829">2829</th><td><i>     * The replay can be triggered by either a invalidation or a newly</i></td></tr>
<tr><th id="2830">2830</th><td><i>     * created entry. No matter what, we release existing mappings</i></td></tr>
<tr><th id="2831">2831</th><td><i>     * (it means flushing caches for UNMAP-only registers).</i></td></tr>
<tr><th id="2832">2832</th><td><i>     */</i></td></tr>
<tr><th id="2833">2833</th><td>    <a class="tu ref" href="#vtd_address_space_unmap" title='vtd_address_space_unmap' data-use='c' data-ref="vtd_address_space_unmap">vtd_address_space_unmap</a>(<a class="local col6 ref" href="#556vtd_as" title='vtd_as' data-ref="556vtd_as">vtd_as</a>, <a class="local col5 ref" href="#555n" title='n' data-ref="555n">n</a>);</td></tr>
<tr><th id="2834">2834</th><td></td></tr>
<tr><th id="2835">2835</th><td>    <b>if</b> (<a class="tu ref" href="#vtd_dev_to_context_entry" title='vtd_dev_to_context_entry' data-use='c' data-ref="vtd_dev_to_context_entry">vtd_dev_to_context_entry</a>(<a class="local col7 ref" href="#557s" title='s' data-ref="557s">s</a>, <a class="local col8 ref" href="#558bus_n" title='bus_n' data-ref="558bus_n">bus_n</a>, <a class="local col6 ref" href="#556vtd_as" title='vtd_as' data-ref="556vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>, &amp;<a class="local col9 ref" href="#559ce" title='ce' data-ref="559ce">ce</a>) == <var>0</var>) {</td></tr>
<tr><th id="2836">2836</th><td>        <a class="ref" href="trace.h.html#trace_vtd_replay_ce_valid" title='trace_vtd_replay_ce_valid' data-ref="trace_vtd_replay_ce_valid">trace_vtd_replay_ce_valid</a>(<a class="local col8 ref" href="#558bus_n" title='bus_n' data-ref="558bus_n">bus_n</a>, <a class="macro" href="../../include/hw/pci/pci.h.html#17" title="(((vtd_as-&gt;devfn) &gt;&gt; 3) &amp; 0x1f)" data-ref="_M/PCI_SLOT">PCI_SLOT</a>(<a class="local col6 ref" href="#556vtd_as" title='vtd_as' data-ref="556vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>),</td></tr>
<tr><th id="2837">2837</th><td>                                  <a class="macro" href="../../include/hw/pci/pci.h.html#18" title="((vtd_as-&gt;devfn) &amp; 0x07)" data-ref="_M/PCI_FUNC">PCI_FUNC</a>(<a class="local col6 ref" href="#556vtd_as" title='vtd_as' data-ref="556vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>),</td></tr>
<tr><th id="2838">2838</th><td>                                  <a class="macro" href="intel_iommu_internal.h.html#422" title="(((ce.hi) &gt;&gt; 8) &amp; ((1UL &lt;&lt; 16) - 1))" data-ref="_M/VTD_CONTEXT_ENTRY_DID">VTD_CONTEXT_ENTRY_DID</a>(<a class="local col9 ref" href="#559ce" title='ce' data-ref="559ce">ce</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::hi" title='VTDContextEntry::hi' data-ref="VTDContextEntry::hi">hi</a>),</td></tr>
<tr><th id="2839">2839</th><td>                                  <a class="local col9 ref" href="#559ce" title='ce' data-ref="559ce">ce</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::hi" title='VTDContextEntry::hi' data-ref="VTDContextEntry::hi">hi</a>, <a class="local col9 ref" href="#559ce" title='ce' data-ref="559ce">ce</a>.<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDContextEntry::lo" title='VTDContextEntry::lo' data-ref="VTDContextEntry::lo">lo</a>);</td></tr>
<tr><th id="2840">2840</th><td>        <a class="tu ref" href="#vtd_page_walk" title='vtd_page_walk' data-use='c' data-ref="vtd_page_walk">vtd_page_walk</a>(&amp;<a class="local col9 ref" href="#559ce" title='ce' data-ref="559ce">ce</a>, <var>0</var>, ~<var>0ULL</var>, <a class="tu ref" href="#vtd_replay_hook" title='vtd_replay_hook' data-use='r' data-ref="vtd_replay_hook">vtd_replay_hook</a>, (<em>void</em> *)<a class="local col5 ref" href="#555n" title='n' data-ref="555n">n</a>, <span class="macro" title="0" data-ref="_M/false">false</span>);</td></tr>
<tr><th id="2841">2841</th><td>    } <b>else</b> {</td></tr>
<tr><th id="2842">2842</th><td>        <a class="ref" href="trace.h.html#trace_vtd_replay_ce_invalid" title='trace_vtd_replay_ce_invalid' data-ref="trace_vtd_replay_ce_invalid">trace_vtd_replay_ce_invalid</a>(<a class="local col8 ref" href="#558bus_n" title='bus_n' data-ref="558bus_n">bus_n</a>, <a class="macro" href="../../include/hw/pci/pci.h.html#17" title="(((vtd_as-&gt;devfn) &gt;&gt; 3) &amp; 0x1f)" data-ref="_M/PCI_SLOT">PCI_SLOT</a>(<a class="local col6 ref" href="#556vtd_as" title='vtd_as' data-ref="556vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>),</td></tr>
<tr><th id="2843">2843</th><td>                                    <a class="macro" href="../../include/hw/pci/pci.h.html#18" title="((vtd_as-&gt;devfn) &amp; 0x07)" data-ref="_M/PCI_FUNC">PCI_FUNC</a>(<a class="local col6 ref" href="#556vtd_as" title='vtd_as' data-ref="556vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::devfn" title='VTDAddressSpace::devfn' data-ref="VTDAddressSpace::devfn">devfn</a>));</td></tr>
<tr><th id="2844">2844</th><td>    }</td></tr>
<tr><th id="2845">2845</th><td></td></tr>
<tr><th id="2846">2846</th><td>    <b>return</b>;</td></tr>
<tr><th id="2847">2847</th><td>}</td></tr>
<tr><th id="2848">2848</th><td></td></tr>
<tr><th id="2849">2849</th><td><i  data-doc="vtd_init">/* Do the initialization. It will also be called when reset, so pay</i></td></tr>
<tr><th id="2850">2850</th><td><i  data-doc="vtd_init"> * attention when adding new initialization stuff.</i></td></tr>
<tr><th id="2851">2851</th><td><i  data-doc="vtd_init"> */</i></td></tr>
<tr><th id="2852">2852</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_init" title='vtd_init' data-type='void vtd_init(IntelIOMMUState * s)' data-ref="vtd_init">vtd_init</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col0 decl" id="560s" title='s' data-type='IntelIOMMUState *' data-ref="560s">s</dfn>)</td></tr>
<tr><th id="2853">2853</th><td>{</td></tr>
<tr><th id="2854">2854</th><td>    <a class="typedef" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUState" title='X86IOMMUState' data-type='struct X86IOMMUState' data-ref="X86IOMMUState">X86IOMMUState</a> *<dfn class="local col1 decl" id="561x86_iommu" title='x86_iommu' data-type='X86IOMMUState *' data-ref="561x86_iommu">x86_iommu</dfn> = <a class="macro" href="../../include/hw/i386/x86-iommu.h.html#27" title="((X86IOMMUState *)object_dynamic_cast_assert(((Object *)((s))), ((&quot;x86-iommu&quot;)), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2854, __func__))" data-ref="_M/X86_IOMMU_DEVICE">X86_IOMMU_DEVICE</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>);</td></tr>
<tr><th id="2855">2855</th><td></td></tr>
<tr><th id="2856">2856</th><td>    <a class="ref" href="../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csr" title='IntelIOMMUState::csr' data-ref="IntelIOMMUState::csr">csr</a>, <var>0</var>, <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#48" title="0x230" data-ref="_M/DMAR_REG_SIZE">DMAR_REG_SIZE</a>);</td></tr>
<tr><th id="2857">2857</th><td>    <a class="ref" href="../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::wmask" title='IntelIOMMUState::wmask' data-ref="IntelIOMMUState::wmask">wmask</a>, <var>0</var>, <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#48" title="0x230" data-ref="_M/DMAR_REG_SIZE">DMAR_REG_SIZE</a>);</td></tr>
<tr><th id="2858">2858</th><td>    <a class="ref" href="../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::w1cmask" title='IntelIOMMUState::w1cmask' data-ref="IntelIOMMUState::w1cmask">w1cmask</a>, <var>0</var>, <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#48" title="0x230" data-ref="_M/DMAR_REG_SIZE">DMAR_REG_SIZE</a>);</td></tr>
<tr><th id="2859">2859</th><td>    <a class="ref" href="../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::womask" title='IntelIOMMUState::womask' data-ref="IntelIOMMUState::womask">womask</a>, <var>0</var>, <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#48" title="0x230" data-ref="_M/DMAR_REG_SIZE">DMAR_REG_SIZE</a>);</td></tr>
<tr><th id="2860">2860</th><td></td></tr>
<tr><th id="2861">2861</th><td>    <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::root" title='IntelIOMMUState::root' data-ref="IntelIOMMUState::root">root</a> = <var>0</var>;</td></tr>
<tr><th id="2862">2862</th><td>    <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::root_extended" title='IntelIOMMUState::root_extended' data-ref="IntelIOMMUState::root_extended">root_extended</a> = <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="2863">2863</th><td>    <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::dmar_enabled" title='IntelIOMMUState::dmar_enabled' data-ref="IntelIOMMUState::dmar_enabled">dmar_enabled</a> = <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="2864">2864</th><td>    <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_head" title='IntelIOMMUState::iq_head' data-ref="IntelIOMMUState::iq_head">iq_head</a> = <var>0</var>;</td></tr>
<tr><th id="2865">2865</th><td>    <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_tail" title='IntelIOMMUState::iq_tail' data-ref="IntelIOMMUState::iq_tail">iq_tail</a> = <var>0</var>;</td></tr>
<tr><th id="2866">2866</th><td>    <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq" title='IntelIOMMUState::iq' data-ref="IntelIOMMUState::iq">iq</a> = <var>0</var>;</td></tr>
<tr><th id="2867">2867</th><td>    <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_size" title='IntelIOMMUState::iq_size' data-ref="IntelIOMMUState::iq_size">iq_size</a> = <var>0</var>;</td></tr>
<tr><th id="2868">2868</th><td>    <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::qi_enabled" title='IntelIOMMUState::qi_enabled' data-ref="IntelIOMMUState::qi_enabled">qi_enabled</a> = <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="2869">2869</th><td>    <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iq_last_desc_type" title='IntelIOMMUState::iq_last_desc_type' data-ref="IntelIOMMUState::iq_last_desc_type">iq_last_desc_type</a> = <a class="macro" href="intel_iommu_internal.h.html#337" title="0" data-ref="_M/VTD_INV_DESC_NONE">VTD_INV_DESC_NONE</a>;</td></tr>
<tr><th id="2870">2870</th><td>    <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::next_frcd_reg" title='IntelIOMMUState::next_frcd_reg' data-ref="IntelIOMMUState::next_frcd_reg">next_frcd_reg</a> = <var>0</var>;</td></tr>
<tr><th id="2871">2871</th><td>    <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::cap" title='IntelIOMMUState::cap' data-ref="IntelIOMMUState::cap">cap</a> = <a class="macro" href="intel_iommu_internal.h.html#195" title="(0x220 &lt;&lt; 20)" data-ref="_M/VTD_CAP_FRO">VTD_CAP_FRO</a> | <a class="macro" href="intel_iommu_internal.h.html#196" title="((1ULL - 1) &lt;&lt; 40)" data-ref="_M/VTD_CAP_NFR">VTD_CAP_NFR</a> | <a class="macro" href="intel_iommu_internal.h.html#199" title="(((16 - 4) / 2) &amp; 7ULL)" data-ref="_M/VTD_CAP_ND">VTD_CAP_ND</a> | <a class="macro" href="intel_iommu_internal.h.html#202" title="(((39 - 1) &amp; 0x3fULL) &lt;&lt; 16)" data-ref="_M/VTD_CAP_MGAW">VTD_CAP_MGAW</a> |</td></tr>
<tr><th id="2872">2872</th><td>             <a class="macro" href="intel_iommu_internal.h.html#216" title="(0x2ULL &lt;&lt; 8)" data-ref="_M/VTD_CAP_SAGAW">VTD_CAP_SAGAW</a> | <a class="macro" href="intel_iommu_internal.h.html#204" title="(18ULL &lt;&lt; 48)" data-ref="_M/VTD_CAP_MAMV">VTD_CAP_MAMV</a> | <a class="macro" href="intel_iommu_internal.h.html#205" title="(1ULL &lt;&lt; 39)" data-ref="_M/VTD_CAP_PSI">VTD_CAP_PSI</a> | <a class="macro" href="intel_iommu_internal.h.html#206" title="((1ULL &lt;&lt; 34) | (1ULL &lt;&lt; 35))" data-ref="_M/VTD_CAP_SLLPS">VTD_CAP_SLLPS</a>;</td></tr>
<tr><th id="2873">2873</th><td>    <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::ecap" title='IntelIOMMUState::ecap' data-ref="IntelIOMMUState::ecap">ecap</a> = <a class="macro" href="intel_iommu_internal.h.html#185" title="(1ULL &lt;&lt; 1)" data-ref="_M/VTD_ECAP_QI">VTD_ECAP_QI</a> | <a class="macro" href="intel_iommu_internal.h.html#184" title="(0xf0 &lt;&lt; 4)" data-ref="_M/VTD_ECAP_IRO">VTD_ECAP_IRO</a>;</td></tr>
<tr><th id="2874">2874</th><td></td></tr>
<tr><th id="2875">2875</th><td>    <b>if</b> (<a class="local col1 ref" href="#561x86_iommu" title='x86_iommu' data-ref="561x86_iommu">x86_iommu</a>-&gt;<a class="ref" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUState::intr_supported" title='X86IOMMUState::intr_supported' data-ref="X86IOMMUState::intr_supported">intr_supported</a>) {</td></tr>
<tr><th id="2876">2876</th><td>        <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::ecap" title='IntelIOMMUState::ecap' data-ref="IntelIOMMUState::ecap">ecap</a> |= <a class="macro" href="intel_iommu_internal.h.html#188" title="(1ULL &lt;&lt; 3)" data-ref="_M/VTD_ECAP_IR">VTD_ECAP_IR</a> | <a class="macro" href="intel_iommu_internal.h.html#191" title="(15ULL &lt;&lt; 20)" data-ref="_M/VTD_ECAP_MHMV">VTD_ECAP_MHMV</a>;</td></tr>
<tr><th id="2877">2877</th><td>        <b>if</b> (<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_eim" title='IntelIOMMUState::intr_eim' data-ref="IntelIOMMUState::intr_eim">intr_eim</a> == <a class="enum" href="../../qapi-types.h.html#OnOffAuto::ON_OFF_AUTO_ON" title='OnOffAuto::ON_OFF_AUTO_ON' data-ref="OnOffAuto::ON_OFF_AUTO_ON">ON_OFF_AUTO_ON</a>) {</td></tr>
<tr><th id="2878">2878</th><td>            <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::ecap" title='IntelIOMMUState::ecap' data-ref="IntelIOMMUState::ecap">ecap</a> |= <a class="macro" href="intel_iommu_internal.h.html#189" title="(1ULL &lt;&lt; 4)" data-ref="_M/VTD_ECAP_EIM">VTD_ECAP_EIM</a>;</td></tr>
<tr><th id="2879">2879</th><td>        }</td></tr>
<tr><th id="2880">2880</th><td>        <a class="macro" href="../../../include/assert.h.html#88" title="((s-&gt;intr_eim != ON_OFF_AUTO_AUTO) ? (void) (0) : __assert_fail (&quot;s-&gt;intr_eim != ON_OFF_AUTO_AUTO&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2880, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_eim" title='IntelIOMMUState::intr_eim' data-ref="IntelIOMMUState::intr_eim">intr_eim</a> != <a class="enum" href="../../qapi-types.h.html#OnOffAuto::ON_OFF_AUTO_AUTO" title='OnOffAuto::ON_OFF_AUTO_AUTO' data-ref="OnOffAuto::ON_OFF_AUTO_AUTO">ON_OFF_AUTO_AUTO</a>);</td></tr>
<tr><th id="2881">2881</th><td>    }</td></tr>
<tr><th id="2882">2882</th><td></td></tr>
<tr><th id="2883">2883</th><td>    <b>if</b> (<a class="local col1 ref" href="#561x86_iommu" title='x86_iommu' data-ref="561x86_iommu">x86_iommu</a>-&gt;<a class="ref" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUState::dt_supported" title='X86IOMMUState::dt_supported' data-ref="X86IOMMUState::dt_supported">dt_supported</a>) {</td></tr>
<tr><th id="2884">2884</th><td>        <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::ecap" title='IntelIOMMUState::ecap' data-ref="IntelIOMMUState::ecap">ecap</a> |= <a class="macro" href="intel_iommu_internal.h.html#186" title="(1ULL &lt;&lt; 2)" data-ref="_M/VTD_ECAP_DT">VTD_ECAP_DT</a>;</td></tr>
<tr><th id="2885">2885</th><td>    }</td></tr>
<tr><th id="2886">2886</th><td></td></tr>
<tr><th id="2887">2887</th><td>    <b>if</b> (<a class="local col1 ref" href="#561x86_iommu" title='x86_iommu' data-ref="561x86_iommu">x86_iommu</a>-&gt;<a class="ref" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUState::pt_supported" title='X86IOMMUState::pt_supported' data-ref="X86IOMMUState::pt_supported">pt_supported</a>) {</td></tr>
<tr><th id="2888">2888</th><td>        <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::ecap" title='IntelIOMMUState::ecap' data-ref="IntelIOMMUState::ecap">ecap</a> |= <a class="macro" href="intel_iommu_internal.h.html#190" title="(1ULL &lt;&lt; 6)" data-ref="_M/VTD_ECAP_PT">VTD_ECAP_PT</a>;</td></tr>
<tr><th id="2889">2889</th><td>    }</td></tr>
<tr><th id="2890">2890</th><td></td></tr>
<tr><th id="2891">2891</th><td>    <b>if</b> (<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::caching_mode" title='IntelIOMMUState::caching_mode' data-ref="IntelIOMMUState::caching_mode">caching_mode</a>) {</td></tr>
<tr><th id="2892">2892</th><td>        <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::cap" title='IntelIOMMUState::cap' data-ref="IntelIOMMUState::cap">cap</a> |= <a class="macro" href="intel_iommu_internal.h.html#207" title="(1ULL &lt;&lt; 7)" data-ref="_M/VTD_CAP_CM">VTD_CAP_CM</a>;</td></tr>
<tr><th id="2893">2893</th><td>    }</td></tr>
<tr><th id="2894">2894</th><td></td></tr>
<tr><th id="2895">2895</th><td>    <a class="tu ref" href="#vtd_reset_context_cache" title='vtd_reset_context_cache' data-use='c' data-ref="vtd_reset_context_cache">vtd_reset_context_cache</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>);</td></tr>
<tr><th id="2896">2896</th><td>    <a class="tu ref" href="#vtd_reset_iotlb" title='vtd_reset_iotlb' data-use='c' data-ref="vtd_reset_iotlb">vtd_reset_iotlb</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>);</td></tr>
<tr><th id="2897">2897</th><td></td></tr>
<tr><th id="2898">2898</th><td>    <i>/* Define registers with default values and bit semantics */</i></td></tr>
<tr><th id="2899">2899</th><td>    <a class="tu ref" href="#vtd_define_long" title='vtd_define_long' data-use='c' data-ref="vtd_define_long">vtd_define_long</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#35" title="0x0" data-ref="_M/DMAR_VER_REG">DMAR_VER_REG</a>, <var>0x10UL</var>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="2900">2900</th><td>    <a class="tu ref" href="#vtd_define_quad" title='vtd_define_quad' data-use='c' data-ref="vtd_define_quad">vtd_define_quad</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#36" title="0x8" data-ref="_M/DMAR_CAP_REG">DMAR_CAP_REG</a>, <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::cap" title='IntelIOMMUState::cap' data-ref="IntelIOMMUState::cap">cap</a>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="2901">2901</th><td>    <a class="tu ref" href="#vtd_define_quad" title='vtd_define_quad' data-use='c' data-ref="vtd_define_quad">vtd_define_quad</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#38" title="0x10" data-ref="_M/DMAR_ECAP_REG">DMAR_ECAP_REG</a>, <a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::ecap" title='IntelIOMMUState::ecap' data-ref="IntelIOMMUState::ecap">ecap</a>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="2902">2902</th><td>    <a class="tu ref" href="#vtd_define_long" title='vtd_define_long' data-use='c' data-ref="vtd_define_long">vtd_define_long</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#40" title="0x18" data-ref="_M/DMAR_GCMD_REG">DMAR_GCMD_REG</a>, <var>0</var>, <var>0xff800000UL</var>, <var>0</var>);</td></tr>
<tr><th id="2903">2903</th><td>    <a class="tu ref" href="#vtd_define_long_wo" title='vtd_define_long_wo' data-use='c' data-ref="vtd_define_long_wo">vtd_define_long_wo</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#40" title="0x18" data-ref="_M/DMAR_GCMD_REG">DMAR_GCMD_REG</a>, <var>0xff800000UL</var>);</td></tr>
<tr><th id="2904">2904</th><td>    <a class="tu ref" href="#vtd_define_long" title='vtd_define_long' data-use='c' data-ref="vtd_define_long">vtd_define_long</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#41" title="0x1c" data-ref="_M/DMAR_GSTS_REG">DMAR_GSTS_REG</a>, <var>0</var>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="2905">2905</th><td>    <a class="tu ref" href="#vtd_define_quad" title='vtd_define_quad' data-use='c' data-ref="vtd_define_quad">vtd_define_quad</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#42" title="0x20" data-ref="_M/DMAR_RTADDR_REG">DMAR_RTADDR_REG</a>, <var>0</var>, <var>0xfffffffffffff000ULL</var>, <var>0</var>);</td></tr>
<tr><th id="2906">2906</th><td>    <a class="tu ref" href="#vtd_define_quad" title='vtd_define_quad' data-use='c' data-ref="vtd_define_quad">vtd_define_quad</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#44" title="0x28" data-ref="_M/DMAR_CCMD_REG">DMAR_CCMD_REG</a>, <var>0</var>, <var>0xe0000003ffffffffULL</var>, <var>0</var>);</td></tr>
<tr><th id="2907">2907</th><td>    <a class="tu ref" href="#vtd_define_quad_wo" title='vtd_define_quad_wo' data-use='c' data-ref="vtd_define_quad_wo">vtd_define_quad_wo</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#44" title="0x28" data-ref="_M/DMAR_CCMD_REG">DMAR_CCMD_REG</a>, <var>0x3ffff0000ULL</var>);</td></tr>
<tr><th id="2908">2908</th><td></td></tr>
<tr><th id="2909">2909</th><td>    <i>/* Advanced Fault Logging not supported */</i></td></tr>
<tr><th id="2910">2910</th><td>    <a class="tu ref" href="#vtd_define_long" title='vtd_define_long' data-use='c' data-ref="vtd_define_long">vtd_define_long</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#46" title="0x34" data-ref="_M/DMAR_FSTS_REG">DMAR_FSTS_REG</a>, <var>0</var>, <var>0</var>, <var>0x11UL</var>);</td></tr>
<tr><th id="2911">2911</th><td>    <a class="tu ref" href="#vtd_define_long" title='vtd_define_long' data-use='c' data-ref="vtd_define_long">vtd_define_long</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#47" title="0x38" data-ref="_M/DMAR_FECTL_REG">DMAR_FECTL_REG</a>, <var>0x80000000UL</var>, <var>0x80000000UL</var>, <var>0</var>);</td></tr>
<tr><th id="2912">2912</th><td>    <a class="tu ref" href="#vtd_define_long" title='vtd_define_long' data-use='c' data-ref="vtd_define_long">vtd_define_long</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#48" title="0x3c" data-ref="_M/DMAR_FEDATA_REG">DMAR_FEDATA_REG</a>, <var>0</var>, <var>0x0000ffffUL</var>, <var>0</var>);</td></tr>
<tr><th id="2913">2913</th><td>    <a class="tu ref" href="#vtd_define_long" title='vtd_define_long' data-use='c' data-ref="vtd_define_long">vtd_define_long</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#49" title="0x40" data-ref="_M/DMAR_FEADDR_REG">DMAR_FEADDR_REG</a>, <var>0</var>, <var>0xfffffffcUL</var>, <var>0</var>);</td></tr>
<tr><th id="2914">2914</th><td></td></tr>
<tr><th id="2915">2915</th><td>    <i>/* Treated as RsvdZ when EIM in ECAP_REG is not supported</i></td></tr>
<tr><th id="2916">2916</th><td><i>     * vtd_define_long(s, DMAR_FEUADDR_REG, 0, 0xffffffffUL, 0);</i></td></tr>
<tr><th id="2917">2917</th><td><i>     */</i></td></tr>
<tr><th id="2918">2918</th><td>    <a class="tu ref" href="#vtd_define_long" title='vtd_define_long' data-use='c' data-ref="vtd_define_long">vtd_define_long</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#50" title="0x44" data-ref="_M/DMAR_FEUADDR_REG">DMAR_FEUADDR_REG</a>, <var>0</var>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="2919">2919</th><td></td></tr>
<tr><th id="2920">2920</th><td>    <i>/* Treated as RO for implementations that PLMR and PHMR fields reported</i></td></tr>
<tr><th id="2921">2921</th><td><i>     * as Clear in the CAP_REG.</i></td></tr>
<tr><th id="2922">2922</th><td><i>     * vtd_define_long(s, DMAR_PMEN_REG, 0, 0x80000000UL, 0);</i></td></tr>
<tr><th id="2923">2923</th><td><i>     */</i></td></tr>
<tr><th id="2924">2924</th><td>    <a class="tu ref" href="#vtd_define_long" title='vtd_define_long' data-use='c' data-ref="vtd_define_long">vtd_define_long</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#53" title="0x64" data-ref="_M/DMAR_PMEN_REG">DMAR_PMEN_REG</a>, <var>0</var>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="2925">2925</th><td></td></tr>
<tr><th id="2926">2926</th><td>    <a class="tu ref" href="#vtd_define_quad" title='vtd_define_quad' data-use='c' data-ref="vtd_define_quad">vtd_define_quad</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#60" title="0x80" data-ref="_M/DMAR_IQH_REG">DMAR_IQH_REG</a>, <var>0</var>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="2927">2927</th><td>    <a class="tu ref" href="#vtd_define_quad" title='vtd_define_quad' data-use='c' data-ref="vtd_define_quad">vtd_define_quad</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#62" title="0x88" data-ref="_M/DMAR_IQT_REG">DMAR_IQT_REG</a>, <var>0</var>, <var>0x7fff0ULL</var>, <var>0</var>);</td></tr>
<tr><th id="2928">2928</th><td>    <a class="tu ref" href="#vtd_define_quad" title='vtd_define_quad' data-use='c' data-ref="vtd_define_quad">vtd_define_quad</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#64" title="0x90" data-ref="_M/DMAR_IQA_REG">DMAR_IQA_REG</a>, <var>0</var>, <var>0xfffffffffffff007ULL</var>, <var>0</var>);</td></tr>
<tr><th id="2929">2929</th><td>    <a class="tu ref" href="#vtd_define_long" title='vtd_define_long' data-use='c' data-ref="vtd_define_long">vtd_define_long</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#66" title="0x9c" data-ref="_M/DMAR_ICS_REG">DMAR_ICS_REG</a>, <var>0</var>, <var>0</var>, <var>0x1UL</var>);</td></tr>
<tr><th id="2930">2930</th><td>    <a class="tu ref" href="#vtd_define_long" title='vtd_define_long' data-use='c' data-ref="vtd_define_long">vtd_define_long</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#69" title="0xa0" data-ref="_M/DMAR_IECTL_REG">DMAR_IECTL_REG</a>, <var>0x80000000UL</var>, <var>0x80000000UL</var>, <var>0</var>);</td></tr>
<tr><th id="2931">2931</th><td>    <a class="tu ref" href="#vtd_define_long" title='vtd_define_long' data-use='c' data-ref="vtd_define_long">vtd_define_long</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#70" title="0xa4" data-ref="_M/DMAR_IEDATA_REG">DMAR_IEDATA_REG</a>, <var>0</var>, <var>0xffffffffUL</var>, <var>0</var>);</td></tr>
<tr><th id="2932">2932</th><td>    <a class="tu ref" href="#vtd_define_long" title='vtd_define_long' data-use='c' data-ref="vtd_define_long">vtd_define_long</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#71" title="0xa8" data-ref="_M/DMAR_IEADDR_REG">DMAR_IEADDR_REG</a>, <var>0</var>, <var>0xfffffffcUL</var>, <var>0</var>);</td></tr>
<tr><th id="2933">2933</th><td>    <i>/* Treadted as RsvdZ when EIM in ECAP_REG is not supported */</i></td></tr>
<tr><th id="2934">2934</th><td>    <a class="tu ref" href="#vtd_define_long" title='vtd_define_long' data-use='c' data-ref="vtd_define_long">vtd_define_long</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#72" title="0xac" data-ref="_M/DMAR_IEUADDR_REG">DMAR_IEUADDR_REG</a>, <var>0</var>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="2935">2935</th><td></td></tr>
<tr><th id="2936">2936</th><td>    <i>/* IOTLB registers */</i></td></tr>
<tr><th id="2937">2937</th><td>    <a class="tu ref" href="#vtd_define_quad" title='vtd_define_quad' data-use='c' data-ref="vtd_define_quad">vtd_define_quad</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#94" title="(0xf0 + 0x8)" data-ref="_M/DMAR_IOTLB_REG">DMAR_IOTLB_REG</a>, <var>0</var>, <var>0Xb003ffff00000000ULL</var>, <var>0</var>);</td></tr>
<tr><th id="2938">2938</th><td>    <a class="tu ref" href="#vtd_define_quad" title='vtd_define_quad' data-use='c' data-ref="vtd_define_quad">vtd_define_quad</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#91" title="0xf0" data-ref="_M/DMAR_IVA_REG">DMAR_IVA_REG</a>, <var>0</var>, <var>0xfffffffffffff07fULL</var>, <var>0</var>);</td></tr>
<tr><th id="2939">2939</th><td>    <a class="tu ref" href="#vtd_define_quad_wo" title='vtd_define_quad_wo' data-use='c' data-ref="vtd_define_quad_wo">vtd_define_quad_wo</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#91" title="0xf0" data-ref="_M/DMAR_IVA_REG">DMAR_IVA_REG</a>, <var>0xfffffffffffff07fULL</var>);</td></tr>
<tr><th id="2940">2940</th><td></td></tr>
<tr><th id="2941">2941</th><td>    <i>/* Fault Recording Registers, 128-bit */</i></td></tr>
<tr><th id="2942">2942</th><td>    <a class="tu ref" href="#vtd_define_quad" title='vtd_define_quad' data-use='c' data-ref="vtd_define_quad">vtd_define_quad</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#105" title="0x220" data-ref="_M/DMAR_FRCD_REG_0_0">DMAR_FRCD_REG_0_0</a>, <var>0</var>, <var>0</var>, <var>0</var>);</td></tr>
<tr><th id="2943">2943</th><td>    <a class="tu ref" href="#vtd_define_quad" title='vtd_define_quad' data-use='c' data-ref="vtd_define_quad">vtd_define_quad</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#107" title="0x228" data-ref="_M/DMAR_FRCD_REG_0_2">DMAR_FRCD_REG_0_2</a>, <var>0</var>, <var>0</var>, <var>0x8000000000000000ULL</var>);</td></tr>
<tr><th id="2944">2944</th><td></td></tr>
<tr><th id="2945">2945</th><td>    <i>/*</i></td></tr>
<tr><th id="2946">2946</th><td><i>     * Interrupt remapping registers.</i></td></tr>
<tr><th id="2947">2947</th><td><i>     */</i></td></tr>
<tr><th id="2948">2948</th><td>    <a class="tu ref" href="#vtd_define_quad" title='vtd_define_quad' data-use='c' data-ref="vtd_define_quad">vtd_define_quad</a>(<a class="local col0 ref" href="#560s" title='s' data-ref="560s">s</a>, <a class="macro" href="intel_iommu_internal.h.html#67" title="0xb8" data-ref="_M/DMAR_IRTA_REG">DMAR_IRTA_REG</a>, <var>0</var>, <var>0xfffffffffffff80fULL</var>, <var>0</var>);</td></tr>
<tr><th id="2949">2949</th><td>}</td></tr>
<tr><th id="2950">2950</th><td></td></tr>
<tr><th id="2951">2951</th><td><i  data-doc="vtd_reset">/* Should not reset address_spaces when reset because devices will still use</i></td></tr>
<tr><th id="2952">2952</th><td><i  data-doc="vtd_reset"> * the address space they got at first (won't ask the bus again).</i></td></tr>
<tr><th id="2953">2953</th><td><i  data-doc="vtd_reset"> */</i></td></tr>
<tr><th id="2954">2954</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_reset" title='vtd_reset' data-type='void vtd_reset(DeviceState * dev)' data-ref="vtd_reset">vtd_reset</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#DeviceState" title='DeviceState' data-type='struct DeviceState' data-ref="DeviceState">DeviceState</a> *<dfn class="local col2 decl" id="562dev" title='dev' data-type='DeviceState *' data-ref="562dev">dev</dfn>)</td></tr>
<tr><th id="2955">2955</th><td>{</td></tr>
<tr><th id="2956">2956</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col3 decl" id="563s" title='s' data-type='IntelIOMMUState *' data-ref="563s">s</dfn> = <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#32" title="((IntelIOMMUState *)object_dynamic_cast_assert(((Object *)((dev))), (&quot;intel-iommu&quot;), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2956, __func__))" data-ref="_M/INTEL_IOMMU_DEVICE">INTEL_IOMMU_DEVICE</a>(<a class="local col2 ref" href="#562dev" title='dev' data-ref="562dev">dev</a>);</td></tr>
<tr><th id="2957">2957</th><td></td></tr>
<tr><th id="2958">2958</th><td>    <a class="tu ref" href="#vtd_init" title='vtd_init' data-use='c' data-ref="vtd_init">vtd_init</a>(<a class="local col3 ref" href="#563s" title='s' data-ref="563s">s</a>);</td></tr>
<tr><th id="2959">2959</th><td></td></tr>
<tr><th id="2960">2960</th><td>    <i>/*</i></td></tr>
<tr><th id="2961">2961</th><td><i>     * When device reset, throw away all mappings and external caches</i></td></tr>
<tr><th id="2962">2962</th><td><i>     */</i></td></tr>
<tr><th id="2963">2963</th><td>    <a class="tu ref" href="#vtd_address_space_unmap_all" title='vtd_address_space_unmap_all' data-use='c' data-ref="vtd_address_space_unmap_all">vtd_address_space_unmap_all</a>(<a class="local col3 ref" href="#563s" title='s' data-ref="563s">s</a>);</td></tr>
<tr><th id="2964">2964</th><td>}</td></tr>
<tr><th id="2965">2965</th><td></td></tr>
<tr><th id="2966">2966</th><td><em>static</em> <a class="typedef" href="../../include/qemu/typedefs.h.html#AddressSpace" title='AddressSpace' data-type='struct AddressSpace' data-ref="AddressSpace">AddressSpace</a> *<dfn class="tu decl def" id="vtd_host_dma_iommu" title='vtd_host_dma_iommu' data-type='AddressSpace * vtd_host_dma_iommu(PCIBus * bus, void * opaque, int devfn)' data-ref="vtd_host_dma_iommu">vtd_host_dma_iommu</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#PCIBus" title='PCIBus' data-type='struct PCIBus' data-ref="PCIBus">PCIBus</a> *<dfn class="local col4 decl" id="564bus" title='bus' data-type='PCIBus *' data-ref="564bus">bus</dfn>, <em>void</em> *<dfn class="local col5 decl" id="565opaque" title='opaque' data-type='void *' data-ref="565opaque">opaque</dfn>, <em>int</em> <dfn class="local col6 decl" id="566devfn" title='devfn' data-type='int' data-ref="566devfn">devfn</dfn>)</td></tr>
<tr><th id="2967">2967</th><td>{</td></tr>
<tr><th id="2968">2968</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col7 decl" id="567s" title='s' data-type='IntelIOMMUState *' data-ref="567s">s</dfn> = <a class="local col5 ref" href="#565opaque" title='opaque' data-ref="565opaque">opaque</a>;</td></tr>
<tr><th id="2969">2969</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace" title='VTDAddressSpace' data-type='struct VTDAddressSpace' data-ref="VTDAddressSpace">VTDAddressSpace</a> *<dfn class="local col8 decl" id="568vtd_as" title='vtd_as' data-type='VTDAddressSpace *' data-ref="568vtd_as">vtd_as</dfn>;</td></tr>
<tr><th id="2970">2970</th><td></td></tr>
<tr><th id="2971">2971</th><td>    <a class="macro" href="../../../include/assert.h.html#88" title="((0 &lt;= devfn &amp;&amp; devfn &lt; 256) ? (void) (0) : __assert_fail (&quot;0 &lt;= devfn &amp;&amp; devfn &lt; X86_IOMMU_PCI_DEVFN_MAX&quot;, &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2971, __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<var>0</var> &lt;= <a class="local col6 ref" href="#566devfn" title='devfn' data-ref="566devfn">devfn</a> &amp;&amp; <a class="local col6 ref" href="#566devfn" title='devfn' data-ref="566devfn">devfn</a> &lt; <a class="macro" href="../../include/hw/i386/x86-iommu.h.html#34" title="256" data-ref="_M/X86_IOMMU_PCI_DEVFN_MAX">X86_IOMMU_PCI_DEVFN_MAX</a>);</td></tr>
<tr><th id="2972">2972</th><td></td></tr>
<tr><th id="2973">2973</th><td>    <a class="local col8 ref" href="#568vtd_as" title='vtd_as' data-ref="568vtd_as">vtd_as</a> = <a class="ref" href="#vtd_find_add_as" title='vtd_find_add_as' data-ref="vtd_find_add_as">vtd_find_add_as</a>(<a class="local col7 ref" href="#567s" title='s' data-ref="567s">s</a>, <a class="local col4 ref" href="#564bus" title='bus' data-ref="564bus">bus</a>, <a class="local col6 ref" href="#566devfn" title='devfn' data-ref="566devfn">devfn</a>);</td></tr>
<tr><th id="2974">2974</th><td>    <b>return</b> &amp;<a class="local col8 ref" href="#568vtd_as" title='vtd_as' data-ref="568vtd_as">vtd_as</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#VTDAddressSpace::as" title='VTDAddressSpace::as' data-ref="VTDAddressSpace::as">as</a>;</td></tr>
<tr><th id="2975">2975</th><td>}</td></tr>
<tr><th id="2976">2976</th><td></td></tr>
<tr><th id="2977">2977</th><td><em>static</em> <span class="macro" title="_Bool" data-ref="_M/bool">bool</span> <dfn class="tu decl def" id="vtd_decide_config" title='vtd_decide_config' data-type='_Bool vtd_decide_config(IntelIOMMUState * s, Error ** errp)' data-ref="vtd_decide_config">vtd_decide_config</dfn>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col9 decl" id="569s" title='s' data-type='IntelIOMMUState *' data-ref="569s">s</dfn>, <a class="typedef" href="../../include/qemu/typedefs.h.html#Error" title='Error' data-type='struct Error' data-ref="Error">Error</a> **<dfn class="local col0 decl" id="570errp" title='errp' data-type='Error **' data-ref="570errp">errp</dfn>)</td></tr>
<tr><th id="2978">2978</th><td>{</td></tr>
<tr><th id="2979">2979</th><td>    <a class="typedef" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUState" title='X86IOMMUState' data-type='struct X86IOMMUState' data-ref="X86IOMMUState">X86IOMMUState</a> *<dfn class="local col1 decl" id="571x86_iommu" title='x86_iommu' data-type='X86IOMMUState *' data-ref="571x86_iommu">x86_iommu</dfn> = <a class="macro" href="../../include/hw/i386/x86-iommu.h.html#27" title="((X86IOMMUState *)object_dynamic_cast_assert(((Object *)((s))), ((&quot;x86-iommu&quot;)), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2979, __func__))" data-ref="_M/X86_IOMMU_DEVICE">X86_IOMMU_DEVICE</a>(<a class="local col9 ref" href="#569s" title='s' data-ref="569s">s</a>);</td></tr>
<tr><th id="2980">2980</th><td></td></tr>
<tr><th id="2981">2981</th><td>    <i>/* Currently Intel IOMMU IR only support "kernel-irqchip={off|split}" */</i></td></tr>
<tr><th id="2982">2982</th><td>    <b>if</b> (<a class="local col1 ref" href="#571x86_iommu" title='x86_iommu' data-ref="571x86_iommu">x86_iommu</a>-&gt;<a class="ref" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUState::intr_supported" title='X86IOMMUState::intr_supported' data-ref="X86IOMMUState::intr_supported">intr_supported</a> &amp;&amp; <a class="macro" href="../../include/sysemu/kvm.h.html#62" title="(kvm_kernel_irqchip)" data-ref="_M/kvm_irqchip_in_kernel">kvm_irqchip_in_kernel</a>() &amp;&amp;</td></tr>
<tr><th id="2983">2983</th><td>        !<a class="macro" href="../../include/sysemu/kvm.h.html#72" title="(kvm_split_irqchip)" data-ref="_M/kvm_irqchip_is_split">kvm_irqchip_is_split</a>()) {</td></tr>
<tr><th id="2984">2984</th><td>        <a class="macro" href="../../include/qapi/error.h.html#160" title="error_setg_internal((errp), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2985, __func__, (&quot;Intel Interrupt Remapping cannot work with &quot; &quot;kernel-irqchip=on, please use &apos;split|off&apos;.&quot;))" data-ref="_M/error_setg">error_setg</a>(<a class="local col0 ref" href="#570errp" title='errp' data-ref="570errp">errp</a>, <q>"Intel Interrupt Remapping cannot work with "</q></td></tr>
<tr><th id="2985">2985</th><td>                         <q>"kernel-irqchip=on, please use 'split|off'."</q>);</td></tr>
<tr><th id="2986">2986</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="2987">2987</th><td>    }</td></tr>
<tr><th id="2988">2988</th><td>    <b>if</b> (<a class="local col9 ref" href="#569s" title='s' data-ref="569s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_eim" title='IntelIOMMUState::intr_eim' data-ref="IntelIOMMUState::intr_eim">intr_eim</a> == <a class="enum" href="../../qapi-types.h.html#OnOffAuto::ON_OFF_AUTO_ON" title='OnOffAuto::ON_OFF_AUTO_ON' data-ref="OnOffAuto::ON_OFF_AUTO_ON">ON_OFF_AUTO_ON</a> &amp;&amp; !<a class="local col1 ref" href="#571x86_iommu" title='x86_iommu' data-ref="571x86_iommu">x86_iommu</a>-&gt;<a class="ref" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUState::intr_supported" title='X86IOMMUState::intr_supported' data-ref="X86IOMMUState::intr_supported">intr_supported</a>) {</td></tr>
<tr><th id="2989">2989</th><td>        <a class="macro" href="../../include/qapi/error.h.html#160" title="error_setg_internal((errp), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 2989, __func__, (&quot;eim=on cannot be selected without intremap=on&quot;))" data-ref="_M/error_setg">error_setg</a>(<a class="local col0 ref" href="#570errp" title='errp' data-ref="570errp">errp</a>, <q>"eim=on cannot be selected without intremap=on"</q>);</td></tr>
<tr><th id="2990">2990</th><td>        <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="2991">2991</th><td>    }</td></tr>
<tr><th id="2992">2992</th><td></td></tr>
<tr><th id="2993">2993</th><td>    <b>if</b> (<a class="local col9 ref" href="#569s" title='s' data-ref="569s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_eim" title='IntelIOMMUState::intr_eim' data-ref="IntelIOMMUState::intr_eim">intr_eim</a> == <a class="enum" href="../../qapi-types.h.html#OnOffAuto::ON_OFF_AUTO_AUTO" title='OnOffAuto::ON_OFF_AUTO_AUTO' data-ref="OnOffAuto::ON_OFF_AUTO_AUTO">ON_OFF_AUTO_AUTO</a>) {</td></tr>
<tr><th id="2994">2994</th><td>        <a class="local col9 ref" href="#569s" title='s' data-ref="569s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_eim" title='IntelIOMMUState::intr_eim' data-ref="IntelIOMMUState::intr_eim">intr_eim</a> = (<a class="macro" href="../../include/sysemu/kvm.h.html#62" title="(kvm_kernel_irqchip)" data-ref="_M/kvm_irqchip_in_kernel">kvm_irqchip_in_kernel</a>() || <a class="local col9 ref" href="#569s" title='s' data-ref="569s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::buggy_eim" title='IntelIOMMUState::buggy_eim' data-ref="IntelIOMMUState::buggy_eim">buggy_eim</a>)</td></tr>
<tr><th id="2995">2995</th><td>                      &amp;&amp; <a class="local col1 ref" href="#571x86_iommu" title='x86_iommu' data-ref="571x86_iommu">x86_iommu</a>-&gt;<a class="ref" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUState::intr_supported" title='X86IOMMUState::intr_supported' data-ref="X86IOMMUState::intr_supported">intr_supported</a> ?</td></tr>
<tr><th id="2996">2996</th><td>                                              <a class="enum" href="../../qapi-types.h.html#OnOffAuto::ON_OFF_AUTO_ON" title='OnOffAuto::ON_OFF_AUTO_ON' data-ref="OnOffAuto::ON_OFF_AUTO_ON">ON_OFF_AUTO_ON</a> : <a class="enum" href="../../qapi-types.h.html#OnOffAuto::ON_OFF_AUTO_OFF" title='OnOffAuto::ON_OFF_AUTO_OFF' data-ref="OnOffAuto::ON_OFF_AUTO_OFF">ON_OFF_AUTO_OFF</a>;</td></tr>
<tr><th id="2997">2997</th><td>    }</td></tr>
<tr><th id="2998">2998</th><td>    <b>if</b> (<a class="local col9 ref" href="#569s" title='s' data-ref="569s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::intr_eim" title='IntelIOMMUState::intr_eim' data-ref="IntelIOMMUState::intr_eim">intr_eim</a> == <a class="enum" href="../../qapi-types.h.html#OnOffAuto::ON_OFF_AUTO_ON" title='OnOffAuto::ON_OFF_AUTO_ON' data-ref="OnOffAuto::ON_OFF_AUTO_ON">ON_OFF_AUTO_ON</a> &amp;&amp; !<a class="local col9 ref" href="#569s" title='s' data-ref="569s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::buggy_eim" title='IntelIOMMUState::buggy_eim' data-ref="IntelIOMMUState::buggy_eim">buggy_eim</a>) {</td></tr>
<tr><th id="2999">2999</th><td>        <b>if</b> (!<a class="macro" href="../../include/sysemu/kvm.h.html#62" title="(kvm_kernel_irqchip)" data-ref="_M/kvm_irqchip_in_kernel">kvm_irqchip_in_kernel</a>()) {</td></tr>
<tr><th id="3000">3000</th><td>            <a class="macro" href="../../include/qapi/error.h.html#160" title="error_setg_internal((errp), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 3000, __func__, (&quot;eim=on requires accel=kvm,kernel-irqchip=split&quot;))" data-ref="_M/error_setg">error_setg</a>(<a class="local col0 ref" href="#570errp" title='errp' data-ref="570errp">errp</a>, <q>"eim=on requires accel=kvm,kernel-irqchip=split"</q>);</td></tr>
<tr><th id="3001">3001</th><td>            <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="3002">3002</th><td>        }</td></tr>
<tr><th id="3003">3003</th><td>        <b>if</b> (!<a class="ref" href="../../target/i386/kvm_i386.h.html#kvm_enable_x2apic" title='kvm_enable_x2apic' data-ref="kvm_enable_x2apic">kvm_enable_x2apic</a>()) {</td></tr>
<tr><th id="3004">3004</th><td>            <a class="macro" href="../../include/qapi/error.h.html#160" title="error_setg_internal((errp), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 3005, __func__, (&quot;eim=on requires support on the KVM side&quot; &quot;(X2APIC_API, first shipped in v4.7)&quot;))" data-ref="_M/error_setg">error_setg</a>(<a class="local col0 ref" href="#570errp" title='errp' data-ref="570errp">errp</a>, <q>"eim=on requires support on the KVM side"</q></td></tr>
<tr><th id="3005">3005</th><td>                             <q>"(X2APIC_API, first shipped in v4.7)"</q>);</td></tr>
<tr><th id="3006">3006</th><td>            <b>return</b> <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="3007">3007</th><td>        }</td></tr>
<tr><th id="3008">3008</th><td>    }</td></tr>
<tr><th id="3009">3009</th><td></td></tr>
<tr><th id="3010">3010</th><td>    <b>return</b> <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="3011">3011</th><td>}</td></tr>
<tr><th id="3012">3012</th><td></td></tr>
<tr><th id="3013">3013</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_realize" title='vtd_realize' data-type='void vtd_realize(DeviceState * dev, Error ** errp)' data-ref="vtd_realize">vtd_realize</dfn>(<a class="typedef" href="../../include/qemu/typedefs.h.html#DeviceState" title='DeviceState' data-type='struct DeviceState' data-ref="DeviceState">DeviceState</a> *<dfn class="local col2 decl" id="572dev" title='dev' data-type='DeviceState *' data-ref="572dev">dev</dfn>, <a class="typedef" href="../../include/qemu/typedefs.h.html#Error" title='Error' data-type='struct Error' data-ref="Error">Error</a> **<dfn class="local col3 decl" id="573errp" title='errp' data-type='Error **' data-ref="573errp">errp</dfn>)</td></tr>
<tr><th id="3014">3014</th><td>{</td></tr>
<tr><th id="3015">3015</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#MachineState" title='MachineState' data-type='struct MachineState' data-ref="MachineState">MachineState</a> *<dfn class="local col4 decl" id="574ms" title='ms' data-type='MachineState *' data-ref="574ms">ms</dfn> = <a class="macro" href="../../include/hw/boards.h.html#54" title="((MachineState *)object_dynamic_cast_assert(((Object *)((qdev_get_machine()))), (&quot;machine&quot;), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 3015, __func__))" data-ref="_M/MACHINE">MACHINE</a>(<a class="ref" href="../../include/hw/qdev-core.h.html#qdev_get_machine" title='qdev_get_machine' data-ref="qdev_get_machine">qdev_get_machine</a>());</td></tr>
<tr><th id="3016">3016</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#MachineClass" title='MachineClass' data-type='struct MachineClass' data-ref="MachineClass">MachineClass</a> *<dfn class="local col5 decl" id="575mc" title='mc' data-type='MachineClass *' data-ref="575mc">mc</dfn> = <a class="macro" href="../../include/hw/boards.h.html#56" title="((MachineClass *)object_class_dynamic_cast_assert(((ObjectClass *)(object_get_class(((Object *)((ms)))))), (&quot;machine&quot;), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 3016, __func__))" data-ref="_M/MACHINE_GET_CLASS">MACHINE_GET_CLASS</a>(<a class="local col4 ref" href="#574ms" title='ms' data-ref="574ms">ms</a>);</td></tr>
<tr><th id="3017">3017</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#PCMachineState" title='PCMachineState' data-type='struct PCMachineState' data-ref="PCMachineState">PCMachineState</a> *<dfn class="local col6 decl" id="576pcms" title='pcms' data-type='PCMachineState *' data-ref="576pcms">pcms</dfn> =</td></tr>
<tr><th id="3018">3018</th><td>        <a class="macro" href="../../include/hw/i386/pc.h.html#147" title="((PCMachineState *)object_dynamic_cast_assert(((Object *)((object_dynamic_cast(((Object *)(ms)), &quot;generic-pc-machine&quot;)))), (&quot;generic-pc-machine&quot;), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 3018, __func__))" data-ref="_M/PC_MACHINE">PC_MACHINE</a>(<a class="ref" href="../../include/qom/object.h.html#object_dynamic_cast" title='object_dynamic_cast' data-ref="object_dynamic_cast">object_dynamic_cast</a>(<a class="macro" href="../../include/qom/object.h.html#473" title="((Object *)(ms))" data-ref="_M/OBJECT">OBJECT</a>(<a class="local col4 ref" href="#574ms" title='ms' data-ref="574ms">ms</a>), <a class="macro" href="../../include/hw/i386/pc.h.html#146" title="&quot;generic-pc-machine&quot;" data-ref="_M/TYPE_PC_MACHINE">TYPE_PC_MACHINE</a>));</td></tr>
<tr><th id="3019">3019</th><td>    <a class="typedef" href="../../include/qemu/typedefs.h.html#PCIBus" title='PCIBus' data-type='struct PCIBus' data-ref="PCIBus">PCIBus</a> *<dfn class="local col7 decl" id="577bus" title='bus' data-type='PCIBus *' data-ref="577bus">bus</dfn>;</td></tr>
<tr><th id="3020">3020</th><td>    <a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a> *<dfn class="local col8 decl" id="578s" title='s' data-type='IntelIOMMUState *' data-ref="578s">s</dfn> = <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#32" title="((IntelIOMMUState *)object_dynamic_cast_assert(((Object *)((dev))), (&quot;intel-iommu&quot;), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 3020, __func__))" data-ref="_M/INTEL_IOMMU_DEVICE">INTEL_IOMMU_DEVICE</a>(<a class="local col2 ref" href="#572dev" title='dev' data-ref="572dev">dev</a>);</td></tr>
<tr><th id="3021">3021</th><td>    <a class="typedef" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUState" title='X86IOMMUState' data-type='struct X86IOMMUState' data-ref="X86IOMMUState">X86IOMMUState</a> *<dfn class="local col9 decl" id="579x86_iommu" title='x86_iommu' data-type='X86IOMMUState *' data-ref="579x86_iommu">x86_iommu</dfn> = <a class="macro" href="../../include/hw/i386/x86-iommu.h.html#27" title="((X86IOMMUState *)object_dynamic_cast_assert(((Object *)((dev))), ((&quot;x86-iommu&quot;)), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 3021, __func__))" data-ref="_M/X86_IOMMU_DEVICE">X86_IOMMU_DEVICE</a>(<a class="local col2 ref" href="#572dev" title='dev' data-ref="572dev">dev</a>);</td></tr>
<tr><th id="3022">3022</th><td></td></tr>
<tr><th id="3023">3023</th><td>    <b>if</b> (!<a class="local col6 ref" href="#576pcms" title='pcms' data-ref="576pcms">pcms</a>) {</td></tr>
<tr><th id="3024">3024</th><td>        <a class="macro" href="../../include/qapi/error.h.html#160" title="error_setg_internal((errp), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 3025, __func__, (&quot;Machine-type &apos;%s&apos; not supported by intel-iommu&quot;), mc-&gt;name)" data-ref="_M/error_setg">error_setg</a>(<a class="local col3 ref" href="#573errp" title='errp' data-ref="573errp">errp</a>, <q>"Machine-type '%s' not supported by intel-iommu"</q>,</td></tr>
<tr><th id="3025">3025</th><td>                   <a class="local col5 ref" href="#575mc" title='mc' data-ref="575mc">mc</a>-&gt;<a class="ref" href="../../include/hw/boards.h.html#MachineClass::name" title='MachineClass::name' data-ref="MachineClass::name">name</a>);</td></tr>
<tr><th id="3026">3026</th><td>        <b>return</b>;</td></tr>
<tr><th id="3027">3027</th><td>    }</td></tr>
<tr><th id="3028">3028</th><td></td></tr>
<tr><th id="3029">3029</th><td>    <a class="local col7 ref" href="#577bus" title='bus' data-ref="577bus">bus</a> = <a class="local col6 ref" href="#576pcms" title='pcms' data-ref="576pcms">pcms</a>-&gt;<a class="ref" href="../../include/hw/i386/pc.h.html#PCMachineState::bus" title='PCMachineState::bus' data-ref="PCMachineState::bus">bus</a>;</td></tr>
<tr><th id="3030">3030</th><td>    <a class="local col9 ref" href="#579x86_iommu" title='x86_iommu' data-ref="579x86_iommu">x86_iommu</a>-&gt;<a class="ref" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUState::type" title='X86IOMMUState::type' data-ref="X86IOMMUState::type">type</a> = <a class="enum" href="../../include/hw/i386/x86-iommu.h.html#IommuType::TYPE_INTEL" title='IommuType::TYPE_INTEL' data-ref="IommuType::TYPE_INTEL">TYPE_INTEL</a>;</td></tr>
<tr><th id="3031">3031</th><td></td></tr>
<tr><th id="3032">3032</th><td>    <b>if</b> (!<a class="tu ref" href="#vtd_decide_config" title='vtd_decide_config' data-use='c' data-ref="vtd_decide_config">vtd_decide_config</a>(<a class="local col8 ref" href="#578s" title='s' data-ref="578s">s</a>, <a class="local col3 ref" href="#573errp" title='errp' data-ref="573errp">errp</a>)) {</td></tr>
<tr><th id="3033">3033</th><td>        <b>return</b>;</td></tr>
<tr><th id="3034">3034</th><td>    }</td></tr>
<tr><th id="3035">3035</th><td></td></tr>
<tr><th id="3036">3036</th><td>    <a class="macro" href="../../include/qemu/queue.h.html#103" title="do { (&amp;s-&gt;notifiers_list)-&gt;lh_first = ((void*)0); } while ( 0)" data-ref="_M/QLIST_INIT">QLIST_INIT</a>(&amp;<a class="local col8 ref" href="#578s" title='s' data-ref="578s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::notifiers_list" title='IntelIOMMUState::notifiers_list' data-ref="IntelIOMMUState::notifiers_list">notifiers_list</a>);</td></tr>
<tr><th id="3037">3037</th><td>    <a class="ref" href="../../../include/string.h.html#memset" title='memset' data-ref="memset">memset</a>(<a class="local col8 ref" href="#578s" title='s' data-ref="578s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::vtd_as_by_bus_num" title='IntelIOMMUState::vtd_as_by_bus_num' data-ref="IntelIOMMUState::vtd_as_by_bus_num">vtd_as_by_bus_num</a>, <var>0</var>, <b>sizeof</b>(<a class="local col8 ref" href="#578s" title='s' data-ref="578s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::vtd_as_by_bus_num" title='IntelIOMMUState::vtd_as_by_bus_num' data-ref="IntelIOMMUState::vtd_as_by_bus_num">vtd_as_by_bus_num</a>));</td></tr>
<tr><th id="3038">3038</th><td>    <a class="ref" href="../../include/exec/memory.h.html#memory_region_init_io" title='memory_region_init_io' data-ref="memory_region_init_io">memory_region_init_io</a>(&amp;<a class="local col8 ref" href="#578s" title='s' data-ref="578s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csrmem" title='IntelIOMMUState::csrmem' data-ref="IntelIOMMUState::csrmem">csrmem</a>, <a class="macro" href="../../include/qom/object.h.html#473" title="((Object *)(s))" data-ref="_M/OBJECT">OBJECT</a>(<a class="local col8 ref" href="#578s" title='s' data-ref="578s">s</a>), &amp;<a class="tu ref" href="#vtd_mem_ops" title='vtd_mem_ops' data-use='a' data-ref="vtd_mem_ops">vtd_mem_ops</a>, <a class="local col8 ref" href="#578s" title='s' data-ref="578s">s</a>,</td></tr>
<tr><th id="3039">3039</th><td>                          <q>"intel_iommu"</q>, <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#48" title="0x230" data-ref="_M/DMAR_REG_SIZE">DMAR_REG_SIZE</a>);</td></tr>
<tr><th id="3040">3040</th><td>    <a class="ref" href="../../include/hw/sysbus.h.html#sysbus_init_mmio" title='sysbus_init_mmio' data-ref="sysbus_init_mmio">sysbus_init_mmio</a>(<a class="macro" href="../../include/hw/sysbus.h.html#18" title="((SysBusDevice *)object_dynamic_cast_assert(((Object *)((s))), (&quot;sys-bus-device&quot;), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 3040, __func__))" data-ref="_M/SYS_BUS_DEVICE">SYS_BUS_DEVICE</a>(<a class="local col8 ref" href="#578s" title='s' data-ref="578s">s</a>), &amp;<a class="local col8 ref" href="#578s" title='s' data-ref="578s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::csrmem" title='IntelIOMMUState::csrmem' data-ref="IntelIOMMUState::csrmem">csrmem</a>);</td></tr>
<tr><th id="3041">3041</th><td>    <i>/* No corresponding destroy */</i></td></tr>
<tr><th id="3042">3042</th><td>    <a class="local col8 ref" href="#578s" title='s' data-ref="578s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::iotlb" title='IntelIOMMUState::iotlb' data-ref="IntelIOMMUState::iotlb">iotlb</a> = <a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_new_full" title='g_hash_table_new_full' data-ref="g_hash_table_new_full">g_hash_table_new_full</a>(<a class="tu ref" href="#vtd_uint64_hash" title='vtd_uint64_hash' data-use='r' data-ref="vtd_uint64_hash">vtd_uint64_hash</a>, <a class="tu ref" href="#vtd_uint64_equal" title='vtd_uint64_equal' data-use='r' data-ref="vtd_uint64_equal">vtd_uint64_equal</a>,</td></tr>
<tr><th id="3043">3043</th><td>                                     <a class="ref" href="../../../include/glib-2.0/glib/gmem.h.html#g_free" title='g_free' data-ref="g_free">g_free</a>, <a class="ref" href="../../../include/glib-2.0/glib/gmem.h.html#g_free" title='g_free' data-ref="g_free">g_free</a>);</td></tr>
<tr><th id="3044">3044</th><td>    <a class="local col8 ref" href="#578s" title='s' data-ref="578s">s</a>-&gt;<a class="ref" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState::vtd_as_by_busptr" title='IntelIOMMUState::vtd_as_by_busptr' data-ref="IntelIOMMUState::vtd_as_by_busptr">vtd_as_by_busptr</a> = <a class="ref" href="../../../include/glib-2.0/glib/ghash.h.html#g_hash_table_new_full" title='g_hash_table_new_full' data-ref="g_hash_table_new_full">g_hash_table_new_full</a>(<a class="tu ref" href="#vtd_uint64_hash" title='vtd_uint64_hash' data-use='r' data-ref="vtd_uint64_hash">vtd_uint64_hash</a>, <a class="tu ref" href="#vtd_uint64_equal" title='vtd_uint64_equal' data-use='r' data-ref="vtd_uint64_equal">vtd_uint64_equal</a>,</td></tr>
<tr><th id="3045">3045</th><td>                                              <a class="ref" href="../../../include/glib-2.0/glib/gmem.h.html#g_free" title='g_free' data-ref="g_free">g_free</a>, <a class="ref" href="../../../include/glib-2.0/glib/gmem.h.html#g_free" title='g_free' data-ref="g_free">g_free</a>);</td></tr>
<tr><th id="3046">3046</th><td>    <a class="tu ref" href="#vtd_init" title='vtd_init' data-use='c' data-ref="vtd_init">vtd_init</a>(<a class="local col8 ref" href="#578s" title='s' data-ref="578s">s</a>);</td></tr>
<tr><th id="3047">3047</th><td>    <a class="ref" href="../../include/hw/sysbus.h.html#sysbus_mmio_map" title='sysbus_mmio_map' data-ref="sysbus_mmio_map">sysbus_mmio_map</a>(<a class="macro" href="../../include/hw/sysbus.h.html#18" title="((SysBusDevice *)object_dynamic_cast_assert(((Object *)((s))), (&quot;sys-bus-device&quot;), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 3047, __func__))" data-ref="_M/SYS_BUS_DEVICE">SYS_BUS_DEVICE</a>(<a class="local col8 ref" href="#578s" title='s' data-ref="578s">s</a>), <var>0</var>, <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#38" title="0xfed90000ULL" data-ref="_M/Q35_HOST_BRIDGE_IOMMU_ADDR">Q35_HOST_BRIDGE_IOMMU_ADDR</a>);</td></tr>
<tr><th id="3048">3048</th><td>    <a class="ref" href="../../include/hw/pci/pci.h.html#pci_setup_iommu" title='pci_setup_iommu' data-ref="pci_setup_iommu">pci_setup_iommu</a>(<a class="local col7 ref" href="#577bus" title='bus' data-ref="577bus">bus</a>, <a class="tu ref" href="#vtd_host_dma_iommu" title='vtd_host_dma_iommu' data-use='r' data-ref="vtd_host_dma_iommu">vtd_host_dma_iommu</a>, <a class="local col2 ref" href="#572dev" title='dev' data-ref="572dev">dev</a>);</td></tr>
<tr><th id="3049">3049</th><td>    <i>/* Pseudo address space under root PCI bus. */</i></td></tr>
<tr><th id="3050">3050</th><td>    <a class="local col6 ref" href="#576pcms" title='pcms' data-ref="576pcms">pcms</a>-&gt;<a class="ref" href="../../include/hw/i386/pc.h.html#PCMachineState::ioapic_as" title='PCMachineState::ioapic_as' data-ref="PCMachineState::ioapic_as">ioapic_as</a> = <a class="tu ref" href="#vtd_host_dma_iommu" title='vtd_host_dma_iommu' data-use='c' data-ref="vtd_host_dma_iommu">vtd_host_dma_iommu</a>(<a class="local col7 ref" href="#577bus" title='bus' data-ref="577bus">bus</a>, <a class="local col8 ref" href="#578s" title='s' data-ref="578s">s</a>, <a class="macro" href="../../include/hw/pci-host/q35.h.html#194" title="(0x00)" data-ref="_M/Q35_PSEUDO_DEVFN_IOAPIC">Q35_PSEUDO_DEVFN_IOAPIC</a>);</td></tr>
<tr><th id="3051">3051</th><td>}</td></tr>
<tr><th id="3052">3052</th><td></td></tr>
<tr><th id="3053">3053</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_class_init" title='vtd_class_init' data-type='void vtd_class_init(ObjectClass * klass, void * data)' data-ref="vtd_class_init">vtd_class_init</dfn>(<a class="typedef" href="../../include/qom/object.h.html#ObjectClass" title='ObjectClass' data-type='struct ObjectClass' data-ref="ObjectClass">ObjectClass</a> *<dfn class="local col0 decl" id="580klass" title='klass' data-type='ObjectClass *' data-ref="580klass">klass</dfn>, <em>void</em> *<dfn class="local col1 decl" id="581data" title='data' data-type='void *' data-ref="581data">data</dfn>)</td></tr>
<tr><th id="3054">3054</th><td>{</td></tr>
<tr><th id="3055">3055</th><td>    <a class="typedef" href="../../include/hw/qdev-core.h.html#DeviceClass" title='DeviceClass' data-type='struct DeviceClass' data-ref="DeviceClass">DeviceClass</a> *<dfn class="local col2 decl" id="582dc" title='dc' data-type='DeviceClass *' data-ref="582dc">dc</dfn> = <a class="macro" href="../../include/hw/qdev-core.h.html#17" title="((DeviceClass *)object_class_dynamic_cast_assert(((ObjectClass *)((klass))), (&quot;device&quot;), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 3055, __func__))" data-ref="_M/DEVICE_CLASS">DEVICE_CLASS</a>(<a class="local col0 ref" href="#580klass" title='klass' data-ref="580klass">klass</a>);</td></tr>
<tr><th id="3056">3056</th><td>    <a class="typedef" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUClass" title='X86IOMMUClass' data-type='struct X86IOMMUClass' data-ref="X86IOMMUClass">X86IOMMUClass</a> *<dfn class="local col3 decl" id="583x86_class" title='x86_class' data-type='X86IOMMUClass *' data-ref="583x86_class">x86_class</dfn> = <a class="macro" href="../../include/hw/i386/x86-iommu.h.html#29" title="((X86IOMMUClass *)object_class_dynamic_cast_assert(((ObjectClass *)((klass))), ((&quot;x86-iommu&quot;)), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 3056, __func__))" data-ref="_M/X86_IOMMU_CLASS">X86_IOMMU_CLASS</a>(<a class="local col0 ref" href="#580klass" title='klass' data-ref="580klass">klass</a>);</td></tr>
<tr><th id="3057">3057</th><td></td></tr>
<tr><th id="3058">3058</th><td>    <a class="local col2 ref" href="#582dc" title='dc' data-ref="582dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::reset" title='DeviceClass::reset' data-ref="DeviceClass::reset">reset</a> = <a class="tu ref" href="#vtd_reset" title='vtd_reset' data-use='r' data-ref="vtd_reset">vtd_reset</a>;</td></tr>
<tr><th id="3059">3059</th><td>    <a class="local col2 ref" href="#582dc" title='dc' data-ref="582dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::vmsd" title='DeviceClass::vmsd' data-ref="DeviceClass::vmsd">vmsd</a> = &amp;<a class="tu ref" href="#vtd_vmstate" title='vtd_vmstate' data-use='a' data-ref="vtd_vmstate">vtd_vmstate</a>;</td></tr>
<tr><th id="3060">3060</th><td>    <a class="local col2 ref" href="#582dc" title='dc' data-ref="582dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::props" title='DeviceClass::props' data-ref="DeviceClass::props">props</a> = <a class="tu ref" href="#vtd_properties" title='vtd_properties' data-use='r' data-ref="vtd_properties">vtd_properties</a>;</td></tr>
<tr><th id="3061">3061</th><td>    <a class="local col2 ref" href="#582dc" title='dc' data-ref="582dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::hotpluggable" title='DeviceClass::hotpluggable' data-ref="DeviceClass::hotpluggable">hotpluggable</a> = <span class="macro" title="0" data-ref="_M/false">false</span>;</td></tr>
<tr><th id="3062">3062</th><td>    <a class="local col3 ref" href="#583x86_class" title='x86_class' data-ref="583x86_class">x86_class</a>-&gt;<a class="ref" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUClass::realize" title='X86IOMMUClass::realize' data-ref="X86IOMMUClass::realize">realize</a> = <a class="tu ref" href="#vtd_realize" title='vtd_realize' data-use='r' data-ref="vtd_realize">vtd_realize</a>;</td></tr>
<tr><th id="3063">3063</th><td>    <a class="local col3 ref" href="#583x86_class" title='x86_class' data-ref="583x86_class">x86_class</a>-&gt;<a class="ref" href="../../include/hw/i386/x86-iommu.h.html#X86IOMMUClass::int_remap" title='X86IOMMUClass::int_remap' data-ref="X86IOMMUClass::int_remap">int_remap</a> = <a class="tu ref" href="#vtd_int_remap" title='vtd_int_remap' data-use='r' data-ref="vtd_int_remap">vtd_int_remap</a>;</td></tr>
<tr><th id="3064">3064</th><td>    <i>/* Supported by the pc-q35-* machine types */</i></td></tr>
<tr><th id="3065">3065</th><td>    <a class="local col2 ref" href="#582dc" title='dc' data-ref="582dc">dc</a>-&gt;<a class="ref" href="../../include/hw/qdev-core.h.html#DeviceClass::user_creatable" title='DeviceClass::user_creatable' data-ref="DeviceClass::user_creatable">user_creatable</a> = <span class="macro" title="1" data-ref="_M/true">true</span>;</td></tr>
<tr><th id="3066">3066</th><td>}</td></tr>
<tr><th id="3067">3067</th><td></td></tr>
<tr><th id="3068">3068</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/qom/object.h.html#TypeInfo" title='TypeInfo' data-type='struct TypeInfo' data-ref="TypeInfo">TypeInfo</a> <dfn class="tu decl def" id="vtd_info" title='vtd_info' data-type='const TypeInfo' data-ref="vtd_info">vtd_info</dfn> = {</td></tr>
<tr><th id="3069">3069</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::name" title='TypeInfo::name' data-ref="TypeInfo::name">name</a>          = <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#31" title="&quot;intel-iommu&quot;" data-ref="_M/TYPE_INTEL_IOMMU_DEVICE">TYPE_INTEL_IOMMU_DEVICE</a>,</td></tr>
<tr><th id="3070">3070</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::parent" title='TypeInfo::parent' data-ref="TypeInfo::parent">parent</a>        = <a class="macro" href="../../include/hw/i386/x86-iommu.h.html#26" title="(&quot;x86-iommu&quot;)" data-ref="_M/TYPE_X86_IOMMU_DEVICE">TYPE_X86_IOMMU_DEVICE</a>,</td></tr>
<tr><th id="3071">3071</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::instance_size" title='TypeInfo::instance_size' data-ref="TypeInfo::instance_size">instance_size</a> = <b>sizeof</b>(<a class="typedef" href="../../include/hw/i386/intel_iommu.h.html#IntelIOMMUState" title='IntelIOMMUState' data-type='struct IntelIOMMUState' data-ref="IntelIOMMUState">IntelIOMMUState</a>),</td></tr>
<tr><th id="3072">3072</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::class_init" title='TypeInfo::class_init' data-ref="TypeInfo::class_init">class_init</a>    = <a class="tu ref" href="#vtd_class_init" title='vtd_class_init' data-ref="vtd_class_init">vtd_class_init</a>,</td></tr>
<tr><th id="3073">3073</th><td>};</td></tr>
<tr><th id="3074">3074</th><td></td></tr>
<tr><th id="3075">3075</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_iommu_memory_region_class_init" title='vtd_iommu_memory_region_class_init' data-type='void vtd_iommu_memory_region_class_init(ObjectClass * klass, void * data)' data-ref="vtd_iommu_memory_region_class_init">vtd_iommu_memory_region_class_init</dfn>(<a class="typedef" href="../../include/qom/object.h.html#ObjectClass" title='ObjectClass' data-type='struct ObjectClass' data-ref="ObjectClass">ObjectClass</a> *<dfn class="local col4 decl" id="584klass" title='klass' data-type='ObjectClass *' data-ref="584klass">klass</dfn>,</td></tr>
<tr><th id="3076">3076</th><td>                                                     <em>void</em> *<dfn class="local col5 decl" id="585data" title='data' data-type='void *' data-ref="585data">data</dfn>)</td></tr>
<tr><th id="3077">3077</th><td>{</td></tr>
<tr><th id="3078">3078</th><td>    <a class="typedef" href="../../include/exec/memory.h.html#IOMMUMemoryRegionClass" title='IOMMUMemoryRegionClass' data-type='struct IOMMUMemoryRegionClass' data-ref="IOMMUMemoryRegionClass">IOMMUMemoryRegionClass</a> *<dfn class="local col6 decl" id="586imrc" title='imrc' data-type='IOMMUMemoryRegionClass *' data-ref="586imrc">imrc</dfn> = <a class="macro" href="../../include/exec/memory.h.html#42" title="((IOMMUMemoryRegionClass *)object_class_dynamic_cast_assert(((ObjectClass *)((klass))), (&quot;qemu:iommu-memory-region&quot;), &quot;/home/jon/workspace/qemu/hw/i386/intel_iommu.c&quot;, 3078, __func__))" data-ref="_M/IOMMU_MEMORY_REGION_CLASS">IOMMU_MEMORY_REGION_CLASS</a>(<a class="local col4 ref" href="#584klass" title='klass' data-ref="584klass">klass</a>);</td></tr>
<tr><th id="3079">3079</th><td></td></tr>
<tr><th id="3080">3080</th><td>    <a class="local col6 ref" href="#586imrc" title='imrc' data-ref="586imrc">imrc</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUMemoryRegionClass::translate" title='IOMMUMemoryRegionClass::translate' data-ref="IOMMUMemoryRegionClass::translate">translate</a> = <a class="tu ref" href="#vtd_iommu_translate" title='vtd_iommu_translate' data-use='r' data-ref="vtd_iommu_translate">vtd_iommu_translate</a>;</td></tr>
<tr><th id="3081">3081</th><td>    <a class="local col6 ref" href="#586imrc" title='imrc' data-ref="586imrc">imrc</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUMemoryRegionClass::notify_flag_changed" title='IOMMUMemoryRegionClass::notify_flag_changed' data-ref="IOMMUMemoryRegionClass::notify_flag_changed">notify_flag_changed</a> = <a class="tu ref" href="#vtd_iommu_notify_flag_changed" title='vtd_iommu_notify_flag_changed' data-use='r' data-ref="vtd_iommu_notify_flag_changed">vtd_iommu_notify_flag_changed</a>;</td></tr>
<tr><th id="3082">3082</th><td>    <a class="local col6 ref" href="#586imrc" title='imrc' data-ref="586imrc">imrc</a>-&gt;<a class="ref" href="../../include/exec/memory.h.html#IOMMUMemoryRegionClass::replay" title='IOMMUMemoryRegionClass::replay' data-ref="IOMMUMemoryRegionClass::replay">replay</a> = <a class="tu ref" href="#vtd_iommu_replay" title='vtd_iommu_replay' data-use='r' data-ref="vtd_iommu_replay">vtd_iommu_replay</a>;</td></tr>
<tr><th id="3083">3083</th><td>}</td></tr>
<tr><th id="3084">3084</th><td></td></tr>
<tr><th id="3085">3085</th><td><em>static</em> <em>const</em> <a class="typedef" href="../../include/qom/object.h.html#TypeInfo" title='TypeInfo' data-type='struct TypeInfo' data-ref="TypeInfo">TypeInfo</a> <dfn class="tu decl def" id="vtd_iommu_memory_region_info" title='vtd_iommu_memory_region_info' data-type='const TypeInfo' data-ref="vtd_iommu_memory_region_info">vtd_iommu_memory_region_info</dfn> = {</td></tr>
<tr><th id="3086">3086</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::parent" title='TypeInfo::parent' data-ref="TypeInfo::parent">parent</a> = <a class="macro" href="../../include/exec/memory.h.html#39" title="&quot;qemu:iommu-memory-region&quot;" data-ref="_M/TYPE_IOMMU_MEMORY_REGION">TYPE_IOMMU_MEMORY_REGION</a>,</td></tr>
<tr><th id="3087">3087</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::name" title='TypeInfo::name' data-ref="TypeInfo::name">name</a> = <a class="macro" href="../../include/hw/i386/intel_iommu.h.html#35" title="&quot;intel-iommu-iommu-memory-region&quot;" data-ref="_M/TYPE_INTEL_IOMMU_MEMORY_REGION">TYPE_INTEL_IOMMU_MEMORY_REGION</a>,</td></tr>
<tr><th id="3088">3088</th><td>    .<a class="ref" href="../../include/qom/object.h.html#TypeInfo::class_init" title='TypeInfo::class_init' data-ref="TypeInfo::class_init">class_init</a> = <a class="tu ref" href="#vtd_iommu_memory_region_class_init" title='vtd_iommu_memory_region_class_init' data-ref="vtd_iommu_memory_region_class_init">vtd_iommu_memory_region_class_init</a>,</td></tr>
<tr><th id="3089">3089</th><td>};</td></tr>
<tr><th id="3090">3090</th><td></td></tr>
<tr><th id="3091">3091</th><td><em>static</em> <em>void</em> <dfn class="tu decl def" id="vtd_register_types" title='vtd_register_types' data-type='void vtd_register_types()' data-ref="vtd_register_types">vtd_register_types</dfn>(<em>void</em>)</td></tr>
<tr><th id="3092">3092</th><td>{</td></tr>
<tr><th id="3093">3093</th><td>    <a class="ref" href="../../include/qom/object.h.html#type_register_static" title='type_register_static' data-ref="type_register_static">type_register_static</a>(&amp;<a class="tu ref" href="#vtd_info" title='vtd_info' data-use='a' data-ref="vtd_info">vtd_info</a>);</td></tr>
<tr><th id="3094">3094</th><td>    <a class="ref" href="../../include/qom/object.h.html#type_register_static" title='type_register_static' data-ref="type_register_static">type_register_static</a>(&amp;<a class="tu ref" href="#vtd_iommu_memory_region_info" title='vtd_iommu_memory_region_info' data-use='a' data-ref="vtd_iommu_memory_region_info">vtd_iommu_memory_region_info</a>);</td></tr>
<tr><th id="3095">3095</th><td>}</td></tr>
<tr><th id="3096">3096</th><td></td></tr>
<tr><th id="3097">3097</th><td><a class="macro" href="../../include/qemu/module.h.html#52" title="static void __attribute__((constructor)) do_qemu_init_vtd_register_types(void) { register_module_init(vtd_register_types, MODULE_INIT_QOM); }" data-ref="_M/type_init">type_init</a>(<a class="tu ref" href="#vtd_register_types" title='vtd_register_types' data-use='r' data-ref="vtd_register_types">vtd_register_types</a>)</td></tr>
<tr><th id="3098">3098</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2017-Aug-28</em> from project codebrowser revision <em>v2.10.0-rc0-7-g6be37cc</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
