 Timing Path to counter_reg[0]/D 
  
 Path Start Point : counter_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    counter_reg[0]/CK            DFF_X1        Rise  0.1130 0.0030 0.0490          0.949653                                    F             | 
|    counter_reg[0]/Q             DFF_X1        Fall  0.2160 0.1030 0.0120 1.03245  6.37604  7.40849           4       100      F             | 
|    i_0_0_87/B2                  OAI21_X1      Fall  0.2160 0.0000 0.0120          1.55833                                                   | 
|    i_0_0_87/ZN                  OAI21_X1      Rise  0.2470 0.0310 0.0140 0.364044 1.06234  1.42639           1       100                    | 
|    counter_reg[0]/D             DFF_X1        Rise  0.2470 0.0000 0.0140          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    counter_reg[0]/CK            DFF_X1        Rise  0.1160 0.0030 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1160 0.1160 | 
| library hold check                       |  0.0220 0.1380 | 
| data required time                       |  0.1380        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.1380        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1090        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[0]/D 
  
 Path Start Point : B[0] 
 Path End Point   : multiplicand_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------|
|    B[0]                           Rise  0.2000 0.0000 0.1000 1.69585  6.37069 8.06654           4       100      c             | 
|    i_0_0_306/B1          AOI22_X1 Rise  0.2000 0.0000 0.1000          1.58401                                                  | 
|    i_0_0_306/ZN          AOI22_X1 Fall  0.2320 0.0320 0.0110 0.297488 1.54936 1.84685           1       100                    | 
|    i_0_0_304/A           INV_X1   Fall  0.2320 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_304/ZN          INV_X1   Rise  0.2460 0.0140 0.0080 0.806863 1.06234 1.86921           1       100                    | 
|    multiplicand_reg[0]/D DFF_X1   Rise  0.2460 0.0000 0.0080          1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[0]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1110        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[1]/D 
  
 Path Start Point : B[1] 
 Path End Point   : multiplicand_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    B[1]                            Rise  0.2000 0.0000 0.1000 1.71757  5.99193 7.7095            4       100      c             | 
|    i_0_0_103/C2          AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_103/ZN          AOI222_X1 Fall  0.2370 0.0370 0.0110 0.353814 1.54936 1.90317           1       100                    | 
|    i_0_0_102/A           INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_102/ZN          INV_X1    Rise  0.2500 0.0130 0.0070 0.388858 1.06234 1.4512            1       100                    | 
|    multiplicand_reg[1]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[1]/CK       DFF_X1        Rise  0.1170 0.0040 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0200 0.1370 | 
| data required time                       |  0.1370        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1130        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[4]/D 
  
 Path Start Point : B[4] 
 Path End Point   : multiplicand_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    B[4]                            Rise  0.2000 0.0000 0.1000 0.533279 4.57756 5.11084           3       100      c             | 
|    i_0_0_111/C2          AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_111/ZN          AOI222_X1 Fall  0.2370 0.0370 0.0120 0.336513 1.54936 1.88587           1       100                    | 
|    i_0_0_110/A           INV_X1    Fall  0.2370 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_110/ZN          INV_X1    Rise  0.2500 0.0130 0.0070 0.367413 1.06234 1.42976           1       100                    | 
|    multiplicand_reg[4]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[4]/CK       DFF_X1        Rise  0.1170 0.0040 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0200 0.1370 | 
| data required time                       |  0.1370        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1130        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[7]/D 
  
 Path Start Point : B[7] 
 Path End Point   : multiplicand_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    B[7]                            Rise  0.2000 0.0000 0.1000 1.32091  4.57756 5.89847           3       100      c             | 
|    i_0_0_117/C2          AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_117/ZN          AOI222_X1 Fall  0.2370 0.0370 0.0120 0.385446 1.54936 1.93481           1       100                    | 
|    i_0_0_116/A           INV_X1    Fall  0.2370 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_116/ZN          INV_X1    Rise  0.2500 0.0130 0.0070 0.3959   1.06234 1.45824           1       100                    | 
|    multiplicand_reg[7]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[7]/CK       DFF_X1        Rise  0.1170 0.0040 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0200 0.1370 | 
| data required time                       |  0.1370        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1130        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[2]/D 
  
 Path Start Point : B[2] 
 Path End Point   : multiplicand_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    B[2]                            Rise  0.2000 0.0000 0.1000 0.875879 3.795   4.67088           3       100      c             | 
|    i_0_0_107/C2          AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_107/ZN          AOI222_X1 Fall  0.2370 0.0370 0.0110 0.318846 1.54936 1.86821           1       100                    | 
|    i_0_0_106/A           INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_106/ZN          INV_X1    Rise  0.2490 0.0120 0.0070 0.240124 1.06234 1.30247           1       100                    | 
|    multiplicand_reg[2]/D DFF_X1    Rise  0.2490 0.0000 0.0070          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[2]/CK       DFF_X1        Rise  0.1160 0.0030 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1160 0.1160 | 
| library hold check                       |  0.0190 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2490        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1140        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[22]/D 
  
 Path Start Point : B[22] 
 Path End Point   : multiplicand_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[22]                            Rise  0.2000 0.0000 0.1000 0.693498 4.57756 5.27106           3       100      c             | 
|    i_0_0_147/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_147/ZN           AOI222_X1 Fall  0.2370 0.0370 0.0110 0.166408 1.54936 1.71577           1       100                    | 
|    i_0_0_146/A            INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_146/ZN           INV_X1    Rise  0.2490 0.0120 0.0070 0.289168 1.06234 1.35151           1       100                    | 
|    multiplicand_reg[22]/D DFF_X1    Rise  0.2490 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[22]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2490        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1140        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[5]/D 
  
 Path Start Point : B[5] 
 Path End Point   : multiplicand_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    B[5]                            Rise  0.2000 0.0000 0.1000 0.814381 6.09043 6.90481           4       100      c             | 
|    i_0_0_113/C2          AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_113/ZN          AOI222_X1 Fall  0.2380 0.0380 0.0120 0.549752 1.54936 2.09911           1       100                    | 
|    i_0_0_112/A           INV_X1    Fall  0.2380 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_112/ZN          INV_X1    Rise  0.2510 0.0130 0.0070 0.319568 1.06234 1.38191           1       100                    | 
|    multiplicand_reg[5]/D DFF_X1    Rise  0.2510 0.0000 0.0070          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[5]/CK       DFF_X1        Rise  0.1170 0.0040 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0200 0.1370 | 
| data required time                       |  0.1370        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1140        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[6]/D 
  
 Path Start Point : B[6] 
 Path End Point   : multiplicand_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    B[6]                            Rise  0.2000 0.0000 0.1000 0.539515 3.9153  4.45481           3       100      c             | 
|    i_0_0_115/C2          AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_115/ZN          AOI222_X1 Fall  0.2380 0.0380 0.0120 0.436891 1.54936 1.98625           1       100                    | 
|    i_0_0_114/A           INV_X1    Fall  0.2380 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_114/ZN          INV_X1    Rise  0.2510 0.0130 0.0070 0.249265 1.06234 1.31161           1       100                    | 
|    multiplicand_reg[6]/D DFF_X1    Rise  0.2510 0.0000 0.0070          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[6]/CK       DFF_X1        Rise  0.1170 0.0040 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0200 0.1370 | 
| data required time                       |  0.1370        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1140        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[19]/D 
  
 Path Start Point : B[19] 
 Path End Point   : multiplicand_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[19]                            Rise  0.2000 0.0000 0.1000 0.907843 6.66938 7.57722           4       100      c             | 
|    i_0_0_141/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_141/ZN           AOI222_X1 Fall  0.2370 0.0370 0.0110 0.296057 1.54936 1.84542           1       100                    | 
|    i_0_0_140/A            INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_140/ZN           INV_X1    Rise  0.2490 0.0120 0.0070 0.192068 1.06234 1.25441           1       100                    | 
|    multiplicand_reg[19]/D DFF_X1    Rise  0.2490 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[19]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0190 0.1340 | 
| data required time                       |  0.1340        | 
|                                          |                | 
| data arrival time                        |  0.2490        | 
| data required time                       | -0.1340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1150        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[20]/D 
  
 Path Start Point : B[20] 
 Path End Point   : multiplicand_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[20]                            Rise  0.2000 0.0000 0.1000 1.35101  5.18097 6.53198           3       100      c             | 
|    i_0_0_143/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_143/ZN           AOI222_X1 Fall  0.2370 0.0370 0.0110 0.197532 1.54936 1.74689           1       100                    | 
|    i_0_0_142/A            INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_142/ZN           INV_X1    Rise  0.2490 0.0120 0.0070 0.241719 1.06234 1.30406           1       100                    | 
|    multiplicand_reg[20]/D DFF_X1    Rise  0.2490 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[20]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0190 0.1340 | 
| data required time                       |  0.1340        | 
|                                          |                | 
| data arrival time                        |  0.2490        | 
| data required time                       | -0.1340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1150        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[24]/D 
  
 Path Start Point : B[24] 
 Path End Point   : multiplicand_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[24]                            Rise  0.2000 0.0000 0.1000 0.967755 5.17946 6.14721           3       100      c             | 
|    i_0_0_151/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_151/ZN           AOI222_X1 Fall  0.2370 0.0370 0.0110 0.267739 1.54936 1.8171            1       100                    | 
|    i_0_0_150/A            INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_150/ZN           INV_X1    Rise  0.2490 0.0120 0.0070 0.258196 1.06234 1.32054           1       100                    | 
|    multiplicand_reg[24]/D DFF_X1    Rise  0.2490 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[24]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[24]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0190 0.1340 | 
| data required time                       |  0.1340        | 
|                                          |                | 
| data arrival time                        |  0.2490        | 
| data required time                       | -0.1340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1150        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[8]/D 
  
 Path Start Point : B[8] 
 Path End Point   : multiplicand_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    B[8]                            Rise  0.2000 0.0000 0.1000 0.976707 6.09043 7.06713           4       100      c             | 
|    i_0_0_119/C2          AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_119/ZN          AOI222_X1 Fall  0.2370 0.0370 0.0110 0.240103 1.54936 1.78946           1       100                    | 
|    i_0_0_118/A           INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_118/ZN          INV_X1    Rise  0.2500 0.0130 0.0070 0.35404  1.06234 1.41638           1       100                    | 
|    multiplicand_reg[8]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[8]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[8]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1150        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[9]/D 
  
 Path Start Point : B[9] 
 Path End Point   : multiplicand_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    B[9]                            Rise  0.2000 0.0000 0.1000 0.713848 3.9153  4.62915           3       100      c             | 
|    i_0_0_121/C2          AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_121/ZN          AOI222_X1 Fall  0.2370 0.0370 0.0110 0.187141 1.54936 1.7365            1       100                    | 
|    i_0_0_120/A           INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_120/ZN          INV_X1    Rise  0.2500 0.0130 0.0070 0.452414 1.06234 1.51476           1       100                    | 
|    multiplicand_reg[9]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[9]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[9]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1150        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[17]/D 
  
 Path Start Point : B[17] 
 Path End Point   : multiplicand_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[17]                            Rise  0.2000 0.0000 0.1000 0.665269 4.57756 5.24283           3       100      c             | 
|    i_0_0_137/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_137/ZN           AOI222_X1 Fall  0.2370 0.0370 0.0120 0.357438 1.54936 1.9068            1       100                    | 
|    i_0_0_136/A            INV_X1    Fall  0.2370 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_136/ZN           INV_X1    Rise  0.2500 0.0130 0.0070 0.341973 1.06234 1.40432           1       100                    | 
|    multiplicand_reg[17]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[17]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1150        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[18]/D 
  
 Path Start Point : B[18] 
 Path End Point   : multiplicand_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[18]                            Rise  0.2000 0.0000 0.1000 1.06486  8.16937 9.23423           5       100      c             | 
|    i_0_0_139/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_139/ZN           AOI222_X1 Fall  0.2370 0.0370 0.0120 0.287065 1.54936 1.83643           1       100                    | 
|    i_0_0_138/A            INV_X1    Fall  0.2370 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_138/ZN           INV_X1    Rise  0.2500 0.0130 0.0070 0.396449 1.06234 1.45879           1       100                    | 
|    multiplicand_reg[18]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[18]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1150        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[21]/D 
  
 Path Start Point : B[21] 
 Path End Point   : multiplicand_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[21]                            Rise  0.2000 0.0000 0.1000 0.827645 5.1761  6.00374           3       100      c             | 
|    i_0_0_145/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_145/ZN           AOI222_X1 Fall  0.2370 0.0370 0.0110 0.289259 1.54936 1.83862           1       100                    | 
|    i_0_0_144/A            INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_144/ZN           INV_X1    Rise  0.2500 0.0130 0.0070 0.319754 1.06234 1.3821            1       100                    | 
|    multiplicand_reg[21]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[21]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1150        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[25]/D 
  
 Path Start Point : B[25] 
 Path End Point   : multiplicand_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[25]                            Rise  0.2000 0.0000 0.1000 1.5079   5.1761  6.684             3       100      c             | 
|    i_0_0_153/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_153/ZN           AOI222_X1 Fall  0.2370 0.0370 0.0110 0.357622 1.54936 1.90698           1       100                    | 
|    i_0_0_152/A            INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_152/ZN           INV_X1    Rise  0.2500 0.0130 0.0070 0.312205 1.06234 1.37455           1       100                    | 
|    multiplicand_reg[25]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[25]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[25]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1150        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[26]/D 
  
 Path Start Point : B[26] 
 Path End Point   : multiplicand_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[26]                            Rise  0.2000 0.0000 0.1000 2.67634  6.09043 8.76677           4       100      c             | 
|    i_0_0_155/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_155/ZN           AOI222_X1 Fall  0.2370 0.0370 0.0120 0.350969 1.54936 1.90033           1       100                    | 
|    i_0_0_154/A            INV_X1    Fall  0.2370 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_154/ZN           INV_X1    Rise  0.2500 0.0130 0.0070 0.298241 1.06234 1.36058           1       100                    | 
|    multiplicand_reg[26]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[26]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1150        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[3]/D 
  
 Path Start Point : B[3] 
 Path End Point   : multiplicand_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------
| Pin                      Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------|
|    B[3]                            Rise  0.2000 0.0000 0.1000 0.43625  4.57756 5.01381           3       100      c             | 
|    i_0_0_109/C2          AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_109/ZN          AOI222_X1 Fall  0.2390 0.0390 0.0120 0.722984 1.54936 2.27234           1       100                    | 
|    i_0_0_108/A           INV_X1    Fall  0.2390 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_108/ZN          INV_X1    Rise  0.2520 0.0130 0.0070 0.273983 1.06234 1.33633           1       100                    | 
|    multiplicand_reg[3]/D DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[3]/CK       DFF_X1        Rise  0.1170 0.0040 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0200 0.1370 | 
| data required time                       |  0.1370        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1150        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[27]/D 
  
 Path Start Point : B[27] 
 Path End Point   : multiplicand_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[27]                            Rise  0.2000 0.0000 0.1000 1.53731  3.9153  5.45261           3       100      c             | 
|    i_0_0_157/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_157/ZN           AOI222_X1 Fall  0.2380 0.0380 0.0110 0.417807 1.54936 1.96717           1       100                    | 
|    i_0_0_156/A            INV_X1    Fall  0.2380 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_156/ZN           INV_X1    Rise  0.2500 0.0120 0.0070 0.15957  1.06234 1.22191           1       100                    | 
|    multiplicand_reg[27]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[27]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0190 0.1340 | 
| data required time                       |  0.1340        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1160        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[28]/D 
  
 Path Start Point : B[28] 
 Path End Point   : multiplicand_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[28]                            Rise  0.2000 0.0000 0.1000 2.42064  8.16937 10.59             5       100      c             | 
|    i_0_0_159/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_159/ZN           AOI222_X1 Fall  0.2370 0.0370 0.0110 0.258921 1.54936 1.80828           1       100                    | 
|    i_0_0_158/A            INV_X1    Fall  0.2370 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_158/ZN           INV_X1    Rise  0.2500 0.0130 0.0070 0.339814 1.06234 1.40216           1       100                    | 
|    multiplicand_reg[28]/D DFF_X1    Rise  0.2500 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[28]/CK      DFF_X1        Rise  0.1140 0.0010 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1140 0.1140 | 
| library hold check                       |  0.0200 0.1340 | 
| data required time                       |  0.1340        | 
|                                          |                | 
| data arrival time                        |  0.2500        | 
| data required time                       | -0.1340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1160        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[13]/D 
  
 Path Start Point : B[13] 
 Path End Point   : multiplicand_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------------------------|
|    B[13]                            Rise  0.2000  0.0000 0.1000             1.016    5.17946 6.19545           3       100      c             | 
|    i_0_0_129/C2           AOI222_X1 Rise  0.2000  0.0000 0.1000                      1.58671                                                  | 
|    i_0_0_129/ZN           AOI222_X1 Fall  0.2390  0.0390 0.0120             0.826713 1.54936 2.37607           1       100                    | 
|    i_0_0_128/A            INV_X1    Fall  0.2380 -0.0010 0.0120    -0.0010           1.54936                                                  | 
|    i_0_0_128/ZN           INV_X1    Rise  0.2510  0.0130 0.0070             0.230055 1.06234 1.2924            1       100                    | 
|    multiplicand_reg[13]/D DFF_X1    Rise  0.2510  0.0000 0.0070                      1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[13]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1160        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[15]/D 
  
 Path Start Point : B[15] 
 Path End Point   : multiplicand_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[15]                            Rise  0.2000 0.0000 0.1000 0.937563 6.09043 7.02799           4       100      c             | 
|    i_0_0_133/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_133/ZN           AOI222_X1 Fall  0.2370 0.0370 0.0120 0.275575 1.54936 1.82494           1       100                    | 
|    i_0_0_132/A            INV_X1    Fall  0.2370 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_132/ZN           INV_X1    Rise  0.2510 0.0140 0.0080 0.618234 1.06234 1.68058           1       100                    | 
|    multiplicand_reg[15]/D DFF_X1    Rise  0.2510 0.0000 0.0080          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[15]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1160        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[23]/D 
  
 Path Start Point : B[23] 
 Path End Point   : multiplicand_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[23]                            Rise  0.2000 0.0000 0.1000 0.809117 6.72276 7.53188           4       100      c             | 
|    i_0_0_149/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_149/ZN           AOI222_X1 Fall  0.2380 0.0380 0.0120 0.579332 1.54936 2.12869           1       100                    | 
|    i_0_0_148/A            INV_X1    Fall  0.2380 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_148/ZN           INV_X1    Rise  0.2510 0.0130 0.0070 0.287035 1.06234 1.34938           1       100                    | 
|    multiplicand_reg[23]/D DFF_X1    Rise  0.2510 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[23]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1160        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[29]/D 
  
 Path Start Point : B[29] 
 Path End Point   : multiplicand_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[29]                            Rise  0.2000 0.0000 0.1000 2.55669  6.66937 9.22606           4       100      c             | 
|    i_0_0_161/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_161/ZN           AOI222_X1 Fall  0.2380 0.0380 0.0110 0.570238 1.54936 2.1196            1       100                    | 
|    i_0_0_160/A            INV_X1    Fall  0.2380 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_160/ZN           INV_X1    Rise  0.2510 0.0130 0.0070 0.353832 1.06234 1.41617           1       100                    | 
|    multiplicand_reg[29]/D DFF_X1    Rise  0.2510 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[29]/CK      DFF_X1        Rise  0.1140 0.0010 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1140 0.1140 | 
| library hold check                       |  0.0200 0.1340 | 
| data required time                       |  0.1340        | 
|                                          |                | 
| data arrival time                        |  0.2510        | 
| data required time                       | -0.1340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1170        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[12]/D 
  
 Path Start Point : B[12] 
 Path End Point   : multiplicand_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[12]                            Rise  0.2000 0.0000 0.1000 0.967426 6.72276 7.69019           4       100      c             | 
|    i_0_0_127/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_127/ZN           AOI222_X1 Fall  0.2380 0.0380 0.0110 0.434406 1.54936 1.98377           1       100                    | 
|    i_0_0_126/A            INV_X1    Fall  0.2380 0.0000 0.0110          1.54936                                                  | 
|    i_0_0_126/ZN           INV_X1    Rise  0.2520 0.0140 0.0080 0.70027  1.06234 1.76261           1       100                    | 
|    multiplicand_reg[12]/D DFF_X1    Rise  0.2520 0.0000 0.0080          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[12]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[12]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1170        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[14]/D 
  
 Path Start Point : B[14] 
 Path End Point   : multiplicand_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[14]                            Rise  0.2000 0.0000 0.1000 0.948962 5.1761  6.12506           3       100      c             | 
|    i_0_0_131/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_131/ZN           AOI222_X1 Fall  0.2380 0.0380 0.0120 0.488143 1.54936 2.0375            1       100                    | 
|    i_0_0_130/A            INV_X1    Fall  0.2380 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_130/ZN           INV_X1    Rise  0.2520 0.0140 0.0080 0.66662  1.06234 1.72896           1       100                    | 
|    multiplicand_reg[14]/D DFF_X1    Rise  0.2520 0.0000 0.0080          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[14]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1170        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[16]/D 
  
 Path Start Point : B[16] 
 Path End Point   : multiplicand_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[16]                            Rise  0.2000 0.0000 0.1000 0.966919 3.9153  4.88222           3       100      c             | 
|    i_0_0_135/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_135/ZN           AOI222_X1 Fall  0.2390 0.0390 0.0120 0.688446 1.54936 2.23781           1       100                    | 
|    i_0_0_134/A            INV_X1    Fall  0.2390 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_134/ZN           INV_X1    Rise  0.2520 0.0130 0.0070 0.231654 1.06234 1.294             1       100                    | 
|    multiplicand_reg[16]/D DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[16]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1170        | 
-------------------------------------------------------------


 Timing Path to counter_reg[3]/D 
  
 Path Start Point : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000  0.0000 0.1000             2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010  0.0010 0.1000                      7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370  0.0360 0.0080             3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370  0.0000 0.0080                      1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100  0.0730 0.0490             24.6561  33.4011  58.0573           39      100      F    K        | 
| Data Path:                                                                                                                                               | 
|    counter_reg[3]/CK            DFF_X1        Rise  0.1130  0.0030 0.0490                      0.949653                                    F             | 
|    counter_reg[3]/Q             DFF_X1        Rise  0.2170  0.1040 0.0120             0.653488 3.07668  3.73017           2       100      F             | 
|    i_0_0_94/A                   XOR2_X1       Rise  0.2160 -0.0010 0.0120    -0.0010           2.23214                                                   | 
|    i_0_0_94/Z                   XOR2_X1       Fall  0.2310  0.0150 0.0080             0.362927 1.45983  1.82276           1       100                    | 
|    i_0_0_93/B1                  OAI21_X1      Fall  0.2310  0.0000 0.0080                      1.45983                                                   | 
|    i_0_0_93/ZN                  OAI21_X1      Rise  0.2560  0.0250 0.0140             0.352983 1.06234  1.41532           1       100                    | 
|    counter_reg[3]/D             DFF_X1        Rise  0.2560  0.0000 0.0140                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    counter_reg[3]/CK            DFF_X1        Rise  0.1170 0.0040 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0220 0.1390 | 
| data required time                       |  0.1390        | 
|                                          |                | 
| data arrival time                        |  0.2560        | 
| data required time                       | -0.1390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1170        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[11]/D 
  
 Path Start Point : B[11] 
 Path End Point   : multiplicand_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[11]                            Rise  0.2000 0.0000 0.1000 0.676302 5.1761  5.8524            3       100      c             | 
|    i_0_0_125/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_125/ZN           AOI222_X1 Fall  0.2390 0.0390 0.0120 0.831696 1.54936 2.38106           1       100                    | 
|    i_0_0_124/A            INV_X1    Fall  0.2390 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_124/ZN           INV_X1    Rise  0.2520 0.0130 0.0070 0.335196 1.06234 1.39754           1       100                    | 
|    multiplicand_reg[11]/D DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[11]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[11]/CK      DFF_X1        Rise  0.1140 0.0010 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1140 0.1140 | 
| library hold check                       |  0.0200 0.1340 | 
| data required time                       |  0.1340        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1180        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[30]/D 
  
 Path Start Point : B[30] 
 Path End Point   : multiplicand_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[30]                            Rise  0.2000 0.0000 0.1000 1.67064  5.18097 6.85161           3       100      c             | 
|    i_0_0_163/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_163/ZN           AOI222_X1 Fall  0.2390 0.0390 0.0120 0.833557 1.54936 2.38292           1       100                    | 
|    i_0_0_162/A            INV_X1    Fall  0.2390 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_162/ZN           INV_X1    Rise  0.2520 0.0130 0.0070 0.210172 1.06234 1.27251           1       100                    | 
|    multiplicand_reg[30]/D DFF_X1    Rise  0.2520 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[30]/CK      DFF_X1        Rise  0.1140 0.0010 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1140 0.1140 | 
| library hold check                       |  0.0200 0.1340 | 
| data required time                       |  0.1340        | 
|                                          |                | 
| data arrival time                        |  0.2520        | 
| data required time                       | -0.1340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1180        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[10]/D 
  
 Path Start Point : B[10] 
 Path End Point   : multiplicand_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    B[10]                            Rise  0.2000 0.0000 0.1000 0.675381 5.24596 5.92134           3       100      c             | 
|    i_0_0_123/C2           AOI222_X1 Rise  0.2000 0.0000 0.1000          1.58671                                                  | 
|    i_0_0_123/ZN           AOI222_X1 Fall  0.2400 0.0400 0.0120 0.927118 1.54936 2.47648           1       100                    | 
|    i_0_0_122/A            INV_X1    Fall  0.2400 0.0000 0.0120          1.54936                                                  | 
|    i_0_0_122/ZN           INV_X1    Rise  0.2530 0.0130 0.0070 0.23054  1.06234 1.29288           1       100                    | 
|    multiplicand_reg[10]/D DFF_X1    Rise  0.2530 0.0000 0.0070          1.14029                                    F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[10]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[10]/CK      DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0200 0.1350 | 
| data required time                       |  0.1350        | 
|                                          |                | 
| data arrival time                        |  0.2530        | 
| data required time                       | -0.1350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1180        | 
-------------------------------------------------------------


 Timing Path to counter_reg[4]/D 
  
 Path Start Point : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    counter_reg[4]/CK            DFF_X1        Rise  0.1130 0.0030 0.0490          0.949653                                    F             | 
|    counter_reg[4]/Q             DFF_X1        Rise  0.2180 0.1050 0.0130 0.42944  3.73395  4.16339           2       100      F             | 
|    i_0_0_96/A                   XOR2_X1       Rise  0.2180 0.0000 0.0130          2.23214                                                   | 
|    i_0_0_96/Z                   XOR2_X1       Fall  0.2330 0.0150 0.0080 0.368724 1.45983  1.82856           1       100                    | 
|    i_0_0_95/B1                  OAI21_X1      Fall  0.2330 0.0000 0.0080          1.45983                                                   | 
|    i_0_0_95/ZN                  OAI21_X1      Rise  0.2580 0.0250 0.0140 0.375475 1.06234  1.43782           1       100                    | 
|    counter_reg[4]/D             DFF_X1        Rise  0.2580 0.0000 0.0140          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    counter_reg[4]/CK            DFF_X1        Rise  0.1170 0.0040 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0220 0.1390 | 
| data required time                       |  0.1390        | 
|                                          |                | 
| data arrival time                        |  0.2580        | 
| data required time                       | -0.1390        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1190        | 
-------------------------------------------------------------


 Timing Path to counter_reg[1]/D 
  
 Path Start Point : counter_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    counter_reg[1]/CK            DFF_X1        Rise  0.1130 0.0030 0.0490          0.949653                                    F             | 
|    counter_reg[1]/Q             DFF_X1        Rise  0.2200 0.1070 0.0160 0.82323  4.49105  5.31428           3       100      F             | 
|    i_0_0_89/A                   XOR2_X1       Rise  0.2200 0.0000 0.0160          2.23214                                                   | 
|    i_0_0_89/Z                   XOR2_X1       Fall  0.2360 0.0160 0.0080 0.173969 1.45983  1.6338            1       100                    | 
|    i_0_0_88/B1                  OAI21_X1      Fall  0.2360 0.0000 0.0080          1.45983                                                   | 
|    i_0_0_88/ZN                  OAI21_X1      Rise  0.2610 0.0250 0.0140 0.392784 1.06234  1.45513           1       100                    | 
|    counter_reg[1]/D             DFF_X1        Rise  0.2610 0.0000 0.0140          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    counter_reg[1]/CK            DFF_X1        Rise  0.1160 0.0030 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1160 0.1160 | 
| library hold check                       |  0.0220 0.1380 | 
| data required time                       |  0.1380        | 
|                                          |                | 
| data arrival time                        |  0.2610        | 
| data required time                       | -0.1380        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1230        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[30]/D 
  
 Path Start Point : multiplier_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[31]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
|    multiplier_reg[31]/Q   DFF_X1        Fall  0.1760 0.0870 0.0060 0.513907 0.874832 1.38874           1       100      F             | 
|    i_0_0_297/A1           AND2_X1       Fall  0.1760 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_297/ZN           AND2_X1       Fall  0.2040 0.0280 0.0070 0.302525 2.12585  2.42838           1       100                    | 
|    i_0_5/p_0[31]                        Fall  0.2040 0.0000                                                                           | 
|    i_0_5/i_87/A           XNOR2_X1      Fall  0.2040 0.0000 0.0070          2.12585                                                   | 
|    i_0_5/i_87/ZN          XNOR2_X1      Rise  0.2270 0.0230 0.0120 0.290826 0.874832 1.16566           1       100                    | 
|    i_0_5/p_1[31]                        Rise  0.2270 0.0000                                                                           | 
|    i_0_0_264/A1           AND2_X1       Rise  0.2270 0.0000 0.0120          0.918145                                                  | 
|    i_0_0_264/ZN           AND2_X1       Rise  0.2570 0.0300 0.0080 0.185691 1.06234  1.24803           1       100                    | 
|    accumulator_reg[30]/D  DFF_X1        Rise  0.2570 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    accumulator_reg[30]/CK       DFF_X1        Rise  0.1140 0.0010 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1140 0.1140 | 
| library hold check                       |  0.0190 0.1330 | 
| data required time                       |  0.1330        | 
|                                          |                | 
| data arrival time                        |  0.2570        | 
| data required time                       | -0.1330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1240        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[0]/D 
  
 Path Start Point : A[0] 
 Path End Point   : multiplier_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------------|
|    A[0]                        Rise  0.2000 0.0000 0.1000 1.38401  6.36707 7.75109           4       100      c             | 
|    i_0_0_305/A         INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                  | 
|    i_0_0_305/ZN        INV_X1  Fall  0.2090 0.0090 0.0200 0.554595 1.41309 1.96769           1       100                    | 
|    i_0_0_168/A1        NOR2_X1 Fall  0.2090 0.0000 0.0200          1.41309                                                  | 
|    i_0_0_168/ZN        NOR2_X1 Rise  0.2350 0.0260 0.0140 0.186697 1.06234 1.24904           1       100                    | 
|    multiplier_reg[0]/D DFF_X1  Rise  0.2350 0.0000 0.0140          1.14029                                    F             | 
-------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[0]/CK   DFF_X1        Rise  0.0900 0.0020 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0900 0.0900 | 
| library hold check                       |  0.0170 0.1070 | 
| data required time                       |  0.1070        | 
|                                          |                | 
| data arrival time                        |  0.2350        | 
| data required time                       | -0.1070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1280        | 
-------------------------------------------------------------


 Timing Path to ready_reg/D 
  
 Path Start Point : ready_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : ready_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                Rise  0.0000  0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    CTS_L1_c_tid1_78/A       CLKBUF_X1 Rise  0.0010  0.0010 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_78/Z       CLKBUF_X1 Rise  0.0550  0.0540 0.0130 1.65873  0.699202 2.35793           1       100      F    K        | 
|    CTS_L2_c_tid1_75/A       CLKBUF_X1 Rise  0.0550  0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c_tid1_75/Z       CLKBUF_X1 Rise  0.0870  0.0320 0.0090 1.13071  0.85644  1.98715           1       100      F    K        | 
| Data Path:                                                                                                                           | 
|    ready_reg/CK             DFF_X1    Rise  0.0860 -0.0010 0.0090          0.949653                                    F             | 
|    ready_reg/Q              DFF_X1    Rise  0.1890  0.1030 0.0220 1.6291   6.87549  8.50459           5       100      F             | 
|    ready_reg_enable_mux_0/A MUX2_X1   Rise  0.1890  0.0000 0.0220          0.94642                                                   | 
|    ready_reg_enable_mux_0/Z MUX2_X1   Rise  0.2270  0.0380 0.0080 0.275601 1.06234  1.33794           1       100                    | 
|    ready_reg/D              DFF_X1    Rise  0.2270  0.0000 0.0080          1.14029                                     F             | 
----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to ready_reg/CK 


---------------------------------------------------------------------------------------------------------------------------------------------
| Pin                   Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                          Rise  0.0000 0.0000 0.1000             2.6539   13.1779  15.8319           3       100      c    K        | 
|    CTS_L1_c_tid1_78/A CLKBUF_X1 Rise  0.0010 0.0010 0.1000                      0.77983                                     F             | 
|    CTS_L1_c_tid1_78/Z CLKBUF_X1 Rise  0.0550 0.0540 0.0130             1.65873  0.77983  2.43856           1       100      F    K        | 
|    CTS_L2_c_tid1_75/A CLKBUF_X1 Rise  0.0550 0.0000 0.0130                      0.77983                                     F             | 
|    CTS_L2_c_tid1_75/Z CLKBUF_X1 Rise  0.0870 0.0320 0.0090             1.13071  0.949653 2.08037           1       100      F    K        | 
|    ready_reg/CK       DFF_X1    Rise  0.0880 0.0010 0.0090    0.0010            0.949653                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0880 0.0880 | 
| library hold check                       |  0.0080 0.0960 | 
| data required time                       |  0.0960        | 
|                                          |                | 
| data arrival time                        |  0.2270        | 
| data required time                       | -0.0960        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1310        | 
-------------------------------------------------------------


 Timing Path to multiplicand_reg[31]/D 
  
 Path Start Point : multiplier_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplicand_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 12.1776  13.703   25.8806           16      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[0]/CK   DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
|    multiplier_reg[0]/Q    DFF_X1        Rise  0.1810 0.0930 0.0080 0.355699 0.874832 1.23053           1       100      F             | 
|    i_0_0_266/A1           AND2_X1       Rise  0.1810 0.0000 0.0080          0.918145                                                  | 
|    i_0_0_266/ZN           AND2_X1       Rise  0.2160 0.0350 0.0120 0.425442 2.98903  3.41447           2       100                    | 
|    i_0_5/p_0[0]                         Rise  0.2160 0.0000                                                                           | 
|    i_0_5/i_1/B1           OAI21_X1      Rise  0.2160 0.0000 0.0120          1.66205                                                   | 
|    i_0_5/i_1/ZN           OAI21_X1      Fall  0.2310 0.0150 0.0070 0.447391 1.54936  1.99675           1       100                    | 
|    i_0_5/i_0/A            INV_X1        Fall  0.2310 0.0000 0.0070          1.54936                                                   | 
|    i_0_5/i_0/ZN           INV_X1        Rise  0.2430 0.0120 0.0070 0.186936 1.50384  1.69077           1       100                    | 
|    i_0_5/p_1[0]                         Rise  0.2430 0.0000                                                                           | 
|    i_0_0_166/A1           AOI22_X1      Rise  0.2430 0.0000 0.0070          1.68751                                                   | 
|    i_0_0_166/ZN           AOI22_X1      Fall  0.2560 0.0130 0.0070 0.198878 1.54936  1.74824           1       100                    | 
|    i_0_0_165/A            INV_X1        Fall  0.2560 0.0000 0.0070          1.54936                                                   | 
|    i_0_0_165/ZN           INV_X1        Rise  0.2670 0.0110 0.0060 0.275203 1.06234  1.33755           1       100                    | 
|    multiplicand_reg[31]/D DFF_X1        Rise  0.2670 0.0000 0.0060          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplicand_reg[31]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    multiplicand_reg[31]/CK      DFF_X1        Rise  0.1140 0.0010 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1140 0.1140 | 
| library hold check                       |  0.0190 0.1330 | 
| data required time                       |  0.1330        | 
|                                          |                | 
| data arrival time                        |  0.2670        | 
| data required time                       | -0.1330        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1340        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[21]/D 
  
 Path Start Point : A[21] 
 Path End Point   : multiplier_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[21]                         Rise  0.2000 0.0000 0.1000 0.929983 5.19552 6.12551           3       100      c             | 
|    i_0_0_210/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_210/ZN         AOI22_X1 Fall  0.2310 0.0310 0.0080 0.205421 1.54936 1.75478           1       100                    | 
|    i_0_0_209/A          INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_209/ZN         INV_X1   Rise  0.2420 0.0110 0.0060 0.316971 1.06234 1.37931           1       100                    | 
|    multiplier_reg[21]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[21]/CK  DFF_X1        Rise  0.0910 0.0020 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0910 0.0910 | 
| library hold check                       |  0.0140 0.1050 | 
| data required time                       |  0.1050        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1370        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[25]/D 
  
 Path Start Point : A[25] 
 Path End Point   : multiplier_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[25]                         Rise  0.2000 0.0000 0.1000 2.14396  5.19552 7.33948           3       100      c             | 
|    i_0_0_218/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_218/ZN         AOI22_X1 Fall  0.2310 0.0310 0.0080 0.274058 1.54936 1.82342           1       100                    | 
|    i_0_0_217/A          INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_217/ZN         INV_X1   Rise  0.2420 0.0110 0.0060 0.383895 1.06234 1.44624           1       100                    | 
|    multiplier_reg[25]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[25]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[25]/CK  DFF_X1        Rise  0.0910 0.0020 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0910 0.0910 | 
| library hold check                       |  0.0140 0.1050 | 
| data required time                       |  0.1050        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1370        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[22]/D 
  
 Path Start Point : A[22] 
 Path End Point   : multiplier_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[22]                         Rise  0.2000 0.0000 0.1000 1.04958  4.59699 5.64657           3       100      c             | 
|    i_0_0_212/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_212/ZN         AOI22_X1 Fall  0.2310 0.0310 0.0090 0.182014 1.54936 1.73137           1       100                    | 
|    i_0_0_211/A          INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_211/ZN         INV_X1   Rise  0.2420 0.0110 0.0060 0.209022 1.06234 1.27136           1       100                    | 
|    multiplier_reg[22]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[22]/CK  DFF_X1        Rise  0.0910 0.0020 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0910 0.0910 | 
| library hold check                       |  0.0130 0.1040 | 
| data required time                       |  0.1040        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[27]/D 
  
 Path Start Point : A[27] 
 Path End Point   : multiplier_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[27]                         Rise  0.2000 0.0000 0.1000 2.12822  3.93472 6.06295           3       100      c             | 
|    i_0_0_222/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_222/ZN         AOI22_X1 Fall  0.2310 0.0310 0.0080 0.224643 1.54936 1.774             1       100                    | 
|    i_0_0_221/A          INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_221/ZN         INV_X1   Rise  0.2430 0.0120 0.0070 0.461143 1.06234 1.52348           1       100                    | 
|    multiplier_reg[27]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[27]/CK  DFF_X1        Rise  0.0910 0.0020 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0910 0.0910 | 
| library hold check                       |  0.0140 0.1050 | 
| data required time                       |  0.1050        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[30]/D 
  
 Path Start Point : A[30] 
 Path End Point   : multiplier_reg[30] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[30]                         Rise  0.2000 0.0000 0.1000 1.80827  5.20039 7.00866           3       100      c             | 
|    i_0_0_228/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_228/ZN         AOI22_X1 Fall  0.2310 0.0310 0.0080 0.280141 1.54936 1.8295            1       100                    | 
|    i_0_0_227/A          INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_227/ZN         INV_X1   Rise  0.2430 0.0120 0.0070 0.430639 1.06234 1.49298           1       100                    | 
|    multiplier_reg[30]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[30]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[30]/CK  DFF_X1        Rise  0.0910 0.0020 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0910 0.0910 | 
| library hold check                       |  0.0140 0.1050 | 
| data required time                       |  0.1050        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1380        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[3]/D 
  
 Path Start Point : A[3] 
 Path End Point   : multiplier_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[3]                         Rise  0.2000 0.0000 0.1000 0.743863 4.59699 5.34085           3       100      c             | 
|    i_0_0_174/B2        AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_174/ZN        AOI22_X1 Fall  0.2310 0.0310 0.0090 0.279322 1.54936 1.82868           1       100                    | 
|    i_0_0_173/A         INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_173/ZN        INV_X1   Rise  0.2420 0.0110 0.0060 0.240495 1.06234 1.30284           1       100                    | 
|    multiplier_reg[3]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[3]/CK   DFF_X1        Rise  0.0900 0.0020 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0900 0.0900 | 
| library hold check                       |  0.0130 0.1030 | 
| data required time                       |  0.1030        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1030        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1390        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[24]/D 
  
 Path Start Point : A[24] 
 Path End Point   : multiplier_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[24]                         Rise  0.2000 0.0000 0.1000 1.14448  5.19888 6.34336           3       100      c             | 
|    i_0_0_216/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_216/ZN         AOI22_X1 Fall  0.2310 0.0310 0.0080 0.241117 1.54936 1.79048           1       100                    | 
|    i_0_0_215/A          INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_215/ZN         INV_X1   Rise  0.2430 0.0120 0.0070 0.48976  1.06234 1.5521            1       100                    | 
|    multiplier_reg[24]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[24]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[24]/CK  DFF_X1        Rise  0.0900 0.0010 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0900 0.0900 | 
| library hold check                       |  0.0140 0.1040 | 
| data required time                       |  0.1040        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1390        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[20]/D 
  
 Path Start Point : A[20] 
 Path End Point   : multiplier_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    A[20]                         Rise  0.2000  0.0000 0.1000             0.972496 5.20039 6.17289           3       100      c             | 
|    i_0_0_208/B2         AOI22_X1 Rise  0.2000  0.0000 0.1000                      1.62303                                                  | 
|    i_0_0_208/ZN         AOI22_X1 Fall  0.2310  0.0310 0.0080             0.301762 1.54936 1.85112           1       100                    | 
|    i_0_0_207/A          INV_X1   Fall  0.2310  0.0000 0.0080                      1.54936                                                  | 
|    i_0_0_207/ZN         INV_X1   Rise  0.2450  0.0140 0.0080             1.21498  1.06234 2.27732           1       100                    | 
|    multiplier_reg[20]/D DFF_X1   Rise  0.2440 -0.0010 0.0080    -0.0010           1.14029                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[20]/CK  DFF_X1        Rise  0.0910 0.0020 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0910 0.0910 | 
| library hold check                       |  0.0140 0.1050 | 
| data required time                       |  0.1050        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1390        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[23]/D 
  
 Path Start Point : A[23] 
 Path End Point   : multiplier_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[23]                         Rise  0.2000 0.0000 0.1000 1.22873  6.74219 7.97092           4       100      c             | 
|    i_0_0_214/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_214/ZN         AOI22_X1 Fall  0.2320 0.0320 0.0090 0.345324 1.54936 1.89468           1       100                    | 
|    i_0_0_213/A          INV_X1   Fall  0.2320 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_213/ZN         INV_X1   Rise  0.2440 0.0120 0.0070 0.511106 1.06234 1.57345           1       100                    | 
|    multiplier_reg[23]/D DFF_X1   Rise  0.2440 0.0000 0.0070          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[23]/CK  DFF_X1        Rise  0.0910 0.0020 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0910 0.0910 | 
| library hold check                       |  0.0140 0.1050 | 
| data required time                       |  0.1050        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1390        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[28]/D 
  
 Path Start Point : A[28] 
 Path End Point   : multiplier_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[28]                         Rise  0.2000 0.0000 0.1000 2.36881  8.1888  10.5576           5       100      c             | 
|    i_0_0_224/B2         AOI22_X1 Rise  0.2010 0.0010 0.1000          1.62303                                                  | 
|    i_0_0_224/ZN         AOI22_X1 Fall  0.2320 0.0310 0.0090 0.223319 1.54936 1.77268           1       100                    | 
|    i_0_0_223/A          INV_X1   Fall  0.2320 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_223/ZN         INV_X1   Rise  0.2440 0.0120 0.0070 0.364245 1.06234 1.42659           1       100                    | 
|    multiplier_reg[28]/D DFF_X1   Rise  0.2440 0.0000 0.0070          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[28]/CK  DFF_X1        Rise  0.0910 0.0020 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0910 0.0910 | 
| library hold check                       |  0.0140 0.1050 | 
| data required time                       |  0.1050        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1390        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[7]/D 
  
 Path Start Point : A[7] 
 Path End Point   : multiplier_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[7]                         Rise  0.2000 0.0000 0.1000 0.559372 4.59699 5.15636           3       100      c             | 
|    i_0_0_182/B2        AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_182/ZN        AOI22_X1 Fall  0.2310 0.0310 0.0090 0.297861 1.54936 1.84722           1       100                    | 
|    i_0_0_181/A         INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_181/ZN        INV_X1   Rise  0.2420 0.0110 0.0060 0.160751 1.06234 1.22309           1       100                    | 
|    multiplier_reg[7]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[7]/CK   DFF_X1        Rise  0.0890 0.0010 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0890 0.0890 | 
| library hold check                       |  0.0130 0.1020 | 
| data required time                       |  0.1020        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1400        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[12]/D 
  
 Path Start Point : A[12] 
 Path End Point   : multiplier_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[12]                         Rise  0.2000 0.0000 0.1000 0.959079 6.74219 7.70127           4       100      c             | 
|    i_0_0_192/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_192/ZN         AOI22_X1 Fall  0.2310 0.0310 0.0090 0.260938 1.54936 1.8103            1       100                    | 
|    i_0_0_191/A          INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_191/ZN         INV_X1   Rise  0.2420 0.0110 0.0060 0.203951 1.06234 1.26629           1       100                    | 
|    multiplier_reg[12]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[12]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[12]/CK  DFF_X1        Rise  0.0890 0.0010 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0890 0.0890 | 
| library hold check                       |  0.0130 0.1020 | 
| data required time                       |  0.1020        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1400        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[16]/D 
  
 Path Start Point : A[16] 
 Path End Point   : multiplier_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[16]                         Rise  0.2000 0.0000 0.1000 0.510425 3.93472 4.44515           3       100      c             | 
|    i_0_0_200/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_200/ZN         AOI22_X1 Fall  0.2320 0.0320 0.0080 0.45624  1.54936 2.0056            1       100                    | 
|    i_0_0_199/A          INV_X1   Fall  0.2320 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_199/ZN         INV_X1   Rise  0.2430 0.0110 0.0060 0.404559 1.06234 1.4669            1       100                    | 
|    multiplier_reg[16]/D DFF_X1   Rise  0.2430 0.0000 0.0060          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[16]/CK  DFF_X1        Rise  0.0890 0.0000 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0890 0.0890 | 
| library hold check                       |  0.0140 0.1030 | 
| data required time                       |  0.1030        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1030        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1400        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[19]/D 
  
 Path Start Point : A[19] 
 Path End Point   : multiplier_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[19]                         Rise  0.2000 0.0000 0.1000 1.06222  6.6888  7.75102           4       100      c             | 
|    i_0_0_206/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_206/ZN         AOI22_X1 Fall  0.2320 0.0320 0.0090 0.397635 1.54936 1.947             1       100                    | 
|    i_0_0_205/A          INV_X1   Fall  0.2320 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_205/ZN         INV_X1   Rise  0.2440 0.0120 0.0070 0.517895 1.06234 1.58024           1       100                    | 
|    multiplier_reg[19]/D DFF_X1   Rise  0.2440 0.0000 0.0070          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[19]/CK  DFF_X1        Rise  0.0900 0.0010 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0900 0.0900 | 
| library hold check                       |  0.0140 0.1040 | 
| data required time                       |  0.1040        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1400        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[29]/D 
  
 Path Start Point : A[29] 
 Path End Point   : multiplier_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[29]                         Rise  0.2000 0.0000 0.1000 2.88004  6.6888  9.56884           4       100      c             | 
|    i_0_0_226/B2         AOI22_X1 Rise  0.2010 0.0010 0.1000          1.62303                                                  | 
|    i_0_0_226/ZN         AOI22_X1 Fall  0.2330 0.0320 0.0090 0.413456 1.54936 1.96282           1       100                    | 
|    i_0_0_225/A          INV_X1   Fall  0.2330 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_225/ZN         INV_X1   Rise  0.2440 0.0110 0.0060 0.157832 1.06234 1.22017           1       100                    | 
|    multiplier_reg[29]/D DFF_X1   Rise  0.2440 0.0000 0.0060          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[29]/CK  DFF_X1        Rise  0.0910 0.0020 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0910 0.0910 | 
| library hold check                       |  0.0130 0.1040 | 
| data required time                       |  0.1040        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1400        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[13]/D 
  
 Path Start Point : A[13] 
 Path End Point   : multiplier_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[13]                         Rise  0.2000 0.0000 0.1000 0.532435 5.19888 5.73132           3       100      c             | 
|    i_0_0_194/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_194/ZN         AOI22_X1 Fall  0.2310 0.0310 0.0080 0.318044 1.54936 1.8674            1       100                    | 
|    i_0_0_193/A          INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_193/ZN         INV_X1   Rise  0.2420 0.0110 0.0060 0.380036 1.06234 1.44238           1       100                    | 
|    multiplier_reg[13]/D DFF_X1   Rise  0.2420 0.0000 0.0060          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[13]/CK  DFF_X1        Rise  0.0880 0.0000 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0880 0.0880 | 
| library hold check                       |  0.0130 0.1010 | 
| data required time                       |  0.1010        | 
|                                          |                | 
| data arrival time                        |  0.2420        | 
| data required time                       | -0.1010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[5]/D 
  
 Path Start Point : A[5] 
 Path End Point   : multiplier_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[5]                         Rise  0.2000 0.0000 0.1000 1.05177  6.10985 7.16163           4       100      c             | 
|    i_0_0_178/B2        AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_178/ZN        AOI22_X1 Fall  0.2310 0.0310 0.0090 0.272886 1.54936 1.82225           1       100                    | 
|    i_0_0_177/A         INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_177/ZN        INV_X1   Rise  0.2430 0.0120 0.0060 0.28195  1.06234 1.34429           1       100                    | 
|    multiplier_reg[5]/D DFF_X1   Rise  0.2430 0.0000 0.0060          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[5]/CK   DFF_X1        Rise  0.0890 0.0010 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0890 0.0890 | 
| library hold check                       |  0.0130 0.1020 | 
| data required time                       |  0.1020        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[6]/D 
  
 Path Start Point : A[6] 
 Path End Point   : multiplier_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[6]                         Rise  0.2000 0.0000 0.1000 0.681103 3.93472 4.61583           3       100      c             | 
|    i_0_0_180/B2        AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_180/ZN        AOI22_X1 Fall  0.2320 0.0320 0.0080 0.340582 1.54936 1.88994           1       100                    | 
|    i_0_0_179/A         INV_X1   Fall  0.2320 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_179/ZN        INV_X1   Rise  0.2430 0.0110 0.0060 0.254877 1.06234 1.31722           1       100                    | 
|    multiplier_reg[6]/D DFF_X1   Rise  0.2430 0.0000 0.0060          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[6]/CK   DFF_X1        Rise  0.0890 0.0010 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0890 0.0890 | 
| library hold check                       |  0.0130 0.1020 | 
| data required time                       |  0.1020        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[9]/D 
  
 Path Start Point : A[9] 
 Path End Point   : multiplier_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[9]                         Rise  0.2000 0.0000 0.1000 0.502752 3.93472 4.43748           3       100      c             | 
|    i_0_0_186/B2        AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_186/ZN        AOI22_X1 Fall  0.2320 0.0320 0.0080 0.353512 1.54936 1.90287           1       100                    | 
|    i_0_0_185/A         INV_X1   Fall  0.2320 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_185/ZN        INV_X1   Rise  0.2430 0.0110 0.0060 0.222504 1.06234 1.28485           1       100                    | 
|    multiplier_reg[9]/D DFF_X1   Rise  0.2430 0.0000 0.0060          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[9]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[9]/CK   DFF_X1        Rise  0.0890 0.0010 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0890 0.0890 | 
| library hold check                       |  0.0130 0.1020 | 
| data required time                       |  0.1020        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[10]/D 
  
 Path Start Point : A[10] 
 Path End Point   : multiplier_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[10]                         Rise  0.2000 0.0000 0.1000 0.511974 5.26539 5.77736           3       100      c             | 
|    i_0_0_188/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_188/ZN         AOI22_X1 Fall  0.2310 0.0310 0.0100 0.308316 1.54936 1.85768           1       100                    | 
|    i_0_0_187/A          INV_X1   Fall  0.2310 0.0000 0.0100          1.54936                                                  | 
|    i_0_0_187/ZN         INV_X1   Rise  0.2430 0.0120 0.0060 0.175001 1.06234 1.23734           1       100                    | 
|    multiplier_reg[10]/D DFF_X1   Rise  0.2430 0.0000 0.0060          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[10]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[10]/CK  DFF_X1        Rise  0.0890 0.0010 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0890 0.0890 | 
| library hold check                       |  0.0130 0.1020 | 
| data required time                       |  0.1020        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[11]/D 
  
 Path Start Point : A[11] 
 Path End Point   : multiplier_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[11]                         Rise  0.2000 0.0000 0.1000 0.799278 5.19552 5.9948            3       100      c             | 
|    i_0_0_190/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_190/ZN         AOI22_X1 Fall  0.2320 0.0320 0.0080 0.373952 1.54936 1.92331           1       100                    | 
|    i_0_0_189/A          INV_X1   Fall  0.2320 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_189/ZN         INV_X1   Rise  0.2430 0.0110 0.0060 0.353924 1.06234 1.41627           1       100                    | 
|    multiplier_reg[11]/D DFF_X1   Rise  0.2430 0.0000 0.0060          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[11]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[11]/CK  DFF_X1        Rise  0.0890 0.0010 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0890 0.0890 | 
| library hold check                       |  0.0130 0.1020 | 
| data required time                       |  0.1020        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[1]/D 
  
 Path Start Point : A[1] 
 Path End Point   : multiplier_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[1]                         Rise  0.2000 0.0000 0.1000 1.19437  6.01136 7.20572           4       100      c             | 
|    i_0_0_170/B2        AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_170/ZN        AOI22_X1 Fall  0.2310 0.0310 0.0090 0.324441 1.54936 1.8738            1       100                    | 
|    i_0_0_169/A         INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_169/ZN        INV_X1   Rise  0.2440 0.0130 0.0070 0.662435 1.06234 1.72478           1       100                    | 
|    multiplier_reg[1]/D DFF_X1   Rise  0.2440 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[1]/CK   DFF_X1        Rise  0.0900 0.0020 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0900 0.0900 | 
| library hold check                       |  0.0130 0.1030 | 
| data required time                       |  0.1030        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1030        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[17]/D 
  
 Path Start Point : A[17] 
 Path End Point   : multiplier_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[17]                         Rise  0.2000 0.0000 0.1000 0.711443 4.59699 5.30843           3       100      c             | 
|    i_0_0_202/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_202/ZN         AOI22_X1 Fall  0.2320 0.0320 0.0100 0.551217 1.54936 2.10058           1       100                    | 
|    i_0_0_201/A          INV_X1   Fall  0.2320 0.0000 0.0100          1.54936                                                  | 
|    i_0_0_201/ZN         INV_X1   Rise  0.2450 0.0130 0.0070 0.509879 1.06234 1.57222           1       100                    | 
|    multiplier_reg[17]/D DFF_X1   Rise  0.2450 0.0000 0.0070          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[17]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[17]/CK  DFF_X1        Rise  0.0900 0.0010 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0900 0.0900 | 
| library hold check                       |  0.0140 0.1040 | 
| data required time                       |  0.1040        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[18]/D 
  
 Path Start Point : A[18] 
 Path End Point   : multiplier_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[18]                         Rise  0.2000 0.0000 0.1000 1.14374  8.1888  9.33253           5       100      c             | 
|    i_0_0_204/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_204/ZN         AOI22_X1 Fall  0.2320 0.0320 0.0100 0.456431 1.54936 2.00579           1       100                    | 
|    i_0_0_203/A          INV_X1   Fall  0.2320 0.0000 0.0100          1.54936                                                  | 
|    i_0_0_203/ZN         INV_X1   Rise  0.2450 0.0130 0.0070 0.690536 1.06234 1.75288           1       100                    | 
|    multiplier_reg[18]/D DFF_X1   Rise  0.2450 0.0000 0.0070          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[18]/CK  DFF_X1        Rise  0.0900 0.0010 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0900 0.0900 | 
| library hold check                       |  0.0140 0.1040 | 
| data required time                       |  0.1040        | 
|                                          |                | 
| data arrival time                        |  0.2450        | 
| data required time                       | -0.1040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[26]/D 
  
 Path Start Point : A[26] 
 Path End Point   : multiplier_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[26]                         Rise  0.2000 0.0000 0.1000 2.38153  6.10985 8.49138           4       100      c             | 
|    i_0_0_220/B2         AOI22_X1 Rise  0.2010 0.0010 0.1000          1.62303                                                  | 
|    i_0_0_220/ZN         AOI22_X1 Fall  0.2340 0.0330 0.0100 0.587784 1.54936 2.13714           1       100                    | 
|    i_0_0_219/A          INV_X1   Fall  0.2340 0.0000 0.0100          1.54936                                                  | 
|    i_0_0_219/ZN         INV_X1   Rise  0.2460 0.0120 0.0070 0.244154 1.06234 1.3065            1       100                    | 
|    multiplier_reg[26]/D DFF_X1   Rise  0.2460 0.0000 0.0070          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[26]/CK  DFF_X1        Rise  0.0910 0.0020 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0910 0.0910 | 
| library hold check                       |  0.0140 0.1050 | 
| data required time                       |  0.1050        | 
|                                          |                | 
| data arrival time                        |  0.2460        | 
| data required time                       | -0.1050        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1410        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[14]/D 
  
 Path Start Point : A[14] 
 Path End Point   : multiplier_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[14]                         Rise  0.2000 0.0000 0.1000 0.735076 5.19552 5.9306            3       100      c             | 
|    i_0_0_196/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_196/ZN         AOI22_X1 Fall  0.2310 0.0310 0.0080 0.299732 1.54936 1.84909           1       100                    | 
|    i_0_0_195/A          INV_X1   Fall  0.2310 0.0000 0.0080          1.54936                                                  | 
|    i_0_0_195/ZN         INV_X1   Rise  0.2430 0.0120 0.0070 0.486259 1.06234 1.5486            1       100                    | 
|    multiplier_reg[14]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[14]/CK  DFF_X1        Rise  0.0880 0.0000 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0880 0.0880 | 
| library hold check                       |  0.0130 0.1010 | 
| data required time                       |  0.1010        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1420        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[15]/D 
  
 Path Start Point : A[15] 
 Path End Point   : multiplier_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


---------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------|
|    A[15]                         Rise  0.2000 0.0000 0.1000 0.863132 6.10985 6.97298           4       100      c             | 
|    i_0_0_167/B2         AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_167/ZN         AOI22_X1 Fall  0.2310 0.0310 0.0090 0.183795 1.54936 1.73316           1       100                    | 
|    i_0_0_164/A          INV_X1   Fall  0.2310 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_164/ZN         INV_X1   Rise  0.2430 0.0120 0.0070 0.542665 1.06234 1.60501           1       100                    | 
|    multiplier_reg[15]/D DFF_X1   Rise  0.2430 0.0000 0.0070          1.14029                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[15]/CK  DFF_X1        Rise  0.0880 0.0000 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0880 0.0880 | 
| library hold check                       |  0.0130 0.1010 | 
| data required time                       |  0.1010        | 
|                                          |                | 
| data arrival time                        |  0.2430        | 
| data required time                       | -0.1010        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1420        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[4]/D 
  
 Path Start Point : A[4] 
 Path End Point   : multiplier_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[4]                         Rise  0.2000 0.0000 0.1000 0.66613  4.59699 5.26312           3       100      c             | 
|    i_0_0_176/B2        AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_176/ZN        AOI22_X1 Fall  0.2320 0.0320 0.0100 0.464597 1.54936 2.01396           1       100                    | 
|    i_0_0_175/A         INV_X1   Fall  0.2320 0.0000 0.0100          1.54936                                                  | 
|    i_0_0_175/ZN        INV_X1   Rise  0.2440 0.0120 0.0070 0.259975 1.06234 1.32232           1       100                    | 
|    multiplier_reg[4]/D DFF_X1   Rise  0.2440 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[4]/CK   DFF_X1        Rise  0.0890 0.0010 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0890 0.0890 | 
| library hold check                       |  0.0130 0.1020 | 
| data required time                       |  0.1020        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1420        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[8]/D 
  
 Path Start Point : A[8] 
 Path End Point   : multiplier_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[8]                         Rise  0.2000 0.0000 0.1000 1.04735  6.10985 7.1572            4       100      c             | 
|    i_0_0_184/B2        AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_184/ZN        AOI22_X1 Fall  0.2320 0.0320 0.0100 0.532302 1.54936 2.08166           1       100                    | 
|    i_0_0_183/A         INV_X1   Fall  0.2320 0.0000 0.0100          1.54936                                                  | 
|    i_0_0_183/ZN        INV_X1   Rise  0.2440 0.0120 0.0070 0.266312 1.06234 1.32865           1       100                    | 
|    multiplier_reg[8]/D DFF_X1   Rise  0.2440 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[8]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[8]/CK   DFF_X1        Rise  0.0890 0.0010 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0890 0.0890 | 
| library hold check                       |  0.0130 0.1020 | 
| data required time                       |  0.1020        | 
|                                          |                | 
| data arrival time                        |  0.2440        | 
| data required time                       | -0.1020        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1420        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[2]/D 
  
 Path Start Point : A[2] 
 Path End Point   : multiplier_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------
| Pin                    Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------|
|    A[2]                         Rise  0.2000 0.0000 0.1000 0.718112 3.81443 4.53254           3       100      c             | 
|    i_0_0_172/B2        AOI22_X1 Rise  0.2000 0.0000 0.1000          1.62303                                                  | 
|    i_0_0_172/ZN        AOI22_X1 Fall  0.2340 0.0340 0.0090 1.02593  1.54936 2.57529           1       100                    | 
|    i_0_0_171/A         INV_X1   Fall  0.2340 0.0000 0.0090          1.54936                                                  | 
|    i_0_0_171/ZN        INV_X1   Rise  0.2470 0.0130 0.0070 0.6629   1.06234 1.72524           1       100                    | 
|    multiplier_reg[2]/D DFF_X1   Rise  0.2470 0.0000 0.0070          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0880 0.0490 0.0250 12.1776  15.1944  27.372            16      100      F    K        | 
|    multiplier_reg[2]/CK   DFF_X1        Rise  0.0900 0.0020 0.0250          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0900 0.0900 | 
| library hold check                       |  0.0140 0.1040 | 
| data required time                       |  0.1040        | 
|                                          |                | 
| data arrival time                        |  0.2470        | 
| data required time                       | -0.1040        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1430        | 
-------------------------------------------------------------


 Timing Path to counter_reg[2]/D 
  
 Path Start Point : counter_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : counter_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.49758  5.69435           2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1100 0.0730 0.0490 24.6561  33.4011  58.0573           39      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    counter_reg[2]/CK            DFF_X1        Rise  0.1130 0.0030 0.0490          0.949653                                    F             | 
|    counter_reg[2]/Q             DFF_X1        Fall  0.2090 0.0960 0.0080 0.684359 2.29412  2.97848           2       100      F             | 
|    i_0_0_92/A                   OAI21_X1      Fall  0.2090 0.0000 0.0080          1.51857                                                   | 
|    i_0_0_92/ZN                  OAI21_X1      Rise  0.2260 0.0170 0.0100 0.160465 0.894119 1.05458           1       100                    | 
|    i_0_0_91/A2                  AND2_X1       Rise  0.2260 0.0000 0.0100          0.97463                                                   | 
|    i_0_0_91/ZN                  AND2_X1       Rise  0.2580 0.0320 0.0090 0.26951  1.45983  1.72934           1       100                    | 
|    i_0_0_90/B1                  OAI21_X1      Rise  0.2580 0.0000 0.0090          1.66205                                                   | 
|    i_0_0_90/ZN                  OAI21_X1      Fall  0.2710 0.0130 0.0070 0.455476 1.06234  1.51782           1       100                    | 
|    counter_reg[2]/D             DFF_X1        Fall  0.2710 0.0000 0.0070          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to counter_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    counter_reg[2]/CK            DFF_X1        Rise  0.1170 0.0040 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1170 0.1170 | 
| library hold check                       |  0.0110 0.1280 | 
| data required time                       |  0.1280        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.1280        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1430        | 
-------------------------------------------------------------


 Timing Path to multiplier_reg[31]/D 
  
 Path Start Point : ready_reg (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : multiplier_reg[31] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------
| Pin                     Cell      Edge Arrival Delay   Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------|
|    clk                            Rise  0.0000  0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    CTS_L1_c_tid1_78/A   CLKBUF_X1 Rise  0.0010  0.0010 0.1000          0.77983                                     F             | 
|    CTS_L1_c_tid1_78/Z   CLKBUF_X1 Rise  0.0550  0.0540 0.0130 1.65873  0.699202 2.35793           1       100      F    K        | 
|    CTS_L2_c_tid1_75/A   CLKBUF_X1 Rise  0.0550  0.0000 0.0130          0.77983                                     F             | 
|    CTS_L2_c_tid1_75/Z   CLKBUF_X1 Rise  0.0870  0.0320 0.0090 1.13071  0.85644  1.98715           1       100      F    K        | 
| Data Path:                                                                                                                       | 
|    ready_reg/CK         DFF_X1    Rise  0.0860 -0.0010 0.0090          0.949653                                    F             | 
|    ready_reg/Q          DFF_X1    Fall  0.1790  0.0930 0.0130 1.6291   6.87549  8.50459           5       100      F             | 
|    i_0_0_309/A1         NAND2_X1  Fall  0.1790  0.0000 0.0130          1.5292                                                    | 
|    i_0_0_309/ZN         NAND2_X1  Rise  0.2060  0.0270 0.0180 1.49268  4.5263   6.01898           3       100                    | 
|    i_0_0_233/A1         NOR2_X1   Rise  0.2060  0.0000 0.0180          1.71447                                                   | 
|    i_0_0_233/ZN         NOR2_X1   Fall  0.2170  0.0110 0.0060 0.309542 1.4768   1.78634           1       100                    | 
|    i_0_0_232/A2         NOR3_X1   Fall  0.2170  0.0000 0.0060          1.4768                                                    | 
|    i_0_0_232/ZN         NOR3_X1   Rise  0.2590  0.0420 0.0250 0.395171 1.06234  1.45751           1       100                    | 
|    multiplier_reg[31]/D DFF_X1    Rise  0.2590  0.0000 0.0250          1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier_reg[31]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    multiplier_reg[31]/CK  DFF_X1        Rise  0.0910 0.0020 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0910 0.0910 | 
| library hold check                       |  0.0210 0.1120 | 
| data required time                       |  0.1120        | 
|                                          |                | 
| data arrival time                        |  0.2590        | 
| data required time                       | -0.1120        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1470        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[29]/D 
  
 Path Start Point : multiplier_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[29]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
|    multiplier_reg[29]/Q   DFF_X1        Fall  0.1760 0.0870 0.0060 0.124704 0.874832 0.999536          1       100      F             | 
|    i_0_0_295/A1           AND2_X1       Fall  0.1760 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_295/ZN           AND2_X1       Fall  0.2070 0.0310 0.0080 0.634461 3.0532   3.68766           2       100                    | 
|    i_0_5/p_0[29]                        Fall  0.2070 0.0000                                                                           | 
|    i_0_5/i_85/A1          AOI22_X1      Fall  0.2070 0.0000 0.0080          1.50384                                                   | 
|    i_0_5/i_85/ZN          AOI22_X1      Rise  0.2320 0.0250 0.0180 0.612248 2.36355  2.9758            1       100                    | 
|    i_0_5/i_84/B           XOR2_X1       Rise  0.2320 0.0000 0.0180          2.36355                                                   | 
|    i_0_5/i_84/Z           XOR2_X1       Fall  0.2480 0.0160 0.0070 0.320676 0.874832 1.19551           1       100                    | 
|    i_0_5/p_1[30]                        Fall  0.2480 0.0000                                                                           | 
|    i_0_0_263/A1           AND2_X1       Fall  0.2480 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_263/ZN           AND2_X1       Fall  0.2750 0.0270 0.0060 0.331976 1.06234  1.39432           1       100                    | 
|    accumulator_reg[29]/D  DFF_X1        Fall  0.2750 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[29]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_24/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_24/Z           CLKBUF_X3     Rise  0.1130 0.0760 0.0520 24.6561  37.0365  61.6926           39      100      F    K        | 
|    accumulator_reg[29]/CK       DFF_X1        Rise  0.1150 0.0020 0.0520          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1150 0.1150 | 
| library hold check                       |  0.0110 0.1260 | 
| data required time                       |  0.1260        | 
|                                          |                | 
| data arrival time                        |  0.2750        | 
| data required time                       | -0.1260        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1490        | 
-------------------------------------------------------------


 Timing Path to isNeg_reg[0]/D 
  
 Path Start Point : B[31] 
 Path End Point   : isNeg_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    B[31]                  Rise  0.2000 0.0000 0.1000 2.87267  10.0138 12.8864           3       100      c             | 
|    i_0_0_298/A    INV_X1  Rise  0.2010 0.0010 0.1000          1.70023                                                  | 
|    i_0_0_298/ZN   INV_X1  Fall  0.2300 0.0290 0.0280 0.47332  7.00774 7.48106           2       100                    | 
|    i_0_0_230/A1   NOR2_X1 Fall  0.2300 0.0000 0.0280          1.41309                                                  | 
|    i_0_0_230/ZN   NOR2_X1 Rise  0.2630 0.0330 0.0190 0.916124 1.06234 1.97847           1       100                    | 
|    isNeg_reg[0]/D DFF_X1  Rise  0.2630 0.0000 0.0190          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to isNeg_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    isNeg_reg[0]/CK        DFF_X1        Rise  0.0910 0.0020 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0910 0.0910 | 
| library hold check                       |  0.0190 0.1100 | 
| data required time                       |  0.1100        | 
|                                          |                | 
| data arrival time                        |  0.2630        | 
| data required time                       | -0.1100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1530        | 
-------------------------------------------------------------


 Timing Path to isNeg_reg[1]/D 
  
 Path Start Point : A[31] 
 Path End Point   : isNeg_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : **inputs** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------
| Pin               Cell    Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------|
|    A[31]                  Rise  0.2000 0.0000 0.1000 1.57496  9.2883  10.8633           3       100      c             | 
|    i_0_0_299/A    INV_X1  Rise  0.2000 0.0000 0.1000          1.70023                                                  | 
|    i_0_0_299/ZN   INV_X1  Fall  0.2330 0.0330 0.0300 0.829824 8.56046 9.39028           3       100                    | 
|    i_0_0_300/A1   NOR2_X1 Fall  0.2330 0.0000 0.0300          1.41309                                                  | 
|    i_0_0_300/ZN   NOR2_X1 Rise  0.2640 0.0310 0.0170 0.393152 1.06234 1.45549           1       100                    | 
|    isNeg_reg[1]/D DFF_X1  Rise  0.2640 0.0000 0.0170          1.14029                                    F             | 
--------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to isNeg_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.84232  5.71331           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0890 0.0500 0.0260 10.7614  17.0938  27.8551           18      100      F    K        | 
|    isNeg_reg[1]/CK        DFF_X1        Rise  0.0910 0.0020 0.0260          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.0910 0.0910 | 
| library hold check                       |  0.0180 0.1090 | 
| data required time                       |  0.1090        | 
|                                          |                | 
| data arrival time                        |  0.2640        | 
| data required time                       | -0.1090        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1550        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[0]/D 
  
 Path Start Point : multiplier_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[0] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 12.1776  13.703   25.8806           16      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[0]/CK   DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
|    multiplier_reg[0]/Q    DFF_X1        Fall  0.1750 0.0870 0.0060 0.355699 0.874832 1.23053           1       100      F             | 
|    i_0_0_266/A1           AND2_X1       Fall  0.1750 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_266/ZN           AND2_X1       Fall  0.2050 0.0300 0.0080 0.425442 2.98903  3.41447           2       100                    | 
|    i_0_5/p_0[0]                         Fall  0.2050 0.0000                                                                           | 
|    i_0_5/i_191/A1         NAND2_X1      Fall  0.2050 0.0000 0.0080          1.5292                                                    | 
|    i_0_5/i_191/ZN         NAND2_X1      Rise  0.2290 0.0240 0.0180 0.779541 5.14663  5.92617           3       100                    | 
|    i_0_5/i_2/A            XOR2_X1       Rise  0.2290 0.0000 0.0180          2.23214                                                   | 
|    i_0_5/i_2/Z            XOR2_X1       Fall  0.2440 0.0150 0.0070 0.338246 0.874832 1.21308           1       100                    | 
|    i_0_5/p_1[1]                         Fall  0.2440 0.0000                                                                           | 
|    i_0_0_234/A1           AND2_X1       Fall  0.2440 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_234/ZN           AND2_X1       Fall  0.2710 0.0270 0.0060 0.380705 1.06234  1.44305           1       100                    | 
|    accumulator_reg[0]/D   DFF_X1        Fall  0.2710 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[0]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[0]/CK        DFF_X1        Rise  0.1040 0.0010 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1040 0.1040 | 
| library hold check                       |  0.0110 0.1150 | 
| data required time                       |  0.1150        | 
|                                          |                | 
| data arrival time                        |  0.2710        | 
| data required time                       | -0.1150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1560        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[15]/D 
  
 Path Start Point : multiplier_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[15] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[16]/CK  DFF_X1        Rise  0.0870 0.0000 0.0240          0.949653                                    F             | 
|    multiplier_reg[16]/Q   DFF_X1        Fall  0.1740 0.0870 0.0060 0.353148 0.874832 1.22798           1       100      F             | 
|    i_0_0_282/A1           AND2_X1       Fall  0.1740 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_282/ZN           AND2_X1       Fall  0.2070 0.0330 0.0090 0.799801 4.40212  5.20192           3       100                    | 
|    i_0_5/p_0[16]                        Fall  0.2070 0.0000                                                                           | 
|    i_0_5/i_54/B1          OAI21_X1      Fall  0.2070 0.0000 0.0090          1.45983                                                   | 
|    i_0_5/i_54/ZN          OAI21_X1      Rise  0.2380 0.0310 0.0130 0.252754 2.36355  2.6163            1       100                    | 
|    i_0_5/i_44/B           XOR2_X1       Rise  0.2380 0.0000 0.0130          2.36355                                                   | 
|    i_0_5/i_44/Z           XOR2_X1       Fall  0.2520 0.0140 0.0070 0.229901 0.874832 1.10473           1       100                    | 
|    i_0_5/p_1[16]                        Fall  0.2520 0.0000                                                                           | 
|    i_0_0_249/A1           AND2_X1       Fall  0.2520 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_249/ZN           AND2_X1       Fall  0.2790 0.0270 0.0050 0.191471 1.06234  1.25381           1       100                    | 
|    accumulator_reg[15]/D  DFF_X1        Fall  0.2790 0.0000 0.0050          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[15]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[15]/CK       DFF_X1        Rise  0.1070 0.0040 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1070 0.1070 | 
| library hold check                       |  0.0110 0.1180 | 
| data required time                       |  0.1180        | 
|                                          |                | 
| data arrival time                        |  0.2790        | 
| data required time                       | -0.1180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1610        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[19]/D 
  
 Path Start Point : multiplier_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[19] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[20]/CK  DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
|    multiplier_reg[20]/Q   DFF_X1        Fall  0.1750 0.0870 0.0060 0.212354 0.874832 1.08719           1       100      F             | 
|    i_0_0_286/A1           AND2_X1       Fall  0.1750 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_286/ZN           AND2_X1       Fall  0.2080 0.0330 0.0090 0.516201 4.40212  4.91832           3       100                    | 
|    i_0_5/p_0[20]                        Fall  0.2080 0.0000                                                                           | 
|    i_0_5/i_66/B1          OAI21_X1      Fall  0.2080 0.0000 0.0090          1.45983                                                   | 
|    i_0_5/i_66/ZN          OAI21_X1      Rise  0.2390 0.0310 0.0130 0.124113 2.36355  2.48766           1       100                    | 
|    i_0_5/i_56/B           XOR2_X1       Rise  0.2390 0.0000 0.0130          2.36355                                                   | 
|    i_0_5/i_56/Z           XOR2_X1       Fall  0.2530 0.0140 0.0070 0.2806   0.874832 1.15543           1       100                    | 
|    i_0_5/p_1[20]                        Fall  0.2530 0.0000                                                                           | 
|    i_0_0_253/A1           AND2_X1       Fall  0.2530 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_253/ZN           AND2_X1       Fall  0.2800 0.0270 0.0060 0.489276 1.06234  1.55162           1       100                    | 
|    accumulator_reg[19]/D  DFF_X1        Fall  0.2800 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[19]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[19]/CK       DFF_X1        Rise  0.1070 0.0040 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1070 0.1070 | 
| library hold check                       |  0.0110 0.1180 | 
| data required time                       |  0.1180        | 
|                                          |                | 
| data arrival time                        |  0.2800        | 
| data required time                       | -0.1180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1620        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[26]/D 
  
 Path Start Point : multiplier_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[26] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[27]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
|    multiplier_reg[27]/Q   DFF_X1        Fall  0.1760 0.0870 0.0060 0.36233  0.874832 1.23716           1       100      F             | 
|    i_0_0_293/A1           AND2_X1       Fall  0.1760 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_293/ZN           AND2_X1       Fall  0.2090 0.0330 0.0090 0.422453 4.40928  4.83173           3       100                    | 
|    i_0_5/p_0[27]                        Fall  0.2090 0.0000                                                                           | 
|    i_0_5/i_81/B1          AOI21_X1      Fall  0.2090 0.0000 0.0090          1.44682                                                   | 
|    i_0_5/i_81/ZN          AOI21_X1      Rise  0.2390 0.0300 0.0190 0.42821  2.12585  2.55406           1       100                    | 
|    i_0_5/i_73/A           XNOR2_X1      Rise  0.2390 0.0000 0.0190          2.23275                                                   | 
|    i_0_5/i_73/ZN          XNOR2_X1      Fall  0.2540 0.0150 0.0070 0.229444 0.874832 1.10428           1       100                    | 
|    i_0_5/p_1[27]                        Fall  0.2540 0.0000                                                                           | 
|    i_0_0_260/A1           AND2_X1       Fall  0.2540 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_260/ZN           AND2_X1       Fall  0.2810 0.0270 0.0060 0.293644 1.06234  1.35599           1       100                    | 
|    accumulator_reg[26]/D  DFF_X1        Fall  0.2810 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[26]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[26]/CK       DFF_X1        Rise  0.1080 0.0050 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1080 0.1080 | 
| library hold check                       |  0.0110 0.1190 | 
| data required time                       |  0.1190        | 
|                                          |                | 
| data arrival time                        |  0.2810        | 
| data required time                       | -0.1190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1620        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[4]/D 
  
 Path Start Point : multiplier_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 12.1776  13.703   25.8806           16      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[5]/CK   DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
|    multiplier_reg[5]/Q    DFF_X1        Fall  0.1760 0.0880 0.0070 0.966528 0.874832 1.84136           1       100      F             | 
|    i_0_0_271/A1           AND2_X1       Fall  0.1760 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_271/ZN           AND2_X1       Fall  0.2090 0.0330 0.0090 0.599848 4.38911  4.98896           3       100                    | 
|    i_0_5/p_0[5]                         Fall  0.2090 0.0000                                                                           | 
|    i_0_5/i_14/B1          AOI21_X1      Fall  0.2090 0.0000 0.0090          1.44682                                                   | 
|    i_0_5/i_14/ZN          AOI21_X1      Rise  0.2400 0.0310 0.0190 0.264331 2.36355  2.62788           1       100                    | 
|    i_0_5/i_9/B            XOR2_X1       Rise  0.2400 0.0000 0.0190          2.36355                                                   | 
|    i_0_5/i_9/Z            XOR2_X1       Fall  0.2560 0.0160 0.0070 0.278213 0.874832 1.15304           1       100                    | 
|    i_0_5/p_1[5]                         Fall  0.2560 0.0000                                                                           | 
|    i_0_0_238/A1           AND2_X1       Fall  0.2560 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_238/ZN           AND2_X1       Fall  0.2830 0.0270 0.0060 0.388529 1.06234  1.45087           1       100                    | 
|    accumulator_reg[4]/D   DFF_X1        Fall  0.2830 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[4]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[4]/CK        DFF_X1        Rise  0.1070 0.0040 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1070 0.1070 | 
| library hold check                       |  0.0110 0.1180 | 
| data required time                       |  0.1180        | 
|                                          |                | 
| data arrival time                        |  0.2830        | 
| data required time                       | -0.1180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1650        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[22]/D 
  
 Path Start Point : multiplier_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[23]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
|    multiplier_reg[23]/Q   DFF_X1        Fall  0.1760 0.0870 0.0060 0.316798 0.874832 1.19163           1       100      F             | 
|    i_0_0_289/A1           AND2_X1       Fall  0.1760 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_289/ZN           AND2_X1       Fall  0.2090 0.0330 0.0100 0.927524 4.43397  5.3615            3       100                    | 
|    i_0_5/p_0[23]                        Fall  0.2090 0.0000                                                                           | 
|    i_0_5/i_67/B1          AOI21_X1      Fall  0.2090 0.0000 0.0100          1.44682                                                   | 
|    i_0_5/i_67/ZN          AOI21_X1      Rise  0.2420 0.0330 0.0200 0.873143 2.12585  2.999             1       100                    | 
|    i_0_5/i_60/A           XNOR2_X1      Rise  0.2420 0.0000 0.0200          2.23275                                                   | 
|    i_0_5/i_60/ZN          XNOR2_X1      Fall  0.2580 0.0160 0.0070 0.339662 0.874832 1.21449           1       100                    | 
|    i_0_5/p_1[23]                        Fall  0.2580 0.0000                                                                           | 
|    i_0_0_256/A1           AND2_X1       Fall  0.2580 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_256/ZN           AND2_X1       Fall  0.2840 0.0260 0.0050 0.168972 1.06234  1.23131           1       100                    | 
|    accumulator_reg[22]/D  DFF_X1        Fall  0.2840 0.0000 0.0050          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[22]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[22]/CK       DFF_X1        Rise  0.1080 0.0050 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1080 0.1080 | 
| library hold check                       |  0.0110 0.1190 | 
| data required time                       |  0.1190        | 
|                                          |                | 
| data arrival time                        |  0.2840        | 
| data required time                       | -0.1190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1650        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[12]/D 
  
 Path Start Point : multiplier_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 12.1776  13.703   25.8806           16      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[13]/CK  DFF_X1        Rise  0.0870 0.0000 0.0240          0.949653                                    F             | 
|    multiplier_reg[13]/Q   DFF_X1        Fall  0.1740 0.0870 0.0060 0.253779 0.874832 1.12861           1       100      F             | 
|    i_0_0_279/A1           AND2_X1       Fall  0.1740 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_279/ZN           AND2_X1       Fall  0.2070 0.0330 0.0090 0.87755  4.38911  5.26666           3       100                    | 
|    i_0_5/p_0[13]                        Fall  0.2070 0.0000                                                                           | 
|    i_0_5/i_38/B1          AOI21_X1      Fall  0.2070 0.0000 0.0090          1.44682                                                   | 
|    i_0_5/i_38/ZN          AOI21_X1      Rise  0.2400 0.0330 0.0200 0.656219 2.36355  3.01977           1       100                    | 
|    i_0_5/i_33/B           XOR2_X1       Rise  0.2400 0.0000 0.0200          2.36355                                                   | 
|    i_0_5/i_33/Z           XOR2_X1       Fall  0.2560 0.0160 0.0070 0.254055 0.874832 1.12889           1       100                    | 
|    i_0_5/p_1[13]                        Fall  0.2560 0.0000                                                                           | 
|    i_0_0_246/A1           AND2_X1       Fall  0.2560 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_246/ZN           AND2_X1       Fall  0.2830 0.0270 0.0060 0.308969 1.06234  1.37131           1       100                    | 
|    accumulator_reg[12]/D  DFF_X1        Fall  0.2830 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[12]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[12]/CK       DFF_X1        Rise  0.1060 0.0030 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1060 0.1060 | 
| library hold check                       |  0.0110 0.1170 | 
| data required time                       |  0.1170        | 
|                                          |                | 
| data arrival time                        |  0.2830        | 
| data required time                       | -0.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[8]/D 
  
 Path Start Point : multiplier_reg[9] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 12.1776  13.703   25.8806           16      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[9]/CK   DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
|    multiplier_reg[9]/Q    DFF_X1        Fall  0.1760 0.0880 0.0060 0.782614 0.874832 1.65745           1       100      F             | 
|    i_0_0_275/A1           AND2_X1       Fall  0.1760 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_275/ZN           AND2_X1       Fall  0.2090 0.0330 0.0090 0.533168 4.38911  4.92228           3       100                    | 
|    i_0_5/p_0[9]                         Fall  0.2090 0.0000                                                                           | 
|    i_0_5/i_26/B1          AOI21_X1      Fall  0.2090 0.0000 0.0090          1.44682                                                   | 
|    i_0_5/i_26/ZN          AOI21_X1      Rise  0.2410 0.0320 0.0190 0.40938  2.36355  2.77293           1       100                    | 
|    i_0_5/i_21/B           XOR2_X1       Rise  0.2410 0.0000 0.0190          2.36355                                                   | 
|    i_0_5/i_21/Z           XOR2_X1       Fall  0.2570 0.0160 0.0070 0.156194 0.874832 1.03103           1       100                    | 
|    i_0_5/p_1[9]                         Fall  0.2570 0.0000                                                                           | 
|    i_0_0_242/A1           AND2_X1       Fall  0.2570 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_242/ZN           AND2_X1       Fall  0.2840 0.0270 0.0060 0.250325 1.06234  1.31267           1       100                    | 
|    accumulator_reg[8]/D   DFF_X1        Fall  0.2840 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[8]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[8]/CK        DFF_X1        Rise  0.1070 0.0040 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1070 0.1070 | 
| library hold check                       |  0.0110 0.1180 | 
| data required time                       |  0.1180        | 
|                                          |                | 
| data arrival time                        |  0.2840        | 
| data required time                       | -0.1180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[11]/D 
  
 Path Start Point : multiplier_reg[12] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[11] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 12.1776  13.703   25.8806           16      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[12]/CK  DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
|    multiplier_reg[12]/Q   DFF_X1        Fall  0.1770 0.0890 0.0070 1.24182  0.874832 2.11665           1       100      F             | 
|    i_0_0_278/A1           AND2_X1       Fall  0.1770 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_278/ZN           AND2_X1       Fall  0.2110 0.0340 0.0100 1.03025  4.40212  5.43237           3       100                    | 
|    i_0_5/p_0[12]                        Fall  0.2110 0.0000                                                                           | 
|    i_0_5/i_42/B1          OAI21_X1      Fall  0.2110 0.0000 0.0100          1.45983                                                   | 
|    i_0_5/i_42/ZN          OAI21_X1      Rise  0.2440 0.0330 0.0140 0.512706 2.36355  2.87625           1       100                    | 
|    i_0_5/i_32/B           XOR2_X1       Rise  0.2440 0.0000 0.0140          2.36355                                                   | 
|    i_0_5/i_32/Z           XOR2_X1       Fall  0.2580 0.0140 0.0060 0.16345  0.874832 1.03828           1       100                    | 
|    i_0_5/p_1[12]                        Fall  0.2580 0.0000                                                                           | 
|    i_0_0_245/A1           AND2_X1       Fall  0.2580 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_245/ZN           AND2_X1       Fall  0.2840 0.0260 0.0060 0.290233 1.06234  1.35258           1       100                    | 
|    accumulator_reg[11]/D  DFF_X1        Fall  0.2840 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[11]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[11]/CK       DFF_X1        Rise  0.1070 0.0040 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1070 0.1070 | 
| library hold check                       |  0.0110 0.1180 | 
| data required time                       |  0.1180        | 
|                                          |                | 
| data arrival time                        |  0.2840        | 
| data required time                       | -0.1180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[25]/D 
  
 Path Start Point : multiplier_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[25] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[25]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
|    multiplier_reg[25]/Q   DFF_X1        Fall  0.1760 0.0870 0.0060 0.324661 0.874832 1.19949           1       100      F             | 
|    i_0_0_291/A1           AND2_X1       Fall  0.1760 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_291/ZN           AND2_X1       Fall  0.2080 0.0320 0.0090 0.87801  3.746    4.62401           3       100                    | 
|    i_0_5/p_0[25]                        Fall  0.2080 0.0000                                                                           | 
|    i_0_5/i_71/A1          OAI22_X1      Fall  0.2080 0.0000 0.0090          1.45808                                                   | 
|    i_0_5/i_71/ZN          OAI22_X1      Rise  0.2390 0.0310 0.0230 0.281456 2.36817  2.64962           1       100                    | 
|    i_0_5/i_70/B           XNOR2_X1      Rise  0.2390 0.0000 0.0230          2.57361                                                   | 
|    i_0_5/i_70/ZN          XNOR2_X1      Fall  0.2580 0.0190 0.0070 0.252733 0.874832 1.12756           1       100                    | 
|    i_0_5/p_1[26]                        Fall  0.2580 0.0000                                                                           | 
|    i_0_0_259/A1           AND2_X1       Fall  0.2580 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_259/ZN           AND2_X1       Fall  0.2850 0.0270 0.0060 0.241598 1.06234  1.30394           1       100                    | 
|    accumulator_reg[25]/D  DFF_X1        Fall  0.2850 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[25]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[25]/CK       DFF_X1        Rise  0.1080 0.0050 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1080 0.1080 | 
| library hold check                       |  0.0110 0.1190 | 
| data required time                       |  0.1190        | 
|                                          |                | 
| data arrival time                        |  0.2850        | 
| data required time                       | -0.1190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1660        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[16]/D 
  
 Path Start Point : multiplier_reg[17] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[16] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[17]/CK  DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
|    multiplier_reg[17]/Q   DFF_X1        Fall  0.1750 0.0870 0.0060 0.47079  0.874832 1.34562           1       100      F             | 
|    i_0_0_283/A1           AND2_X1       Fall  0.1750 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_283/ZN           AND2_X1       Fall  0.2080 0.0330 0.0090 0.903434 4.38911  5.29255           3       100                    | 
|    i_0_5/p_0[17]                        Fall  0.2080 0.0000                                                                           | 
|    i_0_5/i_50/B1          AOI21_X1      Fall  0.2080 0.0000 0.0090          1.44682                                                   | 
|    i_0_5/i_50/ZN          AOI21_X1      Rise  0.2390 0.0310 0.0190 0.321595 2.36355  2.68514           1       100                    | 
|    i_0_5/i_45/B           XOR2_X1       Rise  0.2390 0.0000 0.0190          2.36355                                                   | 
|    i_0_5/i_45/Z           XOR2_X1       Fall  0.2550 0.0160 0.0070 0.198677 0.874832 1.07351           1       100                    | 
|    i_0_5/p_1[17]                        Fall  0.2550 0.0000                                                                           | 
|    i_0_0_250/A1           AND2_X1       Fall  0.2550 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_250/ZN           AND2_X1       Fall  0.2820 0.0270 0.0060 0.311935 1.06234  1.37428           1       100                    | 
|    accumulator_reg[16]/D  DFF_X1        Fall  0.2820 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[16]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[16]/CK       DFF_X1        Rise  0.1040 0.0010 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1040 0.1040 | 
| library hold check                       |  0.0110 0.1150 | 
| data required time                       |  0.1150        | 
|                                          |                | 
| data arrival time                        |  0.2820        | 
| data required time                       | -0.1150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1670        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[10]/D 
  
 Path Start Point : multiplier_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[10] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 12.1776  13.703   25.8806           16      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[10]/CK  DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
|    multiplier_reg[10]/Q   DFF_X1        Fall  0.1750 0.0870 0.0060 0.482713 0.874832 1.35754           1       100      F             | 
|    i_0_0_276/A1           AND2_X1       Fall  0.1750 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_276/ZN           AND2_X1       Fall  0.2080 0.0330 0.0090 0.899674 4.40036  5.30004           3       100                    | 
|    i_0_5/p_0[10]                        Fall  0.2080 0.0000                                                                           | 
|    i_0_5/i_25/A1          OAI22_X1      Fall  0.2080 0.0000 0.0090          1.45808                                                   | 
|    i_0_5/i_25/ZN          OAI22_X1      Rise  0.2390 0.0310 0.0230 0.323935 2.36817  2.6921            1       100                    | 
|    i_0_5/i_24/B           XNOR2_X1      Rise  0.2390 0.0000 0.0230          2.57361                                                   | 
|    i_0_5/i_24/ZN          XNOR2_X1      Fall  0.2580 0.0190 0.0070 0.356976 0.874832 1.23181           1       100                    | 
|    i_0_5/p_1[11]                        Fall  0.2580 0.0000                                                                           | 
|    i_0_0_244/A1           AND2_X1       Fall  0.2580 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_244/ZN           AND2_X1       Fall  0.2850 0.0270 0.0060 0.264457 1.06234  1.3268            1       100                    | 
|    accumulator_reg[10]/D  DFF_X1        Fall  0.2850 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[10]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[10]/CK       DFF_X1        Rise  0.1070 0.0040 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1070 0.1070 | 
| library hold check                       |  0.0110 0.1180 | 
| data required time                       |  0.1180        | 
|                                          |                | 
| data arrival time                        |  0.2850        | 
| data required time                       | -0.1180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1670        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[28]/D 
  
 Path Start Point : multiplier_reg[29] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[29]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
|    multiplier_reg[29]/Q   DFF_X1        Fall  0.1760 0.0870 0.0060 0.124704 0.874832 0.999536          1       100      F             | 
|    i_0_0_295/A1           AND2_X1       Fall  0.1760 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_295/ZN           AND2_X1       Fall  0.2070 0.0310 0.0080 0.634461 3.0532   3.68766           2       100                    | 
|    i_0_5/p_0[29]                        Fall  0.2070 0.0000                                                                           | 
|    i_0_5/i_202/A          INV_X1        Fall  0.2070 0.0000 0.0080          1.54936                                                   | 
|    i_0_5/i_202/ZN         INV_X1        Rise  0.2230 0.0160 0.0100 0.383436 2.98903  3.37246           2       100                    | 
|    i_0_5/i_91/B1          OAI21_X1      Rise  0.2230 0.0000 0.0100          1.66205                                                   | 
|    i_0_5/i_91/ZN          OAI21_X1      Fall  0.2410 0.0180 0.0090 0.581994 2.98275  3.56474           2       100                    | 
|    i_0_5/i_83/A2          AOI22_X1      Fall  0.2410 0.0000 0.0090          1.43339                                                   | 
|    i_0_5/i_83/ZN          AOI22_X1      Rise  0.2630 0.0220 0.0120 0.278811 0.874832 1.15364           1       100                    | 
|    i_0_5/p_1[29]                        Rise  0.2630 0.0000                                                                           | 
|    i_0_0_262/A1           AND2_X1       Rise  0.2630 0.0000 0.0120          0.918145                                                  | 
|    i_0_0_262/ZN           AND2_X1       Rise  0.2940 0.0310 0.0080 0.384885 1.06234  1.44723           1       100                    | 
|    accumulator_reg[28]/D  DFF_X1        Rise  0.2940 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[28]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[28]/CK       DFF_X1        Rise  0.1080 0.0050 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1080 0.1080 | 
| library hold check                       |  0.0190 0.1270 | 
| data required time                       |  0.1270        | 
|                                          |                | 
| data arrival time                        |  0.2940        | 
| data required time                       | -0.1270        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1670        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[23]/D 
  
 Path Start Point : multiplier_reg[24] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[23] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[24]/CK  DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
|    multiplier_reg[24]/Q   DFF_X1        Fall  0.1750 0.0870 0.0060 0.265789 0.874832 1.14062           1       100      F             | 
|    i_0_0_290/A1           AND2_X1       Fall  0.1750 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_290/ZN           AND2_X1       Fall  0.2110 0.0360 0.0110 1.13537  5.90693  7.04231           4       100                    | 
|    i_0_5/p_0[24]                        Fall  0.2110 0.0000                                                                           | 
|    i_0_5/i_79/B1          OAI21_X1      Fall  0.2110 0.0000 0.0110          1.45983                                                   | 
|    i_0_5/i_79/ZN          OAI21_X1      Rise  0.2440 0.0330 0.0130 0.352401 2.36817  2.72057           1       100                    | 
|    i_0_5/i_68/B           XNOR2_X1      Rise  0.2440 0.0000 0.0130          2.57361                                                   | 
|    i_0_5/i_68/ZN          XNOR2_X1      Fall  0.2600 0.0160 0.0070 0.297748 0.874832 1.17258           1       100                    | 
|    i_0_5/p_1[24]                        Fall  0.2600 0.0000                                                                           | 
|    i_0_0_257/A1           AND2_X1       Fall  0.2600 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_257/ZN           AND2_X1       Fall  0.2870 0.0270 0.0060 0.30485  1.06234  1.36719           1       100                    | 
|    accumulator_reg[23]/D  DFF_X1        Fall  0.2870 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[23]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[23]/CK       DFF_X1        Rise  0.1080 0.0050 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1080 0.1080 | 
| library hold check                       |  0.0110 0.1190 | 
| data required time                       |  0.1190        | 
|                                          |                | 
| data arrival time                        |  0.2870        | 
| data required time                       | -0.1190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1680        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[1]/D 
  
 Path Start Point : multiplier_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[1] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 12.1776  13.703   25.8806           16      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[2]/CK   DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
|    multiplier_reg[2]/Q    DFF_X1        Fall  0.1760 0.0880 0.0060 0.650026 0.874832 1.52486           1       100      F             | 
|    i_0_0_268/A1           AND2_X1       Fall  0.1760 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_268/ZN           AND2_X1       Fall  0.2090 0.0330 0.0090 0.899445 4.4471   5.34655           3       100                    | 
|    i_0_5/p_0[2]                         Fall  0.2090 0.0000                                                                           | 
|    i_0_5/i_5/B1           OAI21_X1      Fall  0.2090 0.0000 0.0090          1.45983                                                   | 
|    i_0_5/i_5/ZN           OAI21_X1      Rise  0.2410 0.0320 0.0130 0.37395  2.36817  2.74212           1       100                    | 
|    i_0_5/i_4/B            XNOR2_X1      Rise  0.2410 0.0000 0.0130          2.57361                                                   | 
|    i_0_5/i_4/ZN           XNOR2_X1      Fall  0.2570 0.0160 0.0070 0.355031 0.874832 1.22986           1       100                    | 
|    i_0_5/p_1[2]                         Fall  0.2570 0.0000                                                                           | 
|    i_0_0_235/A1           AND2_X1       Fall  0.2570 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_235/ZN           AND2_X1       Fall  0.2840 0.0270 0.0060 0.347117 1.06234  1.40946           1       100                    | 
|    accumulator_reg[1]/D   DFF_X1        Fall  0.2840 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[1]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[1]/CK        DFF_X1        Rise  0.1040 0.0010 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1040 0.1040 | 
| library hold check                       |  0.0110 0.1150 | 
| data required time                       |  0.1150        | 
|                                          |                | 
| data arrival time                        |  0.2840        | 
| data required time                       | -0.1150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1690        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[3]/D 
  
 Path Start Point : multiplier_reg[4] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[3] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 12.1776  13.703   25.8806           16      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[4]/CK   DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
|    multiplier_reg[4]/Q    DFF_X1        Fall  0.1760 0.0880 0.0060 0.635933 0.874832 1.51076           1       100      F             | 
|    i_0_0_270/A1           AND2_X1       Fall  0.1760 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_270/ZN           AND2_X1       Fall  0.2100 0.0340 0.0100 1.07122  4.40212  5.47334           3       100                    | 
|    i_0_5/p_0[4]                         Fall  0.2100 0.0000                                                                           | 
|    i_0_5/i_18/B1          OAI21_X1      Fall  0.2100 0.0000 0.0100          1.45983                                                   | 
|    i_0_5/i_18/ZN          OAI21_X1      Rise  0.2430 0.0330 0.0140 0.471433 2.36355  2.83498           1       100                    | 
|    i_0_5/i_8/B            XOR2_X1       Rise  0.2430 0.0000 0.0140          2.36355                                                   | 
|    i_0_5/i_8/Z            XOR2_X1       Fall  0.2580 0.0150 0.0070 0.314767 0.874832 1.1896            1       100                    | 
|    i_0_5/p_1[4]                         Fall  0.2580 0.0000                                                                           | 
|    i_0_0_237/A1           AND2_X1       Fall  0.2580 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_237/ZN           AND2_X1       Fall  0.2850 0.0270 0.0060 0.294933 1.06234  1.35728           1       100                    | 
|    accumulator_reg[3]/D   DFF_X1        Fall  0.2850 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[3]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[3]/CK        DFF_X1        Rise  0.1050 0.0020 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1050 0.1050 | 
| library hold check                       |  0.0110 0.1160 | 
| data required time                       |  0.1160        | 
|                                          |                | 
| data arrival time                        |  0.2850        | 
| data required time                       | -0.1160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1690        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[6]/D 
  
 Path Start Point : multiplier_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[6] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 12.1776  13.703   25.8806           16      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[6]/CK   DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
|    multiplier_reg[6]/Q    DFF_X1        Fall  0.1750 0.0870 0.0060 0.370841 0.874832 1.24567           1       100      F             | 
|    i_0_0_272/A1           AND2_X1       Fall  0.1750 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_272/ZN           AND2_X1       Fall  0.2080 0.0330 0.0090 0.698284 4.40036  5.09865           3       100                    | 
|    i_0_5/p_0[6]                         Fall  0.2080 0.0000                                                                           | 
|    i_0_5/i_13/A1          OAI22_X1      Fall  0.2080 0.0000 0.0090          1.45808                                                   | 
|    i_0_5/i_13/ZN          OAI22_X1      Rise  0.2400 0.0320 0.0230 0.394182 2.36817  2.76235           1       100                    | 
|    i_0_5/i_12/B           XNOR2_X1      Rise  0.2400 0.0000 0.0230          2.57361                                                   | 
|    i_0_5/i_12/ZN          XNOR2_X1      Fall  0.2600 0.0200 0.0080 0.582689 0.874832 1.45752           1       100                    | 
|    i_0_5/p_1[7]                         Fall  0.2600 0.0000                                                                           | 
|    i_0_0_240/A1           AND2_X1       Fall  0.2600 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_240/ZN           AND2_X1       Fall  0.2870 0.0270 0.0060 0.292378 1.06234  1.35472           1       100                    | 
|    accumulator_reg[6]/D   DFF_X1        Fall  0.2870 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[6]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[6]/CK        DFF_X1        Rise  0.1070 0.0040 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1070 0.1070 | 
| library hold check                       |  0.0110 0.1180 | 
| data required time                       |  0.1180        | 
|                                          |                | 
| data arrival time                        |  0.2870        | 
| data required time                       | -0.1180        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1690        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[18]/D 
  
 Path Start Point : multiplier_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[18] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[18]/CK  DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
|    multiplier_reg[18]/Q   DFF_X1        Rise  0.1810 0.0930 0.0070 0.143107 0.874832 1.01794           1       100      F             | 
|    i_0_0_284/A1           AND2_X1       Rise  0.1810 0.0000 0.0070          0.918145                                                  | 
|    i_0_0_284/ZN           AND2_X1       Rise  0.2190 0.0380 0.0150 0.597415 4.40036  4.99778           3       100                    | 
|    i_0_5/p_0[18]                        Rise  0.2190 0.0000                                                                           | 
|    i_0_5/i_49/A1          OAI22_X1      Rise  0.2190 0.0000 0.0150          1.67104                                                   | 
|    i_0_5/i_49/ZN          OAI22_X1      Fall  0.2340 0.0150 0.0070 0.344751 2.36817  2.71292           1       100                    | 
|    i_0_5/i_48/B           XNOR2_X1      Fall  0.2340 0.0000 0.0070          2.36817                                                   | 
|    i_0_5/i_48/ZN          XNOR2_X1      Rise  0.2620 0.0280 0.0110 0.262258 0.874832 1.13709           1       100                    | 
|    i_0_5/p_1[19]                        Rise  0.2620 0.0000                                                                           | 
|    i_0_0_252/A1           AND2_X1       Rise  0.2620 0.0000 0.0110          0.918145                                                  | 
|    i_0_0_252/ZN           AND2_X1       Rise  0.2920 0.0300 0.0080 0.366851 1.06234  1.42919           1       100                    | 
|    accumulator_reg[18]/D  DFF_X1        Rise  0.2920 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[18]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[18]/CK       DFF_X1        Rise  0.1040 0.0010 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1040 0.1040 | 
| library hold check                       |  0.0190 0.1230 | 
| data required time                       |  0.1230        | 
|                                          |                | 
| data arrival time                        |  0.2920        | 
| data required time                       | -0.1230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1690        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[7]/D 
  
 Path Start Point : multiplier_reg[8] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[7] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 12.1776  13.703   25.8806           16      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[8]/CK   DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
|    multiplier_reg[8]/Q    DFF_X1        Fall  0.1760 0.0880 0.0070 1.04497  0.874832 1.91981           1       100      F             | 
|    i_0_0_274/A1           AND2_X1       Fall  0.1760 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_274/ZN           AND2_X1       Fall  0.2090 0.0330 0.0090 0.677094 4.38911  5.06621           3       100                    | 
|    i_0_5/p_0[8]                         Fall  0.2090 0.0000                                                                           | 
|    i_0_5/i_30/B1          AOI21_X1      Fall  0.2090 0.0000 0.0090          1.44682                                                   | 
|    i_0_5/i_30/ZN          AOI21_X1      Rise  0.2400 0.0310 0.0190 0.361966 2.36817  2.73013           1       100                    | 
|    i_0_5/i_20/B           XNOR2_X1      Rise  0.2400 0.0000 0.0190          2.57361                                                   | 
|    i_0_5/i_20/ZN          XNOR2_X1      Fall  0.2590 0.0190 0.0080 0.534481 0.874832 1.40931           1       100                    | 
|    i_0_5/p_1[8]                         Fall  0.2590 0.0000                                                                           | 
|    i_0_0_241/A1           AND2_X1       Fall  0.2590 0.0000 0.0080          0.874832                                                  | 
|    i_0_0_241/ZN           AND2_X1       Fall  0.2870 0.0280 0.0060 0.407326 1.06234  1.46967           1       100                    | 
|    accumulator_reg[7]/D   DFF_X1        Fall  0.2870 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[7]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[7]/CK        DFF_X1        Rise  0.1060 0.0030 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1060 0.1060 | 
| library hold check                       |  0.0110 0.1170 | 
| data required time                       |  0.1170        | 
|                                          |                | 
| data arrival time                        |  0.2870        | 
| data required time                       | -0.1170        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1700        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[14]/D 
  
 Path Start Point : multiplier_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[14] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 12.1776  13.703   25.8806           16      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[14]/CK  DFF_X1        Rise  0.0870 0.0000 0.0240          0.949653                                    F             | 
|    multiplier_reg[14]/Q   DFF_X1        Fall  0.1750 0.0880 0.0060 0.675586 0.874832 1.55042           1       100      F             | 
|    i_0_0_280/A1           AND2_X1       Fall  0.1750 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_280/ZN           AND2_X1       Fall  0.2090 0.0340 0.0100 1.18309  4.40036  5.58345           3       100                    | 
|    i_0_5/p_0[14]                        Fall  0.2090 0.0000                                                                           | 
|    i_0_5/i_37/A1          OAI22_X1      Fall  0.2090 0.0000 0.0100          1.45808                                                   | 
|    i_0_5/i_37/ZN          OAI22_X1      Rise  0.2400 0.0310 0.0220 0.223269 2.36817  2.59143           1       100                    | 
|    i_0_5/i_36/B           XNOR2_X1      Rise  0.2400 0.0000 0.0220          2.57361                                                   | 
|    i_0_5/i_36/ZN          XNOR2_X1      Fall  0.2590 0.0190 0.0070 0.316308 0.874832 1.19114           1       100                    | 
|    i_0_5/p_1[15]                        Fall  0.2590 0.0000                                                                           | 
|    i_0_0_248/A1           AND2_X1       Fall  0.2590 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_248/ZN           AND2_X1       Fall  0.2860 0.0270 0.0060 0.342715 1.06234  1.40506           1       100                    | 
|    accumulator_reg[14]/D  DFF_X1        Fall  0.2860 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[14]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[14]/CK       DFF_X1        Rise  0.1030 0.0000 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1030 0.1030 | 
| library hold check                       |  0.0110 0.1140 | 
| data required time                       |  0.1140        | 
|                                          |                | 
| data arrival time                        |  0.2860        | 
| data required time                       | -0.1140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1720        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[27]/D 
  
 Path Start Point : multiplier_reg[28] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[27] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[28]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
|    multiplier_reg[28]/Q   DFF_X1        Rise  0.1820 0.0930 0.0080 0.296973 0.874832 1.17181           1       100      F             | 
|    i_0_0_294/A1           AND2_X1       Rise  0.1820 0.0000 0.0080          0.918145                                                  | 
|    i_0_0_294/ZN           AND2_X1       Rise  0.2170 0.0350 0.0120 0.687312 2.85992  3.54723           2       100                    | 
|    i_0_5/p_0[28]                        Rise  0.2170 0.0000                                                                           | 
|    i_0_5/i_97/B1          AOI21_X1      Rise  0.2170 0.0000 0.0120          1.647                                                     | 
|    i_0_5/i_97/ZN          AOI21_X1      Fall  0.2380 0.0210 0.0110 0.628673 3.77809  4.40676           2       100                    | 
|    i_0_5/i_82/B           XNOR2_X1      Fall  0.2380 0.0000 0.0110          2.36817                                                   | 
|    i_0_5/i_82/ZN          XNOR2_X1      Rise  0.2680 0.0300 0.0120 0.336616 0.874832 1.21145           1       100                    | 
|    i_0_5/p_1[28]                        Rise  0.2680 0.0000                                                                           | 
|    i_0_0_261/A1           AND2_X1       Rise  0.2680 0.0000 0.0120          0.918145                                                  | 
|    i_0_0_261/ZN           AND2_X1       Rise  0.2990 0.0310 0.0080 0.384142 1.06234  1.44648           1       100                    | 
|    accumulator_reg[27]/D  DFF_X1        Rise  0.2990 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[27]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[27]/CK       DFF_X1        Rise  0.1080 0.0050 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1080 0.1080 | 
| library hold check                       |  0.0190 0.1270 | 
| data required time                       |  0.1270        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.1270        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1720        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[2]/D 
  
 Path Start Point : multiplier_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[2] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 12.1776  13.703   25.8806           16      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[2]/CK   DFF_X1        Rise  0.0880 0.0010 0.0240          0.949653                                    F             | 
|    multiplier_reg[2]/Q    DFF_X1        Rise  0.1820 0.0940 0.0080 0.650026 0.874832 1.52486           1       100      F             | 
|    i_0_0_268/A1           AND2_X1       Rise  0.1820 0.0000 0.0080          0.918145                                                  | 
|    i_0_0_268/ZN           AND2_X1       Rise  0.2220 0.0400 0.0160 0.899445 4.4471   5.34655           3       100                    | 
|    i_0_5/p_0[2]                         Rise  0.2220 0.0000                                                                           | 
|    i_0_5/i_188/A1         OAI22_X1      Rise  0.2220 0.0000 0.0160          1.67104                                                   | 
|    i_0_5/i_188/ZN         OAI22_X1      Fall  0.2410 0.0190 0.0090 0.653894 3.69981  4.3537            2       100                    | 
|    i_0_5/i_6/A            XOR2_X1       Fall  0.2410 0.0000 0.0090          2.18123                                                   | 
|    i_0_5/i_6/Z            XOR2_X1       Rise  0.2640 0.0230 0.0160 0.267792 0.874832 1.14262           1       100                    | 
|    i_0_5/p_1[3]                         Rise  0.2640 0.0000                                                                           | 
|    i_0_0_236/A1           AND2_X1       Rise  0.2640 0.0000 0.0160          0.918145                                                  | 
|    i_0_0_236/ZN           AND2_X1       Rise  0.2960 0.0320 0.0080 0.209953 1.06234  1.2723            1       100                    | 
|    accumulator_reg[2]/D   DFF_X1        Rise  0.2960 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[2]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[2]/CK        DFF_X1        Rise  0.1040 0.0010 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1040 0.1040 | 
| library hold check                       |  0.0190 0.1230 | 
| data required time                       |  0.1230        | 
|                                          |                | 
| data arrival time                        |  0.2960        | 
| data required time                       | -0.1230        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1730        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[21]/D 
  
 Path Start Point : multiplier_reg[22] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[22]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
|    multiplier_reg[22]/Q   DFF_X1        Rise  0.1820 0.0930 0.0070 0.137428 0.874832 1.01226           1       100      F             | 
|    i_0_0_288/A1           AND2_X1       Rise  0.1820 0.0000 0.0070          0.918145                                                  | 
|    i_0_0_288/ZN           AND2_X1       Rise  0.2140 0.0320 0.0100 0.28469  2.28793  2.57262           2       100                    | 
|    i_0_5/p_0[22]                        Rise  0.2140 0.0000                                                                           | 
|    i_0_5/i_119/A1         NOR2_X1       Rise  0.2140 0.0000 0.0100          1.71447                                                   | 
|    i_0_5/i_119/ZN         NOR2_X1       Fall  0.2250 0.0110 0.0060 0.396717 2.96245  3.35917           2       100                    | 
|    i_0_5/i_59/A1          NOR2_X1       Fall  0.2250 0.0000 0.0060          1.41309                                                   | 
|    i_0_5/i_59/ZN          NOR2_X1       Rise  0.2520 0.0270 0.0200 0.235337 2.36355  2.59889           1       100                    | 
|    i_0_5/i_58/B           XOR2_X1       Rise  0.2520 0.0000 0.0200          2.36355                                                   | 
|    i_0_5/i_58/Z           XOR2_X1       Fall  0.2680 0.0160 0.0070 0.310297 0.874832 1.18513           1       100                    | 
|    i_0_5/p_1[22]                        Fall  0.2680 0.0000                                                                           | 
|    i_0_0_255/A1           AND2_X1       Fall  0.2680 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_255/ZN           AND2_X1       Fall  0.2940 0.0260 0.0050 0.154521 1.06234  1.21686           1       100                    | 
|    accumulator_reg[21]/D  DFF_X1        Fall  0.2940 0.0000 0.0050          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[21]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[21]/CK       DFF_X1        Rise  0.1080 0.0050 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1080 0.1080 | 
| library hold check                       |  0.0110 0.1190 | 
| data required time                       |  0.1190        | 
|                                          |                | 
| data arrival time                        |  0.2940        | 
| data required time                       | -0.1190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1750        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[5]/D 
  
 Path Start Point : multiplier_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[5] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|----------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000  0.0000 0.1000             2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010  0.0010 0.1000                      4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390  0.0380 0.0090             2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390  0.0000 0.0090                      1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0870  0.0480 0.0240             12.1776  13.703   25.8806           16      100      F    K        | 
| Data Path:                                                                                                                                         | 
|    multiplier_reg[5]/CK   DFF_X1        Rise  0.0880  0.0010 0.0240                      0.949653                                    F             | 
|    multiplier_reg[5]/Q    DFF_X1        Fall  0.1760  0.0880 0.0070             0.966528 0.874832 1.84136           1       100      F             | 
|    i_0_0_271/A1           AND2_X1       Fall  0.1760  0.0000 0.0070                      0.874832                                                  | 
|    i_0_0_271/ZN           AND2_X1       Fall  0.2090  0.0330 0.0090             0.599848 4.38911  4.98896           3       100                    | 
|    i_0_5/p_0[5]                         Fall  0.2090  0.0000                                                                                       | 
|    i_0_5/i_178/A1         NAND2_X1      Fall  0.2090  0.0000 0.0090                      1.5292                                                    | 
|    i_0_5/i_178/ZN         NAND2_X1      Rise  0.2280  0.0190 0.0120             0.61668  2.85675  3.47343           2       100                    | 
|    i_0_5/i_15/B1          AOI21_X1      Rise  0.2280  0.0000 0.0120                      1.647                                                     | 
|    i_0_5/i_15/ZN          AOI21_X1      Fall  0.2480  0.0200 0.0120             0.535694 3.7317   4.26739           2       100                    | 
|    i_0_5/i_10/A           XOR2_X1       Fall  0.2480  0.0000 0.0120                      2.18123                                                   | 
|    i_0_5/i_10/Z           XOR2_X1       Rise  0.2740  0.0260 0.0180             0.596616 0.874832 1.47145           1       100                    | 
|    i_0_5/p_1[6]                         Rise  0.2740  0.0000                                                                                       | 
|    i_0_0_239/A1           AND2_X1       Rise  0.2720 -0.0020 0.0180    -0.0020           0.918145                                                  | 
|    i_0_0_239/ZN           AND2_X1       Rise  0.3050  0.0330 0.0080             0.253365 1.06234  1.31571           1       100                    | 
|    accumulator_reg[5]/D   DFF_X1        Rise  0.3050  0.0000 0.0080                      1.14029                                     F             | 
------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[5]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[5]/CK        DFF_X1        Rise  0.1070 0.0040 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1070 0.1070 | 
| library hold check                       |  0.0190 0.1260 | 
| data required time                       |  0.1260        | 
|                                          |                | 
| data arrival time                        |  0.3050        | 
| data required time                       | -0.1260        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1790        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[20]/D 
  
 Path Start Point : multiplier_reg[21] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[20] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_26/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_26/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 10.7614  15.4159  26.1773           18      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[21]/CK  DFF_X1        Rise  0.0890 0.0020 0.0240          0.949653                                    F             | 
|    multiplier_reg[21]/Q   DFF_X1        Rise  0.1820 0.0930 0.0070 0.126806 0.874832 1.00164           1       100      F             | 
|    i_0_0_287/A1           AND2_X1       Rise  0.1820 0.0000 0.0070          0.918145                                                  | 
|    i_0_0_287/ZN           AND2_X1       Rise  0.2160 0.0340 0.0120 0.385542 2.94229  3.32783           2       100                    | 
|    i_0_5/p_0[21]                        Rise  0.2160 0.0000                                                                           | 
|    i_0_5/i_121/A1         NOR2_X1       Rise  0.2160 0.0000 0.0120          1.71447                                                   | 
|    i_0_5/i_121/ZN         NOR2_X1       Fall  0.2280 0.0120 0.0070 0.59168  2.96245  3.55413           2       100                    | 
|    i_0_5/i_62/A1          NOR2_X1       Fall  0.2280 0.0000 0.0070          1.41309                                                   | 
|    i_0_5/i_62/ZN          NOR2_X1       Rise  0.2560 0.0280 0.0200 0.407357 2.36355  2.77091           1       100                    | 
|    i_0_5/i_57/B           XOR2_X1       Rise  0.2560 0.0000 0.0200          2.36355                                                   | 
|    i_0_5/i_57/Z           XOR2_X1       Fall  0.2720 0.0160 0.0070 0.122427 0.874832 0.997259          1       100                    | 
|    i_0_5/p_1[21]                        Fall  0.2720 0.0000                                                                           | 
|    i_0_0_254/A1           AND2_X1       Fall  0.2720 0.0000 0.0070          0.874832                                                  | 
|    i_0_0_254/ZN           AND2_X1       Fall  0.2990 0.0270 0.0060 0.281569 1.06234  1.34391           1       100                    | 
|    accumulator_reg[20]/D  DFF_X1        Fall  0.2990 0.0000 0.0060          1.06234                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[20]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[20]/CK       DFF_X1        Rise  0.1080 0.0050 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1080 0.1080 | 
| library hold check                       |  0.0110 0.1190 | 
| data required time                       |  0.1190        | 
|                                          |                | 
| data arrival time                        |  0.2990        | 
| data required time                       | -0.1190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1800        | 
-------------------------------------------------------------


 Timing Path to accumulator_reg[13]/D 
  
 Path Start Point : multiplier_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Path End Point   : accumulator_reg[13] (DFF_X1) 
                       (rising edge-triggered flip-flop clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : min 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                       Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                  Rise  0.0000 0.0000 0.1000 2.6539   11.9049  14.5588           3       100      c    K        | 
|    clk_gate_isNeg_reg/CK  CLKGATETST_X4 Rise  0.0010 0.0010 0.1000          4.43894                                     FA            | 
|    clk_gate_isNeg_reg/GCK CLKGATETST_X4 Rise  0.0390 0.0380 0.0090 2.87099  2.49758  5.36857           2       100      FA   K        | 
|    CTS_L2_c_tid1_25/A     CLKBUF_X3     Rise  0.0390 0.0000 0.0090          1.42116                                     F             | 
|    CTS_L2_c_tid1_25/Z     CLKBUF_X3     Rise  0.0870 0.0480 0.0240 12.1776  13.703   25.8806           16      100      F    K        | 
| Data Path:                                                                                                                            | 
|    multiplier_reg[13]/CK  DFF_X1        Rise  0.0870 0.0000 0.0240          0.949653                                    F             | 
|    multiplier_reg[13]/Q   DFF_X1        Fall  0.1740 0.0870 0.0060 0.253779 0.874832 1.12861           1       100      F             | 
|    i_0_0_279/A1           AND2_X1       Fall  0.1740 0.0000 0.0060          0.874832                                                  | 
|    i_0_0_279/ZN           AND2_X1       Fall  0.2070 0.0330 0.0090 0.87755  4.38911  5.26666           3       100                    | 
|    i_0_5/p_0[13]                        Fall  0.2070 0.0000                                                                           | 
|    i_0_5/i_150/A1         NAND2_X1      Fall  0.2070 0.0000 0.0090          1.5292                                                    | 
|    i_0_5/i_150/ZN         NAND2_X1      Rise  0.2260 0.0190 0.0120 0.738449 2.85675  3.5952            2       100                    | 
|    i_0_5/i_39/B1          AOI21_X1      Rise  0.2260 0.0000 0.0120          1.647                                                     | 
|    i_0_5/i_39/ZN          AOI21_X1      Fall  0.2460 0.0200 0.0120 0.596639 3.7317   4.32834           2       100                    | 
|    i_0_5/i_34/A           XOR2_X1       Fall  0.2460 0.0000 0.0120          2.18123                                                   | 
|    i_0_5/i_34/Z           XOR2_X1       Rise  0.2710 0.0250 0.0170 0.369356 0.874832 1.24419           1       100                    | 
|    i_0_5/p_1[14]                        Rise  0.2710 0.0000                                                                           | 
|    i_0_0_247/A1           AND2_X1       Rise  0.2710 0.0000 0.0170          0.918145                                                  | 
|    i_0_0_247/ZN           AND2_X1       Rise  0.3040 0.0330 0.0080 0.578145 1.06234  1.64049           1       100                    | 
|    accumulator_reg[13]/D  DFF_X1        Rise  0.3040 0.0000 0.0080          1.14029                                     F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to accumulator_reg[13]/CK 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                             Cell          Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                        Rise  0.0000 0.0000 0.1000 2.6539   13.1779  15.8319           3       100      c    K        | 
|    clk_gate_accumulator_reg/CK  CLKGATETST_X8 Rise  0.0010 0.0010 0.1000          7.95918                                     FA            | 
|    clk_gate_accumulator_reg/GCK CLKGATETST_X8 Rise  0.0370 0.0360 0.0080 3.19678  2.84232  6.0391            2       100      FA   K        | 
|    CTS_L2_c_tid0_23/A           CLKBUF_X3     Rise  0.0370 0.0000 0.0080          1.42116                                     F             | 
|    CTS_L2_c_tid0_23/Z           CLKBUF_X3     Rise  0.1030 0.0660 0.0440 22.9194  27.5399  50.4593           29      100      F    K        | 
|    accumulator_reg[13]/CK       DFF_X1        Rise  0.1050 0.0020 0.0440          0.949653                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  0.0000 0.0000 | 
| target clock propagated network latency  |  0.1050 0.1050 | 
| library hold check                       |  0.0190 0.1240 | 
| data required time                       |  0.1240        | 
|                                          |                | 
| data arrival time                        |  0.3040        | 
| data required time                       | -0.1240        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.1800        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 402M, CVMEM - 1739M, PVMEM - 2263M)
