//Verilog code for a synchronous counter
module synchronous_counter (clk, reset, count);

  input clk, reset;
  output [7:0] count;
  wire [7:0] next_count;

  assign next_count = count + 1; //increment count by 1

  always @(posedge clk) begin //synchronous always block
    if (reset) begin //if reset signal is high
      count <= 8'd0; //reset count to 0
    end else begin //if reset signal is low
      count <= next_count; //assign next_count value to count
    end
  end

endmodule