// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1762\sampleModel1762_3_sub\Mysubsystem_31.v
// Created: 2024-08-14 04:42:42
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_31
// Source Path: sampleModel1762_3_sub/Subsystem/Mysubsystem_31
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_31
          (In1,
           In2,
           cfblk141);


  input   [7:0] In1;  // uint8
  input   [7:0] In2;  // uint8
  output  [7:0] cfblk141;  // uint8


  wire [7:0] cfblk100_const_val_1;  // uint8
  wire [7:0] cfblk100_out1;  // uint8
  wire [7:0] cfblk74_out1;  // uint8


  assign cfblk100_const_val_1 = 8'b00000000;



  assign cfblk100_out1 = In2 + cfblk100_const_val_1;



  assign cfblk74_out1 = cfblk100_out1 - In1;



  assign cfblk141 = cfblk74_out1;

endmodule  // Mysubsystem_31

