date tue nov gmt server ncsa content type text html last modified fri jul gmt content length papers written members multiscalar research group papers members multiscalar research group return multiscalar home page trace cache low latency approach high bandwidth instruction fetching eric rotenberg steve bennett james e smith technical report computer sciences department university wisconsin madison april high bandwidth address translation multiple issue processors m austin g sohi appear rd annual international symposium computer architecture may appendix detailed results also available zero cycle loads microarchitecture support reducing load latency m austin g sohi th annual international symposium microarchitecture micro microarchitecture superscalar processors j e smith g sohi proceedings ieee arb hardware mechanism dynamic reordering memory references m franklin g sohi ieee transactions computers multiscalar processors g sohi breach n vijaykumar th international symposium computer architecture streamlining data cache access fast address calculation m austin d n pnevmatikatos g sohi th international symposium computer architecture anatomy register file multiscalar processor breach n vijaykumar g sohi th annual international symposium microarchitecture micro multiscalar architecture manoj franklin ph d thesis december control flow prediction dynamic ilp processors d pnevmatikatos m franklin g sohi th annual international symposium microarchitecture micro expandable split window paradigm exploiting fine grain parallelism m franklin g sohi th international symposium computer architecture register traffic analysis streamlining inter operation communication fine grain parallel processors m franklin g sohi th annual international symposium microarchitecture micro last updated september guri sohi