Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Aug  9 23:09:03 2024
| Host         : DESKTOP-PSI4IU2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Setup_wrapper_control_sets_placed.rpt
| Design       : Setup_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   118 |
|    Minimum number of control sets                        |   118 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   489 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   118 |
| >= 0 to < 4        |    55 |
| >= 4 to < 6        |     9 |
| >= 6 to < 8        |     5 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     1 |
| >= 16              |    28 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |            9 |
| No           | No                    | Yes                    |              14 |            7 |
| No           | Yes                   | No                     |              14 |            8 |
| Yes          | No                    | No                     |             412 |          137 |
| Yes          | No                    | Yes                    |             745 |          457 |
| Yes          | Yes                   | No                     |              59 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                      Clock Signal                      |                                                                                                                             Enable Signal                                                                                                                             |                                                                      Set/Reset Signal                                                                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/AXI_Master_0/U0/M_AXI_BREADY_reg_CE_cooolgate_en_sig_41                                                                                                                                                                                                       | Setup_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                            |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/AXI_Master_0/U0/done_reg_CE_cooolgate_en_sig_42                                                                                                                                                                                                               | Setup_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                            |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/rst_ps7_0_50M/U0/SEQ/core_dec_reg[1]_CE_cooolgate_en_sig_153                                                                                                                                                                                                  |                                                                                                                                                           |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/rst_ps7_0_50M/U0/SEQ/pr_reg_CE_cooolgate_en_sig_155                                                                                                                                                                                                           | Setup_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                  |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/rst_ps7_0_50M/U0/SEQ/from_sys_reg_CE_cooolgate_en_sig_154                                                                                                                                                                                                     | Setup_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                  |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[41]_CE_cooolgate_en_sig_100                                                                                                                                                                                                            | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_CE_cooolgate_en_sig_84                                          | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0] |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                       | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                       | Setup_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                  |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[53]_CE_cooolgate_en_sig_106                                                                                                                                                                                                            | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[45]_CE_cooolgate_en_sig_102                                                                                                                                                                                                            | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/data_Exists_I_reg_CE_cooolgate_en_sig_114                                                                          | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0] |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[27]_CE_cooolgate_en_sig_145                                                                                                                                                                                                          | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[26]_CE_cooolgate_en_sig_143                                                                                                                                                                                                          | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalRSP_reg[2]_CE_cooolgate_en_sig_46                                                                                                                                                                                                               | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[17]_CE_cooolgate_en_sig_127                                                                                                                                                                                                          | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[18]_CE_cooolgate_en_sig_129                                                                                                                                                                                                          | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[33]_CE_cooolgate_en_sig_96                                                                                                                                                                                                             | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[31]_CE_cooolgate_en_sig_94                                                                                                                                                                                                             | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[19]_CE_cooolgate_en_sig_86                                                                                                                                                                                                             | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[38]_CE_cooolgate_en_sig_60                                                                                                                                                                                                           | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[42]_CE_cooolgate_en_sig_62                                                                                                                                                                                                           | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[4]_CE_cooolgate_en_sig_76                                                                                                                                                                                                              | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalRSP_reg[3]_CE_cooolgate_en_sig_80                                                                                                                                                                                                               | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/rst_ps7_0_50M/U0/SEQ/Core_reg_CE_cooolgate_en_sig_152                                                                                                                                                                                                         | Setup_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                  |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalRSP_reg[1]_CE_cooolgate_en_sig_78                                                                                                                                                                                                               | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_exr_reg_CE_cooolgate_en_sig_113                                                                                                                                                                                                  |                                                                                                                                                           |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[37]_CE_cooolgate_en_sig_98                                                                                                                                                                                                             | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[27]_CE_cooolgate_en_sig_92                                                                                                                                                                                                             | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalRSP_reg[6]_CE_cooolgate_en_sig_82                                                                                                                                                                                                               | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[30]_CE_cooolgate_en_sig_74                                                                                                                                                                                                             | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[25]_CE_cooolgate_en_sig_72                                                                                                                                                                                                             | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[49]_CE_cooolgate_en_sig_104                                                                                                                                                                                                            | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[28]_CE_cooolgate_en_sig_147                                                                                                                                                                                                          | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[18]_CE_cooolgate_en_sig_88                                                                                                                                                                                                             | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[23]_CE_cooolgate_en_sig_90                                                                                                                                                                                                             | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[30]_CE_cooolgate_en_sig_151                                                                                                                                                                                                          | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[29]_CE_cooolgate_en_sig_149                                                                                                                                                                                                          | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[20]_CE_cooolgate_en_sig_133                                                                                                                                                                                                          | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[25]_CE_cooolgate_en_sig_141                                                                                                                                                                                                          | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[22]_CE_cooolgate_en_sig_137                                                                                                                                                                                                          | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[21]_CE_cooolgate_en_sig_135                                                                                                                                                                                                          | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[23]_CE_cooolgate_en_sig_139                                                                                                                                                                                                          | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[1]_CE_cooolgate_en_sig_70                                                                                                                                                                                                              | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[19]_CE_cooolgate_en_sig_131                                                                                                                                                                                                          | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[46]_CE_cooolgate_en_sig_68                                                                                                                                                                                                           | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[2]_CE_cooolgate_en_sig_110                                                                                                                                                                                                             | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalRSP_reg[5]_CE_cooolgate_en_sig_44                                                                                                                                                                                                               | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[45]_CE_cooolgate_en_sig_66                                                                                                                                                                                                           | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[5]_CE_cooolgate_en_sig_108                                                                                                                                                                                                             | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[44]_CE_cooolgate_en_sig_64                                                                                                                                                                                                           | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              1 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                             |                                                                                                                                                           |                1 |              2 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/CPU_0/U0/bram_en                                                                                                                                                                                                                                              |                                                                                                                                                           |                1 |              2 |         2.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalRSP[7]_i_1_n_0                                                                                                                                                                                                                                  | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              3 |         3.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus[31]_i_1_n_0                                                                                                                                                                                                                              | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                3 |              3 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[51]_CE_cooolgate_en_sig_26                                                                                                                                                                                                           | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                2 |              4 |         2.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/stateIndexMain[3]_i_1_n_0                                                                                                                                                                                                                            | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                2 |              4 |         2.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2[15]_i_1_n_0                                                                                                                                                                                                                                | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                2 |              4 |         2.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2[7]_i_1_n_0                                                                                                                                                                                                                                 | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                1 |              4 |         4.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2_reg[12]_CE_cooolgate_en_sig_24                                                                                                                                                                                                             | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                2 |              4 |         2.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q_reg[0]_CE_cooolgate_en_sig_22                                                                  | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0] |                2 |              5 |         2.50 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/nextState[4]_i_1_n_0                                                                                                                                                                                                                                 | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                4 |              5 |         1.25 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus[63]_i_1_n_0                                                                                                                                                                                                                              | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                5 |              5 |         1.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                              | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0] |                2 |              5 |         2.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                               | Setup_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                            |                2 |              6 |         3.00 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                       | Setup_i/rst_ps7_0_50M/U0/peripheral_aresetn[0]                                                                                                            |                2 |              6 |         3.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG |                                                                                                                                                                                                                                                                       | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                4 |              7 |         1.75 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0] |                2 |              7 |         3.50 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/USE_RTL_LENGTH.length_counter_q_reg[1]_CE_cooolgate_en_sig_20                                                       | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0] |                4 |              7 |         1.75 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalErr_reg[0]_CE_cooolgate_en_sig_14                                                                                                                                                                                                               | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                3 |              8 |         2.67 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[10]_CE_cooolgate_en_sig_19                                                                                                                                                                                                           | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                7 |              8 |         1.14 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalErr_reg[10]_CE_cooolgate_en_sig_8                                                                                                                                                                                                               | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                5 |              8 |         1.60 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Result[55]_i_1_n_0                                                                                                                                                                                                                                   | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                8 |              8 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Result[47]_i_1_n_0                                                                                                                                                                                                                                   | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                8 |              8 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Result[39]_i_1_n_0                                                                                                                                                                                                                                   | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                7 |              8 |         1.14 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus[7]_i_1_n_0                                                                                                                                                                                                                               | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                6 |              8 |         1.33 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WSTRB_I_reg[0]_CE_cooolgate_en_sig_17 | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0] |                3 |              8 |         2.67 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[32]_CE_cooolgate_en_sig_16                                                                                                                                                                                                           | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                4 |              8 |         2.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Result[63]_i_1_n_0                                                                                                                                                                                                                                   | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                5 |              8 |         1.60 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalRIP1_out[7]                                                                                                                                                                                                                                     | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                6 |              8 |         1.33 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalInterrupt_reg[10]_CE_cooolgate_en_sig_12                                                                                                                                                                                                        | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                5 |              8 |         1.60 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalRSP[15]_i_1_n_0                                                                                                                                                                                                                                 | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                2 |              8 |         4.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalRIP1_out[15]                                                                                                                                                                                                                                    | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                8 |              8 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalInterrupt_reg[0]_CE_cooolgate_en_sig_10                                                                                                                                                                                                         | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                3 |              8 |         2.67 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2[31]_i_1_n_0                                                                                                                                                                                                                                | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                3 |              9 |         3.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalStatus_reg[48]_CE_cooolgate_en_sig_6                                                                                                                                                                                                            | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                4 |             10 |         2.50 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/cycle_count_reg[0]                                                                                                                                                                                                                                   | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                8 |             10 |         1.25 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/bram_addr[12]_i_1_n_0                                                                                                                                                                                                                                | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                8 |             13 |         1.62 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                       | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0] |                7 |             13 |         1.86 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                        |                                                                                                                                                           |                4 |             15 |         3.75 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalErr_reg[16]_CE_cooolgate_en_sig_4                                                                                                                                                                                                               | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |               11 |             16 |         1.45 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/aligned_address0                                                                                                                                                                                                                                     |                                                                                                                                                           |                9 |             16 |         1.78 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalInterrupt1_out[16]                                                                                                                                                                                                                              | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |               13 |             16 |         1.23 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalRIP1_out[31]                                                                                                                                                                                                                                    | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |               16 |             16 |         1.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalRSP[31]_i_1_n_0                                                                                                                                                                                                                                 | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                5 |             16 |         3.20 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                          | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/SR[0] |                5 |             16 |         3.20 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/state[4]_i_1_n_0                                                                                                                                                                                                                                     | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                9 |             18 |         2.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/CIR                                                                                                                                                                                                                                                  | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |               10 |             21 |         2.10 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument2[63]_i_1_n_0                                                                                                                                                                                                                                | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                8 |             26 |         3.25 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                                                                                                                       |                                                                                                                                                           |               10 |             28 |         2.80 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalRSP[63]_i_1_n_0                                                                                                                                                                                                                                 | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                7 |             32 |         4.57 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalInterrupt[63]_i_1_n_0                                                                                                                                                                                                                           | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |               21 |             32 |         1.52 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Result[31]_i_1_n_0                                                                                                                                                                                                                                   | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |               30 |             32 |         1.07 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/addr[31]_i_1_n_0                                                                                                                                                                                                                                     | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |                8 |             32 |         4.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/temp_data10[31]                                                                                                                                                                                                                                      |                                                                                                                                                           |               16 |             32 |         2.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalErr_reg[32]_CE_cooolgate_en_sig_2                                                                                                                                                                                                               | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |               15 |             32 |         2.13 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/AXI_Master_0/U0/read_data[31]_i_1_n_0                                                                                                                                                                                                                         |                                                                                                                                                           |               11 |             32 |         2.91 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/AXI_Master_0/U0/M_AXI_ARADDR[31]_i_1_n_0                                                                                                                                                                                                                      |                                                                                                                                                           |               11 |             32 |         2.91 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/LocalRIP[63]_i_1_n_0                                                                                                                                                                                                                                 | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |               23 |             32 |         1.39 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/temp_data10[63]                                                                                                                                                                                                                                      |                                                                                                                                                           |               15 |             32 |         2.13 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                             |                                                                                                                                                           |               10 |             34 |         3.40 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/alignedDDR_address0                                                                                                                                                                                                                                  |                                                                                                                                                           |               10 |             34 |         3.40 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument1[63]_i_1_n_0                                                                                                                                                                                                                                | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |               52 |             64 |         1.23 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/Argument3[63]_i_1_n_0                                                                                                                                                                                                                                | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |               32 |             64 |         2.00 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/bram_dout[63]_i_1_n_0                                                                                                                                                                                                                                | Setup_i/util_vector_logic_0/Res[0]                                                                                                                        |               33 |             64 |         1.94 |
|  Setup_i/CPU_0/U0/ClockDivider_inst/clk_div_reg_0_BUFG | Setup_i/CPU_0/U0/write_data0                                                                                                                                                                                                                                          |                                                                                                                                                           |               27 |             64 |         2.37 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_rready_0[0]                                                                                                  |                                                                                                                                                           |               12 |             65 |         5.42 |
|  Setup_i/processing_system7_0/inst/FCLK_CLK0           | Setup_i/axi_interconnect_0/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                    |                                                                                                                                                           |               12 |             65 |         5.42 |
+--------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


