
*** Running vivado
    with args -log myip_v1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source myip_v1_0.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source myip_v1_0.tcl -notrace
Command: synth_design -top myip_v1_0 -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2562 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1293.559 ; gain = 88.000 ; free physical = 435 ; free virtual = 4982
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myip_v1_0' [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/myip_1.0/hdl/myip_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'myip_v1_0_S00_AXI' [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:145]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:148]
INFO: [Synth 8-226] default block is never used [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:287]
INFO: [Synth 8-226] default block is never used [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:428]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0_S00_AXI' (1#1) [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:4]
WARNING: [Synth 8-350] instance 'myip_v1_0_S00_AXI_inst' of module 'myip_v1_0_S00_AXI' requires 24 connections, but only 21 given [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/myip_1.0/hdl/myip_v1_0.v:53]
WARNING: [Synth 8-3848] Net INTERRUPT in module/entity myip_v1_0 does not have driver. [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/myip_1.0/hdl/myip_v1_0.v:20]
INFO: [Synth 8-256] done synthesizing module 'myip_v1_0' (2#1) [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/myip_1.0/hdl/myip_v1_0.v:4]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[31]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[30]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[29]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[28]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[27]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[26]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[25]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[24]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[23]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[22]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[21]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[20]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[19]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[18]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[17]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[16]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[15]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[14]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[13]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[12]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[11]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[10]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[9]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[8]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[7]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[6]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[5]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[4]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[3]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port PIT_CONTROL[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[31]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[30]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[29]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[28]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[27]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[26]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[25]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[24]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[23]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[22]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[21]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[20]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[19]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[18]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[17]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[16]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[15]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[14]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[13]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[12]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[11]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[10]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[9]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[8]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[7]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[6]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[5]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[4]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[3]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port DELAY_VALUE[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port INTERRUPT
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[31]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[30]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[29]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[28]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[27]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[26]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[25]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[24]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[23]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[22]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[21]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[20]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[19]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[18]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[17]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[16]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[15]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[14]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[13]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[12]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[11]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[10]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[9]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[8]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[7]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[6]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[5]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[4]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[3]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[2]
WARNING: [Synth 8-3331] design myip_v1_0 has unconnected port PIT_CONTROL[1]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1335.090 ; gain = 129.531 ; free physical = 465 ; free virtual = 5015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1335.090 ; gain = 129.531 ; free physical = 465 ; free virtual = 5015
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1343.094 ; gain = 137.535 ; free physical = 465 ; free virtual = 5015
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
WARNING: [Synth 8-6014] Unused sequential element timer_counter_reg was removed.  [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:158]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1351.102 ; gain = 145.543 ; free physical = 458 ; free virtual = 5008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 6     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element myip_v1_0_S00_AXI_inst/timer_counter_reg was removed.  [/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/myip_1.0/hdl/myip_v1_0_S00_AXI.v:158]
INFO: [Synth 8-3886] merging instance 'myip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'myip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'myip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'myip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\myip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[31]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[30]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[29]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[28]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[27]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[26]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[25]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[24]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[23]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[22]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[21]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[20]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[19]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[18]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[17]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[16]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[15]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[14]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[13]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[12]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[11]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[10]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[9]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[8]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[7]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[6]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[5]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[4]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[3]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[2]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[1]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/delay_value_reg[0]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[0]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[1]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[2]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[3]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[4]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[5]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[6]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[7]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[8]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[9]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[10]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[11]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[12]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[13]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[14]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[15]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[16]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[17]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[18]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[19]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[20]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[21]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[22]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[23]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[24]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[25]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[26]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[27]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[28]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[29]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[30]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/timer_counter_reg[31]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/interrupt_reg) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module myip_v1_0.
WARNING: [Synth 8-3332] Sequential element (myip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module myip_v1_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1493.852 ; gain = 288.293 ; free physical = 206 ; free virtual = 4754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1493.852 ; gain = 288.293 ; free physical = 206 ; free virtual = 4754
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1493.852 ; gain = 288.293 ; free physical = 205 ; free virtual = 4753
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1493.852 ; gain = 288.293 ; free physical = 205 ; free virtual = 4753
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1493.852 ; gain = 288.293 ; free physical = 205 ; free virtual = 4753
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1493.852 ; gain = 288.293 ; free physical = 205 ; free virtual = 4753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1493.852 ; gain = 288.293 ; free physical = 205 ; free virtual = 4753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1493.852 ; gain = 288.293 ; free physical = 205 ; free virtual = 4753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1493.852 ; gain = 288.293 ; free physical = 205 ; free virtual = 4753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT1  |     1|
|3     |LUT2  |     1|
|4     |LUT3  |     1|
|5     |LUT4  |    20|
|6     |LUT6  |    34|
|7     |FDRE  |   169|
|8     |FDSE  |     1|
|9     |IBUF  |    47|
|10    |OBUF  |    41|
|11    |OBUFT |     1|
+------+------+------+

Report Instance Areas: 
+------+-------------------------+------------------+------+
|      |Instance                 |Module            |Cells |
+------+-------------------------+------------------+------+
|1     |top                      |                  |   317|
|2     |  myip_v1_0_S00_AXI_inst |myip_v1_0_S00_AXI |   227|
+------+-------------------------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1493.852 ; gain = 288.293 ; free physical = 205 ; free virtual = 4753
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 281 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1493.852 ; gain = 288.293 ; free physical = 206 ; free virtual = 4755
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1493.859 ; gain = 288.293 ; free physical = 213 ; free virtual = 4761
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 177 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 1611.078 ; gain = 430.344 ; free physical = 184 ; free virtual = 4606
INFO: [Common 17-1381] The checkpoint '/auto/fse/ddowlin2/J-Drive/ECEn427Shared/vivado/ip_repo/edit_myip_v1_0.runs/synth_1/myip_v1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file myip_v1_0_utilization_synth.rpt -pb myip_v1_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1635.090 ; gain = 0.000 ; free physical = 149 ; free virtual = 4572
INFO: [Common 17-206] Exiting Vivado at Sat Nov 23 20:15:00 2019...
