INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module equal_0
INFO: [VRFC 10-311] analyzing module sum
INFO: [VRFC 10-311] analyzing module AND
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sources_1/new/multiplexer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplexer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/AGH/AGH_sem6/SR/Procesor_lab/processor/processor.srcs/sim_1/new/ALU_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_test
