// Seed: 2610099592
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_3;
  uwire id_4, id_5, id_6, id_7, id_8, id_9;
  always @(*) begin
    if (id_7) id_6 = 1;
  end
  wand id_10 = id_7;
  initial assume (1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_5;
  bufif1 (id_3, id_4, id_2);
  module_0(
      id_4, id_4, id_5
  );
endmodule
