# vsim -t ns work.test 
# Start time: 10:54:38 on Dec 18,2016
# Loading work.test
vsim cycloneiv.cycloneiv_ram_block
# vsim 
# Start time: 10:56:53 on Dec 18,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading cycloneiv.cycloneiv_atom_pack(body)
# Loading cycloneiv.cycloneiv_ram_block(block_arch)
# Loading cycloneiv.cycloneiv_ram_register(reg_arch)
# Loading cycloneiv.cycloneiv_ram_pulse_generator(pgen_arch)
vlog *.v; vsim -t ns work.ram_tb; do waves.do
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 12:54:52 on Dec 18,2016
# vlog -reportprogress 300 math_testbench.v ram_testbench.v templ.v 
# -- Compiling module fixed_convertof
# -- Compiling module add_signed_2001
# -- Compiling module add_carry_signed_final
# -- Compiling module mult_signed_2001
# -- Compiling module mult_signed_unsigned_2001
# -- Compiling module math_tb
# -- Compiling module single_clk_ram
# -- Compiling module Mats
# -- Compiling module ram_tb
# 
# Top level modules:
# 	fixed_convertof
# 	add_signed_2001
# 	add_carry_signed_final
# 	mult_signed_2001
# 	mult_signed_unsigned_2001
# 	math_tb
# 	single_clk_ram
# 	Mats
# 	ram_tb
# End time: 12:54:53 on Dec 18,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 12:54:53 on Dec 18,2016
# Loading work.ram_tb
