// Seed: 812085275
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  inout id_1;
  logic id_3 = 1;
  tri0  id_4;
  assign id_4[1+1'd0] = 1'b0;
endmodule
