
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -2497 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source Z:/P/ise/TrafficLight/ise/pa.fromNetlist.tcl
# create_project -name TrafficLight -dir "Z:/P/ise/TrafficLight/ise/planAhead_run_2" -part xc3s50antqg144-4
# set_property design_mode GateLvl [get_property srcset [current_run -impl]]
# set_property edif_top_file "Z:/P/ise/TrafficLight/ise/top.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {Z:/P/ise/TrafficLight/ise} }
# set_param project.pinAheadLayout  yes
# set_property target_constrs_file "Z:/P/ise/TrafficLight/src/pin.ucf" [current_fileset -constrset]
Adding file 'Z:/P/ise/TrafficLight/src/pin.ucf' to fileset 'constrs_1'
# add_files [list {Z:/P/ise/TrafficLight/src/pin.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc3s50antqg144-4
Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Release 14.7 - ngc2edif P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design top.ngc ...
WARNING:NetListWriters:298 - No output is written to top.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus c1/Mcompar_div_clk_cmp_le0000_lut<20 :
   0> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus c1/Mcompar_div_clk_cnt_cmp_lt0000_lut<21
   : 0> on block top is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus seg1/cnt_mux0000<29 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus seg1/data_mux0000<5 : 0> on block top is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file top.edif ...
ngc2edif: Total memory usage is 44924 kilobytes

Parsing EDIF File [./planAhead_run_2/TrafficLight.data/cache/top_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_2/TrafficLight.data/cache/top_ngc_zx.edif]
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s50an/tqg144/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [Z:/P/ise/TrafficLight/src/pin.ucf]
Finished Parsing UCF File [Z:/P/ise/TrafficLight/src/pin.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 22478836
link_design: Time (s): elapsed = 00:00:08 . Memory (MB): peak = 523.230 ; gain = 61.848
startgroup
set_property package_pin P57 [get_ports clk]
endgroup
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Nov 02 04:22:59 2023...
INFO: [Common 17-83] Releasing license: PlanAhead
