============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.22-s017_1
  Generated on:           Feb 27 2023  04:24:47 pm
  Module:                 pp_tree16x64
  Operating conditions:   PVT_1P1V_0C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (43 ps) Late External Delay Assertion at pin SUM[63]
          Group: I2O
     Startpoint: (R) P1[62]
          Clock: (R) VCLK
       Endpoint: (R) SUM[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     591                  
             Slack:=      43                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_65_1 
  output_delay             133             counter.sdc_line_14      

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[62]         (u)     -       R     (arrival)              4  4.4     0     0     533    (-,-) 
  g19292/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g19293/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     569    (-,-) 
  g18212/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     585    (-,-) 
  g18213/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     607    (-,-) 
  g17627/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g17628/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     643    (-,-) 
  g15781/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     659    (-,-) 
  g15782/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     681    (-,-) 
  g14506/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     698    (-,-) 
  g14507/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     717    (-,-) 
  g14200/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     733    (-,-) 
  g14201/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     755    (-,-) 
  g13621/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     772    (-,-) 
  g13622/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     791    (-,-) 
  g13278/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     807    (-,-) 
  g13279/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     829    (-,-) 
  g6109/z        (u)     in_0->z F     unmapped_or2           1  1.0     0    16     846    (-,-) 
  g12459/z       (u)     in_0->z R     unmapped_nand2         1  1.1     0    16     862    (-,-) 
  g12157/z       (u)     in_0->z F     unmapped_nand2         2  2.0     0    19     881    (-,-) 
  g12041/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     898    (-,-) 
  g12042/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     916    (-,-) 
  g11713/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     933    (-,-) 
  g11714/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     952    (-,-) 
  g11532/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     968    (-,-) 
  g11533/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     987    (-,-) 
  g11494/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1004    (-,-) 
  g11495/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19    1023    (-,-) 
  g11441/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1039    (-,-) 
  g11442/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21    1060    (-,-) 
  g11438/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16    1076    (-,-) 
  g11439/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1095    (-,-) 
  g11433/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1112    (-,-) 
  g11434/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1124    (-,-) 
  SUM[63]        -       -       R     (port)                 -    -     -     0    1124    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (78 ps) Late External Delay Assertion at pin CARRY[63]
          Group: I2O
     Startpoint: (R) P1[62]
          Clock: (R) VCLK
       Endpoint: (R) CARRY[63]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     555                  
             Slack:=      78                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_65_1   
  output_delay             133             counter.sdc_line_14_2365_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[62]         (u)     -       R     (arrival)              4  4.4     0     0     533    (-,-) 
  g19292/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     550    (-,-) 
  g19293/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     569    (-,-) 
  g18212/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     585    (-,-) 
  g18213/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     607    (-,-) 
  g17627/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     624    (-,-) 
  g17628/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     643    (-,-) 
  g15781/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     659    (-,-) 
  g15782/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     681    (-,-) 
  g14506/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     698    (-,-) 
  g14507/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     717    (-,-) 
  g14200/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     733    (-,-) 
  g14201/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     755    (-,-) 
  g13621/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     772    (-,-) 
  g13622/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     791    (-,-) 
  g13278/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     807    (-,-) 
  g13279/z       (u)     in_1->z F     unmapped_nand2         4  4.0     0    22     829    (-,-) 
  g6109/z        (u)     in_0->z F     unmapped_or2           1  1.0     0    16     846    (-,-) 
  g12459/z       (u)     in_0->z R     unmapped_nand2         1  1.1     0    16     862    (-,-) 
  g12157/z       (u)     in_0->z F     unmapped_nand2         2  2.0     0    19     881    (-,-) 
  g12041/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     898    (-,-) 
  g12042/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19     916    (-,-) 
  g11713/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     933    (-,-) 
  g11714/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     952    (-,-) 
  g11532/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     968    (-,-) 
  g11533/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     987    (-,-) 
  g11494/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1004    (-,-) 
  g11495/z       (u)     in_1->z R     unmapped_nand2         2  2.2     0    19    1023    (-,-) 
  g11441/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1039    (-,-) 
  g11442/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21    1060    (-,-) 
  g11436/z       (u)     in_1->z F     unmapped_nand2         1  1.0     0    16    1076    (-,-) 
  g11435/z       (u)     in_0->z R     unmapped_nand2         1  0.0     0    12    1089    (-,-) 
  CARRY[63]      -       -       R     (port)                 -    -     -     0    1089    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (125 ps) Late External Delay Assertion at pin SUM[8]
          Group: I2O
     Startpoint: (F) P1[8]
          Clock: (R) VCLK
       Endpoint: (R) SUM[8]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     508                  
             Slack:=     125                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_119_1  
  output_delay             133             counter.sdc_line_14_2356_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[8]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19870/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19871/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18797/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18798/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17055/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17056/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16445/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16446/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15101/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15102/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14898/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14899/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g14443/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g14444/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13825/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13826/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g12824/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g12825/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12585/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12586/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     903    (-,-) 
  g12419/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     920    (-,-) 
  g12420/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     939    (-,-) 
  g12143/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     955    (-,-) 
  g12144/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     977    (-,-) 
  g11742/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     994    (-,-) 
  g11743/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1013    (-,-) 
  g11701/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1029    (-,-) 
  g11702/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1041    (-,-) 
  SUM[8]         -       -       R     (port)                 -    -     -     0    1041    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (125 ps) Late External Delay Assertion at pin SUM[9]
          Group: I2O
     Startpoint: (F) P1[9]
          Clock: (R) VCLK
       Endpoint: (R) SUM[9]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     508                  
             Slack:=     125                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_118_1  
  output_delay             133             counter.sdc_line_14_2355_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[9]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19861/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19862/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18779/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18780/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17078/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17079/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16491/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16492/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15123/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15124/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14923/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14924/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g14436/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g14437/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13817/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13818/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g13199/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g13200/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12812/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12813/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     903    (-,-) 
  g12564/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     920    (-,-) 
  g12565/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     939    (-,-) 
  g12099/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     955    (-,-) 
  g12100/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     977    (-,-) 
  g11764/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     994    (-,-) 
  g11765/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1013    (-,-) 
  g11673/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1029    (-,-) 
  g11674/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1041    (-,-) 
  SUM[9]         -       -       R     (port)                 -    -     -     0    1041    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (125 ps) Late External Delay Assertion at pin SUM[10]
          Group: I2O
     Startpoint: (F) P1[10]
          Clock: (R) VCLK
       Endpoint: (R) SUM[10]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     508                  
             Slack:=     125                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_117_1  
  output_delay             133             counter.sdc_line_14_2354_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[10]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19849/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19850/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18757/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18758/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17096/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17097/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16539/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16540/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15139/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15140/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14558/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14559/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g14430/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g14431/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13810/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13811/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g13178/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g13179/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12842/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12843/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     903    (-,-) 
  g12622/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     920    (-,-) 
  g12623/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     939    (-,-) 
  g12519/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     955    (-,-) 
  g12520/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     977    (-,-) 
  g11859/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     994    (-,-) 
  g11860/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1013    (-,-) 
  g11677/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1029    (-,-) 
  g11678/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1041    (-,-) 
  SUM[10]        -       -       R     (port)                 -    -     -     0    1041    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (125 ps) Late External Delay Assertion at pin SUM[12]
          Group: I2O
     Startpoint: (F) P1[12]
          Clock: (R) VCLK
       Endpoint: (R) SUM[12]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     508                  
             Slack:=     125                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_115_1  
  output_delay             133             counter.sdc_line_14_2352_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[12]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19829/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19830/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18715/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18716/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17142/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17143/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16637/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16638/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15160/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15161/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14864/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14865/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g14411/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g14412/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13793/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13794/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g12881/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g12882/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12683/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12684/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     903    (-,-) 
  g12361/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     920    (-,-) 
  g12362/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     939    (-,-) 
  g12078/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     955    (-,-) 
  g12079/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     977    (-,-) 
  g12045/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     994    (-,-) 
  g12046/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1013    (-,-) 
  g11797/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1029    (-,-) 
  g11798/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1041    (-,-) 
  SUM[12]        -       -       R     (port)                 -    -     -     0    1041    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (125 ps) Late External Delay Assertion at pin SUM[14]
          Group: I2O
     Startpoint: (F) P1[14]
          Clock: (R) VCLK
       Endpoint: (R) SUM[14]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     508                  
             Slack:=     125                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_113_1  
  output_delay             133             counter.sdc_line_14_2350_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[14]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19806/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19807/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18669/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18670/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17183/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17184/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15730/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15731/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15203/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15204/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14786/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14787/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g14394/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g14395/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13781/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13782/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g13110/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g13111/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12918/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12919/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     903    (-,-) 
  g12738/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     920    (-,-) 
  g12739/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     939    (-,-) 
  g12490/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     955    (-,-) 
  g12491/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     977    (-,-) 
  g11837/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     994    (-,-) 
  g11838/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1013    (-,-) 
  g11633/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1029    (-,-) 
  g11634/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1041    (-,-) 
  SUM[14]        -       -       R     (port)                 -    -     -     0    1041    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (125 ps) Late External Delay Assertion at pin SUM[19]
          Group: I2O
     Startpoint: (F) P1[19]
          Clock: (R) VCLK
       Endpoint: (R) SUM[19]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     508                  
             Slack:=     125                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_108_1  
  output_delay             133             counter.sdc_line_14_2345_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[19]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19753/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19754/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18565/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18566/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17288/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17289/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16043/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16044/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g14721/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g14722/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14353/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14354/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g13740/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g13741/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13304/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13305/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g13001/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g13002/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12678/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12679/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     903    (-,-) 
  g12298/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     920    (-,-) 
  g12299/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     939    (-,-) 
  g12139/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     955    (-,-) 
  g12140/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     977    (-,-) 
  g11873/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     994    (-,-) 
  g11874/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1013    (-,-) 
  g11593/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1029    (-,-) 
  g11594/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1041    (-,-) 
  SUM[19]        -       -       R     (port)                 -    -     -     0    1041    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (125 ps) Late External Delay Assertion at pin SUM[23]
          Group: I2O
     Startpoint: (F) P1[23]
          Clock: (R) VCLK
       Endpoint: (R) SUM[23]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     508                  
             Slack:=     125                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_104_1  
  output_delay             133             counter.sdc_line_14_2341_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[23]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19710/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19711/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18477/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18478/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17373/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17374/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16303/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16304/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15352/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15353/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14601/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14602/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g14074/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g14075/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13933/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13934/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g12986/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g12987/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12629/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12630/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     903    (-,-) 
  g12477/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     920    (-,-) 
  g12478/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     939    (-,-) 
  g12181/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     955    (-,-) 
  g12182/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     977    (-,-) 
  g11684/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     994    (-,-) 
  g11685/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1013    (-,-) 
  g11474/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1029    (-,-) 
  g11475/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1041    (-,-) 
  SUM[23]        -       -       R     (port)                 -    -     -     0    1041    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (125 ps) Late External Delay Assertion at pin SUM[24]
          Group: I2O
     Startpoint: (F) P1[24]
          Clock: (R) VCLK
       Endpoint: (R) SUM[24]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     508                  
             Slack:=     125                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_103_1  
  output_delay             133             counter.sdc_line_14_2340_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[24]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19701/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19702/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18457/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18458/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17396/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17397/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16360/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16361/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15365/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15366/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14937/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14938/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g14059/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g14060/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13940/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13941/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g13067/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g13068/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12961/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12962/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     903    (-,-) 
  g12705/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     920    (-,-) 
  g12706/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     939    (-,-) 
  g12188/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     955    (-,-) 
  g12189/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     977    (-,-) 
  g11820/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     994    (-,-) 
  g11821/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1013    (-,-) 
  g11611/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1029    (-,-) 
  g11612/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1041    (-,-) 
  SUM[24]        -       -       R     (port)                 -    -     -     0    1041    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (125 ps) Late External Delay Assertion at pin SUM[25]
          Group: I2O
     Startpoint: (F) P1[25]
          Clock: (R) VCLK
       Endpoint: (R) SUM[25]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     508                  
             Slack:=     125                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_102_1  
  output_delay             133             counter.sdc_line_14_2339_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[25]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19689/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19690/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18437/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18438/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17416/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17417/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16418/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16419/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15360/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15361/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14817/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14818/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g14051/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g14052/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13949/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13950/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g13081/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g13082/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12934/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12935/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     903    (-,-) 
  g12796/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     920    (-,-) 
  g12797/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     939    (-,-) 
  g12470/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     955    (-,-) 
  g12471/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     977    (-,-) 
  g11785/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     994    (-,-) 
  g11786/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1013    (-,-) 
  g11537/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1029    (-,-) 
  g11538/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1041    (-,-) 
  SUM[25]        -       -       R     (port)                 -    -     -     0    1041    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (125 ps) Late External Delay Assertion at pin SUM[26]
          Group: I2O
     Startpoint: (F) P1[26]
          Clock: (R) VCLK
       Endpoint: (R) SUM[26]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     508                  
             Slack:=     125                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_101_1  
  output_delay             133             counter.sdc_line_14_2338_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[26]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19678/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19679/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18413/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18414/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17437/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17438/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16488/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16489/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15346/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15347/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14701/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14702/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g14044/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g14045/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13956/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13957/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g13098/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g13099/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12915/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12916/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     903    (-,-) 
  g12667/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     920    (-,-) 
  g12668/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     939    (-,-) 
  g12408/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     955    (-,-) 
  g12409/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     977    (-,-) 
  g11986/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     994    (-,-) 
  g11987/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1013    (-,-) 
  g11708/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1029    (-,-) 
  g11709/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1041    (-,-) 
  SUM[26]        -       -       R     (port)                 -    -     -     0    1041    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (125 ps) Late External Delay Assertion at pin SUM[29]
          Group: I2O
     Startpoint: (F) P1[29]
          Clock: (R) VCLK
       Endpoint: (R) SUM[29]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     508                  
             Slack:=     125                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_98_1   
  output_delay             133             counter.sdc_line_14_2335_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[29]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19646/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19647/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18346/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18347/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17507/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17508/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16674/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16675/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15310/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15311/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14840/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14841/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g14013/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g14014/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13986/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13987/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g12857/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g12858/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12702/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12703/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     903    (-,-) 
  g12513/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     920    (-,-) 
  g12514/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     939    (-,-) 
  g12236/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     955    (-,-) 
  g12237/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     977    (-,-) 
  g11974/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     994    (-,-) 
  g11975/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1013    (-,-) 
  g11815/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1029    (-,-) 
  g11816/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1041    (-,-) 
  SUM[29]        -       -       R     (port)                 -    -     -     0    1041    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (125 ps) Late External Delay Assertion at pin SUM[33]
          Group: I2O
     Startpoint: (F) P1[33]
          Clock: (R) VCLK
       Endpoint: (R) SUM[33]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     508                  
             Slack:=     125                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_94_1   
  output_delay             133             counter.sdc_line_14_2331_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[33]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19603/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19604/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18255/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18256/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17592/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17593/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15967/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15968/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15257/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15258/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14929/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14930/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g14005/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g14006/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13977/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13978/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g12809/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g12810/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12760/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12761/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     903    (-,-) 
  g12522/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     920    (-,-) 
  g12523/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     939    (-,-) 
  g12254/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     955    (-,-) 
  g12255/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     977    (-,-) 
  g11655/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     994    (-,-) 
  g11656/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1013    (-,-) 
  g11447/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1029    (-,-) 
  g11448/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1041    (-,-) 
  SUM[33]        -       -       R     (port)                 -    -     -     0    1041    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (125 ps) Late External Delay Assertion at pin SUM[62]
          Group: I2O
     Startpoint: (F) P1[62]
          Clock: (R) VCLK
       Endpoint: (R) SUM[62]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     508                  
             Slack:=     125                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_65_1   
  output_delay             133             counter.sdc_line_14_2302_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[62]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19292/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19293/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18212/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18213/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17627/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17628/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15781/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15782/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g14506/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g14507/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14200/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14201/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g13621/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g13622/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13278/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13279/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g12625/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g12626/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12487/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12488/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     903    (-,-) 
  g12093/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     920    (-,-) 
  g12094/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     939    (-,-) 
  g12063/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     955    (-,-) 
  g12064/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     977    (-,-) 
  g11910/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     994    (-,-) 
  g11911/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1013    (-,-) 
  g11553/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1029    (-,-) 
  g11554/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1041    (-,-) 
  SUM[62]        -       -       R     (port)                 -    -     -     0    1041    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (127 ps) Late External Delay Assertion at pin SUM[6]
          Group: I2O
     Startpoint: (F) P1[6]
          Clock: (R) VCLK
       Endpoint: (R) SUM[6]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_121_1  
  output_delay             133             counter.sdc_line_14_2358_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[6]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19893/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19894/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18843/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18844/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17922/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17923/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16345/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16346/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15079/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15080/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14994/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14995/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14462/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14463/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13839/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13840/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12975/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12976/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12581/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12582/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12535/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12536/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12090/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12091/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11752/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11753/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11509/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11510/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[6]         -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (127 ps) Late External Delay Assertion at pin SUM[7]
          Group: I2O
     Startpoint: (F) P1[7]
          Clock: (R) VCLK
       Endpoint: (R) SUM[7]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_120_1  
  output_delay             133             counter.sdc_line_14_2357_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[7]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19881/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19882/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18821/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18822/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17032/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17033/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16393/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16394/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15091/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15092/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14914/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14915/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14454/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14455/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13832/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13833/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12836/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12837/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12606/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12607/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12451/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12452/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12116/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12117/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11893/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11894/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11563/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11564/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[7]         -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (127 ps) Late External Delay Assertion at pin SUM[11]
          Group: I2O
     Startpoint: (F) P1[11]
          Clock: (R) VCLK
       Endpoint: (R) SUM[11]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_116_1  
  output_delay             133             counter.sdc_line_14_2353_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[11]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19838/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19839/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18733/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18734/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17119/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17120/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16591/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16592/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15148/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15149/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14677/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14678/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14422/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14423/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13804/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13805/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g13153/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g13154/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12867/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12868/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12659/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12660/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12322/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12323/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g12048/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g12049/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11899/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11900/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[11]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (127 ps) Late External Delay Assertion at pin SUM[13]
          Group: I2O
     Startpoint: (F) P1[13]
          Clock: (R) VCLK
       Endpoint: (R) SUM[13]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_114_1  
  output_delay             133             counter.sdc_line_14_2351_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[13]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19817/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19818/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18693/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18694/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17160/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17161/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16685/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16686/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15370/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15371/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14586/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14587/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g14401/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g14402/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13787/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13788/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g13126/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g13127/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12896/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12897/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g12720/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12721/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12439/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12440/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11896/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11897/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11575/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11576/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[13]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (127 ps) Late External Delay Assertion at pin SUM[15]
          Group: I2O
     Startpoint: (F) P1[15]
          Clock: (R) VCLK
       Endpoint: (R) SUM[15]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_112_1  
  output_delay             133             counter.sdc_line_14_2349_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[15]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19797/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19798/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18651/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18652/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17206/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17207/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15786/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15787/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15217/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15218/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14571/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14572/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14386/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14387/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13774/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13775/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g13089/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g13090/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12938/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12939/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12764/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12765/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12532/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12533/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g12032/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g12033/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11705/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11706/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[15]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (127 ps) Late External Delay Assertion at pin SUM[16]
          Group: I2O
     Startpoint: (F) P1[16]
          Clock: (R) VCLK
       Endpoint: (R) SUM[16]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_111_1  
  output_delay             133             counter.sdc_line_14_2348_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[16]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19785/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19786/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18629/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18630/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17224/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17225/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15848/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15849/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15232/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15233/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14821/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14822/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14375/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14376/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13764/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13765/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12951/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12952/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12793/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12794/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12348/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12349/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12108/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12109/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g12025/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g12026/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11848/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11849/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[16]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (127 ps) Late External Delay Assertion at pin SUM[17]
          Group: I2O
     Startpoint: (F) P1[17]
          Clock: (R) VCLK
       Endpoint: (R) SUM[17]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_110_1  
  output_delay             133             counter.sdc_line_14_2347_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[17]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19774/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19775/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18605/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18606/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17247/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17248/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15921/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15922/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15243/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15244/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14620/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14621/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g14369/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g14370/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13750/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13751/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g12971/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g12972/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12598/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12599/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g12434/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12435/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12123/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12124/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11791/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11792/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11663/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11664/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[17]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (127 ps) Late External Delay Assertion at pin SUM[20]
          Group: I2O
     Startpoint: (F) P1[20]
          Clock: (R) VCLK
       Endpoint: (R) SUM[20]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_107_1  
  output_delay             133             counter.sdc_line_14_2344_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[20]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19742/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19743/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18541/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18542/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17309/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17310/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16112/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16113/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15300/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15301/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14568/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14569/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14113/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14114/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13285/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13286/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g13023/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g13024/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12717/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12718/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12398/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12399/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12154/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12155/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11808/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11809/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11519/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11520/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[20]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (127 ps) Late External Delay Assertion at pin SUM[21]
          Group: I2O
     Startpoint: (F) P1[21]
          Clock: (R) VCLK
       Endpoint: (R) SUM[21]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_106_1  
  output_delay             133             counter.sdc_line_14_2343_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[21]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19733/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19734/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18521/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18522/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17332/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17333/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16182/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16183/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15325/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15326/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14881/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14882/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14097/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14098/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13917/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13918/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12751/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12752/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12481/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12482/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12159/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12160/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12036/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12037/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11748/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11749/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11642/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11643/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[21]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (127 ps) Late External Delay Assertion at pin SUM[22]
          Group: I2O
     Startpoint: (F) P1[22]
          Clock: (R) VCLK
       Endpoint: (R) SUM[22]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_105_1  
  output_delay             133             counter.sdc_line_14_2342_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[22]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19721/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19722/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18501/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18502/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17352/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17353/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16239/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16240/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15342/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15343/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14731/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14732/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14082/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14083/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13929/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13930/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g13010/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g13011/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12567/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12568/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12380/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12381/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12029/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12030/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11570/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11571/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11477/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11478/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[22]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (127 ps) Late External Delay Assertion at pin SUM[27]
          Group: I2O
     Startpoint: (F) P1[27]
          Clock: (R) VCLK
       Endpoint: (R) SUM[27]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_100_1  
  output_delay             133             counter.sdc_line_14_2337_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[27]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19667/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19668/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18385/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18386/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17464/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17465/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16557/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16558/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15337/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15338/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14575/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14576/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g14033/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g14034/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13965/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13966/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g13114/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g13115/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12901/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12902/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g12778/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12779/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12493/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12494/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11981/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11982/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11885/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11886/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[27]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (127 ps) Late External Delay Assertion at pin SUM[28]
          Group: I2O
     Startpoint: (F) P1[28]
          Clock: (R) VCLK
       Endpoint: (R) SUM[28]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_99_1   
  output_delay             133             counter.sdc_line_14_2336_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[28]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19658/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19659/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18366/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18367/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17487/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17488/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16616/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16617/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15314/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15315/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14941/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14942/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14025/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14026/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13974/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13975/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g13133/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g13134/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12886/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12887/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12745/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12746/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12445/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12446/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11855/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11856/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11529/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11530/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[28]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (127 ps) Late External Delay Assertion at pin SUM[30]
          Group: I2O
     Startpoint: (F) P1[30]
          Clock: (R) VCLK
       Endpoint: (R) SUM[30]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_97_1   
  output_delay             133             counter.sdc_line_14_2334_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[30]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19635/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19636/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18319/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18320/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17528/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17529/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15735/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15736/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15297/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15298/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14741/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14742/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14002/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14003/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13894/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13895/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g13172/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g13173/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12845/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12846/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12613/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12614/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12249/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12250/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11775/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11776/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11606/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11607/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[30]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (127 ps) Late External Delay Assertion at pin SUM[31]
          Group: I2O
     Startpoint: (F) P1[31]
          Clock: (R) VCLK
       Endpoint: (R) SUM[31]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_96_1   
  output_delay             133             counter.sdc_line_14_2333_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[31]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19626/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19627/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18300/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18301/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17551/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17552/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15806/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15807/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15287/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15288/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14649/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14650/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g13993/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g13994/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13652/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13653/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12821/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12822/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12790/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12791/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12351/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12352/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12277/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12278/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11727/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11728/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11541/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11542/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[31]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (127 ps) Late External Delay Assertion at pin SUM[34]
          Group: I2O
     Startpoint: (F) P1[34]
          Clock: (R) VCLK
       Endpoint: (R) SUM[34]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_93_1   
  output_delay             133             counter.sdc_line_14_2330_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[34]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19594/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19595/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18239/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18240/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17615/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17616/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16048/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16049/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15247/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15248/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14824/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14825/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14010/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14011/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13968/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13969/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g13189/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g13190/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12827/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12828/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12775/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12776/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12424/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12425/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11870/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11871/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11600/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11601/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[34]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (127 ps) Late External Delay Assertion at pin SUM[36]
          Group: I2O
     Startpoint: (F) P1[36]
          Clock: (R) VCLK
       Endpoint: (R) SUM[36]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_91_1   
  output_delay             133             counter.sdc_line_14_2328_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[36]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19571/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19572/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18193/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18194/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     606    (-,-) 
  g17656/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     622    (-,-) 
  g17657/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     641    (-,-) 
  g16215/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     658    (-,-) 
  g16216/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     680    (-,-) 
  g14669/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     696    (-,-) 
  g14670/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     715    (-,-) 
  g14028/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     732    (-,-) 
  g14029/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     754    (-,-) 
  g13959/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g13960/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13245/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13246/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12850/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12851/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12557/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12558/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12448/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12449/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12227/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12228/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11802/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11803/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11698/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11699/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[36]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (127 ps) Late External Delay Assertion at pin SUM[38]
          Group: I2O
     Startpoint: (F) P1[38]
          Clock: (R) VCLK
       Endpoint: (R) SUM[38]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_89_1   
  output_delay             133             counter.sdc_line_14_2326_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[38]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19550/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19551/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18152/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18153/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17699/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17700/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16356/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16357/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g14991/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g14992/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14048/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14049/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g13937/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g13938/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13393/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13394/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12767/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12768/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12473/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12474/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12215/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12216/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12003/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12004/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11630/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11631/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11444/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11445/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[38]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (127 ps) Late External Delay Assertion at pin SUM[39]
          Group: I2O
     Startpoint: (F) P1[39]
          Clock: (R) VCLK
       Endpoint: (R) SUM[39]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_88_1   
  output_delay             133             counter.sdc_line_14_2325_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[39]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19539/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19540/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18129/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18130/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17720/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17721/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16441/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16442/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15195/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15196/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14910/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14911/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14062/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14063/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13210/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13211/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12645/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12646/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12503/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12504/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12212/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12213/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12008/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12009/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11597/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11598/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11450/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11451/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[39]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (127 ps) Late External Delay Assertion at pin SUM[40]
          Group: I2O
     Startpoint: (F) P1[40]
          Clock: (R) VCLK
       Endpoint: (R) SUM[40]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_87_1   
  output_delay             133             counter.sdc_line_14_2324_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[40]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19530/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19531/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18111/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18112/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17743/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17744/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16516/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16517/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15182/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15183/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14833/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14834/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14070/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14071/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13926/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13927/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12784/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12785/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12528/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12529/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12206/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12207/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12013/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12014/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11548/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11549/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11453/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11454/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[40]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (127 ps) Late External Delay Assertion at pin SUM[41]
          Group: I2O
     Startpoint: (F) P1[41]
          Clock: (R) VCLK
       Endpoint: (R) SUM[41]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_86_1   
  output_delay             133             counter.sdc_line_14_2323_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[41]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19516/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19517/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18085/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18086/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17767/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17768/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16598/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16599/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15174/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15175/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14773/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14774/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14077/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14078/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13914/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13915/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12911/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12912/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12713/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12714/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12345/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12346/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12017/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12018/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11503/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11504/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11456/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11457/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[41]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (127 ps) Late External Delay Assertion at pin SUM[42]
          Group: I2O
     Startpoint: (F) P1[42]
          Clock: (R) VCLK
       Endpoint: (R) SUM[42]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_85_1   
  output_delay             133             counter.sdc_line_14_2322_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[42]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19507/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19508/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18065/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18066/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17790/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17791/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16664/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16665/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15167/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15168/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14692/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14693/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14085/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14086/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13911/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13912/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12922/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12923/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12639/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12640/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12442/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12443/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12198/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12199/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11680/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11681/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11459/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11460/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[42]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (127 ps) Late External Delay Assertion at pin SUM[43]
          Group: I2O
     Startpoint: (F) P1[43]
          Clock: (R) VCLK
       Endpoint: (R) SUM[43]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_84_1   
  output_delay             133             counter.sdc_line_14_2321_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[43]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19495/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19496/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18045/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18046/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17808/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17809/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15743/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15744/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15157/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15158/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14623/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14624/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14093/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14094/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13908/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13909/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12931/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12932/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12538/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12539/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12525/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12526/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12193/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12194/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11851/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11852/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11650/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11651/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[43]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (127 ps) Late External Delay Assertion at pin SUM[44]
          Group: I2O
     Startpoint: (F) P1[44]
          Clock: (R) VCLK
       Endpoint: (R) SUM[44]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_83_1   
  output_delay             133             counter.sdc_line_14_2320_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[44]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19484/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19485/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18021/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18022/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17831/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17832/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15841/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15842/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15145/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15146/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14548/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14549/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14100/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14101/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13900/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13901/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12948/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12949/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12741/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12742/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12415/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12416/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12185/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12186/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11829/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11830/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11618/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11619/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[44]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (127 ps) Late External Delay Assertion at pin SUM[45]
          Group: I2O
     Startpoint: (F) P1[45]
          Clock: (R) VCLK
       Endpoint: (R) SUM[45]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_82_1   
  output_delay             133             counter.sdc_line_14_2319_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[45]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19475/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19476/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18001/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18002/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17854/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17855/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15939/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15940/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15131/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15132/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14976/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14977/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14105/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14106/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13897/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13898/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12964/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12965/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12686/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12687/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12316/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12317/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12178/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12179/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11805/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11806/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11583/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11584/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[45]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (127 ps) Late External Delay Assertion at pin SUM[47]
          Group: I2O
     Startpoint: (F) P1[47]
          Clock: (R) VCLK
       Endpoint: (R) SUM[47]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_80_1   
  output_delay             133             counter.sdc_line_14_2317_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[47]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19452/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19453/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17957/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17958/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17895/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17896/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16148/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16149/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15107/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15108/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14846/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14847/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14118/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14119/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13881/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13882/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g13004/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g13005/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12591/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12592/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12376/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12377/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12167/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12168/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11512/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11513/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11462/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11463/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[47]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (127 ps) Late External Delay Assertion at pin SUM[49]
          Group: I2O
     Startpoint: (F) P1[49]
          Clock: (R) VCLK
       Endpoint: (R) SUM[49]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_78_1   
  output_delay             133             counter.sdc_line_14_2315_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[49]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19431/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19432/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17933/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17934/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17908/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17909/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16331/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16332/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15082/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15083/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14728/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14729/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14130/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14131/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13858/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13859/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g13034/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g13035/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12754/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12755/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12457/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12458/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12150/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12151/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11670/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11671/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11465/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11466/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[49]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (127 ps) Late External Delay Assertion at pin SUM[50]
          Group: I2O
     Startpoint: (F) P1[50]
          Clock: (R) VCLK
       Endpoint: (R) SUM[50]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_77_1   
  output_delay             133             counter.sdc_line_14_2314_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[50]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19420/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19421/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17954/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17955/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17884/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17885/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16429/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16430/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15068/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15069/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14663/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14664/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14134/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14135/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13760/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13761/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g13027/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g13028/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12725/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12726/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12389/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12390/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12146/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12147/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11903/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11904/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11637/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11638/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[50]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (127 ps) Late External Delay Assertion at pin SUM[51]
          Group: I2O
     Startpoint: (F) P1[51]
          Clock: (R) VCLK
       Endpoint: (R) SUM[51]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_76_1   
  output_delay             133             counter.sdc_line_14_2313_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[51]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19411/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19412/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17974/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17975/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17864/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17865/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16520/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16521/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15061/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15062/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14604/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14605/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14139/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14140/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13737/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13738/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g13013/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g13014/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12691/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12692/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12302/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12303/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12135/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12136/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11890/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11891/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11614/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11615/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[51]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (127 ps) Late External Delay Assertion at pin SUM[52]
          Group: I2O
     Startpoint: (F) P1[52]
          Clock: (R) VCLK
       Endpoint: (R) SUM[52]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_75_1   
  output_delay             133             counter.sdc_line_14_2312_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[52]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19399/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19400/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g17997/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g17998/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17844/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17845/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16609/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16610/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15044/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15045/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14536/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14537/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14144/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14145/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13733/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13734/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12994/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12995/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12654/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12655/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12484/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12485/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12127/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12128/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11879/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11880/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11588/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11589/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[52]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (127 ps) Late External Delay Assertion at pin SUM[53]
          Group: I2O
     Startpoint: (F) P1[53]
          Clock: (R) VCLK
       Endpoint: (R) SUM[53]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_74_1   
  output_delay             133             counter.sdc_line_14_2311_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[53]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19388/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19389/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18018/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18019/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17820/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17821/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16710/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16711/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15027/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15028/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14973/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14974/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14151/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14152/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13718/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13719/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12980/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12981/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12618/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12619/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12431/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12432/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12112/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12113/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11867/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11868/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11556/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11557/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[53]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (127 ps) Late External Delay Assertion at pin SUM[54]
          Group: I2O
     Startpoint: (F) P1[54]
          Clock: (R) VCLK
       Endpoint: (R) SUM[54]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_73_1   
  output_delay             133             counter.sdc_line_14_2310_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[54]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19379/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19380/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18038/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18039/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17800/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17801/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g15815/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g15816/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15010/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15011/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14917/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14918/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14156/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14157/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13714/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13715/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12967/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12968/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12588/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12589/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12383/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12384/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12096/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12097/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11845/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11846/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11522/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11523/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[54]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (127 ps) Late External Delay Assertion at pin SUM[56]
          Group: I2O
     Startpoint: (F) P1[56]
          Clock: (R) VCLK
       Endpoint: (R) SUM[56]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_71_1   
  output_delay             133             counter.sdc_line_14_2308_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[56]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19356/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19357/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18082/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18083/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17756/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17757/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16080/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16081/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15013/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15014/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14814/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14815/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14165/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14166/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13697/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13698/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12942/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12943/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12771/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12772/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12507/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12508/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12069/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12070/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11688/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11689/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11469/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11470/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[56]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (127 ps) Late External Delay Assertion at pin SUM[57]
          Group: I2O
     Startpoint: (F) P1[57]
          Clock: (R) VCLK
       Endpoint: (R) SUM[57]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_70_1   
  output_delay             133             counter.sdc_line_14_2307_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[57]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19347/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19348/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18102/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18103/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17733/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17734/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16196/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16197/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15031/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15032/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14763/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14764/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14173/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14174/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13693/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13694/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12928/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12929/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12748/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12749/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12463/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12464/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12072/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12073/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11794/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11795/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11667/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11668/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[57]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (127 ps) Late External Delay Assertion at pin SUM[58]
          Group: I2O
     Startpoint: (F) P1[58]
          Clock: (R) VCLK
       Endpoint: (R) SUM[58]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     507                  
             Slack:=     127                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_69_1   
  output_delay             133             counter.sdc_line_14_2306_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[58]         (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19335/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19336/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18125/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18126/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g17715/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g17716/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16313/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16314/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15049/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15050/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14714/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14715/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     754    (-,-) 
  g14177/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     770    (-,-) 
  g14178/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     789    (-,-) 
  g13685/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     806    (-,-) 
  g13686/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     828    (-,-) 
  g12908/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     844    (-,-) 
  g12909/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     863    (-,-) 
  g12728/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     880    (-,-) 
  g12729/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     902    (-,-) 
  g12412/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12413/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12075/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12076/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     976    (-,-) 
  g11771/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     992    (-,-) 
  g11772/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1011    (-,-) 
  g11645/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1028    (-,-) 
  g11646/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1040    (-,-) 
  SUM[58]        -       -       R     (port)                 -    -     -     0    1040    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (128 ps) Late External Delay Assertion at pin SUM[3]
          Group: I2O
     Startpoint: (F) P1[3]
          Clock: (R) VCLK
       Endpoint: (R) SUM[3]
          Clock: (R) VCLK

                     Capture       Launch     
        Clock Edge:+    1300            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1300            0     
                                              
      Output Delay:-     133                  
     Required Time:=    1167                  
      Launch Clock:-       0                  
       Input Delay:-     533                  
         Data Path:-     505                  
             Slack:=     128                  

Exceptions/Constraints:
  input_delay              533             counter.sdc_line_11_124_1  
  output_delay             133             counter.sdc_line_14_2361_1 

#-------------------------------------------------------------------------------------------------
# Timing Point   Flags    Arc    Edge       Cell         Fanout Load Trans Delay Arrival Instance 
#                                                               (fF)  (ps)  (ps)   (ps)  Location 
#-------------------------------------------------------------------------------------------------
  P1[3]          (u)     -       F     (arrival)              4  4.0     0     0     533    (-,-) 
  g19923/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     550    (-,-) 
  g19924/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     569    (-,-) 
  g18905/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     585    (-,-) 
  g18906/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     607    (-,-) 
  g16942/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     624    (-,-) 
  g16943/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     643    (-,-) 
  g16203/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     659    (-,-) 
  g16204/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     681    (-,-) 
  g15035/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     698    (-,-) 
  g15036/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     717    (-,-) 
  g14985/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     733    (-,-) 
  g14986/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     755    (-,-) 
  g14488/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     772    (-,-) 
  g14489/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     791    (-,-) 
  g13871/z       (u)     in_1->z F     unmapped_complex2      1  1.0     0    16     807    (-,-) 
  g13872/z       (u)     in_1->z R     unmapped_nand2         4  4.4     0    22     829    (-,-) 
  g13147/z       (u)     in_1->z R     unmapped_complex2      1  1.1     0    16     846    (-,-) 
  g13148/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     865    (-,-) 
  g12877/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     881    (-,-) 
  g12878/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     902    (-,-) 
  g12609/z       (u)     in_0->z R     unmapped_complex2      1  1.1     0    16     918    (-,-) 
  g12610/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19     937    (-,-) 
  g12500/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16     954    (-,-) 
  g12501/z       (u)     in_1->z R     unmapped_nand2         3  3.3     0    21     974    (-,-) 
  g12105/z       (u)     in_0->z R     unmapped_or2           1  1.1     0    16     991    (-,-) 
  g12106/z       (u)     in_1->z F     unmapped_nand2         2  2.0     0    19    1010    (-,-) 
  g12060/z       (u)     in_0->z F     unmapped_complex2      1  1.0     0    16    1026    (-,-) 
  g12061/z       (u)     in_1->z R     unmapped_nand2         1  0.0     0    12    1038    (-,-) 
  SUM[3]         -       -       R     (port)                 -    -     -     0    1038    (-,-) 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

