Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Apr 25 15:07:30 2021
| Host         : LAPTOP-E46NNAVE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: GEN_UART_RX/GEN_FIFO_A/r_FIFO_COUNT_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: GEN_UART_RX/GEN_FIFO_A/r_FIFO_COUNT_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: GEN_UART_RX/GEN_FIFO_A/r_FIFO_COUNT_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: GEN_UART_RX/GEN_FIFO_A/r_FIFO_COUNT_reg[3]/Q (HIGH)

 There are 44 register/latch pins with no clock driven by root clock pin: v_count_reg[24]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 84 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.218        0.000                      0                  279        0.105        0.000                      0                  279        3.750        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.218        0.000                      0                  279        0.105        0.000                      0                  279        3.750        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.218ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.218ns  (required time - arrival time)
  Source:                 v_count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.808ns  (logic 0.923ns (19.196%)  route 3.885ns (80.804%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.317ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.714     5.317    top_clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  v_count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  v_count_reg[24]/Q
                         net (fo=1, routed)           2.015     7.787    bs_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     7.883 r  bs_clk_BUFG_inst/O
                         net (fo=45, routed)          1.871     9.754    bs_clk_BUFG
    SLICE_X0Y81          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371    10.125 r  v_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.125    v_count_reg[24]_i_1_n_7
    SLICE_X0Y81          FDRE                                         r  v_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.595    15.018    top_clk_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  v_count_reg[24]/C
                         clock pessimism              0.299    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.062    15.343    v_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                         -10.125    
  -------------------------------------------------------------------
                         slack                                  5.218    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 GEN_UART_RX/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_UART_RX/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.224ns  (logic 1.314ns (31.108%)  route 2.910ns (68.892%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns = ( 15.006 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.707     5.309    GEN_UART_RX/top_clk_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  GEN_UART_RX/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 r  GEN_UART_RX/r_Clk_Count_reg[2]/Q
                         net (fo=6, routed)           0.885     6.613    GEN_UART_RX/r_Clk_Count_reg_n_0_[2]
    SLICE_X0Y110         LUT6 (Prop_lut6_I1_O)        0.299     6.912 f  GEN_UART_RX/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.452     7.364    GEN_UART_RX/r_SM_Main[2]_i_3_n_0
    SLICE_X1Y110         LUT3 (Prop_lut3_I0_O)        0.124     7.488 f  GEN_UART_RX/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.563     8.051    GEN_UART_RX/r_SM_Main[2]_i_2_n_0
    SLICE_X1Y112         LUT4 (Prop_lut4_I2_O)        0.118     8.169 r  GEN_UART_RX/r_SM_Main[0]_i_2/O
                         net (fo=10, routed)          0.674     8.844    GEN_UART_RX/p_0_in
    SLICE_X3Y113         LUT5 (Prop_lut5_I1_O)        0.354     9.198 r  GEN_UART_RX/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.336     9.533    GEN_UART_RX/r_Bit_Index[0]_i_1_n_0
    SLICE_X2Y113         FDRE                                         r  GEN_UART_RX/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.584    15.006    GEN_UART_RX/top_clk_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  GEN_UART_RX/r_Bit_Index_reg[0]/C
                         clock pessimism              0.275    15.281    
                         clock uncertainty           -0.035    15.246    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)       -0.239    15.007    GEN_UART_RX/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                          -9.533    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.577ns  (required time - arrival time)
  Source:                 GEN_UART_RX/r_Clk_Count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_UART_RX/r_Clk_Count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 1.320ns (30.034%)  route 3.075ns (69.966%))
  Logic Levels:           4  (LUT3=3 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.278ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.707     5.309    GEN_UART_RX/top_clk_IBUF_BUFG
    SLICE_X0Y109         FDRE                                         r  GEN_UART_RX/r_Clk_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y109         FDRE (Prop_fdre_C_Q)         0.419     5.728 f  GEN_UART_RX/r_Clk_Count_reg[2]/Q
                         net (fo=6, routed)           0.885     6.613    GEN_UART_RX/r_Clk_Count_reg_n_0_[2]
    SLICE_X0Y110         LUT6 (Prop_lut6_I1_O)        0.299     6.912 r  GEN_UART_RX/r_SM_Main[2]_i_3/O
                         net (fo=1, routed)           0.452     7.364    GEN_UART_RX/r_SM_Main[2]_i_3_n_0
    SLICE_X1Y110         LUT3 (Prop_lut3_I0_O)        0.124     7.488 r  GEN_UART_RX/r_SM_Main[2]_i_2/O
                         net (fo=6, routed)           0.761     8.249    GEN_UART_RX/r_SM_Main[2]_i_2_n_0
    SLICE_X2Y112         LUT3 (Prop_lut3_I0_O)        0.150     8.399 r  GEN_UART_RX/r_Clk_Count[9]_i_5/O
                         net (fo=10, routed)          0.977     9.376    GEN_UART_RX/r_Clk_Count[9]_i_5_n_0
    SLICE_X1Y109         LUT3 (Prop_lut3_I1_O)        0.328     9.704 r  GEN_UART_RX/r_Clk_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     9.704    GEN_UART_RX/r_Clk_Count[0]_i_1_n_0
    SLICE_X1Y109         FDRE                                         r  GEN_UART_RX/r_Clk_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.587    15.009    GEN_UART_RX/top_clk_IBUF_BUFG
    SLICE_X1Y109         FDRE                                         r  GEN_UART_RX/r_Clk_Count_reg[0]/C
                         clock pessimism              0.278    15.287    
                         clock uncertainty           -0.035    15.252    
    SLICE_X1Y109         FDRE (Setup_fdre_C_D)        0.029    15.281    GEN_UART_RX/r_Clk_Count_reg[0]
  -------------------------------------------------------------------
                         required time                         15.281    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  5.577    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 BCD_ALU/MULITPLY/Q_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/MULITPLY/P_temp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.014ns (24.540%)  route 3.118ns (75.460%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.703     5.305    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  BCD_ALU/MULITPLY/Q_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  BCD_ALU/MULITPLY/Q_temp_reg[7]/Q
                         net (fo=3, routed)           0.974     6.797    BCD_ALU/MULITPLY/Q_temp[7]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.124     6.921 f  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_5/O
                         net (fo=1, routed)           0.424     7.345    BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_5_n_0
    SLICE_X5Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_4/O
                         net (fo=1, routed)           0.622     8.091    BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.124     8.215 f  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_2/O
                         net (fo=4, routed)           0.599     8.814    BCD_ALU/MULITPLY/eqOp__14
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.124     8.938 r  BCD_ALU/MULITPLY/P_temp[0]_i_1/O
                         net (fo=16, routed)          0.499     9.437    BCD_ALU/MULITPLY/P_temp[0]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.585    15.007    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[0]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.043    BCD_ALU/MULITPLY/P_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 BCD_ALU/MULITPLY/Q_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/MULITPLY/P_temp_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.014ns (24.540%)  route 3.118ns (75.460%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.703     5.305    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  BCD_ALU/MULITPLY/Q_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  BCD_ALU/MULITPLY/Q_temp_reg[7]/Q
                         net (fo=3, routed)           0.974     6.797    BCD_ALU/MULITPLY/Q_temp[7]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.124     6.921 f  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_5/O
                         net (fo=1, routed)           0.424     7.345    BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_5_n_0
    SLICE_X5Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_4/O
                         net (fo=1, routed)           0.622     8.091    BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.124     8.215 f  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_2/O
                         net (fo=4, routed)           0.599     8.814    BCD_ALU/MULITPLY/eqOp__14
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.124     8.938 r  BCD_ALU/MULITPLY/P_temp[0]_i_1/O
                         net (fo=16, routed)          0.499     9.437    BCD_ALU/MULITPLY/P_temp[0]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.585    15.007    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[1]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.043    BCD_ALU/MULITPLY/P_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 BCD_ALU/MULITPLY/Q_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/MULITPLY/P_temp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.014ns (24.540%)  route 3.118ns (75.460%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.703     5.305    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  BCD_ALU/MULITPLY/Q_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  BCD_ALU/MULITPLY/Q_temp_reg[7]/Q
                         net (fo=3, routed)           0.974     6.797    BCD_ALU/MULITPLY/Q_temp[7]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.124     6.921 f  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_5/O
                         net (fo=1, routed)           0.424     7.345    BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_5_n_0
    SLICE_X5Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_4/O
                         net (fo=1, routed)           0.622     8.091    BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.124     8.215 f  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_2/O
                         net (fo=4, routed)           0.599     8.814    BCD_ALU/MULITPLY/eqOp__14
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.124     8.938 r  BCD_ALU/MULITPLY/P_temp[0]_i_1/O
                         net (fo=16, routed)          0.499     9.437    BCD_ALU/MULITPLY/P_temp[0]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.585    15.007    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[2]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.043    BCD_ALU/MULITPLY/P_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.606ns  (required time - arrival time)
  Source:                 BCD_ALU/MULITPLY/Q_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/MULITPLY/P_temp_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 1.014ns (24.540%)  route 3.118ns (75.460%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.703     5.305    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  BCD_ALU/MULITPLY/Q_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  BCD_ALU/MULITPLY/Q_temp_reg[7]/Q
                         net (fo=3, routed)           0.974     6.797    BCD_ALU/MULITPLY/Q_temp[7]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.124     6.921 f  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_5/O
                         net (fo=1, routed)           0.424     7.345    BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_5_n_0
    SLICE_X5Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_4/O
                         net (fo=1, routed)           0.622     8.091    BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.124     8.215 f  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_2/O
                         net (fo=4, routed)           0.599     8.814    BCD_ALU/MULITPLY/eqOp__14
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.124     8.938 r  BCD_ALU/MULITPLY/P_temp[0]_i_1/O
                         net (fo=16, routed)          0.499     9.437    BCD_ALU/MULITPLY/P_temp[0]_i_1_n_0
    SLICE_X7Y109         FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.585    15.007    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X7Y109         FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[3]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y109         FDRE (Setup_fdre_C_CE)      -0.205    15.043    BCD_ALU/MULITPLY/P_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  5.606    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 BCD_ALU/MULITPLY/Q_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/MULITPLY/P_temp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.014ns (24.560%)  route 3.115ns (75.440%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.703     5.305    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  BCD_ALU/MULITPLY/Q_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  BCD_ALU/MULITPLY/Q_temp_reg[7]/Q
                         net (fo=3, routed)           0.974     6.797    BCD_ALU/MULITPLY/Q_temp[7]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.124     6.921 f  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_5/O
                         net (fo=1, routed)           0.424     7.345    BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_5_n_0
    SLICE_X5Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_4/O
                         net (fo=1, routed)           0.622     8.091    BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.124     8.215 f  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_2/O
                         net (fo=4, routed)           0.599     8.814    BCD_ALU/MULITPLY/eqOp__14
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.124     8.938 r  BCD_ALU/MULITPLY/P_temp[0]_i_1/O
                         net (fo=16, routed)          0.496     9.434    BCD_ALU/MULITPLY/P_temp[0]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.585    15.007    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[4]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y110         FDRE (Setup_fdre_C_CE)      -0.205    15.043    BCD_ALU/MULITPLY/P_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 BCD_ALU/MULITPLY/Q_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/MULITPLY/P_temp_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.014ns (24.560%)  route 3.115ns (75.440%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.703     5.305    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  BCD_ALU/MULITPLY/Q_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  BCD_ALU/MULITPLY/Q_temp_reg[7]/Q
                         net (fo=3, routed)           0.974     6.797    BCD_ALU/MULITPLY/Q_temp[7]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.124     6.921 f  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_5/O
                         net (fo=1, routed)           0.424     7.345    BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_5_n_0
    SLICE_X5Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_4/O
                         net (fo=1, routed)           0.622     8.091    BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.124     8.215 f  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_2/O
                         net (fo=4, routed)           0.599     8.814    BCD_ALU/MULITPLY/eqOp__14
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.124     8.938 r  BCD_ALU/MULITPLY/P_temp[0]_i_1/O
                         net (fo=16, routed)          0.496     9.434    BCD_ALU/MULITPLY/P_temp[0]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.585    15.007    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[5]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y110         FDRE (Setup_fdre_C_CE)      -0.205    15.043    BCD_ALU/MULITPLY/P_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.609    

Slack (MET) :             5.609ns  (required time - arrival time)
  Source:                 BCD_ALU/MULITPLY/Q_temp_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BCD_ALU/MULITPLY/P_temp_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.129ns  (logic 1.014ns (24.560%)  route 3.115ns (75.440%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.305ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.703     5.305    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X6Y113         FDRE                                         r  BCD_ALU/MULITPLY/Q_temp_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y113         FDRE (Prop_fdre_C_Q)         0.518     5.823 r  BCD_ALU/MULITPLY/Q_temp_reg[7]/Q
                         net (fo=3, routed)           0.974     6.797    BCD_ALU/MULITPLY/Q_temp[7]
    SLICE_X3Y113         LUT4 (Prop_lut4_I0_O)        0.124     6.921 f  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_5/O
                         net (fo=1, routed)           0.424     7.345    BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_5_n_0
    SLICE_X5Y112         LUT5 (Prop_lut5_I4_O)        0.124     7.469 r  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_4/O
                         net (fo=1, routed)           0.622     8.091    BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_4_n_0
    SLICE_X5Y114         LUT6 (Prop_lut6_I5_O)        0.124     8.215 f  BCD_ALU/MULITPLY/FSM_onehot_ps_state[2]_i_2/O
                         net (fo=4, routed)           0.599     8.814    BCD_ALU/MULITPLY/eqOp__14
    SLICE_X7Y113         LUT2 (Prop_lut2_I1_O)        0.124     8.938 r  BCD_ALU/MULITPLY/P_temp[0]_i_1/O
                         net (fo=16, routed)          0.496     9.434    BCD_ALU/MULITPLY/P_temp[0]_i_1_n_0
    SLICE_X7Y110         FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  top_clk (IN)
                         net (fo=0)                   0.000    10.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.585    15.007    BCD_ALU/MULITPLY/top_clk_IBUF_BUFG
    SLICE_X7Y110         FDRE                                         r  BCD_ALU/MULITPLY/P_temp_reg[6]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X7Y110         FDRE (Setup_fdre_C_CE)      -0.205    15.043    BCD_ALU/MULITPLY/P_temp_reg[6]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.609    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 GEN_UART_RX/r_RX_Byte_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.432%)  route 0.128ns (47.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.595     1.514    GEN_UART_RX/top_clk_IBUF_BUFG
    SLICE_X4Y111         FDRE                                         r  GEN_UART_RX/r_RX_Byte_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  GEN_UART_RX/r_RX_Byte_reg[3]/Q
                         net (fo=3, routed)           0.128     1.783    GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/DIB1
    SLICE_X2Y110         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.869     2.034    GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y110         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.479     1.554    
    SLICE_X2Y110         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.678    GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 GEN_UART_RX/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.841%)  route 0.131ns (48.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.595     1.514    GEN_UART_RX/top_clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  GEN_UART_RX/r_RX_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  GEN_UART_RX/r_RX_Byte_reg[2]/Q
                         net (fo=3, routed)           0.131     1.786    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/DIB0
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.869     2.034    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y111         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.677    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 GEN_UART_RX/r_RX_Byte_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.402%)  route 0.133ns (48.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.595     1.514    GEN_UART_RX/top_clk_IBUF_BUFG
    SLICE_X3Y112         FDRE                                         r  GEN_UART_RX/r_RX_Byte_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  GEN_UART_RX/r_RX_Byte_reg[0]/Q
                         net (fo=3, routed)           0.133     1.789    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/DIA0
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.869     2.034    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.531    
    SLICE_X2Y111         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.678    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.538%)  route 0.292ns (67.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.515    GEN_UART_RX/GEN_FIFO_B/top_clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/Q
                         net (fo=10, routed)          0.292     1.949    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/ADDRD0
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.869     2.034    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y111         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.538%)  route 0.292ns (67.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.515    GEN_UART_RX/GEN_FIFO_B/top_clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/Q
                         net (fo=10, routed)          0.292     1.949    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/ADDRD0
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.869     2.034    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y111         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.538%)  route 0.292ns (67.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.515    GEN_UART_RX/GEN_FIFO_B/top_clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/Q
                         net (fo=10, routed)          0.292     1.949    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/ADDRD0
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.869     2.034    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y111         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.538%)  route 0.292ns (67.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.515    GEN_UART_RX/GEN_FIFO_B/top_clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/Q
                         net (fo=10, routed)          0.292     1.949    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/ADDRD0
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.869     2.034    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y111         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.538%)  route 0.292ns (67.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.515    GEN_UART_RX/GEN_FIFO_B/top_clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/Q
                         net (fo=10, routed)          0.292     1.949    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/ADDRD0
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.869     2.034    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y111         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.538%)  route 0.292ns (67.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.515    GEN_UART_RX/GEN_FIFO_B/top_clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/Q
                         net (fo=10, routed)          0.292     1.949    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/ADDRD0
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.869     2.034    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y111         RAMD32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y111         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.838    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.141ns (32.538%)  route 0.292ns (67.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.596     1.515    GEN_UART_RX/GEN_FIFO_B/top_clk_IBUF_BUFG
    SLICE_X3Y111         FDRE                                         r  GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  GEN_UART_RX/GEN_FIFO_B/r_WR_INDEX_reg[0]/Q
                         net (fo=10, routed)          0.292     1.949    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/ADDRD0
    SLICE_X2Y111         RAMS32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  top_clk (IN)
                         net (fo=0)                   0.000     0.000    top_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  top_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    top_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  top_clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.869     2.034    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/WCLK
    SLICE_X2Y111         RAMS32                                       r  GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.505     1.528    
    SLICE_X2Y111         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.838    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.110    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { top_clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  top_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y113    BCD_ALU/MULITPLY/FSM_onehot_ps_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y113    BCD_ALU/MULITPLY/FSM_onehot_ps_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y113    BCD_ALU/MULITPLY/FSM_onehot_ps_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y109    BCD_ALU/MULITPLY/M_temp_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y109    BCD_ALU/MULITPLY/M_temp_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y109    BCD_ALU/MULITPLY/M_temp_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y109    BCD_ALU/MULITPLY/M_temp_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y110    BCD_ALU/MULITPLY/M_temp_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y110    BCD_ALU/MULITPLY/M_temp_reg[5]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y111    GEN_UART_RX/GEN_FIFO_B/r_FIFO_DATA_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110    GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110    GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110    GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110    GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110    GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110    GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110    GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110    GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110    GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110    GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110    GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y110    GEN_UART_RX/GEN_FIFO_A/r_FIFO_DATA_reg_0_3_0_5/RAMC/CLK



