$comment
	File created using the following command:
		vcd file Demux.msim.vcd -direction
$end
$date
	Mon Aug 26 15:20:34 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module demux_vhd_vec_tst $end
$var wire 1 ! A1 $end
$var wire 1 " O1 $end
$var wire 1 # O2 $end
$var wire 1 $ O3 $end
$var wire 1 % O4 $end
$var wire 1 & S0 $end
$var wire 1 ' S1 $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var wire 1 + devoe $end
$var wire 1 , devclrn $end
$var wire 1 - devpor $end
$var wire 1 . ww_devoe $end
$var wire 1 / ww_devclrn $end
$var wire 1 0 ww_devpor $end
$var wire 1 1 ww_A1 $end
$var wire 1 2 ww_S0 $end
$var wire 1 3 ww_S1 $end
$var wire 1 4 ww_O1 $end
$var wire 1 5 ww_O2 $end
$var wire 1 6 ww_O3 $end
$var wire 1 7 ww_O4 $end
$var wire 1 8 \O1~output_o\ $end
$var wire 1 9 \O2~output_o\ $end
$var wire 1 : \O3~output_o\ $end
$var wire 1 ; \O4~output_o\ $end
$var wire 1 < \A1~input_o\ $end
$var wire 1 = \S0~input_o\ $end
$var wire 1 > \S1~input_o\ $end
$var wire 1 ? \O1~0_combout\ $end
$var wire 1 @ \O2~0_combout\ $end
$var wire 1 A \O3~0_combout\ $end
$var wire 1 B \O4~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
0"
0#
0$
1%
1&
1'
0(
1)
x*
1+
1,
1-
1.
1/
10
11
12
13
04
05
06
17
08
09
0:
1;
1<
1=
1>
0?
0@
0A
1B
$end
#1000000
