--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 10 -n
3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc4vfx12,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_dco_p = PERIOD TIMEGRP "dco_p" 390 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.499ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dco_p = PERIOD TIMEGRP "dco_p" 390 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.065ns (period - min period limit)
  Period: 2.564ns
  Min period limit: 2.499ns (400.160MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_U1/DCM1/U1/DCM1/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_U1/DCM1/U1/DCM1/CLKIN
  Location pin: DCM_ADV_X0Y0.CLKIN
  Clock network: U1/dco_in
--------------------------------------------------------------------------------
Slack: 0.065ns (period - min period limit)
  Period: 2.564ns
  Min period limit: 2.499ns (400.160MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_U1/DCM1/U1/DCM1/CLK0
  Logical resource: DCM_AUTOCALIBRATION_U1/DCM1/U1/DCM1/CLK0
  Location pin: DCM_ADV_X0Y0.CLK0
  Clock network: U1/clk0d
--------------------------------------------------------------------------------
Slack: 0.065ns (period - min period limit)
  Period: 2.564ns
  Min period limit: 2.499ns (400.160MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_U1/DCM1/U1/DCM1/CLK90
  Logical resource: DCM_AUTOCALIBRATION_U1/DCM1/U1/DCM1/CLK90
  Location pin: DCM_ADV_X0Y0.CLK90
  Clock network: U1/dcoshifted
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_fco_p = PERIOD TIMEGRP "fco_p" 65 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   6.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_fco_p = PERIOD TIMEGRP "fco_p" 65 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpc)
  Physical resource: DCM_AUTOCALIBRATION_U1/DCM2/U1/DCM2/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_U1/DCM2/U1/DCM2/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: U1/fco_in
--------------------------------------------------------------------------------
Slack: 8.718ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 6.666ns (150.015MHz) (Tdcmpco)
  Physical resource: DCM_AUTOCALIBRATION_U1/DCM2/U1/DCM2/CLK0
  Logical resource: DCM_AUTOCALIBRATION_U1/DCM2/U1/DCM2/CLK0
  Location pin: DCM_ADV_X0Y1.CLK0
  Clock network: U1/clk0f
--------------------------------------------------------------------------------
Slack: 9.384ns (period - (min low pulse limit / (low pulse / period)))
  Period: 15.384ns
  Low pulse: 7.692ns
  Low pulse limit: 3.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: DCM_AUTOCALIBRATION_U1/DCM2/U1/DCM2/CLKIN
  Logical resource: DCM_AUTOCALIBRATION_U1/DCM2/U1/DCM2/CLKIN
  Location pin: DCM_ADV_X0Y1.CLKIN
  Clock network: U1/fco_in
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sclk_in = PERIOD TIMEGRP "sclk_in" 8 ns HIGH 66%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.564ns.
--------------------------------------------------------------------------------

Paths for end point U3/gate (SLICE_X25Y49.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.436ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/count_0 (FF)
  Destination:          U3/gate (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.564ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_buf rising at 0.000ns
  Destination Clock:    sclk_buf rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U3/count_0 to U3/gate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.XQ      Tcko                  0.360   U3/count<0>
                                                       U3/count_0
    SLICE_X24Y46.G3      net (fanout=7)        0.814   U3/count<0>
    SLICE_X24Y46.Y       Tilo                  0.195   U3/gate_cmp_eq0000
                                                       U3/gate_cmp_eq0000_SW0
    SLICE_X24Y46.F4      net (fanout=1)        0.159   N0
    SLICE_X24Y46.X       Tilo                  0.195   U3/gate_cmp_eq0000
                                                       U3/gate_cmp_eq0000
    SLICE_X25Y49.CE      net (fanout=1)        0.288   U3/gate_cmp_eq0000
    SLICE_X25Y49.CLK     Tceck                 0.553   U3/gate
                                                       U3/gate
    -------------------------------------------------  ---------------------------
    Total                                      2.564ns (1.303ns logic, 1.261ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/count_2 (FF)
  Destination:          U3/gate (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.125ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_buf rising at 0.000ns
  Destination Clock:    sclk_buf rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U3/count_2 to U3/gate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.YQ      Tcko                  0.340   U3/count<3>
                                                       U3/count_2
    SLICE_X24Y46.G4      net (fanout=5)        0.395   U3/count<2>
    SLICE_X24Y46.Y       Tilo                  0.195   U3/gate_cmp_eq0000
                                                       U3/gate_cmp_eq0000_SW0
    SLICE_X24Y46.F4      net (fanout=1)        0.159   N0
    SLICE_X24Y46.X       Tilo                  0.195   U3/gate_cmp_eq0000
                                                       U3/gate_cmp_eq0000
    SLICE_X25Y49.CE      net (fanout=1)        0.288   U3/gate_cmp_eq0000
    SLICE_X25Y49.CLK     Tceck                 0.553   U3/gate
                                                       U3/gate
    -------------------------------------------------  ---------------------------
    Total                                      2.125ns (1.283ns logic, 0.842ns route)
                                                       (60.4% logic, 39.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.970ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/count_1 (FF)
  Destination:          U3/gate (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.030ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_buf rising at 0.000ns
  Destination Clock:    sclk_buf rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U3/count_1 to U3/gate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y47.YQ      Tcko                  0.360   U3/count<0>
                                                       U3/count_1
    SLICE_X24Y46.F1      net (fanout=6)        0.634   U3/count<1>
    SLICE_X24Y46.X       Tilo                  0.195   U3/gate_cmp_eq0000
                                                       U3/gate_cmp_eq0000
    SLICE_X25Y49.CE      net (fanout=1)        0.288   U3/gate_cmp_eq0000
    SLICE_X25Y49.CLK     Tceck                 0.553   U3/gate
                                                       U3/gate
    -------------------------------------------------  ---------------------------
    Total                                      2.030ns (1.108ns logic, 0.922ns route)
                                                       (54.6% logic, 45.4% route)

--------------------------------------------------------------------------------

Paths for end point U3/data_2 (SLICE_X6Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/gate (FF)
  Destination:          U3/data_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.461ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_buf rising at 0.000ns
  Destination Clock:    sclk_buf rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U3/gate to U3/data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y49.YQ      Tcko                  0.340   U3/gate
                                                       U3/gate
    SLICE_X6Y53.CE       net (fanout=5)        1.567   U3/gate
    SLICE_X6Y53.CLK      Tceck                 0.554   U3/data<2>
                                                       U3/data_2
    -------------------------------------------------  ---------------------------
    Total                                      2.461ns (0.894ns logic, 1.567ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------

Paths for end point U3/data_1 (SLICE_X7Y53.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     5.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/gate (FF)
  Destination:          U3/data_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.437ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_buf rising at 0.000ns
  Destination Clock:    sclk_buf rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: U3/gate to U3/data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y49.YQ      Tcko                  0.340   U3/gate
                                                       U3/gate
    SLICE_X7Y53.CE       net (fanout=5)        1.544   U3/gate
    SLICE_X7Y53.CLK      Tceck                 0.553   U3/data<1>
                                                       U3/data_1
    -------------------------------------------------  ---------------------------
    Total                                      2.437ns (0.893ns logic, 1.544ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sclk_in = PERIOD TIMEGRP "sclk_in" 8 ns HIGH 66%;
--------------------------------------------------------------------------------

Paths for end point U3/data_2 (SLICE_X6Y53.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.532ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/data_1 (FF)
  Destination:          U3/data_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.532ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_buf rising at 8.000ns
  Destination Clock:    sclk_buf rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U3/data_1 to U3/data_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.XQ       Tcko                  0.313   U3/data<1>
                                                       U3/data_1
    SLICE_X6Y53.BY       net (fanout=2)        0.300   U3/data<1>
    SLICE_X6Y53.CLK      Tckdi       (-Th)     0.081   U3/data<2>
                                                       U3/data_2
    -------------------------------------------------  ---------------------------
    Total                                      0.532ns (0.232ns logic, 0.300ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------

Paths for end point U3/count_2 (SLICE_X25Y46.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/count_2 (FF)
  Destination:          U3/count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_buf rising at 8.000ns
  Destination Clock:    sclk_buf rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U3/count_2 to U3/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y46.YQ      Tcko                  0.313   U3/count<3>
                                                       U3/count_2
    SLICE_X25Y46.G4      net (fanout=5)        0.352   U3/count<2>
    SLICE_X25Y46.CLK     Tckg        (-Th)     0.125   U3/count<3>
                                                       U3/Mcount_count_xor<2>11
                                                       U3/count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.188ns logic, 0.352ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point U3/data_1 (SLICE_X7Y53.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.541ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U3/data_0 (FF)
  Destination:          U3/data_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sclk_buf rising at 8.000ns
  Destination Clock:    sclk_buf rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U3/data_0 to U3/data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y53.YQ       Tcko                  0.313   U3/data<1>
                                                       U3/data_0
    SLICE_X7Y53.BX       net (fanout=2)        0.307   U3/data<0>
    SLICE_X7Y53.CLK      Tckdi       (-Th)     0.079   U3/data<1>
                                                       U3/data_1
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.234ns logic, 0.307ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sclk_in = PERIOD TIMEGRP "sclk_in" 8 ns HIGH 66%;
--------------------------------------------------------------------------------
Slack: 6.444ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 2.720ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: U3/count<4>/CLK
  Logical resource: U3/count_4/CK
  Location pin: SLICE_X25Y47.CLK
  Clock network: sclk_buf
--------------------------------------------------------------------------------
Slack: 6.444ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 2.720ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: U3/count<3>/CLK
  Logical resource: U3/count_3/CK
  Location pin: SLICE_X25Y46.CLK
  Clock network: sclk_buf
--------------------------------------------------------------------------------
Slack: 6.444ns (period - (min low pulse limit / (low pulse / period)))
  Period: 8.000ns
  Low pulse: 2.720ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: U3/count<3>/CLK
  Logical resource: U3/count_2/CK
  Location pin: SLICE_X25Y46.CLK
  Clock network: sclk_buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_dcoshifted = PERIOD TIMEGRP "U1_dcoshifted" TS_dco_p 
PHASE 0.641025641         ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 568 paths analyzed, 381 endpoints analyzed, 1 failing endpoint
 1 timing error detected. (1 setup error, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.026ns.
--------------------------------------------------------------------------------

Paths for end point U1/gate (SLICE_X3Y79.CE), 17 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/count_2 (FF)
  Destination:          U1/gate (FF)
  Requirement:          2.564ns
  Data Path Delay:      2.954ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.116 - 0.128)
  Source Clock:         U1/dco rising at 0.641ns
  Destination Clock:    U1/dco rising at 3.205ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U1/count_2 to U1/gate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y73.XQ       Tcko                  0.360   U1/count<2>
                                                       U1/count_2
    SLICE_X3Y77.G2       net (fanout=2)        0.711   U1/count<2>
    SLICE_X3Y77.COUT     Topcyg                0.559   U1/gate_not0001_wg_cy<3>
                                                       U1/gate_not0001_wg_lut<3>
                                                       U1/gate_not0001_wg_cy<3>
    SLICE_X3Y78.CIN      net (fanout=1)        0.000   U1/gate_not0001_wg_cy<3>
    SLICE_X3Y78.XB       Tcinxb                0.307   U1/gate_not0001
                                                       U1/gate_not0001_wg_cy<4>
    SLICE_X3Y79.CE       net (fanout=1)        0.464   U1/gate_not0001
    SLICE_X3Y79.CLK      Tceck                 0.553   U1/gate
                                                       U1/gate
    -------------------------------------------------  ---------------------------
    Total                                      2.954ns (1.779ns logic, 1.175ns route)
                                                       (60.2% logic, 39.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/count_9 (FF)
  Destination:          U1/gate (FF)
  Requirement:          2.564ns
  Data Path Delay:      2.904ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.116 - 0.121)
  Source Clock:         U1/dco rising at 0.641ns
  Destination Clock:    U1/dco rising at 3.205ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U1/count_9 to U1/gate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y76.YQ       Tcko                  0.360   U1/count<8>
                                                       U1/count_9
    SLICE_X3Y76.G1       net (fanout=2)        0.575   U1/count<9>
    SLICE_X3Y76.COUT     Topcyg                0.559   U1/gate_not0001_wg_cy<1>
                                                       U1/gate_not0001_wg_lut<1>
                                                       U1/gate_not0001_wg_cy<1>
    SLICE_X3Y77.CIN      net (fanout=1)        0.000   U1/gate_not0001_wg_cy<1>
    SLICE_X3Y77.COUT     Tbyp                  0.086   U1/gate_not0001_wg_cy<3>
                                                       U1/gate_not0001_wg_cy<2>
                                                       U1/gate_not0001_wg_cy<3>
    SLICE_X3Y78.CIN      net (fanout=1)        0.000   U1/gate_not0001_wg_cy<3>
    SLICE_X3Y78.XB       Tcinxb                0.307   U1/gate_not0001
                                                       U1/gate_not0001_wg_cy<4>
    SLICE_X3Y79.CE       net (fanout=1)        0.464   U1/gate_not0001
    SLICE_X3Y79.CLK      Tceck                 0.553   U1/gate
                                                       U1/gate
    -------------------------------------------------  ---------------------------
    Total                                      2.904ns (1.865ns logic, 1.039ns route)
                                                       (64.2% logic, 35.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/count_4 (FF)
  Destination:          U1/gate (FF)
  Requirement:          2.564ns
  Data Path Delay:      2.873ns (Levels of Logic = 2)
  Clock Path Skew:      -0.009ns (0.116 - 0.125)
  Source Clock:         U1/dco rising at 0.641ns
  Destination Clock:    U1/dco rising at 3.205ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U1/count_4 to U1/gate
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y74.XQ       Tcko                  0.360   U1/count<4>
                                                       U1/count_4
    SLICE_X3Y77.G1       net (fanout=2)        0.630   U1/count<4>
    SLICE_X3Y77.COUT     Topcyg                0.559   U1/gate_not0001_wg_cy<3>
                                                       U1/gate_not0001_wg_lut<3>
                                                       U1/gate_not0001_wg_cy<3>
    SLICE_X3Y78.CIN      net (fanout=1)        0.000   U1/gate_not0001_wg_cy<3>
    SLICE_X3Y78.XB       Tcinxb                0.307   U1/gate_not0001
                                                       U1/gate_not0001_wg_cy<4>
    SLICE_X3Y79.CE       net (fanout=1)        0.464   U1/gate_not0001
    SLICE_X3Y79.CLK      Tceck                 0.553   U1/gate
                                                       U1/gate
    -------------------------------------------------  ---------------------------
    Total                                      2.873ns (1.779ns logic, 1.094ns route)
                                                       (61.9% logic, 38.1% route)

--------------------------------------------------------------------------------

Paths for end point U1/dat_q2_b_0 (SLICE_X19Y73.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.058ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/I2/FF3 (FF)
  Destination:          U1/dat_q2_b_0 (FF)
  Requirement:          2.564ns
  Data Path Delay:      2.446ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1/dco rising at 0.641ns
  Destination Clock:    U1/dco rising at 3.205ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U1/I2/FF3 to U1/dat_q2_b_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X1Y35.Q2      Tickq                 0.575   U1/q1_b
                                                       U1/I2/FF3
    SLICE_X19Y73.BY      net (fanout=1)        1.579   U1/q2_b
    SLICE_X19Y73.CLK     Tdick                 0.292   U1/dat_q2_b<1>
                                                       U1/dat_q2_b_0
    -------------------------------------------------  ---------------------------
    Total                                      2.446ns (0.867ns logic, 1.579ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point U1/count_15 (SLICE_X2Y79.CIN), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/count_2 (FF)
  Destination:          U1/count_15 (FF)
  Requirement:          2.564ns
  Data Path Delay:      2.395ns (Levels of Logic = 7)
  Clock Path Skew:      -0.012ns (0.116 - 0.128)
  Source Clock:         U1/dco rising at 0.641ns
  Destination Clock:    U1/dco rising at 3.205ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U1/count_2 to U1/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y73.XQ       Tcko                  0.360   U1/count<2>
                                                       U1/count_2
    SLICE_X2Y73.F4       net (fanout=2)        0.536   U1/count<2>
    SLICE_X2Y73.COUT     Topcyf                0.576   U1/count<2>
                                                       U1/count<2>_rt
                                                       U1/Mcount_count_cy<2>
                                                       U1/Mcount_count_cy<3>
    SLICE_X2Y74.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<3>
    SLICE_X2Y74.COUT     Tbyp                  0.089   U1/count<4>
                                                       U1/Mcount_count_cy<4>
                                                       U1/Mcount_count_cy<5>
    SLICE_X2Y75.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<5>
    SLICE_X2Y75.COUT     Tbyp                  0.089   U1/count<6>
                                                       U1/Mcount_count_cy<6>
                                                       U1/Mcount_count_cy<7>
    SLICE_X2Y76.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<7>
    SLICE_X2Y76.COUT     Tbyp                  0.089   U1/count<8>
                                                       U1/Mcount_count_cy<8>
                                                       U1/Mcount_count_cy<9>
    SLICE_X2Y77.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<9>
    SLICE_X2Y77.COUT     Tbyp                  0.089   U1/count<10>
                                                       U1/Mcount_count_cy<10>
                                                       U1/Mcount_count_cy<11>
    SLICE_X2Y78.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<11>
    SLICE_X2Y78.COUT     Tbyp                  0.089   U1/count<12>
                                                       U1/Mcount_count_cy<12>
                                                       U1/Mcount_count_cy<13>
    SLICE_X2Y79.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<13>
    SLICE_X2Y79.CLK      Tcinck                0.478   U1/count<14>
                                                       U1/Mcount_count_cy<14>
                                                       U1/Mcount_count_xor<15>
                                                       U1/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (1.859ns logic, 0.536ns route)
                                                       (77.6% logic, 22.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/count_0 (FF)
  Destination:          U1/count_15 (FF)
  Requirement:          2.564ns
  Data Path Delay:      2.361ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.116 - 0.128)
  Source Clock:         U1/dco rising at 0.641ns
  Destination Clock:    U1/dco rising at 3.205ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U1/count_0 to U1/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y72.XQ       Tcko                  0.360   U1/count<0>
                                                       U1/count_0
    SLICE_X2Y72.F3       net (fanout=2)        0.413   U1/count<0>
    SLICE_X2Y72.COUT     Topcyf                0.576   U1/count<0>
                                                       U1/Mcount_count_lut<0>_INV_0
                                                       U1/Mcount_count_cy<0>
                                                       U1/Mcount_count_cy<1>
    SLICE_X2Y73.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<1>
    SLICE_X2Y73.COUT     Tbyp                  0.089   U1/count<2>
                                                       U1/Mcount_count_cy<2>
                                                       U1/Mcount_count_cy<3>
    SLICE_X2Y74.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<3>
    SLICE_X2Y74.COUT     Tbyp                  0.089   U1/count<4>
                                                       U1/Mcount_count_cy<4>
                                                       U1/Mcount_count_cy<5>
    SLICE_X2Y75.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<5>
    SLICE_X2Y75.COUT     Tbyp                  0.089   U1/count<6>
                                                       U1/Mcount_count_cy<6>
                                                       U1/Mcount_count_cy<7>
    SLICE_X2Y76.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<7>
    SLICE_X2Y76.COUT     Tbyp                  0.089   U1/count<8>
                                                       U1/Mcount_count_cy<8>
                                                       U1/Mcount_count_cy<9>
    SLICE_X2Y77.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<9>
    SLICE_X2Y77.COUT     Tbyp                  0.089   U1/count<10>
                                                       U1/Mcount_count_cy<10>
                                                       U1/Mcount_count_cy<11>
    SLICE_X2Y78.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<11>
    SLICE_X2Y78.COUT     Tbyp                  0.089   U1/count<12>
                                                       U1/Mcount_count_cy<12>
                                                       U1/Mcount_count_cy<13>
    SLICE_X2Y79.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<13>
    SLICE_X2Y79.CLK      Tcinck                0.478   U1/count<14>
                                                       U1/Mcount_count_cy<14>
                                                       U1/Mcount_count_xor<15>
                                                       U1/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (1.948ns logic, 0.413ns route)
                                                       (82.5% logic, 17.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U1/count_1 (FF)
  Destination:          U1/count_15 (FF)
  Requirement:          2.564ns
  Data Path Delay:      2.299ns (Levels of Logic = 8)
  Clock Path Skew:      -0.012ns (0.116 - 0.128)
  Source Clock:         U1/dco rising at 0.641ns
  Destination Clock:    U1/dco rising at 3.205ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U1/count_1 to U1/count_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y72.YQ       Tcko                  0.360   U1/count<0>
                                                       U1/count_1
    SLICE_X2Y72.G4       net (fanout=2)        0.366   U1/count<1>
    SLICE_X2Y72.COUT     Topcyg                0.561   U1/count<0>
                                                       U1/count<1>_rt
                                                       U1/Mcount_count_cy<1>
    SLICE_X2Y73.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<1>
    SLICE_X2Y73.COUT     Tbyp                  0.089   U1/count<2>
                                                       U1/Mcount_count_cy<2>
                                                       U1/Mcount_count_cy<3>
    SLICE_X2Y74.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<3>
    SLICE_X2Y74.COUT     Tbyp                  0.089   U1/count<4>
                                                       U1/Mcount_count_cy<4>
                                                       U1/Mcount_count_cy<5>
    SLICE_X2Y75.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<5>
    SLICE_X2Y75.COUT     Tbyp                  0.089   U1/count<6>
                                                       U1/Mcount_count_cy<6>
                                                       U1/Mcount_count_cy<7>
    SLICE_X2Y76.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<7>
    SLICE_X2Y76.COUT     Tbyp                  0.089   U1/count<8>
                                                       U1/Mcount_count_cy<8>
                                                       U1/Mcount_count_cy<9>
    SLICE_X2Y77.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<9>
    SLICE_X2Y77.COUT     Tbyp                  0.089   U1/count<10>
                                                       U1/Mcount_count_cy<10>
                                                       U1/Mcount_count_cy<11>
    SLICE_X2Y78.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<11>
    SLICE_X2Y78.COUT     Tbyp                  0.089   U1/count<12>
                                                       U1/Mcount_count_cy<12>
                                                       U1/Mcount_count_cy<13>
    SLICE_X2Y79.CIN      net (fanout=1)        0.000   U1/Mcount_count_cy<13>
    SLICE_X2Y79.CLK      Tcinck                0.478   U1/count<14>
                                                       U1/Mcount_count_cy<14>
                                                       U1/Mcount_count_xor<15>
                                                       U1/count_15
    -------------------------------------------------  ---------------------------
    Total                                      2.299ns (1.933ns logic, 0.366ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U1_dcoshifted = PERIOD TIMEGRP "U1_dcoshifted" TS_dco_p PHASE 0.641025641
        ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U1/dout_a_7 (SLICE_X7Y65.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/dat_q1_a_3 (FF)
  Destination:          U1/dout_a_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      0.038ns (0.830 - 0.792)
  Source Clock:         U1/dco rising at 3.205ns
  Destination Clock:    U1/dco rising at 3.205ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U1/dat_q1_a_3 to U1/dout_a_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y64.XQ       Tcko                  0.313   U1/dat_q1_a<3>
                                                       U1/dat_q1_a_3
    SLICE_X7Y65.BX       net (fanout=2)        0.307   U1/dat_q1_a<3>
    SLICE_X7Y65.CLK      Tckdi       (-Th)     0.079   U1/dout_a<7>
                                                       U1/dout_a_7
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.234ns logic, 0.307ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point U1/dat_q1_h_4 (SLICE_X10Y74.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/dat_q1_h_3 (FF)
  Destination:          U1/dat_q1_h_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.544ns (Levels of Logic = 0)
  Clock Path Skew:      0.011ns (0.704 - 0.693)
  Source Clock:         U1/dco rising at 3.205ns
  Destination Clock:    U1/dco rising at 3.205ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U1/dat_q1_h_3 to U1/dat_q1_h_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y74.XQ      Tcko                  0.313   U1/dat_q1_h<3>
                                                       U1/dat_q1_h_3
    SLICE_X10Y74.BY      net (fanout=2)        0.312   U1/dat_q1_h<3>
    SLICE_X10Y74.CLK     Tckdi       (-Th)     0.081   U1/dat_q1_h<5>
                                                       U1/dat_q1_h_4
    -------------------------------------------------  ---------------------------
    Total                                      0.544ns (0.232ns logic, 0.312ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Paths for end point U1/dout_a_9 (SLICE_X0Y72.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.538ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U1/dat_q1_a_4 (FF)
  Destination:          U1/dout_a_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.538ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         U1/dco rising at 3.205ns
  Destination Clock:    U1/dco rising at 3.205ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U1/dat_q1_a_4 to U1/dout_a_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y72.YQ       Tcko                  0.313   U1/dat_q1_a<5>
                                                       U1/dat_q1_a_4
    SLICE_X0Y72.BX       net (fanout=2)        0.307   U1/dat_q1_a<4>
    SLICE_X0Y72.CLK      Tckdi       (-Th)     0.082   U1/dout_a<9>
                                                       U1/dout_a_9
    -------------------------------------------------  ---------------------------
    Total                                      0.538ns (0.231ns logic, 0.307ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_dcoshifted = PERIOD TIMEGRP "U1_dcoshifted" TS_dco_p PHASE 0.641025641
        ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 1.506ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.564ns
  Low pulse: 1.282ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: U1/count<0>/CLK
  Logical resource: U1/count_0/CK
  Location pin: SLICE_X2Y72.CLK
  Clock network: U1/dco
--------------------------------------------------------------------------------
Slack: 1.506ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.564ns
  Low pulse: 1.282ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: U1/count<0>/CLK
  Logical resource: U1/count_1/CK
  Location pin: SLICE_X2Y72.CLK
  Clock network: U1/dco
--------------------------------------------------------------------------------
Slack: 1.506ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.564ns
  Low pulse: 1.282ns
  Low pulse limit: 0.529ns (Tcl)
  Physical resource: U1/count<2>/CLK
  Logical resource: U1/count_2/CK
  Location pin: SLICE_X2Y73.CLK
  Clock network: U1/dco
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U1_clk0f = PERIOD TIMEGRP "U1_clk0f" TS_fco_p HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4848 paths analyzed, 1080 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.267ns.
--------------------------------------------------------------------------------

Paths for end point U2/F1/U07/wr_addr_12 (SLICE_X34Y46.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/F1/U07/wr_addr_3 (FF)
  Destination:          U2/F1/U07/wr_addr_12 (FF)
  Requirement:          15.384ns
  Data Path Delay:      6.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.116 - 0.126)
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 15.384ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U2/F1/U07/wr_addr_3 to U2/F1/U07/wr_addr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y41.YQ      Tcko                  0.360   U2/F1/U07/wr_addr<2>
                                                       U2/F1/U07/wr_addr_3
    SLICE_X33Y37.F1      net (fanout=4)        1.106   U2/F1/U07/wr_addr<3>
    SLICE_X33Y37.X       Tilo                  0.194   U2/F1/U07/full_and000023
                                                       U2/F1/U07/full_and000023
    SLICE_X33Y43.F4      net (fanout=1)        0.513   U2/F1/U07/full_and000023
    SLICE_X33Y43.X       Tilo                  0.194   U2/F1/U07/full
                                                       U2/F1/U07/full_and000033
    SLICE_X23Y25.G2      net (fanout=1)        1.452   U2/F1/U07/full_and0000
    SLICE_X23Y25.Y       Tilo                  0.194   U2/F1/U08/wr_addr_and0000
                                                       U2/F1/U07/wr_addr_and00001
    SLICE_X34Y46.CE      net (fanout=8)        1.630   U2/F1/U07/wr_addr_and0000
    SLICE_X34Y46.CLK     Tceck                 0.554   U2/F1/U07/wr_addr<12>
                                                       U2/F1/U07/wr_addr_12
    -------------------------------------------------  ---------------------------
    Total                                      6.197ns (1.496ns logic, 4.701ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/F1/U07/wr_addr_12 (FF)
  Destination:          U2/F1/U07/wr_addr_12 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.941ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 15.384ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U2/F1/U07/wr_addr_12 to U2/F1/U07/wr_addr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y46.XQ      Tcko                  0.360   U2/F1/U07/wr_addr<12>
                                                       U2/F1/U07/wr_addr_12
    SLICE_X33Y37.F3      net (fanout=4)        0.850   U2/F1/U07/wr_addr<12>
    SLICE_X33Y37.X       Tilo                  0.194   U2/F1/U07/full_and000023
                                                       U2/F1/U07/full_and000023
    SLICE_X33Y43.F4      net (fanout=1)        0.513   U2/F1/U07/full_and000023
    SLICE_X33Y43.X       Tilo                  0.194   U2/F1/U07/full
                                                       U2/F1/U07/full_and000033
    SLICE_X23Y25.G2      net (fanout=1)        1.452   U2/F1/U07/full_and0000
    SLICE_X23Y25.Y       Tilo                  0.194   U2/F1/U08/wr_addr_and0000
                                                       U2/F1/U07/wr_addr_and00001
    SLICE_X34Y46.CE      net (fanout=8)        1.630   U2/F1/U07/wr_addr_and0000
    SLICE_X34Y46.CLK     Tceck                 0.554   U2/F1/U07/wr_addr<12>
                                                       U2/F1/U07/wr_addr_12
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (1.496ns logic, 4.445ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/F1/U07/wr_addr_13 (FF)
  Destination:          U2/F1/U07/wr_addr_12 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.846ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 15.384ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U2/F1/U07/wr_addr_13 to U2/F1/U07/wr_addr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y46.YQ      Tcko                  0.360   U2/F1/U07/wr_addr<12>
                                                       U2/F1/U07/wr_addr_13
    SLICE_X33Y43.G2      net (fanout=4)        0.718   U2/F1/U07/wr_addr<13>
    SLICE_X33Y43.Y       Tilo                  0.194   U2/F1/U07/full
                                                       U2/F1/U07/full_and00002
    SLICE_X33Y43.F1      net (fanout=1)        0.550   U2/F1/U07/full_and00002/O
    SLICE_X33Y43.X       Tilo                  0.194   U2/F1/U07/full
                                                       U2/F1/U07/full_and000033
    SLICE_X23Y25.G2      net (fanout=1)        1.452   U2/F1/U07/full_and0000
    SLICE_X23Y25.Y       Tilo                  0.194   U2/F1/U08/wr_addr_and0000
                                                       U2/F1/U07/wr_addr_and00001
    SLICE_X34Y46.CE      net (fanout=8)        1.630   U2/F1/U07/wr_addr_and0000
    SLICE_X34Y46.CLK     Tceck                 0.554   U2/F1/U07/wr_addr<12>
                                                       U2/F1/U07/wr_addr_12
    -------------------------------------------------  ---------------------------
    Total                                      5.846ns (1.496ns logic, 4.350ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point U2/F1/U07/wr_addr_13 (SLICE_X34Y46.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/F1/U07/wr_addr_3 (FF)
  Destination:          U2/F1/U07/wr_addr_13 (FF)
  Requirement:          15.384ns
  Data Path Delay:      6.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.116 - 0.126)
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 15.384ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U2/F1/U07/wr_addr_3 to U2/F1/U07/wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y41.YQ      Tcko                  0.360   U2/F1/U07/wr_addr<2>
                                                       U2/F1/U07/wr_addr_3
    SLICE_X33Y37.F1      net (fanout=4)        1.106   U2/F1/U07/wr_addr<3>
    SLICE_X33Y37.X       Tilo                  0.194   U2/F1/U07/full_and000023
                                                       U2/F1/U07/full_and000023
    SLICE_X33Y43.F4      net (fanout=1)        0.513   U2/F1/U07/full_and000023
    SLICE_X33Y43.X       Tilo                  0.194   U2/F1/U07/full
                                                       U2/F1/U07/full_and000033
    SLICE_X23Y25.G2      net (fanout=1)        1.452   U2/F1/U07/full_and0000
    SLICE_X23Y25.Y       Tilo                  0.194   U2/F1/U08/wr_addr_and0000
                                                       U2/F1/U07/wr_addr_and00001
    SLICE_X34Y46.CE      net (fanout=8)        1.630   U2/F1/U07/wr_addr_and0000
    SLICE_X34Y46.CLK     Tceck                 0.554   U2/F1/U07/wr_addr<12>
                                                       U2/F1/U07/wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      6.197ns (1.496ns logic, 4.701ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/F1/U07/wr_addr_12 (FF)
  Destination:          U2/F1/U07/wr_addr_13 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.941ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 15.384ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U2/F1/U07/wr_addr_12 to U2/F1/U07/wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y46.XQ      Tcko                  0.360   U2/F1/U07/wr_addr<12>
                                                       U2/F1/U07/wr_addr_12
    SLICE_X33Y37.F3      net (fanout=4)        0.850   U2/F1/U07/wr_addr<12>
    SLICE_X33Y37.X       Tilo                  0.194   U2/F1/U07/full_and000023
                                                       U2/F1/U07/full_and000023
    SLICE_X33Y43.F4      net (fanout=1)        0.513   U2/F1/U07/full_and000023
    SLICE_X33Y43.X       Tilo                  0.194   U2/F1/U07/full
                                                       U2/F1/U07/full_and000033
    SLICE_X23Y25.G2      net (fanout=1)        1.452   U2/F1/U07/full_and0000
    SLICE_X23Y25.Y       Tilo                  0.194   U2/F1/U08/wr_addr_and0000
                                                       U2/F1/U07/wr_addr_and00001
    SLICE_X34Y46.CE      net (fanout=8)        1.630   U2/F1/U07/wr_addr_and0000
    SLICE_X34Y46.CLK     Tceck                 0.554   U2/F1/U07/wr_addr<12>
                                                       U2/F1/U07/wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (1.496ns logic, 4.445ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/F1/U07/wr_addr_13 (FF)
  Destination:          U2/F1/U07/wr_addr_13 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.846ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 15.384ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U2/F1/U07/wr_addr_13 to U2/F1/U07/wr_addr_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y46.YQ      Tcko                  0.360   U2/F1/U07/wr_addr<12>
                                                       U2/F1/U07/wr_addr_13
    SLICE_X33Y43.G2      net (fanout=4)        0.718   U2/F1/U07/wr_addr<13>
    SLICE_X33Y43.Y       Tilo                  0.194   U2/F1/U07/full
                                                       U2/F1/U07/full_and00002
    SLICE_X33Y43.F1      net (fanout=1)        0.550   U2/F1/U07/full_and00002/O
    SLICE_X33Y43.X       Tilo                  0.194   U2/F1/U07/full
                                                       U2/F1/U07/full_and000033
    SLICE_X23Y25.G2      net (fanout=1)        1.452   U2/F1/U07/full_and0000
    SLICE_X23Y25.Y       Tilo                  0.194   U2/F1/U08/wr_addr_and0000
                                                       U2/F1/U07/wr_addr_and00001
    SLICE_X34Y46.CE      net (fanout=8)        1.630   U2/F1/U07/wr_addr_and0000
    SLICE_X34Y46.CLK     Tceck                 0.554   U2/F1/U07/wr_addr<12>
                                                       U2/F1/U07/wr_addr_13
    -------------------------------------------------  ---------------------------
    Total                                      5.846ns (1.496ns logic, 4.350ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Paths for end point U2/F1/U07/wr_addr_14 (SLICE_X34Y47.CE), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/F1/U07/wr_addr_3 (FF)
  Destination:          U2/F1/U07/wr_addr_14 (FF)
  Requirement:          15.384ns
  Data Path Delay:      6.197ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.116 - 0.126)
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 15.384ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U2/F1/U07/wr_addr_3 to U2/F1/U07/wr_addr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y41.YQ      Tcko                  0.360   U2/F1/U07/wr_addr<2>
                                                       U2/F1/U07/wr_addr_3
    SLICE_X33Y37.F1      net (fanout=4)        1.106   U2/F1/U07/wr_addr<3>
    SLICE_X33Y37.X       Tilo                  0.194   U2/F1/U07/full_and000023
                                                       U2/F1/U07/full_and000023
    SLICE_X33Y43.F4      net (fanout=1)        0.513   U2/F1/U07/full_and000023
    SLICE_X33Y43.X       Tilo                  0.194   U2/F1/U07/full
                                                       U2/F1/U07/full_and000033
    SLICE_X23Y25.G2      net (fanout=1)        1.452   U2/F1/U07/full_and0000
    SLICE_X23Y25.Y       Tilo                  0.194   U2/F1/U08/wr_addr_and0000
                                                       U2/F1/U07/wr_addr_and00001
    SLICE_X34Y47.CE      net (fanout=8)        1.630   U2/F1/U07/wr_addr_and0000
    SLICE_X34Y47.CLK     Tceck                 0.554   U2/F1/U07/wr_addr<14>
                                                       U2/F1/U07/wr_addr_14
    -------------------------------------------------  ---------------------------
    Total                                      6.197ns (1.496ns logic, 4.701ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/F1/U07/wr_addr_12 (FF)
  Destination:          U2/F1/U07/wr_addr_14 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.941ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 15.384ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U2/F1/U07/wr_addr_12 to U2/F1/U07/wr_addr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y46.XQ      Tcko                  0.360   U2/F1/U07/wr_addr<12>
                                                       U2/F1/U07/wr_addr_12
    SLICE_X33Y37.F3      net (fanout=4)        0.850   U2/F1/U07/wr_addr<12>
    SLICE_X33Y37.X       Tilo                  0.194   U2/F1/U07/full_and000023
                                                       U2/F1/U07/full_and000023
    SLICE_X33Y43.F4      net (fanout=1)        0.513   U2/F1/U07/full_and000023
    SLICE_X33Y43.X       Tilo                  0.194   U2/F1/U07/full
                                                       U2/F1/U07/full_and000033
    SLICE_X23Y25.G2      net (fanout=1)        1.452   U2/F1/U07/full_and0000
    SLICE_X23Y25.Y       Tilo                  0.194   U2/F1/U08/wr_addr_and0000
                                                       U2/F1/U07/wr_addr_and00001
    SLICE_X34Y47.CE      net (fanout=8)        1.630   U2/F1/U07/wr_addr_and0000
    SLICE_X34Y47.CLK     Tceck                 0.554   U2/F1/U07/wr_addr<14>
                                                       U2/F1/U07/wr_addr_14
    -------------------------------------------------  ---------------------------
    Total                                      5.941ns (1.496ns logic, 4.445ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U2/F1/U07/wr_addr_13 (FF)
  Destination:          U2/F1/U07/wr_addr_14 (FF)
  Requirement:          15.384ns
  Data Path Delay:      5.846ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 15.384ns
  Clock Uncertainty:    0.060ns

  Clock Uncertainty:          0.060ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.120ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: U2/F1/U07/wr_addr_13 to U2/F1/U07/wr_addr_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y46.YQ      Tcko                  0.360   U2/F1/U07/wr_addr<12>
                                                       U2/F1/U07/wr_addr_13
    SLICE_X33Y43.G2      net (fanout=4)        0.718   U2/F1/U07/wr_addr<13>
    SLICE_X33Y43.Y       Tilo                  0.194   U2/F1/U07/full
                                                       U2/F1/U07/full_and00002
    SLICE_X33Y43.F1      net (fanout=1)        0.550   U2/F1/U07/full_and00002/O
    SLICE_X33Y43.X       Tilo                  0.194   U2/F1/U07/full
                                                       U2/F1/U07/full_and000033
    SLICE_X23Y25.G2      net (fanout=1)        1.452   U2/F1/U07/full_and0000
    SLICE_X23Y25.Y       Tilo                  0.194   U2/F1/U08/wr_addr_and0000
                                                       U2/F1/U07/wr_addr_and00001
    SLICE_X34Y47.CE      net (fanout=8)        1.630   U2/F1/U07/wr_addr_and0000
    SLICE_X34Y47.CLK     Tceck                 0.554   U2/F1/U07/wr_addr<14>
                                                       U2/F1/U07/wr_addr_14
    -------------------------------------------------  ---------------------------
    Total                                      5.846ns (1.496ns logic, 4.350ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_U1_clk0f = PERIOD TIMEGRP "U1_clk0f" TS_fco_p HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U2/F1/U10/RAMB16_U2 (RAMB16_X2Y8.ADDRA1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/F1/U10/wr_addr_1 (FF)
  Destination:          U2/F1/U10/RAMB16_U2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      -0.034ns (0.686 - 0.720)
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U2/F1/U10/wr_addr_1 to U2/F1/U10/RAMB16_U2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y64.YQ      Tcko                  0.331   U2/F1/U10/wr_addr<0>
                                                       U2/F1/U10/wr_addr_1
    RAMB16_X2Y8.ADDRA1   net (fanout=4)        0.346   U2/F1/U10/wr_addr<1>
    RAMB16_X2Y8.CLKA     Trckc_ADDRA (-Th)     0.322   U2/F1/U10/RAMB16_U2
                                                       U2/F1/U10/RAMB16_U2
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.009ns logic, 0.346ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

Paths for end point U2/F1/U10/RAMB16_U2 (RAMB16_X2Y8.ADDRA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.389ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/F1/U10/wr_addr_2 (FF)
  Destination:          U2/F1/U10/RAMB16_U2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.355ns (Levels of Logic = 0)
  Clock Path Skew:      -0.034ns (0.686 - 0.720)
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U2/F1/U10/wr_addr_2 to U2/F1/U10/RAMB16_U2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y65.XQ      Tcko                  0.331   U2/F1/U10/wr_addr<2>
                                                       U2/F1/U10/wr_addr_2
    RAMB16_X2Y8.ADDRA2   net (fanout=4)        0.346   U2/F1/U10/wr_addr<2>
    RAMB16_X2Y8.CLKA     Trckc_ADDRA (-Th)     0.322   U2/F1/U10/RAMB16_U2
                                                       U2/F1/U10/RAMB16_U2
    -------------------------------------------------  ---------------------------
    Total                                      0.355ns (0.009ns logic, 0.346ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

Paths for end point U2/F1/U10/RAMB16_U2 (RAMB16_X2Y8.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.393ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U2/F1/U10/wr_addr_6 (FF)
  Destination:          U2/F1/U10/RAMB16_U2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      -0.032ns (0.686 - 0.718)
  Source Clock:         data_clk rising at 0.000ns
  Destination Clock:    data_clk rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: U2/F1/U10/wr_addr_6 to U2/F1/U10/RAMB16_U2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y67.XQ      Tcko                  0.331   U2/F1/U10/wr_addr<6>
                                                       U2/F1/U10/wr_addr_6
    RAMB16_X2Y8.ADDRA6   net (fanout=4)        0.352   U2/F1/U10/wr_addr<6>
    RAMB16_X2Y8.CLKA     Trckc_ADDRA (-Th)     0.322   U2/F1/U10/RAMB16_U2
                                                       U2/F1/U10/RAMB16_U2
    -------------------------------------------------  ---------------------------
    Total                                      0.361ns (0.009ns logic, 0.352ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_U1_clk0f = PERIOD TIMEGRP "U1_clk0f" TS_fco_p HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: U2/F1/U00/RAMB16_U1/CLKA
  Logical resource: U2/F1/U00/RAMB16_U1/CLKA
  Location pin: RAMB16_X1Y12.CLKA
  Clock network: data_clk
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: U2/F1/U00/RAMB16_U2/CLKA
  Logical resource: U2/F1/U00/RAMB16_U2/CLKA
  Location pin: RAMB16_X1Y11.CLKA
  Clock network: data_clk
--------------------------------------------------------------------------------
Slack: 12.884ns (period - min period limit)
  Period: 15.384ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: U2/F1/U01/RAMB16_U1/CLKA
  Logical resource: U2/F1/U01/RAMB16_U1/CLKA
  Location pin: RAMB16_X0Y10.CLKA
  Clock network: data_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_dco_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_dco_p                       |      2.564ns|      2.499ns|      3.026ns|            0|            1|            0|          568|
| TS_U1_dcoshifted              |      2.564ns|      3.026ns|          N/A|            1|            0|          568|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_fco_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_fco_p                       |     15.385ns|      6.666ns|      6.267ns|            0|            0|            0|         4848|
| TS_U1_clk0f                   |     15.385ns|      6.267ns|          N/A|            0|            0|         4848|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock dco_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dco_n          |    3.026|         |         |         |
dco_p          |    3.026|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dco_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dco_n          |    3.026|         |         |         |
dco_p          |    3.026|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fco_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fco_n          |    6.267|         |         |         |
fco_p          |    6.267|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock fco_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fco_n          |    6.267|         |         |         |
fco_p          |    6.267|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sclk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sclk_in        |    2.564|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 1  Score: 462  (Setup/Max: 462, Hold: 0)

Constraints cover 5450 paths, 0 nets, and 1816 connections

Design statistics:
   Minimum period:   6.666ns{1}   (Maximum frequency: 150.015MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Nov 16 15:36:15 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 193 MB



