m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/dimitrissmyrnakis/intelFPGA/20.1/modelsim_ase/linux
Ealu
Z0 w1744055163
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 33
Z3 d/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB
Z4 8/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Alu.vhd
Z5 F/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Alu.vhd
l0
L4 1
VF6lX9`R>:HY22BEQCTDTW0
!s100 LnU037Kl3:CK6XN[9bOC>0
Z6 OV;C;2020.1;71
32
Z7 !s110 1744801622
!i10b 1
Z8 !s108 1744801622.000000
Z9 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Alu.vhd|
Z10 !s107 /home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Alu.vhd|
!i113 1
Z11 o-work work -2002 -explicit
Z12 tExplicit 1 CvgOpt 0
Abehavional
R1
R2
DEx4 work 3 alu 0 22 F6lX9`R>:HY22BEQCTDTW0
!i122 33
l47
L25 41
VX?Gi09n=N@<79CZZ83FH;3
!s100 c4V]BQ??ZSMG8M[45Ajbf1
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Ealu_testbench
Z13 w1744056209
R1
R2
!i122 34
R3
Z14 8/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Alu_Testbench.vhd
Z15 F/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Alu_Testbench.vhd
l0
L4 1
VP?;?Jbj:VI<6Q:FNjfWGY1
!s100 DPBm;LAgckB9m?1PmQmA50
R6
32
R7
!i10b 1
R8
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Alu_Testbench.vhd|
Z17 !s107 /home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Alu_Testbench.vhd|
!i113 1
R11
R12
Abehavonal
R1
R2
DEx4 work 13 alu_testbench 0 22 P?;?Jbj:VI<6Q:FNjfWGY1
!i122 34
l37
L8 90
Vj@hD=Ccgz3`CI=?^G;ATQ2
!s100 IefTRoG=YJGoZA>Oi`?6Q3
R6
32
R7
!i10b 1
R8
R16
R17
!i113 1
R11
R12
Edregister
Z18 w1744051620
R1
R2
!i122 35
R3
Z19 8/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/DRegister.vhd
Z20 F/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/DRegister.vhd
l0
L5 1
Vka9;j;NF;Wz3aX:<INQk20
!s100 b_9F<>SBA]]K`J4e2_UR`0
R6
32
R7
!i10b 1
R8
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/DRegister.vhd|
Z22 !s107 /home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/DRegister.vhd|
!i113 1
R11
R12
Abehavional
R1
R2
DEx4 work 9 dregister 0 22 ka9;j;NF;Wz3aX:<INQk20
!i122 35
l19
L16 20
V`;Ezll3eQ2TmU[WT;]c;R0
!s100 dH@H3Y[B:1:FAiK[461[:1
R6
32
R7
!i10b 1
R8
R21
R22
!i113 1
R11
R12
Edregister_testbench
Z23 w1744800825
R1
R2
!i122 41
R3
Z24 8/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/DRegister_Testbench.vhd
Z25 F/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/DRegister_Testbench.vhd
l0
L5 1
V3BzmTZ16aS<W?7^:iB@YJ0
!s100 2kFAZIL;W6]Ei66cRe3cJ1
R6
32
Z26 !s110 1744801623
!i10b 1
Z27 !s108 1744801623.000000
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/DRegister_Testbench.vhd|
Z29 !s107 /home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/DRegister_Testbench.vhd|
!i113 1
R11
R12
Atestbench
R1
R2
Z30 DEx4 work 19 dregister_testbench 0 22 3BzmTZ16aS<W?7^:iB@YJ0
!i122 41
l23
Z31 L8 52
Z32 Ve2aY?I=e^KR0E_fH^3P141
Z33 !s100 6iX<7a7jBQZeQIJ2oYDmA1
R6
32
R26
!i10b 1
R27
R28
R29
!i113 1
R11
R12
Einteger_unit
Z34 w1743964684
R1
R2
!i122 36
R3
Z35 8/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/INTEGER_UNIT.vhd
Z36 F/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/INTEGER_UNIT.vhd
l0
L4 1
V>0^CC]B0cZJA@Ej1B=[mM2
!s100 i6=^hid`YoccEUaf`=VXm1
R6
32
R7
!i10b 1
R8
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/INTEGER_UNIT.vhd|
Z38 !s107 /home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/INTEGER_UNIT.vhd|
!i113 1
R11
R12
Abehavonal
R1
R2
DEx4 work 12 integer_unit 0 22 >0^CC]B0cZJA@Ej1B=[mM2
!i122 36
l31
L20 33
VS;N4KSCI:zHin`@55emVG3
!s100 Qc0UB_9<K7KWO=H604TmD1
R6
32
R7
!i10b 1
R8
R37
R38
!i113 1
R11
R12
Einteger_unit_testbench
Z39 w1744798695
Z40 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z41 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R1
R2
!i122 37
R3
Z42 8/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/INTEGER_UNIT_TESTBENCH.vhd
Z43 F/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/INTEGER_UNIT_TESTBENCH.vhd
l0
L8 1
VmRiikn1JWJEeFj5P649nK3
!s100 9:7jYQbDB2^NbBFGCQ3nG2
R6
32
R26
!i10b 1
R8
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/INTEGER_UNIT_TESTBENCH.vhd|
Z45 !s107 /home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/INTEGER_UNIT_TESTBENCH.vhd|
!i113 1
R11
R12
Abehavoral
R40
R41
R1
R2
DEx4 work 22 integer_unit_testbench 0 22 mRiikn1JWJEeFj5P649nK3
!i122 37
l41
L13 62
VLllQlhoONA1ehQANMk_aF2
!s100 1YgYDmo<n8JMfZ3>[ZXO<2
R6
32
R26
!i10b 1
R8
R44
R45
!i113 1
R11
R12
Esalu_testbench
Z46 w1744801616
R1
R2
!i122 38
R3
Z47 8/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/SALU_Testbench.vhd
Z48 F/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/SALU_Testbench.vhd
l0
L4 1
V>Hkk^=kKj]80iHSRhi:`=0
!s100 O;kCC05Hk8S?ML8LI[cKT0
R6
32
R26
!i10b 1
R27
Z49 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/SALU_Testbench.vhd|
Z50 !s107 /home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/SALU_Testbench.vhd|
!i113 1
R11
R12
Atest
R1
R2
DEx4 work 14 salu_testbench 0 22 >Hkk^=kKj]80iHSRhi:`=0
!i122 38
l28
L8 111
V822<D6:2ZC:LzVR6HMWTd3
!s100 c2j:P7YH:F=fMECWT@;1l3
R6
32
R26
!i10b 1
R27
R49
R50
!i113 1
R11
R12
Esynchronus_alu
Z51 w1744801511
R1
R2
!i122 39
R3
Z52 8/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Synchronus_Alu.vhd
Z53 F/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Synchronus_Alu.vhd
l0
L4 1
Va;C`TSNzd>]mb_>eVg[nO2
!s100 _mQX]]LoFP54@3HRO?1W30
R6
32
R26
!i10b 1
R27
Z54 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Synchronus_Alu.vhd|
Z55 !s107 /home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Synchronus_Alu.vhd|
!i113 1
R11
R12
Abehavional
R1
R2
DEx4 work 14 synchronus_alu 0 22 a;C`TSNzd>]mb_>eVg[nO2
!i122 39
l59
L18 72
VKLO@g_k3=<20lk0[`OJNR0
!s100 _855M?LFln:Cd7Fe`b>J81
R6
32
R26
!i10b 1
R27
R54
R55
!i113 1
R11
R12
Etest
Z56 w1743789637
R1
R2
!i122 40
R3
Z57 8/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Test.vhd
Z58 F/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Test.vhd
l0
L4 1
Vib[U>=GD=mQ]nAV3<[=S@0
!s100 eHgDe[VgEMQF2QE_KG]oc3
R6
32
R26
!i10b 1
R27
Z59 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|/home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Test.vhd|
Z60 !s107 /home/dimitrissmyrnakis/Desktop/Projects/FPGA_PROJECTS/LAB/Test.vhd|
!i113 1
R11
R12
Adataflow
R1
R2
DEx4 work 4 test 0 22 ib[U>=GD=mQ]nAV3<[=S@0
!i122 40
l10
L9 4
V72a1Pn>^^[DA0?M<I:D3h2
!s100 l]m1Si8Jek[0JHIlT66HD2
R6
32
R26
!i10b 1
R27
R59
R60
!i113 1
R11
R12
