// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.2
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _combine_HH_
#define _combine_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "pitchshifting.h"
#include "cal_mag_phase.h"
#include "FFT.h"
#include "combine_mul_40ns_20ns_60_4.h"
#include "combine_input_V.h"
#include "pitchshifting_wn_V_1.h"
#include "combine_currentFrame_V.h"
#include "combine_magFrame_V.h"
#include "combine_phaseFrame_V.h"
#include "combine_previousPhase_V.h"
#include "combine_time_domain_V.h"

namespace ap_rtl {

struct combine : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > currentFrameWindowed_V_address0;
    sc_out< sc_logic > currentFrameWindowed_V_ce0;
    sc_out< sc_logic > currentFrameWindowed_V_we0;
    sc_out< sc_lv<32> > currentFrameWindowed_V_d0;
    sc_in< sc_lv<32> > currentFrameWindowed_V_q0;
    sc_out< sc_lv<10> > currentFrameWindowed_V_address1;
    sc_out< sc_logic > currentFrameWindowed_V_ce1;
    sc_in< sc_lv<32> > currentFrameWindowed_V_q1;
    sc_out< sc_lv<10> > imag_V_address0;
    sc_out< sc_logic > imag_V_ce0;
    sc_out< sc_logic > imag_V_we0;
    sc_out< sc_lv<32> > imag_V_d0;
    sc_in< sc_lv<32> > imag_V_q0;
    sc_out< sc_lv<10> > imag_V_address1;
    sc_out< sc_logic > imag_V_ce1;
    sc_in< sc_lv<32> > imag_V_q1;


    // Module declarations
    combine(sc_module_name name);
    SC_HAS_PROCESS(combine);

    ~combine();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    combine_input_V* input_V_U;
    pitchshifting_wn_V_1* wn_V_U;
    combine_currentFrame_V* currentFrame_V_U;
    combine_magFrame_V* magFrame_V_U;
    combine_phaseFrame_V* phaseFrame_V_U;
    combine_previousPhase_V* previousPhase_V_U;
    combine_time_domain_V* time_domain_V_U;
    pitchshifting* grp_pitchshifting_fu_182;
    cal_mag_phase* grp_cal_mag_phase_fu_192;
    FFT* grp_FFT_fu_202;
    combine_mul_40ns_20ns_60_4<54,4,40,20,60>* combine_mul_40ns_20ns_60_4_U54;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_lv<10> > input_V_address0;
    sc_signal< sc_logic > input_V_ce0;
    sc_signal< sc_lv<17> > input_V_q0;
    sc_signal< sc_lv<10> > wn_V_address0;
    sc_signal< sc_logic > wn_V_ce0;
    sc_signal< sc_lv<20> > wn_V_q0;
    sc_signal< sc_lv<11> > i_reg_170;
    sc_signal< sc_lv<11> > p_rec_fu_221_p2;
    sc_signal< sc_lv<11> > counter_input_1_fu_233_p2;
    sc_signal< sc_lv<11> > counter_input_1_reg_309;
    sc_signal< sc_lv<64> > tmp_fu_239_p1;
    sc_signal< sc_lv<64> > tmp_reg_314;
    sc_signal< sc_lv<1> > exitcond6_fu_227_p2;
    sc_signal< sc_lv<1> > exitcond_fu_244_p2;
    sc_signal< sc_lv<1> > exitcond_reg_324;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_324_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_324_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_324_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_324_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_exitcond_reg_324_pp0_it5;
    sc_signal< sc_lv<11> > i_1_fu_250_p2;
    sc_signal< sc_lv<64> > tmp_8_fu_256_p1;
    sc_signal< sc_lv<64> > tmp_8_reg_333;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_8_reg_333_pp0_it1;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_8_reg_333_pp0_it2;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_8_reg_333_pp0_it3;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_8_reg_333_pp0_it4;
    sc_signal< sc_lv<64> > ap_reg_ppstg_tmp_8_reg_333_pp0_it5;
    sc_signal< sc_lv<17> > currentFrame_V_q0;
    sc_signal< sc_lv<17> > currentFrame_V_load_reg_348;
    sc_signal< sc_lv<20> > wn_V_load_reg_353;
    sc_signal< sc_lv<40> > r_V_fu_268_p2;
    sc_signal< sc_lv<40> > r_V_reg_358;
    sc_signal< sc_lv<10> > currentFrame_V_address0;
    sc_signal< sc_logic > currentFrame_V_ce0;
    sc_signal< sc_logic > currentFrame_V_we0;
    sc_signal< sc_lv<17> > currentFrame_V_d0;
    sc_signal< sc_lv<10> > magFrame_V_address0;
    sc_signal< sc_logic > magFrame_V_ce0;
    sc_signal< sc_logic > magFrame_V_we0;
    sc_signal< sc_lv<32> > magFrame_V_d0;
    sc_signal< sc_lv<32> > magFrame_V_q0;
    sc_signal< sc_lv<10> > phaseFrame_V_address0;
    sc_signal< sc_logic > phaseFrame_V_ce0;
    sc_signal< sc_logic > phaseFrame_V_we0;
    sc_signal< sc_lv<26> > phaseFrame_V_d0;
    sc_signal< sc_lv<26> > phaseFrame_V_q0;
    sc_signal< sc_lv<10> > phaseFrame_V_address1;
    sc_signal< sc_logic > phaseFrame_V_ce1;
    sc_signal< sc_logic > phaseFrame_V_we1;
    sc_signal< sc_lv<26> > phaseFrame_V_d1;
    sc_signal< sc_lv<10> > previousPhase_V_address0;
    sc_signal< sc_logic > previousPhase_V_ce0;
    sc_signal< sc_logic > previousPhase_V_we0;
    sc_signal< sc_lv<1> > previousPhase_V_d0;
    sc_signal< sc_lv<1> > previousPhase_V_q0;
    sc_signal< sc_lv<10> > time_domain_V_address0;
    sc_signal< sc_logic > time_domain_V_ce0;
    sc_signal< sc_logic > time_domain_V_we0;
    sc_signal< sc_lv<32> > time_domain_V_d0;
    sc_signal< sc_logic > grp_pitchshifting_fu_182_ap_start;
    sc_signal< sc_logic > grp_pitchshifting_fu_182_ap_done;
    sc_signal< sc_logic > grp_pitchshifting_fu_182_ap_idle;
    sc_signal< sc_logic > grp_pitchshifting_fu_182_ap_ready;
    sc_signal< sc_lv<10> > grp_pitchshifting_fu_182_amplitude_V_address0;
    sc_signal< sc_logic > grp_pitchshifting_fu_182_amplitude_V_ce0;
    sc_signal< sc_lv<32> > grp_pitchshifting_fu_182_amplitude_V_q0;
    sc_signal< sc_lv<10> > grp_pitchshifting_fu_182_angle_V_address0;
    sc_signal< sc_logic > grp_pitchshifting_fu_182_angle_V_ce0;
    sc_signal< sc_lv<26> > grp_pitchshifting_fu_182_angle_V_q0;
    sc_signal< sc_lv<10> > grp_pitchshifting_fu_182_previousPhase_V_address0;
    sc_signal< sc_logic > grp_pitchshifting_fu_182_previousPhase_V_ce0;
    sc_signal< sc_lv<1> > grp_pitchshifting_fu_182_previousPhase_V_q0;
    sc_signal< sc_lv<10> > grp_pitchshifting_fu_182_time_domain_V_address0;
    sc_signal< sc_logic > grp_pitchshifting_fu_182_time_domain_V_ce0;
    sc_signal< sc_logic > grp_pitchshifting_fu_182_time_domain_V_we0;
    sc_signal< sc_lv<32> > grp_pitchshifting_fu_182_time_domain_V_d0;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_192_ap_start;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_192_ap_done;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_192_ap_idle;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_192_ap_ready;
    sc_signal< sc_lv<10> > grp_cal_mag_phase_fu_192_magFrame_V_address0;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_192_magFrame_V_ce0;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_192_magFrame_V_we0;
    sc_signal< sc_lv<32> > grp_cal_mag_phase_fu_192_magFrame_V_d0;
    sc_signal< sc_lv<10> > grp_cal_mag_phase_fu_192_phaseFrame_V_address0;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_192_phaseFrame_V_ce0;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_192_phaseFrame_V_we0;
    sc_signal< sc_lv<26> > grp_cal_mag_phase_fu_192_phaseFrame_V_d0;
    sc_signal< sc_lv<10> > grp_cal_mag_phase_fu_192_phaseFrame_V_address1;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_192_phaseFrame_V_ce1;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_192_phaseFrame_V_we1;
    sc_signal< sc_lv<26> > grp_cal_mag_phase_fu_192_phaseFrame_V_d1;
    sc_signal< sc_lv<10> > grp_cal_mag_phase_fu_192_real_V_address0;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_192_real_V_ce0;
    sc_signal< sc_lv<32> > grp_cal_mag_phase_fu_192_real_V_q0;
    sc_signal< sc_lv<10> > grp_cal_mag_phase_fu_192_imag_V_address0;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_192_imag_V_ce0;
    sc_signal< sc_lv<32> > grp_cal_mag_phase_fu_192_imag_V_q0;
    sc_signal< sc_logic > grp_FFT_fu_202_ap_start;
    sc_signal< sc_logic > grp_FFT_fu_202_ap_done;
    sc_signal< sc_logic > grp_FFT_fu_202_ap_idle;
    sc_signal< sc_logic > grp_FFT_fu_202_ap_ready;
    sc_signal< sc_lv<10> > grp_FFT_fu_202_xreal_V_address0;
    sc_signal< sc_logic > grp_FFT_fu_202_xreal_V_ce0;
    sc_signal< sc_logic > grp_FFT_fu_202_xreal_V_we0;
    sc_signal< sc_lv<32> > grp_FFT_fu_202_xreal_V_d0;
    sc_signal< sc_lv<32> > grp_FFT_fu_202_xreal_V_q0;
    sc_signal< sc_lv<10> > grp_FFT_fu_202_xreal_V_address1;
    sc_signal< sc_logic > grp_FFT_fu_202_xreal_V_ce1;
    sc_signal< sc_lv<32> > grp_FFT_fu_202_xreal_V_q1;
    sc_signal< sc_lv<10> > grp_FFT_fu_202_ximag_V_address0;
    sc_signal< sc_logic > grp_FFT_fu_202_ximag_V_ce0;
    sc_signal< sc_logic > grp_FFT_fu_202_ximag_V_we0;
    sc_signal< sc_lv<32> > grp_FFT_fu_202_ximag_V_d0;
    sc_signal< sc_lv<32> > grp_FFT_fu_202_ximag_V_q0;
    sc_signal< sc_lv<10> > grp_FFT_fu_202_ximag_V_address1;
    sc_signal< sc_logic > grp_FFT_fu_202_ximag_V_ce1;
    sc_signal< sc_lv<32> > grp_FFT_fu_202_ximag_V_q1;
    sc_signal< sc_lv<11> > p_049_rec_reg_148;
    sc_signal< sc_lv<1> > exitcond7_fu_215_p2;
    sc_signal< sc_lv<11> > counter_input_reg_159;
    sc_signal< sc_logic > grp_pitchshifting_fu_182_ap_start_ap_start_reg;
    sc_signal< sc_logic > grp_cal_mag_phase_fu_192_ap_start_ap_start_reg;
    sc_signal< sc_logic > grp_FFT_fu_202_ap_start_ap_start_reg;
    sc_signal< sc_lv<64> > p_049_rec_cast_fu_210_p1;
    sc_signal< sc_lv<32> > tmp_10_fu_293_p1;
    sc_signal< sc_lv<20> > r_V_fu_268_p0;
    sc_signal< sc_lv<17> > r_V_fu_268_p1;
    sc_signal< sc_lv<40> > grp_fu_277_p0;
    sc_signal< sc_lv<20> > grp_fu_277_p1;
    sc_signal< sc_lv<60> > grp_fu_277_p2;
    sc_signal< sc_lv<20> > tmp_103_fu_283_p4;
    sc_signal< sc_logic > grp_fu_277_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_lv<60> > grp_fu_277_p00;
    sc_signal< sc_lv<40> > r_V_fu_268_p00;
    sc_signal< sc_lv<40> > r_V_fu_268_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_st1_fsm_0;
    static const sc_lv<4> ap_ST_st2_fsm_1;
    static const sc_lv<4> ap_ST_st3_fsm_2;
    static const sc_lv<4> ap_ST_st4_fsm_3;
    static const sc_lv<4> ap_ST_pp0_stg0_fsm_4;
    static const sc_lv<4> ap_ST_st12_fsm_5;
    static const sc_lv<4> ap_ST_st13_fsm_6;
    static const sc_lv<4> ap_ST_st14_fsm_7;
    static const sc_lv<4> ap_ST_st15_fsm_8;
    static const sc_lv<4> ap_ST_st16_fsm_9;
    static const sc_lv<4> ap_ST_st17_fsm_10;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<17> ap_const_lv17_0;
    static const sc_lv<11> ap_const_lv11_400;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<60> ap_const_lv60_B504F;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_3B;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_counter_input_1_fu_233_p2();
    void thread_currentFrameWindowed_V_address0();
    void thread_currentFrameWindowed_V_address1();
    void thread_currentFrameWindowed_V_ce0();
    void thread_currentFrameWindowed_V_ce1();
    void thread_currentFrameWindowed_V_d0();
    void thread_currentFrameWindowed_V_we0();
    void thread_currentFrame_V_address0();
    void thread_currentFrame_V_ce0();
    void thread_currentFrame_V_d0();
    void thread_currentFrame_V_we0();
    void thread_exitcond6_fu_227_p2();
    void thread_exitcond7_fu_215_p2();
    void thread_exitcond_fu_244_p2();
    void thread_grp_FFT_fu_202_ap_start();
    void thread_grp_FFT_fu_202_ximag_V_q0();
    void thread_grp_FFT_fu_202_ximag_V_q1();
    void thread_grp_FFT_fu_202_xreal_V_q0();
    void thread_grp_FFT_fu_202_xreal_V_q1();
    void thread_grp_cal_mag_phase_fu_192_ap_start();
    void thread_grp_cal_mag_phase_fu_192_imag_V_q0();
    void thread_grp_cal_mag_phase_fu_192_real_V_q0();
    void thread_grp_fu_277_ce();
    void thread_grp_fu_277_p0();
    void thread_grp_fu_277_p00();
    void thread_grp_fu_277_p1();
    void thread_grp_pitchshifting_fu_182_amplitude_V_q0();
    void thread_grp_pitchshifting_fu_182_angle_V_q0();
    void thread_grp_pitchshifting_fu_182_ap_start();
    void thread_grp_pitchshifting_fu_182_previousPhase_V_q0();
    void thread_i_1_fu_250_p2();
    void thread_imag_V_address0();
    void thread_imag_V_address1();
    void thread_imag_V_ce0();
    void thread_imag_V_ce1();
    void thread_imag_V_d0();
    void thread_imag_V_we0();
    void thread_input_V_address0();
    void thread_input_V_ce0();
    void thread_magFrame_V_address0();
    void thread_magFrame_V_ce0();
    void thread_magFrame_V_d0();
    void thread_magFrame_V_we0();
    void thread_p_049_rec_cast_fu_210_p1();
    void thread_p_rec_fu_221_p2();
    void thread_phaseFrame_V_address0();
    void thread_phaseFrame_V_address1();
    void thread_phaseFrame_V_ce0();
    void thread_phaseFrame_V_ce1();
    void thread_phaseFrame_V_d0();
    void thread_phaseFrame_V_d1();
    void thread_phaseFrame_V_we0();
    void thread_phaseFrame_V_we1();
    void thread_previousPhase_V_address0();
    void thread_previousPhase_V_ce0();
    void thread_previousPhase_V_d0();
    void thread_previousPhase_V_we0();
    void thread_r_V_fu_268_p0();
    void thread_r_V_fu_268_p00();
    void thread_r_V_fu_268_p1();
    void thread_r_V_fu_268_p10();
    void thread_r_V_fu_268_p2();
    void thread_time_domain_V_address0();
    void thread_time_domain_V_ce0();
    void thread_time_domain_V_d0();
    void thread_time_domain_V_we0();
    void thread_tmp_103_fu_283_p4();
    void thread_tmp_10_fu_293_p1();
    void thread_tmp_8_fu_256_p1();
    void thread_tmp_fu_239_p1();
    void thread_wn_V_address0();
    void thread_wn_V_ce0();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
