// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.1
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// AXI4LiteS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : reserved
// 0x14 : Data signal of input_r
//        bit 31~0 - input_r[31:0] (Read/Write)
// 0x18 : reserved
// 0x1c : Data signal of output_r
//        bit 31~0 - output_r[31:0] (Read)
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XADD_FIVE_AXI4LITES_ADDR_INPUT_R_DATA  0x14
#define XADD_FIVE_AXI4LITES_BITS_INPUT_R_DATA  32
#define XADD_FIVE_AXI4LITES_ADDR_OUTPUT_R_DATA 0x1c
#define XADD_FIVE_AXI4LITES_BITS_OUTPUT_R_DATA 32

