Determining the location of the ModelSim executable...

Using: /opt/intelFPGA_lite/20.1/modelsim_ase/bin

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both Questa Intel FPGA Edition and ModelSim executables are available, Questa Intel FPGA Edition will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SD-Coprocessor -c main --vector_source="/home/kake/disco_2/SD/Problema-SD-2025-2/control_memory.vwf" --testbench_file="/home/kake/disco_2/SD/Problema-SD-2025-2/simulation/qsim/control_memory.vwf.vt"

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.    Info: Your use of Altera Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Altera Program License     Info: Subscription Agreement, the Altera Quartus Prime License Agreement,    Info: the Altera IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Altera and sold by Altera or its authorized distributors.  Please    Info: refer to the Altera Software License Subscription Agreements     Info: on the Quartus Prime software download page.    Info: Processing started: Thu Oct  9 20:56:48 2025Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off SD-Coprocessor -c main --vector_source=/home/kake/disco_2/SD/Problema-SD-2025-2/control_memory.vwf --testbench_file=/home/kake/disco_2/SD/Problema-SD-2025-2/simulation/qsim/control_memory.vwf.vtWarning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in designWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
6]" in vector source file when writing test bench files
Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="/home/kake/disco_2/SD/Problema-SD-2025-2/simulation/qsim/" SD-Coprocessor -c main

Info: *******************************************************************Info: Running Quartus Prime EDA Netlist Writer    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition    Info: Copyright (C) 2025  Altera Corporation. All rights reserved.    Info: Your use of Altera Corporation's design tools, logic functions     Info: and other software and tools, and any partner logic     Info: functions, and any output files from any of the foregoing     Info: (including device programming or simulation files), and any     Info: associated documentation or information are expressly subject     Info: to the terms and conditions of the Altera Program License     Info: Subscription Agreement, the Altera Quartus Prime License Agreement,    Info: the Altera IP License Agreement, or other applicable license    Info: agreement, including, without limitation, that your use is for    Info: the sole purpose of programming logic devices manufactured by    Info: Altera and sold by Altera or its authorized distributors.  Please    Info: refer to the Altera Software License Subscription Agreements     Info: on the Quartus Prime software download page.    Info: Processing started: Thu Oct  9 20:56:48 2025Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=/home/kake/disco_2/SD/Problema-SD-2025-2/simulation/qsim/ SD-Coprocessor -c mainWarning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in designWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.Info (204019): Generated file main.vo in folder "/home/kake/disco_2/SD/Problema-SD-2025-2/simulation/qsim//" for EDA simulation toolInfo: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings    Info: Peak virtual memory: 686 megabytes    Info: Processing ended: Thu Oct  9 20:56:49 2025    Info: Elapsed time: 00:00:01    Info: Total CPU time (on all processors): 00:00:01
Completed successfully. 

**** Generating the ModelSim .do script ****

/run/media/kake/disco_2/SD/Problema-SD-2025-2/simulation/qsim/SD-Coprocessor.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

/opt/intelFPGA_lite/20.1/modelsim_ase/bin/vsim -c -do SD-Coprocessor.do

Reading pref.tcl
# 2020.1
# do SD-Coprocessor.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:56:50 on Oct 09,2025# vlog -work work main.vo 
# -- Compiling module memory_control
# # Top level modules:
# 	memory_control# End time: 20:56:50 on Oct 09,2025, Elapsed time: 0:00:00# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020# Start time: 20:56:50 on Oct 09,2025
# vlog -work work control_memory.vwf.vt 
# -- Compiling module memory_control_vlg_vec_tst
# 
# Top level modules:# 	memory_control_vlg_vec_tst
# End time: 20:56:50 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.memory_control_vlg_vec_tst # Start time: 20:56:50 on Oct 09,2025# Loading work.memory_control_vlg_vec_tst# Loading work.memory_control# Loading altera_ver.dffeas# Loading cyclonev_ver.cyclonev_lcell_comb# Loading cyclonev_ver.cyclonev_io_obuf# Loading cyclonev_ver.cyclonev_io_ibuf# Loading cyclonev_ver.cyclonev_clkena# Loading cyclonev_ver.cyclonev_jtag# Loading cyclonev_ver.cyclonev_ram_block# Loading sv_std.std# Loading altera_lnsim_ver.generic_m10k# Loading altera_lnsim_ver.altera_lnsim_functions# Loading altera_lnsim_ver.common_28nm_ram_block# Loading altera_lnsim_ver.common_28nm_ram_register# Loading altera_lnsim_ver.common_28nm_ram_pulse_generator# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'i1'.  Expected 14, found 10.#    Time: 0 ps  Iteration: 0  Instance: /memory_control_vlg_vec_tst/i1 File: control_memory.vwf.vt Line: 46# ** Warning: (vsim-3722) control_memory.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tms'.# ** Warning: (vsim-3722) control_memory.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tck'.# ** Warning: (vsim-3722) control_memory.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tdi'.# ** Warning: (vsim-3722) control_memory.vwf.vt(46): [TFMPC] - Missing connection for port 'altera_reserved_tdo'.# Loading altera_ver.PRIM_GDFF_LOW# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'altera_internal_jtag'.  Expected 21, found 14.#    Time: 0 ps  Iteration: 0  Instance: /memory_control_vlg_vec_tst/i1/altera_internal_jtag File: main.vo Line: 11701# ** Warning: (vsim-3722) main.vo(11701): [TFMPC] - Missing connection for port 'ntrst'.# ** Warning: (vsim-3722) main.vo(11701): [TFMPC] - Missing connection for port 'corectl'.# ** Warning: (vsim-3722) main.vo(11701): [TFMPC] - Missing connection for port 'ntdopinena'.# ** Warning: (vsim-3722) main.vo(11701): [TFMPC] - Missing connection for port 'tckcore'.# ** Warning: (vsim-3722) main.vo(11701): [TFMPC] - Missing connection for port 'tdicore'.# ** Warning: (vsim-3722) main.vo(11701): [TFMPC] - Missing connection for port 'tmscore'.# ** Warning: (vsim-3722) main.vo(11701): [TFMPC] - Missing connection for port 'tdocore'.# ** Warning: Design size of 17331 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.# Expect performance to be adversely affected.
# after#25
# ** Note: $finish    : control_memory.vwf.vt(61)#    Time: 1 us  Iteration: 0  Instance: /memory_control_vlg_vec_tst
# End time: 20:56:52 on Oct 09,2025, Elapsed time: 0:00:02# Errors: 0, Warnings: 14
Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading /run/media/kake/disco_2/SD/Problema-SD-2025-2/control_memory.vwf...

Reading /run/media/kake/disco_2/SD/Problema-SD-2025-2/simulation/qsim/SD-Coprocessor.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to /run/media/kake/disco_2/SD/Problema-SD-2025-2/simulation/qsim/SD-Coprocessor_20251009205652.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.