{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1698392418410 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1698392418410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 15:40:18 2023 " "Processing started: Fri Oct 27 15:40:18 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1698392418410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1698392418410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off cmos4 -c cmos4 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off cmos4 -c cmos4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1698392418410 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1698392419953 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4_8_1200mv_85c_slow.vo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4_8_1200mv_85c_slow.vo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698392420812 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1698392420963 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4_8_1200mv_0c_slow.vo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4_8_1200mv_0c_slow.vo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698392421825 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1698392421982 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4_min_1200mv_0c_fast.vo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4_min_1200mv_0c_fast.vo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698392422877 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "Quartus II" 0 -1 1698392423028 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4.vo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4.vo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698392423901 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "Quartus II" 0 -1 1698392424822 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4_8_1200mv_85c_v_slow.sdo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4_8_1200mv_85c_v_slow.sdo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698392424822 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "Quartus II" 0 -1 1698392425765 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4_8_1200mv_0c_v_slow.sdo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4_8_1200mv_0c_v_slow.sdo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698392425765 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "Quartus II" 0 -1 1698392426703 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4_min_1200mv_0c_v_fast.sdo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4_min_1200mv_0c_v_fast.sdo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698392426703 ""}
{ "Warning" "WSDO_APPROXIMATED_DDR_TIMING_NUMBERS" "third party timing simulation " "Double data rate (DDR) timing delays reported by third party timing simulation are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." {  } {  } 0 200000 "Double data rate (DDR) timing delays reported by %1!s! are preliminary. Run the TimeQuest Timing Analyzer for analyzing delays on paths through the DDR." 0 0 "Quartus II" 0 -1 1698392427645 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "cmos4_v.sdo F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/ simulation " "Generated file cmos4_v.sdo in folder \"F:/old_Quartus_File/cmos_eth_v2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1698392427645 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4765 " "Peak virtual memory: 4765 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1698392427917 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 15:40:27 2023 " "Processing ended: Fri Oct 27 15:40:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1698392427917 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1698392427917 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1698392427917 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1698392427917 ""}
