Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Mar  6 04:03:11 2025
| Host         : Desktop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DSP48A1_control_sets_placed.rpt
| Design       : DSP48A1
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      4 |            2 |
|    16+ |            5 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             282 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------+----------------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+----------------+----------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                |                            |                2 |              4 |
|  clk_IBUF_BUFG | cecarryin_IBUF | CYO/q[0]_i_1__0_n_0        |                1 |              4 |
|  clk_IBUF_BUFG | ceopmode_IBUF  | OPMODE_REG/q[7]_i_1__0_n_0 |                4 |             16 |
|  clk_IBUF_BUFG | ceb_IBUF       | B1_REG/SR[0]               |                4 |             34 |
|  clk_IBUF_BUFG | ced_IBUF       | D_REG/q[17]_i_1__0_n_0     |                5 |             36 |
|  clk_IBUF_BUFG | cep_IBUF       | P_REG/q[47]_i_1__0_n_0     |               18 |             96 |
|  clk_IBUF_BUFG | cec_IBUF       | C_REG/q[47]_i_1_n_0        |               20 |             96 |
+----------------+----------------+----------------------------+------------------+----------------+


