$date
	Wed Jan 14 16:11:28 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module pc_tb $end
$var wire 32 ! pc_out [31:0] $end
$var reg 1 " clk $end
$var reg 32 # pc_in [31:0] $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 32 % pc_in [31:0] $end
$var wire 1 $ reset $end
$var reg 32 & pc_out [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
b1010 %
1$
b1010 #
0"
bx !
$end
#5000
b0 !
b0 &
1"
#10000
0"
b100 #
b100 %
0$
#15000
b100 !
b100 &
1"
#20000
0"
b1000 #
b1000 %
#25000
b1000 !
b1000 &
1"
#30000
0"
