{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 2934, "design__instance__area": 67153.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.11526437848806381, "power__switching__total": 0.08646780997514725, "power__leakage__total": 6.562945600308012e-07, "power__total": 0.2017328441143036, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.288115, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": -0.288115, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.589382, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.401972, "timing__hold__tns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0.0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0.0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.589382, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.404495, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.182925, "clock__skew__worst_setup": -0.526869, "timing__hold__ws": 0.265426, "timing__setup__ws": -4.533559, "timing__hold__tns": 0.0, "timing__setup__tns": -471.443573, "timing__hold__wns": 0.0, "timing__setup__wns": -4.533559, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.265426, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 533, "timing__setup_r2r__ws": -4.533559, "timing__setup_r2r_vio__count": 533, "design__die__bbox": "0.0 0.0 314.905 332.825", "design__core__bbox": "6.72 15.68 308.0 313.6", "design__io": 106, "design__die__area": 104808, "design__core__area": 89757.3, "design__instance__count__stdcell": 2934, "design__instance__area__stdcell": 67153.4, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.748166, "design__instance__utilization__stdcell": 0.748166, "floorplan__design__io": 104, "design__io__hpwl": 17587381, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 100924, "design__violations": 0, "design__instance__count__setup_buffer": 39, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 2258, "route__net__special": 2, "route__drc_errors__iter:1": 1456, "route__wirelength__iter:1": 113787, "route__drc_errors__iter:2": 369, "route__wirelength__iter:2": 112752, "route__drc_errors__iter:3": 303, "route__wirelength__iter:3": 112262, "route__drc_errors__iter:4": 79, "route__wirelength__iter:4": 112063, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 111956, "route__drc_errors": 0, "route__wirelength": 111956, "route__vias": 16026, "route__vias__singlecut": 16026, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 675.91, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.518323, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": -0.518323, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.479601, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.018627, "timing__hold__tns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__tns__corner:nom_ss_125C_4v50": -407.061859, "timing__hold__wns__corner:nom_ss_125C_4v50": 0.0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.018627, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.317495, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 173, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.018627, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 173, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.185469, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": -0.185469, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.267636, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.577933, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.267636, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.224972, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2844, "clock__skew__worst_setup__corner:min_tt_025C_5v00": -0.2844, "timing__hold__ws__corner:min_tt_025C_5v00": 0.586004, "timing__setup__ws__corner:min_tt_025C_5v00": 2.579427, "timing__hold__tns__corner:min_tt_025C_5v00": 0.0, "timing__setup__tns__corner:min_tt_025C_5v00": 0.0, "timing__hold__wns__corner:min_tt_025C_5v00": 0.0, "timing__setup__wns__corner:min_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.586004, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.628234, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.51162, "clock__skew__worst_setup__corner:min_ss_125C_4v50": -0.51162, "timing__hold__ws__corner:min_ss_125C_4v50": 0.524654, "timing__setup__ws__corner:min_ss_125C_4v50": -3.591689, "timing__hold__tns__corner:min_ss_125C_4v50": 0.0, "timing__setup__tns__corner:min_ss_125C_4v50": -356.862152, "timing__hold__wns__corner:min_ss_125C_4v50": 0.0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.591689, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.311877, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 168, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.591689, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 168, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.182925, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": -0.182925, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.265426, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.685651, "timing__hold__tns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.265426, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.393084, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.292718, "clock__skew__worst_setup__corner:max_tt_025C_5v00": -0.292718, "timing__hold__ws__corner:max_tt_025C_5v00": 0.593447, "timing__setup__ws__corner:max_tt_025C_5v00": 2.134266, "timing__hold__tns__corner:max_tt_025C_5v00": 0.0, "timing__setup__tns__corner:max_tt_025C_5v00": 0.0, "timing__hold__wns__corner:max_tt_025C_5v00": 0.0, "timing__setup__wns__corner:max_tt_025C_5v00": 0.0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.593447, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.134266, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.526869, "clock__skew__worst_setup__corner:max_ss_125C_4v50": -0.526869, "timing__hold__ws__corner:max_ss_125C_4v50": 0.426492, "timing__setup__ws__corner:max_ss_125C_4v50": -4.533559, "timing__hold__tns__corner:max_ss_125C_4v50": 0.0, "timing__setup__tns__corner:max_ss_125C_4v50": -471.443573, "timing__hold__wns__corner:max_ss_125C_4v50": 0.0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.533559, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.324265, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 192, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.533559, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 192, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.188262, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": -0.188262, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.270295, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.435962, "timing__hold__tns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0.0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0.0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.270295, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.026211, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 0, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.96028, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 0.0127511, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.0397221, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0410367, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.0120379, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0410367, "ir__voltage__worst": 4.96, "ir__drop__avg": 0.0128, "ir__drop__worst": 0.0397, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}