// Seed: 3692953647
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input supply0 id_2
);
  logic id_4;
  assign module_2.id_4 = 0;
endmodule
module module_1 (
    input  wor  id_0,
    input  wire id_1,
    input  tri0 id_2,
    output wand id_3,
    input  wor  id_4
);
  assign id_3 = -1 ? id_4 << id_2 : id_2 != id_0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    output tri0 id_1,
    output supply1 id_2,
    input wor id_3,
    input uwire id_4
);
  wire [-1 : 1] id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0
  );
endmodule
