# riscv-single-cycle

This is how we implement RISC-V on a single cycle (one clock)