library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_arith.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;

entity MopCode is
    Port ( opCode : in  STD_LOGIC_VECTOR (4 downto 0);
           microOpCode : out  STD_LOGIC_VECTOR (19 downto 0));
end MopCode;

architecture Behavioral of MopCode is
    type arreglo is array ( 0 to (2**5)-1 ) of std_logic_vector(19 downto 0);
    constant aux : arreglo := (
        "00001000000001110001", -- VERIF
        "00000000010000000000", -- LI
        "00000100010000001000", -- LWI
        "00001000000000001100", -- SWI
        "00001010000100110101", -- SW
        "00000100010100110011", -- ADDI
        "00000100010101110011", -- SUBI
        "00000100010100000011", -- ANDI
        "00000100010100010011", -- ORI
        "00000100010100100011", -- XORI
        "00000100010111010011", -- NANDI
        "00000100010111000011", -- NORI
        "00000100010110100011", -- XNORI
        "10010000001100110011", -- BEQI
        "10010000001100110011", -- BNEI
        "10010000001100110011", -- BLTI
        "10010000001100110011", -- BLETI
        "10010000001100110011", -- BGTI
        "10010000001100110011", -- BGETI
        "00010000000000000000", -- B
        "01010000000000000000", -- CALL
        "00100000000000000000", -- RET
        "00000000000000000000", -- NOP
        "00000110010100110001", -- LW
        
    others => (others => '0')
    );
begin
    microOpCode <= aux(conv_integer(opCode));
end Behavioral;
