

================================================================
== Vivado HLS Report for 'squeeze_out'
================================================================
* Date:           Sat Feb 15 08:01:02 2025

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        partition_0
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.188 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                   Pipeline                  |
    |   min   |   max   |    min    |    max    |  min |  max |                     Type                    |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+
    |     9217|     9218| 46.085 us | 46.090 us |  9216|  9216| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+-----------+-----------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- pixel_channel_loop  |     9217|     9217|         6|          4|          1|  2304|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     72|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    387|    -|
|Register         |        -|      -|     121|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     121|    459|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |cache_index_fu_330_p2             |     +    |      0|  0|  13|           4|           3|
    |i_fu_324_p2                       |     +    |      0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_condition_238                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_245                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_301                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_96                   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op43_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op93_read_state7     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln122_fu_336_p2              |   icmp   |      0|  0|  13|          12|          12|
    |ap_block_pp0_stage1_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage2_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage3_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage1_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state7_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  72|          45|          34|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  33|          6|    1|          6|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_cache_index_01_phi_fu_220_p6  |  15|          3|    4|         12|
    |ap_phi_reg_pp0_iter0_tmp_V_20_reg_231    |  27|          5|   16|         80|
    |ap_phi_reg_pp0_iter1_tmp_V_26_reg_308    |  27|          5|   16|         80|
    |ap_phi_reg_pp0_iter1_tmp_V_32_reg_278    |  33|          6|   16|         96|
    |ap_phi_reg_pp0_iter1_tmp_V_37_reg_294    |  27|          5|   16|         80|
    |cache_index_01_reg_216                   |   9|          2|    4|          8|
    |i_02_reg_264                             |   9|          2|   12|         24|
    |in_0_V_V_blk_n                           |   9|          2|    1|          2|
    |in_10_V_V_blk_n                          |   9|          2|    1|          2|
    |in_11_V_V_blk_n                          |   9|          2|    1|          2|
    |in_12_V_V_blk_n                          |   9|          2|    1|          2|
    |in_13_V_V_blk_n                          |   9|          2|    1|          2|
    |in_14_V_V_blk_n                          |   9|          2|    1|          2|
    |in_15_V_V_blk_n                          |   9|          2|    1|          2|
    |in_1_V_V_blk_n                           |   9|          2|    1|          2|
    |in_2_V_V_blk_n                           |   9|          2|    1|          2|
    |in_3_V_V_blk_n                           |   9|          2|    1|          2|
    |in_4_V_V_blk_n                           |   9|          2|    1|          2|
    |in_5_V_V_blk_n                           |   9|          2|    1|          2|
    |in_6_V_V_blk_n                           |   9|          2|    1|          2|
    |in_7_V_V_blk_n                           |   9|          2|    1|          2|
    |in_8_V_V_blk_n                           |   9|          2|    1|          2|
    |in_9_V_V_blk_n                           |   9|          2|    1|          2|
    |out_0_V_V_blk_n                          |   9|          2|    1|          2|
    |out_1_V_V_blk_n                          |   9|          2|    1|          2|
    |out_2_V_V_blk_n                          |   9|          2|    1|          2|
    |out_3_V_V_blk_n                          |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 387|         80|  108|        432|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   5|   0|    5|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter0_tmp_V_20_reg_231  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter0_tmp_V_26_reg_308  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_tmp_V_26_reg_308  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_tmp_V_32_reg_278  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_tmp_V_37_reg_294  |  16|   0|   16|          0|
    |cache_index_01_reg_216                 |   4|   0|    4|          0|
    |cache_index_reg_404                    |   4|   0|    4|          0|
    |i_02_reg_264                           |  12|   0|   12|          0|
    |i_reg_374                              |  12|   0|   12|          0|
    |icmp_ln122_reg_409                     |   1|   0|    1|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 121|   0|  121|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |  squeeze_out | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |  squeeze_out | return value |
|ap_start           |  in |    1| ap_ctrl_hs |  squeeze_out | return value |
|ap_done            | out |    1| ap_ctrl_hs |  squeeze_out | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |  squeeze_out | return value |
|ap_idle            | out |    1| ap_ctrl_hs |  squeeze_out | return value |
|ap_ready           | out |    1| ap_ctrl_hs |  squeeze_out | return value |
|in_9_V_V_dout      |  in |   16|   ap_fifo  |   in_9_V_V   |    pointer   |
|in_9_V_V_empty_n   |  in |    1|   ap_fifo  |   in_9_V_V   |    pointer   |
|in_9_V_V_read      | out |    1|   ap_fifo  |   in_9_V_V   |    pointer   |
|in_13_V_V_dout     |  in |   16|   ap_fifo  |   in_13_V_V  |    pointer   |
|in_13_V_V_empty_n  |  in |    1|   ap_fifo  |   in_13_V_V  |    pointer   |
|in_13_V_V_read     | out |    1|   ap_fifo  |   in_13_V_V  |    pointer   |
|in_5_V_V_dout      |  in |   16|   ap_fifo  |   in_5_V_V   |    pointer   |
|in_5_V_V_empty_n   |  in |    1|   ap_fifo  |   in_5_V_V   |    pointer   |
|in_5_V_V_read      | out |    1|   ap_fifo  |   in_5_V_V   |    pointer   |
|in_1_V_V_dout      |  in |   16|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_empty_n   |  in |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_1_V_V_read      | out |    1|   ap_fifo  |   in_1_V_V   |    pointer   |
|in_15_V_V_dout     |  in |   16|   ap_fifo  |   in_15_V_V  |    pointer   |
|in_15_V_V_empty_n  |  in |    1|   ap_fifo  |   in_15_V_V  |    pointer   |
|in_15_V_V_read     | out |    1|   ap_fifo  |   in_15_V_V  |    pointer   |
|in_0_V_V_dout      |  in |   16|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_empty_n   |  in |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_0_V_V_read      | out |    1|   ap_fifo  |   in_0_V_V   |    pointer   |
|in_2_V_V_dout      |  in |   16|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_empty_n   |  in |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_2_V_V_read      | out |    1|   ap_fifo  |   in_2_V_V   |    pointer   |
|in_3_V_V_dout      |  in |   16|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_empty_n   |  in |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_3_V_V_read      | out |    1|   ap_fifo  |   in_3_V_V   |    pointer   |
|in_4_V_V_dout      |  in |   16|   ap_fifo  |   in_4_V_V   |    pointer   |
|in_4_V_V_empty_n   |  in |    1|   ap_fifo  |   in_4_V_V   |    pointer   |
|in_4_V_V_read      | out |    1|   ap_fifo  |   in_4_V_V   |    pointer   |
|in_6_V_V_dout      |  in |   16|   ap_fifo  |   in_6_V_V   |    pointer   |
|in_6_V_V_empty_n   |  in |    1|   ap_fifo  |   in_6_V_V   |    pointer   |
|in_6_V_V_read      | out |    1|   ap_fifo  |   in_6_V_V   |    pointer   |
|in_7_V_V_dout      |  in |   16|   ap_fifo  |   in_7_V_V   |    pointer   |
|in_7_V_V_empty_n   |  in |    1|   ap_fifo  |   in_7_V_V   |    pointer   |
|in_7_V_V_read      | out |    1|   ap_fifo  |   in_7_V_V   |    pointer   |
|in_8_V_V_dout      |  in |   16|   ap_fifo  |   in_8_V_V   |    pointer   |
|in_8_V_V_empty_n   |  in |    1|   ap_fifo  |   in_8_V_V   |    pointer   |
|in_8_V_V_read      | out |    1|   ap_fifo  |   in_8_V_V   |    pointer   |
|in_10_V_V_dout     |  in |   16|   ap_fifo  |   in_10_V_V  |    pointer   |
|in_10_V_V_empty_n  |  in |    1|   ap_fifo  |   in_10_V_V  |    pointer   |
|in_10_V_V_read     | out |    1|   ap_fifo  |   in_10_V_V  |    pointer   |
|in_11_V_V_dout     |  in |   16|   ap_fifo  |   in_11_V_V  |    pointer   |
|in_11_V_V_empty_n  |  in |    1|   ap_fifo  |   in_11_V_V  |    pointer   |
|in_11_V_V_read     | out |    1|   ap_fifo  |   in_11_V_V  |    pointer   |
|in_12_V_V_dout     |  in |   16|   ap_fifo  |   in_12_V_V  |    pointer   |
|in_12_V_V_empty_n  |  in |    1|   ap_fifo  |   in_12_V_V  |    pointer   |
|in_12_V_V_read     | out |    1|   ap_fifo  |   in_12_V_V  |    pointer   |
|in_14_V_V_dout     |  in |   16|   ap_fifo  |   in_14_V_V  |    pointer   |
|in_14_V_V_empty_n  |  in |    1|   ap_fifo  |   in_14_V_V  |    pointer   |
|in_14_V_V_read     | out |    1|   ap_fifo  |   in_14_V_V  |    pointer   |
|out_0_V_V_din      | out |   16|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_full_n   |  in |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_0_V_V_write    | out |    1|   ap_fifo  |   out_0_V_V  |    pointer   |
|out_1_V_V_din      | out |   16|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_full_n   |  in |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_1_V_V_write    | out |    1|   ap_fifo  |   out_1_V_V  |    pointer   |
|out_2_V_V_din      | out |   16|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_full_n   |  in |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_2_V_V_write    | out |    1|   ap_fifo  |   out_2_V_V  |    pointer   |
|out_3_V_V_din      | out |   16|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_full_n   |  in |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
|out_3_V_V_write    | out |    1|   ap_fifo  |   out_3_V_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 2 3 4 5 7 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 7 
6 --> 2 
7 --> 6 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_15_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_14_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_13_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_12_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_11_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %out_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "br label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122]   --->   Operation 28 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%cache_index_01 = phi i4 [ 0, %0 ], [ %cache_index, %pixel_channel_loop_end ], [ 0, %4 ]"   --->   Operation 29 'phi' 'cache_index_01' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 30 [1/1] (2.18ns)   --->   "%tmp_V_19 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_12_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 30 'read' 'tmp_V_19' <Predicate = (cache_index_01 == 12)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 31 [1/1] (1.90ns)   --->   "br label %1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 31 'br' <Predicate = (cache_index_01 == 12)> <Delay = 1.90>
ST_3 : Operation 32 [1/1] (2.18ns)   --->   "%tmp_V_18 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_8_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 32 'read' 'tmp_V_18' <Predicate = (cache_index_01 == 8)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 33 [1/1] (1.90ns)   --->   "br label %1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 33 'br' <Predicate = (cache_index_01 == 8)> <Delay = 1.90>
ST_3 : Operation 34 [1/1] (2.18ns)   --->   "%tmp_V_17 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_4_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 34 'read' 'tmp_V_17' <Predicate = (cache_index_01 == 4)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 35 [1/1] (1.90ns)   --->   "br label %1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 35 'br' <Predicate = (cache_index_01 == 4)> <Delay = 1.90>
ST_3 : Operation 36 [1/1] (2.18ns)   --->   "%tmp_V_16 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_0_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 36 'read' 'tmp_V_16' <Predicate = (cache_index_01 == 0)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 37 [1/1] (1.90ns)   --->   "br label %1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 37 'br' <Predicate = (cache_index_01 == 0)> <Delay = 1.90>
ST_3 : Operation 38 [1/1] (2.18ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_15_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 38 'read' 'tmp_V' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8 & cache_index_01 != 12)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 39 [1/1] (1.90ns)   --->   "br label %1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 39 'br' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8 & cache_index_01 != 12)> <Delay = 1.90>

State 4 <SV = 3> <Delay = 2.18>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_V_20 = phi i16 [ %tmp_V, %branch63 ], [ %tmp_V_19, %branch60 ], [ %tmp_V_18, %branch56 ], [ %tmp_V_17, %branch52 ], [ %tmp_V_16, %branch48 ]"   --->   Operation 40 'phi' 'tmp_V_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_0_V_V, i16 %tmp_V_20)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 41 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 42 [1/1] (1.30ns)   --->   "switch i4 %cache_index_01, label %branch47 [
    i4 0, label %branch33
    i4 4, label %branch37
    i4 -4, label %branch45
    i4 -8, label %branch41
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 42 'switch' <Predicate = true> <Delay = 1.30>
ST_4 : Operation 43 [1/1] (2.18ns)   --->   "%tmp_V_21 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_15_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 43 'read' 'tmp_V_21' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8 & cache_index_01 != 12)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_4 : Operation 44 [1/1] (1.90ns)   --->   "br label %2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 44 'br' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8 & cache_index_01 != 12)> <Delay = 1.90>

State 5 <SV = 4> <Delay = 2.18>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%do_init = phi i1 [ true, %0 ], [ false, %pixel_channel_loop_end ], [ true, %4 ]"   --->   Operation 45 'phi' 'do_init' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%i_02 = phi i12 [ 0, %0 ], [ %i, %pixel_channel_loop_end ], [ 0, %4 ]"   --->   Operation 46 'phi' 'i_02' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %do_init, label %rewind_init, label %pixel_channel_loop_begin"   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (1.54ns)   --->   "%i = add i12 %i_02, 1" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122]   --->   Operation 48 'add' 'i' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 49 [1/1] (1.30ns)   --->   "switch i4 %cache_index_01, label %branch63 [
    i4 0, label %branch48
    i4 4, label %branch52
    i4 -8, label %branch56
    i4 -4, label %branch60
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 49 'switch' <Predicate = true> <Delay = 1.30>
ST_5 : Operation 50 [1/1] (2.18ns)   --->   "%tmp_V_25 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_9_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 50 'read' 'tmp_V_25' <Predicate = (cache_index_01 == 8)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 51 [1/1] (1.90ns)   --->   "br label %2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 51 'br' <Predicate = (cache_index_01 == 8)> <Delay = 1.90>
ST_5 : Operation 52 [1/1] (2.18ns)   --->   "%tmp_V_24 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_13_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 52 'read' 'tmp_V_24' <Predicate = (cache_index_01 == 12)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 53 [1/1] (1.90ns)   --->   "br label %2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 53 'br' <Predicate = (cache_index_01 == 12)> <Delay = 1.90>
ST_5 : Operation 54 [1/1] (2.18ns)   --->   "%tmp_V_23 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_5_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 54 'read' 'tmp_V_23' <Predicate = (cache_index_01 == 4)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 55 [1/1] (1.90ns)   --->   "br label %2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 55 'br' <Predicate = (cache_index_01 == 4)> <Delay = 1.90>
ST_5 : Operation 56 [1/1] (2.18ns)   --->   "%tmp_V_22 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_1_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 56 'read' 'tmp_V_22' <Predicate = (cache_index_01 == 0)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 57 [1/1] (1.90ns)   --->   "br label %2" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 57 'br' <Predicate = (cache_index_01 == 0)> <Delay = 1.90>
ST_5 : Operation 58 [1/1] (1.30ns)   --->   "switch i4 %cache_index_01, label %branch31 [
    i4 0, label %branch18
    i4 -4, label %branch30
    i4 4, label %branch22
    i4 -8, label %branch26
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 58 'switch' <Predicate = true> <Delay = 1.30>
ST_5 : Operation 59 [1/1] (2.18ns)   --->   "%tmp_V_27 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_15_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 59 'read' 'tmp_V_27' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8 & cache_index_01 != 12)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_5 : Operation 60 [1/1] (1.90ns)   --->   "br label %3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 60 'br' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8 & cache_index_01 != 12)> <Delay = 1.90>
ST_5 : Operation 61 [1/1] (1.30ns)   --->   "switch i4 %cache_index_01, label %branch15 [
    i4 0, label %branch3
    i4 -8, label %branch11
    i4 4, label %branch7
  ]" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 61 'switch' <Predicate = true> <Delay = 1.30>
ST_5 : Operation 62 [1/1] (1.73ns)   --->   "%cache_index = add i4 %cache_index_01, 4" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:133]   --->   Operation 62 'add' 'cache_index' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (1.99ns)   --->   "%icmp_ln122 = icmp eq i12 %i_02, -1793" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122]   --->   Operation 63 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "br label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:137]   --->   Operation 64 'br' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 6 <SV = 6> <Delay = 2.18>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "br label %pixel_channel_loop_begin" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122]   --->   Operation 65 'br' <Predicate = (do_init)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @p_str239) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122]   --->   Operation 66 'specloopname' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([19 x i8]* @p_str239)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122]   --->   Operation 67 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str37) nounwind" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:125]   --->   Operation 68 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_V_32 = phi i16 [ %tmp_V_27, %branch31 ], [ %tmp_V_31, %branch26 ], [ %tmp_V_30, %branch22 ], [ %tmp_V_29, %branch30 ], [ %tmp_V_28, %branch18 ]"   --->   Operation 69 'phi' 'tmp_V_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_2_V_V, i16 %tmp_V_32)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 70 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_V_37 = phi i16 [ %tmp_V_33, %branch15 ], [ %tmp_V_36, %branch7 ], [ %tmp_V_35, %branch11 ], [ %tmp_V_34, %branch3 ]"   --->   Operation 71 'phi' 'tmp_V_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_3_V_V, i16 %tmp_V_37)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 72 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([19 x i8]* @p_str239, i32 %tmp)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:135]   --->   Operation 73 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2304, i64 2304, i64 2304)"   --->   Operation 74 'speclooptripcount' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %4, label %rewind_header" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:122]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:137]   --->   Operation 76 'return' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 2.18>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_V_26 = phi i16 [ %tmp_V_21, %branch47 ], [ %tmp_V_25, %branch41 ], [ %tmp_V_24, %branch45 ], [ %tmp_V_23, %branch37 ], [ %tmp_V_22, %branch33 ]"   --->   Operation 77 'phi' 'tmp_V_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %out_1_V_V, i16 %tmp_V_26)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 78 'write' <Predicate = true> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 79 [1/1] (2.18ns)   --->   "%tmp_V_31 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_10_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 79 'read' 'tmp_V_31' <Predicate = (cache_index_01 == 8)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 80 [1/1] (1.90ns)   --->   "br label %3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 80 'br' <Predicate = (cache_index_01 == 8)> <Delay = 1.90>
ST_7 : Operation 81 [1/1] (2.18ns)   --->   "%tmp_V_30 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_6_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 81 'read' 'tmp_V_30' <Predicate = (cache_index_01 == 4)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 82 [1/1] (1.90ns)   --->   "br label %3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 82 'br' <Predicate = (cache_index_01 == 4)> <Delay = 1.90>
ST_7 : Operation 83 [1/1] (2.18ns)   --->   "%tmp_V_29 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_14_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 83 'read' 'tmp_V_29' <Predicate = (cache_index_01 == 12)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 84 [1/1] (1.90ns)   --->   "br label %3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 84 'br' <Predicate = (cache_index_01 == 12)> <Delay = 1.90>
ST_7 : Operation 85 [1/1] (2.18ns)   --->   "%tmp_V_28 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_2_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 85 'read' 'tmp_V_28' <Predicate = (cache_index_01 == 0)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 86 [1/1] (1.90ns)   --->   "br label %3" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 86 'br' <Predicate = (cache_index_01 == 0)> <Delay = 1.90>
ST_7 : Operation 87 [1/1] (2.18ns)   --->   "%tmp_V_36 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_7_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 87 'read' 'tmp_V_36' <Predicate = (cache_index_01 == 4)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 88 [1/1] (1.86ns)   --->   "br label %pixel_channel_loop_end" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 88 'br' <Predicate = (cache_index_01 == 4)> <Delay = 1.86>
ST_7 : Operation 89 [1/1] (2.18ns)   --->   "%tmp_V_35 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_11_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 89 'read' 'tmp_V_35' <Predicate = (cache_index_01 == 8)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 90 [1/1] (1.86ns)   --->   "br label %pixel_channel_loop_end" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 90 'br' <Predicate = (cache_index_01 == 8)> <Delay = 1.86>
ST_7 : Operation 91 [1/1] (2.18ns)   --->   "%tmp_V_34 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_3_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 91 'read' 'tmp_V_34' <Predicate = (cache_index_01 == 0)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 92 [1/1] (1.86ns)   --->   "br label %pixel_channel_loop_end" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 92 'br' <Predicate = (cache_index_01 == 0)> <Delay = 1.86>
ST_7 : Operation 93 [1/1] (2.18ns)   --->   "%tmp_V_33 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* %in_15_V_V)" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 93 'read' 'tmp_V_33' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_7 : Operation 94 [1/1] (1.86ns)   --->   "br label %pixel_channel_loop_end" [/root/fpgaconvnet-tutorial/fpgaconvnet-hls/fpgaconvnet/hls/hardware/squeeze.hpp:129]   --->   Operation 94 'br' <Predicate = (cache_index_01 != 0 & cache_index_01 != 4 & cache_index_01 != 8)> <Delay = 1.86>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_4_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_5_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_6_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_7_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_8_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_9_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_10_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_11_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_12_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_13_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_14_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_15_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_0_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_3_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
specinterface_ln0  (specinterface    ) [ 00000000]
br_ln122           (br               ) [ 01111111]
cache_index_01     (phi              ) [ 00111111]
tmp_V_19           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
tmp_V_18           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
tmp_V_17           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
tmp_V_16           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
tmp_V              (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
tmp_V_20           (phi              ) [ 00001000]
write_ln129        (write            ) [ 00000000]
switch_ln129       (switch           ) [ 00000000]
tmp_V_21           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
do_init            (phi              ) [ 00111111]
i_02               (phi              ) [ 00111100]
br_ln0             (br               ) [ 00000000]
i                  (add              ) [ 01111111]
switch_ln129       (switch           ) [ 00000000]
tmp_V_25           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
tmp_V_24           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
tmp_V_23           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
tmp_V_22           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
switch_ln129       (switch           ) [ 00000000]
tmp_V_27           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
switch_ln129       (switch           ) [ 00000000]
cache_index        (add              ) [ 01111111]
icmp_ln122         (icmp             ) [ 00111111]
br_ln137           (br               ) [ 01111111]
br_ln122           (br               ) [ 00000000]
specloopname_ln122 (specloopname     ) [ 00000000]
tmp                (specregionbegin  ) [ 00000000]
specpipeline_ln125 (specpipeline     ) [ 00000000]
tmp_V_32           (phi              ) [ 00010010]
write_ln129        (write            ) [ 00000000]
tmp_V_37           (phi              ) [ 00010010]
write_ln129        (write            ) [ 00000000]
empty              (specregionend    ) [ 00000000]
empty_80           (speclooptripcount) [ 00000000]
br_ln122           (br               ) [ 01111111]
return_ln137       (return           ) [ 00000000]
tmp_V_26           (phi              ) [ 00100001]
write_ln129        (write            ) [ 00000000]
tmp_V_31           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
tmp_V_30           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
tmp_V_29           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
tmp_V_28           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
tmp_V_36           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
tmp_V_35           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
tmp_V_34           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
tmp_V_33           (read             ) [ 00111111]
br_ln129           (br               ) [ 00111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_0_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_1_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_2_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_3_V_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_4_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_4_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in_5_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_5_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="in_6_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_6_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="in_7_V_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_7_V_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="in_8_V_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_8_V_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="in_9_V_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_9_V_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="in_10_V_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_10_V_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="in_11_V_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_11_V_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="in_12_V_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_12_V_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="in_13_V_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_13_V_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="in_14_V_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_14_V_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="in_15_V_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_15_V_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="out_0_V_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_0_V_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="out_1_V_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_1_V_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="out_2_V_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_2_V_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="out_3_V_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_3_V_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str239"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_V_19_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_19/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="tmp_V_18_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_18/3 "/>
</bind>
</comp>

<comp id="104" class="1004" name="tmp_V_17_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_17/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_V_16_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_16/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/3 tmp_V_21/4 tmp_V_27/5 tmp_V_33/7 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln129_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="16" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln129/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_V_25_read_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="0"/>
<pin id="132" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_25/5 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_V_24_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_24/5 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_V_23_read_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="16" slack="0"/>
<pin id="143" dir="0" index="1" bw="16" slack="0"/>
<pin id="144" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_23/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_V_22_read_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="16" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_22/5 "/>
</bind>
</comp>

<comp id="153" class="1004" name="write_ln129_write_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="0" index="2" bw="16" slack="0"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln129/6 "/>
</bind>
</comp>

<comp id="160" class="1004" name="write_ln129_write_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="0" index="2" bw="16" slack="0"/>
<pin id="164" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln129/6 "/>
</bind>
</comp>

<comp id="167" class="1004" name="write_ln129_write_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="0" slack="0"/>
<pin id="169" dir="0" index="1" bw="16" slack="0"/>
<pin id="170" dir="0" index="2" bw="16" slack="0"/>
<pin id="171" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln129/7 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_V_31_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_31/7 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_V_30_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="0" index="1" bw="16" slack="0"/>
<pin id="183" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_30/7 "/>
</bind>
</comp>

<comp id="186" class="1004" name="tmp_V_29_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="16" slack="0"/>
<pin id="189" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_29/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="tmp_V_28_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_28/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_V_36_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="16" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="0"/>
<pin id="201" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_36/7 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_V_35_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_35/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_V_34_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="16" slack="0"/>
<pin id="213" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_34/7 "/>
</bind>
</comp>

<comp id="216" class="1005" name="cache_index_01_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="1"/>
<pin id="218" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cache_index_01 (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="cache_index_01_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="4" slack="1"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="4" bw="1" slack="1"/>
<pin id="226" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="6" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cache_index_01/2 "/>
</bind>
</comp>

<comp id="231" class="1005" name="tmp_V_20_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="233" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_V_20 (phireg) "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_V_20_phi_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="1"/>
<pin id="236" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="16" slack="1"/>
<pin id="238" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="4" bw="16" slack="1"/>
<pin id="240" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="241" dir="0" index="6" bw="16" slack="1"/>
<pin id="242" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="8" bw="16" slack="1"/>
<pin id="244" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_20/4 "/>
</bind>
</comp>

<comp id="247" class="1005" name="do_init_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="do_init (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="do_init_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="4"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="1" slack="1"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="4" bw="1" slack="0"/>
<pin id="258" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="6" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="do_init/5 "/>
</bind>
</comp>

<comp id="264" class="1005" name="i_02_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="4"/>
<pin id="266" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="i_02 (phireg) "/>
</bind>
</comp>

<comp id="268" class="1004" name="i_02_phi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="4"/>
<pin id="270" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="271" dir="0" index="2" bw="12" slack="0"/>
<pin id="272" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="273" dir="0" index="4" bw="1" slack="0"/>
<pin id="274" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="6" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_02/5 "/>
</bind>
</comp>

<comp id="278" class="1005" name="tmp_V_32_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="280" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_V_32 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_V_32_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="2"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="16" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="4" bw="16" slack="1"/>
<pin id="287" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="288" dir="0" index="6" bw="16" slack="1"/>
<pin id="289" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="290" dir="0" index="8" bw="16" slack="1"/>
<pin id="291" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_32/6 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_V_37_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="296" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_V_37 (phireg) "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp_V_37_phi_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="1"/>
<pin id="299" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="300" dir="0" index="2" bw="16" slack="1"/>
<pin id="301" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="4" bw="16" slack="1"/>
<pin id="303" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="6" bw="16" slack="1"/>
<pin id="305" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="8" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_37/6 "/>
</bind>
</comp>

<comp id="308" class="1005" name="tmp_V_26_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="310" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_V_26 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_V_26_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="2"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="16" slack="1"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="0" index="4" bw="16" slack="1"/>
<pin id="317" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="6" bw="16" slack="1"/>
<pin id="319" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="320" dir="0" index="8" bw="16" slack="1"/>
<pin id="321" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="10" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V_26/7 "/>
</bind>
</comp>

<comp id="324" class="1004" name="i_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="cache_index_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="3"/>
<pin id="332" dir="0" index="1" bw="4" slack="0"/>
<pin id="333" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cache_index/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="icmp_ln122_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="12" slack="0"/>
<pin id="338" dir="0" index="1" bw="12" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/5 "/>
</bind>
</comp>

<comp id="342" class="1004" name="return_ln137_fu_342">
<pin_list>
<pin id="343" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="return(1203) " fcode="return"/>
<opset="return_ln137/6 "/>
</bind>
</comp>

<comp id="344" class="1005" name="tmp_V_19_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="1"/>
<pin id="346" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_19 "/>
</bind>
</comp>

<comp id="349" class="1005" name="tmp_V_18_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="1"/>
<pin id="351" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_18 "/>
</bind>
</comp>

<comp id="354" class="1005" name="tmp_V_17_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="1"/>
<pin id="356" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_17 "/>
</bind>
</comp>

<comp id="359" class="1005" name="tmp_V_16_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="1"/>
<pin id="361" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_16 "/>
</bind>
</comp>

<comp id="364" class="1005" name="tmp_V_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="16" slack="1"/>
<pin id="366" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="369" class="1005" name="tmp_V_21_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="2"/>
<pin id="371" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_21 "/>
</bind>
</comp>

<comp id="374" class="1005" name="i_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="0"/>
<pin id="376" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_V_25_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="1"/>
<pin id="381" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_25 "/>
</bind>
</comp>

<comp id="384" class="1005" name="tmp_V_24_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="1"/>
<pin id="386" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_24 "/>
</bind>
</comp>

<comp id="389" class="1005" name="tmp_V_23_reg_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="16" slack="1"/>
<pin id="391" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_23 "/>
</bind>
</comp>

<comp id="394" class="1005" name="tmp_V_22_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="16" slack="1"/>
<pin id="396" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_22 "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp_V_27_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="2"/>
<pin id="401" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_V_27 "/>
</bind>
</comp>

<comp id="404" class="1005" name="cache_index_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="1"/>
<pin id="406" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="cache_index "/>
</bind>
</comp>

<comp id="409" class="1005" name="icmp_ln122_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln122 "/>
</bind>
</comp>

<comp id="413" class="1005" name="tmp_V_31_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="1"/>
<pin id="415" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_31 "/>
</bind>
</comp>

<comp id="418" class="1005" name="tmp_V_30_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="1"/>
<pin id="420" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_30 "/>
</bind>
</comp>

<comp id="423" class="1005" name="tmp_V_29_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="1"/>
<pin id="425" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_29 "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_V_28_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="16" slack="1"/>
<pin id="430" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_28 "/>
</bind>
</comp>

<comp id="433" class="1005" name="tmp_V_36_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="1"/>
<pin id="435" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_36 "/>
</bind>
</comp>

<comp id="438" class="1005" name="tmp_V_35_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="1"/>
<pin id="440" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_35 "/>
</bind>
</comp>

<comp id="443" class="1005" name="tmp_V_34_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="1"/>
<pin id="445" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_34 "/>
</bind>
</comp>

<comp id="448" class="1005" name="tmp_V_33_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="16" slack="1"/>
<pin id="450" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_33 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="54" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="24" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="54" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="54" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="54" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="30" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="56" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="32" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="133"><net_src comp="54" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="54" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="26" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="54" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="54" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="158"><net_src comp="56" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="56" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="34" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="54" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="12" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="54" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="28" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="54" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="54" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="14" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="54" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="54" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="52" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="228"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="229"><net_src comp="216" pin="1"/><net_sink comp="220" pin=4"/></net>

<net id="230"><net_src comp="220" pin="6"/><net_sink comp="216" pin=0"/></net>

<net id="246"><net_src comp="234" pin="10"/><net_sink comp="122" pin=2"/></net>

<net id="250"><net_src comp="64" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="66" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="260"><net_src comp="247" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="247" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="262"><net_src comp="64" pin="0"/><net_sink comp="252" pin=4"/></net>

<net id="263"><net_src comp="252" pin="6"/><net_sink comp="247" pin=0"/></net>

<net id="267"><net_src comp="68" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="276"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="68" pin="0"/><net_sink comp="268" pin=4"/></net>

<net id="293"><net_src comp="281" pin="10"/><net_sink comp="153" pin=2"/></net>

<net id="307"><net_src comp="297" pin="8"/><net_sink comp="160" pin=2"/></net>

<net id="323"><net_src comp="311" pin="10"/><net_sink comp="167" pin=2"/></net>

<net id="328"><net_src comp="268" pin="6"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="70" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="216" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="58" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="268" pin="6"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="72" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="347"><net_src comp="92" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="352"><net_src comp="98" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="234" pin=4"/></net>

<net id="357"><net_src comp="104" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="358"><net_src comp="354" pin="1"/><net_sink comp="234" pin=6"/></net>

<net id="362"><net_src comp="110" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="234" pin=8"/></net>

<net id="367"><net_src comp="116" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="372"><net_src comp="116" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="377"><net_src comp="324" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="382"><net_src comp="129" pin="2"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="387"><net_src comp="135" pin="2"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="311" pin=4"/></net>

<net id="392"><net_src comp="141" pin="2"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="311" pin=6"/></net>

<net id="397"><net_src comp="147" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="311" pin=8"/></net>

<net id="402"><net_src comp="116" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="407"><net_src comp="330" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="412"><net_src comp="336" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="174" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="421"><net_src comp="180" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="281" pin=4"/></net>

<net id="426"><net_src comp="186" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="281" pin=6"/></net>

<net id="431"><net_src comp="192" pin="2"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="281" pin=8"/></net>

<net id="436"><net_src comp="198" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="441"><net_src comp="204" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="297" pin=4"/></net>

<net id="446"><net_src comp="210" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="297" pin=6"/></net>

<net id="451"><net_src comp="116" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="297" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_0_V_V | {4 }
	Port: out_1_V_V | {7 }
	Port: out_2_V_V | {6 }
	Port: out_3_V_V | {6 }
 - Input state : 
	Port: squeeze_out : in_0_V_V | {3 }
	Port: squeeze_out : in_1_V_V | {5 }
	Port: squeeze_out : in_2_V_V | {7 }
	Port: squeeze_out : in_3_V_V | {7 }
	Port: squeeze_out : in_4_V_V | {3 }
	Port: squeeze_out : in_5_V_V | {5 }
	Port: squeeze_out : in_6_V_V | {7 }
	Port: squeeze_out : in_7_V_V | {7 }
	Port: squeeze_out : in_8_V_V | {3 }
	Port: squeeze_out : in_9_V_V | {5 }
	Port: squeeze_out : in_10_V_V | {7 }
	Port: squeeze_out : in_11_V_V | {7 }
	Port: squeeze_out : in_12_V_V | {3 }
	Port: squeeze_out : in_13_V_V | {5 }
	Port: squeeze_out : in_14_V_V | {7 }
	Port: squeeze_out : in_15_V_V | {3 4 5 7 }
	Port: squeeze_out : out_0_V_V | {}
	Port: squeeze_out : out_1_V_V | {}
	Port: squeeze_out : out_2_V_V | {}
	Port: squeeze_out : out_3_V_V | {}
  - Chain level:
	State 1
	State 2
	State 3
	State 4
		write_ln129 : 1
	State 5
		br_ln0 : 1
		i : 1
		icmp_ln122 : 1
	State 6
		write_ln129 : 1
		write_ln129 : 1
		empty : 1
	State 7
		write_ln129 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |         i_fu_324         |    0    |    12   |
|          |    cache_index_fu_330    |    0    |    13   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln122_fu_336    |    0    |    13   |
|----------|--------------------------|---------|---------|
|          |    tmp_V_19_read_fu_92   |    0    |    0    |
|          |    tmp_V_18_read_fu_98   |    0    |    0    |
|          |   tmp_V_17_read_fu_104   |    0    |    0    |
|          |   tmp_V_16_read_fu_110   |    0    |    0    |
|          |      grp_read_fu_116     |    0    |    0    |
|          |   tmp_V_25_read_fu_129   |    0    |    0    |
|          |   tmp_V_24_read_fu_135   |    0    |    0    |
|   read   |   tmp_V_23_read_fu_141   |    0    |    0    |
|          |   tmp_V_22_read_fu_147   |    0    |    0    |
|          |   tmp_V_31_read_fu_174   |    0    |    0    |
|          |   tmp_V_30_read_fu_180   |    0    |    0    |
|          |   tmp_V_29_read_fu_186   |    0    |    0    |
|          |   tmp_V_28_read_fu_192   |    0    |    0    |
|          |   tmp_V_36_read_fu_198   |    0    |    0    |
|          |   tmp_V_35_read_fu_204   |    0    |    0    |
|          |   tmp_V_34_read_fu_210   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          | write_ln129_write_fu_122 |    0    |    0    |
|   write  | write_ln129_write_fu_153 |    0    |    0    |
|          | write_ln129_write_fu_160 |    0    |    0    |
|          | write_ln129_write_fu_167 |    0    |    0    |
|----------|--------------------------|---------|---------|
|  return  |    return_ln137_fu_342   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    38   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|cache_index_01_reg_216|    4   |
|  cache_index_reg_404 |    4   |
|    do_init_reg_247   |    1   |
|     i_02_reg_264     |   12   |
|       i_reg_374      |   12   |
|  icmp_ln122_reg_409  |    1   |
|   tmp_V_16_reg_359   |   16   |
|   tmp_V_17_reg_354   |   16   |
|   tmp_V_18_reg_349   |   16   |
|   tmp_V_19_reg_344   |   16   |
|   tmp_V_20_reg_231   |   16   |
|   tmp_V_21_reg_369   |   16   |
|   tmp_V_22_reg_394   |   16   |
|   tmp_V_23_reg_389   |   16   |
|   tmp_V_24_reg_384   |   16   |
|   tmp_V_25_reg_379   |   16   |
|   tmp_V_26_reg_308   |   16   |
|   tmp_V_27_reg_399   |   16   |
|   tmp_V_28_reg_428   |   16   |
|   tmp_V_29_reg_423   |   16   |
|   tmp_V_30_reg_418   |   16   |
|   tmp_V_31_reg_413   |   16   |
|   tmp_V_32_reg_278   |   16   |
|   tmp_V_33_reg_448   |   16   |
|   tmp_V_34_reg_443   |   16   |
|   tmp_V_35_reg_438   |   16   |
|   tmp_V_36_reg_433   |   16   |
|   tmp_V_37_reg_294   |   16   |
|     tmp_V_reg_364    |   16   |
+----------------------+--------+
|         Total        |   402  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------------|------|------|------|--------||---------||---------|
|          Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------------|------|------|------|--------||---------||---------|
| cache_index_01_reg_216 |  p0  |   2  |   4  |    8   ||    9    |
|     do_init_reg_247    |  p0  |   3  |   1  |    3   ||    9    |
|------------------------|------|------|------|--------||---------||---------|
|          Total         |      |      |      |   11   || 3.58375 ||    18   |
|------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   38   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   402  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   402  |   56   |
+-----------+--------+--------+--------+
