// Seed: 3011285941
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1;
  assign id_1 = id_2;
  assign id_2 = 1 < 1;
  initial begin
    if (1 + 1) begin
      id_1 = 1;
    end
    wait (id_2);
    wait (id_2);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = 1 ==? 1 || id_5;
  assign id_4 = 1'b0;
  assign id_3[1] = 1 ? id_1 - id_1 : id_1;
  wire id_7;
  module_0(
      id_4, id_5
  );
endmodule
