# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_2_4.srcs/sources_1/new/Lab2_FA_and_RCA.v" \
"../../../../../../lab2/lab2_given/lab2_3_1/fulladder_dataflow_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
