--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/software/ISE_WEBPACK_10.1/ISE/bin/lin/unwrapped/trce -ise
/home/derek/pci-eth-fpga/pciled/pciled/pciled.ise -intstyle ise -v 3 -s 5 -xml
PCI PCI.ncd -o PCI.twr PCI.pcf -ucf PCI.ucf

Design file:              PCI.ncd
Physical constraint file: PCI.pcf
Device,package,speed:     xc2s100,tq144,-5 (PRODUCTION 1.27 2008-01-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3224 - The clock CLK associated with TIMEGRP "AD_GRP" OFFSET = 
   OUT 41 ns AFTER COMP "CLK"; does not clock any registered output components.
WARNING:Timing:3225 - Timing constraint TIMEGRP "AD_GRP" OFFSET = OUT 41 ns 
   AFTER COMP "CLK"; ignored during timing analysis
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK = PERIOD TIMEGRP "CLK" 30 ns HIGH 50%;

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is   5.653ns.
--------------------------------------------------------------------------------
Slack:                  24.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DevSel (FF)
  Destination:          LED (FF)
  Requirement:          30.000ns
  Data Path Delay:      5.653ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: DevSel to LED
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R9C1.S1.YQ       Tcko                  1.292   DevSel
                                                       DevSel
    CLB_R10C1.S0.F4      net (fanout=4)        1.007   DevSel
    CLB_R10C1.S0.X       Tilo                  0.653   Transaction
                                                       DataTransfer1
    CLB_R10C15.S0.CE     net (fanout=1)        1.815   DataTransfer
    CLB_R10C15.S0.CLK    Tceck                 0.886   LED_OBUF
                                                       LED
    -------------------------------------------------  ---------------------------
    Total                                      5.653ns (2.831ns logic, 2.822ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack:                  26.048ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Transaction (FF)
  Destination:          DevSelOE (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.852ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (2.418 - 2.518)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Transaction to DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R10C1.S0.YQ      Tcko                  1.292   Transaction
                                                       Transaction
    CLB_R9C1.S0.G1       net (fanout=3)        1.208   Transaction
    CLB_R9C1.S0.CLK      Tick                  1.352   DevSelOE
                                                       DevSelOE_mux00001
                                                       DevSelOE
    -------------------------------------------------  ---------------------------
    Total                                      3.852ns (2.644ns logic, 1.208ns route)
                                                       (68.6% logic, 31.4% route)

--------------------------------------------------------------------------------
Slack:                  26.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Transaction (FF)
  Destination:          DevSel (FF)
  Requirement:          30.000ns
  Data Path Delay:      3.828ns (Levels of Logic = 1)
  Clock Path Skew:      -0.100ns (2.418 - 2.518)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Transaction to DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R10C1.S0.YQ      Tcko                  1.292   Transaction
                                                       Transaction
    CLB_R9C1.S1.G2       net (fanout=3)        1.184   Transaction
    CLB_R9C1.S1.CLK      Tick                  1.352   DevSel
                                                       DevSel_mux00001
                                                       DevSel
    -------------------------------------------------  ---------------------------
    Total                                      3.828ns (2.644ns logic, 1.184ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "DEVSELn" OFFSET = OUT 11 ns AFTER COMP "CLK";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  12.097ns.
--------------------------------------------------------------------------------
Slack:                  -1.097ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               DevSelOE (FF)
  Destination:          DEVSELn (PAD)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      9.679ns (Levels of Logic = 1)
  Clock Path Delay:     2.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK to DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R9C1.S0.CLK      net (fanout=4)        0.556   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (1.855ns logic, 0.563ns route)
                                                       (76.7% logic, 23.3% route)

  Maximum Data Path: DevSelOE to DEVSELn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R9C1.S0.YQ       Tcko                  1.292   DevSelOE
                                                       DevSelOE
    P131.T               net (fanout=3)        1.422   DevSelOE
    P131.PAD             Tioton                6.965   DEVSELn
                                                       DEVSELn_OBUFT
                                                       DEVSELn
    -------------------------------------------------  ---------------------------
    Total                                      9.679ns (8.257ns logic, 1.422ns route)
                                                       (85.3% logic, 14.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.216ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               DevSel (FF)
  Destination:          DEVSELn (PAD)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      8.798ns (Levels of Logic = 1)
  Clock Path Delay:     2.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK to DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R9C1.S1.CLK      net (fanout=4)        0.556   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (1.855ns logic, 0.563ns route)
                                                       (76.7% logic, 23.3% route)

  Maximum Data Path: DevSel to DEVSELn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R9C1.S1.YQ       Tcko                  1.292   DevSel
                                                       DevSel
    P131.O               net (fanout=4)        0.707   DevSel
    P131.PAD             Tioop                 6.799   DEVSELn
                                                       DEVSELn_OBUFT
                                                       DEVSELn
    -------------------------------------------------  ---------------------------
    Total                                      8.798ns (8.091ns logic, 0.707ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "FRAMEn" OFFSET = IN 7 ns BEFORE COMP "CLK";

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   4.836ns.
--------------------------------------------------------------------------------
Slack:                  2.164ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FRAMEn (PAD)
  Destination:          DevSel (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.254ns (Levels of Logic = 3)
  Clock Path Delay:     2.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FRAMEn to DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P126.I               Tiopi                 1.224   FRAMEn
                                                       FRAMEn
                                                       FRAMEn_IBUF
    CLB_R9C3.S0.F2       net (fanout=4)        1.732   FRAMEn_IBUF
    CLB_R9C3.S0.COUT     Topcyf                1.487   DevSelOE_mux00002_wg_cy<9>
                                                       DevSelOE_mux00002_wg_lut<8>
                                                       DevSelOE_mux00002_wg_cy<8>
                                                       DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S1.G3       net (fanout=2)        1.459   DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S1.CLK      Tick                  1.352   DevSel
                                                       DevSel_mux00001
                                                       DevSel
    -------------------------------------------------  ---------------------------
    Total                                      7.254ns (4.063ns logic, 3.191ns route)
                                                       (56.0% logic, 44.0% route)

  Minimum Clock Path: CLK to DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R9C1.S1.CLK      net (fanout=4)        0.556   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (1.855ns logic, 0.563ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack:                  2.196ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FRAMEn (PAD)
  Destination:          DevSelOE (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.222ns (Levels of Logic = 3)
  Clock Path Delay:     2.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FRAMEn to DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P126.I               Tiopi                 1.224   FRAMEn
                                                       FRAMEn
                                                       FRAMEn_IBUF
    CLB_R9C3.S0.F2       net (fanout=4)        1.732   FRAMEn_IBUF
    CLB_R9C3.S0.COUT     Topcyf                1.487   DevSelOE_mux00002_wg_cy<9>
                                                       DevSelOE_mux00002_wg_lut<8>
                                                       DevSelOE_mux00002_wg_cy<8>
                                                       DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S0.G4       net (fanout=2)        1.427   DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S0.CLK      Tick                  1.352   DevSelOE
                                                       DevSelOE_mux00001
                                                       DevSelOE
    -------------------------------------------------  ---------------------------
    Total                                      7.222ns (4.063ns logic, 3.159ns route)
                                                       (56.3% logic, 43.7% route)

  Minimum Clock Path: CLK to DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R9C1.S0.CLK      net (fanout=4)        0.556   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (1.855ns logic, 0.563ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack:                  3.794ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               FRAMEn (PAD)
  Destination:          DevSelOE (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      5.624ns (Levels of Logic = 3)
  Clock Path Delay:     2.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: FRAMEn to DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P126.I               Tiopi                 1.224   FRAMEn
                                                       FRAMEn
                                                       FRAMEn_IBUF
    CLB_R9C1.S0.F1       net (fanout=4)        1.632   FRAMEn_IBUF
    CLB_R9C1.S0.X        Tilo                  0.653   DevSelOE
                                                       DevSelOE_mux00001_SW0
    CLB_R9C1.S0.G3       net (fanout=1)        0.763   N0
    CLB_R9C1.S0.CLK      Tick                  1.352   DevSelOE
                                                       DevSelOE_mux00001
                                                       DevSelOE
    -------------------------------------------------  ---------------------------
    Total                                      5.624ns (3.229ns logic, 2.395ns route)
                                                       (57.4% logic, 42.6% route)

  Minimum Clock Path: CLK to DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R9C1.S0.CLK      net (fanout=4)        0.556   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (1.855ns logic, 0.563ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "IRDYn" OFFSET = IN 7 ns BEFORE COMP "CLK";

 4 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   2.836ns.
--------------------------------------------------------------------------------
Slack:                  4.164ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               IRDYn (PAD)
  Destination:          LED (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      5.369ns (Levels of Logic = 2)
  Clock Path Delay:     2.533ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IRDYn to LED
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P129.I               Tiopi                 1.224   IRDYn
                                                       IRDYn
                                                       IRDYn_IBUF
    CLB_R10C1.S0.F2      net (fanout=4)        0.791   IRDYn_IBUF
    CLB_R10C1.S0.X       Tilo                  0.653   Transaction
                                                       DataTransfer1
    CLB_R10C15.S0.CE     net (fanout=1)        1.815   DataTransfer
    CLB_R10C15.S0.CLK    Tceck                 0.886   LED_OBUF
                                                       LED
    -------------------------------------------------  ---------------------------
    Total                                      5.369ns (2.763ns logic, 2.606ns route)
                                                       (51.5% logic, 48.5% route)

  Minimum Clock Path: CLK to LED
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R10C15.S0.CLK    net (fanout=4)        0.671   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.533ns (1.855ns logic, 0.678ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack:                  4.177ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               IRDYn (PAD)
  Destination:          DevSelOE (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      5.241ns (Levels of Logic = 3)
  Clock Path Delay:     2.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IRDYn to DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P129.I               Tiopi                 1.224   IRDYn
                                                       IRDYn
                                                       IRDYn_IBUF
    CLB_R9C1.S0.F2       net (fanout=4)        1.249   IRDYn_IBUF
    CLB_R9C1.S0.X        Tilo                  0.653   DevSelOE
                                                       DevSelOE_mux00001_SW0
    CLB_R9C1.S0.G3       net (fanout=1)        0.763   N0
    CLB_R9C1.S0.CLK      Tick                  1.352   DevSelOE
                                                       DevSelOE_mux00001
                                                       DevSelOE
    -------------------------------------------------  ---------------------------
    Total                                      5.241ns (3.229ns logic, 2.012ns route)
                                                       (61.6% logic, 38.4% route)

  Minimum Clock Path: CLK to DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R9C1.S0.CLK      net (fanout=4)        0.556   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (1.855ns logic, 0.563ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack:                  4.689ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               IRDYn (PAD)
  Destination:          DevSel (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      4.729ns (Levels of Logic = 3)
  Clock Path Delay:     2.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: IRDYn to DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P129.I               Tiopi                 1.224   IRDYn
                                                       IRDYn
                                                       IRDYn_IBUF
    CLB_R9C1.S1.F2       net (fanout=4)        1.278   IRDYn_IBUF
    CLB_R9C1.S1.X        Tilo                  0.653   DevSel
                                                       DevSel_mux00001_SW2
    CLB_R9C1.S1.G4       net (fanout=1)        0.222   N8
    CLB_R9C1.S1.CLK      Tick                  1.352   DevSel
                                                       DevSel_mux00001
                                                       DevSel
    -------------------------------------------------  ---------------------------
    Total                                      4.729ns (3.229ns logic, 1.500ns route)
                                                       (68.3% logic, 31.7% route)

  Minimum Clock Path: CLK to DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R9C1.S1.CLK      net (fanout=4)        0.556   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (1.855ns logic, 0.563ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "TRDYn" OFFSET = OUT 11 ns AFTER COMP "CLK";

 2 paths analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected.
 Minimum allowable offset is  12.053ns.
--------------------------------------------------------------------------------
Slack:                  -1.053ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               DevSelOE (FF)
  Destination:          TRDYn (PAD)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      9.635ns (Levels of Logic = 1)
  Clock Path Delay:     2.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK to DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R9C1.S0.CLK      net (fanout=4)        0.556   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (1.855ns logic, 0.563ns route)
                                                       (76.7% logic, 23.3% route)

  Maximum Data Path: DevSelOE to TRDYn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R9C1.S0.YQ       Tcko                  1.292   DevSelOE
                                                       DevSelOE
    P130.T               net (fanout=3)        1.378   DevSelOE
    P130.PAD             Tioton                6.965   TRDYn
                                                       TRDYn_IOBUF/OBUFT
                                                       TRDYn
    -------------------------------------------------  ---------------------------
    Total                                      9.635ns (8.257ns logic, 1.378ns route)
                                                       (85.7% logic, 14.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.216ns (requirement - (clock arrival + clock path + data path + uncertainty))
  Source:               DevSel (FF)
  Destination:          TRDYn (PAD)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Requirement:          11.000ns
  Data Path Delay:      8.798ns (Levels of Logic = 1)
  Clock Path Delay:     2.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Clock Path: CLK to DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R9C1.S1.CLK      net (fanout=4)        0.556   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (1.855ns logic, 0.563ns route)
                                                       (76.7% logic, 23.3% route)

  Maximum Data Path: DevSel to TRDYn
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    CLB_R9C1.S1.YQ       Tcko                  1.292   DevSel
                                                       DevSel
    P130.O               net (fanout=4)        0.707   DevSel
    P130.PAD             Tioop                 6.799   TRDYn
                                                       TRDYn_IOBUF/OBUFT
                                                       TRDYn
    -------------------------------------------------  ---------------------------
    Total                                      8.798ns (8.091ns logic, 0.707ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "CBE_GRP" OFFSET = IN 7 ns BEFORE COMP "CLK";

 8 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   5.252ns.
--------------------------------------------------------------------------------
Slack:                  1.748ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CBE<0> (PAD)
  Destination:          DevSel (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.670ns (Levels of Logic = 6)
  Clock Path Delay:     2.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CBE<0> to DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.224   CBE<0>
                                                       CBE<0>
                                                       CBE_0_IBUF
    CLB_R12C3.S0.G4      net (fanout=1)        1.951   CBE_0_IBUF
    CLB_R12C3.S0.COUT    Topcyg                1.396   DevSelOE_mux00002_wg_cy<3>
                                                       DevSelOE_mux00002_wg_lut<3>
                                                       DevSelOE_mux00002_wg_cy<3>
    CLB_R11C3.S0.CIN     net (fanout=1)        0.000   DevSelOE_mux00002_wg_cy<3>
    CLB_R11C3.S0.COUT    Tbyp                  0.096   DevSelOE_mux00002_wg_cy<5>
                                                       DevSelOE_mux00002_wg_cy<4>
                                                       DevSelOE_mux00002_wg_cy<5>
    CLB_R10C3.S0.CIN     net (fanout=1)        0.000   DevSelOE_mux00002_wg_cy<5>
    CLB_R10C3.S0.COUT    Tbyp                  0.096   DevSelOE_mux00002_wg_cy<7>
                                                       DevSelOE_mux00002_wg_cy<6>
                                                       DevSelOE_mux00002_wg_cy<7>
    CLB_R9C3.S0.CIN      net (fanout=1)        0.000   DevSelOE_mux00002_wg_cy<7>
    CLB_R9C3.S0.COUT     Tbyp                  0.096   DevSelOE_mux00002_wg_cy<9>
                                                       DevSelOE_mux00002_wg_cy<8>
                                                       DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S1.G3       net (fanout=2)        1.459   DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S1.CLK      Tick                  1.352   DevSel
                                                       DevSel_mux00001
                                                       DevSel
    -------------------------------------------------  ---------------------------
    Total                                      7.670ns (4.260ns logic, 3.410ns route)
                                                       (55.5% logic, 44.5% route)

  Minimum Clock Path: CLK to DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R9C1.S1.CLK      net (fanout=4)        0.556   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (1.855ns logic, 0.563ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack:                  1.780ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CBE<0> (PAD)
  Destination:          DevSelOE (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.638ns (Levels of Logic = 6)
  Clock Path Delay:     2.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CBE<0> to DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P7.I                 Tiopi                 1.224   CBE<0>
                                                       CBE<0>
                                                       CBE_0_IBUF
    CLB_R12C3.S0.G4      net (fanout=1)        1.951   CBE_0_IBUF
    CLB_R12C3.S0.COUT    Topcyg                1.396   DevSelOE_mux00002_wg_cy<3>
                                                       DevSelOE_mux00002_wg_lut<3>
                                                       DevSelOE_mux00002_wg_cy<3>
    CLB_R11C3.S0.CIN     net (fanout=1)        0.000   DevSelOE_mux00002_wg_cy<3>
    CLB_R11C3.S0.COUT    Tbyp                  0.096   DevSelOE_mux00002_wg_cy<5>
                                                       DevSelOE_mux00002_wg_cy<4>
                                                       DevSelOE_mux00002_wg_cy<5>
    CLB_R10C3.S0.CIN     net (fanout=1)        0.000   DevSelOE_mux00002_wg_cy<5>
    CLB_R10C3.S0.COUT    Tbyp                  0.096   DevSelOE_mux00002_wg_cy<7>
                                                       DevSelOE_mux00002_wg_cy<6>
                                                       DevSelOE_mux00002_wg_cy<7>
    CLB_R9C3.S0.CIN      net (fanout=1)        0.000   DevSelOE_mux00002_wg_cy<7>
    CLB_R9C3.S0.COUT     Tbyp                  0.096   DevSelOE_mux00002_wg_cy<9>
                                                       DevSelOE_mux00002_wg_cy<8>
                                                       DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S0.G4       net (fanout=2)        1.427   DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S0.CLK      Tick                  1.352   DevSelOE
                                                       DevSelOE_mux00001
                                                       DevSelOE
    -------------------------------------------------  ---------------------------
    Total                                      7.638ns (4.260ns logic, 3.378ns route)
                                                       (55.8% logic, 44.2% route)

  Minimum Clock Path: CLK to DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R9C1.S0.CLK      net (fanout=4)        0.556   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (1.855ns logic, 0.563ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack:                  1.964ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               CBE<1> (PAD)
  Destination:          DevSel (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      7.454ns (Levels of Logic = 7)
  Clock Path Delay:     2.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: CBE<1> to DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P138.I               Tiopi                 1.224   CBE<1>
                                                       CBE<1>
                                                       CBE_1_IBUF
    CLB_R13C3.S0.G3      net (fanout=1)        1.639   CBE_1_IBUF
    CLB_R13C3.S0.COUT    Topcyg                1.396   DevSelOE_mux00002_wg_cy<1>
                                                       DevSelOE_mux00002_wg_lut<1>
                                                       DevSelOE_mux00002_wg_cy<1>
    CLB_R12C3.S0.CIN     net (fanout=1)        0.000   DevSelOE_mux00002_wg_cy<1>
    CLB_R12C3.S0.COUT    Tbyp                  0.096   DevSelOE_mux00002_wg_cy<3>
                                                       DevSelOE_mux00002_wg_cy<2>
                                                       DevSelOE_mux00002_wg_cy<3>
    CLB_R11C3.S0.CIN     net (fanout=1)        0.000   DevSelOE_mux00002_wg_cy<3>
    CLB_R11C3.S0.COUT    Tbyp                  0.096   DevSelOE_mux00002_wg_cy<5>
                                                       DevSelOE_mux00002_wg_cy<4>
                                                       DevSelOE_mux00002_wg_cy<5>
    CLB_R10C3.S0.CIN     net (fanout=1)        0.000   DevSelOE_mux00002_wg_cy<5>
    CLB_R10C3.S0.COUT    Tbyp                  0.096   DevSelOE_mux00002_wg_cy<7>
                                                       DevSelOE_mux00002_wg_cy<6>
                                                       DevSelOE_mux00002_wg_cy<7>
    CLB_R9C3.S0.CIN      net (fanout=1)        0.000   DevSelOE_mux00002_wg_cy<7>
    CLB_R9C3.S0.COUT     Tbyp                  0.096   DevSelOE_mux00002_wg_cy<9>
                                                       DevSelOE_mux00002_wg_cy<8>
                                                       DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S1.G3       net (fanout=2)        1.459   DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S1.CLK      Tick                  1.352   DevSel
                                                       DevSel_mux00001
                                                       DevSel
    -------------------------------------------------  ---------------------------
    Total                                      7.454ns (4.356ns logic, 3.098ns route)
                                                       (58.4% logic, 41.6% route)

  Minimum Clock Path: CLK to DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R9C1.S1.CLK      net (fanout=4)        0.556   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (1.855ns logic, 0.563ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "AD_GRP" OFFSET = IN 7 ns BEFORE COMP "CLK";

 65 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   6.843ns.
--------------------------------------------------------------------------------
Slack:                  0.157ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD<29> (PAD)
  Destination:          DevSel (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      9.261ns (Levels of Logic = 3)
  Clock Path Delay:     2.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AD<29> to DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P99.I                Tiopi                 1.224   AD<29>
                                                       AD<29>
                                                       AD_29_IBUF
    CLB_R9C3.S0.G2       net (fanout=1)        3.830   AD_29_IBUF
    CLB_R9C3.S0.COUT     Topcyg                1.396   DevSelOE_mux00002_wg_cy<9>
                                                       DevSelOE_mux00002_wg_lut<9>
                                                       DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S1.G3       net (fanout=2)        1.459   DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S1.CLK      Tick                  1.352   DevSel
                                                       DevSel_mux00001
                                                       DevSel
    -------------------------------------------------  ---------------------------
    Total                                      9.261ns (3.972ns logic, 5.289ns route)
                                                       (42.9% logic, 57.1% route)

  Minimum Clock Path: CLK to DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R9C1.S1.CLK      net (fanout=4)        0.556   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (1.855ns logic, 0.563ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack:                  0.189ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD<29> (PAD)
  Destination:          DevSelOE (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      9.229ns (Levels of Logic = 3)
  Clock Path Delay:     2.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AD<29> to DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P99.I                Tiopi                 1.224   AD<29>
                                                       AD<29>
                                                       AD_29_IBUF
    CLB_R9C3.S0.G2       net (fanout=1)        3.830   AD_29_IBUF
    CLB_R9C3.S0.COUT     Topcyg                1.396   DevSelOE_mux00002_wg_cy<9>
                                                       DevSelOE_mux00002_wg_lut<9>
                                                       DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S0.G4       net (fanout=2)        1.427   DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S0.CLK      Tick                  1.352   DevSelOE
                                                       DevSelOE_mux00001
                                                       DevSelOE
    -------------------------------------------------  ---------------------------
    Total                                      9.229ns (3.972ns logic, 5.257ns route)
                                                       (43.0% logic, 57.0% route)

  Minimum Clock Path: CLK to DevSelOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R9C1.S0.CLK      net (fanout=4)        0.556   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (1.855ns logic, 0.563ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------
Slack:                  0.254ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               AD<26> (PAD)
  Destination:          DevSel (FF)
  Destination Clock:    CLK_BUFGP rising at 0.000ns
  Requirement:          7.000ns
  Data Path Delay:      9.164ns (Levels of Logic = 4)
  Clock Path Delay:     2.418ns (Levels of Logic = 2)
  Clock Uncertainty:    0.000ns

  Maximum Data Path: AD<26> to DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P102.I               Tiopi                 1.224   AD<26>
                                                       AD<26>
                                                       AD_26_IBUF
    CLB_R10C3.S0.F2      net (fanout=1)        3.546   AD_26_IBUF
    CLB_R10C3.S0.COUT    Topcyf                1.487   DevSelOE_mux00002_wg_cy<7>
                                                       DevSelOE_mux00002_wg_lut<6>
                                                       DevSelOE_mux00002_wg_cy<6>
                                                       DevSelOE_mux00002_wg_cy<7>
    CLB_R9C3.S0.CIN      net (fanout=1)        0.000   DevSelOE_mux00002_wg_cy<7>
    CLB_R9C3.S0.COUT     Tbyp                  0.096   DevSelOE_mux00002_wg_cy<9>
                                                       DevSelOE_mux00002_wg_cy<8>
                                                       DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S1.G3       net (fanout=2)        1.459   DevSelOE_mux00002_wg_cy<9>
    CLB_R9C1.S1.CLK      Tick                  1.352   DevSel
                                                       DevSel_mux00001
                                                       DevSel
    -------------------------------------------------  ---------------------------
    Total                                      9.164ns (4.159ns logic, 5.005ns route)
                                                       (45.4% logic, 54.6% route)

  Minimum Clock Path: CLK to DevSel
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    P91.GCLKOUT          Tgpio                 1.082   CLK
                                                       CLK
                                                       CLK_BUFGP/IBUFG
    GCLKBUF1.IN          net (fanout=1)        0.007   CLK_BUFGP/IBUFG
    GCLKBUF1.OUT         Tgio                  0.773   CLK_BUFGP/BUFG
                                                       CLK_BUFGP/BUFG
    CLB_R9C1.S1.CLK      net (fanout=4)        0.556   CLK_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      2.418ns (1.855ns logic, 0.563ns route)
                                                       (76.7% logic, 23.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TIMEGRP "AD_GRP" OFFSET = OUT 41 ns AFTER COMP "CLK";

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------


2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
AD<0>       |    6.058(R)|   -1.140(R)|CLK_BUFGP         |   0.000|
AD<1>       |    6.478(R)|   -5.705(R)|CLK_BUFGP         |   0.000|
AD<2>       |    6.143(R)|   -5.370(R)|CLK_BUFGP         |   0.000|
AD<3>       |    5.870(R)|   -5.097(R)|CLK_BUFGP         |   0.000|
AD<4>       |    5.647(R)|   -4.874(R)|CLK_BUFGP         |   0.000|
AD<5>       |    6.134(R)|   -5.361(R)|CLK_BUFGP         |   0.000|
AD<6>       |    5.341(R)|   -4.568(R)|CLK_BUFGP         |   0.000|
AD<7>       |    5.899(R)|   -5.126(R)|CLK_BUFGP         |   0.000|
AD<8>       |    5.601(R)|   -4.828(R)|CLK_BUFGP         |   0.000|
AD<9>       |    4.939(R)|   -4.166(R)|CLK_BUFGP         |   0.000|
AD<10>      |    5.614(R)|   -4.841(R)|CLK_BUFGP         |   0.000|
AD<11>      |    6.556(R)|   -5.783(R)|CLK_BUFGP         |   0.000|
AD<12>      |    6.731(R)|   -5.958(R)|CLK_BUFGP         |   0.000|
AD<13>      |    5.787(R)|   -5.014(R)|CLK_BUFGP         |   0.000|
AD<14>      |    5.405(R)|   -4.632(R)|CLK_BUFGP         |   0.000|
AD<15>      |    5.275(R)|   -4.502(R)|CLK_BUFGP         |   0.000|
AD<16>      |    4.635(R)|   -3.862(R)|CLK_BUFGP         |   0.000|
AD<17>      |    4.553(R)|   -3.780(R)|CLK_BUFGP         |   0.000|
AD<18>      |    4.379(R)|   -3.606(R)|CLK_BUFGP         |   0.000|
AD<19>      |    4.535(R)|   -3.762(R)|CLK_BUFGP         |   0.000|
AD<20>      |    4.880(R)|   -4.107(R)|CLK_BUFGP         |   0.000|
AD<21>      |    4.864(R)|   -4.091(R)|CLK_BUFGP         |   0.000|
AD<22>      |    5.033(R)|   -4.260(R)|CLK_BUFGP         |   0.000|
AD<23>      |    5.153(R)|   -4.380(R)|CLK_BUFGP         |   0.000|
AD<24>      |    5.390(R)|   -4.617(R)|CLK_BUFGP         |   0.000|
AD<25>      |    5.258(R)|   -4.485(R)|CLK_BUFGP         |   0.000|
AD<26>      |    6.746(R)|   -5.973(R)|CLK_BUFGP         |   0.000|
AD<27>      |    5.606(R)|   -4.833(R)|CLK_BUFGP         |   0.000|
AD<28>      |    5.154(R)|   -4.381(R)|CLK_BUFGP         |   0.000|
AD<29>      |    6.843(R)|   -6.070(R)|CLK_BUFGP         |   0.000|
AD<30>      |    5.106(R)|   -4.333(R)|CLK_BUFGP         |   0.000|
AD<31>      |    5.270(R)|   -4.497(R)|CLK_BUFGP         |   0.000|
CBE<0>      |    5.252(R)|   -4.479(R)|CLK_BUFGP         |   0.000|
CBE<1>      |    5.036(R)|   -4.263(R)|CLK_BUFGP         |   0.000|
CBE<2>      |    4.480(R)|   -3.707(R)|CLK_BUFGP         |   0.000|
CBE<3>      |    4.943(R)|   -4.170(R)|CLK_BUFGP         |   0.000|
FRAMEn      |    4.836(R)|   -0.643(R)|CLK_BUFGP         |   0.000|
IRDYn       |    2.836(R)|   -0.180(R)|CLK_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
DEVSELn     |   12.097(R)|CLK_BUFGP         |   0.000|
TRDYn       |   12.053(R)|CLK_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.653|         |         |         |
---------------+---------+---------+---------+---------+

COMP "DEVSELn" OFFSET = OUT 11 ns AFTER COMP "CLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
DEVSELn                                        |       12.097|        0.000|
-----------------------------------------------+-------------+-------------+

COMP "TRDYn" OFFSET = OUT 11 ns AFTER COMP "CLK";
Bus Skew: 0.000 ns; 
-----------------------------------------------+-------------+-------------+
PAD                                            | Delay (ns)  |Edge Skew (ns)|
-----------------------------------------------+-------------+-------------+
TRDYn                                          |       12.053|        0.000|
-----------------------------------------------+-------------+-------------+


Timing summary:
---------------

Timing errors: 2  Score: 2150

Constraints cover 92 paths, 0 nets, and 69 connections

Design statistics:
   Minimum period:   5.653ns{1}   (Maximum frequency: 176.897MHz)
   Minimum input required time before clock:   6.843ns
   Minimum output required time after clock:  12.097ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug 20 15:15:29 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 59 MB



