#Build: Fabric Compiler 2022.2-SP1-Lite, Build 132640, Aug 18 15:12 2023
#Install: C:\pango\PDS_2022.2-SP1-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: DESKTOP-73C3QQ3
Generated by Fabric Compiler (version 2022.2-SP1-Lite build 132640) at Sat Aug 17 22:50:23 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
pnr strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_sda} LOC=AB10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_sda} LOC=AB8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 5)] | Port iic_sda has been placed at location V20, whose type is share pin.
Executing : def_port {iic_sda} LOC=V20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_sda} LOC=P18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[0]} LOC=V21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[1]} LOC=V22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 9)] | Port b_out[2] has been placed at location T21, whose type is share pin.
Executing : def_port {b_out[2]} LOC=T21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[3]} LOC=T22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 11)] | Port b_out[4] has been placed at location R20, whose type is share pin.
Executing : def_port {b_out[4]} LOC=R20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 12)] | Port b_out[5] has been placed at location R22, whose type is share pin.
Executing : def_port {b_out[5]} LOC=R22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[6]} LOC=R19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {b_out[7]} LOC=P19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {de_out} LOC=Y22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es0_mclk} LOC=V11 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es1_mclk} LOC=Y6 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 18)] | Port es1_sdout has been placed at location AB5, whose type is share pin.
Executing : def_port {es1_sdout} LOC=AB5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es7243_scl} LOC=AA10 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {es8156_scl} LOC=AA8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 21)] | Port g_out[0] has been placed at location M21, whose type is share pin.
Executing : def_port {g_out[0]} LOC=M21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[1]} LOC=M17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[2]} LOC=M18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[3]} LOC=M16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {g_out[4]} LOC=N15 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 26)] | Port g_out[5] has been placed at location L19, whose type is share pin.
Executing : def_port {g_out[5]} LOC=L19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 27)] | Port g_out[6] has been placed at location K20, whose type is share pin.
Executing : def_port {g_out[6]} LOC=K20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 28)] | Port g_out[7] has been placed at location L17, whose type is share pin.
Executing : def_port {g_out[7]} LOC=L17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {hs_out} LOC=Y21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 30)] | Port iic_scl has been placed at location V19, whose type is share pin.
Executing : def_port {iic_scl} LOC=V19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {iic_tx_scl} LOC=P17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[0]} LOC=B2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[1]} LOC=A2 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[2]} LOC=B3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[3]} LOC=A3 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[4]} LOC=C5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[5]} LOC=A5 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[6]} LOC=F7 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {led[7]} LOC=F8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {phy_rstn} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 40)] | Port phy_rstn has been placed at location B20, whose type is share pin.
Executing : def_port {phy_rstn} LOC=B20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {pixclk_out} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 41)] | Port pixclk_out has been placed at location M22, whose type is share pin.
Executing : def_port {pixclk_out} LOC=M22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 42)] | Port r_out[0] has been placed at location K17, whose type is share pin.
Executing : def_port {r_out[0]} LOC=K17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[1]} LOC=N19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[2]} LOC=J22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[3]} LOC=J20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {r_out[4]} LOC=K22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 47)] | Port r_out[5] has been placed at location H21, whose type is share pin.
Executing : def_port {r_out[5]} LOC=H21 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 48)] | Port r_out[6] has been placed at location H22, whose type is share pin.
Executing : def_port {r_out[6]} LOC=H22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 49)] | Port r_out[7] has been placed at location H19, whose type is share pin.
Executing : def_port {r_out[7]} LOC=H19 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_tx_ctl} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 50)] | Port rgmii_tx_ctl has been placed at location B18, whose type is share pin.
Executing : def_port {rgmii_tx_ctl} LOC=B18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txc} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {rgmii_txc} LOC=G16 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
Executing : def_port {rgmii_txd[0]} LOC=F17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 53)] | Port rgmii_txd[1] has been placed at location D17, whose type is share pin.
Executing : def_port {rgmii_txd[1]} LOC=D17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 54)] | Port rgmii_txd[2] has been placed at location C18, whose type is share pin.
Executing : def_port {rgmii_txd[2]} LOC=C18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rgmii_txd[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 55)] | Port rgmii_txd[3] has been placed at location A18, whose type is share pin.
Executing : def_port {rgmii_txd[3]} LOC=A18 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST NONE=TRUE successfully
Executing : def_port {rstn_out_hdmi} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {rstn_out_hdmi} LOC=R17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {uart_tx} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE
Executing : def_port {uart_tx} LOC=R9 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=SLOW NONE=TRUE successfully
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE
Executing : def_port {vs_out} LOC=W20 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=8 SLEW=FAST NONE=TRUE successfully
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[0]} LOC=U14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[1]} LOC=U15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[2]} LOC=T15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[3]} LOC=W15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[4]} LOC=Y16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[5]} LOC=AB16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[6]} LOC=AA16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {b_in[7]} LOC=AB17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {de_in} LOC=U13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_alrck} LOC=AB11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_dsclk} LOC=Y11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es0_sdin} LOC=W11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 71)] | Port es1_dlrc has been placed at location Y5, whose type is share pin.
Executing : def_port {es1_dlrc} LOC=Y5 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {es1_dsclk} LOC=W6 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 73)] Object 'es1_sdin' is dangling, which has no connection. it will be ignored.
Executing : def_port {es1_sdin} LOC=W8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[0]} LOC=Y17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 75)] | Port g_in[1] has been placed at location V17, whose type is share pin.
Executing : def_port {g_in[1]} LOC=V17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 76)] | Port g_in[2] has been placed at location W18, whose type is share pin.
Executing : def_port {g_in[2]} LOC=W18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 77)] | Port g_in[3] has been placed at location AB19, whose type is share pin.
Executing : def_port {g_in[3]} LOC=AB19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 78)] | Port g_in[4] has been placed at location AA18, whose type is share pin.
Executing : def_port {g_in[4]} LOC=AA18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 79)] | Port g_in[5] has been placed at location AB18, whose type is share pin.
Executing : def_port {g_in[5]} LOC=AB18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[6]} LOC=Y18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {g_in[7]} LOC=W17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {hs_in} LOC=V13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {keys[0]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 83)] | Port keys[0] has been placed at location K18, whose type is share pin.
Executing : def_port {keys[0]} LOC=K18 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {keys[1]} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {keys[1]} LOC=L15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {keys[2]} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {keys[2]} LOC=J17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {keys[3]} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {keys[3]} LOC=K16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {keys[4]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {keys[4]} LOC=J16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {keys[5]} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 88)] Object 'keys[5]' is dangling, which has no connection. it will be ignored.
Executing : def_port {keys[5]} LOC=J19 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {keys[6]} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 89)] | Port keys[6] has been placed at location H20, whose type is share pin.
Executing : def_port {keys[6]} LOC=H20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {keys[7]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {keys[7]} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 91)] Object 'lin_test' is dangling, which has no connection. it will be ignored.
Executing : def_port {lin_test} LOC=Y13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2001: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 92)] Object 'lout_test' is dangling, which has no connection. it will be ignored.
Executing : def_port {lout_test} LOC=V7 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE failed
Executing : def_port {pixclk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
C: ConstraintEditor-2002: [C:/Users/mjh/Desktop/final_competition/Pango_magicbox/pnr/example_design/device_map/top.pcf(line number: 93)] | Port pixclk_in has been placed at location AA12, whose type is share pin.
Executing : def_port {pixclk_in} LOC=AA12 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[0]} LOC=Y15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[1]} LOC=AB15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[2]} LOC=U16 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[3]} LOC=V15 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[4]} LOC=AA14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[5]} LOC=AB14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[6]} LOC=W14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {r_in[7]} LOC=Y14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rx_ctl} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rx_ctl} LOC=F9 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxc} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rxc} LOC=F14 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxd[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rxd[0]} LOC=H10 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxd[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rxd[1]} LOC=H11 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxd[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rxd[2]} LOC=G13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {rgmii_rxd[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {rgmii_rxd[3]} LOC=H13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {sys_clk} LOC=P20 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {uart_rx} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {uart_rx} LOC=R8 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE
Executing : def_port {vs_in} LOC=W13 VCCIO=3.3 IOSTANDARD=LVCMOS33 NONE=TRUE successfully
Constraint check end.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Infer CARRY group, base inst: ES7243E_reg_config/reg_data/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/B_LUT/U_ipml_rom_B_LUT/U_ipml_spram_B_LUT/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[0].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[2].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[4].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[6].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[8].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[10].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[12].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[14].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[16].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[18].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[20].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[22].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[24].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[26].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[28].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[30].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[32].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[34].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[36].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[38].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[40].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[42].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[44].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[46].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[48].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[50].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[52].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[54].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[56].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[58].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[60].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[62].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[64].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[66].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[68].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[70].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[72].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[74].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[76].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[78].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[80].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[82].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[84].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[86].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[88].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[90].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[92].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[94].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[96].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[98].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[100].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[102].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[104].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[106].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[108].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[110].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[112].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[114].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[116].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[118].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[120].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[122].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[124].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[126].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[128].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[130].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[132].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[134].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[136].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: spectrogram_0/ram_i[138].DRAM_spectrogram/U_ipml_dpram_DRAM_spectrogram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: stream_ctrler/HANN_fft_fifo/HANN_RAM/U_ipml_spram_HANN_RAM/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/r2_dit_bf/u_r2_dit_mult_by_twiddle/u_twiddle_gen/u_sin_rom/use_drm.u_sin_drm_rom/sin_rom_used_2/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram0/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram0/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm, insts:2.
I: Infer CARRY group, base inst: u_fft_wrapper/use_radix2_burst.u_radix2_burst_core/u_sdpram1/use_drm.u_drm_sdpram/u_drm_sdpram_9k/u_drm_sdpram_9k/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm, insts:2.
Mapping instance gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0 to IOCKDLY_237_367.
Mapping instance u_pll/u_pll_e3/goppll to PLL_158_55.
Mapping instance u_pll0/u_pll_e3/goppll to PLL_158_75.
Phase 1.1 1st GP placement started.
Design Utilization : 21%.
First map gop timing takes 0.34 sec
Worst slack after clock region global placement is -5263
Wirelength after clock region global placement is 125714.
1st GP placement takes 2.38 sec.

Phase 1.2 Clock placement started.
Mapping instance clkbufg_0/gopclkbufg to USCM_84_108.
Mapping instance gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg to USCM_84_109.
Mapping instance clkbufg_2/gopclkbufg to USCM_84_110.
Mapping instance clkbufg_3/gopclkbufg to USCM_84_111.
Mapping instance clkbufg_4/gopclkbufg to USCM_84_112.
Mapping instance clkbufg_7/gopclkbufg to USCM_84_113.
Mapping instance clkbufg_6/gopclkbufg to USCM_84_114.
Mapping instance clkbufg_1/gopclkbufg to USCM_84_115.
C: Place-2028: GLOBAL_CLOCK: the driver es1_dsclk_ibuf/opit_1 fixed at IOL_39_6 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_5/gopclkbufg to USCM_84_116.
Clock placement takes 0.14 sec.

Pre global placement takes 2.59 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst ES7243E_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_151_5.
Placed fixed group with base inst ES8156_reg_config.u_i2c_com.i2c_sdat_tri/opit_1 on IOL_119_5.
Placed fixed group with base inst b_in_ibuf[0]/opit_1 on IOL_219_6.
Placed fixed group with base inst b_in_ibuf[1]/opit_1 on IOL_183_5.
Placed fixed group with base inst b_in_ibuf[2]/opit_1 on IOL_183_6.
Placed fixed group with base inst b_in_ibuf[3]/opit_1 on IOL_215_5.
Placed fixed group with base inst b_in_ibuf[4]/opit_1 on IOL_215_6.
Placed fixed group with base inst b_in_ibuf[5]/opit_1 on IOL_203_5.
Placed fixed group with base inst b_in_ibuf[6]/opit_1 on IOL_203_6.
Placed fixed group with base inst b_in_ibuf[7]/opit_1 on IOL_223_5.
Placed fixed group with base inst b_out_obuf[0]/opit_1 on IOL_327_150.
Placed fixed group with base inst b_out_obuf[1]/opit_1 on IOL_327_149.
Placed fixed group with base inst b_out_obuf[2]/opit_1 on IOL_327_166.
Placed fixed group with base inst b_out_obuf[3]/opit_1 on IOL_327_165.
Placed fixed group with base inst b_out_obuf[4]/opit_1 on IOL_327_170.
Placed fixed group with base inst b_out_obuf[5]/opit_1 on IOL_327_169.
Placed fixed group with base inst b_out_obuf[6]/opit_1 on IOL_327_137.
Placed fixed group with base inst b_out_obuf[7]/opit_1 on IOL_327_138.
Placed fixed group with base inst de_in_ibuf/opit_1 on IOL_219_5.
Placed fixed group with base inst de_out_obuf/opit_1 on IOL_327_141.
Placed fixed group with base inst es0_alrck_ibuf/opit_1 on IOL_159_5.
Placed fixed group with base inst es0_dsclk_ibuf/opit_1 on IOL_159_6.
Placed fixed group with base inst es0_mclk_obuf/opit_1 on IOL_135_6.
Placed fixed group with base inst es0_sdin_ibuf/opit_1 on IOL_135_5.
Placed fixed group with base inst es1_dlrc_ibuf/opit_1 on IOL_35_6.
Placed fixed group with base inst es1_dsclk_ibuf/opit_1 on IOL_39_6.
Placed fixed group with base inst es1_mclk_obuf/opit_1 on IOL_39_5.
Placed fixed group with base inst es1_sdout_obuf/opit_1 on IOL_35_5.
Placed fixed group with base inst es7243_scl_obuf/opit_1 on IOL_151_6.
Placed fixed group with base inst es8156_scl_obuf/opit_1 on IOL_119_6.
Placed fixed group with base inst g_in_ibuf[0]/opit_1 on IOL_223_6.
Placed fixed group with base inst g_in_ibuf[1]/opit_1 on IOL_319_6.
Placed fixed group with base inst g_in_ibuf[2]/opit_1 on IOL_319_5.
Placed fixed group with base inst g_in_ibuf[3]/opit_1 on IOL_243_5.
Placed fixed group with base inst g_in_ibuf[4]/opit_1 on IOL_227_6.
Placed fixed group with base inst g_in_ibuf[5]/opit_1 on IOL_227_5.
Placed fixed group with base inst g_in_ibuf[6]/opit_1 on IOL_283_5.
Placed fixed group with base inst g_in_ibuf[7]/opit_1 on IOL_283_6.
Placed fixed group with base inst g_out_obuf[0]/opit_1 on IOL_327_202.
Placed fixed group with base inst g_out_obuf[1]/opit_1 on IOL_327_110.
Placed fixed group with base inst g_out_obuf[2]/opit_1 on IOL_327_109.
Placed fixed group with base inst g_out_obuf[3]/opit_1 on IOL_327_122.
Placed fixed group with base inst g_out_obuf[4]/opit_1 on IOL_327_121.
Placed fixed group with base inst g_out_obuf[5]/opit_1 on IOL_327_233.
Placed fixed group with base inst g_out_obuf[6]/opit_1 on IOL_327_234.
Placed fixed group with base inst g_out_obuf[7]/opit_1 on IOL_327_241.
Placed fixed group with base inst gvrd_test/rgmii_interface/gmii_ctl_in/gateigddr_IOL on IOL_71_373.
Placed fixed group with base inst gvrd_test/rgmii_interface/gtp_outbuft1/opit_1_IOL on IOL_311_374.
Placed fixed group with base inst gvrd_test/rgmii_interface/gtp_outbuft6/opit_1_IOL on IOL_299_374.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_rx_data[0].gmii_rxd_in/gateigddr_IOL on IOL_75_374.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_rx_data[1].gmii_rxd_in/gateigddr_IOL on IOL_75_373.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_rx_data[2].gmii_rxd_in/gateigddr_IOL on IOL_251_373.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_rx_data[3].gmii_rxd_in/gateigddr_IOL on IOL_251_374.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_tx_data[0].gtp_outbuft1/opit_1_IOL on IOL_299_373.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_tx_data[1].gtp_outbuft1/opit_1_IOL on IOL_323_374.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_tx_data[2].gtp_outbuft1/opit_1_IOL on IOL_323_373.
Placed fixed group with base inst gvrd_test/rgmii_interface/rgmii_tx_data[3].gtp_outbuft1/opit_1_IOL on IOL_311_373.
Placed fixed group with base inst hs_in_ibuf/opit_1 on IOL_211_6.
Placed fixed group with base inst hs_out_obuf/opit_1 on IOL_327_142.
Placed fixed group with base inst iic_scl_obuf/opit_1 on IOL_327_26.
Placed fixed group with base inst iic_tx_scl_obuf/opit_1 on IOL_327_46.
Placed fixed group with base inst keys_ibuf[0]/opit_1 on IOL_327_257.
Placed fixed group with base inst keys_ibuf[1]/opit_1 on IOL_327_134.
Placed fixed group with base inst keys_ibuf[2]/opit_1 on IOL_327_297.
Placed fixed group with base inst keys_ibuf[3]/opit_1 on IOL_327_133.
Placed fixed group with base inst keys_ibuf[4]/opit_1 on IOL_327_298.
Placed fixed group with base inst keys_ibuf[6]/opit_1 on IOL_327_261.
Placed fixed group with base inst keys_ibuf[7]/opit_1 on IOL_327_365.
Placed fixed group with base inst led_obuf[0]/opit_1 on IOL_19_374.
Placed fixed group with base inst led_obuf[1]/opit_1 on IOL_19_373.
Placed fixed group with base inst led_obuf[2]/opit_1 on IOL_35_374.
Placed fixed group with base inst led_obuf[3]/opit_1 on IOL_35_373.
Placed fixed group with base inst led_obuf[4]/opit_1 on IOL_67_374.
Placed fixed group with base inst led_obuf[5]/opit_1 on IOL_67_373.
Placed fixed group with base inst led_obuf[6]/opit_1 on IOL_47_374.
Placed fixed group with base inst led_obuf[7]/opit_1 on IOL_47_373.
Placed fixed group with base inst ms72xx_ctl.iic_sda_tri/opit_1 on IOL_327_25.
Placed fixed group with base inst ms72xx_ctl.iic_tx_sda_tri/opit_1 on IOL_327_45.
Placed fixed group with base inst phy_rstn_obuf/opit_1 on IOL_319_374.
Placed fixed group with base inst pixclk_in_ibuf/opit_1 on IOL_163_6.
Placed fixed group with base inst pixclk_out_obuf/opit_1 on IOL_327_201.
Placed fixed group with base inst r_in_ibuf[0]/opit_1 on IOL_191_6.
Placed fixed group with base inst r_in_ibuf[1]/opit_1 on IOL_191_5.
Placed fixed group with base inst r_in_ibuf[2]/opit_1 on IOL_291_6.
Placed fixed group with base inst r_in_ibuf[3]/opit_1 on IOL_291_5.
Placed fixed group with base inst r_in_ibuf[4]/opit_1 on IOL_275_6.
Placed fixed group with base inst r_in_ibuf[5]/opit_1 on IOL_275_5.
Placed fixed group with base inst r_in_ibuf[6]/opit_1 on IOL_199_6.
Placed fixed group with base inst r_in_ibuf[7]/opit_1 on IOL_199_5.
Placed fixed group with base inst r_out_obuf[0]/opit_1 on IOL_327_242.
Placed fixed group with base inst r_out_obuf[1]/opit_1 on IOL_327_209.
Placed fixed group with base inst r_out_obuf[2]/opit_1 on IOL_327_229.
Placed fixed group with base inst r_out_obuf[3]/opit_1 on IOL_327_230.
Placed fixed group with base inst r_out_obuf[4]/opit_1 on IOL_327_213.
Placed fixed group with base inst r_out_obuf[5]/opit_1 on IOL_327_238.
Placed fixed group with base inst r_out_obuf[6]/opit_1 on IOL_327_237.
Placed fixed group with base inst r_out_obuf[7]/opit_1 on IOL_327_273.
Placed fixed group with base inst rgmii_rxc_ibuf/opit_1 on IOL_243_374.
Placed fixed group with base inst rstn_out_hdmi_obuf/opit_1 on IOL_327_42.
Placed fixed group with base inst sys_clk_ibuf/opit_1 on IOL_327_210.
Placed fixed group with base inst uart_rx_ibuf/opit_1 on IOL_43_5.
Placed fixed group with base inst uart_tx_obuf/opit_1 on IOL_43_6.
Placed fixed group with base inst vs_in_ibuf/opit_1 on IOL_211_5.
Placed fixed group with base inst vs_out_obuf/opit_1 on IOL_327_146.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_84_108.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_84_115.
Placed fixed instance clkbufg_2/gopclkbufg on USCM_84_110.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_84_111.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_84_112.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_84_116.
Placed fixed instance clkbufg_6/gopclkbufg on USCM_84_114.
Placed fixed instance clkbufg_7/gopclkbufg on USCM_84_113.
Placed fixed instance gvrd_test/rgmii_interface/GTP_CLKBUFG_RXSHFT/gopclkbufg on USCM_84_109.
Placed fixed instance gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0 on IOCKDLY_237_367.
Placed fixed instance u_pll/u_pll_e3/goppll on PLL_158_55.
Placed fixed instance u_pll0/u_pll_e3/goppll on PLL_158_75.
Placed fixed instance BKCL_auto_0 on BKCL_188_376.
Placed fixed instance BKCL_auto_1 on BKCL_328_184.
Placed fixed instance BKCL_auto_2 on BKCL_192_0.
Fixed placement takes 0.11 sec.

Phase 2.2 Process placement started.
Placed instance gvrd_test/rgmii_interface/clk_dll/gopdll(gopDLL) on DLL_238_363, and placed gvrd_test/rgmii_interface/rgmii_clk_delay/opit_0(gopCLKDELAY) on IOCKDLY_237_367.
Process placement takes 0.00 sec.

Phase 2.3 IO placement started.
IO placement takes 0.00 sec.

Phase 2.4 2nd GP placement started.
Run super clustering :
	Initial slack -14253.
	6 iterations finished.
	Final slack -8741.
Super clustering done.
Design Utilization : 21%.
Worst slack after global placement is -5541
2nd GP placement takes 1.83 sec.

Wirelength after global placement is 181901.
Global placement takes 1.94 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
I: Process macros using "Greedy".
Wirelength after macro cell placement is 211621.
Macro cell placement takes 0.02 sec.

Phase 3.2 3rd GP placement started.
Run super clustering :
	Initial slack -14253.
	6 iterations finished.
	Final slack -8741.
Super clustering done.
Design Utilization : 21%.
Worst slack after post global placement is -5415
3rd GP placement takes 1.58 sec.

Wirelength after post global placement is 168409.
Post global placement takes 1.61 sec.

Phase 4 Legalization started.
The average distance in LP is 0.944974.
Wirelength after legalization is 202048.
Legalization takes 0.28 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Worst slack before Replication Place is -5070.
Replication placement takes 0.25 sec.

Wirelength after replication placement is 202048.
Phase 5.2 DP placement started.
Legalized cost -5070.000000.
The detailed placement ends at 11th iteration.
DP placement takes 1.70 sec.

Wirelength after detailed placement is 212954.
Timing-driven detailed placement takes 1.95 sec.

Worst slack is -3283, TNS after placement is -228947.
Placement done.
Total placement takes 9.19 sec.
Finished placement.

Routing started.
Building routing graph takes 0.39 sec.
Worst slack is -3283, TNS before global route is -228947.
Processing design graph takes 0.28 sec.
Total memory for routing:
	126.457037 M.
Total nets for routing : 22245.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 54 nets, it takes 0.00 sec.
Unrouted nets 66 at the end of iteration 0.
Unrouted nets 55 at the end of iteration 1.
Unrouted nets 47 at the end of iteration 2.
Unrouted nets 36 at the end of iteration 3.
Unrouted nets 39 at the end of iteration 4.
Unrouted nets 34 at the end of iteration 5.
Unrouted nets 28 at the end of iteration 6.
Unrouted nets 20 at the end of iteration 7.
Unrouted nets 20 at the end of iteration 8.
Unrouted nets 27 at the end of iteration 9.
Unrouted nets 21 at the end of iteration 10.
Unrouted nets 21 at the end of iteration 11.
Unrouted nets 14 at the end of iteration 12.
Unrouted nets 15 at the end of iteration 13.
Unrouted nets 14 at the end of iteration 14.
Unrouted nets 11 at the end of iteration 15.
Unrouted nets 11 at the end of iteration 16.
Unrouted nets 10 at the end of iteration 17.
Unrouted nets 8 at the end of iteration 18.
Unrouted nets 11 at the end of iteration 19.
Unrouted nets 7 at the end of iteration 20.
Unrouted nets 9 at the end of iteration 21.
Unrouted nets 9 at the end of iteration 22.
Unrouted nets 9 at the end of iteration 23.
Unrouted nets 8 at the end of iteration 24.
Unrouted nets 7 at the end of iteration 25.
Unrouted nets 8 at the end of iteration 26.
Unrouted nets 7 at the end of iteration 27.
Unrouted nets 7 at the end of iteration 28.
Unrouted nets 7 at the end of iteration 29.
Unrouted nets 6 at the end of iteration 30.
Unrouted nets 8 at the end of iteration 31.
Unrouted nets 7 at the end of iteration 32.
Unrouted nets 10 at the end of iteration 33.
Unrouted nets 8 at the end of iteration 34.
Unrouted nets 5 at the end of iteration 35.
Unrouted nets 7 at the end of iteration 36.
Unrouted nets 5 at the end of iteration 37.
Unrouted nets 6 at the end of iteration 38.
Unrouted nets 4 at the end of iteration 39.
Unrouted nets 4 at the end of iteration 40.
Unrouted nets 5 at the end of iteration 41.
Unrouted nets 5 at the end of iteration 42.
Unrouted nets 5 at the end of iteration 43.
Unrouted nets 5 at the end of iteration 44.
Unrouted nets 4 at the end of iteration 45.
Unrouted nets 5 at the end of iteration 46.
Unrouted nets 4 at the end of iteration 47.
Unrouted nets 4 at the end of iteration 48.
Unrouted nets 4 at the end of iteration 49.
Unrouted nets 6 at the end of iteration 50.
Unrouted nets 4 at the end of iteration 51.
Unrouted nets 6 at the end of iteration 52.
Unrouted nets 5 at the end of iteration 53.
Unrouted nets 6 at the end of iteration 54.
Unrouted nets 4 at the end of iteration 55.
Unrouted nets 4 at the end of iteration 56.
Unrouted nets 5 at the end of iteration 57.
Unrouted nets 5 at the end of iteration 58.
Unrouted nets 8 at the end of iteration 59.
Unrouted nets 10 at the end of iteration 60.
Unrouted nets 8 at the end of iteration 61.
Unrouted nets 8 at the end of iteration 62.
Unrouted nets 9 at the end of iteration 63.
Unrouted nets 5 at the end of iteration 64.
Unrouted nets 5 at the end of iteration 65.
Unrouted nets 8 at the end of iteration 66.
Unrouted nets 8 at the end of iteration 67.
Unrouted nets 6 at the end of iteration 68.
Unrouted nets 4 at the end of iteration 69.
Unrouted nets 6 at the end of iteration 70.
Unrouted nets 5 at the end of iteration 71.
Unrouted nets 4 at the end of iteration 72.
Unrouted nets 6 at the end of iteration 73.
Unrouted nets 5 at the end of iteration 74.
Unrouted nets 5 at the end of iteration 75.
Unrouted nets 4 at the end of iteration 76.
Unrouted nets 4 at the end of iteration 77.
Unrouted nets 4 at the end of iteration 78.
Unrouted nets 6 at the end of iteration 79.
Unrouted nets 4 at the end of iteration 80.
Unrouted nets 4 at the end of iteration 81.
Unrouted nets 3 at the end of iteration 82.
Unrouted nets 5 at the end of iteration 83.
Unrouted nets 4 at the end of iteration 84.
Unrouted nets 5 at the end of iteration 85.
Unrouted nets 4 at the end of iteration 86.
Unrouted nets 5 at the end of iteration 87.
Unrouted nets 3 at the end of iteration 88.
Unrouted nets 4 at the end of iteration 89.
Unrouted nets 3 at the end of iteration 90.
Unrouted nets 4 at the end of iteration 91.
Unrouted nets 5 at the end of iteration 92.
Unrouted nets 6 at the end of iteration 93.
Unrouted nets 6 at the end of iteration 94.
Unrouted nets 6 at the end of iteration 95.
Unrouted nets 8 at the end of iteration 96.
Unrouted nets 3 at the end of iteration 97.
Unrouted nets 4 at the end of iteration 98.
Unrouted nets 4 at the end of iteration 99.
Unrouted nets 3 at the end of iteration 100.
Unrouted nets 2 at the end of iteration 101.
Unrouted nets 2 at the end of iteration 102.
Unrouted nets 2 at the end of iteration 103.
Unrouted nets 2 at the end of iteration 104.
Unrouted nets 2 at the end of iteration 105.
Unrouted nets 3 at the end of iteration 106.
Unrouted nets 3 at the end of iteration 107.
Unrouted nets 2 at the end of iteration 108.
Unrouted nets 2 at the end of iteration 109.
Unrouted nets 4 at the end of iteration 110.
Unrouted nets 2 at the end of iteration 111.
Unrouted nets 2 at the end of iteration 112.
Unrouted nets 4 at the end of iteration 113.
Unrouted nets 4 at the end of iteration 114.
Unrouted nets 4 at the end of iteration 115.
Unrouted nets 7 at the end of iteration 116.
Unrouted nets 2 at the end of iteration 117.
Unrouted nets 2 at the end of iteration 118.
Unrouted nets 2 at the end of iteration 119.
Unrouted nets 3 at the end of iteration 120.
Unrouted nets 4 at the end of iteration 121.
Unrouted nets 2 at the end of iteration 122.
Unrouted nets 2 at the end of iteration 123.
Unrouted nets 2 at the end of iteration 124.
Unrouted nets 2 at the end of iteration 125.
Unrouted nets 2 at the end of iteration 126.
Unrouted nets 1 at the end of iteration 127.
Unrouted nets 1 at the end of iteration 128.
Unrouted nets 1 at the end of iteration 129.
Unrouted nets 1 at the end of iteration 130.
Unrouted nets 1 at the end of iteration 131.
Unrouted nets 1 at the end of iteration 132.
Unrouted nets 1 at the end of iteration 133.
Unrouted nets 1 at the end of iteration 134.
Unrouted nets 1 at the end of iteration 135.
Unrouted nets 1 at the end of iteration 136.
Unrouted nets 1 at the end of iteration 137.
Unrouted nets 3 at the end of iteration 138.
Unrouted nets 1 at the end of iteration 139.
Unrouted nets 1 at the end of iteration 140.
Unrouted nets 1 at the end of iteration 141.
Unrouted nets 7 at the end of iteration 142.
Unrouted nets 6 at the end of iteration 143.
Unrouted nets 2 at the end of iteration 144.
Unrouted nets 1 at the end of iteration 145.
Unrouted nets 1 at the end of iteration 146.
Unrouted nets 1 at the end of iteration 147.
Unrouted nets 1 at the end of iteration 148.
Unrouted nets 2 at the end of iteration 149.
Unrouted nets 1 at the end of iteration 150.
Unrouted nets 1 at the end of iteration 151.
Unrouted nets 2 at the end of iteration 152.
Unrouted nets 1 at the end of iteration 153.
Unrouted nets 1 at the end of iteration 154.
Unrouted nets 2 at the end of iteration 155.
Unrouted nets 1 at the end of iteration 156.
Unrouted nets 1 at the end of iteration 157.
Unrouted nets 1 at the end of iteration 158.
Unrouted nets 1 at the end of iteration 159.
Unrouted nets 1 at the end of iteration 160.
Unrouted nets 1 at the end of iteration 161.
Unrouted nets 1 at the end of iteration 162.
Unrouted nets 2 at the end of iteration 163.
Unrouted nets 1 at the end of iteration 164.
Unrouted nets 1 at the end of iteration 165.
Unrouted nets 1 at the end of iteration 166.
Unrouted nets 1 at the end of iteration 167.
Unrouted nets 1 at the end of iteration 168.
Unrouted nets 2 at the end of iteration 169.
Unrouted nets 1 at the end of iteration 170.
Unrouted nets 1 at the end of iteration 171.
Unrouted nets 1 at the end of iteration 172.
Unrouted nets 2 at the end of iteration 173.
Unrouted nets 2 at the end of iteration 174.
Unrouted nets 3 at the end of iteration 175.
Unrouted nets 5 at the end of iteration 176.
Unrouted nets 3 at the end of iteration 177.
Unrouted nets 1 at the end of iteration 178.
Unrouted nets 1 at the end of iteration 179.
Unrouted nets 1 at the end of iteration 180.
Unrouted nets 1 at the end of iteration 181.
Unrouted nets 2 at the end of iteration 182.
Unrouted nets 1 at the end of iteration 183.
Unrouted nets 1 at the end of iteration 184.
Unrouted nets 1 at the end of iteration 185.
Unrouted nets 2 at the end of iteration 186.
Unrouted nets 3 at the end of iteration 187.
Unrouted nets 3 at the end of iteration 188.
Unrouted nets 3 at the end of iteration 189.
Unrouted nets 3 at the end of iteration 190.
Unrouted nets 3 at the end of iteration 191.
Unrouted nets 2 at the end of iteration 192.
Unrouted nets 2 at the end of iteration 193.
Unrouted nets 2 at the end of iteration 194.
Unrouted nets 1 at the end of iteration 195.
Unrouted nets 1 at the end of iteration 196.
Unrouted nets 1 at the end of iteration 197.
Unrouted nets 1 at the end of iteration 198.
Unrouted nets 1 at the end of iteration 199.
Unrouted nets 1 at the end of iteration 200.
Unrouted nets 1 at the end of iteration 201.
Unrouted nets 1 at the end of iteration 202.
Unrouted nets 1 at the end of iteration 203.
Unrouted nets 1 at the end of iteration 204.
Unrouted nets 1 at the end of iteration 205.
Unrouted nets 2 at the end of iteration 206.
Unrouted nets 3 at the end of iteration 207.
Unrouted nets 4 at the end of iteration 208.
Unrouted nets 1 at the end of iteration 209.
Unrouted nets 4 at the end of iteration 210.
Unrouted nets 2 at the end of iteration 211.
Unrouted nets 4 at the end of iteration 212.
Unrouted nets 2 at the end of iteration 213.
Unrouted nets 1 at the end of iteration 214.
Unrouted nets 1 at the end of iteration 215.
Unrouted nets 1 at the end of iteration 216.
Unrouted nets 3 at the end of iteration 217.
Unrouted nets 3 at the end of iteration 218.
Unrouted nets 2 at the end of iteration 219.
Unrouted nets 3 at the end of iteration 220.
Unrouted nets 5 at the end of iteration 221.
Unrouted nets 4 at the end of iteration 222.
Unrouted nets 4 at the end of iteration 223.
Unrouted nets 2 at the end of iteration 224.
Unrouted nets 5 at the end of iteration 225.
Unrouted nets 4 at the end of iteration 226.
Unrouted nets 5 at the end of iteration 227.
Unrouted nets 4 at the end of iteration 228.
Unrouted nets 1 at the end of iteration 229.
Unrouted nets 3 at the end of iteration 230.
Unrouted nets 1 at the end of iteration 231.
Unrouted nets 2 at the end of iteration 232.
Unrouted nets 1 at the end of iteration 233.
Unrouted nets 1 at the end of iteration 234.
Unrouted nets 2 at the end of iteration 235.
Unrouted nets 1 at the end of iteration 236.
Unrouted nets 4 at the end of iteration 237.
Unrouted nets 1 at the end of iteration 238.
Unrouted nets 4 at the end of iteration 239.
Unrouted nets 3 at the end of iteration 240.
Unrouted nets 1 at the end of iteration 241.
Unrouted nets 4 at the end of iteration 242.
Unrouted nets 3 at the end of iteration 243.
Unrouted nets 1 at the end of iteration 244.
Unrouted nets 3 at the end of iteration 245.
Unrouted nets 1 at the end of iteration 246.
Unrouted nets 1 at the end of iteration 247.
Unrouted nets 3 at the end of iteration 248.
Unrouted nets 1 at the end of iteration 249.
Unrouted nets 1 at the end of iteration 250.
Unrouted nets 2 at the end of iteration 251.
Unrouted nets 1 at the end of iteration 252.
Unrouted nets 2 at the end of iteration 253.
Unrouted nets 1 at the end of iteration 254.
Unrouted nets 4 at the end of iteration 255.
Unrouted nets 3 at the end of iteration 256.
Unrouted nets 1 at the end of iteration 257.
Unrouted nets 2 at the end of iteration 258.
Unrouted nets 1 at the end of iteration 259.
Unrouted nets 1 at the end of iteration 260.
Unrouted nets 1 at the end of iteration 261.
Unrouted nets 1 at the end of iteration 262.
Unrouted nets 1 at the end of iteration 263.
Unrouted nets 1 at the end of iteration 264.
Unrouted nets 2 at the end of iteration 265.
Unrouted nets 2 at the end of iteration 266.
Unrouted nets 2 at the end of iteration 267.
Unrouted nets 1 at the end of iteration 268.
Unrouted nets 1 at the end of iteration 269.
Unrouted nets 1 at the end of iteration 270.
Unrouted nets 1 at the end of iteration 271.
Unrouted nets 1 at the end of iteration 272.
Unrouted nets 1 at the end of iteration 273.
Unrouted nets 1 at the end of iteration 274.
Unrouted nets 2 at the end of iteration 275.
Unrouted nets 2 at the end of iteration 276.
Unrouted nets 1 at the end of iteration 277.
Unrouted nets 1 at the end of iteration 278.
Unrouted nets 1 at the end of iteration 279.
Unrouted nets 1 at the end of iteration 280.
Unrouted nets 1 at the end of iteration 281.
Unrouted nets 1 at the end of iteration 282.
Unrouted nets 1 at the end of iteration 283.
Unrouted nets 1 at the end of iteration 284.
Unrouted nets 1 at the end of iteration 285.
Unrouted nets 3 at the end of iteration 286.
Unrouted nets 2 at the end of iteration 287.
Unrouted nets 1 at the end of iteration 288.
Unrouted nets 1 at the end of iteration 289.
Unrouted nets 1 at the end of iteration 290.
Unrouted nets 1 at the end of iteration 291.
Unrouted nets 1 at the end of iteration 292.
Unrouted nets 1 at the end of iteration 293.
Unrouted nets 3 at the end of iteration 294.
Unrouted nets 2 at the end of iteration 295.
Unrouted nets 1 at the end of iteration 296.
Unrouted nets 1 at the end of iteration 297.
Unrouted nets 1 at the end of iteration 298.
Unrouted nets 1 at the end of iteration 299.
Unrouted nets 1 at the end of iteration 300.
Unrouted nets 3 at the end of iteration 301.
Unrouted nets 1 at the end of iteration 302.
Unrouted nets 1 at the end of iteration 303.
Unrouted nets 1 at the end of iteration 304.
Unrouted nets 1 at the end of iteration 305.
Unrouted nets 3 at the end of iteration 306.
Unrouted nets 2 at the end of iteration 307.
Unrouted nets 1 at the end of iteration 308.
Unrouted nets 1 at the end of iteration 309.
Unrouted nets 1 at the end of iteration 310.
Unrouted nets 1 at the end of iteration 311.
Unrouted nets 1 at the end of iteration 312.
Unrouted nets 2 at the end of iteration 313.
Unrouted nets 2 at the end of iteration 314.
Unrouted nets 1 at the end of iteration 315.
Unrouted nets 1 at the end of iteration 316.
Unrouted nets 1 at the end of iteration 317.
Unrouted nets 1 at the end of iteration 318.
Unrouted nets 1 at the end of iteration 319.
Unrouted nets 4 at the end of iteration 320.
Unrouted nets 1 at the end of iteration 321.
Unrouted nets 1 at the end of iteration 322.
Unrouted nets 1 at the end of iteration 323.
Unrouted nets 1 at the end of iteration 324.
Unrouted nets 1 at the end of iteration 325.
Unrouted nets 1 at the end of iteration 326.
Unrouted nets 1 at the end of iteration 327.
Unrouted nets 1 at the end of iteration 328.
Unrouted nets 3 at the end of iteration 329.
Unrouted nets 3 at the end of iteration 330.
Unrouted nets 1 at the end of iteration 331.
Unrouted nets 3 at the end of iteration 332.
Unrouted nets 1 at the end of iteration 333.
Unrouted nets 1 at the end of iteration 334.
Unrouted nets 1 at the end of iteration 335.
Unrouted nets 1 at the end of iteration 336.
Unrouted nets 1 at the end of iteration 337.
Unrouted nets 2 at the end of iteration 338.
Unrouted nets 1 at the end of iteration 339.
Unrouted nets 1 at the end of iteration 340.
Unrouted nets 1 at the end of iteration 341.
Unrouted nets 1 at the end of iteration 342.
Unrouted nets 1 at the end of iteration 343.
Unrouted nets 1 at the end of iteration 344.
Unrouted nets 2 at the end of iteration 345.
Unrouted nets 1 at the end of iteration 346.
Unrouted nets 1 at the end of iteration 347.
Unrouted nets 1 at the end of iteration 348.
Unrouted nets 2 at the end of iteration 349.
Unrouted nets 1 at the end of iteration 350.
Unrouted nets 1 at the end of iteration 351.
Unrouted nets 1 at the end of iteration 352.
Unrouted nets 1 at the end of iteration 353.
Unrouted nets 2 at the end of iteration 354.
Unrouted nets 1 at the end of iteration 355.
Unrouted nets 2 at the end of iteration 356.
Unrouted nets 1 at the end of iteration 357.
Unrouted nets 1 at the end of iteration 358.
Unrouted nets 1 at the end of iteration 359.
Unrouted nets 2 at the end of iteration 360.
Unrouted nets 1 at the end of iteration 361.
Unrouted nets 2 at the end of iteration 362.
Unrouted nets 2 at the end of iteration 363.
Unrouted nets 1 at the end of iteration 364.
Unrouted nets 1 at the end of iteration 365.
Unrouted nets 1 at the end of iteration 366.
Unrouted nets 1 at the end of iteration 367.
Unrouted nets 1 at the end of iteration 368.
Unrouted nets 1 at the end of iteration 369.
Unrouted nets 1 at the end of iteration 370.
Unrouted nets 1 at the end of iteration 371.
Unrouted nets 1 at the end of iteration 372.
Unrouted nets 1 at the end of iteration 373.
Unrouted nets 1 at the end of iteration 374.
Unrouted nets 1 at the end of iteration 375.
Unrouted nets 2 at the end of iteration 376.
Unrouted nets 1 at the end of iteration 377.
Unrouted nets 1 at the end of iteration 378.
Unrouted nets 2 at the end of iteration 379.
Unrouted nets 4 at the end of iteration 380.
Unrouted nets 3 at the end of iteration 381.
Unrouted nets 3 at the end of iteration 382.
Unrouted nets 3 at the end of iteration 383.
Unrouted nets 3 at the end of iteration 384.
Unrouted nets 1 at the end of iteration 385.
Unrouted nets 1 at the end of iteration 386.
Unrouted nets 1 at the end of iteration 387.
Unrouted nets 3 at the end of iteration 388.
Unrouted nets 1 at the end of iteration 389.
Unrouted nets 1 at the end of iteration 390.
Unrouted nets 1 at the end of iteration 391.
Unrouted nets 1 at the end of iteration 392.
Unrouted nets 1 at the end of iteration 393.
Unrouted nets 1 at the end of iteration 394.
Unrouted nets 1 at the end of iteration 395.
Unrouted nets 1 at the end of iteration 396.
Unrouted nets 1 at the end of iteration 397.
Unrouted nets 1 at the end of iteration 398.
Unrouted nets 2 at the end of iteration 399.
Global Routing step 2 processed 128 nets, it takes 5.73 sec.
Unrouted nets 281 at the end of iteration 0.
Unrouted nets 162 at the end of iteration 1.
Unrouted nets 95 at the end of iteration 2.
Unrouted nets 70 at the end of iteration 3.
Unrouted nets 44 at the end of iteration 4.
Unrouted nets 35 at the end of iteration 5.
Unrouted nets 21 at the end of iteration 6.
Unrouted nets 9 at the end of iteration 7.
Unrouted nets 8 at the end of iteration 8.
Unrouted nets 10 at the end of iteration 9.
Unrouted nets 6 at the end of iteration 10.
Unrouted nets 1 at the end of iteration 11.
Unrouted nets 2 at the end of iteration 12.
Unrouted nets 3 at the end of iteration 13.
Unrouted nets 6 at the end of iteration 14.
Unrouted nets 7 at the end of iteration 15.
Unrouted nets 5 at the end of iteration 16.
Unrouted nets 1 at the end of iteration 17.
Unrouted nets 1 at the end of iteration 18.
Unrouted nets 2 at the end of iteration 19.
Unrouted nets 1 at the end of iteration 20.
Unrouted nets 1 at the end of iteration 21.
Unrouted nets 0 at the end of iteration 22.
Global Routing step 3 processed 575 nets, it takes 1.61 sec.
Global routing takes 7.38 sec.
Total 25325 subnets.
    forward max bucket size 6879 , backward 1969.
        Unrouted nets 16014 at the end of iteration 0.
    route iteration 0, CPU time elapsed 1.546875 sec.
    forward max bucket size 4399 , backward 2201.
        Unrouted nets 12655 at the end of iteration 1.
    route iteration 1, CPU time elapsed 1.406250 sec.
    forward max bucket size 3611 , backward 1942.
        Unrouted nets 10102 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.140625 sec.
    forward max bucket size 1818 , backward 1613.
        Unrouted nets 8071 at the end of iteration 3.
    route iteration 3, CPU time elapsed 0.656250 sec.
    forward max bucket size 3165 , backward 1575.
        Unrouted nets 6649 at the end of iteration 4.
    route iteration 4, CPU time elapsed 0.578125 sec.
    forward max bucket size 2046 , backward 1788.
        Unrouted nets 5466 at the end of iteration 5.
    route iteration 5, CPU time elapsed 0.609375 sec.
    forward max bucket size 1385 , backward 1213.
        Unrouted nets 5021 at the end of iteration 6.
    route iteration 6, CPU time elapsed 0.203125 sec.
    forward max bucket size 2958 , backward 1896.
        Unrouted nets 4144 at the end of iteration 7.
    route iteration 7, CPU time elapsed 0.281250 sec.
    forward max bucket size 2961 , backward 1652.
        Unrouted nets 3363 at the end of iteration 8.
    route iteration 8, CPU time elapsed 0.421875 sec.
    forward max bucket size 2832 , backward 1867.
        Unrouted nets 2686 at the end of iteration 9.
    route iteration 9, CPU time elapsed 0.250000 sec.
    forward max bucket size 1437 , backward 1667.
        Unrouted nets 2077 at the end of iteration 10.
    route iteration 10, CPU time elapsed 0.281250 sec.
    forward max bucket size 1782 , backward 2293.
        Unrouted nets 1583 at the end of iteration 11.
    route iteration 11, CPU time elapsed 0.093750 sec.
    forward max bucket size 2074 , backward 2197.
        Unrouted nets 1231 at the end of iteration 12.
    route iteration 12, CPU time elapsed 0.078125 sec.
    forward max bucket size 1071 , backward 2191.
        Unrouted nets 973 at the end of iteration 13.
    route iteration 13, CPU time elapsed 0.140625 sec.
    forward max bucket size 1560 , backward 2403.
        Unrouted nets 811 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.046875 sec.
    forward max bucket size 1187 , backward 2274.
        Unrouted nets 632 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.078125 sec.
    forward max bucket size 756 , backward 1673.
        Unrouted nets 485 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.093750 sec.
    forward max bucket size 1118 , backward 2486.
        Unrouted nets 327 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.046875 sec.
    forward max bucket size 1255 , backward 2357.
        Unrouted nets 249 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.015625 sec.
    forward max bucket size 1255 , backward 2115.
        Unrouted nets 169 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.046875 sec.
    forward max bucket size 1118 , backward 2455.
        Unrouted nets 148 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.000000 sec.
    forward max bucket size 1118 , backward 2478.
        Unrouted nets 132 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.062500 sec.
    forward max bucket size 472 , backward 398.
        Unrouted nets 84 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.046875 sec.
    forward max bucket size 449 , backward 741.
        Unrouted nets 61 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.031250 sec.
    forward max bucket size 315 , backward 110.
        Unrouted nets 41 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.000000 sec.
    forward max bucket size 363 , backward 135.
        Unrouted nets 33 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.031250 sec.
    forward max bucket size 69 , backward 74.
        Unrouted nets 17 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.015625 sec.
    forward max bucket size 30 , backward 41.
        Unrouted nets 18 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.015625 sec.
    forward max bucket size 37 , backward 28.
        Unrouted nets 11 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.015625 sec.
    forward max bucket size 74 , backward 116.
        Unrouted nets 9 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.031250 sec.
    forward max bucket size 38 , backward 32.
        Unrouted nets 8 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.015625 sec.
    forward max bucket size 34 , backward 36.
        Unrouted nets 4 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.015625 sec.
    forward max bucket size 32 , backward 38.
        Unrouted nets 6 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.000000 sec.
    forward max bucket size 32 , backward 38.
        Unrouted nets 2 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.031250 sec.
    forward max bucket size 21 , backward 20.
        Unrouted nets 5 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.015625 sec.
    forward max bucket size 30 , backward 18.
        Unrouted nets 2 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.031250 sec.
    forward max bucket size 32 , backward 25.
        Unrouted nets 5 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.031250 sec.
    forward max bucket size 34 , backward 158.
        Unrouted nets 8 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.000000 sec.
    forward max bucket size 51 , backward 125.
        Unrouted nets 9 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.015625 sec.
    forward max bucket size 31 , backward 35.
        Unrouted nets 2 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.031250 sec.
    forward max bucket size 16 , backward 15.
        Unrouted nets 0 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.000000 sec.
Detailed routing takes 40 iterations
I: Design net nt_rgmii_rxc is routed by general path.
C: Route-2036: The clock path from rgmii_rxc_ibuf/opit_1:OUT to gvrd_test/rgmii_interface/clk_dll/gopdll:CLK is routed by SRB.
I: Design net nt_es1_dsclk is routed by general path.
C: Route-2036: The clock path from es1_dsclk_ibuf/opit_1:OUT to clkbufg_5/gopclkbufg:CLK is routed by SRB.
I: Design net clock_i2c is routed by general path.
C: Route-2036: The clock path from ES7243E_reg_config/clock_i2c/opit_0_L5Q:Q to ES7243E_reg_config/config_step_reg[2]/opit_0_inv:CLK is routed by SRB.
Detailed routing takes 8.86 sec.
Start fix hold violation.
Build tmp routing results takes 0.09 sec.
Timing analysis takes 0.09 sec.
Hold violation fix iter 0 takes 0.34 sec, total_step_forward 302911.
Incremental timing analysis takes 0.02 sec.
Hold violation fix iter 1 takes 0.02 sec, total_step_forward 282.
Incremental timing analysis takes 0.09 sec.
Hold violation fix iter 2 takes 0.52 sec, total_step_forward 340983.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 3 takes 0.22 sec, total_step_forward 222681.
Incremental timing analysis takes 0.05 sec.
Hold violation fix iter 4 takes 0.12 sec, total_step_forward 200968.
Incremental timing analysis takes 0.06 sec.
Hold violation fix iter 5 takes 0.09 sec, total_step_forward 205971.
Hold Violation Fix in router takes 6 iterations.
Fix hold violation Finished.
Hold Violation Fix in router takes 2.20 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
    Annotate routing result again.
Finish routing takes 0.25 sec.
The timing paths of the clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred have hold violation, the worst slack : -100.
All timing paths hold violation have been fixed.
Hold fix iterated 2 times
The hold violation of the clock sys_clk|u_pll0/u_pll_e3/CLKOUT0_Inferred has been fixed successfully, the finally worst slack: 23(slow), 20(fast).
Hold violation fix takes 0.67 sec.
Used SRB routing arc is 199282.
Cleanup routing takes 0.00 sec.
Routing done.
Total routing takes 20.23 sec.


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 77       | 84            | 92                 
| Use of BKCL              | 3        | 4             | 75                 
| Use of CLMA              | 2110     | 6450          | 33                 
|   FF                     | 5866     | 38700         | 16                 
|   LUT                    | 5411     | 25800         | 21                 
|   LUT-FF pairs           | 1407     | 25800         | 6                  
| Use of CLMS              | 1277     | 4250          | 31                 
|   FF                     | 3433     | 25500         | 14                 
|   LUT                    | 3398     | 17000         | 20                 
|   LUT-FF pairs           | 790      | 17000         | 5                  
|   Distributed RAM        | 128      | 17000         | 1                  
| Use of CRYSTAL           | 0        | 2             | 0                  
| Use of DLL               | 1        | 10            | 10                 
| Use of DQSL              | 0        | 18            | 0                  
| Use of DRM               | 92       | 134           | 69                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 1173     | 6672          | 18                 
| Use of HSST              | 0        | 1             | 0                  
| Use of IO                | 104      | 296           | 36                 
|   IOBD                   | 32       | 64            | 50                 
|   IOBR_LR                | 1        | 7             | 15                 
|   IOBR_TB                | 5        | 8             | 63                 
|   IOBS_LR                | 40       | 161           | 25                 
|   IOBS_TB                | 26       | 56            | 47                 
| Use of IOCKDIV           | 0        | 20            | 0                  
| Use of IOCKDLY           | 1        | 40            | 3                  
| Use of IOCKGATE          | 0        | 20            | 0                  
| Use of IOCKGMUX_TEST     | 0        | 20            | 0                  
| Use of IOL               | 104      | 400           | 26                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of LDO               | 0        | 4             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PCIE              | 0        | 1             | 0                  
| Use of PIOMUX_TEST       | 0        | 10            | 0                  
| Use of PLL               | 2        | 5             | 40                 
| Use of PREGMUX_TEST      | 0        | 6             | 0                  
| Use of RCKB              | 0        | 24            | 0                  
|  RCKB dataused           | 0        | 24            | 0                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 10       | 30            | 34                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 12            | 0                  
+---------------------------------------------------------------------------+

Finished routing.
Design 'top' has been placed and routed successfully.
Saving design to DB.
Finished placement and routing.
Action pnr: Real time elapsed is 0h:2m:40s
Action pnr: CPU time elapsed is 0h:0m:49s
Action pnr: Process CPU time elapsed is 0h:1m:9s
Current time: Sat Aug 17 22:53:01 2024
Action pnr: Peak memory pool usage is 1,669 MB
